ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"Clock_1.c"
  14              		.section	.debug_abbrev,"",%progbits
  15              	.Ldebug_abbrev0:
  16              		.section	.debug_info,"",%progbits
  17              	.Ldebug_info0:
  18              		.section	.debug_line,"",%progbits
  19              	.Ldebug_line0:
  20 0000 95010000 		.text
  20      02005F00 
  20      00000201 
  20      FB0E0D00 
  20      01010101 
  21              	.Ltext0:
  22              		.cfi_sections	.debug_frame
  23              		.section	.text.Clock_1_Start,"ax",%progbits
  24              		.align	2
  25              		.global	Clock_1_Start
  26              		.thumb
  27              		.thumb_func
  28              		.type	Clock_1_Start, %function
  29              	Clock_1_Start:
  30              	.LFB0:
  31              		.file 1 ".\\Generated_Source\\PSoC5\\Clock_1.c"
   1:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/Clock_1.c **** * File Name: Clock_1.c
   3:.\Generated_Source\PSoC5/Clock_1.c **** * Version 1.70
   4:.\Generated_Source\PSoC5/Clock_1.c **** *
   5:.\Generated_Source\PSoC5/Clock_1.c **** *  Description:
   6:.\Generated_Source\PSoC5/Clock_1.c **** *   This file provides the source code to the API for the clock component.
   7:.\Generated_Source\PSoC5/Clock_1.c **** *
   8:.\Generated_Source\PSoC5/Clock_1.c **** *  Note:
   9:.\Generated_Source\PSoC5/Clock_1.c **** *
  10:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
  11:.\Generated_Source\PSoC5/Clock_1.c **** * Copyright 2008-2010, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC5/Clock_1.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:.\Generated_Source\PSoC5/Clock_1.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:.\Generated_Source\PSoC5/Clock_1.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************/
  16:.\Generated_Source\PSoC5/Clock_1.c **** 
  17:.\Generated_Source\PSoC5/Clock_1.c **** #include <cydevice_trm.h>
  18:.\Generated_Source\PSoC5/Clock_1.c **** #include "Clock_1.h"
  19:.\Generated_Source\PSoC5/Clock_1.c **** 
  20:.\Generated_Source\PSoC5/Clock_1.c **** /* Clock Distribution registers. */
  21:.\Generated_Source\PSoC5/Clock_1.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:.\Generated_Source\PSoC5/Clock_1.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 2


  23:.\Generated_Source\PSoC5/Clock_1.c **** #define BCFG2_MASK               (0x80u)
  24:.\Generated_Source\PSoC5/Clock_1.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:.\Generated_Source\PSoC5/Clock_1.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:.\Generated_Source\PSoC5/Clock_1.c **** 
  27:.\Generated_Source\PSoC5/Clock_1.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:.\Generated_Source\PSoC5/Clock_1.c **** 
  29:.\Generated_Source\PSoC5/Clock_1.c **** 
  30:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
  31:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_Start
  32:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
  33:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
  34:.\Generated_Source\PSoC5/Clock_1.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  35:.\Generated_Source\PSoC5/Clock_1.c **** *  "Start on Reset" option is enabled in the DWR.
  36:.\Generated_Source\PSoC5/Clock_1.c **** *
  37:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
  38:.\Generated_Source\PSoC5/Clock_1.c **** *  void
  39:.\Generated_Source\PSoC5/Clock_1.c **** *
  40:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
  41:.\Generated_Source\PSoC5/Clock_1.c **** *  void
  42:.\Generated_Source\PSoC5/Clock_1.c **** *
  43:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
  44:.\Generated_Source\PSoC5/Clock_1.c **** void Clock_1_Start(void) 
  45:.\Generated_Source\PSoC5/Clock_1.c **** {
  32              		.loc 1 45 0
  33              		.cfi_startproc
  34              		@ args = 0, pretend = 0, frame = 0
  35              		@ frame_needed = 1, uses_anonymous_args = 0
  36              		@ link register save eliminated.
  37 0000 80B4     		push	{r7}
  38              	.LCFI0:
  39              		.cfi_def_cfa_offset 4
  40 0002 00AF     		add	r7, sp, #0
  41              		.cfi_offset 7, -4
  42              	.LCFI1:
  43              		.cfi_def_cfa_register 7
  46:.\Generated_Source\PSoC5/Clock_1.c ****     /* Set the bit to enable the clock. */
  47:.\Generated_Source\PSoC5/Clock_1.c ****     Clock_1_CLKEN |= Clock_1_CLKEN_MASK;
  44              		.loc 1 47 0
  45 0004 44F2A133 		movw	r3, #:lower16:1073759137
  46 0008 C4F20003 		movt	r3, #:upper16:1073759137
  47 000c 44F2A132 		movw	r2, #:lower16:1073759137
  48 0010 C4F20002 		movt	r2, #:upper16:1073759137
  49 0014 1278     		ldrb	r2, [r2, #0]
  50 0016 D2B2     		uxtb	r2, r2
  51 0018 42F00102 		orr	r2, r2, #1
  52 001c D2B2     		uxtb	r2, r2
  53 001e 1A70     		strb	r2, [r3, #0]
  48:.\Generated_Source\PSoC5/Clock_1.c **** }
  54              		.loc 1 48 0
  55 0020 BD46     		mov	sp, r7
  56 0022 80BC     		pop	{r7}
  57 0024 7047     		bx	lr
  58              		.cfi_endproc
  59              	.LFE0:
  60              		.size	Clock_1_Start, .-Clock_1_Start
  61 0026 00BF     		.section	.text.Clock_1_Stop,"ax",%progbits
  62              		.align	2
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 3


  63              		.global	Clock_1_Stop
  64              		.thumb
  65              		.thumb_func
  66              		.type	Clock_1_Stop, %function
  67              	Clock_1_Stop:
  68              	.LFB1:
  49:.\Generated_Source\PSoC5/Clock_1.c **** 
  50:.\Generated_Source\PSoC5/Clock_1.c **** 
  51:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
  52:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_Stop
  53:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
  54:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
  55:.\Generated_Source\PSoC5/Clock_1.c **** *  Stops the clock and returns immediately. This API does not require the
  56:.\Generated_Source\PSoC5/Clock_1.c **** *  source clock to be running but may return before the hardware is actually
  57:.\Generated_Source\PSoC5/Clock_1.c **** *  disabled. If the settings of the clock are changed after calling this
  58:.\Generated_Source\PSoC5/Clock_1.c **** *  function, the clock may glitch when it is started. To avoid the clock
  59:.\Generated_Source\PSoC5/Clock_1.c **** *  glitch, use the StopBlock function.
  60:.\Generated_Source\PSoC5/Clock_1.c **** *
  61:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
  62:.\Generated_Source\PSoC5/Clock_1.c **** *  void
  63:.\Generated_Source\PSoC5/Clock_1.c **** *
  64:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
  65:.\Generated_Source\PSoC5/Clock_1.c **** *  void
  66:.\Generated_Source\PSoC5/Clock_1.c **** *
  67:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
  68:.\Generated_Source\PSoC5/Clock_1.c **** void Clock_1_Stop(void) 
  69:.\Generated_Source\PSoC5/Clock_1.c **** {
  69              		.loc 1 69 0
  70              		.cfi_startproc
  71              		@ args = 0, pretend = 0, frame = 0
  72              		@ frame_needed = 1, uses_anonymous_args = 0
  73              		@ link register save eliminated.
  74 0000 80B4     		push	{r7}
  75              	.LCFI2:
  76              		.cfi_def_cfa_offset 4
  77 0002 00AF     		add	r7, sp, #0
  78              		.cfi_offset 7, -4
  79              	.LCFI3:
  80              		.cfi_def_cfa_register 7
  70:.\Generated_Source\PSoC5/Clock_1.c ****     /* Clear the bit to disable the clock. */
  71:.\Generated_Source\PSoC5/Clock_1.c ****     Clock_1_CLKEN &= ~Clock_1_CLKEN_MASK;
  81              		.loc 1 71 0
  82 0004 44F2A133 		movw	r3, #:lower16:1073759137
  83 0008 C4F20003 		movt	r3, #:upper16:1073759137
  84 000c 44F2A132 		movw	r2, #:lower16:1073759137
  85 0010 C4F20002 		movt	r2, #:upper16:1073759137
  86 0014 1278     		ldrb	r2, [r2, #0]
  87 0016 D2B2     		uxtb	r2, r2
  88 0018 02F0FE02 		and	r2, r2, #254
  89 001c 1A70     		strb	r2, [r3, #0]
  72:.\Generated_Source\PSoC5/Clock_1.c **** }
  90              		.loc 1 72 0
  91 001e BD46     		mov	sp, r7
  92 0020 80BC     		pop	{r7}
  93 0022 7047     		bx	lr
  94              		.cfi_endproc
  95              	.LFE1:
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 4


  96              		.size	Clock_1_Stop, .-Clock_1_Stop
  97              		.section	.text.Clock_1_StopBlock,"ax",%progbits
  98              		.align	2
  99              		.global	Clock_1_StopBlock
 100              		.thumb
 101              		.thumb_func
 102              		.type	Clock_1_StopBlock, %function
 103              	Clock_1_StopBlock:
 104              	.LFB2:
  73:.\Generated_Source\PSoC5/Clock_1.c **** 
  74:.\Generated_Source\PSoC5/Clock_1.c **** 
  75:.\Generated_Source\PSoC5/Clock_1.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  76:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
  77:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_StopBlock
  78:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
  79:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
  80:.\Generated_Source\PSoC5/Clock_1.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  81:.\Generated_Source\PSoC5/Clock_1.c **** *  returning. This ensures that the clock is never truncated (high part of the
  82:.\Generated_Source\PSoC5/Clock_1.c **** *  cycle will terminate before the clock is disabled and the API returns).
  83:.\Generated_Source\PSoC5/Clock_1.c **** *  Note that the source clock must be running or this API will never return as
  84:.\Generated_Source\PSoC5/Clock_1.c **** *  a stopped clock cannot be disabled.
  85:.\Generated_Source\PSoC5/Clock_1.c **** *
  86:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
  87:.\Generated_Source\PSoC5/Clock_1.c **** *  void
  88:.\Generated_Source\PSoC5/Clock_1.c **** *
  89:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
  90:.\Generated_Source\PSoC5/Clock_1.c **** *  void
  91:.\Generated_Source\PSoC5/Clock_1.c **** *
  92:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
  93:.\Generated_Source\PSoC5/Clock_1.c **** void Clock_1_StopBlock(void) 
  94:.\Generated_Source\PSoC5/Clock_1.c **** {
 105              		.loc 1 94 0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 8
 108              		@ frame_needed = 1, uses_anonymous_args = 0
 109              		@ link register save eliminated.
 110 0000 80B4     		push	{r7}
 111              	.LCFI4:
 112              		.cfi_def_cfa_offset 4
 113 0002 83B0     		sub	sp, sp, #12
 114              	.LCFI5:
 115              		.cfi_def_cfa_offset 16
 116 0004 00AF     		add	r7, sp, #0
 117              		.cfi_offset 7, -4
 118              	.LCFI6:
 119              		.cfi_def_cfa_register 7
  95:.\Generated_Source\PSoC5/Clock_1.c ****     if (Clock_1_CLKEN & Clock_1_CLKEN_MASK)
 120              		.loc 1 95 0
 121 0006 44F2A133 		movw	r3, #:lower16:1073759137
 122 000a C4F20003 		movt	r3, #:upper16:1073759137
 123 000e 1B78     		ldrb	r3, [r3, #0]
 124 0010 DBB2     		uxtb	r3, r3
 125 0012 03F00103 		and	r3, r3, #1
 126 0016 DBB2     		uxtb	r3, r3
 127 0018 002B     		cmp	r3, #0
 128 001a 59D0     		beq	.L8
 129              	.LBB2:
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 5


  96:.\Generated_Source\PSoC5/Clock_1.c ****     {
  97:.\Generated_Source\PSoC5/Clock_1.c **** #if HAS_CLKDIST_LD_DISABLE
  98:.\Generated_Source\PSoC5/Clock_1.c ****         uint16 oldDivider;
  99:.\Generated_Source\PSoC5/Clock_1.c **** 
 100:.\Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_LD = 0;
 130              		.loc 1 100 0
 131 001c 44F20103 		movw	r3, #:lower16:1073758209
 132 0020 C4F20003 		movt	r3, #:upper16:1073758209
 133 0024 4FF00002 		mov	r2, #0
 134 0028 1A70     		strb	r2, [r3, #0]
 101:.\Generated_Source\PSoC5/Clock_1.c **** 
 102:.\Generated_Source\PSoC5/Clock_1.c ****         /* Clear all the mask bits except ours. */
 103:.\Generated_Source\PSoC5/Clock_1.c **** #if defined(Clock_1__CFG3)
 104:.\Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_AMASK = Clock_1_CLKEN_MASK;
 135              		.loc 1 104 0
 136 002a 44F21403 		movw	r3, #:lower16:1073758228
 137 002e C4F20003 		movt	r3, #:upper16:1073758228
 138 0032 4FF00102 		mov	r2, #1
 139 0036 1A70     		strb	r2, [r3, #0]
 105:.\Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_DMASK = 0x00u;
 140              		.loc 1 105 0
 141 0038 44F21003 		movw	r3, #:lower16:1073758224
 142 003c C4F20003 		movt	r3, #:upper16:1073758224
 143 0040 4FF00002 		mov	r2, #0
 144 0044 1A70     		strb	r2, [r3, #0]
 106:.\Generated_Source\PSoC5/Clock_1.c **** #else
 107:.\Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_DMASK = Clock_1_CLKEN_MASK;
 108:.\Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_AMASK = 0x00u;
 109:.\Generated_Source\PSoC5/Clock_1.c **** #endif
 110:.\Generated_Source\PSoC5/Clock_1.c **** 
 111:.\Generated_Source\PSoC5/Clock_1.c ****         /* Clear mask of bus clock. */
 112:.\Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_BCFG2 &= ~BCFG2_MASK;
 145              		.loc 1 112 0
 146 0046 44F20803 		movw	r3, #:lower16:1073758216
 147 004a C4F20003 		movt	r3, #:upper16:1073758216
 148 004e 44F20802 		movw	r2, #:lower16:1073758216
 149 0052 C4F20002 		movt	r2, #:upper16:1073758216
 150 0056 1278     		ldrb	r2, [r2, #0]
 151 0058 D2B2     		uxtb	r2, r2
 152 005a 02F07F02 		and	r2, r2, #127
 153 005e 1A70     		strb	r2, [r3, #0]
 113:.\Generated_Source\PSoC5/Clock_1.c **** 
 114:.\Generated_Source\PSoC5/Clock_1.c ****         oldDivider = CY_GET_REG16(Clock_1_DIV_PTR);
 154              		.loc 1 114 0
 155 0060 44F20013 		movw	r3, #:lower16:1073758464
 156 0064 C4F20003 		movt	r3, #:upper16:1073758464
 157 0068 1B88     		ldrh	r3, [r3, #0]	@ movhi
 158 006a FB80     		strh	r3, [r7, #6]	@ movhi
 115:.\Generated_Source\PSoC5/Clock_1.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 159              		.loc 1 115 0
 160 006c 44F20203 		movw	r3, #:lower16:1073758210
 161 0070 C4F20003 		movt	r3, #:upper16:1073758210
 162 0074 FA88     		ldrh	r2, [r7, #6]	@ movhi
 163 0076 1A80     		strh	r2, [r3, #0]	@ movhi
 116:.\Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 164              		.loc 1 116 0
 165 0078 44F20103 		movw	r3, #:lower16:1073758209
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 6


 166 007c C4F20003 		movt	r3, #:upper16:1073758209
 167 0080 4FF00702 		mov	r2, #7
 168 0084 1A70     		strb	r2, [r3, #0]
 169              	.L7:
 117:.\Generated_Source\PSoC5/Clock_1.c **** 
 118:.\Generated_Source\PSoC5/Clock_1.c ****         /* Wait for clock to be disabled */
 119:.\Generated_Source\PSoC5/Clock_1.c ****         while (CLK_DIST_LD & CYCLK_LD_LOAD) { }
 170              		.loc 1 119 0
 171 0086 44F20103 		movw	r3, #:lower16:1073758209
 172 008a C4F20003 		movt	r3, #:upper16:1073758209
 173 008e 1B78     		ldrb	r3, [r3, #0]
 174 0090 DBB2     		uxtb	r3, r3
 175 0092 03F00103 		and	r3, r3, #1
 176 0096 DBB2     		uxtb	r3, r3
 177 0098 002B     		cmp	r3, #0
 178 009a F4D1     		bne	.L7
 120:.\Generated_Source\PSoC5/Clock_1.c **** #endif
 121:.\Generated_Source\PSoC5/Clock_1.c **** 
 122:.\Generated_Source\PSoC5/Clock_1.c ****         /* Clear the bit to disable the clock. */
 123:.\Generated_Source\PSoC5/Clock_1.c ****         Clock_1_CLKEN &= ~Clock_1_CLKEN_MASK;
 179              		.loc 1 123 0
 180 009c 44F2A133 		movw	r3, #:lower16:1073759137
 181 00a0 C4F20003 		movt	r3, #:upper16:1073759137
 182 00a4 44F2A132 		movw	r2, #:lower16:1073759137
 183 00a8 C4F20002 		movt	r2, #:upper16:1073759137
 184 00ac 1278     		ldrb	r2, [r2, #0]
 185 00ae D2B2     		uxtb	r2, r2
 186 00b0 02F0FE02 		and	r2, r2, #254
 187 00b4 1A70     		strb	r2, [r3, #0]
 124:.\Generated_Source\PSoC5/Clock_1.c **** 
 125:.\Generated_Source\PSoC5/Clock_1.c **** #if HAS_CLKDIST_LD_DISABLE
 126:.\Generated_Source\PSoC5/Clock_1.c ****         /* Clear the disable bit */
 127:.\Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_LD = 0x00u;
 188              		.loc 1 127 0
 189 00b6 44F20103 		movw	r3, #:lower16:1073758209
 190 00ba C4F20003 		movt	r3, #:upper16:1073758209
 191 00be 4FF00002 		mov	r2, #0
 192 00c2 1A70     		strb	r2, [r3, #0]
 128:.\Generated_Source\PSoC5/Clock_1.c ****         CY_SET_REG16(Clock_1_DIV_PTR, oldDivider);
 193              		.loc 1 128 0
 194 00c4 44F20013 		movw	r3, #:lower16:1073758464
 195 00c8 C4F20003 		movt	r3, #:upper16:1073758464
 196 00cc FA88     		ldrh	r2, [r7, #6]	@ movhi
 197 00ce 1A80     		strh	r2, [r3, #0]	@ movhi
 198              	.L8:
 199              	.LBE2:
 129:.\Generated_Source\PSoC5/Clock_1.c **** #endif
 130:.\Generated_Source\PSoC5/Clock_1.c ****     }
 131:.\Generated_Source\PSoC5/Clock_1.c **** }
 200              		.loc 1 131 0
 201 00d0 07F10C07 		add	r7, r7, #12
 202 00d4 BD46     		mov	sp, r7
 203 00d6 80BC     		pop	{r7}
 204 00d8 7047     		bx	lr
 205              		.cfi_endproc
 206              	.LFE2:
 207              		.size	Clock_1_StopBlock, .-Clock_1_StopBlock
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 7


 208 00da 00BF     		.section	.text.Clock_1_StandbyPower,"ax",%progbits
 209              		.align	2
 210              		.global	Clock_1_StandbyPower
 211              		.thumb
 212              		.thumb_func
 213              		.type	Clock_1_StandbyPower, %function
 214              	Clock_1_StandbyPower:
 215              	.LFB3:
 132:.\Generated_Source\PSoC5/Clock_1.c **** #endif
 133:.\Generated_Source\PSoC5/Clock_1.c **** 
 134:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 135:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_StandbyPower
 136:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 137:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
 138:.\Generated_Source\PSoC5/Clock_1.c **** *  Sets whether the clock is active in standby mode.
 139:.\Generated_Source\PSoC5/Clock_1.c **** *
 140:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 141:.\Generated_Source\PSoC5/Clock_1.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 142:.\Generated_Source\PSoC5/Clock_1.c **** *
 143:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
 144:.\Generated_Source\PSoC5/Clock_1.c **** *  void
 145:.\Generated_Source\PSoC5/Clock_1.c **** *
 146:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 147:.\Generated_Source\PSoC5/Clock_1.c **** void Clock_1_StandbyPower(uint8 state) 
 148:.\Generated_Source\PSoC5/Clock_1.c **** {
 216              		.loc 1 148 0
 217              		.cfi_startproc
 218              		@ args = 0, pretend = 0, frame = 8
 219              		@ frame_needed = 1, uses_anonymous_args = 0
 220              		@ link register save eliminated.
 221 0000 80B4     		push	{r7}
 222              	.LCFI7:
 223              		.cfi_def_cfa_offset 4
 224 0002 83B0     		sub	sp, sp, #12
 225              	.LCFI8:
 226              		.cfi_def_cfa_offset 16
 227 0004 00AF     		add	r7, sp, #0
 228              		.cfi_offset 7, -4
 229              	.LCFI9:
 230              		.cfi_def_cfa_register 7
 231 0006 0346     		mov	r3, r0
 232 0008 FB71     		strb	r3, [r7, #7]
 149:.\Generated_Source\PSoC5/Clock_1.c ****     if(state == 0)
 233              		.loc 1 149 0
 234 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 235 000c 002B     		cmp	r3, #0
 236 000e 0DD1     		bne	.L10
 150:.\Generated_Source\PSoC5/Clock_1.c ****     {
 151:.\Generated_Source\PSoC5/Clock_1.c ****         Clock_1_CLKSTBY &= ~Clock_1_CLKSTBY_MASK;
 237              		.loc 1 151 0
 238 0010 44F2B133 		movw	r3, #:lower16:1073759153
 239 0014 C4F20003 		movt	r3, #:upper16:1073759153
 240 0018 44F2B132 		movw	r2, #:lower16:1073759153
 241 001c C4F20002 		movt	r2, #:upper16:1073759153
 242 0020 1278     		ldrb	r2, [r2, #0]
 243 0022 D2B2     		uxtb	r2, r2
 244 0024 02F0FE02 		and	r2, r2, #254
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 8


 245 0028 1A70     		strb	r2, [r3, #0]
 246 002a 0DE0     		b	.L12
 247              	.L10:
 152:.\Generated_Source\PSoC5/Clock_1.c ****     }
 153:.\Generated_Source\PSoC5/Clock_1.c ****     else
 154:.\Generated_Source\PSoC5/Clock_1.c ****     {
 155:.\Generated_Source\PSoC5/Clock_1.c ****         Clock_1_CLKSTBY |= Clock_1_CLKSTBY_MASK;
 248              		.loc 1 155 0
 249 002c 44F2B133 		movw	r3, #:lower16:1073759153
 250 0030 C4F20003 		movt	r3, #:upper16:1073759153
 251 0034 44F2B132 		movw	r2, #:lower16:1073759153
 252 0038 C4F20002 		movt	r2, #:upper16:1073759153
 253 003c 1278     		ldrb	r2, [r2, #0]
 254 003e D2B2     		uxtb	r2, r2
 255 0040 42F00102 		orr	r2, r2, #1
 256 0044 D2B2     		uxtb	r2, r2
 257 0046 1A70     		strb	r2, [r3, #0]
 258              	.L12:
 156:.\Generated_Source\PSoC5/Clock_1.c ****     }
 157:.\Generated_Source\PSoC5/Clock_1.c **** }
 259              		.loc 1 157 0
 260 0048 07F10C07 		add	r7, r7, #12
 261 004c BD46     		mov	sp, r7
 262 004e 80BC     		pop	{r7}
 263 0050 7047     		bx	lr
 264              		.cfi_endproc
 265              	.LFE3:
 266              		.size	Clock_1_StandbyPower, .-Clock_1_StandbyPower
 267 0052 00BF     		.section	.text.Clock_1_SetDividerRegister,"ax",%progbits
 268              		.align	2
 269              		.global	Clock_1_SetDividerRegister
 270              		.thumb
 271              		.thumb_func
 272              		.type	Clock_1_SetDividerRegister, %function
 273              	Clock_1_SetDividerRegister:
 274              	.LFB4:
 158:.\Generated_Source\PSoC5/Clock_1.c **** 
 159:.\Generated_Source\PSoC5/Clock_1.c **** 
 160:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 161:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_SetDividerRegister
 162:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 163:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
 164:.\Generated_Source\PSoC5/Clock_1.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 165:.\Generated_Source\PSoC5/Clock_1.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 166:.\Generated_Source\PSoC5/Clock_1.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 167:.\Generated_Source\PSoC5/Clock_1.c **** *  SetDividerRegister is called, then the source clock must be running.
 168:.\Generated_Source\PSoC5/Clock_1.c **** *
 169:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 170:.\Generated_Source\PSoC5/Clock_1.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 171:.\Generated_Source\PSoC5/Clock_1.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 172:.\Generated_Source\PSoC5/Clock_1.c **** *    to divide the clock by 2, this parameter should be set to 1.
 173:.\Generated_Source\PSoC5/Clock_1.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 174:.\Generated_Source\PSoC5/Clock_1.c **** *   will be truncated and the new divide value will take effect immediately. If
 175:.\Generated_Source\PSoC5/Clock_1.c **** *   zero, the new divide value will take effect at the end of the current clock
 176:.\Generated_Source\PSoC5/Clock_1.c **** *   cycle.
 177:.\Generated_Source\PSoC5/Clock_1.c **** *
 178:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 9


 179:.\Generated_Source\PSoC5/Clock_1.c **** *  void
 180:.\Generated_Source\PSoC5/Clock_1.c **** *
 181:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 182:.\Generated_Source\PSoC5/Clock_1.c **** void Clock_1_SetDividerRegister(uint16 clkDivider, uint8 restart) 
 183:.\Generated_Source\PSoC5/Clock_1.c **** {
 275              		.loc 1 183 0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 16
 278              		@ frame_needed = 1, uses_anonymous_args = 0
 279 0000 80B5     		push	{r7, lr}
 280              	.LCFI10:
 281              		.cfi_def_cfa_offset 8
 282 0002 84B0     		sub	sp, sp, #16
 283              	.LCFI11:
 284              		.cfi_def_cfa_offset 24
 285 0004 00AF     		add	r7, sp, #0
 286              		.cfi_offset 14, -4
 287              		.cfi_offset 7, -8
 288              	.LCFI12:
 289              		.cfi_def_cfa_register 7
 290 0006 0246     		mov	r2, r0
 291 0008 0B46     		mov	r3, r1
 292 000a FA80     		strh	r2, [r7, #6]	@ movhi
 293 000c 7B71     		strb	r3, [r7, #5]
 184:.\Generated_Source\PSoC5/Clock_1.c ****     uint8 enabled;
 185:.\Generated_Source\PSoC5/Clock_1.c **** 
 186:.\Generated_Source\PSoC5/Clock_1.c ****     uint8 currSrc = Clock_1_GetSourceRegister();
 294              		.loc 1 186 0
 295 000e FFF7FEFF 		bl	Clock_1_GetSourceRegister
 296 0012 0346     		mov	r3, r0
 297 0014 7B73     		strb	r3, [r7, #13]
 187:.\Generated_Source\PSoC5/Clock_1.c ****     uint16 oldDivider = Clock_1_GetDividerRegister();
 298              		.loc 1 187 0
 299 0016 FFF7FEFF 		bl	Clock_1_GetDividerRegister
 300 001a 0346     		mov	r3, r0
 301 001c FB81     		strh	r3, [r7, #14]	@ movhi
 188:.\Generated_Source\PSoC5/Clock_1.c **** 
 189:.\Generated_Source\PSoC5/Clock_1.c ****     if (clkDivider != oldDivider)
 302              		.loc 1 189 0
 303 001e FA88     		ldrh	r2, [r7, #6]
 304 0020 FB89     		ldrh	r3, [r7, #14]
 305 0022 9A42     		cmp	r2, r3
 306 0024 00F0D280 		beq	.L26
 190:.\Generated_Source\PSoC5/Clock_1.c ****     {
 191:.\Generated_Source\PSoC5/Clock_1.c ****         enabled = Clock_1_CLKEN & Clock_1_CLKEN_MASK;
 307              		.loc 1 191 0
 308 0028 44F2A133 		movw	r3, #:lower16:1073759137
 309 002c C4F20003 		movt	r3, #:upper16:1073759137
 310 0030 1B78     		ldrb	r3, [r3, #0]
 311 0032 DBB2     		uxtb	r3, r3
 312 0034 03F00103 		and	r3, r3, #1
 313 0038 3B73     		strb	r3, [r7, #12]
 192:.\Generated_Source\PSoC5/Clock_1.c **** 
 193:.\Generated_Source\PSoC5/Clock_1.c ****         if (currSrc == CYCLK_SRC_SEL_CLK_SYNC_D && (oldDivider == 0 || clkDivider == 0))
 314              		.loc 1 193 0
 315 003a 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 316 003c 002B     		cmp	r3, #0
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 10


 317 003e 35D1     		bne	.L15
 318 0040 FB89     		ldrh	r3, [r7, #14]
 319 0042 002B     		cmp	r3, #0
 320 0044 02D0     		beq	.L16
 321 0046 FB88     		ldrh	r3, [r7, #6]
 322 0048 002B     		cmp	r3, #0
 323 004a 2FD1     		bne	.L15
 324              	.L16:
 194:.\Generated_Source\PSoC5/Clock_1.c ****         {
 195:.\Generated_Source\PSoC5/Clock_1.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 196:.\Generated_Source\PSoC5/Clock_1.c ****             if (oldDivider == 0 && clkDivider != 0)
 325              		.loc 1 196 0
 326 004c FB89     		ldrh	r3, [r7, #14]
 327 004e 002B     		cmp	r3, #0
 328 0050 17D1     		bne	.L17
 329 0052 FB88     		ldrh	r3, [r7, #6]
 330 0054 002B     		cmp	r3, #0
 331 0056 14D0     		beq	.L17
 197:.\Generated_Source\PSoC5/Clock_1.c ****             {
 198:.\Generated_Source\PSoC5/Clock_1.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 199:.\Generated_Source\PSoC5/Clock_1.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 200:.\Generated_Source\PSoC5/Clock_1.c ****                 /* divider is ignored while SSS is set.                                     */
 201:.\Generated_Source\PSoC5/Clock_1.c ****                 CY_SET_REG16(Clock_1_DIV_PTR, clkDivider);
 332              		.loc 1 201 0
 333 0058 44F20013 		movw	r3, #:lower16:1073758464
 334 005c C4F20003 		movt	r3, #:upper16:1073758464
 335 0060 FA88     		ldrh	r2, [r7, #6]	@ movhi
 336 0062 1A80     		strh	r2, [r3, #0]	@ movhi
 202:.\Generated_Source\PSoC5/Clock_1.c ****                 Clock_1_MOD_SRC &= ~CYCLK_SSS;
 337              		.loc 1 202 0
 338 0064 44F20213 		movw	r3, #:lower16:1073758466
 339 0068 C4F20003 		movt	r3, #:upper16:1073758466
 340 006c 44F20212 		movw	r2, #:lower16:1073758466
 341 0070 C4F20002 		movt	r2, #:upper16:1073758466
 342 0074 1278     		ldrb	r2, [r2, #0]
 343 0076 D2B2     		uxtb	r2, r2
 344 0078 02F0BF02 		and	r2, r2, #191
 345 007c 1A70     		strb	r2, [r3, #0]
 346              		.loc 1 196 0
 347 007e 00BF     		nop
 348              		.loc 1 193 0
 349 0080 A4E0     		b	.L26
 350              	.L17:
 203:.\Generated_Source\PSoC5/Clock_1.c ****             }
 204:.\Generated_Source\PSoC5/Clock_1.c ****             else
 205:.\Generated_Source\PSoC5/Clock_1.c ****             {
 206:.\Generated_Source\PSoC5/Clock_1.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 207:.\Generated_Source\PSoC5/Clock_1.c ****                 /* it without bothering with the shadow load.                               */
 208:.\Generated_Source\PSoC5/Clock_1.c ****                 Clock_1_MOD_SRC |= CYCLK_SSS;
 351              		.loc 1 208 0
 352 0082 44F20213 		movw	r3, #:lower16:1073758466
 353 0086 C4F20003 		movt	r3, #:upper16:1073758466
 354 008a 44F20212 		movw	r2, #:lower16:1073758466
 355 008e C4F20002 		movt	r2, #:upper16:1073758466
 356 0092 1278     		ldrb	r2, [r2, #0]
 357 0094 D2B2     		uxtb	r2, r2
 358 0096 42F04002 		orr	r2, r2, #64
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 11


 359 009a D2B2     		uxtb	r2, r2
 360 009c 1A70     		strb	r2, [r3, #0]
 209:.\Generated_Source\PSoC5/Clock_1.c ****                 CY_SET_REG16(Clock_1_DIV_PTR, clkDivider);
 361              		.loc 1 209 0
 362 009e 44F20013 		movw	r3, #:lower16:1073758464
 363 00a2 C4F20003 		movt	r3, #:upper16:1073758464
 364 00a6 FA88     		ldrh	r2, [r7, #6]	@ movhi
 365 00a8 1A80     		strh	r2, [r3, #0]	@ movhi
 366              		.loc 1 193 0
 367 00aa 8FE0     		b	.L26
 368              	.L15:
 210:.\Generated_Source\PSoC5/Clock_1.c ****             }
 211:.\Generated_Source\PSoC5/Clock_1.c ****         }
 212:.\Generated_Source\PSoC5/Clock_1.c ****         else
 213:.\Generated_Source\PSoC5/Clock_1.c ****         {
 214:.\Generated_Source\PSoC5/Clock_1.c ****             if (enabled)
 369              		.loc 1 214 0
 370 00ac 3B7B     		ldrb	r3, [r7, #12]	@ zero_extendqisi2
 371 00ae 002B     		cmp	r3, #0
 372 00b0 4DD0     		beq	.L19
 215:.\Generated_Source\PSoC5/Clock_1.c ****             {
 216:.\Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_LD = 0x00u;
 373              		.loc 1 216 0
 374 00b2 44F20103 		movw	r3, #:lower16:1073758209
 375 00b6 C4F20003 		movt	r3, #:upper16:1073758209
 376 00ba 4FF00002 		mov	r2, #0
 377 00be 1A70     		strb	r2, [r3, #0]
 217:.\Generated_Source\PSoC5/Clock_1.c **** 
 218:.\Generated_Source\PSoC5/Clock_1.c ****                 /* Clear all the mask bits except ours. */
 219:.\Generated_Source\PSoC5/Clock_1.c **** #if defined(Clock_1__CFG3)
 220:.\Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_AMASK = Clock_1_CLKEN_MASK;
 378              		.loc 1 220 0
 379 00c0 44F21403 		movw	r3, #:lower16:1073758228
 380 00c4 C4F20003 		movt	r3, #:upper16:1073758228
 381 00c8 4FF00102 		mov	r2, #1
 382 00cc 1A70     		strb	r2, [r3, #0]
 221:.\Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_DMASK = 0x00u;
 383              		.loc 1 221 0
 384 00ce 44F21003 		movw	r3, #:lower16:1073758224
 385 00d2 C4F20003 		movt	r3, #:upper16:1073758224
 386 00d6 4FF00002 		mov	r2, #0
 387 00da 1A70     		strb	r2, [r3, #0]
 222:.\Generated_Source\PSoC5/Clock_1.c **** #else
 223:.\Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_DMASK = Clock_1_CLKEN_MASK;
 224:.\Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_AMASK = 0x00u;
 225:.\Generated_Source\PSoC5/Clock_1.c **** #endif
 226:.\Generated_Source\PSoC5/Clock_1.c ****                 /* Clear mask of bus clock. */
 227:.\Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_BCFG2 &= ~BCFG2_MASK;
 388              		.loc 1 227 0
 389 00dc 44F20803 		movw	r3, #:lower16:1073758216
 390 00e0 C4F20003 		movt	r3, #:upper16:1073758216
 391 00e4 44F20802 		movw	r2, #:lower16:1073758216
 392 00e8 C4F20002 		movt	r2, #:upper16:1073758216
 393 00ec 1278     		ldrb	r2, [r2, #0]
 394 00ee D2B2     		uxtb	r2, r2
 395 00f0 02F07F02 		and	r2, r2, #127
 396 00f4 1A70     		strb	r2, [r3, #0]
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 12


 228:.\Generated_Source\PSoC5/Clock_1.c **** 
 229:.\Generated_Source\PSoC5/Clock_1.c **** #if HAS_CLKDIST_LD_DISABLE
 230:.\Generated_Source\PSoC5/Clock_1.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 397              		.loc 1 230 0
 398 00f6 44F20203 		movw	r3, #:lower16:1073758210
 399 00fa C4F20003 		movt	r3, #:upper16:1073758210
 400 00fe FA89     		ldrh	r2, [r7, #14]	@ movhi
 401 0100 1A80     		strh	r2, [r3, #0]	@ movhi
 231:.\Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 402              		.loc 1 231 0
 403 0102 44F20103 		movw	r3, #:lower16:1073758209
 404 0106 C4F20003 		movt	r3, #:upper16:1073758209
 405 010a 4FF00702 		mov	r2, #7
 406 010e 1A70     		strb	r2, [r3, #0]
 407              	.L20:
 232:.\Generated_Source\PSoC5/Clock_1.c **** 
 233:.\Generated_Source\PSoC5/Clock_1.c ****                 /* Wait for clock to be disabled */
 234:.\Generated_Source\PSoC5/Clock_1.c ****                 while (CLK_DIST_LD & CYCLK_LD_LOAD) { }
 408              		.loc 1 234 0
 409 0110 44F20103 		movw	r3, #:lower16:1073758209
 410 0114 C4F20003 		movt	r3, #:upper16:1073758209
 411 0118 1B78     		ldrb	r3, [r3, #0]
 412 011a DBB2     		uxtb	r3, r3
 413 011c 03F00103 		and	r3, r3, #1
 414 0120 DBB2     		uxtb	r3, r3
 415 0122 002B     		cmp	r3, #0
 416 0124 F4D1     		bne	.L20
 235:.\Generated_Source\PSoC5/Clock_1.c **** #endif
 236:.\Generated_Source\PSoC5/Clock_1.c **** 
 237:.\Generated_Source\PSoC5/Clock_1.c ****                 Clock_1_CLKEN &= ~Clock_1_CLKEN_MASK;
 417              		.loc 1 237 0
 418 0126 44F2A133 		movw	r3, #:lower16:1073759137
 419 012a C4F20003 		movt	r3, #:upper16:1073759137
 420 012e 44F2A132 		movw	r2, #:lower16:1073759137
 421 0132 C4F20002 		movt	r2, #:upper16:1073759137
 422 0136 1278     		ldrb	r2, [r2, #0]
 423 0138 D2B2     		uxtb	r2, r2
 424 013a 02F0FE02 		and	r2, r2, #254
 425 013e 1A70     		strb	r2, [r3, #0]
 238:.\Generated_Source\PSoC5/Clock_1.c **** 
 239:.\Generated_Source\PSoC5/Clock_1.c **** #if HAS_CLKDIST_LD_DISABLE
 240:.\Generated_Source\PSoC5/Clock_1.c ****                 /* Clear the disable bit */
 241:.\Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_LD = 0x00u;
 426              		.loc 1 241 0
 427 0140 44F20103 		movw	r3, #:lower16:1073758209
 428 0144 C4F20003 		movt	r3, #:upper16:1073758209
 429 0148 4FF00002 		mov	r2, #0
 430 014c 1A70     		strb	r2, [r3, #0]
 431              	.L19:
 242:.\Generated_Source\PSoC5/Clock_1.c **** #endif
 243:.\Generated_Source\PSoC5/Clock_1.c ****             }
 244:.\Generated_Source\PSoC5/Clock_1.c **** 
 245:.\Generated_Source\PSoC5/Clock_1.c ****             /* Load divide value. */
 246:.\Generated_Source\PSoC5/Clock_1.c ****             if (Clock_1_CLKEN & Clock_1_CLKEN_MASK)
 432              		.loc 1 246 0
 433 014e 44F2A133 		movw	r3, #:lower16:1073759137
 434 0152 C4F20003 		movt	r3, #:upper16:1073759137
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 13


 435 0156 1B78     		ldrb	r3, [r3, #0]
 436 0158 DBB2     		uxtb	r3, r3
 437 015a 03F00103 		and	r3, r3, #1
 438 015e DBB2     		uxtb	r3, r3
 439 0160 002B     		cmp	r3, #0
 440 0162 1ED0     		beq	.L21
 247:.\Generated_Source\PSoC5/Clock_1.c ****             {
 248:.\Generated_Source\PSoC5/Clock_1.c ****                 /* If the clock is still enabled, use the shadow registers */
 249:.\Generated_Source\PSoC5/Clock_1.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 441              		.loc 1 249 0
 442 0164 44F20203 		movw	r3, #:lower16:1073758210
 443 0168 C4F20003 		movt	r3, #:upper16:1073758210
 444 016c FA88     		ldrh	r2, [r7, #6]	@ movhi
 445 016e 1A80     		strh	r2, [r3, #0]	@ movhi
 250:.\Generated_Source\PSoC5/Clock_1.c **** 
 251:.\Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | (restart ? CYCLK_LD_SYNC_EN : 0x00u));
 446              		.loc 1 251 0
 447 0170 44F20103 		movw	r3, #:lower16:1073758209
 448 0174 C4F20003 		movt	r3, #:upper16:1073758209
 449 0178 7A79     		ldrb	r2, [r7, #5]	@ zero_extendqisi2
 450 017a 002A     		cmp	r2, #0
 451 017c 02D0     		beq	.L22
 452 017e 4FF00302 		mov	r2, #3
 453 0182 01E0     		b	.L23
 454              	.L22:
 455 0184 4FF00102 		mov	r2, #1
 456              	.L23:
 457 0188 1A70     		strb	r2, [r3, #0]
 458              	.L24:
 252:.\Generated_Source\PSoC5/Clock_1.c ****                 while (CLK_DIST_LD & CYCLK_LD_LOAD) { }
 459              		.loc 1 252 0
 460 018a 44F20103 		movw	r3, #:lower16:1073758209
 461 018e C4F20003 		movt	r3, #:upper16:1073758209
 462 0192 1B78     		ldrb	r3, [r3, #0]
 463 0194 DBB2     		uxtb	r3, r3
 464 0196 03F00103 		and	r3, r3, #1
 465 019a DBB2     		uxtb	r3, r3
 466 019c 002B     		cmp	r3, #0
 467 019e F4D1     		bne	.L24
 468 01a0 05E0     		b	.L25
 469              	.L21:
 253:.\Generated_Source\PSoC5/Clock_1.c ****             }
 254:.\Generated_Source\PSoC5/Clock_1.c ****             else
 255:.\Generated_Source\PSoC5/Clock_1.c ****             {
 256:.\Generated_Source\PSoC5/Clock_1.c ****                 /* If the clock is disabled, set the divider directly */
 257:.\Generated_Source\PSoC5/Clock_1.c ****                 CY_SET_REG16(Clock_1_DIV_PTR, clkDivider);
 470              		.loc 1 257 0
 471 01a2 44F20013 		movw	r3, #:lower16:1073758464
 472 01a6 C4F20003 		movt	r3, #:upper16:1073758464
 473 01aa FA88     		ldrh	r2, [r7, #6]	@ movhi
 474 01ac 1A80     		strh	r2, [r3, #0]	@ movhi
 475              	.L25:
 258:.\Generated_Source\PSoC5/Clock_1.c ****             }
 259:.\Generated_Source\PSoC5/Clock_1.c **** 
 260:.\Generated_Source\PSoC5/Clock_1.c ****             Clock_1_CLKEN |= enabled;
 476              		.loc 1 260 0
 477 01ae 44F2A133 		movw	r3, #:lower16:1073759137
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 14


 478 01b2 C4F20003 		movt	r3, #:upper16:1073759137
 479 01b6 44F2A132 		movw	r2, #:lower16:1073759137
 480 01ba C4F20002 		movt	r2, #:upper16:1073759137
 481 01be 1278     		ldrb	r2, [r2, #0]
 482 01c0 D1B2     		uxtb	r1, r2
 483 01c2 3A7B     		ldrb	r2, [r7, #12]
 484 01c4 41EA0202 		orr	r2, r1, r2
 485 01c8 D2B2     		uxtb	r2, r2
 486 01ca 1A70     		strb	r2, [r3, #0]
 487              	.L26:
 261:.\Generated_Source\PSoC5/Clock_1.c ****         }
 262:.\Generated_Source\PSoC5/Clock_1.c ****     }
 263:.\Generated_Source\PSoC5/Clock_1.c **** }
 488              		.loc 1 263 0
 489 01cc 07F11007 		add	r7, r7, #16
 490 01d0 BD46     		mov	sp, r7
 491 01d2 80BD     		pop	{r7, pc}
 492              		.cfi_endproc
 493              	.LFE4:
 494              		.size	Clock_1_SetDividerRegister, .-Clock_1_SetDividerRegister
 495              		.section	.text.Clock_1_GetDividerRegister,"ax",%progbits
 496              		.align	2
 497              		.global	Clock_1_GetDividerRegister
 498              		.thumb
 499              		.thumb_func
 500              		.type	Clock_1_GetDividerRegister, %function
 501              	Clock_1_GetDividerRegister:
 502              	.LFB5:
 264:.\Generated_Source\PSoC5/Clock_1.c **** 
 265:.\Generated_Source\PSoC5/Clock_1.c **** 
 266:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 267:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_GetDividerRegister
 268:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 269:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
 270:.\Generated_Source\PSoC5/Clock_1.c **** *  Gets the clock divider register value.
 271:.\Generated_Source\PSoC5/Clock_1.c **** *
 272:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 273:.\Generated_Source\PSoC5/Clock_1.c **** *  void
 274:.\Generated_Source\PSoC5/Clock_1.c **** *
 275:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
 276:.\Generated_Source\PSoC5/Clock_1.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 277:.\Generated_Source\PSoC5/Clock_1.c **** *  divide by 2, the return value will be 1.
 278:.\Generated_Source\PSoC5/Clock_1.c **** *
 279:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 280:.\Generated_Source\PSoC5/Clock_1.c **** uint16 Clock_1_GetDividerRegister(void) 
 281:.\Generated_Source\PSoC5/Clock_1.c **** {
 503              		.loc 1 281 0
 504              		.cfi_startproc
 505              		@ args = 0, pretend = 0, frame = 0
 506              		@ frame_needed = 1, uses_anonymous_args = 0
 507              		@ link register save eliminated.
 508 0000 80B4     		push	{r7}
 509              	.LCFI13:
 510              		.cfi_def_cfa_offset 4
 511 0002 00AF     		add	r7, sp, #0
 512              		.cfi_offset 7, -4
 513              	.LCFI14:
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 15


 514              		.cfi_def_cfa_register 7
 282:.\Generated_Source\PSoC5/Clock_1.c ****     return CY_GET_REG16(Clock_1_DIV_PTR);
 515              		.loc 1 282 0
 516 0004 44F20013 		movw	r3, #:lower16:1073758464
 517 0008 C4F20003 		movt	r3, #:upper16:1073758464
 518 000c 1B88     		ldrh	r3, [r3, #0]	@ movhi
 519 000e 9BB2     		uxth	r3, r3
 283:.\Generated_Source\PSoC5/Clock_1.c **** }
 520              		.loc 1 283 0
 521 0010 1846     		mov	r0, r3
 522 0012 BD46     		mov	sp, r7
 523 0014 80BC     		pop	{r7}
 524 0016 7047     		bx	lr
 525              		.cfi_endproc
 526              	.LFE5:
 527              		.size	Clock_1_GetDividerRegister, .-Clock_1_GetDividerRegister
 528              		.section	.text.Clock_1_SetModeRegister,"ax",%progbits
 529              		.align	2
 530              		.global	Clock_1_SetModeRegister
 531              		.thumb
 532              		.thumb_func
 533              		.type	Clock_1_SetModeRegister, %function
 534              	Clock_1_SetModeRegister:
 535              	.LFB6:
 284:.\Generated_Source\PSoC5/Clock_1.c **** 
 285:.\Generated_Source\PSoC5/Clock_1.c **** 
 286:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 287:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_SetModeRegister
 288:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 289:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
 290:.\Generated_Source\PSoC5/Clock_1.c **** *  Sets flags that control the operating mode of the clock. This function only
 291:.\Generated_Source\PSoC5/Clock_1.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 292:.\Generated_Source\PSoC5/Clock_1.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 293:.\Generated_Source\PSoC5/Clock_1.c **** *  disabled before changing the mode.
 294:.\Generated_Source\PSoC5/Clock_1.c **** *
 295:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 296:.\Generated_Source\PSoC5/Clock_1.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 297:.\Generated_Source\PSoC5/Clock_1.c **** *   clkMode should be a set of the following optional bits or'ed together.
 298:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 299:.\Generated_Source\PSoC5/Clock_1.c **** *                 occur when the divider count reaches half of the divide
 300:.\Generated_Source\PSoC5/Clock_1.c **** *                 value.
 301:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 302:.\Generated_Source\PSoC5/Clock_1.c **** *                 is asserted for approximately half of its period. When
 303:.\Generated_Source\PSoC5/Clock_1.c **** *                 disabled, the output clock is asserted for one period of the
 304:.\Generated_Source\PSoC5/Clock_1.c **** *                 source clock.
 305:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 306:.\Generated_Source\PSoC5/Clock_1.c **** *                 be enabled for all synchronous clocks.
 307:.\Generated_Source\PSoC5/Clock_1.c **** *   See the Technical Reference Manual for details about setting the mode of
 308:.\Generated_Source\PSoC5/Clock_1.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 309:.\Generated_Source\PSoC5/Clock_1.c **** *
 310:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
 311:.\Generated_Source\PSoC5/Clock_1.c **** *  void
 312:.\Generated_Source\PSoC5/Clock_1.c **** *
 313:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 314:.\Generated_Source\PSoC5/Clock_1.c **** void Clock_1_SetModeRegister(uint8 clkMode) 
 315:.\Generated_Source\PSoC5/Clock_1.c **** {
 536              		.loc 1 315 0
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 16


 537              		.cfi_startproc
 538              		@ args = 0, pretend = 0, frame = 8
 539              		@ frame_needed = 1, uses_anonymous_args = 0
 540              		@ link register save eliminated.
 541 0000 80B4     		push	{r7}
 542              	.LCFI15:
 543              		.cfi_def_cfa_offset 4
 544 0002 83B0     		sub	sp, sp, #12
 545              	.LCFI16:
 546              		.cfi_def_cfa_offset 16
 547 0004 00AF     		add	r7, sp, #0
 548              		.cfi_offset 7, -4
 549              	.LCFI17:
 550              		.cfi_def_cfa_register 7
 551 0006 0346     		mov	r3, r0
 552 0008 FB71     		strb	r3, [r7, #7]
 316:.\Generated_Source\PSoC5/Clock_1.c ****     Clock_1_MOD_SRC |= clkMode & Clock_1_MODE_MASK;
 553              		.loc 1 316 0
 554 000a 44F20213 		movw	r3, #:lower16:1073758466
 555 000e C4F20003 		movt	r3, #:upper16:1073758466
 556 0012 44F20212 		movw	r2, #:lower16:1073758466
 557 0016 C4F20002 		movt	r2, #:upper16:1073758466
 558 001a 1278     		ldrb	r2, [r2, #0]
 559 001c D1B2     		uxtb	r1, r2
 560 001e FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 561 0020 02F0F802 		and	r2, r2, #248
 562 0024 41EA0202 		orr	r2, r1, r2
 563 0028 D2B2     		uxtb	r2, r2
 564 002a 1A70     		strb	r2, [r3, #0]
 317:.\Generated_Source\PSoC5/Clock_1.c **** }
 565              		.loc 1 317 0
 566 002c 07F10C07 		add	r7, r7, #12
 567 0030 BD46     		mov	sp, r7
 568 0032 80BC     		pop	{r7}
 569 0034 7047     		bx	lr
 570              		.cfi_endproc
 571              	.LFE6:
 572              		.size	Clock_1_SetModeRegister, .-Clock_1_SetModeRegister
 573 0036 00BF     		.section	.text.Clock_1_ClearModeRegister,"ax",%progbits
 574              		.align	2
 575              		.global	Clock_1_ClearModeRegister
 576              		.thumb
 577              		.thumb_func
 578              		.type	Clock_1_ClearModeRegister, %function
 579              	Clock_1_ClearModeRegister:
 580              	.LFB7:
 318:.\Generated_Source\PSoC5/Clock_1.c **** 
 319:.\Generated_Source\PSoC5/Clock_1.c **** 
 320:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 321:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_ClearModeRegister
 322:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 323:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
 324:.\Generated_Source\PSoC5/Clock_1.c **** *  Clears flags that control the operating mode of the clock. This function
 325:.\Generated_Source\PSoC5/Clock_1.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 326:.\Generated_Source\PSoC5/Clock_1.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 327:.\Generated_Source\PSoC5/Clock_1.c **** *  disabled before changing the mode.
 328:.\Generated_Source\PSoC5/Clock_1.c **** *
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 17


 329:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 330:.\Generated_Source\PSoC5/Clock_1.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 331:.\Generated_Source\PSoC5/Clock_1.c **** *   clkMode should be a set of the following optional bits or'ed together.
 332:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 333:.\Generated_Source\PSoC5/Clock_1.c **** *                 occur when the divider count reaches half of the divide
 334:.\Generated_Source\PSoC5/Clock_1.c **** *                 value.
 335:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 336:.\Generated_Source\PSoC5/Clock_1.c **** *                 is asserted for approximately half of its period. When
 337:.\Generated_Source\PSoC5/Clock_1.c **** *                 disabled, the output clock is asserted for one period of the
 338:.\Generated_Source\PSoC5/Clock_1.c **** *                 source clock.
 339:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 340:.\Generated_Source\PSoC5/Clock_1.c **** *                 be enabled for all synchronous clocks.
 341:.\Generated_Source\PSoC5/Clock_1.c **** *   See the Technical Reference Manual for details about setting the mode of
 342:.\Generated_Source\PSoC5/Clock_1.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 343:.\Generated_Source\PSoC5/Clock_1.c **** *
 344:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
 345:.\Generated_Source\PSoC5/Clock_1.c **** *  void
 346:.\Generated_Source\PSoC5/Clock_1.c **** *
 347:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 348:.\Generated_Source\PSoC5/Clock_1.c **** void Clock_1_ClearModeRegister(uint8 clkMode) 
 349:.\Generated_Source\PSoC5/Clock_1.c **** {
 581              		.loc 1 349 0
 582              		.cfi_startproc
 583              		@ args = 0, pretend = 0, frame = 8
 584              		@ frame_needed = 1, uses_anonymous_args = 0
 585              		@ link register save eliminated.
 586 0000 80B4     		push	{r7}
 587              	.LCFI18:
 588              		.cfi_def_cfa_offset 4
 589 0002 83B0     		sub	sp, sp, #12
 590              	.LCFI19:
 591              		.cfi_def_cfa_offset 16
 592 0004 00AF     		add	r7, sp, #0
 593              		.cfi_offset 7, -4
 594              	.LCFI20:
 595              		.cfi_def_cfa_register 7
 596 0006 0346     		mov	r3, r0
 597 0008 FB71     		strb	r3, [r7, #7]
 350:.\Generated_Source\PSoC5/Clock_1.c ****     Clock_1_MOD_SRC &= ~clkMode | ~Clock_1_MODE_MASK;
 598              		.loc 1 350 0
 599 000a 44F20213 		movw	r3, #:lower16:1073758466
 600 000e C4F20003 		movt	r3, #:upper16:1073758466
 601 0012 44F20212 		movw	r2, #:lower16:1073758466
 602 0016 C4F20002 		movt	r2, #:upper16:1073758466
 603 001a 1278     		ldrb	r2, [r2, #0]
 604 001c D1B2     		uxtb	r1, r2
 605 001e FA79     		ldrb	r2, [r7, #7]
 606 0020 6FEA0202 		mvn	r2, r2
 607 0024 D2B2     		uxtb	r2, r2
 608 0026 42F00702 		orr	r2, r2, #7
 609 002a D2B2     		uxtb	r2, r2
 610 002c 01EA0202 		and	r2, r1, r2
 611 0030 D2B2     		uxtb	r2, r2
 612 0032 1A70     		strb	r2, [r3, #0]
 351:.\Generated_Source\PSoC5/Clock_1.c **** }
 613              		.loc 1 351 0
 614 0034 07F10C07 		add	r7, r7, #12
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 18


 615 0038 BD46     		mov	sp, r7
 616 003a 80BC     		pop	{r7}
 617 003c 7047     		bx	lr
 618              		.cfi_endproc
 619              	.LFE7:
 620              		.size	Clock_1_ClearModeRegister, .-Clock_1_ClearModeRegister
 621 003e 00BF     		.section	.text.Clock_1_GetModeRegister,"ax",%progbits
 622              		.align	2
 623              		.global	Clock_1_GetModeRegister
 624              		.thumb
 625              		.thumb_func
 626              		.type	Clock_1_GetModeRegister, %function
 627              	Clock_1_GetModeRegister:
 628              	.LFB8:
 352:.\Generated_Source\PSoC5/Clock_1.c **** 
 353:.\Generated_Source\PSoC5/Clock_1.c **** 
 354:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 355:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_GetModeRegister
 356:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 357:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
 358:.\Generated_Source\PSoC5/Clock_1.c **** *  Gets the clock mode register value.
 359:.\Generated_Source\PSoC5/Clock_1.c **** *
 360:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 361:.\Generated_Source\PSoC5/Clock_1.c **** *  void
 362:.\Generated_Source\PSoC5/Clock_1.c **** *
 363:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
 364:.\Generated_Source\PSoC5/Clock_1.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 365:.\Generated_Source\PSoC5/Clock_1.c **** *  ClearModeRegister descriptions for details about the mode bits.
 366:.\Generated_Source\PSoC5/Clock_1.c **** *
 367:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 368:.\Generated_Source\PSoC5/Clock_1.c **** uint8 Clock_1_GetModeRegister(void) 
 369:.\Generated_Source\PSoC5/Clock_1.c **** {
 629              		.loc 1 369 0
 630              		.cfi_startproc
 631              		@ args = 0, pretend = 0, frame = 0
 632              		@ frame_needed = 1, uses_anonymous_args = 0
 633              		@ link register save eliminated.
 634 0000 80B4     		push	{r7}
 635              	.LCFI21:
 636              		.cfi_def_cfa_offset 4
 637 0002 00AF     		add	r7, sp, #0
 638              		.cfi_offset 7, -4
 639              	.LCFI22:
 640              		.cfi_def_cfa_register 7
 370:.\Generated_Source\PSoC5/Clock_1.c ****     return Clock_1_MOD_SRC & Clock_1_MODE_MASK;
 641              		.loc 1 370 0
 642 0004 44F20213 		movw	r3, #:lower16:1073758466
 643 0008 C4F20003 		movt	r3, #:upper16:1073758466
 644 000c 1B78     		ldrb	r3, [r3, #0]
 645 000e DBB2     		uxtb	r3, r3
 646 0010 03F0F803 		and	r3, r3, #248
 371:.\Generated_Source\PSoC5/Clock_1.c **** }
 647              		.loc 1 371 0
 648 0014 1846     		mov	r0, r3
 649 0016 BD46     		mov	sp, r7
 650 0018 80BC     		pop	{r7}
 651 001a 7047     		bx	lr
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 19


 652              		.cfi_endproc
 653              	.LFE8:
 654              		.size	Clock_1_GetModeRegister, .-Clock_1_GetModeRegister
 655              		.section	.text.Clock_1_SetSourceRegister,"ax",%progbits
 656              		.align	2
 657              		.global	Clock_1_SetSourceRegister
 658              		.thumb
 659              		.thumb_func
 660              		.type	Clock_1_SetSourceRegister, %function
 661              	Clock_1_SetSourceRegister:
 662              	.LFB9:
 372:.\Generated_Source\PSoC5/Clock_1.c **** 
 373:.\Generated_Source\PSoC5/Clock_1.c **** 
 374:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 375:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_SetSourceRegister
 376:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 377:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
 378:.\Generated_Source\PSoC5/Clock_1.c **** *  Sets the input source of the clock. The clock must be disabled before
 379:.\Generated_Source\PSoC5/Clock_1.c **** *  changing the source. The old and new clock sources must be running.
 380:.\Generated_Source\PSoC5/Clock_1.c **** *
 381:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 382:.\Generated_Source\PSoC5/Clock_1.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 383:.\Generated_Source\PSoC5/Clock_1.c **** *   following input sources:
 384:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 385:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_IMO
 386:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_XTALM
 387:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_ILO
 388:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_PLL
 389:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_XTALK
 390:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_DSI_G
 391:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 392:.\Generated_Source\PSoC5/Clock_1.c **** *   See the Technical Reference Manual for details on clock sources.
 393:.\Generated_Source\PSoC5/Clock_1.c **** *
 394:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
 395:.\Generated_Source\PSoC5/Clock_1.c **** *  void
 396:.\Generated_Source\PSoC5/Clock_1.c **** *
 397:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 398:.\Generated_Source\PSoC5/Clock_1.c **** void Clock_1_SetSourceRegister(uint8 clkSource) 
 399:.\Generated_Source\PSoC5/Clock_1.c **** {
 663              		.loc 1 399 0
 664              		.cfi_startproc
 665              		@ args = 0, pretend = 0, frame = 16
 666              		@ frame_needed = 1, uses_anonymous_args = 0
 667 0000 80B5     		push	{r7, lr}
 668              	.LCFI23:
 669              		.cfi_def_cfa_offset 8
 670 0002 84B0     		sub	sp, sp, #16
 671              	.LCFI24:
 672              		.cfi_def_cfa_offset 24
 673 0004 00AF     		add	r7, sp, #0
 674              		.cfi_offset 14, -4
 675              		.cfi_offset 7, -8
 676              	.LCFI25:
 677              		.cfi_def_cfa_register 7
 678 0006 0346     		mov	r3, r0
 679 0008 FB71     		strb	r3, [r7, #7]
 400:.\Generated_Source\PSoC5/Clock_1.c ****     uint16 currDiv = Clock_1_GetDividerRegister();
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 20


 680              		.loc 1 400 0
 681 000a FFF7FEFF 		bl	Clock_1_GetDividerRegister
 682 000e 0346     		mov	r3, r0
 683 0010 BB81     		strh	r3, [r7, #12]	@ movhi
 401:.\Generated_Source\PSoC5/Clock_1.c ****     uint8 oldSrc = Clock_1_GetSourceRegister();
 684              		.loc 1 401 0
 685 0012 FFF7FEFF 		bl	Clock_1_GetSourceRegister
 686 0016 0346     		mov	r3, r0
 687 0018 FB73     		strb	r3, [r7, #15]
 402:.\Generated_Source\PSoC5/Clock_1.c **** 
 403:.\Generated_Source\PSoC5/Clock_1.c ****     if (oldSrc != CYCLK_SRC_SEL_CLK_SYNC_D && clkSource == CYCLK_SRC_SEL_CLK_SYNC_D && currDiv == 0
 688              		.loc 1 403 0
 689 001a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 690 001c 002B     		cmp	r3, #0
 691 001e 25D0     		beq	.L36
 692 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 693 0022 002B     		cmp	r3, #0
 694 0024 22D1     		bne	.L36
 695 0026 BB89     		ldrh	r3, [r7, #12]
 696 0028 002B     		cmp	r3, #0
 697 002a 1FD1     		bne	.L36
 404:.\Generated_Source\PSoC5/Clock_1.c ****     {
 405:.\Generated_Source\PSoC5/Clock_1.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 406:.\Generated_Source\PSoC5/Clock_1.c ****         /* then set the source so we are consistent.                                */
 407:.\Generated_Source\PSoC5/Clock_1.c ****         Clock_1_MOD_SRC |= CYCLK_SSS;
 698              		.loc 1 407 0
 699 002c 44F20213 		movw	r3, #:lower16:1073758466
 700 0030 C4F20003 		movt	r3, #:upper16:1073758466
 701 0034 44F20212 		movw	r2, #:lower16:1073758466
 702 0038 C4F20002 		movt	r2, #:upper16:1073758466
 703 003c 1278     		ldrb	r2, [r2, #0]
 704 003e D2B2     		uxtb	r2, r2
 705 0040 42F04002 		orr	r2, r2, #64
 706 0044 D2B2     		uxtb	r2, r2
 707 0046 1A70     		strb	r2, [r3, #0]
 408:.\Generated_Source\PSoC5/Clock_1.c ****         Clock_1_MOD_SRC =
 708              		.loc 1 408 0
 709 0048 44F20213 		movw	r3, #:lower16:1073758466
 710 004c C4F20003 		movt	r3, #:upper16:1073758466
 409:.\Generated_Source\PSoC5/Clock_1.c ****             (Clock_1_MOD_SRC & ~Clock_1_SRC_SEL_MSK) | clkSource;
 711              		.loc 1 409 0
 712 0050 44F20212 		movw	r2, #:lower16:1073758466
 713 0054 C4F20002 		movt	r2, #:upper16:1073758466
 714 0058 1278     		ldrb	r2, [r2, #0]
 715 005a D2B2     		uxtb	r2, r2
 716              		.loc 1 408 0
 717 005c 02F0F802 		and	r2, r2, #248
 718 0060 F979     		ldrb	r1, [r7, #7]
 719 0062 42EA0102 		orr	r2, r2, r1
 720 0066 D2B2     		uxtb	r2, r2
 721 0068 1A70     		strb	r2, [r3, #0]
 722              		.loc 1 403 0
 723 006a 38E0     		b	.L39
 724              	.L36:
 410:.\Generated_Source\PSoC5/Clock_1.c ****     }
 411:.\Generated_Source\PSoC5/Clock_1.c ****     else if (oldSrc == CYCLK_SRC_SEL_CLK_SYNC_D && clkSource != CYCLK_SRC_SEL_CLK_SYNC_D && currDiv
 725              		.loc 1 411 0
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 21


 726 006c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 727 006e 002B     		cmp	r3, #0
 728 0070 24D1     		bne	.L38
 729 0072 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 730 0074 002B     		cmp	r3, #0
 731 0076 21D0     		beq	.L38
 732 0078 BB89     		ldrh	r3, [r7, #12]
 733 007a 002B     		cmp	r3, #0
 734 007c 1ED1     		bne	.L38
 412:.\Generated_Source\PSoC5/Clock_1.c ****     {
 413:.\Generated_Source\PSoC5/Clock_1.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 414:.\Generated_Source\PSoC5/Clock_1.c ****         /* lock when we clear SSS.                                                  */
 415:.\Generated_Source\PSoC5/Clock_1.c ****         Clock_1_MOD_SRC =
 735              		.loc 1 415 0
 736 007e 44F20213 		movw	r3, #:lower16:1073758466
 737 0082 C4F20003 		movt	r3, #:upper16:1073758466
 416:.\Generated_Source\PSoC5/Clock_1.c ****             (Clock_1_MOD_SRC & ~Clock_1_SRC_SEL_MSK) | clkSource;
 738              		.loc 1 416 0
 739 0086 44F20212 		movw	r2, #:lower16:1073758466
 740 008a C4F20002 		movt	r2, #:upper16:1073758466
 741 008e 1278     		ldrb	r2, [r2, #0]
 742 0090 D2B2     		uxtb	r2, r2
 743              		.loc 1 415 0
 744 0092 02F0F802 		and	r2, r2, #248
 745 0096 F979     		ldrb	r1, [r7, #7]
 746 0098 42EA0102 		orr	r2, r2, r1
 747 009c D2B2     		uxtb	r2, r2
 748 009e 1A70     		strb	r2, [r3, #0]
 417:.\Generated_Source\PSoC5/Clock_1.c ****         Clock_1_MOD_SRC &= ~CYCLK_SSS;
 749              		.loc 1 417 0
 750 00a0 44F20213 		movw	r3, #:lower16:1073758466
 751 00a4 C4F20003 		movt	r3, #:upper16:1073758466
 752 00a8 44F20212 		movw	r2, #:lower16:1073758466
 753 00ac C4F20002 		movt	r2, #:upper16:1073758466
 754 00b0 1278     		ldrb	r2, [r2, #0]
 755 00b2 D2B2     		uxtb	r2, r2
 756 00b4 02F0BF02 		and	r2, r2, #191
 757 00b8 1A70     		strb	r2, [r3, #0]
 758              		.loc 1 411 0
 759 00ba 10E0     		b	.L39
 760              	.L38:
 418:.\Generated_Source\PSoC5/Clock_1.c ****     }
 419:.\Generated_Source\PSoC5/Clock_1.c ****     else
 420:.\Generated_Source\PSoC5/Clock_1.c ****     {
 421:.\Generated_Source\PSoC5/Clock_1.c ****         Clock_1_MOD_SRC =
 761              		.loc 1 421 0
 762 00bc 44F20213 		movw	r3, #:lower16:1073758466
 763 00c0 C4F20003 		movt	r3, #:upper16:1073758466
 422:.\Generated_Source\PSoC5/Clock_1.c ****             (Clock_1_MOD_SRC & ~Clock_1_SRC_SEL_MSK) | clkSource;
 764              		.loc 1 422 0
 765 00c4 44F20212 		movw	r2, #:lower16:1073758466
 766 00c8 C4F20002 		movt	r2, #:upper16:1073758466
 767 00cc 1278     		ldrb	r2, [r2, #0]
 768 00ce D2B2     		uxtb	r2, r2
 769              		.loc 1 421 0
 770 00d0 02F0F802 		and	r2, r2, #248
 771 00d4 F979     		ldrb	r1, [r7, #7]
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 22


 772 00d6 42EA0102 		orr	r2, r2, r1
 773 00da D2B2     		uxtb	r2, r2
 774 00dc 1A70     		strb	r2, [r3, #0]
 775              	.L39:
 423:.\Generated_Source\PSoC5/Clock_1.c ****     }
 424:.\Generated_Source\PSoC5/Clock_1.c **** }
 776              		.loc 1 424 0
 777 00de 07F11007 		add	r7, r7, #16
 778 00e2 BD46     		mov	sp, r7
 779 00e4 80BD     		pop	{r7, pc}
 780              		.cfi_endproc
 781              	.LFE9:
 782              		.size	Clock_1_SetSourceRegister, .-Clock_1_SetSourceRegister
 783 00e6 00BF     		.section	.text.Clock_1_GetSourceRegister,"ax",%progbits
 784              		.align	2
 785              		.global	Clock_1_GetSourceRegister
 786              		.thumb
 787              		.thumb_func
 788              		.type	Clock_1_GetSourceRegister, %function
 789              	Clock_1_GetSourceRegister:
 790              	.LFB10:
 425:.\Generated_Source\PSoC5/Clock_1.c **** 
 426:.\Generated_Source\PSoC5/Clock_1.c **** 
 427:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 428:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_GetSourceRegister
 429:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 430:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
 431:.\Generated_Source\PSoC5/Clock_1.c **** *  Gets the input source of the clock.
 432:.\Generated_Source\PSoC5/Clock_1.c **** *
 433:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 434:.\Generated_Source\PSoC5/Clock_1.c **** *  void
 435:.\Generated_Source\PSoC5/Clock_1.c **** *
 436:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
 437:.\Generated_Source\PSoC5/Clock_1.c **** *  The input source of the clock. See SetSourceRegister for details.
 438:.\Generated_Source\PSoC5/Clock_1.c **** *
 439:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 440:.\Generated_Source\PSoC5/Clock_1.c **** uint8 Clock_1_GetSourceRegister(void) 
 441:.\Generated_Source\PSoC5/Clock_1.c **** {
 791              		.loc 1 441 0
 792              		.cfi_startproc
 793              		@ args = 0, pretend = 0, frame = 0
 794              		@ frame_needed = 1, uses_anonymous_args = 0
 795              		@ link register save eliminated.
 796 0000 80B4     		push	{r7}
 797              	.LCFI26:
 798              		.cfi_def_cfa_offset 4
 799 0002 00AF     		add	r7, sp, #0
 800              		.cfi_offset 7, -4
 801              	.LCFI27:
 802              		.cfi_def_cfa_register 7
 442:.\Generated_Source\PSoC5/Clock_1.c ****     return Clock_1_MOD_SRC & Clock_1_SRC_SEL_MSK;
 803              		.loc 1 442 0
 804 0004 44F20213 		movw	r3, #:lower16:1073758466
 805 0008 C4F20003 		movt	r3, #:upper16:1073758466
 806 000c 1B78     		ldrb	r3, [r3, #0]
 807 000e DBB2     		uxtb	r3, r3
 808 0010 03F00703 		and	r3, r3, #7
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 23


 443:.\Generated_Source\PSoC5/Clock_1.c **** }
 809              		.loc 1 443 0
 810 0014 1846     		mov	r0, r3
 811 0016 BD46     		mov	sp, r7
 812 0018 80BC     		pop	{r7}
 813 001a 7047     		bx	lr
 814              		.cfi_endproc
 815              	.LFE10:
 816              		.size	Clock_1_GetSourceRegister, .-Clock_1_GetSourceRegister
 817              		.section	.text.Clock_1_SetPhaseRegister,"ax",%progbits
 818              		.align	2
 819              		.global	Clock_1_SetPhaseRegister
 820              		.thumb
 821              		.thumb_func
 822              		.type	Clock_1_SetPhaseRegister, %function
 823              	Clock_1_SetPhaseRegister:
 824              	.LFB11:
 444:.\Generated_Source\PSoC5/Clock_1.c **** 
 445:.\Generated_Source\PSoC5/Clock_1.c **** 
 446:.\Generated_Source\PSoC5/Clock_1.c **** #if defined(Clock_1__CFG3)
 447:.\Generated_Source\PSoC5/Clock_1.c **** 
 448:.\Generated_Source\PSoC5/Clock_1.c **** 
 449:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 450:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_SetPhaseRegister
 451:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 452:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
 453:.\Generated_Source\PSoC5/Clock_1.c **** *  Sets the phase delay of the analog clock. This function is only available
 454:.\Generated_Source\PSoC5/Clock_1.c **** *  for analog clocks. The clock must be disabled before changing the phase
 455:.\Generated_Source\PSoC5/Clock_1.c **** *  delay to avoid glitches.
 456:.\Generated_Source\PSoC5/Clock_1.c **** *
 457:.\Generated_Source\PSoC5/Clock_1.c **** *
 458:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 459:.\Generated_Source\PSoC5/Clock_1.c **** *  clkPhase: Amount to delay the phase of the clock, in 1.0ns increments.
 460:.\Generated_Source\PSoC5/Clock_1.c **** *   clkPhase must be from 1 to 11 inclusive. Other values, including 0,
 461:.\Generated_Source\PSoC5/Clock_1.c **** *   disable the clock. clkPhase = 1 produces a 0ns delay and clkPhase = 11 
 462:.\Generated_Source\PSoC5/Clock_1.c **** *   produces a 10ns delay.
 463:.\Generated_Source\PSoC5/Clock_1.c **** *
 464:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
 465:.\Generated_Source\PSoC5/Clock_1.c **** *  void
 466:.\Generated_Source\PSoC5/Clock_1.c **** *
 467:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 468:.\Generated_Source\PSoC5/Clock_1.c **** void Clock_1_SetPhaseRegister(uint8 clkPhase) 
 469:.\Generated_Source\PSoC5/Clock_1.c **** {
 825              		.loc 1 469 0
 826              		.cfi_startproc
 827              		@ args = 0, pretend = 0, frame = 8
 828              		@ frame_needed = 1, uses_anonymous_args = 0
 829              		@ link register save eliminated.
 830 0000 80B4     		push	{r7}
 831              	.LCFI28:
 832              		.cfi_def_cfa_offset 4
 833 0002 83B0     		sub	sp, sp, #12
 834              	.LCFI29:
 835              		.cfi_def_cfa_offset 16
 836 0004 00AF     		add	r7, sp, #0
 837              		.cfi_offset 7, -4
 838              	.LCFI30:
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 24


 839              		.cfi_def_cfa_register 7
 840 0006 0346     		mov	r3, r0
 841 0008 FB71     		strb	r3, [r7, #7]
 470:.\Generated_Source\PSoC5/Clock_1.c ****     Clock_1_PHASE = clkPhase & Clock_1_PHASE_MASK;
 842              		.loc 1 470 0
 843 000a 44F20313 		movw	r3, #:lower16:1073758467
 844 000e C4F20003 		movt	r3, #:upper16:1073758467
 845 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 846 0014 02F00F02 		and	r2, r2, #15
 847 0018 1A70     		strb	r2, [r3, #0]
 471:.\Generated_Source\PSoC5/Clock_1.c **** }
 848              		.loc 1 471 0
 849 001a 07F10C07 		add	r7, r7, #12
 850 001e BD46     		mov	sp, r7
 851 0020 80BC     		pop	{r7}
 852 0022 7047     		bx	lr
 853              		.cfi_endproc
 854              	.LFE11:
 855              		.size	Clock_1_SetPhaseRegister, .-Clock_1_SetPhaseRegister
 856              		.section	.text.Clock_1_GetPhaseRegister,"ax",%progbits
 857              		.align	2
 858              		.global	Clock_1_GetPhaseRegister
 859              		.thumb
 860              		.thumb_func
 861              		.type	Clock_1_GetPhaseRegister, %function
 862              	Clock_1_GetPhaseRegister:
 863              	.LFB12:
 472:.\Generated_Source\PSoC5/Clock_1.c **** 
 473:.\Generated_Source\PSoC5/Clock_1.c **** 
 474:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 475:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_GetPhase
 476:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 477:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
 478:.\Generated_Source\PSoC5/Clock_1.c **** *  Gets the phase delay of the analog clock. This function is only available
 479:.\Generated_Source\PSoC5/Clock_1.c **** *  for analog clocks.
 480:.\Generated_Source\PSoC5/Clock_1.c **** *
 481:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 482:.\Generated_Source\PSoC5/Clock_1.c **** *  void
 483:.\Generated_Source\PSoC5/Clock_1.c **** *
 484:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
 485:.\Generated_Source\PSoC5/Clock_1.c **** *  Phase of the analog clock. See SetPhaseRegister for details.
 486:.\Generated_Source\PSoC5/Clock_1.c **** *
 487:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 488:.\Generated_Source\PSoC5/Clock_1.c **** uint8 Clock_1_GetPhaseRegister(void) 
 489:.\Generated_Source\PSoC5/Clock_1.c **** {
 864              		.loc 1 489 0
 865              		.cfi_startproc
 866              		@ args = 0, pretend = 0, frame = 0
 867              		@ frame_needed = 1, uses_anonymous_args = 0
 868              		@ link register save eliminated.
 869 0000 80B4     		push	{r7}
 870              	.LCFI31:
 871              		.cfi_def_cfa_offset 4
 872 0002 00AF     		add	r7, sp, #0
 873              		.cfi_offset 7, -4
 874              	.LCFI32:
 875              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 25


 490:.\Generated_Source\PSoC5/Clock_1.c ****     return Clock_1_PHASE & Clock_1_PHASE_MASK;
 876              		.loc 1 490 0
 877 0004 44F20313 		movw	r3, #:lower16:1073758467
 878 0008 C4F20003 		movt	r3, #:upper16:1073758467
 879 000c 1B78     		ldrb	r3, [r3, #0]
 880 000e DBB2     		uxtb	r3, r3
 881 0010 03F00F03 		and	r3, r3, #15
 491:.\Generated_Source\PSoC5/Clock_1.c **** }
 882              		.loc 1 491 0
 883 0014 1846     		mov	r0, r3
 884 0016 BD46     		mov	sp, r7
 885 0018 80BC     		pop	{r7}
 886 001a 7047     		bx	lr
 887              		.cfi_endproc
 888              	.LFE12:
 889              		.size	Clock_1_GetPhaseRegister, .-Clock_1_GetPhaseRegister
 890              		.text
 891              	.Letext0:
 892              		.section	.debug_loc,"",%progbits
 893              	.Ldebug_loc0:
 894              	.LLST0:
 895 0000 00000000 		.4byte	.LFB0
 896 0004 02000000 		.4byte	.LCFI0
 897 0008 0100     		.2byte	0x1
 898 000a 5D       		.byte	0x5d
 899 000b 02000000 		.4byte	.LCFI0
 900 000f 04000000 		.4byte	.LCFI1
 901 0013 0200     		.2byte	0x2
 902 0015 7D       		.byte	0x7d
 903 0016 04       		.sleb128 4
 904 0017 04000000 		.4byte	.LCFI1
 905 001b 26000000 		.4byte	.LFE0
 906 001f 0200     		.2byte	0x2
 907 0021 77       		.byte	0x77
 908 0022 04       		.sleb128 4
 909 0023 00000000 		.4byte	0x0
 910 0027 00000000 		.4byte	0x0
 911              	.LLST1:
 912 002b 00000000 		.4byte	.LFB1
 913 002f 02000000 		.4byte	.LCFI2
 914 0033 0100     		.2byte	0x1
 915 0035 5D       		.byte	0x5d
 916 0036 02000000 		.4byte	.LCFI2
 917 003a 04000000 		.4byte	.LCFI3
 918 003e 0200     		.2byte	0x2
 919 0040 7D       		.byte	0x7d
 920 0041 04       		.sleb128 4
 921 0042 04000000 		.4byte	.LCFI3
 922 0046 24000000 		.4byte	.LFE1
 923 004a 0200     		.2byte	0x2
 924 004c 77       		.byte	0x77
 925 004d 04       		.sleb128 4
 926 004e 00000000 		.4byte	0x0
 927 0052 00000000 		.4byte	0x0
 928              	.LLST2:
 929 0056 00000000 		.4byte	.LFB2
 930 005a 02000000 		.4byte	.LCFI4
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 26


 931 005e 0100     		.2byte	0x1
 932 0060 5D       		.byte	0x5d
 933 0061 02000000 		.4byte	.LCFI4
 934 0065 04000000 		.4byte	.LCFI5
 935 0069 0200     		.2byte	0x2
 936 006b 7D       		.byte	0x7d
 937 006c 04       		.sleb128 4
 938 006d 04000000 		.4byte	.LCFI5
 939 0071 06000000 		.4byte	.LCFI6
 940 0075 0200     		.2byte	0x2
 941 0077 7D       		.byte	0x7d
 942 0078 10       		.sleb128 16
 943 0079 06000000 		.4byte	.LCFI6
 944 007d DA000000 		.4byte	.LFE2
 945 0081 0200     		.2byte	0x2
 946 0083 77       		.byte	0x77
 947 0084 10       		.sleb128 16
 948 0085 00000000 		.4byte	0x0
 949 0089 00000000 		.4byte	0x0
 950              	.LLST3:
 951 008d 00000000 		.4byte	.LFB3
 952 0091 02000000 		.4byte	.LCFI7
 953 0095 0100     		.2byte	0x1
 954 0097 5D       		.byte	0x5d
 955 0098 02000000 		.4byte	.LCFI7
 956 009c 04000000 		.4byte	.LCFI8
 957 00a0 0200     		.2byte	0x2
 958 00a2 7D       		.byte	0x7d
 959 00a3 04       		.sleb128 4
 960 00a4 04000000 		.4byte	.LCFI8
 961 00a8 06000000 		.4byte	.LCFI9
 962 00ac 0200     		.2byte	0x2
 963 00ae 7D       		.byte	0x7d
 964 00af 10       		.sleb128 16
 965 00b0 06000000 		.4byte	.LCFI9
 966 00b4 52000000 		.4byte	.LFE3
 967 00b8 0200     		.2byte	0x2
 968 00ba 77       		.byte	0x77
 969 00bb 10       		.sleb128 16
 970 00bc 00000000 		.4byte	0x0
 971 00c0 00000000 		.4byte	0x0
 972              	.LLST4:
 973 00c4 00000000 		.4byte	.LFB4
 974 00c8 02000000 		.4byte	.LCFI10
 975 00cc 0100     		.2byte	0x1
 976 00ce 5D       		.byte	0x5d
 977 00cf 02000000 		.4byte	.LCFI10
 978 00d3 04000000 		.4byte	.LCFI11
 979 00d7 0200     		.2byte	0x2
 980 00d9 7D       		.byte	0x7d
 981 00da 08       		.sleb128 8
 982 00db 04000000 		.4byte	.LCFI11
 983 00df 06000000 		.4byte	.LCFI12
 984 00e3 0200     		.2byte	0x2
 985 00e5 7D       		.byte	0x7d
 986 00e6 18       		.sleb128 24
 987 00e7 06000000 		.4byte	.LCFI12
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 27


 988 00eb D4010000 		.4byte	.LFE4
 989 00ef 0200     		.2byte	0x2
 990 00f1 77       		.byte	0x77
 991 00f2 18       		.sleb128 24
 992 00f3 00000000 		.4byte	0x0
 993 00f7 00000000 		.4byte	0x0
 994              	.LLST5:
 995 00fb 00000000 		.4byte	.LFB5
 996 00ff 02000000 		.4byte	.LCFI13
 997 0103 0100     		.2byte	0x1
 998 0105 5D       		.byte	0x5d
 999 0106 02000000 		.4byte	.LCFI13
 1000 010a 04000000 		.4byte	.LCFI14
 1001 010e 0200     		.2byte	0x2
 1002 0110 7D       		.byte	0x7d
 1003 0111 04       		.sleb128 4
 1004 0112 04000000 		.4byte	.LCFI14
 1005 0116 18000000 		.4byte	.LFE5
 1006 011a 0200     		.2byte	0x2
 1007 011c 77       		.byte	0x77
 1008 011d 04       		.sleb128 4
 1009 011e 00000000 		.4byte	0x0
 1010 0122 00000000 		.4byte	0x0
 1011              	.LLST6:
 1012 0126 00000000 		.4byte	.LFB6
 1013 012a 02000000 		.4byte	.LCFI15
 1014 012e 0100     		.2byte	0x1
 1015 0130 5D       		.byte	0x5d
 1016 0131 02000000 		.4byte	.LCFI15
 1017 0135 04000000 		.4byte	.LCFI16
 1018 0139 0200     		.2byte	0x2
 1019 013b 7D       		.byte	0x7d
 1020 013c 04       		.sleb128 4
 1021 013d 04000000 		.4byte	.LCFI16
 1022 0141 06000000 		.4byte	.LCFI17
 1023 0145 0200     		.2byte	0x2
 1024 0147 7D       		.byte	0x7d
 1025 0148 10       		.sleb128 16
 1026 0149 06000000 		.4byte	.LCFI17
 1027 014d 36000000 		.4byte	.LFE6
 1028 0151 0200     		.2byte	0x2
 1029 0153 77       		.byte	0x77
 1030 0154 10       		.sleb128 16
 1031 0155 00000000 		.4byte	0x0
 1032 0159 00000000 		.4byte	0x0
 1033              	.LLST7:
 1034 015d 00000000 		.4byte	.LFB7
 1035 0161 02000000 		.4byte	.LCFI18
 1036 0165 0100     		.2byte	0x1
 1037 0167 5D       		.byte	0x5d
 1038 0168 02000000 		.4byte	.LCFI18
 1039 016c 04000000 		.4byte	.LCFI19
 1040 0170 0200     		.2byte	0x2
 1041 0172 7D       		.byte	0x7d
 1042 0173 04       		.sleb128 4
 1043 0174 04000000 		.4byte	.LCFI19
 1044 0178 06000000 		.4byte	.LCFI20
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 28


 1045 017c 0200     		.2byte	0x2
 1046 017e 7D       		.byte	0x7d
 1047 017f 10       		.sleb128 16
 1048 0180 06000000 		.4byte	.LCFI20
 1049 0184 3E000000 		.4byte	.LFE7
 1050 0188 0200     		.2byte	0x2
 1051 018a 77       		.byte	0x77
 1052 018b 10       		.sleb128 16
 1053 018c 00000000 		.4byte	0x0
 1054 0190 00000000 		.4byte	0x0
 1055              	.LLST8:
 1056 0194 00000000 		.4byte	.LFB8
 1057 0198 02000000 		.4byte	.LCFI21
 1058 019c 0100     		.2byte	0x1
 1059 019e 5D       		.byte	0x5d
 1060 019f 02000000 		.4byte	.LCFI21
 1061 01a3 04000000 		.4byte	.LCFI22
 1062 01a7 0200     		.2byte	0x2
 1063 01a9 7D       		.byte	0x7d
 1064 01aa 04       		.sleb128 4
 1065 01ab 04000000 		.4byte	.LCFI22
 1066 01af 1C000000 		.4byte	.LFE8
 1067 01b3 0200     		.2byte	0x2
 1068 01b5 77       		.byte	0x77
 1069 01b6 04       		.sleb128 4
 1070 01b7 00000000 		.4byte	0x0
 1071 01bb 00000000 		.4byte	0x0
 1072              	.LLST9:
 1073 01bf 00000000 		.4byte	.LFB9
 1074 01c3 02000000 		.4byte	.LCFI23
 1075 01c7 0100     		.2byte	0x1
 1076 01c9 5D       		.byte	0x5d
 1077 01ca 02000000 		.4byte	.LCFI23
 1078 01ce 04000000 		.4byte	.LCFI24
 1079 01d2 0200     		.2byte	0x2
 1080 01d4 7D       		.byte	0x7d
 1081 01d5 08       		.sleb128 8
 1082 01d6 04000000 		.4byte	.LCFI24
 1083 01da 06000000 		.4byte	.LCFI25
 1084 01de 0200     		.2byte	0x2
 1085 01e0 7D       		.byte	0x7d
 1086 01e1 18       		.sleb128 24
 1087 01e2 06000000 		.4byte	.LCFI25
 1088 01e6 E6000000 		.4byte	.LFE9
 1089 01ea 0200     		.2byte	0x2
 1090 01ec 77       		.byte	0x77
 1091 01ed 18       		.sleb128 24
 1092 01ee 00000000 		.4byte	0x0
 1093 01f2 00000000 		.4byte	0x0
 1094              	.LLST10:
 1095 01f6 00000000 		.4byte	.LFB10
 1096 01fa 02000000 		.4byte	.LCFI26
 1097 01fe 0100     		.2byte	0x1
 1098 0200 5D       		.byte	0x5d
 1099 0201 02000000 		.4byte	.LCFI26
 1100 0205 04000000 		.4byte	.LCFI27
 1101 0209 0200     		.2byte	0x2
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 29


 1102 020b 7D       		.byte	0x7d
 1103 020c 04       		.sleb128 4
 1104 020d 04000000 		.4byte	.LCFI27
 1105 0211 1C000000 		.4byte	.LFE10
 1106 0215 0200     		.2byte	0x2
 1107 0217 77       		.byte	0x77
 1108 0218 04       		.sleb128 4
 1109 0219 00000000 		.4byte	0x0
 1110 021d 00000000 		.4byte	0x0
 1111              	.LLST11:
 1112 0221 00000000 		.4byte	.LFB11
 1113 0225 02000000 		.4byte	.LCFI28
 1114 0229 0100     		.2byte	0x1
 1115 022b 5D       		.byte	0x5d
 1116 022c 02000000 		.4byte	.LCFI28
 1117 0230 04000000 		.4byte	.LCFI29
 1118 0234 0200     		.2byte	0x2
 1119 0236 7D       		.byte	0x7d
 1120 0237 04       		.sleb128 4
 1121 0238 04000000 		.4byte	.LCFI29
 1122 023c 06000000 		.4byte	.LCFI30
 1123 0240 0200     		.2byte	0x2
 1124 0242 7D       		.byte	0x7d
 1125 0243 10       		.sleb128 16
 1126 0244 06000000 		.4byte	.LCFI30
 1127 0248 24000000 		.4byte	.LFE11
 1128 024c 0200     		.2byte	0x2
 1129 024e 77       		.byte	0x77
 1130 024f 10       		.sleb128 16
 1131 0250 00000000 		.4byte	0x0
 1132 0254 00000000 		.4byte	0x0
 1133              	.LLST12:
 1134 0258 00000000 		.4byte	.LFB12
 1135 025c 02000000 		.4byte	.LCFI31
 1136 0260 0100     		.2byte	0x1
 1137 0262 5D       		.byte	0x5d
 1138 0263 02000000 		.4byte	.LCFI31
 1139 0267 04000000 		.4byte	.LCFI32
 1140 026b 0200     		.2byte	0x2
 1141 026d 7D       		.byte	0x7d
 1142 026e 04       		.sleb128 4
 1143 026f 04000000 		.4byte	.LCFI32
 1144 0273 1C000000 		.4byte	.LFE12
 1145 0277 0200     		.2byte	0x2
 1146 0279 77       		.byte	0x77
 1147 027a 04       		.sleb128 4
 1148 027b 00000000 		.4byte	0x0
 1149 027f 00000000 		.4byte	0x0
 1150              		.file 2 "./Generated_Source/PSoC5/cytypes.h"
 1151              		.section	.debug_info
 1152 0000 9B020000 		.4byte	0x29b
 1153 0004 0200     		.2byte	0x2
 1154 0006 00000000 		.4byte	.Ldebug_abbrev0
 1155 000a 04       		.byte	0x4
 1156 000b 01       		.uleb128 0x1
 1157 000c E7010000 		.4byte	.LASF36
 1158 0010 01       		.byte	0x1
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 30


 1159 0011 53000000 		.4byte	.LASF37
 1160 0015 76000000 		.4byte	.LASF38
 1161 0019 00000000 		.4byte	0x0
 1162 001d 00000000 		.4byte	0x0
 1163 0021 00000000 		.4byte	.Ldebug_ranges0+0x0
 1164 0025 00000000 		.4byte	.Ldebug_line0
 1165 0029 02       		.uleb128 0x2
 1166 002a 01       		.byte	0x1
 1167 002b 06       		.byte	0x6
 1168 002c 5F020000 		.4byte	.LASF0
 1169 0030 02       		.uleb128 0x2
 1170 0031 01       		.byte	0x1
 1171 0032 08       		.byte	0x8
 1172 0033 ED000000 		.4byte	.LASF1
 1173 0037 02       		.uleb128 0x2
 1174 0038 02       		.byte	0x2
 1175 0039 05       		.byte	0x5
 1176 003a 00020000 		.4byte	.LASF2
 1177 003e 02       		.uleb128 0x2
 1178 003f 02       		.byte	0x2
 1179 0040 07       		.byte	0x7
 1180 0041 23010000 		.4byte	.LASF3
 1181 0045 02       		.uleb128 0x2
 1182 0046 04       		.byte	0x4
 1183 0047 05       		.byte	0x5
 1184 0048 43020000 		.4byte	.LASF4
 1185 004c 02       		.uleb128 0x2
 1186 004d 04       		.byte	0x4
 1187 004e 07       		.byte	0x7
 1188 004f 11010000 		.4byte	.LASF5
 1189 0053 02       		.uleb128 0x2
 1190 0054 08       		.byte	0x8
 1191 0055 05       		.byte	0x5
 1192 0056 00000000 		.4byte	.LASF6
 1193 005a 02       		.uleb128 0x2
 1194 005b 08       		.byte	0x8
 1195 005c 07       		.byte	0x7
 1196 005d 8E010000 		.4byte	.LASF7
 1197 0061 03       		.uleb128 0x3
 1198 0062 04       		.byte	0x4
 1199 0063 05       		.byte	0x5
 1200 0064 696E7400 		.ascii	"int\000"
 1201 0068 02       		.uleb128 0x2
 1202 0069 04       		.byte	0x4
 1203 006a 07       		.byte	0x7
 1204 006b 79010000 		.4byte	.LASF8
 1205 006f 02       		.uleb128 0x2
 1206 0070 01       		.byte	0x1
 1207 0071 08       		.byte	0x8
 1208 0072 F3010000 		.4byte	.LASF9
 1209 0076 04       		.uleb128 0x4
 1210 0077 0A020000 		.4byte	.LASF10
 1211 007b 02       		.byte	0x2
 1212 007c 60       		.byte	0x60
 1213 007d 30000000 		.4byte	0x30
 1214 0081 04       		.uleb128 0x4
 1215 0082 50010000 		.4byte	.LASF11
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 31


 1216 0086 02       		.byte	0x2
 1217 0087 61       		.byte	0x61
 1218 0088 3E000000 		.4byte	0x3e
 1219 008c 05       		.uleb128 0x5
 1220 008d 01       		.byte	0x1
 1221 008e FB000000 		.4byte	.LASF12
 1222 0092 01       		.byte	0x1
 1223 0093 2C       		.byte	0x2c
 1224 0094 01       		.byte	0x1
 1225 0095 00000000 		.4byte	.LFB0
 1226 0099 26000000 		.4byte	.LFE0
 1227 009d 00000000 		.4byte	.LLST0
 1228 00a1 05       		.uleb128 0x5
 1229 00a2 01       		.byte	0x1
 1230 00a3 E0000000 		.4byte	.LASF13
 1231 00a7 01       		.byte	0x1
 1232 00a8 44       		.byte	0x44
 1233 00a9 01       		.byte	0x1
 1234 00aa 00000000 		.4byte	.LFB1
 1235 00ae 24000000 		.4byte	.LFE1
 1236 00b2 2B000000 		.4byte	.LLST1
 1237 00b6 06       		.uleb128 0x6
 1238 00b7 01       		.byte	0x1
 1239 00b8 BD010000 		.4byte	.LASF14
 1240 00bc 01       		.byte	0x1
 1241 00bd 5D       		.byte	0x5d
 1242 00be 01       		.byte	0x1
 1243 00bf 00000000 		.4byte	.LFB2
 1244 00c3 DA000000 		.4byte	.LFE2
 1245 00c7 56000000 		.4byte	.LLST2
 1246 00cb E8000000 		.4byte	0xe8
 1247 00cf 07       		.uleb128 0x7
 1248 00d0 1C000000 		.4byte	.LBB2
 1249 00d4 D0000000 		.4byte	.LBE2
 1250 00d8 08       		.uleb128 0x8
 1251 00d9 48000000 		.4byte	.LASF20
 1252 00dd 01       		.byte	0x1
 1253 00de 62       		.byte	0x62
 1254 00df 81000000 		.4byte	0x81
 1255 00e3 02       		.byte	0x2
 1256 00e4 91       		.byte	0x91
 1257 00e5 76       		.sleb128 -10
 1258 00e6 00       		.byte	0x0
 1259 00e7 00       		.byte	0x0
 1260 00e8 06       		.uleb128 0x6
 1261 00e9 01       		.byte	0x1
 1262 00ea 6B020000 		.4byte	.LASF15
 1263 00ee 01       		.byte	0x1
 1264 00ef 93       		.byte	0x93
 1265 00f0 01       		.byte	0x1
 1266 00f1 00000000 		.4byte	.LFB3
 1267 00f5 52000000 		.4byte	.LFE3
 1268 00f9 8D000000 		.4byte	.LLST3
 1269 00fd 10010000 		.4byte	0x110
 1270 0101 09       		.uleb128 0x9
 1271 0102 29000000 		.4byte	.LASF17
 1272 0106 01       		.byte	0x1
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 32


 1273 0107 93       		.byte	0x93
 1274 0108 76000000 		.4byte	0x76
 1275 010c 02       		.byte	0x2
 1276 010d 91       		.byte	0x91
 1277 010e 77       		.sleb128 -9
 1278 010f 00       		.byte	0x0
 1279 0110 06       		.uleb128 0x6
 1280 0111 01       		.byte	0x1
 1281 0112 C5000000 		.4byte	.LASF16
 1282 0116 01       		.byte	0x1
 1283 0117 B6       		.byte	0xb6
 1284 0118 01       		.byte	0x1
 1285 0119 00000000 		.4byte	.LFB4
 1286 011d D4010000 		.4byte	.LFE4
 1287 0121 C4000000 		.4byte	.LLST4
 1288 0125 70010000 		.4byte	0x170
 1289 0129 09       		.uleb128 0x9
 1290 012a 36010000 		.4byte	.LASF18
 1291 012e 01       		.byte	0x1
 1292 012f B6       		.byte	0xb6
 1293 0130 81000000 		.4byte	0x81
 1294 0134 02       		.byte	0x2
 1295 0135 91       		.byte	0x91
 1296 0136 6E       		.sleb128 -18
 1297 0137 09       		.uleb128 0x9
 1298 0138 48010000 		.4byte	.LASF19
 1299 013c 01       		.byte	0x1
 1300 013d B6       		.byte	0xb6
 1301 013e 76000000 		.4byte	0x76
 1302 0142 02       		.byte	0x2
 1303 0143 91       		.byte	0x91
 1304 0144 6D       		.sleb128 -19
 1305 0145 08       		.uleb128 0x8
 1306 0146 09010000 		.4byte	.LASF21
 1307 014a 01       		.byte	0x1
 1308 014b B8       		.byte	0xb8
 1309 014c 76000000 		.4byte	0x76
 1310 0150 02       		.byte	0x2
 1311 0151 91       		.byte	0x91
 1312 0152 74       		.sleb128 -12
 1313 0153 08       		.uleb128 0x8
 1314 0154 86010000 		.4byte	.LASF22
 1315 0158 01       		.byte	0x1
 1316 0159 BA       		.byte	0xba
 1317 015a 76000000 		.4byte	0x76
 1318 015e 02       		.byte	0x2
 1319 015f 91       		.byte	0x91
 1320 0160 75       		.sleb128 -11
 1321 0161 08       		.uleb128 0x8
 1322 0162 48000000 		.4byte	.LASF20
 1323 0166 01       		.byte	0x1
 1324 0167 BB       		.byte	0xbb
 1325 0168 81000000 		.4byte	0x81
 1326 016c 02       		.byte	0x2
 1327 016d 91       		.byte	0x91
 1328 016e 76       		.sleb128 -10
 1329 016f 00       		.byte	0x0
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 33


 1330 0170 0A       		.uleb128 0xa
 1331 0171 01       		.byte	0x1
 1332 0172 0E000000 		.4byte	.LASF26
 1333 0176 01       		.byte	0x1
 1334 0177 1801     		.2byte	0x118
 1335 0179 01       		.byte	0x1
 1336 017a 81000000 		.4byte	0x81
 1337 017e 00000000 		.4byte	.LFB5
 1338 0182 18000000 		.4byte	.LFE5
 1339 0186 FB000000 		.4byte	.LLST5
 1340 018a 0B       		.uleb128 0xb
 1341 018b 01       		.byte	0x1
 1342 018c CF010000 		.4byte	.LASF23
 1343 0190 01       		.byte	0x1
 1344 0191 3A01     		.2byte	0x13a
 1345 0193 01       		.byte	0x1
 1346 0194 00000000 		.4byte	.LFB6
 1347 0198 36000000 		.4byte	.LFE6
 1348 019c 26010000 		.4byte	.LLST6
 1349 01a0 B4010000 		.4byte	0x1b4
 1350 01a4 0C       		.uleb128 0xc
 1351 01a5 57010000 		.4byte	.LASF24
 1352 01a9 01       		.byte	0x1
 1353 01aa 3A01     		.2byte	0x13a
 1354 01ac 76000000 		.4byte	0x76
 1355 01b0 02       		.byte	0x2
 1356 01b1 91       		.byte	0x91
 1357 01b2 77       		.sleb128 -9
 1358 01b3 00       		.byte	0x0
 1359 01b4 0B       		.uleb128 0xb
 1360 01b5 01       		.byte	0x1
 1361 01b6 5F010000 		.4byte	.LASF25
 1362 01ba 01       		.byte	0x1
 1363 01bb 5C01     		.2byte	0x15c
 1364 01bd 01       		.byte	0x1
 1365 01be 00000000 		.4byte	.LFB7
 1366 01c2 3E000000 		.4byte	.LFE7
 1367 01c6 5D010000 		.4byte	.LLST7
 1368 01ca DE010000 		.4byte	0x1de
 1369 01ce 0C       		.uleb128 0xc
 1370 01cf 57010000 		.4byte	.LASF24
 1371 01d3 01       		.byte	0x1
 1372 01d4 5C01     		.2byte	0x15c
 1373 01d6 76000000 		.4byte	0x76
 1374 01da 02       		.byte	0x2
 1375 01db 91       		.byte	0x91
 1376 01dc 77       		.sleb128 -9
 1377 01dd 00       		.byte	0x0
 1378 01de 0A       		.uleb128 0xa
 1379 01df 01       		.byte	0x1
 1380 01e0 A5010000 		.4byte	.LASF27
 1381 01e4 01       		.byte	0x1
 1382 01e5 7001     		.2byte	0x170
 1383 01e7 01       		.byte	0x1
 1384 01e8 76000000 		.4byte	0x76
 1385 01ec 00000000 		.4byte	.LFB8
 1386 01f0 1C000000 		.4byte	.LFE8
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 34


 1387 01f4 94010000 		.4byte	.LLST8
 1388 01f8 0B       		.uleb128 0xb
 1389 01f9 01       		.byte	0x1
 1390 01fa 29020000 		.4byte	.LASF28
 1391 01fe 01       		.byte	0x1
 1392 01ff 8E01     		.2byte	0x18e
 1393 0201 01       		.byte	0x1
 1394 0202 00000000 		.4byte	.LFB9
 1395 0206 E6000000 		.4byte	.LFE9
 1396 020a BF010000 		.4byte	.LLST9
 1397 020e 40020000 		.4byte	0x240
 1398 0212 0C       		.uleb128 0xc
 1399 0213 4C020000 		.4byte	.LASF29
 1400 0217 01       		.byte	0x1
 1401 0218 8E01     		.2byte	0x18e
 1402 021a 76000000 		.4byte	0x76
 1403 021e 02       		.byte	0x2
 1404 021f 91       		.byte	0x91
 1405 0220 6F       		.sleb128 -17
 1406 0221 0D       		.uleb128 0xd
 1407 0222 F8010000 		.4byte	.LASF30
 1408 0226 01       		.byte	0x1
 1409 0227 9001     		.2byte	0x190
 1410 0229 81000000 		.4byte	0x81
 1411 022d 02       		.byte	0x2
 1412 022e 91       		.byte	0x91
 1413 022f 74       		.sleb128 -12
 1414 0230 0D       		.uleb128 0xd
 1415 0231 41010000 		.4byte	.LASF31
 1416 0235 01       		.byte	0x1
 1417 0236 9101     		.2byte	0x191
 1418 0238 76000000 		.4byte	0x76
 1419 023c 02       		.byte	0x2
 1420 023d 91       		.byte	0x91
 1421 023e 77       		.sleb128 -9
 1422 023f 00       		.byte	0x0
 1423 0240 0A       		.uleb128 0xa
 1424 0241 01       		.byte	0x1
 1425 0242 80020000 		.4byte	.LASF32
 1426 0246 01       		.byte	0x1
 1427 0247 B801     		.2byte	0x1b8
 1428 0249 01       		.byte	0x1
 1429 024a 76000000 		.4byte	0x76
 1430 024e 00000000 		.4byte	.LFB10
 1431 0252 1C000000 		.4byte	.LFE10
 1432 0256 F6010000 		.4byte	.LLST10
 1433 025a 0B       		.uleb128 0xb
 1434 025b 01       		.byte	0x1
 1435 025c 10020000 		.4byte	.LASF33
 1436 0260 01       		.byte	0x1
 1437 0261 D401     		.2byte	0x1d4
 1438 0263 01       		.byte	0x1
 1439 0264 00000000 		.4byte	.LFB11
 1440 0268 24000000 		.4byte	.LFE11
 1441 026c 21020000 		.4byte	.LLST11
 1442 0270 84020000 		.4byte	0x284
 1443 0274 0C       		.uleb128 0xc
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 35


 1444 0275 56020000 		.4byte	.LASF34
 1445 0279 01       		.byte	0x1
 1446 027a D401     		.2byte	0x1d4
 1447 027c 76000000 		.4byte	0x76
 1448 0280 02       		.byte	0x2
 1449 0281 91       		.byte	0x91
 1450 0282 77       		.sleb128 -9
 1451 0283 00       		.byte	0x0
 1452 0284 0A       		.uleb128 0xa
 1453 0285 01       		.byte	0x1
 1454 0286 2F000000 		.4byte	.LASF35
 1455 028a 01       		.byte	0x1
 1456 028b E801     		.2byte	0x1e8
 1457 028d 01       		.byte	0x1
 1458 028e 76000000 		.4byte	0x76
 1459 0292 00000000 		.4byte	.LFB12
 1460 0296 1C000000 		.4byte	.LFE12
 1461 029a 58020000 		.4byte	.LLST12
 1462 029e 00       		.byte	0x0
 1463              		.section	.debug_abbrev
 1464 0000 01       		.uleb128 0x1
 1465 0001 11       		.uleb128 0x11
 1466 0002 01       		.byte	0x1
 1467 0003 25       		.uleb128 0x25
 1468 0004 0E       		.uleb128 0xe
 1469 0005 13       		.uleb128 0x13
 1470 0006 0B       		.uleb128 0xb
 1471 0007 03       		.uleb128 0x3
 1472 0008 0E       		.uleb128 0xe
 1473 0009 1B       		.uleb128 0x1b
 1474 000a 0E       		.uleb128 0xe
 1475 000b 11       		.uleb128 0x11
 1476 000c 01       		.uleb128 0x1
 1477 000d 52       		.uleb128 0x52
 1478 000e 01       		.uleb128 0x1
 1479 000f 55       		.uleb128 0x55
 1480 0010 06       		.uleb128 0x6
 1481 0011 10       		.uleb128 0x10
 1482 0012 06       		.uleb128 0x6
 1483 0013 00       		.byte	0x0
 1484 0014 00       		.byte	0x0
 1485 0015 02       		.uleb128 0x2
 1486 0016 24       		.uleb128 0x24
 1487 0017 00       		.byte	0x0
 1488 0018 0B       		.uleb128 0xb
 1489 0019 0B       		.uleb128 0xb
 1490 001a 3E       		.uleb128 0x3e
 1491 001b 0B       		.uleb128 0xb
 1492 001c 03       		.uleb128 0x3
 1493 001d 0E       		.uleb128 0xe
 1494 001e 00       		.byte	0x0
 1495 001f 00       		.byte	0x0
 1496 0020 03       		.uleb128 0x3
 1497 0021 24       		.uleb128 0x24
 1498 0022 00       		.byte	0x0
 1499 0023 0B       		.uleb128 0xb
 1500 0024 0B       		.uleb128 0xb
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 36


 1501 0025 3E       		.uleb128 0x3e
 1502 0026 0B       		.uleb128 0xb
 1503 0027 03       		.uleb128 0x3
 1504 0028 08       		.uleb128 0x8
 1505 0029 00       		.byte	0x0
 1506 002a 00       		.byte	0x0
 1507 002b 04       		.uleb128 0x4
 1508 002c 16       		.uleb128 0x16
 1509 002d 00       		.byte	0x0
 1510 002e 03       		.uleb128 0x3
 1511 002f 0E       		.uleb128 0xe
 1512 0030 3A       		.uleb128 0x3a
 1513 0031 0B       		.uleb128 0xb
 1514 0032 3B       		.uleb128 0x3b
 1515 0033 0B       		.uleb128 0xb
 1516 0034 49       		.uleb128 0x49
 1517 0035 13       		.uleb128 0x13
 1518 0036 00       		.byte	0x0
 1519 0037 00       		.byte	0x0
 1520 0038 05       		.uleb128 0x5
 1521 0039 2E       		.uleb128 0x2e
 1522 003a 00       		.byte	0x0
 1523 003b 3F       		.uleb128 0x3f
 1524 003c 0C       		.uleb128 0xc
 1525 003d 03       		.uleb128 0x3
 1526 003e 0E       		.uleb128 0xe
 1527 003f 3A       		.uleb128 0x3a
 1528 0040 0B       		.uleb128 0xb
 1529 0041 3B       		.uleb128 0x3b
 1530 0042 0B       		.uleb128 0xb
 1531 0043 27       		.uleb128 0x27
 1532 0044 0C       		.uleb128 0xc
 1533 0045 11       		.uleb128 0x11
 1534 0046 01       		.uleb128 0x1
 1535 0047 12       		.uleb128 0x12
 1536 0048 01       		.uleb128 0x1
 1537 0049 40       		.uleb128 0x40
 1538 004a 06       		.uleb128 0x6
 1539 004b 00       		.byte	0x0
 1540 004c 00       		.byte	0x0
 1541 004d 06       		.uleb128 0x6
 1542 004e 2E       		.uleb128 0x2e
 1543 004f 01       		.byte	0x1
 1544 0050 3F       		.uleb128 0x3f
 1545 0051 0C       		.uleb128 0xc
 1546 0052 03       		.uleb128 0x3
 1547 0053 0E       		.uleb128 0xe
 1548 0054 3A       		.uleb128 0x3a
 1549 0055 0B       		.uleb128 0xb
 1550 0056 3B       		.uleb128 0x3b
 1551 0057 0B       		.uleb128 0xb
 1552 0058 27       		.uleb128 0x27
 1553 0059 0C       		.uleb128 0xc
 1554 005a 11       		.uleb128 0x11
 1555 005b 01       		.uleb128 0x1
 1556 005c 12       		.uleb128 0x12
 1557 005d 01       		.uleb128 0x1
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 37


 1558 005e 40       		.uleb128 0x40
 1559 005f 06       		.uleb128 0x6
 1560 0060 01       		.uleb128 0x1
 1561 0061 13       		.uleb128 0x13
 1562 0062 00       		.byte	0x0
 1563 0063 00       		.byte	0x0
 1564 0064 07       		.uleb128 0x7
 1565 0065 0B       		.uleb128 0xb
 1566 0066 01       		.byte	0x1
 1567 0067 11       		.uleb128 0x11
 1568 0068 01       		.uleb128 0x1
 1569 0069 12       		.uleb128 0x12
 1570 006a 01       		.uleb128 0x1
 1571 006b 00       		.byte	0x0
 1572 006c 00       		.byte	0x0
 1573 006d 08       		.uleb128 0x8
 1574 006e 34       		.uleb128 0x34
 1575 006f 00       		.byte	0x0
 1576 0070 03       		.uleb128 0x3
 1577 0071 0E       		.uleb128 0xe
 1578 0072 3A       		.uleb128 0x3a
 1579 0073 0B       		.uleb128 0xb
 1580 0074 3B       		.uleb128 0x3b
 1581 0075 0B       		.uleb128 0xb
 1582 0076 49       		.uleb128 0x49
 1583 0077 13       		.uleb128 0x13
 1584 0078 02       		.uleb128 0x2
 1585 0079 0A       		.uleb128 0xa
 1586 007a 00       		.byte	0x0
 1587 007b 00       		.byte	0x0
 1588 007c 09       		.uleb128 0x9
 1589 007d 05       		.uleb128 0x5
 1590 007e 00       		.byte	0x0
 1591 007f 03       		.uleb128 0x3
 1592 0080 0E       		.uleb128 0xe
 1593 0081 3A       		.uleb128 0x3a
 1594 0082 0B       		.uleb128 0xb
 1595 0083 3B       		.uleb128 0x3b
 1596 0084 0B       		.uleb128 0xb
 1597 0085 49       		.uleb128 0x49
 1598 0086 13       		.uleb128 0x13
 1599 0087 02       		.uleb128 0x2
 1600 0088 0A       		.uleb128 0xa
 1601 0089 00       		.byte	0x0
 1602 008a 00       		.byte	0x0
 1603 008b 0A       		.uleb128 0xa
 1604 008c 2E       		.uleb128 0x2e
 1605 008d 00       		.byte	0x0
 1606 008e 3F       		.uleb128 0x3f
 1607 008f 0C       		.uleb128 0xc
 1608 0090 03       		.uleb128 0x3
 1609 0091 0E       		.uleb128 0xe
 1610 0092 3A       		.uleb128 0x3a
 1611 0093 0B       		.uleb128 0xb
 1612 0094 3B       		.uleb128 0x3b
 1613 0095 05       		.uleb128 0x5
 1614 0096 27       		.uleb128 0x27
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 38


 1615 0097 0C       		.uleb128 0xc
 1616 0098 49       		.uleb128 0x49
 1617 0099 13       		.uleb128 0x13
 1618 009a 11       		.uleb128 0x11
 1619 009b 01       		.uleb128 0x1
 1620 009c 12       		.uleb128 0x12
 1621 009d 01       		.uleb128 0x1
 1622 009e 40       		.uleb128 0x40
 1623 009f 06       		.uleb128 0x6
 1624 00a0 00       		.byte	0x0
 1625 00a1 00       		.byte	0x0
 1626 00a2 0B       		.uleb128 0xb
 1627 00a3 2E       		.uleb128 0x2e
 1628 00a4 01       		.byte	0x1
 1629 00a5 3F       		.uleb128 0x3f
 1630 00a6 0C       		.uleb128 0xc
 1631 00a7 03       		.uleb128 0x3
 1632 00a8 0E       		.uleb128 0xe
 1633 00a9 3A       		.uleb128 0x3a
 1634 00aa 0B       		.uleb128 0xb
 1635 00ab 3B       		.uleb128 0x3b
 1636 00ac 05       		.uleb128 0x5
 1637 00ad 27       		.uleb128 0x27
 1638 00ae 0C       		.uleb128 0xc
 1639 00af 11       		.uleb128 0x11
 1640 00b0 01       		.uleb128 0x1
 1641 00b1 12       		.uleb128 0x12
 1642 00b2 01       		.uleb128 0x1
 1643 00b3 40       		.uleb128 0x40
 1644 00b4 06       		.uleb128 0x6
 1645 00b5 01       		.uleb128 0x1
 1646 00b6 13       		.uleb128 0x13
 1647 00b7 00       		.byte	0x0
 1648 00b8 00       		.byte	0x0
 1649 00b9 0C       		.uleb128 0xc
 1650 00ba 05       		.uleb128 0x5
 1651 00bb 00       		.byte	0x0
 1652 00bc 03       		.uleb128 0x3
 1653 00bd 0E       		.uleb128 0xe
 1654 00be 3A       		.uleb128 0x3a
 1655 00bf 0B       		.uleb128 0xb
 1656 00c0 3B       		.uleb128 0x3b
 1657 00c1 05       		.uleb128 0x5
 1658 00c2 49       		.uleb128 0x49
 1659 00c3 13       		.uleb128 0x13
 1660 00c4 02       		.uleb128 0x2
 1661 00c5 0A       		.uleb128 0xa
 1662 00c6 00       		.byte	0x0
 1663 00c7 00       		.byte	0x0
 1664 00c8 0D       		.uleb128 0xd
 1665 00c9 34       		.uleb128 0x34
 1666 00ca 00       		.byte	0x0
 1667 00cb 03       		.uleb128 0x3
 1668 00cc 0E       		.uleb128 0xe
 1669 00cd 3A       		.uleb128 0x3a
 1670 00ce 0B       		.uleb128 0xb
 1671 00cf 3B       		.uleb128 0x3b
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 39


 1672 00d0 05       		.uleb128 0x5
 1673 00d1 49       		.uleb128 0x49
 1674 00d2 13       		.uleb128 0x13
 1675 00d3 02       		.uleb128 0x2
 1676 00d4 0A       		.uleb128 0xa
 1677 00d5 00       		.byte	0x0
 1678 00d6 00       		.byte	0x0
 1679 00d7 00       		.byte	0x0
 1680              		.section	.debug_pubnames,"",%progbits
 1681 0000 6A010000 		.4byte	0x16a
 1682 0004 0200     		.2byte	0x2
 1683 0006 00000000 		.4byte	.Ldebug_info0
 1684 000a 9F020000 		.4byte	0x29f
 1685 000e 8C000000 		.4byte	0x8c
 1686 0012 436C6F63 		.ascii	"Clock_1_Start\000"
 1686      6B5F315F 
 1686      53746172 
 1686      7400
 1687 0020 A1000000 		.4byte	0xa1
 1688 0024 436C6F63 		.ascii	"Clock_1_Stop\000"
 1688      6B5F315F 
 1688      53746F70 
 1688      00
 1689 0031 B6000000 		.4byte	0xb6
 1690 0035 436C6F63 		.ascii	"Clock_1_StopBlock\000"
 1690      6B5F315F 
 1690      53746F70 
 1690      426C6F63 
 1690      6B00
 1691 0047 E8000000 		.4byte	0xe8
 1692 004b 436C6F63 		.ascii	"Clock_1_StandbyPower\000"
 1692      6B5F315F 
 1692      5374616E 
 1692      64627950 
 1692      6F776572 
 1693 0060 10010000 		.4byte	0x110
 1694 0064 436C6F63 		.ascii	"Clock_1_SetDividerRegister\000"
 1694      6B5F315F 
 1694      53657444 
 1694      69766964 
 1694      65725265 
 1695 007f 70010000 		.4byte	0x170
 1696 0083 436C6F63 		.ascii	"Clock_1_GetDividerRegister\000"
 1696      6B5F315F 
 1696      47657444 
 1696      69766964 
 1696      65725265 
 1697 009e 8A010000 		.4byte	0x18a
 1698 00a2 436C6F63 		.ascii	"Clock_1_SetModeRegister\000"
 1698      6B5F315F 
 1698      5365744D 
 1698      6F646552 
 1698      65676973 
 1699 00ba B4010000 		.4byte	0x1b4
 1700 00be 436C6F63 		.ascii	"Clock_1_ClearModeRegister\000"
 1700      6B5F315F 
 1700      436C6561 
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 40


 1700      724D6F64 
 1700      65526567 
 1701 00d8 DE010000 		.4byte	0x1de
 1702 00dc 436C6F63 		.ascii	"Clock_1_GetModeRegister\000"
 1702      6B5F315F 
 1702      4765744D 
 1702      6F646552 
 1702      65676973 
 1703 00f4 F8010000 		.4byte	0x1f8
 1704 00f8 436C6F63 		.ascii	"Clock_1_SetSourceRegister\000"
 1704      6B5F315F 
 1704      53657453 
 1704      6F757263 
 1704      65526567 
 1705 0112 40020000 		.4byte	0x240
 1706 0116 436C6F63 		.ascii	"Clock_1_GetSourceRegister\000"
 1706      6B5F315F 
 1706      47657453 
 1706      6F757263 
 1706      65526567 
 1707 0130 5A020000 		.4byte	0x25a
 1708 0134 436C6F63 		.ascii	"Clock_1_SetPhaseRegister\000"
 1708      6B5F315F 
 1708      53657450 
 1708      68617365 
 1708      52656769 
 1709 014d 84020000 		.4byte	0x284
 1710 0151 436C6F63 		.ascii	"Clock_1_GetPhaseRegister\000"
 1710      6B5F315F 
 1710      47657450 
 1710      68617365 
 1710      52656769 
 1711 016a 00000000 		.4byte	0x0
 1712              		.section	.debug_aranges,"",%progbits
 1713 0000 7C000000 		.4byte	0x7c
 1714 0004 0200     		.2byte	0x2
 1715 0006 00000000 		.4byte	.Ldebug_info0
 1716 000a 04       		.byte	0x4
 1717 000b 00       		.byte	0x0
 1718 000c 0000     		.2byte	0x0
 1719 000e 0000     		.2byte	0x0
 1720 0010 00000000 		.4byte	.LFB0
 1721 0014 26000000 		.4byte	.LFE0-.LFB0
 1722 0018 00000000 		.4byte	.LFB1
 1723 001c 24000000 		.4byte	.LFE1-.LFB1
 1724 0020 00000000 		.4byte	.LFB2
 1725 0024 DA000000 		.4byte	.LFE2-.LFB2
 1726 0028 00000000 		.4byte	.LFB3
 1727 002c 52000000 		.4byte	.LFE3-.LFB3
 1728 0030 00000000 		.4byte	.LFB4
 1729 0034 D4010000 		.4byte	.LFE4-.LFB4
 1730 0038 00000000 		.4byte	.LFB5
 1731 003c 18000000 		.4byte	.LFE5-.LFB5
 1732 0040 00000000 		.4byte	.LFB6
 1733 0044 36000000 		.4byte	.LFE6-.LFB6
 1734 0048 00000000 		.4byte	.LFB7
 1735 004c 3E000000 		.4byte	.LFE7-.LFB7
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 41


 1736 0050 00000000 		.4byte	.LFB8
 1737 0054 1C000000 		.4byte	.LFE8-.LFB8
 1738 0058 00000000 		.4byte	.LFB9
 1739 005c E6000000 		.4byte	.LFE9-.LFB9
 1740 0060 00000000 		.4byte	.LFB10
 1741 0064 1C000000 		.4byte	.LFE10-.LFB10
 1742 0068 00000000 		.4byte	.LFB11
 1743 006c 24000000 		.4byte	.LFE11-.LFB11
 1744 0070 00000000 		.4byte	.LFB12
 1745 0074 1C000000 		.4byte	.LFE12-.LFB12
 1746 0078 00000000 		.4byte	0x0
 1747 007c 00000000 		.4byte	0x0
 1748              		.section	.debug_ranges,"",%progbits
 1749              	.Ldebug_ranges0:
 1750 0000 00000000 		.4byte	.Ltext0
 1751 0004 00000000 		.4byte	.Letext0
 1752 0008 00000000 		.4byte	.LFB0
 1753 000c 26000000 		.4byte	.LFE0
 1754 0010 00000000 		.4byte	.LFB1
 1755 0014 24000000 		.4byte	.LFE1
 1756 0018 00000000 		.4byte	.LFB2
 1757 001c DA000000 		.4byte	.LFE2
 1758 0020 00000000 		.4byte	.LFB3
 1759 0024 52000000 		.4byte	.LFE3
 1760 0028 00000000 		.4byte	.LFB4
 1761 002c D4010000 		.4byte	.LFE4
 1762 0030 00000000 		.4byte	.LFB5
 1763 0034 18000000 		.4byte	.LFE5
 1764 0038 00000000 		.4byte	.LFB6
 1765 003c 36000000 		.4byte	.LFE6
 1766 0040 00000000 		.4byte	.LFB7
 1767 0044 3E000000 		.4byte	.LFE7
 1768 0048 00000000 		.4byte	.LFB8
 1769 004c 1C000000 		.4byte	.LFE8
 1770 0050 00000000 		.4byte	.LFB9
 1771 0054 E6000000 		.4byte	.LFE9
 1772 0058 00000000 		.4byte	.LFB10
 1773 005c 1C000000 		.4byte	.LFE10
 1774 0060 00000000 		.4byte	.LFB11
 1775 0064 24000000 		.4byte	.LFE11
 1776 0068 00000000 		.4byte	.LFB12
 1777 006c 1C000000 		.4byte	.LFE12
 1778 0070 00000000 		.4byte	0x0
 1779 0074 00000000 		.4byte	0x0
 1780              		.section	.debug_str,"MS",%progbits,1
 1781              	.LASF6:
 1782 0000 6C6F6E67 		.ascii	"long long int\000"
 1782      206C6F6E 
 1782      6720696E 
 1782      7400
 1783              	.LASF26:
 1784 000e 436C6F63 		.ascii	"Clock_1_GetDividerRegister\000"
 1784      6B5F315F 
 1784      47657444 
 1784      69766964 
 1784      65725265 
 1785              	.LASF17:
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 42


 1786 0029 73746174 		.ascii	"state\000"
 1786      6500
 1787              	.LASF35:
 1788 002f 436C6F63 		.ascii	"Clock_1_GetPhaseRegister\000"
 1788      6B5F315F 
 1788      47657450 
 1788      68617365 
 1788      52656769 
 1789              	.LASF20:
 1790 0048 6F6C6444 		.ascii	"oldDivider\000"
 1790      69766964 
 1790      657200
 1791              	.LASF37:
 1792 0053 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\Clock_1.c\000"
 1792      6E657261 
 1792      7465645F 
 1792      536F7572 
 1792      63655C50 
 1793              	.LASF38:
 1794 0076 4A3A5C63 		.ascii	"J:\\c704\\C704224\\Cypress\\CY8C5868\\Laser_Schutzs"
 1794      3730345C 
 1794      43373034 
 1794      3232345C 
 1794      43797072 
 1795 00a4 6368616C 		.ascii	"chaltung\\Design01\\Design02.cydsn\000"
 1795      74756E67 
 1795      5C446573 
 1795      69676E30 
 1795      315C4465 
 1796              	.LASF16:
 1797 00c5 436C6F63 		.ascii	"Clock_1_SetDividerRegister\000"
 1797      6B5F315F 
 1797      53657444 
 1797      69766964 
 1797      65725265 
 1798              	.LASF13:
 1799 00e0 436C6F63 		.ascii	"Clock_1_Stop\000"
 1799      6B5F315F 
 1799      53746F70 
 1799      00
 1800              	.LASF1:
 1801 00ed 756E7369 		.ascii	"unsigned char\000"
 1801      676E6564 
 1801      20636861 
 1801      7200
 1802              	.LASF12:
 1803 00fb 436C6F63 		.ascii	"Clock_1_Start\000"
 1803      6B5F315F 
 1803      53746172 
 1803      7400
 1804              	.LASF21:
 1805 0109 656E6162 		.ascii	"enabled\000"
 1805      6C656400 
 1806              	.LASF5:
 1807 0111 6C6F6E67 		.ascii	"long unsigned int\000"
 1807      20756E73 
 1807      69676E65 
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 43


 1807      6420696E 
 1807      7400
 1808              	.LASF3:
 1809 0123 73686F72 		.ascii	"short unsigned int\000"
 1809      7420756E 
 1809      7369676E 
 1809      65642069 
 1809      6E7400
 1810              	.LASF18:
 1811 0136 636C6B44 		.ascii	"clkDivider\000"
 1811      69766964 
 1811      657200
 1812              	.LASF31:
 1813 0141 6F6C6453 		.ascii	"oldSrc\000"
 1813      726300
 1814              	.LASF19:
 1815 0148 72657374 		.ascii	"restart\000"
 1815      61727400 
 1816              	.LASF11:
 1817 0150 75696E74 		.ascii	"uint16\000"
 1817      313600
 1818              	.LASF24:
 1819 0157 636C6B4D 		.ascii	"clkMode\000"
 1819      6F646500 
 1820              	.LASF25:
 1821 015f 436C6F63 		.ascii	"Clock_1_ClearModeRegister\000"
 1821      6B5F315F 
 1821      436C6561 
 1821      724D6F64 
 1821      65526567 
 1822              	.LASF8:
 1823 0179 756E7369 		.ascii	"unsigned int\000"
 1823      676E6564 
 1823      20696E74 
 1823      00
 1824              	.LASF22:
 1825 0186 63757272 		.ascii	"currSrc\000"
 1825      53726300 
 1826              	.LASF7:
 1827 018e 6C6F6E67 		.ascii	"long long unsigned int\000"
 1827      206C6F6E 
 1827      6720756E 
 1827      7369676E 
 1827      65642069 
 1828              	.LASF27:
 1829 01a5 436C6F63 		.ascii	"Clock_1_GetModeRegister\000"
 1829      6B5F315F 
 1829      4765744D 
 1829      6F646552 
 1829      65676973 
 1830              	.LASF14:
 1831 01bd 436C6F63 		.ascii	"Clock_1_StopBlock\000"
 1831      6B5F315F 
 1831      53746F70 
 1831      426C6F63 
 1831      6B00
 1832              	.LASF23:
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 44


 1833 01cf 436C6F63 		.ascii	"Clock_1_SetModeRegister\000"
 1833      6B5F315F 
 1833      5365744D 
 1833      6F646552 
 1833      65676973 
 1834              	.LASF36:
 1835 01e7 474E5520 		.ascii	"GNU C 4.4.1\000"
 1835      4320342E 
 1835      342E3100 
 1836              	.LASF9:
 1837 01f3 63686172 		.ascii	"char\000"
 1837      00
 1838              	.LASF30:
 1839 01f8 63757272 		.ascii	"currDiv\000"
 1839      44697600 
 1840              	.LASF2:
 1841 0200 73686F72 		.ascii	"short int\000"
 1841      7420696E 
 1841      7400
 1842              	.LASF10:
 1843 020a 75696E74 		.ascii	"uint8\000"
 1843      3800
 1844              	.LASF33:
 1845 0210 436C6F63 		.ascii	"Clock_1_SetPhaseRegister\000"
 1845      6B5F315F 
 1845      53657450 
 1845      68617365 
 1845      52656769 
 1846              	.LASF28:
 1847 0229 436C6F63 		.ascii	"Clock_1_SetSourceRegister\000"
 1847      6B5F315F 
 1847      53657453 
 1847      6F757263 
 1847      65526567 
 1848              	.LASF4:
 1849 0243 6C6F6E67 		.ascii	"long int\000"
 1849      20696E74 
 1849      00
 1850              	.LASF29:
 1851 024c 636C6B53 		.ascii	"clkSource\000"
 1851      6F757263 
 1851      6500
 1852              	.LASF34:
 1853 0256 636C6B50 		.ascii	"clkPhase\000"
 1853      68617365 
 1853      00
 1854              	.LASF0:
 1855 025f 7369676E 		.ascii	"signed char\000"
 1855      65642063 
 1855      68617200 
 1856              	.LASF15:
 1857 026b 436C6F63 		.ascii	"Clock_1_StandbyPower\000"
 1857      6B5F315F 
 1857      5374616E 
 1857      64627950 
 1857      6F776572 
 1858              	.LASF32:
ARM GAS  C:\Users\csap2972\AppData\Local\Temp\ccXEjaCZ.s 			page 45


 1859 0280 436C6F63 		.ascii	"Clock_1_GetSourceRegister\000"
 1859      6B5F315F 
 1859      47657453 
 1859      6F757263 
 1859      65526567 
 1860              		.ident	"GCC: (Sourcery G++ Lite 2010q1-188) 4.4.1"
