impl,cycles,end,end_fpss,fpss_avg_fpu_latency,fpss_avg_load_latency,fpss_fpu_issues,fpss_fpu_latency,fpss_fpu_occupancy,fpss_fpu_rel_occupancy,fpss_issues,fpss_load_latency,fpss_loads,fpss_occupancy,fpss_section_latency,fseq_fpu_yield,fseq_yield,snitch_avg_load_latency,snitch_fseq_offloads,snitch_fseq_rel_offloads,snitch_issues,snitch_load_latency,snitch_loads,snitch_occupancy,start,tend,total_ipc,tstart,fpss_fpu_fmadd_issues,fpss_stores
linalg_xdsl,720,1636,1632,2.995319812792512,0.0,641,1920,0.8902777777777777,0.9968895800933126,643,0,0,0.8930555555555556,0,128.6,128.6,0,5,0.1851851851851851,22,0,0,0.0305555555555555,917,0.0,0.9236111111111112,0.0,0,
baseline,5805,6725,6722,2.995319812792512,1.0,641,1920,0.1104220499569336,0.2502928543537681,2561,1280,1280,0.4411714039621016,0,1.0,1.0,0,2561,0.4436936936936937,3211,0,0,0.5531438415159345,921,0.0,0.9943152454780362,0.0,0,640.0
