
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 2)  (185 531)  (185 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (1 11)  (205 538)  (205 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g0_4 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (4 5)  (250 533)  (250 533)  routing T_5_33.span12_vert_20 <X> T_5_33.lc_trk_g0_4
 (6 5)  (252 533)  (252 533)  routing T_5_33.span12_vert_20 <X> T_5_33.lc_trk_g0_4
 (7 5)  (253 533)  (253 533)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_20 lc_trk_g0_4
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (12 4)  (322 532)  (322 532)  routing T_6_33.lc_trk_g1_1 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (5 8)  (305 536)  (305 536)  routing T_6_33.span4_vert_25 <X> T_6_33.lc_trk_g1_1
 (6 8)  (306 536)  (306 536)  routing T_6_33.span4_vert_25 <X> T_6_33.lc_trk_g1_1
 (7 8)  (307 536)  (307 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_25 lc_trk_g1_1
 (16 8)  (292 536)  (292 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (8 9)  (308 537)  (308 537)  routing T_6_33.span4_vert_25 <X> T_6_33.lc_trk_g1_1
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (4 0)  (358 528)  (358 528)  routing T_7_33.span4_vert_0 <X> T_7_33.lc_trk_g0_0
 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (6 1)  (360 529)  (360 529)  routing T_7_33.span4_vert_0 <X> T_7_33.lc_trk_g0_0
 (7 1)  (361 529)  (361 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_0 lc_trk_g0_0
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (16 9)  (346 537)  (346 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (1 11)  (367 538)  (367 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 1)  (401 529)  (401 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (5 6)  (413 535)  (413 535)  routing T_8_33.span4_horz_r_15 <X> T_8_33.lc_trk_g0_7
 (7 6)  (415 535)  (415 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (416 535)  (416 535)  routing T_8_33.span4_horz_r_15 <X> T_8_33.lc_trk_g0_7
 (14 7)  (432 534)  (432 534)  routing T_8_33.span4_horz_l_14 <X> T_8_33.span4_horz_r_2
 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0

 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g0_7 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (12 11)  (430 538)  (430 538)  routing T_8_33.lc_trk_g0_7 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0

 (11 12)  (471 540)  (471 540)  routing T_9_33.span4_vert_19 <X> T_9_33.span4_horz_l_15
 (12 12)  (472 540)  (472 540)  routing T_9_33.span4_vert_19 <X> T_9_33.span4_horz_l_15


IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (14 6)  (582 535)  (582 535)  routing T_11_33.span4_horz_l_14 <X> T_11_33.span4_vert_13
 (0 8)  (569 536)  (569 536)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0

 (14 7)  (636 534)  (636 534)  routing T_12_33.span4_horz_l_14 <X> T_12_33.span4_horz_r_2


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (5 2)  (833 531)  (833 531)  routing T_16_33.span12_vert_3 <X> T_16_33.lc_trk_g0_3
 (7 2)  (835 531)  (835 531)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_3 lc_trk_g0_3
 (8 2)  (836 531)  (836 531)  routing T_16_33.span12_vert_3 <X> T_16_33.lc_trk_g0_3
 (8 3)  (836 530)  (836 530)  routing T_16_33.span12_vert_3 <X> T_16_33.lc_trk_g0_3
 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g0_3 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (14 7)  (852 534)  (852 534)  routing T_16_33.span4_horz_l_14 <X> T_16_33.span4_horz_r_2


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (4 15)  (890 542)  (890 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (5 15)  (891 542)  (891 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (7 15)  (893 542)  (893 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (6 6)  (1000 535)  (1000 535)  routing T_19_33.span4_vert_7 <X> T_19_33.lc_trk_g0_7
 (7 6)  (1001 535)  (1001 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_7 lc_trk_g0_7
 (8 6)  (1002 535)  (1002 535)  routing T_19_33.span4_vert_7 <X> T_19_33.lc_trk_g0_7
 (13 10)  (1017 539)  (1017 539)  routing T_19_33.lc_trk_g0_7 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (12 11)  (1016 538)  (1016 538)  routing T_19_33.lc_trk_g0_7 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (4 4)  (1052 532)  (1052 532)  routing T_20_33.span4_vert_44 <X> T_20_33.lc_trk_g0_4
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g0_4 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (4 5)  (1052 533)  (1052 533)  routing T_20_33.span4_vert_44 <X> T_20_33.lc_trk_g0_4
 (5 5)  (1053 533)  (1053 533)  routing T_20_33.span4_vert_44 <X> T_20_33.lc_trk_g0_4
 (6 5)  (1054 533)  (1054 533)  routing T_20_33.span4_vert_44 <X> T_20_33.lc_trk_g0_4
 (7 5)  (1055 533)  (1055 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_44 lc_trk_g0_4
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (4 10)  (1052 539)  (1052 539)  routing T_20_33.span4_vert_2 <X> T_20_33.lc_trk_g1_2
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_2 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (6 11)  (1054 538)  (1054 538)  routing T_20_33.span4_vert_2 <X> T_20_33.lc_trk_g1_2
 (7 11)  (1055 538)  (1055 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_2 lc_trk_g1_2
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g1_2 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (13 1)  (1341 529)  (1341 529)  routing T_25_33.span4_vert_1 <X> T_25_33.span4_horz_r_0
 (14 1)  (1342 529)  (1342 529)  routing T_25_33.span4_vert_1 <X> T_25_33.span4_horz_r_0
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_1 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (5 8)  (1323 536)  (1323 536)  routing T_25_33.span4_vert_17 <X> T_25_33.lc_trk_g1_1
 (6 8)  (1324 536)  (1324 536)  routing T_25_33.span4_vert_17 <X> T_25_33.lc_trk_g1_1
 (7 8)  (1325 536)  (1325 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_17 lc_trk_g1_1


IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0



IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (4 2)  (1418 531)  (1418 531)  routing T_27_33.span4_vert_10 <X> T_27_33.lc_trk_g0_2
 (4 3)  (1418 530)  (1418 530)  routing T_27_33.span4_vert_10 <X> T_27_33.lc_trk_g0_2
 (6 3)  (1420 530)  (1420 530)  routing T_27_33.span4_vert_10 <X> T_27_33.lc_trk_g0_2
 (7 3)  (1421 530)  (1421 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g0_2 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (6 0)  (1474 528)  (1474 528)  routing T_28_33.span4_vert_9 <X> T_28_33.lc_trk_g0_1
 (7 0)  (1475 528)  (1475 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (1476 528)  (1476 528)  routing T_28_33.span4_vert_9 <X> T_28_33.lc_trk_g0_1
 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (8 1)  (1476 529)  (1476 529)  routing T_28_33.span4_vert_9 <X> T_28_33.lc_trk_g0_1
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (14 1)  (1546 529)  (1546 529)  routing T_29_33.span4_horz_l_12 <X> T_29_33.span4_horz_r_0
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g0_4 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (4 5)  (1526 533)  (1526 533)  routing T_29_33.span12_vert_20 <X> T_29_33.lc_trk_g0_4
 (6 5)  (1528 533)  (1528 533)  routing T_29_33.span12_vert_20 <X> T_29_33.lc_trk_g0_4
 (7 5)  (1529 533)  (1529 533)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_20 lc_trk_g0_4
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1526 540)  (1526 540)  routing T_29_33.span4_vert_4 <X> T_29_33.lc_trk_g1_4
 (6 13)  (1528 541)  (1528 541)  routing T_29_33.span4_vert_4 <X> T_29_33.lc_trk_g1_4
 (7 13)  (1529 541)  (1529 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_4 lc_trk_g1_4
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0



IO_Tile_31_33

 (4 0)  (1634 528)  (1634 528)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g0_0
 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (5 1)  (1635 529)  (1635 529)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g0_0
 (7 1)  (1637 529)  (1637 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_2 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (6 11)  (1636 538)  (1636 538)  routing T_31_33.span12_vert_10 <X> T_31_33.lc_trk_g1_2
 (7 11)  (1637 538)  (1637 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_10 lc_trk_g1_2
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g1_2 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_20_32

 (4 14)  (1040 526)  (1040 526)  routing T_20_32.sp4_v_b_9 <X> T_20_32.sp4_v_t_44


RAM_Tile_25_32

 (19 1)  (1325 513)  (1325 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0
 (3 4)  (129 500)  (129 500)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_h_r_0


LogicTile_5_31

 (3 6)  (237 502)  (237 502)  routing T_5_31.sp12_v_b_0 <X> T_5_31.sp12_v_t_23


LogicTile_6_31

 (3 0)  (291 496)  (291 496)  routing T_6_31.sp12_v_t_23 <X> T_6_31.sp12_v_b_0
 (8 3)  (296 499)  (296 499)  routing T_6_31.sp4_h_r_1 <X> T_6_31.sp4_v_t_36
 (9 3)  (297 499)  (297 499)  routing T_6_31.sp4_h_r_1 <X> T_6_31.sp4_v_t_36


LogicTile_7_31

 (3 4)  (345 500)  (345 500)  routing T_7_31.sp12_v_b_0 <X> T_7_31.sp12_h_r_0
 (3 5)  (345 501)  (345 501)  routing T_7_31.sp12_v_b_0 <X> T_7_31.sp12_h_r_0
 (19 13)  (361 509)  (361 509)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_15_31

 (3 1)  (765 497)  (765 497)  routing T_15_31.sp12_h_l_23 <X> T_15_31.sp12_v_b_0
 (3 5)  (765 501)  (765 501)  routing T_15_31.sp12_h_l_23 <X> T_15_31.sp12_h_r_0


RAM_Tile_25_31

 (2 12)  (1308 508)  (1308 508)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_31

 (11 4)  (1467 500)  (1467 500)  routing T_28_31.sp4_h_l_46 <X> T_28_31.sp4_v_b_5
 (13 4)  (1469 500)  (1469 500)  routing T_28_31.sp4_h_l_46 <X> T_28_31.sp4_v_b_5
 (12 5)  (1468 501)  (1468 501)  routing T_28_31.sp4_h_l_46 <X> T_28_31.sp4_v_b_5


LogicTile_29_31

 (12 0)  (1522 496)  (1522 496)  routing T_29_31.sp4_v_b_2 <X> T_29_31.sp4_h_r_2
 (11 1)  (1521 497)  (1521 497)  routing T_29_31.sp4_v_b_2 <X> T_29_31.sp4_h_r_2
 (3 6)  (1513 502)  (1513 502)  routing T_29_31.sp12_v_b_0 <X> T_29_31.sp12_v_t_23


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (5 14)  (1731 510)  (1731 510)  routing T_33_31.span4_horz_39 <X> T_33_31.lc_trk_g1_7
 (6 14)  (1732 510)  (1732 510)  routing T_33_31.span4_horz_39 <X> T_33_31.lc_trk_g1_7
 (7 14)  (1733 510)  (1733 510)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_39 lc_trk_g1_7
 (8 14)  (1734 510)  (1734 510)  routing T_33_31.span4_horz_39 <X> T_33_31.lc_trk_g1_7


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 489)  (0 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_6_30

 (3 5)  (291 485)  (291 485)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_h_r_0


RAM_Tile_8_30

 (2 8)  (398 488)  (398 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_9_30

 (4 10)  (442 490)  (442 490)  routing T_9_30.sp4_v_b_10 <X> T_9_30.sp4_v_t_43
 (6 10)  (444 490)  (444 490)  routing T_9_30.sp4_v_b_10 <X> T_9_30.sp4_v_t_43


LogicTile_10_30

 (2 12)  (494 492)  (494 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_30

 (11 8)  (557 488)  (557 488)  routing T_11_30.sp4_v_t_37 <X> T_11_30.sp4_v_b_8
 (13 8)  (559 488)  (559 488)  routing T_11_30.sp4_v_t_37 <X> T_11_30.sp4_v_b_8
 (4 12)  (550 492)  (550 492)  routing T_11_30.sp4_v_t_44 <X> T_11_30.sp4_v_b_9
 (6 13)  (552 493)  (552 493)  routing T_11_30.sp4_h_l_44 <X> T_11_30.sp4_h_r_9


LogicTile_12_30

 (2 4)  (602 484)  (602 484)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_30

 (12 0)  (666 480)  (666 480)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_h_r_2
 (13 1)  (667 481)  (667 481)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_h_r_2


LogicTile_14_30

 (3 0)  (711 480)  (711 480)  routing T_14_30.sp12_h_r_0 <X> T_14_30.sp12_v_b_0
 (3 1)  (711 481)  (711 481)  routing T_14_30.sp12_h_r_0 <X> T_14_30.sp12_v_b_0
 (2 8)  (710 488)  (710 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_30

 (8 1)  (770 481)  (770 481)  routing T_15_30.sp4_h_l_42 <X> T_15_30.sp4_v_b_1
 (9 1)  (771 481)  (771 481)  routing T_15_30.sp4_h_l_42 <X> T_15_30.sp4_v_b_1
 (10 1)  (772 481)  (772 481)  routing T_15_30.sp4_h_l_42 <X> T_15_30.sp4_v_b_1
 (4 4)  (766 484)  (766 484)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3
 (6 4)  (768 484)  (768 484)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3
 (5 5)  (767 485)  (767 485)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3


LogicTile_16_30

 (3 0)  (819 480)  (819 480)  routing T_16_30.sp12_h_r_0 <X> T_16_30.sp12_v_b_0
 (3 1)  (819 481)  (819 481)  routing T_16_30.sp12_h_r_0 <X> T_16_30.sp12_v_b_0


LogicTile_17_30

 (13 0)  (887 480)  (887 480)  routing T_17_30.sp4_h_l_39 <X> T_17_30.sp4_v_b_2
 (12 1)  (886 481)  (886 481)  routing T_17_30.sp4_h_l_39 <X> T_17_30.sp4_v_b_2
 (4 12)  (878 492)  (878 492)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_9
 (5 13)  (879 493)  (879 493)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_9


LogicTile_18_30

 (3 1)  (931 481)  (931 481)  routing T_18_30.sp12_h_l_23 <X> T_18_30.sp12_v_b_0


LogicTile_21_30

 (12 12)  (1102 492)  (1102 492)  routing T_21_30.sp4_v_b_5 <X> T_21_30.sp4_h_r_11
 (11 13)  (1101 493)  (1101 493)  routing T_21_30.sp4_v_b_5 <X> T_21_30.sp4_h_r_11
 (13 13)  (1103 493)  (1103 493)  routing T_21_30.sp4_v_b_5 <X> T_21_30.sp4_h_r_11


LogicTile_22_30

 (3 0)  (1147 480)  (1147 480)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0
 (3 1)  (1147 481)  (1147 481)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0


RAM_Tile_25_30

 (10 7)  (1316 487)  (1316 487)  routing T_25_30.sp4_h_l_46 <X> T_25_30.sp4_v_t_41


LogicTile_26_30

 (3 2)  (1351 482)  (1351 482)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_h_l_23
 (3 3)  (1351 483)  (1351 483)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_h_l_23


LogicTile_28_30

 (3 0)  (1459 480)  (1459 480)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 1)  (1459 481)  (1459 481)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 2)  (1459 482)  (1459 482)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (3 3)  (1459 483)  (1459 483)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 488)  (1742 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 489)  (1743 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_7_29

 (6 2)  (348 466)  (348 466)  routing T_7_29.sp4_v_b_9 <X> T_7_29.sp4_v_t_37
 (5 3)  (347 467)  (347 467)  routing T_7_29.sp4_v_b_9 <X> T_7_29.sp4_v_t_37


LogicTile_15_29

 (5 5)  (767 469)  (767 469)  routing T_15_29.sp4_h_r_3 <X> T_15_29.sp4_v_b_3


LogicTile_16_29

 (19 15)  (835 479)  (835 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_29

 (3 0)  (931 464)  (931 464)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (3 1)  (931 465)  (931 465)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0


LogicTile_19_29

 (8 11)  (990 475)  (990 475)  routing T_19_29.sp4_v_b_4 <X> T_19_29.sp4_v_t_42
 (10 11)  (992 475)  (992 475)  routing T_19_29.sp4_v_b_4 <X> T_19_29.sp4_v_t_42


LogicTile_20_29

 (13 2)  (1049 466)  (1049 466)  routing T_20_29.sp4_v_b_2 <X> T_20_29.sp4_v_t_39
 (5 8)  (1041 472)  (1041 472)  routing T_20_29.sp4_v_b_0 <X> T_20_29.sp4_h_r_6
 (4 9)  (1040 473)  (1040 473)  routing T_20_29.sp4_v_b_0 <X> T_20_29.sp4_h_r_6
 (6 9)  (1042 473)  (1042 473)  routing T_20_29.sp4_v_b_0 <X> T_20_29.sp4_h_r_6


LogicTile_23_29

 (12 4)  (1210 468)  (1210 468)  routing T_23_29.sp4_v_b_11 <X> T_23_29.sp4_h_r_5
 (11 5)  (1209 469)  (1209 469)  routing T_23_29.sp4_v_b_11 <X> T_23_29.sp4_h_r_5
 (13 5)  (1211 469)  (1211 469)  routing T_23_29.sp4_v_b_11 <X> T_23_29.sp4_h_r_5


LogicTile_24_29

 (5 12)  (1257 476)  (1257 476)  routing T_24_29.sp4_h_l_43 <X> T_24_29.sp4_h_r_9
 (4 13)  (1256 477)  (1256 477)  routing T_24_29.sp4_h_l_43 <X> T_24_29.sp4_h_r_9


RAM_Tile_25_29

 (12 12)  (1318 476)  (1318 476)  routing T_25_29.sp4_v_b_5 <X> T_25_29.sp4_h_r_11
 (11 13)  (1317 477)  (1317 477)  routing T_25_29.sp4_v_b_5 <X> T_25_29.sp4_h_r_11
 (13 13)  (1319 477)  (1319 477)  routing T_25_29.sp4_v_b_5 <X> T_25_29.sp4_h_r_11


LogicTile_26_29

 (3 2)  (1351 466)  (1351 466)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23
 (3 3)  (1351 467)  (1351 467)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23


LogicTile_27_29

 (10 15)  (1412 479)  (1412 479)  routing T_27_29.sp4_h_l_40 <X> T_27_29.sp4_v_t_47


LogicTile_28_29

 (5 15)  (1461 479)  (1461 479)  routing T_28_29.sp4_h_l_44 <X> T_28_29.sp4_v_t_44


LogicTile_29_29

 (8 1)  (1518 465)  (1518 465)  routing T_29_29.sp4_h_r_1 <X> T_29_29.sp4_v_b_1
 (10 7)  (1520 471)  (1520 471)  routing T_29_29.sp4_h_l_46 <X> T_29_29.sp4_v_t_41


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_v_b_0
 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23
 (3 3)  (1567 467)  (1567 467)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (2 9)  (1728 473)  (1728 473)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 473)  (1743 473)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (13 13)  (4 461)  (4 461)  routing T_0_28.span4_horz_43 <X> T_0_28.span4_vert_b_3


LogicTile_1_28

 (5 10)  (23 458)  (23 458)  routing T_1_28.sp4_h_r_3 <X> T_1_28.sp4_h_l_43
 (4 11)  (22 459)  (22 459)  routing T_1_28.sp4_h_r_3 <X> T_1_28.sp4_h_l_43


LogicTile_2_28

 (19 15)  (91 463)  (91 463)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_12_28

 (3 3)  (603 451)  (603 451)  routing T_12_28.sp12_v_b_0 <X> T_12_28.sp12_h_l_23


LogicTile_20_28

 (3 0)  (1039 448)  (1039 448)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0
 (3 1)  (1039 449)  (1039 449)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0
 (4 14)  (1040 462)  (1040 462)  routing T_20_28.sp4_v_b_9 <X> T_20_28.sp4_v_t_44


RAM_Tile_25_28

 (19 5)  (1325 453)  (1325 453)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_b_9 sp4_v_b_16


LogicTile_32_28

 (3 2)  (1675 450)  (1675 450)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23
 (3 3)  (1675 451)  (1675 451)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (4 4)  (13 436)  (13 436)  routing T_0_27.span4_horz_12 <X> T_0_27.lc_trk_g0_4
 (4 5)  (13 437)  (13 437)  routing T_0_27.span4_horz_12 <X> T_0_27.lc_trk_g0_4
 (6 5)  (11 437)  (11 437)  routing T_0_27.span4_horz_12 <X> T_0_27.lc_trk_g0_4
 (7 5)  (10 437)  (10 437)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_12 lc_trk_g0_4
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (5 6)  (12 438)  (12 438)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g0_7
 (7 6)  (10 438)  (10 438)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 439)  (9 439)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g0_7
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 442)  (7 442)  routing T_0_27.lc_trk_g0_4 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_3_27

 (3 0)  (129 432)  (129 432)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_v_b_0
 (9 2)  (135 434)  (135 434)  routing T_3_27.sp4_h_r_10 <X> T_3_27.sp4_h_l_36
 (10 2)  (136 434)  (136 434)  routing T_3_27.sp4_h_r_10 <X> T_3_27.sp4_h_l_36


LogicTile_4_27

 (3 5)  (183 437)  (183 437)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_h_r_0


LogicTile_7_27

 (9 14)  (351 446)  (351 446)  routing T_7_27.sp4_v_b_10 <X> T_7_27.sp4_h_l_47


LogicTile_16_27

 (3 1)  (819 433)  (819 433)  routing T_16_27.sp12_h_l_23 <X> T_16_27.sp12_v_b_0
 (19 2)  (835 434)  (835 434)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_22_27

 (3 0)  (1147 432)  (1147 432)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0
 (3 1)  (1147 433)  (1147 433)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0


LogicTile_28_27

 (11 8)  (1467 440)  (1467 440)  routing T_28_27.sp4_v_t_40 <X> T_28_27.sp4_v_b_8
 (12 9)  (1468 441)  (1468 441)  routing T_28_27.sp4_v_t_40 <X> T_28_27.sp4_v_b_8


LogicTile_29_27

 (13 2)  (1523 434)  (1523 434)  routing T_29_27.sp4_v_b_2 <X> T_29_27.sp4_v_t_39


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 440)  (1742 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_9_26

 (8 15)  (446 431)  (446 431)  routing T_9_26.sp4_h_r_4 <X> T_9_26.sp4_v_t_47
 (9 15)  (447 431)  (447 431)  routing T_9_26.sp4_h_r_4 <X> T_9_26.sp4_v_t_47
 (10 15)  (448 431)  (448 431)  routing T_9_26.sp4_h_r_4 <X> T_9_26.sp4_v_t_47


LogicTile_11_26

 (10 0)  (556 416)  (556 416)  routing T_11_26.sp4_v_t_45 <X> T_11_26.sp4_h_r_1
 (13 1)  (559 417)  (559 417)  routing T_11_26.sp4_v_t_44 <X> T_11_26.sp4_h_r_2


LogicTile_13_26

 (3 0)  (657 416)  (657 416)  routing T_13_26.sp12_h_r_0 <X> T_13_26.sp12_v_b_0
 (3 1)  (657 417)  (657 417)  routing T_13_26.sp12_h_r_0 <X> T_13_26.sp12_v_b_0
 (8 6)  (662 422)  (662 422)  routing T_13_26.sp4_h_r_8 <X> T_13_26.sp4_h_l_41
 (10 6)  (664 422)  (664 422)  routing T_13_26.sp4_h_r_8 <X> T_13_26.sp4_h_l_41
 (15 8)  (669 424)  (669 424)  routing T_13_26.sp4_h_r_25 <X> T_13_26.lc_trk_g2_1
 (16 8)  (670 424)  (670 424)  routing T_13_26.sp4_h_r_25 <X> T_13_26.lc_trk_g2_1
 (17 8)  (671 424)  (671 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (28 8)  (682 424)  (682 424)  routing T_13_26.lc_trk_g2_1 <X> T_13_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 424)  (683 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 424)  (686 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 424)  (687 424)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 424)  (688 424)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_4/in_3
 (40 8)  (694 424)  (694 424)  LC_4 Logic Functioning bit
 (42 8)  (696 424)  (696 424)  LC_4 Logic Functioning bit
 (47 8)  (701 424)  (701 424)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (18 9)  (672 425)  (672 425)  routing T_13_26.sp4_h_r_25 <X> T_13_26.lc_trk_g2_1
 (31 9)  (685 425)  (685 425)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_4/in_3
 (40 9)  (694 425)  (694 425)  LC_4 Logic Functioning bit
 (42 9)  (696 425)  (696 425)  LC_4 Logic Functioning bit
 (22 13)  (676 429)  (676 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (677 429)  (677 429)  routing T_13_26.sp4_h_l_15 <X> T_13_26.lc_trk_g3_2
 (24 13)  (678 429)  (678 429)  routing T_13_26.sp4_h_l_15 <X> T_13_26.lc_trk_g3_2
 (25 13)  (679 429)  (679 429)  routing T_13_26.sp4_h_l_15 <X> T_13_26.lc_trk_g3_2


LogicTile_15_26

 (27 0)  (789 416)  (789 416)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 416)  (790 416)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 416)  (791 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 416)  (792 416)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 416)  (794 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 416)  (796 416)  routing T_15_26.lc_trk_g1_2 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 416)  (799 416)  LC_0 Logic Functioning bit
 (39 0)  (801 416)  (801 416)  LC_0 Logic Functioning bit
 (40 0)  (802 416)  (802 416)  LC_0 Logic Functioning bit
 (42 0)  (804 416)  (804 416)  LC_0 Logic Functioning bit
 (22 1)  (784 417)  (784 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (787 417)  (787 417)  routing T_15_26.sp4_r_v_b_33 <X> T_15_26.lc_trk_g0_2
 (26 1)  (788 417)  (788 417)  routing T_15_26.lc_trk_g0_2 <X> T_15_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 417)  (791 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 417)  (792 417)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 417)  (793 417)  routing T_15_26.lc_trk_g1_2 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (41 1)  (803 417)  (803 417)  LC_0 Logic Functioning bit
 (43 1)  (805 417)  (805 417)  LC_0 Logic Functioning bit
 (47 1)  (809 417)  (809 417)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (5 4)  (767 420)  (767 420)  routing T_15_26.sp4_v_t_38 <X> T_15_26.sp4_h_r_3
 (8 4)  (770 420)  (770 420)  routing T_15_26.sp4_v_b_10 <X> T_15_26.sp4_h_r_4
 (9 4)  (771 420)  (771 420)  routing T_15_26.sp4_v_b_10 <X> T_15_26.sp4_h_r_4
 (10 4)  (772 420)  (772 420)  routing T_15_26.sp4_v_b_10 <X> T_15_26.sp4_h_r_4
 (8 5)  (770 421)  (770 421)  routing T_15_26.sp4_v_t_36 <X> T_15_26.sp4_v_b_4
 (10 5)  (772 421)  (772 421)  routing T_15_26.sp4_v_t_36 <X> T_15_26.sp4_v_b_4
 (22 5)  (784 421)  (784 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (787 421)  (787 421)  routing T_15_26.sp4_r_v_b_26 <X> T_15_26.lc_trk_g1_2
 (11 12)  (773 428)  (773 428)  routing T_15_26.sp4_v_t_38 <X> T_15_26.sp4_v_b_11
 (13 12)  (775 428)  (775 428)  routing T_15_26.sp4_v_t_38 <X> T_15_26.sp4_v_b_11
 (25 14)  (787 430)  (787 430)  routing T_15_26.sp4_v_b_38 <X> T_15_26.lc_trk_g3_6
 (22 15)  (784 431)  (784 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (785 431)  (785 431)  routing T_15_26.sp4_v_b_38 <X> T_15_26.lc_trk_g3_6
 (25 15)  (787 431)  (787 431)  routing T_15_26.sp4_v_b_38 <X> T_15_26.lc_trk_g3_6


LogicTile_16_26

 (31 0)  (847 416)  (847 416)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 416)  (848 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 416)  (849 416)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (40 0)  (856 416)  (856 416)  LC_0 Logic Functioning bit
 (41 0)  (857 416)  (857 416)  LC_0 Logic Functioning bit
 (42 0)  (858 416)  (858 416)  LC_0 Logic Functioning bit
 (43 0)  (859 416)  (859 416)  LC_0 Logic Functioning bit
 (52 0)  (868 416)  (868 416)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (31 1)  (847 417)  (847 417)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (40 1)  (856 417)  (856 417)  LC_0 Logic Functioning bit
 (41 1)  (857 417)  (857 417)  LC_0 Logic Functioning bit
 (42 1)  (858 417)  (858 417)  LC_0 Logic Functioning bit
 (43 1)  (859 417)  (859 417)  LC_0 Logic Functioning bit
 (21 10)  (837 426)  (837 426)  routing T_16_26.sp12_v_b_7 <X> T_16_26.lc_trk_g2_7
 (22 10)  (838 426)  (838 426)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (840 426)  (840 426)  routing T_16_26.sp12_v_b_7 <X> T_16_26.lc_trk_g2_7
 (21 11)  (837 427)  (837 427)  routing T_16_26.sp12_v_b_7 <X> T_16_26.lc_trk_g2_7


LogicTile_17_26

 (6 0)  (880 416)  (880 416)  routing T_17_26.sp4_v_t_44 <X> T_17_26.sp4_v_b_0
 (5 1)  (879 417)  (879 417)  routing T_17_26.sp4_v_t_44 <X> T_17_26.sp4_v_b_0
 (13 1)  (887 417)  (887 417)  routing T_17_26.sp4_v_t_44 <X> T_17_26.sp4_h_r_2
 (11 4)  (885 420)  (885 420)  routing T_17_26.sp4_v_t_39 <X> T_17_26.sp4_v_b_5
 (12 5)  (886 421)  (886 421)  routing T_17_26.sp4_v_t_39 <X> T_17_26.sp4_v_b_5


LogicTile_18_26

 (27 0)  (955 416)  (955 416)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 416)  (956 416)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 416)  (957 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 416)  (958 416)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 416)  (959 416)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 416)  (960 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 416)  (961 416)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 416)  (962 416)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_0/in_3
 (38 0)  (966 416)  (966 416)  LC_0 Logic Functioning bit
 (39 0)  (967 416)  (967 416)  LC_0 Logic Functioning bit
 (43 0)  (971 416)  (971 416)  LC_0 Logic Functioning bit
 (46 0)  (974 416)  (974 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (955 417)  (955 417)  routing T_18_26.lc_trk_g3_1 <X> T_18_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 417)  (956 417)  routing T_18_26.lc_trk_g3_1 <X> T_18_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 417)  (957 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 417)  (959 417)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 417)  (960 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (961 417)  (961 417)  routing T_18_26.lc_trk_g2_0 <X> T_18_26.input_2_0
 (38 1)  (966 417)  (966 417)  LC_0 Logic Functioning bit
 (43 1)  (971 417)  (971 417)  LC_0 Logic Functioning bit
 (31 8)  (959 424)  (959 424)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 424)  (960 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 424)  (961 424)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 424)  (962 424)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 424)  (964 424)  LC_4 Logic Functioning bit
 (37 8)  (965 424)  (965 424)  LC_4 Logic Functioning bit
 (38 8)  (966 424)  (966 424)  LC_4 Logic Functioning bit
 (39 8)  (967 424)  (967 424)  LC_4 Logic Functioning bit
 (41 8)  (969 424)  (969 424)  LC_4 Logic Functioning bit
 (43 8)  (971 424)  (971 424)  LC_4 Logic Functioning bit
 (16 9)  (944 425)  (944 425)  routing T_18_26.sp12_v_b_8 <X> T_18_26.lc_trk_g2_0
 (17 9)  (945 425)  (945 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (27 9)  (955 425)  (955 425)  routing T_18_26.lc_trk_g3_1 <X> T_18_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 425)  (956 425)  routing T_18_26.lc_trk_g3_1 <X> T_18_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 425)  (957 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 425)  (964 425)  LC_4 Logic Functioning bit
 (37 9)  (965 425)  (965 425)  LC_4 Logic Functioning bit
 (38 9)  (966 425)  (966 425)  LC_4 Logic Functioning bit
 (39 9)  (967 425)  (967 425)  LC_4 Logic Functioning bit
 (40 9)  (968 425)  (968 425)  LC_4 Logic Functioning bit
 (42 9)  (970 425)  (970 425)  LC_4 Logic Functioning bit
 (53 9)  (981 425)  (981 425)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 12)  (943 428)  (943 428)  routing T_18_26.sp4_h_r_41 <X> T_18_26.lc_trk_g3_1
 (16 12)  (944 428)  (944 428)  routing T_18_26.sp4_h_r_41 <X> T_18_26.lc_trk_g3_1
 (17 12)  (945 428)  (945 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (946 428)  (946 428)  routing T_18_26.sp4_h_r_41 <X> T_18_26.lc_trk_g3_1
 (18 13)  (946 429)  (946 429)  routing T_18_26.sp4_h_r_41 <X> T_18_26.lc_trk_g3_1
 (25 14)  (953 430)  (953 430)  routing T_18_26.sp4_h_r_38 <X> T_18_26.lc_trk_g3_6
 (14 15)  (942 431)  (942 431)  routing T_18_26.sp4_r_v_b_44 <X> T_18_26.lc_trk_g3_4
 (17 15)  (945 431)  (945 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (950 431)  (950 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (951 431)  (951 431)  routing T_18_26.sp4_h_r_38 <X> T_18_26.lc_trk_g3_6
 (24 15)  (952 431)  (952 431)  routing T_18_26.sp4_h_r_38 <X> T_18_26.lc_trk_g3_6


LogicTile_19_26

 (16 0)  (998 416)  (998 416)  routing T_19_26.sp4_v_b_9 <X> T_19_26.lc_trk_g0_1
 (17 0)  (999 416)  (999 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1000 416)  (1000 416)  routing T_19_26.sp4_v_b_9 <X> T_19_26.lc_trk_g0_1
 (25 0)  (1007 416)  (1007 416)  routing T_19_26.sp4_v_b_10 <X> T_19_26.lc_trk_g0_2
 (27 0)  (1009 416)  (1009 416)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 416)  (1010 416)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 416)  (1011 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 416)  (1012 416)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 416)  (1014 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 416)  (1015 416)  routing T_19_26.lc_trk_g3_2 <X> T_19_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 416)  (1016 416)  routing T_19_26.lc_trk_g3_2 <X> T_19_26.wire_logic_cluster/lc_0/in_3
 (37 0)  (1019 416)  (1019 416)  LC_0 Logic Functioning bit
 (39 0)  (1021 416)  (1021 416)  LC_0 Logic Functioning bit
 (41 0)  (1023 416)  (1023 416)  LC_0 Logic Functioning bit
 (18 1)  (1000 417)  (1000 417)  routing T_19_26.sp4_v_b_9 <X> T_19_26.lc_trk_g0_1
 (22 1)  (1004 417)  (1004 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1005 417)  (1005 417)  routing T_19_26.sp4_v_b_10 <X> T_19_26.lc_trk_g0_2
 (25 1)  (1007 417)  (1007 417)  routing T_19_26.sp4_v_b_10 <X> T_19_26.lc_trk_g0_2
 (26 1)  (1008 417)  (1008 417)  routing T_19_26.lc_trk_g1_3 <X> T_19_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 417)  (1009 417)  routing T_19_26.lc_trk_g1_3 <X> T_19_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 417)  (1011 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 417)  (1013 417)  routing T_19_26.lc_trk_g3_2 <X> T_19_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 417)  (1014 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1016 417)  (1016 417)  routing T_19_26.lc_trk_g1_1 <X> T_19_26.input_2_0
 (40 1)  (1022 417)  (1022 417)  LC_0 Logic Functioning bit
 (42 1)  (1024 417)  (1024 417)  LC_0 Logic Functioning bit
 (53 1)  (1035 417)  (1035 417)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (16 4)  (998 420)  (998 420)  routing T_19_26.sp4_v_b_9 <X> T_19_26.lc_trk_g1_1
 (17 4)  (999 420)  (999 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1000 420)  (1000 420)  routing T_19_26.sp4_v_b_9 <X> T_19_26.lc_trk_g1_1
 (21 4)  (1003 420)  (1003 420)  routing T_19_26.sp4_h_r_11 <X> T_19_26.lc_trk_g1_3
 (22 4)  (1004 420)  (1004 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1005 420)  (1005 420)  routing T_19_26.sp4_h_r_11 <X> T_19_26.lc_trk_g1_3
 (24 4)  (1006 420)  (1006 420)  routing T_19_26.sp4_h_r_11 <X> T_19_26.lc_trk_g1_3
 (29 4)  (1011 420)  (1011 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 420)  (1014 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 420)  (1015 420)  routing T_19_26.lc_trk_g3_2 <X> T_19_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 420)  (1016 420)  routing T_19_26.lc_trk_g3_2 <X> T_19_26.wire_logic_cluster/lc_2/in_3
 (38 4)  (1020 420)  (1020 420)  LC_2 Logic Functioning bit
 (39 4)  (1021 420)  (1021 420)  LC_2 Logic Functioning bit
 (40 4)  (1022 420)  (1022 420)  LC_2 Logic Functioning bit
 (41 4)  (1023 420)  (1023 420)  LC_2 Logic Functioning bit
 (18 5)  (1000 421)  (1000 421)  routing T_19_26.sp4_v_b_9 <X> T_19_26.lc_trk_g1_1
 (26 5)  (1008 421)  (1008 421)  routing T_19_26.lc_trk_g1_3 <X> T_19_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 421)  (1009 421)  routing T_19_26.lc_trk_g1_3 <X> T_19_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 421)  (1011 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 421)  (1013 421)  routing T_19_26.lc_trk_g3_2 <X> T_19_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 421)  (1014 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1017 421)  (1017 421)  routing T_19_26.lc_trk_g0_2 <X> T_19_26.input_2_2
 (38 5)  (1020 421)  (1020 421)  LC_2 Logic Functioning bit
 (39 5)  (1021 421)  (1021 421)  LC_2 Logic Functioning bit
 (40 5)  (1022 421)  (1022 421)  LC_2 Logic Functioning bit
 (41 5)  (1023 421)  (1023 421)  LC_2 Logic Functioning bit
 (42 5)  (1024 421)  (1024 421)  LC_2 Logic Functioning bit
 (53 5)  (1035 421)  (1035 421)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (26 6)  (1008 422)  (1008 422)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 422)  (1009 422)  routing T_19_26.lc_trk_g1_1 <X> T_19_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 422)  (1011 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 422)  (1014 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 422)  (1016 422)  routing T_19_26.lc_trk_g1_3 <X> T_19_26.wire_logic_cluster/lc_3/in_3
 (38 6)  (1020 422)  (1020 422)  LC_3 Logic Functioning bit
 (39 6)  (1021 422)  (1021 422)  LC_3 Logic Functioning bit
 (42 6)  (1024 422)  (1024 422)  LC_3 Logic Functioning bit
 (43 6)  (1025 422)  (1025 422)  LC_3 Logic Functioning bit
 (27 7)  (1009 423)  (1009 423)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 423)  (1010 423)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 423)  (1011 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 423)  (1013 423)  routing T_19_26.lc_trk_g1_3 <X> T_19_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 423)  (1014 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1015 423)  (1015 423)  routing T_19_26.lc_trk_g3_2 <X> T_19_26.input_2_3
 (34 7)  (1016 423)  (1016 423)  routing T_19_26.lc_trk_g3_2 <X> T_19_26.input_2_3
 (35 7)  (1017 423)  (1017 423)  routing T_19_26.lc_trk_g3_2 <X> T_19_26.input_2_3
 (38 7)  (1020 423)  (1020 423)  LC_3 Logic Functioning bit
 (43 7)  (1025 423)  (1025 423)  LC_3 Logic Functioning bit
 (53 7)  (1035 423)  (1035 423)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (11 13)  (993 429)  (993 429)  routing T_19_26.sp4_h_l_38 <X> T_19_26.sp4_h_r_11
 (13 13)  (995 429)  (995 429)  routing T_19_26.sp4_h_l_38 <X> T_19_26.sp4_h_r_11
 (22 13)  (1004 429)  (1004 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1005 429)  (1005 429)  routing T_19_26.sp4_h_l_15 <X> T_19_26.lc_trk_g3_2
 (24 13)  (1006 429)  (1006 429)  routing T_19_26.sp4_h_l_15 <X> T_19_26.lc_trk_g3_2
 (25 13)  (1007 429)  (1007 429)  routing T_19_26.sp4_h_l_15 <X> T_19_26.lc_trk_g3_2
 (15 15)  (997 431)  (997 431)  routing T_19_26.sp4_v_t_33 <X> T_19_26.lc_trk_g3_4
 (16 15)  (998 431)  (998 431)  routing T_19_26.sp4_v_t_33 <X> T_19_26.lc_trk_g3_4
 (17 15)  (999 431)  (999 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_21_26

 (12 7)  (1102 423)  (1102 423)  routing T_21_26.sp4_h_l_40 <X> T_21_26.sp4_v_t_40


RAM_Tile_25_26

 (12 8)  (1318 424)  (1318 424)  routing T_25_26.sp4_v_b_2 <X> T_25_26.sp4_h_r_8
 (11 9)  (1317 425)  (1317 425)  routing T_25_26.sp4_v_b_2 <X> T_25_26.sp4_h_r_8
 (13 9)  (1319 425)  (1319 425)  routing T_25_26.sp4_v_b_2 <X> T_25_26.sp4_h_r_8


LogicTile_28_26

 (15 2)  (1471 418)  (1471 418)  routing T_28_26.sp4_v_b_21 <X> T_28_26.lc_trk_g0_5
 (16 2)  (1472 418)  (1472 418)  routing T_28_26.sp4_v_b_21 <X> T_28_26.lc_trk_g0_5
 (17 2)  (1473 418)  (1473 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (27 10)  (1483 426)  (1483 426)  routing T_28_26.lc_trk_g3_1 <X> T_28_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (1484 426)  (1484 426)  routing T_28_26.lc_trk_g3_1 <X> T_28_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 426)  (1485 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1487 426)  (1487 426)  routing T_28_26.lc_trk_g2_4 <X> T_28_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (1488 426)  (1488 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1489 426)  (1489 426)  routing T_28_26.lc_trk_g2_4 <X> T_28_26.wire_logic_cluster/lc_5/in_3
 (48 10)  (1504 426)  (1504 426)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (14 11)  (1470 427)  (1470 427)  routing T_28_26.sp4_r_v_b_36 <X> T_28_26.lc_trk_g2_4
 (17 11)  (1473 427)  (1473 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 11)  (1483 427)  (1483 427)  routing T_28_26.lc_trk_g3_0 <X> T_28_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (1484 427)  (1484 427)  routing T_28_26.lc_trk_g3_0 <X> T_28_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (1485 427)  (1485 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (1493 427)  (1493 427)  LC_5 Logic Functioning bit
 (39 11)  (1495 427)  (1495 427)  LC_5 Logic Functioning bit
 (15 12)  (1471 428)  (1471 428)  routing T_28_26.sp12_v_b_1 <X> T_28_26.lc_trk_g3_1
 (17 12)  (1473 428)  (1473 428)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (1474 428)  (1474 428)  routing T_28_26.sp12_v_b_1 <X> T_28_26.lc_trk_g3_1
 (16 13)  (1472 429)  (1472 429)  routing T_28_26.sp12_v_b_8 <X> T_28_26.lc_trk_g3_0
 (17 13)  (1473 429)  (1473 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (18 13)  (1474 429)  (1474 429)  routing T_28_26.sp12_v_b_1 <X> T_28_26.lc_trk_g3_1
 (15 14)  (1471 430)  (1471 430)  routing T_28_26.sp4_h_r_45 <X> T_28_26.lc_trk_g3_5
 (16 14)  (1472 430)  (1472 430)  routing T_28_26.sp4_h_r_45 <X> T_28_26.lc_trk_g3_5
 (17 14)  (1473 430)  (1473 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1474 430)  (1474 430)  routing T_28_26.sp4_h_r_45 <X> T_28_26.lc_trk_g3_5
 (26 14)  (1482 430)  (1482 430)  routing T_28_26.lc_trk_g0_5 <X> T_28_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (1484 430)  (1484 430)  routing T_28_26.lc_trk_g2_4 <X> T_28_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 430)  (1485 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1486 430)  (1486 430)  routing T_28_26.lc_trk_g2_4 <X> T_28_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (1487 430)  (1487 430)  routing T_28_26.lc_trk_g3_5 <X> T_28_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (1488 430)  (1488 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1489 430)  (1489 430)  routing T_28_26.lc_trk_g3_5 <X> T_28_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (1490 430)  (1490 430)  routing T_28_26.lc_trk_g3_5 <X> T_28_26.wire_logic_cluster/lc_7/in_3
 (40 14)  (1496 430)  (1496 430)  LC_7 Logic Functioning bit
 (41 14)  (1497 430)  (1497 430)  LC_7 Logic Functioning bit
 (42 14)  (1498 430)  (1498 430)  LC_7 Logic Functioning bit
 (18 15)  (1474 431)  (1474 431)  routing T_28_26.sp4_h_r_45 <X> T_28_26.lc_trk_g3_5
 (29 15)  (1485 431)  (1485 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (1488 431)  (1488 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1489 431)  (1489 431)  routing T_28_26.lc_trk_g3_0 <X> T_28_26.input_2_7
 (34 15)  (1490 431)  (1490 431)  routing T_28_26.lc_trk_g3_0 <X> T_28_26.input_2_7
 (36 15)  (1492 431)  (1492 431)  LC_7 Logic Functioning bit
 (40 15)  (1496 431)  (1496 431)  LC_7 Logic Functioning bit
 (41 15)  (1497 431)  (1497 431)  LC_7 Logic Functioning bit
 (42 15)  (1498 431)  (1498 431)  LC_7 Logic Functioning bit
 (43 15)  (1499 431)  (1499 431)  LC_7 Logic Functioning bit
 (52 15)  (1508 431)  (1508 431)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_31_26

 (3 15)  (1621 431)  (1621 431)  routing T_31_26.sp12_h_l_22 <X> T_31_26.sp12_v_t_22


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 408)  (1 408)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (3 5)  (75 405)  (75 405)  routing T_2_25.sp12_h_l_23 <X> T_2_25.sp12_h_r_0


LogicTile_3_25



LogicTile_4_25

 (3 4)  (183 404)  (183 404)  routing T_4_25.sp12_v_t_23 <X> T_4_25.sp12_h_r_0


LogicTile_5_25



LogicTile_6_25



LogicTile_7_25

 (4 14)  (346 414)  (346 414)  routing T_7_25.sp4_h_r_9 <X> T_7_25.sp4_v_t_44
 (5 15)  (347 415)  (347 415)  routing T_7_25.sp4_h_r_9 <X> T_7_25.sp4_v_t_44


RAM_Tile_8_25

 (3 5)  (399 405)  (399 405)  routing T_8_25.sp12_h_l_23 <X> T_8_25.sp12_h_r_0
 (2 8)  (398 408)  (398 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25

 (3 3)  (603 403)  (603 403)  routing T_12_25.sp12_v_b_0 <X> T_12_25.sp12_h_l_23


LogicTile_13_25



LogicTile_14_25

 (3 1)  (711 401)  (711 401)  routing T_14_25.sp12_h_l_23 <X> T_14_25.sp12_v_b_0
 (2 4)  (710 404)  (710 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_15_25

 (11 12)  (773 412)  (773 412)  routing T_15_25.sp4_v_t_38 <X> T_15_25.sp4_v_b_11
 (13 12)  (775 412)  (775 412)  routing T_15_25.sp4_v_t_38 <X> T_15_25.sp4_v_b_11


LogicTile_16_25

 (3 1)  (819 401)  (819 401)  routing T_16_25.sp12_h_l_23 <X> T_16_25.sp12_v_b_0
 (3 5)  (819 405)  (819 405)  routing T_16_25.sp12_h_l_23 <X> T_16_25.sp12_h_r_0
 (2 8)  (818 408)  (818 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_25

 (8 1)  (882 401)  (882 401)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_1
 (9 1)  (883 401)  (883 401)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_1
 (10 1)  (884 401)  (884 401)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_1


LogicTile_18_25

 (3 0)  (931 400)  (931 400)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (3 1)  (931 401)  (931 401)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0


LogicTile_19_25

 (22 6)  (1004 406)  (1004 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1005 406)  (1005 406)  routing T_19_25.sp4_v_b_23 <X> T_19_25.lc_trk_g1_7
 (24 6)  (1006 406)  (1006 406)  routing T_19_25.sp4_v_b_23 <X> T_19_25.lc_trk_g1_7
 (26 6)  (1008 406)  (1008 406)  routing T_19_25.lc_trk_g1_4 <X> T_19_25.wire_logic_cluster/lc_3/in_0
 (31 6)  (1013 406)  (1013 406)  routing T_19_25.lc_trk_g1_7 <X> T_19_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 406)  (1014 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 406)  (1016 406)  routing T_19_25.lc_trk_g1_7 <X> T_19_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 406)  (1018 406)  LC_3 Logic Functioning bit
 (38 6)  (1020 406)  (1020 406)  LC_3 Logic Functioning bit
 (40 6)  (1022 406)  (1022 406)  LC_3 Logic Functioning bit
 (41 6)  (1023 406)  (1023 406)  LC_3 Logic Functioning bit
 (42 6)  (1024 406)  (1024 406)  LC_3 Logic Functioning bit
 (43 6)  (1025 406)  (1025 406)  LC_3 Logic Functioning bit
 (15 7)  (997 407)  (997 407)  routing T_19_25.sp4_v_t_9 <X> T_19_25.lc_trk_g1_4
 (16 7)  (998 407)  (998 407)  routing T_19_25.sp4_v_t_9 <X> T_19_25.lc_trk_g1_4
 (17 7)  (999 407)  (999 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (27 7)  (1009 407)  (1009 407)  routing T_19_25.lc_trk_g1_4 <X> T_19_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 407)  (1011 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 407)  (1013 407)  routing T_19_25.lc_trk_g1_7 <X> T_19_25.wire_logic_cluster/lc_3/in_3
 (37 7)  (1019 407)  (1019 407)  LC_3 Logic Functioning bit
 (39 7)  (1021 407)  (1021 407)  LC_3 Logic Functioning bit
 (40 7)  (1022 407)  (1022 407)  LC_3 Logic Functioning bit
 (41 7)  (1023 407)  (1023 407)  LC_3 Logic Functioning bit
 (42 7)  (1024 407)  (1024 407)  LC_3 Logic Functioning bit
 (43 7)  (1025 407)  (1025 407)  LC_3 Logic Functioning bit
 (46 7)  (1028 407)  (1028 407)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (5 15)  (987 415)  (987 415)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_t_44


LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25

 (11 14)  (1209 414)  (1209 414)  routing T_23_25.sp4_h_l_43 <X> T_23_25.sp4_v_t_46


LogicTile_24_25



RAM_Tile_25_25

 (19 2)  (1325 402)  (1325 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_t_4 sp4_v_t_2


LogicTile_26_25

 (2 12)  (1350 412)  (1350 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_27_25



LogicTile_28_25



LogicTile_29_25

 (13 12)  (1523 412)  (1523 412)  routing T_29_25.sp4_h_l_46 <X> T_29_25.sp4_v_b_11
 (12 13)  (1522 413)  (1522 413)  routing T_29_25.sp4_h_l_46 <X> T_29_25.sp4_v_b_11


LogicTile_30_25

 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24

 (7 13)  (241 397)  (241 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24

 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 8)  (715 392)  (715 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (4 14)  (820 398)  (820 398)  routing T_16_24.sp4_v_b_1 <X> T_16_24.sp4_v_t_44
 (6 14)  (822 398)  (822 398)  routing T_16_24.sp4_v_b_1 <X> T_16_24.sp4_v_t_44
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24

 (7 8)  (935 392)  (935 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (935 394)  (935 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 397)  (935 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (935 398)  (935 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_19_24

 (7 8)  (989 392)  (989 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (989 394)  (989 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (989 397)  (989 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (989 398)  (989 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_20_24

 (7 10)  (1043 394)  (1043 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1043 397)  (1043 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1043 398)  (1043 398)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_24

 (7 10)  (1097 394)  (1097 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1097 397)  (1097 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1097 398)  (1097 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_4_23

 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0


LogicTile_7_23

 (3 4)  (345 372)  (345 372)  routing T_7_23.sp12_v_t_23 <X> T_7_23.sp12_h_r_0
 (8 15)  (350 383)  (350 383)  routing T_7_23.sp4_v_b_7 <X> T_7_23.sp4_v_t_47
 (10 15)  (352 383)  (352 383)  routing T_7_23.sp4_v_b_7 <X> T_7_23.sp4_v_t_47


LogicTile_10_23

 (2 4)  (494 372)  (494 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_11_23

 (2 0)  (548 368)  (548 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_13_23

 (8 9)  (662 377)  (662 377)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_7
 (9 9)  (663 377)  (663 377)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_7


LogicTile_14_23

 (13 4)  (721 372)  (721 372)  routing T_14_23.sp4_h_l_40 <X> T_14_23.sp4_v_b_5
 (12 5)  (720 373)  (720 373)  routing T_14_23.sp4_h_l_40 <X> T_14_23.sp4_v_b_5


LogicTile_23_23

 (11 8)  (1209 376)  (1209 376)  routing T_23_23.sp4_h_r_3 <X> T_23_23.sp4_v_b_8


LogicTile_24_23

 (19 15)  (1271 383)  (1271 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 354)  (0 354)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_6_22

 (2 8)  (290 360)  (290 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 8)  (307 360)  (307 360)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


RAM_Tile_8_22

 (3 5)  (399 357)  (399 357)  routing T_8_22.sp12_h_l_23 <X> T_8_22.sp12_h_r_0
 (19 10)  (415 362)  (415 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10


LogicTile_9_22

 (4 12)  (442 364)  (442 364)  routing T_9_22.sp4_h_l_44 <X> T_9_22.sp4_v_b_9
 (5 13)  (443 365)  (443 365)  routing T_9_22.sp4_h_l_44 <X> T_9_22.sp4_v_b_9


LogicTile_12_22

 (2 0)  (602 352)  (602 352)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_13_22

 (22 1)  (676 353)  (676 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (677 353)  (677 353)  routing T_13_22.sp4_v_b_18 <X> T_13_22.lc_trk_g0_2
 (24 1)  (678 353)  (678 353)  routing T_13_22.sp4_v_b_18 <X> T_13_22.lc_trk_g0_2
 (0 2)  (654 354)  (654 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (1 2)  (655 354)  (655 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (686 354)  (686 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 354)  (690 354)  LC_1 Logic Functioning bit
 (37 2)  (691 354)  (691 354)  LC_1 Logic Functioning bit
 (38 2)  (692 354)  (692 354)  LC_1 Logic Functioning bit
 (39 2)  (693 354)  (693 354)  LC_1 Logic Functioning bit
 (45 2)  (699 354)  (699 354)  LC_1 Logic Functioning bit
 (31 3)  (685 355)  (685 355)  routing T_13_22.lc_trk_g0_2 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 355)  (690 355)  LC_1 Logic Functioning bit
 (37 3)  (691 355)  (691 355)  LC_1 Logic Functioning bit
 (38 3)  (692 355)  (692 355)  LC_1 Logic Functioning bit
 (39 3)  (693 355)  (693 355)  LC_1 Logic Functioning bit
 (44 3)  (698 355)  (698 355)  LC_1 Logic Functioning bit
 (0 14)  (654 366)  (654 366)  routing T_13_22.glb_netwk_4 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 366)  (655 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_22

 (2 4)  (710 356)  (710 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_15_22

 (0 2)  (762 354)  (762 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (1 2)  (763 354)  (763 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (784 354)  (784 354)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (786 354)  (786 354)  routing T_15_22.bot_op_7 <X> T_15_22.lc_trk_g0_7
 (13 4)  (775 356)  (775 356)  routing T_15_22.sp4_h_l_40 <X> T_15_22.sp4_v_b_5
 (9 5)  (771 357)  (771 357)  routing T_15_22.sp4_v_t_41 <X> T_15_22.sp4_v_b_4
 (12 5)  (774 357)  (774 357)  routing T_15_22.sp4_h_l_40 <X> T_15_22.sp4_v_b_5
 (15 6)  (777 358)  (777 358)  routing T_15_22.bot_op_5 <X> T_15_22.lc_trk_g1_5
 (17 6)  (779 358)  (779 358)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 7)  (784 359)  (784 359)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 359)  (786 359)  routing T_15_22.bot_op_6 <X> T_15_22.lc_trk_g1_6
 (26 10)  (788 362)  (788 362)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 362)  (789 362)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 362)  (791 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 362)  (792 362)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 362)  (793 362)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 362)  (794 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 362)  (795 362)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 362)  (796 362)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 362)  (797 362)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.input_2_5
 (36 10)  (798 362)  (798 362)  LC_5 Logic Functioning bit
 (37 10)  (799 362)  (799 362)  LC_5 Logic Functioning bit
 (38 10)  (800 362)  (800 362)  LC_5 Logic Functioning bit
 (39 10)  (801 362)  (801 362)  LC_5 Logic Functioning bit
 (40 10)  (802 362)  (802 362)  LC_5 Logic Functioning bit
 (45 10)  (807 362)  (807 362)  LC_5 Logic Functioning bit
 (26 11)  (788 363)  (788 363)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 363)  (789 363)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 363)  (791 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 363)  (794 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (797 363)  (797 363)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.input_2_5
 (36 11)  (798 363)  (798 363)  LC_5 Logic Functioning bit
 (37 11)  (799 363)  (799 363)  LC_5 Logic Functioning bit
 (39 11)  (801 363)  (801 363)  LC_5 Logic Functioning bit
 (46 11)  (808 363)  (808 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (13 12)  (775 364)  (775 364)  routing T_15_22.sp4_v_t_46 <X> T_15_22.sp4_v_b_11
 (0 14)  (762 366)  (762 366)  routing T_15_22.glb_netwk_4 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 366)  (763 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 366)  (779 366)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 366)  (780 366)  routing T_15_22.wire_logic_cluster/lc_5/out <X> T_15_22.lc_trk_g3_5
 (10 15)  (772 367)  (772 367)  routing T_15_22.sp4_h_l_40 <X> T_15_22.sp4_v_t_47


LogicTile_16_22

 (14 5)  (830 357)  (830 357)  routing T_16_22.sp12_h_r_16 <X> T_16_22.lc_trk_g1_0
 (16 5)  (832 357)  (832 357)  routing T_16_22.sp12_h_r_16 <X> T_16_22.lc_trk_g1_0
 (17 5)  (833 357)  (833 357)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (31 6)  (847 358)  (847 358)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 358)  (848 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 358)  (849 358)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (40 6)  (856 358)  (856 358)  LC_3 Logic Functioning bit
 (42 6)  (858 358)  (858 358)  LC_3 Logic Functioning bit
 (48 6)  (864 358)  (864 358)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (27 7)  (843 359)  (843 359)  routing T_16_22.lc_trk_g1_0 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 359)  (845 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (41 7)  (857 359)  (857 359)  LC_3 Logic Functioning bit
 (43 7)  (859 359)  (859 359)  LC_3 Logic Functioning bit
 (2 8)  (818 360)  (818 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 11)  (830 363)  (830 363)  routing T_16_22.sp4_r_v_b_36 <X> T_16_22.lc_trk_g2_4
 (17 11)  (833 363)  (833 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4


LogicTile_17_22

 (6 4)  (880 356)  (880 356)  routing T_17_22.sp4_v_t_37 <X> T_17_22.sp4_v_b_3
 (5 5)  (879 357)  (879 357)  routing T_17_22.sp4_v_t_37 <X> T_17_22.sp4_v_b_3
 (11 8)  (885 360)  (885 360)  routing T_17_22.sp4_v_t_40 <X> T_17_22.sp4_v_b_8
 (8 9)  (882 361)  (882 361)  routing T_17_22.sp4_h_l_42 <X> T_17_22.sp4_v_b_7
 (9 9)  (883 361)  (883 361)  routing T_17_22.sp4_h_l_42 <X> T_17_22.sp4_v_b_7
 (12 9)  (886 361)  (886 361)  routing T_17_22.sp4_v_t_40 <X> T_17_22.sp4_v_b_8


LogicTile_19_22

 (5 15)  (987 367)  (987 367)  routing T_19_22.sp4_h_l_44 <X> T_19_22.sp4_v_t_44
 (8 15)  (990 367)  (990 367)  routing T_19_22.sp4_h_l_47 <X> T_19_22.sp4_v_t_47


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_13_21

 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (1 2)  (655 338)  (655 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 4)  (669 340)  (669 340)  routing T_13_21.top_op_1 <X> T_13_21.lc_trk_g1_1
 (17 4)  (671 340)  (671 340)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (672 341)  (672 341)  routing T_13_21.top_op_1 <X> T_13_21.lc_trk_g1_1
 (32 6)  (686 342)  (686 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 342)  (688 342)  routing T_13_21.lc_trk_g1_1 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 342)  (690 342)  LC_3 Logic Functioning bit
 (37 6)  (691 342)  (691 342)  LC_3 Logic Functioning bit
 (38 6)  (692 342)  (692 342)  LC_3 Logic Functioning bit
 (39 6)  (693 342)  (693 342)  LC_3 Logic Functioning bit
 (45 6)  (699 342)  (699 342)  LC_3 Logic Functioning bit
 (46 6)  (700 342)  (700 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (707 342)  (707 342)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (36 7)  (690 343)  (690 343)  LC_3 Logic Functioning bit
 (37 7)  (691 343)  (691 343)  LC_3 Logic Functioning bit
 (38 7)  (692 343)  (692 343)  LC_3 Logic Functioning bit
 (39 7)  (693 343)  (693 343)  LC_3 Logic Functioning bit
 (44 7)  (698 343)  (698 343)  LC_3 Logic Functioning bit
 (46 7)  (700 343)  (700 343)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (0 14)  (654 350)  (654 350)  routing T_13_21.glb_netwk_4 <X> T_13_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 350)  (655 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_21

 (27 0)  (735 336)  (735 336)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 336)  (736 336)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 336)  (737 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 336)  (740 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 336)  (744 336)  LC_0 Logic Functioning bit
 (37 0)  (745 336)  (745 336)  LC_0 Logic Functioning bit
 (38 0)  (746 336)  (746 336)  LC_0 Logic Functioning bit
 (39 0)  (747 336)  (747 336)  LC_0 Logic Functioning bit
 (44 0)  (752 336)  (752 336)  LC_0 Logic Functioning bit
 (45 0)  (753 336)  (753 336)  LC_0 Logic Functioning bit
 (40 1)  (748 337)  (748 337)  LC_0 Logic Functioning bit
 (41 1)  (749 337)  (749 337)  LC_0 Logic Functioning bit
 (42 1)  (750 337)  (750 337)  LC_0 Logic Functioning bit
 (43 1)  (751 337)  (751 337)  LC_0 Logic Functioning bit
 (45 1)  (753 337)  (753 337)  LC_0 Logic Functioning bit
 (50 1)  (758 337)  (758 337)  Carry_In_Mux bit 

 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (735 338)  (735 338)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 338)  (736 338)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 338)  (737 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 338)  (740 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 338)  (744 338)  LC_1 Logic Functioning bit
 (37 2)  (745 338)  (745 338)  LC_1 Logic Functioning bit
 (38 2)  (746 338)  (746 338)  LC_1 Logic Functioning bit
 (39 2)  (747 338)  (747 338)  LC_1 Logic Functioning bit
 (44 2)  (752 338)  (752 338)  LC_1 Logic Functioning bit
 (45 2)  (753 338)  (753 338)  LC_1 Logic Functioning bit
 (0 3)  (708 339)  (708 339)  routing T_14_21.glb_netwk_1 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (40 3)  (748 339)  (748 339)  LC_1 Logic Functioning bit
 (41 3)  (749 339)  (749 339)  LC_1 Logic Functioning bit
 (42 3)  (750 339)  (750 339)  LC_1 Logic Functioning bit
 (43 3)  (751 339)  (751 339)  LC_1 Logic Functioning bit
 (45 3)  (753 339)  (753 339)  LC_1 Logic Functioning bit
 (21 4)  (729 340)  (729 340)  routing T_14_21.wire_logic_cluster/lc_3/out <X> T_14_21.lc_trk_g1_3
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 340)  (733 340)  routing T_14_21.wire_logic_cluster/lc_2/out <X> T_14_21.lc_trk_g1_2
 (27 4)  (735 340)  (735 340)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 340)  (737 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 340)  (744 340)  LC_2 Logic Functioning bit
 (37 4)  (745 340)  (745 340)  LC_2 Logic Functioning bit
 (38 4)  (746 340)  (746 340)  LC_2 Logic Functioning bit
 (39 4)  (747 340)  (747 340)  LC_2 Logic Functioning bit
 (44 4)  (752 340)  (752 340)  LC_2 Logic Functioning bit
 (45 4)  (753 340)  (753 340)  LC_2 Logic Functioning bit
 (22 5)  (730 341)  (730 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 341)  (738 341)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 341)  (748 341)  LC_2 Logic Functioning bit
 (41 5)  (749 341)  (749 341)  LC_2 Logic Functioning bit
 (42 5)  (750 341)  (750 341)  LC_2 Logic Functioning bit
 (43 5)  (751 341)  (751 341)  LC_2 Logic Functioning bit
 (45 5)  (753 341)  (753 341)  LC_2 Logic Functioning bit
 (15 6)  (723 342)  (723 342)  routing T_14_21.sp4_h_r_21 <X> T_14_21.lc_trk_g1_5
 (16 6)  (724 342)  (724 342)  routing T_14_21.sp4_h_r_21 <X> T_14_21.lc_trk_g1_5
 (17 6)  (725 342)  (725 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (726 342)  (726 342)  routing T_14_21.sp4_h_r_21 <X> T_14_21.lc_trk_g1_5
 (21 6)  (729 342)  (729 342)  routing T_14_21.wire_logic_cluster/lc_7/out <X> T_14_21.lc_trk_g1_7
 (22 6)  (730 342)  (730 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (733 342)  (733 342)  routing T_14_21.wire_logic_cluster/lc_6/out <X> T_14_21.lc_trk_g1_6
 (27 6)  (735 342)  (735 342)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 342)  (737 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 342)  (740 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 342)  (744 342)  LC_3 Logic Functioning bit
 (37 6)  (745 342)  (745 342)  LC_3 Logic Functioning bit
 (38 6)  (746 342)  (746 342)  LC_3 Logic Functioning bit
 (39 6)  (747 342)  (747 342)  LC_3 Logic Functioning bit
 (44 6)  (752 342)  (752 342)  LC_3 Logic Functioning bit
 (45 6)  (753 342)  (753 342)  LC_3 Logic Functioning bit
 (18 7)  (726 343)  (726 343)  routing T_14_21.sp4_h_r_21 <X> T_14_21.lc_trk_g1_5
 (22 7)  (730 343)  (730 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (738 343)  (738 343)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (40 7)  (748 343)  (748 343)  LC_3 Logic Functioning bit
 (41 7)  (749 343)  (749 343)  LC_3 Logic Functioning bit
 (42 7)  (750 343)  (750 343)  LC_3 Logic Functioning bit
 (43 7)  (751 343)  (751 343)  LC_3 Logic Functioning bit
 (45 7)  (753 343)  (753 343)  LC_3 Logic Functioning bit
 (27 8)  (735 344)  (735 344)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 344)  (736 344)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 344)  (737 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 344)  (738 344)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 344)  (744 344)  LC_4 Logic Functioning bit
 (37 8)  (745 344)  (745 344)  LC_4 Logic Functioning bit
 (38 8)  (746 344)  (746 344)  LC_4 Logic Functioning bit
 (39 8)  (747 344)  (747 344)  LC_4 Logic Functioning bit
 (44 8)  (752 344)  (752 344)  LC_4 Logic Functioning bit
 (45 8)  (753 344)  (753 344)  LC_4 Logic Functioning bit
 (40 9)  (748 345)  (748 345)  LC_4 Logic Functioning bit
 (41 9)  (749 345)  (749 345)  LC_4 Logic Functioning bit
 (42 9)  (750 345)  (750 345)  LC_4 Logic Functioning bit
 (43 9)  (751 345)  (751 345)  LC_4 Logic Functioning bit
 (45 9)  (753 345)  (753 345)  LC_4 Logic Functioning bit
 (27 10)  (735 346)  (735 346)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 346)  (736 346)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 346)  (737 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 346)  (738 346)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 346)  (744 346)  LC_5 Logic Functioning bit
 (37 10)  (745 346)  (745 346)  LC_5 Logic Functioning bit
 (38 10)  (746 346)  (746 346)  LC_5 Logic Functioning bit
 (39 10)  (747 346)  (747 346)  LC_5 Logic Functioning bit
 (44 10)  (752 346)  (752 346)  LC_5 Logic Functioning bit
 (45 10)  (753 346)  (753 346)  LC_5 Logic Functioning bit
 (40 11)  (748 347)  (748 347)  LC_5 Logic Functioning bit
 (41 11)  (749 347)  (749 347)  LC_5 Logic Functioning bit
 (42 11)  (750 347)  (750 347)  LC_5 Logic Functioning bit
 (43 11)  (751 347)  (751 347)  LC_5 Logic Functioning bit
 (45 11)  (753 347)  (753 347)  LC_5 Logic Functioning bit
 (14 12)  (722 348)  (722 348)  routing T_14_21.wire_logic_cluster/lc_0/out <X> T_14_21.lc_trk_g3_0
 (17 12)  (725 348)  (725 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 348)  (726 348)  routing T_14_21.wire_logic_cluster/lc_1/out <X> T_14_21.lc_trk_g3_1
 (27 12)  (735 348)  (735 348)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 348)  (737 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 348)  (738 348)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 348)  (744 348)  LC_6 Logic Functioning bit
 (37 12)  (745 348)  (745 348)  LC_6 Logic Functioning bit
 (38 12)  (746 348)  (746 348)  LC_6 Logic Functioning bit
 (39 12)  (747 348)  (747 348)  LC_6 Logic Functioning bit
 (44 12)  (752 348)  (752 348)  LC_6 Logic Functioning bit
 (45 12)  (753 348)  (753 348)  LC_6 Logic Functioning bit
 (17 13)  (725 349)  (725 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (738 349)  (738 349)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (40 13)  (748 349)  (748 349)  LC_6 Logic Functioning bit
 (41 13)  (749 349)  (749 349)  LC_6 Logic Functioning bit
 (42 13)  (750 349)  (750 349)  LC_6 Logic Functioning bit
 (43 13)  (751 349)  (751 349)  LC_6 Logic Functioning bit
 (45 13)  (753 349)  (753 349)  LC_6 Logic Functioning bit
 (1 14)  (709 350)  (709 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 350)  (722 350)  routing T_14_21.wire_logic_cluster/lc_4/out <X> T_14_21.lc_trk_g3_4
 (17 14)  (725 350)  (725 350)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 350)  (726 350)  routing T_14_21.wire_logic_cluster/lc_5/out <X> T_14_21.lc_trk_g3_5
 (27 14)  (735 350)  (735 350)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 350)  (737 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 350)  (738 350)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (745 350)  (745 350)  LC_7 Logic Functioning bit
 (39 14)  (747 350)  (747 350)  LC_7 Logic Functioning bit
 (41 14)  (749 350)  (749 350)  LC_7 Logic Functioning bit
 (43 14)  (751 350)  (751 350)  LC_7 Logic Functioning bit
 (45 14)  (753 350)  (753 350)  LC_7 Logic Functioning bit
 (0 15)  (708 351)  (708 351)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 351)  (709 351)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (17 15)  (725 351)  (725 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (738 351)  (738 351)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (37 15)  (745 351)  (745 351)  LC_7 Logic Functioning bit
 (39 15)  (747 351)  (747 351)  LC_7 Logic Functioning bit
 (41 15)  (749 351)  (749 351)  LC_7 Logic Functioning bit
 (43 15)  (751 351)  (751 351)  LC_7 Logic Functioning bit
 (45 15)  (753 351)  (753 351)  LC_7 Logic Functioning bit


LogicTile_15_21

 (14 0)  (776 336)  (776 336)  routing T_15_21.sp4_v_b_8 <X> T_15_21.lc_trk_g0_0
 (14 1)  (776 337)  (776 337)  routing T_15_21.sp4_v_b_8 <X> T_15_21.lc_trk_g0_0
 (16 1)  (778 337)  (778 337)  routing T_15_21.sp4_v_b_8 <X> T_15_21.lc_trk_g0_0
 (17 1)  (779 337)  (779 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (17 2)  (779 338)  (779 338)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (780 338)  (780 338)  routing T_15_21.bnr_op_5 <X> T_15_21.lc_trk_g0_5
 (21 2)  (783 338)  (783 338)  routing T_15_21.sp4_v_b_15 <X> T_15_21.lc_trk_g0_7
 (22 2)  (784 338)  (784 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (785 338)  (785 338)  routing T_15_21.sp4_v_b_15 <X> T_15_21.lc_trk_g0_7
 (26 2)  (788 338)  (788 338)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 338)  (789 338)  routing T_15_21.lc_trk_g1_1 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 338)  (791 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 338)  (793 338)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 338)  (794 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 338)  (798 338)  LC_1 Logic Functioning bit
 (38 2)  (800 338)  (800 338)  LC_1 Logic Functioning bit
 (18 3)  (780 339)  (780 339)  routing T_15_21.bnr_op_5 <X> T_15_21.lc_trk_g0_5
 (21 3)  (783 339)  (783 339)  routing T_15_21.sp4_v_b_15 <X> T_15_21.lc_trk_g0_7
 (22 3)  (784 339)  (784 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (785 339)  (785 339)  routing T_15_21.sp4_v_b_22 <X> T_15_21.lc_trk_g0_6
 (24 3)  (786 339)  (786 339)  routing T_15_21.sp4_v_b_22 <X> T_15_21.lc_trk_g0_6
 (27 3)  (789 339)  (789 339)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 339)  (791 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 339)  (793 339)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (40 3)  (802 339)  (802 339)  LC_1 Logic Functioning bit
 (42 3)  (804 339)  (804 339)  LC_1 Logic Functioning bit
 (10 4)  (772 340)  (772 340)  routing T_15_21.sp4_v_t_46 <X> T_15_21.sp4_h_r_4
 (15 4)  (777 340)  (777 340)  routing T_15_21.sp4_v_b_17 <X> T_15_21.lc_trk_g1_1
 (16 4)  (778 340)  (778 340)  routing T_15_21.sp4_v_b_17 <X> T_15_21.lc_trk_g1_1
 (17 4)  (779 340)  (779 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (27 4)  (789 340)  (789 340)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 340)  (791 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 340)  (793 340)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 340)  (794 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 340)  (796 340)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 340)  (798 340)  LC_2 Logic Functioning bit
 (38 4)  (800 340)  (800 340)  LC_2 Logic Functioning bit
 (8 5)  (770 341)  (770 341)  routing T_15_21.sp4_h_r_4 <X> T_15_21.sp4_v_b_4
 (15 5)  (777 341)  (777 341)  routing T_15_21.sp4_v_t_5 <X> T_15_21.lc_trk_g1_0
 (16 5)  (778 341)  (778 341)  routing T_15_21.sp4_v_t_5 <X> T_15_21.lc_trk_g1_0
 (17 5)  (779 341)  (779 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (27 5)  (789 341)  (789 341)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 341)  (790 341)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 341)  (791 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 341)  (794 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (796 341)  (796 341)  routing T_15_21.lc_trk_g1_1 <X> T_15_21.input_2_2
 (37 5)  (799 341)  (799 341)  LC_2 Logic Functioning bit
 (14 6)  (776 342)  (776 342)  routing T_15_21.sp4_h_l_9 <X> T_15_21.lc_trk_g1_4
 (14 7)  (776 343)  (776 343)  routing T_15_21.sp4_h_l_9 <X> T_15_21.lc_trk_g1_4
 (15 7)  (777 343)  (777 343)  routing T_15_21.sp4_h_l_9 <X> T_15_21.lc_trk_g1_4
 (16 7)  (778 343)  (778 343)  routing T_15_21.sp4_h_l_9 <X> T_15_21.lc_trk_g1_4
 (17 7)  (779 343)  (779 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (25 10)  (787 346)  (787 346)  routing T_15_21.sp4_h_r_46 <X> T_15_21.lc_trk_g2_6
 (26 10)  (788 346)  (788 346)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 346)  (793 346)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 346)  (795 346)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 346)  (796 346)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 346)  (798 346)  LC_5 Logic Functioning bit
 (38 10)  (800 346)  (800 346)  LC_5 Logic Functioning bit
 (40 10)  (802 346)  (802 346)  LC_5 Logic Functioning bit
 (41 10)  (803 346)  (803 346)  LC_5 Logic Functioning bit
 (42 10)  (804 346)  (804 346)  LC_5 Logic Functioning bit
 (43 10)  (805 346)  (805 346)  LC_5 Logic Functioning bit
 (22 11)  (784 347)  (784 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (785 347)  (785 347)  routing T_15_21.sp4_h_r_46 <X> T_15_21.lc_trk_g2_6
 (24 11)  (786 347)  (786 347)  routing T_15_21.sp4_h_r_46 <X> T_15_21.lc_trk_g2_6
 (25 11)  (787 347)  (787 347)  routing T_15_21.sp4_h_r_46 <X> T_15_21.lc_trk_g2_6
 (27 11)  (789 347)  (789 347)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 347)  (790 347)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 347)  (791 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 347)  (793 347)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 347)  (798 347)  LC_5 Logic Functioning bit
 (38 11)  (800 347)  (800 347)  LC_5 Logic Functioning bit
 (41 11)  (803 347)  (803 347)  LC_5 Logic Functioning bit
 (43 11)  (805 347)  (805 347)  LC_5 Logic Functioning bit
 (15 12)  (777 348)  (777 348)  routing T_15_21.sp4_h_r_25 <X> T_15_21.lc_trk_g3_1
 (16 12)  (778 348)  (778 348)  routing T_15_21.sp4_h_r_25 <X> T_15_21.lc_trk_g3_1
 (17 12)  (779 348)  (779 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (788 348)  (788 348)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 348)  (791 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 348)  (792 348)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 348)  (793 348)  routing T_15_21.lc_trk_g0_5 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (797 348)  (797 348)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.input_2_6
 (36 12)  (798 348)  (798 348)  LC_6 Logic Functioning bit
 (37 12)  (799 348)  (799 348)  LC_6 Logic Functioning bit
 (39 12)  (801 348)  (801 348)  LC_6 Logic Functioning bit
 (43 12)  (805 348)  (805 348)  LC_6 Logic Functioning bit
 (18 13)  (780 349)  (780 349)  routing T_15_21.sp4_h_r_25 <X> T_15_21.lc_trk_g3_1
 (26 13)  (788 349)  (788 349)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 349)  (789 349)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 349)  (790 349)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 349)  (792 349)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 349)  (794 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (795 349)  (795 349)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.input_2_6
 (35 13)  (797 349)  (797 349)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.input_2_6
 (36 13)  (798 349)  (798 349)  LC_6 Logic Functioning bit
 (38 13)  (800 349)  (800 349)  LC_6 Logic Functioning bit
 (43 13)  (805 349)  (805 349)  LC_6 Logic Functioning bit
 (21 14)  (783 350)  (783 350)  routing T_15_21.bnl_op_7 <X> T_15_21.lc_trk_g3_7
 (22 14)  (784 350)  (784 350)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (787 350)  (787 350)  routing T_15_21.sp4_h_r_46 <X> T_15_21.lc_trk_g3_6
 (26 14)  (788 350)  (788 350)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 350)  (791 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 350)  (793 350)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 350)  (794 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 350)  (795 350)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 350)  (796 350)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 350)  (797 350)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.input_2_7
 (40 14)  (802 350)  (802 350)  LC_7 Logic Functioning bit
 (42 14)  (804 350)  (804 350)  LC_7 Logic Functioning bit
 (14 15)  (776 351)  (776 351)  routing T_15_21.sp12_v_b_20 <X> T_15_21.lc_trk_g3_4
 (16 15)  (778 351)  (778 351)  routing T_15_21.sp12_v_b_20 <X> T_15_21.lc_trk_g3_4
 (17 15)  (779 351)  (779 351)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (783 351)  (783 351)  routing T_15_21.bnl_op_7 <X> T_15_21.lc_trk_g3_7
 (22 15)  (784 351)  (784 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (785 351)  (785 351)  routing T_15_21.sp4_h_r_46 <X> T_15_21.lc_trk_g3_6
 (24 15)  (786 351)  (786 351)  routing T_15_21.sp4_h_r_46 <X> T_15_21.lc_trk_g3_6
 (25 15)  (787 351)  (787 351)  routing T_15_21.sp4_h_r_46 <X> T_15_21.lc_trk_g3_6
 (26 15)  (788 351)  (788 351)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 351)  (791 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 351)  (793 351)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 351)  (794 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (795 351)  (795 351)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.input_2_7
 (34 15)  (796 351)  (796 351)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.input_2_7
 (35 15)  (797 351)  (797 351)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.input_2_7
 (41 15)  (803 351)  (803 351)  LC_7 Logic Functioning bit


LogicTile_16_21

 (15 0)  (831 336)  (831 336)  routing T_16_21.sp4_h_l_4 <X> T_16_21.lc_trk_g0_1
 (16 0)  (832 336)  (832 336)  routing T_16_21.sp4_h_l_4 <X> T_16_21.lc_trk_g0_1
 (17 0)  (833 336)  (833 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (834 336)  (834 336)  routing T_16_21.sp4_h_l_4 <X> T_16_21.lc_trk_g0_1
 (18 1)  (834 337)  (834 337)  routing T_16_21.sp4_h_l_4 <X> T_16_21.lc_trk_g0_1
 (17 6)  (833 342)  (833 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (15 8)  (831 344)  (831 344)  routing T_16_21.sp4_h_r_33 <X> T_16_21.lc_trk_g2_1
 (16 8)  (832 344)  (832 344)  routing T_16_21.sp4_h_r_33 <X> T_16_21.lc_trk_g2_1
 (17 8)  (833 344)  (833 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (834 344)  (834 344)  routing T_16_21.sp4_h_r_33 <X> T_16_21.lc_trk_g2_1
 (19 8)  (835 344)  (835 344)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (14 10)  (830 346)  (830 346)  routing T_16_21.sp4_h_r_36 <X> T_16_21.lc_trk_g2_4
 (26 10)  (842 346)  (842 346)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 346)  (844 346)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 346)  (846 346)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 346)  (847 346)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 346)  (849 346)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 346)  (850 346)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 346)  (852 346)  LC_5 Logic Functioning bit
 (38 10)  (854 346)  (854 346)  LC_5 Logic Functioning bit
 (40 10)  (856 346)  (856 346)  LC_5 Logic Functioning bit
 (41 10)  (857 346)  (857 346)  LC_5 Logic Functioning bit
 (42 10)  (858 346)  (858 346)  LC_5 Logic Functioning bit
 (15 11)  (831 347)  (831 347)  routing T_16_21.sp4_h_r_36 <X> T_16_21.lc_trk_g2_4
 (16 11)  (832 347)  (832 347)  routing T_16_21.sp4_h_r_36 <X> T_16_21.lc_trk_g2_4
 (17 11)  (833 347)  (833 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (838 347)  (838 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (843 347)  (843 347)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 347)  (844 347)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 347)  (845 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 347)  (846 347)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 347)  (848 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (849 347)  (849 347)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.input_2_5
 (34 11)  (850 347)  (850 347)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.input_2_5
 (35 11)  (851 347)  (851 347)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.input_2_5
 (36 11)  (852 347)  (852 347)  LC_5 Logic Functioning bit
 (38 11)  (854 347)  (854 347)  LC_5 Logic Functioning bit
 (39 11)  (855 347)  (855 347)  LC_5 Logic Functioning bit
 (40 11)  (856 347)  (856 347)  LC_5 Logic Functioning bit
 (42 11)  (858 347)  (858 347)  LC_5 Logic Functioning bit
 (13 12)  (829 348)  (829 348)  routing T_16_21.sp4_h_l_46 <X> T_16_21.sp4_v_b_11
 (26 12)  (842 348)  (842 348)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (845 348)  (845 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 348)  (849 348)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (38 12)  (854 348)  (854 348)  LC_6 Logic Functioning bit
 (39 12)  (855 348)  (855 348)  LC_6 Logic Functioning bit
 (40 12)  (856 348)  (856 348)  LC_6 Logic Functioning bit
 (41 12)  (857 348)  (857 348)  LC_6 Logic Functioning bit
 (42 12)  (858 348)  (858 348)  LC_6 Logic Functioning bit
 (43 12)  (859 348)  (859 348)  LC_6 Logic Functioning bit
 (48 12)  (864 348)  (864 348)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (866 348)  (866 348)  Cascade bit: LH_LC06_inmux02_5

 (12 13)  (828 349)  (828 349)  routing T_16_21.sp4_h_l_46 <X> T_16_21.sp4_v_b_11
 (22 13)  (838 349)  (838 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (843 349)  (843 349)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 349)  (845 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (38 13)  (854 349)  (854 349)  LC_6 Logic Functioning bit
 (41 13)  (857 349)  (857 349)  LC_6 Logic Functioning bit
 (43 13)  (859 349)  (859 349)  LC_6 Logic Functioning bit
 (14 14)  (830 350)  (830 350)  routing T_16_21.sp4_h_r_36 <X> T_16_21.lc_trk_g3_4
 (17 14)  (833 350)  (833 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (28 14)  (844 350)  (844 350)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 350)  (845 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 350)  (846 350)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 350)  (847 350)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 350)  (848 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 350)  (849 350)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 350)  (853 350)  LC_7 Logic Functioning bit
 (15 15)  (831 351)  (831 351)  routing T_16_21.sp4_h_r_36 <X> T_16_21.lc_trk_g3_4
 (16 15)  (832 351)  (832 351)  routing T_16_21.sp4_h_r_36 <X> T_16_21.lc_trk_g3_4
 (17 15)  (833 351)  (833 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (26 15)  (842 351)  (842 351)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 351)  (843 351)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 351)  (844 351)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 351)  (845 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 351)  (847 351)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 351)  (848 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (849 351)  (849 351)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.input_2_7
 (37 15)  (853 351)  (853 351)  LC_7 Logic Functioning bit
 (42 15)  (858 351)  (858 351)  LC_7 Logic Functioning bit


LogicTile_17_21

 (4 0)  (878 336)  (878 336)  routing T_17_21.sp4_h_l_43 <X> T_17_21.sp4_v_b_0
 (6 0)  (880 336)  (880 336)  routing T_17_21.sp4_h_l_43 <X> T_17_21.sp4_v_b_0
 (5 1)  (879 337)  (879 337)  routing T_17_21.sp4_h_l_43 <X> T_17_21.sp4_v_b_0
 (8 2)  (882 338)  (882 338)  routing T_17_21.sp4_v_t_36 <X> T_17_21.sp4_h_l_36
 (9 2)  (883 338)  (883 338)  routing T_17_21.sp4_v_t_36 <X> T_17_21.sp4_h_l_36
 (13 11)  (887 347)  (887 347)  routing T_17_21.sp4_v_b_3 <X> T_17_21.sp4_h_l_45


LogicTile_18_21

 (3 1)  (931 337)  (931 337)  routing T_18_21.sp12_h_l_23 <X> T_18_21.sp12_v_b_0
 (5 14)  (933 350)  (933 350)  routing T_18_21.sp4_v_b_9 <X> T_18_21.sp4_h_l_44


LogicTile_19_21

 (8 1)  (990 337)  (990 337)  routing T_19_21.sp4_h_r_1 <X> T_19_21.sp4_v_b_1
 (11 8)  (993 344)  (993 344)  routing T_19_21.sp4_h_r_3 <X> T_19_21.sp4_v_b_8


LogicTile_20_21

 (3 0)  (1039 336)  (1039 336)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (3 1)  (1039 337)  (1039 337)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (19 13)  (1055 349)  (1055 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (1055 351)  (1055 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_21

 (5 5)  (1095 341)  (1095 341)  routing T_21_21.sp4_h_r_3 <X> T_21_21.sp4_v_b_3
 (6 8)  (1096 344)  (1096 344)  routing T_21_21.sp4_h_r_1 <X> T_21_21.sp4_v_b_6


LogicTile_22_21

 (19 8)  (1163 344)  (1163 344)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 13)  (1163 349)  (1163 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (1163 351)  (1163 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_29_21

 (9 9)  (1519 345)  (1519 345)  routing T_29_21.sp4_v_t_46 <X> T_29_21.sp4_v_b_7
 (10 9)  (1520 345)  (1520 345)  routing T_29_21.sp4_v_t_46 <X> T_29_21.sp4_v_b_7


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 344)  (1742 344)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 322)  (0 322)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_3_20

 (10 9)  (136 329)  (136 329)  routing T_3_20.sp4_h_r_2 <X> T_3_20.sp4_v_b_7


LogicTile_4_20

 (19 14)  (199 334)  (199 334)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_6_20

 (2 8)  (290 328)  (290 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_7_20

 (31 10)  (373 330)  (373 330)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 330)  (374 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 330)  (375 330)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (40 10)  (382 330)  (382 330)  LC_5 Logic Functioning bit
 (41 10)  (383 330)  (383 330)  LC_5 Logic Functioning bit
 (42 10)  (384 330)  (384 330)  LC_5 Logic Functioning bit
 (43 10)  (385 330)  (385 330)  LC_5 Logic Functioning bit
 (51 10)  (393 330)  (393 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (364 331)  (364 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (365 331)  (365 331)  routing T_7_20.sp4_v_b_46 <X> T_7_20.lc_trk_g2_6
 (24 11)  (366 331)  (366 331)  routing T_7_20.sp4_v_b_46 <X> T_7_20.lc_trk_g2_6
 (31 11)  (373 331)  (373 331)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (40 11)  (382 331)  (382 331)  LC_5 Logic Functioning bit
 (41 11)  (383 331)  (383 331)  LC_5 Logic Functioning bit
 (42 11)  (384 331)  (384 331)  LC_5 Logic Functioning bit
 (43 11)  (385 331)  (385 331)  LC_5 Logic Functioning bit


RAM_Tile_8_20

 (3 5)  (399 325)  (399 325)  routing T_8_20.sp12_h_l_23 <X> T_8_20.sp12_h_r_0


LogicTile_9_20

 (11 5)  (449 325)  (449 325)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_h_r_5
 (13 5)  (451 325)  (451 325)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_h_r_5


LogicTile_12_20

 (3 0)  (603 320)  (603 320)  routing T_12_20.sp12_h_r_0 <X> T_12_20.sp12_v_b_0
 (14 0)  (614 320)  (614 320)  routing T_12_20.wire_logic_cluster/lc_0/out <X> T_12_20.lc_trk_g0_0
 (28 0)  (628 320)  (628 320)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 320)  (629 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 320)  (631 320)  routing T_12_20.lc_trk_g0_5 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 320)  (632 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (636 320)  (636 320)  LC_0 Logic Functioning bit
 (37 0)  (637 320)  (637 320)  LC_0 Logic Functioning bit
 (38 0)  (638 320)  (638 320)  LC_0 Logic Functioning bit
 (41 0)  (641 320)  (641 320)  LC_0 Logic Functioning bit
 (42 0)  (642 320)  (642 320)  LC_0 Logic Functioning bit
 (43 0)  (643 320)  (643 320)  LC_0 Logic Functioning bit
 (45 0)  (645 320)  (645 320)  LC_0 Logic Functioning bit
 (52 0)  (652 320)  (652 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (3 1)  (603 321)  (603 321)  routing T_12_20.sp12_h_r_0 <X> T_12_20.sp12_v_b_0
 (17 1)  (617 321)  (617 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (629 321)  (629 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 321)  (630 321)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 321)  (632 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (633 321)  (633 321)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.input_2_0
 (34 1)  (634 321)  (634 321)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.input_2_0
 (35 1)  (635 321)  (635 321)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.input_2_0
 (36 1)  (636 321)  (636 321)  LC_0 Logic Functioning bit
 (37 1)  (637 321)  (637 321)  LC_0 Logic Functioning bit
 (40 1)  (640 321)  (640 321)  LC_0 Logic Functioning bit
 (42 1)  (642 321)  (642 321)  LC_0 Logic Functioning bit
 (43 1)  (643 321)  (643 321)  LC_0 Logic Functioning bit
 (44 1)  (644 321)  (644 321)  LC_0 Logic Functioning bit
 (0 2)  (600 322)  (600 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (1 2)  (601 322)  (601 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (615 322)  (615 322)  routing T_12_20.sp12_h_r_5 <X> T_12_20.lc_trk_g0_5
 (17 2)  (617 322)  (617 322)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (618 322)  (618 322)  routing T_12_20.sp12_h_r_5 <X> T_12_20.lc_trk_g0_5
 (18 3)  (618 323)  (618 323)  routing T_12_20.sp12_h_r_5 <X> T_12_20.lc_trk_g0_5
 (21 8)  (621 328)  (621 328)  routing T_12_20.sp4_h_r_43 <X> T_12_20.lc_trk_g2_3
 (22 8)  (622 328)  (622 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (623 328)  (623 328)  routing T_12_20.sp4_h_r_43 <X> T_12_20.lc_trk_g2_3
 (24 8)  (624 328)  (624 328)  routing T_12_20.sp4_h_r_43 <X> T_12_20.lc_trk_g2_3
 (21 9)  (621 329)  (621 329)  routing T_12_20.sp4_h_r_43 <X> T_12_20.lc_trk_g2_3
 (21 12)  (621 332)  (621 332)  routing T_12_20.rgt_op_3 <X> T_12_20.lc_trk_g3_3
 (22 12)  (622 332)  (622 332)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (624 332)  (624 332)  routing T_12_20.rgt_op_3 <X> T_12_20.lc_trk_g3_3
 (0 14)  (600 334)  (600 334)  routing T_12_20.glb_netwk_4 <X> T_12_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 334)  (601 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_20

 (8 0)  (662 320)  (662 320)  routing T_13_20.sp4_h_l_40 <X> T_13_20.sp4_h_r_1
 (10 0)  (664 320)  (664 320)  routing T_13_20.sp4_h_l_40 <X> T_13_20.sp4_h_r_1
 (25 0)  (679 320)  (679 320)  routing T_13_20.wire_logic_cluster/lc_2/out <X> T_13_20.lc_trk_g0_2
 (22 1)  (676 321)  (676 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 322)  (684 322)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (691 322)  (691 322)  LC_1 Logic Functioning bit
 (39 2)  (693 322)  (693 322)  LC_1 Logic Functioning bit
 (22 3)  (676 323)  (676 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (678 323)  (678 323)  routing T_13_20.bot_op_6 <X> T_13_20.lc_trk_g0_6
 (30 3)  (684 323)  (684 323)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 323)  (685 323)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 323)  (691 323)  LC_1 Logic Functioning bit
 (39 3)  (693 323)  (693 323)  LC_1 Logic Functioning bit
 (26 4)  (680 324)  (680 324)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 324)  (681 324)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 324)  (682 324)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 324)  (684 324)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 324)  (687 324)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 324)  (688 324)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (43 4)  (697 324)  (697 324)  LC_2 Logic Functioning bit
 (45 4)  (699 324)  (699 324)  LC_2 Logic Functioning bit
 (50 4)  (704 324)  (704 324)  Cascade bit: LH_LC02_inmux02_5

 (28 5)  (682 325)  (682 325)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 325)  (683 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (40 5)  (694 325)  (694 325)  LC_2 Logic Functioning bit
 (42 5)  (696 325)  (696 325)  LC_2 Logic Functioning bit
 (28 6)  (682 326)  (682 326)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 326)  (684 326)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 326)  (687 326)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 326)  (690 326)  LC_3 Logic Functioning bit
 (38 6)  (692 326)  (692 326)  LC_3 Logic Functioning bit
 (45 6)  (699 326)  (699 326)  LC_3 Logic Functioning bit
 (53 6)  (707 326)  (707 326)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (36 7)  (690 327)  (690 327)  LC_3 Logic Functioning bit
 (38 7)  (692 327)  (692 327)  LC_3 Logic Functioning bit
 (14 8)  (668 328)  (668 328)  routing T_13_20.rgt_op_0 <X> T_13_20.lc_trk_g2_0
 (15 9)  (669 329)  (669 329)  routing T_13_20.rgt_op_0 <X> T_13_20.lc_trk_g2_0
 (17 9)  (671 329)  (671 329)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (3 10)  (657 330)  (657 330)  routing T_13_20.sp12_h_r_1 <X> T_13_20.sp12_h_l_22
 (5 10)  (659 330)  (659 330)  routing T_13_20.sp4_h_r_3 <X> T_13_20.sp4_h_l_43
 (3 11)  (657 331)  (657 331)  routing T_13_20.sp12_h_r_1 <X> T_13_20.sp12_h_l_22
 (4 11)  (658 331)  (658 331)  routing T_13_20.sp4_h_r_3 <X> T_13_20.sp4_h_l_43
 (17 11)  (671 331)  (671 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (14 13)  (668 333)  (668 333)  routing T_13_20.sp4_r_v_b_40 <X> T_13_20.lc_trk_g3_0
 (17 13)  (671 333)  (671 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (14 15)  (668 335)  (668 335)  routing T_13_20.sp4_r_v_b_44 <X> T_13_20.lc_trk_g3_4
 (17 15)  (671 335)  (671 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_14_20

 (17 0)  (725 320)  (725 320)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (726 320)  (726 320)  routing T_14_20.bnr_op_1 <X> T_14_20.lc_trk_g0_1
 (26 0)  (734 320)  (734 320)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 320)  (735 320)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 320)  (741 320)  routing T_14_20.lc_trk_g2_1 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (45 0)  (753 320)  (753 320)  LC_0 Logic Functioning bit
 (14 1)  (722 321)  (722 321)  routing T_14_20.top_op_0 <X> T_14_20.lc_trk_g0_0
 (15 1)  (723 321)  (723 321)  routing T_14_20.top_op_0 <X> T_14_20.lc_trk_g0_0
 (17 1)  (725 321)  (725 321)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (726 321)  (726 321)  routing T_14_20.bnr_op_1 <X> T_14_20.lc_trk_g0_1
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (731 321)  (731 321)  routing T_14_20.sp4_h_r_2 <X> T_14_20.lc_trk_g0_2
 (24 1)  (732 321)  (732 321)  routing T_14_20.sp4_h_r_2 <X> T_14_20.lc_trk_g0_2
 (25 1)  (733 321)  (733 321)  routing T_14_20.sp4_h_r_2 <X> T_14_20.lc_trk_g0_2
 (26 1)  (734 321)  (734 321)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 321)  (737 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (744 321)  (744 321)  LC_0 Logic Functioning bit
 (38 1)  (746 321)  (746 321)  LC_0 Logic Functioning bit
 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 322)  (722 322)  routing T_14_20.sp4_v_t_1 <X> T_14_20.lc_trk_g0_4
 (15 2)  (723 322)  (723 322)  routing T_14_20.top_op_5 <X> T_14_20.lc_trk_g0_5
 (17 2)  (725 322)  (725 322)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (730 322)  (730 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (731 322)  (731 322)  routing T_14_20.sp4_v_b_23 <X> T_14_20.lc_trk_g0_7
 (24 2)  (732 322)  (732 322)  routing T_14_20.sp4_v_b_23 <X> T_14_20.lc_trk_g0_7
 (25 2)  (733 322)  (733 322)  routing T_14_20.sp4_h_r_14 <X> T_14_20.lc_trk_g0_6
 (26 2)  (734 322)  (734 322)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (31 2)  (739 322)  (739 322)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 322)  (744 322)  LC_1 Logic Functioning bit
 (38 2)  (746 322)  (746 322)  LC_1 Logic Functioning bit
 (45 2)  (753 322)  (753 322)  LC_1 Logic Functioning bit
 (46 2)  (754 322)  (754 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (722 323)  (722 323)  routing T_14_20.sp4_v_t_1 <X> T_14_20.lc_trk_g0_4
 (16 3)  (724 323)  (724 323)  routing T_14_20.sp4_v_t_1 <X> T_14_20.lc_trk_g0_4
 (17 3)  (725 323)  (725 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (726 323)  (726 323)  routing T_14_20.top_op_5 <X> T_14_20.lc_trk_g0_5
 (22 3)  (730 323)  (730 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (731 323)  (731 323)  routing T_14_20.sp4_h_r_14 <X> T_14_20.lc_trk_g0_6
 (24 3)  (732 323)  (732 323)  routing T_14_20.sp4_h_r_14 <X> T_14_20.lc_trk_g0_6
 (26 3)  (734 323)  (734 323)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (745 323)  (745 323)  LC_1 Logic Functioning bit
 (39 3)  (747 323)  (747 323)  LC_1 Logic Functioning bit
 (15 4)  (723 324)  (723 324)  routing T_14_20.top_op_1 <X> T_14_20.lc_trk_g1_1
 (17 4)  (725 324)  (725 324)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (730 324)  (730 324)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 324)  (732 324)  routing T_14_20.top_op_3 <X> T_14_20.lc_trk_g1_3
 (26 4)  (734 324)  (734 324)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 324)  (735 324)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 324)  (738 324)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 324)  (739 324)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (40 4)  (748 324)  (748 324)  LC_2 Logic Functioning bit
 (42 4)  (750 324)  (750 324)  LC_2 Logic Functioning bit
 (15 5)  (723 325)  (723 325)  routing T_14_20.sp4_v_t_5 <X> T_14_20.lc_trk_g1_0
 (16 5)  (724 325)  (724 325)  routing T_14_20.sp4_v_t_5 <X> T_14_20.lc_trk_g1_0
 (17 5)  (725 325)  (725 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (726 325)  (726 325)  routing T_14_20.top_op_1 <X> T_14_20.lc_trk_g1_1
 (21 5)  (729 325)  (729 325)  routing T_14_20.top_op_3 <X> T_14_20.lc_trk_g1_3
 (22 5)  (730 325)  (730 325)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 325)  (732 325)  routing T_14_20.top_op_2 <X> T_14_20.lc_trk_g1_2
 (25 5)  (733 325)  (733 325)  routing T_14_20.top_op_2 <X> T_14_20.lc_trk_g1_2
 (26 5)  (734 325)  (734 325)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 325)  (735 325)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 325)  (738 325)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (17 6)  (725 326)  (725 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 326)  (726 326)  routing T_14_20.wire_logic_cluster/lc_5/out <X> T_14_20.lc_trk_g1_5
 (22 6)  (730 326)  (730 326)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 326)  (732 326)  routing T_14_20.top_op_7 <X> T_14_20.lc_trk_g1_7
 (27 6)  (735 326)  (735 326)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 326)  (739 326)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 326)  (742 326)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (38 6)  (746 326)  (746 326)  LC_3 Logic Functioning bit
 (41 6)  (749 326)  (749 326)  LC_3 Logic Functioning bit
 (43 6)  (751 326)  (751 326)  LC_3 Logic Functioning bit
 (45 6)  (753 326)  (753 326)  LC_3 Logic Functioning bit
 (50 6)  (758 326)  (758 326)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (722 327)  (722 327)  routing T_14_20.top_op_4 <X> T_14_20.lc_trk_g1_4
 (15 7)  (723 327)  (723 327)  routing T_14_20.top_op_4 <X> T_14_20.lc_trk_g1_4
 (17 7)  (725 327)  (725 327)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (729 327)  (729 327)  routing T_14_20.top_op_7 <X> T_14_20.lc_trk_g1_7
 (22 7)  (730 327)  (730 327)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 327)  (732 327)  routing T_14_20.top_op_6 <X> T_14_20.lc_trk_g1_6
 (25 7)  (733 327)  (733 327)  routing T_14_20.top_op_6 <X> T_14_20.lc_trk_g1_6
 (27 7)  (735 327)  (735 327)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 327)  (738 327)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (39 7)  (747 327)  (747 327)  LC_3 Logic Functioning bit
 (40 7)  (748 327)  (748 327)  LC_3 Logic Functioning bit
 (48 7)  (756 327)  (756 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (759 327)  (759 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (723 328)  (723 328)  routing T_14_20.rgt_op_1 <X> T_14_20.lc_trk_g2_1
 (17 8)  (725 328)  (725 328)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (726 328)  (726 328)  routing T_14_20.rgt_op_1 <X> T_14_20.lc_trk_g2_1
 (22 8)  (730 328)  (730 328)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (732 328)  (732 328)  routing T_14_20.tnl_op_3 <X> T_14_20.lc_trk_g2_3
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 328)  (741 328)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 328)  (742 328)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (40 8)  (748 328)  (748 328)  LC_4 Logic Functioning bit
 (42 8)  (750 328)  (750 328)  LC_4 Logic Functioning bit
 (47 8)  (755 328)  (755 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (12 9)  (720 329)  (720 329)  routing T_14_20.sp4_h_r_8 <X> T_14_20.sp4_v_b_8
 (21 9)  (729 329)  (729 329)  routing T_14_20.tnl_op_3 <X> T_14_20.lc_trk_g2_3
 (30 9)  (738 329)  (738 329)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (40 9)  (748 329)  (748 329)  LC_4 Logic Functioning bit
 (42 9)  (750 329)  (750 329)  LC_4 Logic Functioning bit
 (21 10)  (729 330)  (729 330)  routing T_14_20.wire_logic_cluster/lc_7/out <X> T_14_20.lc_trk_g2_7
 (22 10)  (730 330)  (730 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 330)  (742 330)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 330)  (743 330)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.input_2_5
 (37 10)  (745 330)  (745 330)  LC_5 Logic Functioning bit
 (38 10)  (746 330)  (746 330)  LC_5 Logic Functioning bit
 (39 10)  (747 330)  (747 330)  LC_5 Logic Functioning bit
 (40 10)  (748 330)  (748 330)  LC_5 Logic Functioning bit
 (41 10)  (749 330)  (749 330)  LC_5 Logic Functioning bit
 (42 10)  (750 330)  (750 330)  LC_5 Logic Functioning bit
 (26 11)  (734 331)  (734 331)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 331)  (735 331)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 331)  (737 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 331)  (740 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (742 331)  (742 331)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.input_2_5
 (38 11)  (746 331)  (746 331)  LC_5 Logic Functioning bit
 (39 11)  (747 331)  (747 331)  LC_5 Logic Functioning bit
 (40 11)  (748 331)  (748 331)  LC_5 Logic Functioning bit
 (41 11)  (749 331)  (749 331)  LC_5 Logic Functioning bit
 (43 11)  (751 331)  (751 331)  LC_5 Logic Functioning bit
 (14 12)  (722 332)  (722 332)  routing T_14_20.wire_logic_cluster/lc_0/out <X> T_14_20.lc_trk_g3_0
 (28 12)  (736 332)  (736 332)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 332)  (738 332)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 332)  (741 332)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 332)  (745 332)  LC_6 Logic Functioning bit
 (39 12)  (747 332)  (747 332)  LC_6 Logic Functioning bit
 (17 13)  (725 333)  (725 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (734 333)  (734 333)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 333)  (738 333)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 333)  (739 333)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 333)  (745 333)  LC_6 Logic Functioning bit
 (39 13)  (747 333)  (747 333)  LC_6 Logic Functioning bit
 (40 13)  (748 333)  (748 333)  LC_6 Logic Functioning bit
 (42 13)  (750 333)  (750 333)  LC_6 Logic Functioning bit
 (22 14)  (730 334)  (730 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (735 334)  (735 334)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 334)  (736 334)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 334)  (737 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 334)  (738 334)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 334)  (739 334)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (45 14)  (753 334)  (753 334)  LC_7 Logic Functioning bit
 (50 14)  (758 334)  (758 334)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (759 334)  (759 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (21 15)  (729 335)  (729 335)  routing T_14_20.sp4_r_v_b_47 <X> T_14_20.lc_trk_g3_7
 (29 15)  (737 335)  (737 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 335)  (738 335)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (39 15)  (747 335)  (747 335)  LC_7 Logic Functioning bit


LogicTile_15_20

 (3 0)  (765 320)  (765 320)  routing T_15_20.sp12_h_r_0 <X> T_15_20.sp12_v_b_0
 (22 0)  (784 320)  (784 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (27 0)  (789 320)  (789 320)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 320)  (790 320)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 320)  (795 320)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 320)  (797 320)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.input_2_0
 (40 0)  (802 320)  (802 320)  LC_0 Logic Functioning bit
 (42 0)  (804 320)  (804 320)  LC_0 Logic Functioning bit
 (3 1)  (765 321)  (765 321)  routing T_15_20.sp12_h_r_0 <X> T_15_20.sp12_v_b_0
 (21 1)  (783 321)  (783 321)  routing T_15_20.sp4_r_v_b_32 <X> T_15_20.lc_trk_g0_3
 (28 1)  (790 321)  (790 321)  routing T_15_20.lc_trk_g2_0 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 321)  (791 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 321)  (792 321)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 321)  (794 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (795 321)  (795 321)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.input_2_0
 (40 1)  (802 321)  (802 321)  LC_0 Logic Functioning bit
 (41 1)  (803 321)  (803 321)  LC_0 Logic Functioning bit
 (43 1)  (805 321)  (805 321)  LC_0 Logic Functioning bit
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (789 322)  (789 322)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 322)  (790 322)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 322)  (792 322)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 322)  (795 322)  routing T_15_20.lc_trk_g2_0 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (38 2)  (800 322)  (800 322)  LC_1 Logic Functioning bit
 (41 2)  (803 322)  (803 322)  LC_1 Logic Functioning bit
 (45 2)  (807 322)  (807 322)  LC_1 Logic Functioning bit
 (47 2)  (809 322)  (809 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (812 322)  (812 322)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (788 323)  (788 323)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 323)  (790 323)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (38 3)  (800 323)  (800 323)  LC_1 Logic Functioning bit
 (15 4)  (777 324)  (777 324)  routing T_15_20.top_op_1 <X> T_15_20.lc_trk_g1_1
 (17 4)  (779 324)  (779 324)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (789 324)  (789 324)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 324)  (790 324)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 324)  (793 324)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 324)  (795 324)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 324)  (796 324)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (802 324)  (802 324)  LC_2 Logic Functioning bit
 (42 4)  (804 324)  (804 324)  LC_2 Logic Functioning bit
 (18 5)  (780 325)  (780 325)  routing T_15_20.top_op_1 <X> T_15_20.lc_trk_g1_1
 (22 5)  (784 325)  (784 325)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (786 325)  (786 325)  routing T_15_20.top_op_2 <X> T_15_20.lc_trk_g1_2
 (25 5)  (787 325)  (787 325)  routing T_15_20.top_op_2 <X> T_15_20.lc_trk_g1_2
 (30 5)  (792 325)  (792 325)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (40 5)  (802 325)  (802 325)  LC_2 Logic Functioning bit
 (42 5)  (804 325)  (804 325)  LC_2 Logic Functioning bit
 (48 5)  (810 325)  (810 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (813 325)  (813 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (16 6)  (778 326)  (778 326)  routing T_15_20.sp4_v_b_5 <X> T_15_20.lc_trk_g1_5
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (780 326)  (780 326)  routing T_15_20.sp4_v_b_5 <X> T_15_20.lc_trk_g1_5
 (14 8)  (776 328)  (776 328)  routing T_15_20.rgt_op_0 <X> T_15_20.lc_trk_g2_0
 (17 8)  (779 328)  (779 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 328)  (780 328)  routing T_15_20.wire_logic_cluster/lc_1/out <X> T_15_20.lc_trk_g2_1
 (22 8)  (784 328)  (784 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (785 328)  (785 328)  routing T_15_20.sp4_h_r_27 <X> T_15_20.lc_trk_g2_3
 (24 8)  (786 328)  (786 328)  routing T_15_20.sp4_h_r_27 <X> T_15_20.lc_trk_g2_3
 (26 8)  (788 328)  (788 328)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 328)  (789 328)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (39 8)  (801 328)  (801 328)  LC_4 Logic Functioning bit
 (40 8)  (802 328)  (802 328)  LC_4 Logic Functioning bit
 (47 8)  (809 328)  (809 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (15 9)  (777 329)  (777 329)  routing T_15_20.rgt_op_0 <X> T_15_20.lc_trk_g2_0
 (17 9)  (779 329)  (779 329)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (783 329)  (783 329)  routing T_15_20.sp4_h_r_27 <X> T_15_20.lc_trk_g2_3
 (27 9)  (789 329)  (789 329)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 329)  (792 329)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 329)  (793 329)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 329)  (794 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (796 329)  (796 329)  routing T_15_20.lc_trk_g1_1 <X> T_15_20.input_2_4
 (39 9)  (801 329)  (801 329)  LC_4 Logic Functioning bit
 (14 10)  (776 330)  (776 330)  routing T_15_20.sp12_v_t_3 <X> T_15_20.lc_trk_g2_4
 (16 10)  (778 330)  (778 330)  routing T_15_20.sp12_v_t_10 <X> T_15_20.lc_trk_g2_5
 (17 10)  (779 330)  (779 330)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (26 10)  (788 330)  (788 330)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 330)  (789 330)  routing T_15_20.lc_trk_g1_1 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 330)  (793 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 330)  (795 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 330)  (796 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (40 10)  (802 330)  (802 330)  LC_5 Logic Functioning bit
 (42 10)  (804 330)  (804 330)  LC_5 Logic Functioning bit
 (52 10)  (814 330)  (814 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (776 331)  (776 331)  routing T_15_20.sp12_v_t_3 <X> T_15_20.lc_trk_g2_4
 (15 11)  (777 331)  (777 331)  routing T_15_20.sp12_v_t_3 <X> T_15_20.lc_trk_g2_4
 (17 11)  (779 331)  (779 331)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (28 11)  (790 331)  (790 331)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 331)  (791 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 331)  (793 331)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 331)  (794 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (797 331)  (797 331)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.input_2_5
 (42 11)  (804 331)  (804 331)  LC_5 Logic Functioning bit
 (25 12)  (787 332)  (787 332)  routing T_15_20.rgt_op_2 <X> T_15_20.lc_trk_g3_2
 (22 13)  (784 333)  (784 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (786 333)  (786 333)  routing T_15_20.rgt_op_2 <X> T_15_20.lc_trk_g3_2
 (14 14)  (776 334)  (776 334)  routing T_15_20.sp12_v_t_3 <X> T_15_20.lc_trk_g3_4
 (17 14)  (779 334)  (779 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (784 334)  (784 334)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (786 334)  (786 334)  routing T_15_20.tnr_op_7 <X> T_15_20.lc_trk_g3_7
 (14 15)  (776 335)  (776 335)  routing T_15_20.sp12_v_t_3 <X> T_15_20.lc_trk_g3_4
 (15 15)  (777 335)  (777 335)  routing T_15_20.sp12_v_t_3 <X> T_15_20.lc_trk_g3_4
 (17 15)  (779 335)  (779 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_16_20

 (15 0)  (831 320)  (831 320)  routing T_16_20.lft_op_1 <X> T_16_20.lc_trk_g0_1
 (17 0)  (833 320)  (833 320)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 320)  (834 320)  routing T_16_20.lft_op_1 <X> T_16_20.lc_trk_g0_1
 (22 0)  (838 320)  (838 320)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (840 320)  (840 320)  routing T_16_20.bot_op_3 <X> T_16_20.lc_trk_g0_3
 (25 0)  (841 320)  (841 320)  routing T_16_20.wire_logic_cluster/lc_2/out <X> T_16_20.lc_trk_g0_2
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 320)  (850 320)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 320)  (851 320)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.input_2_0
 (37 0)  (853 320)  (853 320)  LC_0 Logic Functioning bit
 (45 0)  (861 320)  (861 320)  LC_0 Logic Functioning bit
 (47 0)  (863 320)  (863 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (838 321)  (838 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (842 321)  (842 321)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 321)  (844 321)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 321)  (847 321)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 321)  (848 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (853 321)  (853 321)  LC_0 Logic Functioning bit
 (39 1)  (855 321)  (855 321)  LC_0 Logic Functioning bit
 (40 1)  (856 321)  (856 321)  LC_0 Logic Functioning bit
 (42 1)  (858 321)  (858 321)  LC_0 Logic Functioning bit
 (44 1)  (860 321)  (860 321)  LC_0 Logic Functioning bit
 (47 1)  (863 321)  (863 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 322)  (830 322)  routing T_16_20.sp12_h_l_3 <X> T_16_20.lc_trk_g0_4
 (17 2)  (833 322)  (833 322)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (834 322)  (834 322)  routing T_16_20.bnr_op_5 <X> T_16_20.lc_trk_g0_5
 (9 3)  (825 323)  (825 323)  routing T_16_20.sp4_v_b_1 <X> T_16_20.sp4_v_t_36
 (14 3)  (830 323)  (830 323)  routing T_16_20.sp12_h_l_3 <X> T_16_20.lc_trk_g0_4
 (15 3)  (831 323)  (831 323)  routing T_16_20.sp12_h_l_3 <X> T_16_20.lc_trk_g0_4
 (17 3)  (833 323)  (833 323)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (18 3)  (834 323)  (834 323)  routing T_16_20.bnr_op_5 <X> T_16_20.lc_trk_g0_5
 (25 4)  (841 324)  (841 324)  routing T_16_20.lft_op_2 <X> T_16_20.lc_trk_g1_2
 (29 4)  (845 324)  (845 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 324)  (847 324)  routing T_16_20.lc_trk_g0_5 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 324)  (852 324)  LC_2 Logic Functioning bit
 (37 4)  (853 324)  (853 324)  LC_2 Logic Functioning bit
 (43 4)  (859 324)  (859 324)  LC_2 Logic Functioning bit
 (45 4)  (861 324)  (861 324)  LC_2 Logic Functioning bit
 (22 5)  (838 325)  (838 325)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 325)  (840 325)  routing T_16_20.lft_op_2 <X> T_16_20.lc_trk_g1_2
 (27 5)  (843 325)  (843 325)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 325)  (844 325)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 325)  (845 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 325)  (846 325)  routing T_16_20.lc_trk_g0_3 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 325)  (848 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (851 325)  (851 325)  routing T_16_20.lc_trk_g0_2 <X> T_16_20.input_2_2
 (36 5)  (852 325)  (852 325)  LC_2 Logic Functioning bit
 (37 5)  (853 325)  (853 325)  LC_2 Logic Functioning bit
 (41 5)  (857 325)  (857 325)  LC_2 Logic Functioning bit
 (42 5)  (858 325)  (858 325)  LC_2 Logic Functioning bit
 (43 5)  (859 325)  (859 325)  LC_2 Logic Functioning bit
 (21 6)  (837 326)  (837 326)  routing T_16_20.wire_logic_cluster/lc_7/out <X> T_16_20.lc_trk_g1_7
 (22 6)  (838 326)  (838 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (19 8)  (835 328)  (835 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (25 8)  (841 328)  (841 328)  routing T_16_20.sp4_h_r_42 <X> T_16_20.lc_trk_g2_2
 (22 9)  (838 329)  (838 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (839 329)  (839 329)  routing T_16_20.sp4_h_r_42 <X> T_16_20.lc_trk_g2_2
 (24 9)  (840 329)  (840 329)  routing T_16_20.sp4_h_r_42 <X> T_16_20.lc_trk_g2_2
 (25 9)  (841 329)  (841 329)  routing T_16_20.sp4_h_r_42 <X> T_16_20.lc_trk_g2_2
 (31 10)  (847 330)  (847 330)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 330)  (850 330)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 330)  (852 330)  LC_5 Logic Functioning bit
 (37 10)  (853 330)  (853 330)  LC_5 Logic Functioning bit
 (38 10)  (854 330)  (854 330)  LC_5 Logic Functioning bit
 (39 10)  (855 330)  (855 330)  LC_5 Logic Functioning bit
 (45 10)  (861 330)  (861 330)  LC_5 Logic Functioning bit
 (46 10)  (862 330)  (862 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (867 330)  (867 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (31 11)  (847 331)  (847 331)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 331)  (852 331)  LC_5 Logic Functioning bit
 (37 11)  (853 331)  (853 331)  LC_5 Logic Functioning bit
 (38 11)  (854 331)  (854 331)  LC_5 Logic Functioning bit
 (39 11)  (855 331)  (855 331)  LC_5 Logic Functioning bit
 (44 11)  (860 331)  (860 331)  LC_5 Logic Functioning bit
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (834 332)  (834 332)  routing T_16_20.bnl_op_1 <X> T_16_20.lc_trk_g3_1
 (22 12)  (838 332)  (838 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (839 332)  (839 332)  routing T_16_20.sp12_v_b_11 <X> T_16_20.lc_trk_g3_3
 (18 13)  (834 333)  (834 333)  routing T_16_20.bnl_op_1 <X> T_16_20.lc_trk_g3_1
 (0 14)  (816 334)  (816 334)  routing T_16_20.glb_netwk_4 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 334)  (817 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 334)  (849 334)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 334)  (850 334)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 334)  (852 334)  LC_7 Logic Functioning bit
 (37 14)  (853 334)  (853 334)  LC_7 Logic Functioning bit
 (38 14)  (854 334)  (854 334)  LC_7 Logic Functioning bit
 (39 14)  (855 334)  (855 334)  LC_7 Logic Functioning bit
 (45 14)  (861 334)  (861 334)  LC_7 Logic Functioning bit
 (31 15)  (847 335)  (847 335)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 335)  (852 335)  LC_7 Logic Functioning bit
 (37 15)  (853 335)  (853 335)  LC_7 Logic Functioning bit
 (38 15)  (854 335)  (854 335)  LC_7 Logic Functioning bit
 (39 15)  (855 335)  (855 335)  LC_7 Logic Functioning bit
 (44 15)  (860 335)  (860 335)  LC_7 Logic Functioning bit


LogicTile_17_20

 (10 5)  (884 325)  (884 325)  routing T_17_20.sp4_h_r_11 <X> T_17_20.sp4_v_b_4
 (4 7)  (878 327)  (878 327)  routing T_17_20.sp4_v_b_10 <X> T_17_20.sp4_h_l_38
 (8 9)  (882 329)  (882 329)  routing T_17_20.sp4_h_l_36 <X> T_17_20.sp4_v_b_7
 (9 9)  (883 329)  (883 329)  routing T_17_20.sp4_h_l_36 <X> T_17_20.sp4_v_b_7
 (10 9)  (884 329)  (884 329)  routing T_17_20.sp4_h_l_36 <X> T_17_20.sp4_v_b_7
 (8 12)  (882 332)  (882 332)  routing T_17_20.sp4_v_b_10 <X> T_17_20.sp4_h_r_10
 (9 12)  (883 332)  (883 332)  routing T_17_20.sp4_v_b_10 <X> T_17_20.sp4_h_r_10


LogicTile_18_20

 (3 0)  (931 320)  (931 320)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (31 2)  (959 322)  (959 322)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 322)  (960 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 322)  (962 322)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (40 2)  (968 322)  (968 322)  LC_1 Logic Functioning bit
 (41 2)  (969 322)  (969 322)  LC_1 Logic Functioning bit
 (42 2)  (970 322)  (970 322)  LC_1 Logic Functioning bit
 (43 2)  (971 322)  (971 322)  LC_1 Logic Functioning bit
 (47 2)  (975 322)  (975 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (31 3)  (959 323)  (959 323)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (40 3)  (968 323)  (968 323)  LC_1 Logic Functioning bit
 (41 3)  (969 323)  (969 323)  LC_1 Logic Functioning bit
 (42 3)  (970 323)  (970 323)  LC_1 Logic Functioning bit
 (43 3)  (971 323)  (971 323)  LC_1 Logic Functioning bit
 (21 6)  (949 326)  (949 326)  routing T_18_20.sp4_h_l_10 <X> T_18_20.lc_trk_g1_7
 (22 6)  (950 326)  (950 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (951 326)  (951 326)  routing T_18_20.sp4_h_l_10 <X> T_18_20.lc_trk_g1_7
 (24 6)  (952 326)  (952 326)  routing T_18_20.sp4_h_l_10 <X> T_18_20.lc_trk_g1_7
 (21 7)  (949 327)  (949 327)  routing T_18_20.sp4_h_l_10 <X> T_18_20.lc_trk_g1_7
 (2 12)  (930 332)  (930 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_21_20

 (8 1)  (1098 321)  (1098 321)  routing T_21_20.sp4_h_r_1 <X> T_21_20.sp4_v_b_1


LogicTile_22_20

 (19 6)  (1163 326)  (1163 326)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (19 13)  (1163 333)  (1163 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_20

 (3 15)  (1309 335)  (1309 335)  routing T_25_20.sp12_h_l_22 <X> T_25_20.sp12_v_t_22


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 328)  (1742 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_5_19

 (3 6)  (237 310)  (237 310)  routing T_5_19.sp12_h_r_0 <X> T_5_19.sp12_v_t_23
 (3 7)  (237 311)  (237 311)  routing T_5_19.sp12_h_r_0 <X> T_5_19.sp12_v_t_23


LogicTile_6_19

 (10 0)  (298 304)  (298 304)  routing T_6_19.sp4_v_t_45 <X> T_6_19.sp4_h_r_1


LogicTile_7_19

 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_b_0 <X> T_7_19.sp12_h_r_0
 (3 5)  (345 309)  (345 309)  routing T_7_19.sp12_v_b_0 <X> T_7_19.sp12_h_r_0
 (3 6)  (345 310)  (345 310)  routing T_7_19.sp12_v_b_0 <X> T_7_19.sp12_v_t_23
 (11 14)  (353 318)  (353 318)  routing T_7_19.sp4_h_r_5 <X> T_7_19.sp4_v_t_46
 (13 14)  (355 318)  (355 318)  routing T_7_19.sp4_h_r_5 <X> T_7_19.sp4_v_t_46
 (12 15)  (354 319)  (354 319)  routing T_7_19.sp4_h_r_5 <X> T_7_19.sp4_v_t_46


RAM_Tile_8_19

 (9 12)  (405 316)  (405 316)  routing T_8_19.sp4_v_t_47 <X> T_8_19.sp4_h_r_10


LogicTile_10_19

 (8 1)  (500 305)  (500 305)  routing T_10_19.sp4_h_l_36 <X> T_10_19.sp4_v_b_1
 (9 1)  (501 305)  (501 305)  routing T_10_19.sp4_h_l_36 <X> T_10_19.sp4_v_b_1


LogicTile_11_19

 (11 7)  (557 311)  (557 311)  routing T_11_19.sp4_h_r_5 <X> T_11_19.sp4_h_l_40


LogicTile_12_19

 (28 0)  (628 304)  (628 304)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 304)  (631 304)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 304)  (634 304)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 304)  (636 304)  LC_0 Logic Functioning bit
 (37 0)  (637 304)  (637 304)  LC_0 Logic Functioning bit
 (38 0)  (638 304)  (638 304)  LC_0 Logic Functioning bit
 (39 0)  (639 304)  (639 304)  LC_0 Logic Functioning bit
 (40 0)  (640 304)  (640 304)  LC_0 Logic Functioning bit
 (42 0)  (642 304)  (642 304)  LC_0 Logic Functioning bit
 (45 0)  (645 304)  (645 304)  LC_0 Logic Functioning bit
 (46 0)  (646 304)  (646 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (628 305)  (628 305)  routing T_12_19.lc_trk_g2_0 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 305)  (630 305)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (36 1)  (636 305)  (636 305)  LC_0 Logic Functioning bit
 (37 1)  (637 305)  (637 305)  LC_0 Logic Functioning bit
 (38 1)  (638 305)  (638 305)  LC_0 Logic Functioning bit
 (39 1)  (639 305)  (639 305)  LC_0 Logic Functioning bit
 (40 1)  (640 305)  (640 305)  LC_0 Logic Functioning bit
 (41 1)  (641 305)  (641 305)  LC_0 Logic Functioning bit
 (42 1)  (642 305)  (642 305)  LC_0 Logic Functioning bit
 (43 1)  (643 305)  (643 305)  LC_0 Logic Functioning bit
 (44 1)  (644 305)  (644 305)  LC_0 Logic Functioning bit
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (600 308)  (600 308)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_7/cen
 (1 4)  (601 308)  (601 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (600 309)  (600 309)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_7/cen
 (1 5)  (601 309)  (601 309)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_7/cen
 (8 5)  (608 309)  (608 309)  routing T_12_19.sp4_h_l_47 <X> T_12_19.sp4_v_b_4
 (9 5)  (609 309)  (609 309)  routing T_12_19.sp4_h_l_47 <X> T_12_19.sp4_v_b_4
 (10 5)  (610 309)  (610 309)  routing T_12_19.sp4_h_l_47 <X> T_12_19.sp4_v_b_4
 (14 6)  (614 310)  (614 310)  routing T_12_19.sp4_h_l_1 <X> T_12_19.lc_trk_g1_4
 (15 7)  (615 311)  (615 311)  routing T_12_19.sp4_h_l_1 <X> T_12_19.lc_trk_g1_4
 (16 7)  (616 311)  (616 311)  routing T_12_19.sp4_h_l_1 <X> T_12_19.lc_trk_g1_4
 (17 7)  (617 311)  (617 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (14 8)  (614 312)  (614 312)  routing T_12_19.sp4_v_t_21 <X> T_12_19.lc_trk_g2_0
 (21 8)  (621 312)  (621 312)  routing T_12_19.sp12_v_t_0 <X> T_12_19.lc_trk_g2_3
 (22 8)  (622 312)  (622 312)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (624 312)  (624 312)  routing T_12_19.sp12_v_t_0 <X> T_12_19.lc_trk_g2_3
 (14 9)  (614 313)  (614 313)  routing T_12_19.sp4_v_t_21 <X> T_12_19.lc_trk_g2_0
 (16 9)  (616 313)  (616 313)  routing T_12_19.sp4_v_t_21 <X> T_12_19.lc_trk_g2_0
 (17 9)  (617 313)  (617 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (621 313)  (621 313)  routing T_12_19.sp12_v_t_0 <X> T_12_19.lc_trk_g2_3
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (600 318)  (600 318)  routing T_12_19.glb_netwk_4 <X> T_12_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 318)  (601 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_19

 (25 0)  (679 304)  (679 304)  routing T_13_19.sp12_h_r_2 <X> T_13_19.lc_trk_g0_2
 (26 0)  (680 304)  (680 304)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 304)  (681 304)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 304)  (684 304)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 304)  (688 304)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (694 304)  (694 304)  LC_0 Logic Functioning bit
 (45 0)  (699 304)  (699 304)  LC_0 Logic Functioning bit
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (678 305)  (678 305)  routing T_13_19.sp12_h_r_2 <X> T_13_19.lc_trk_g0_2
 (25 1)  (679 305)  (679 305)  routing T_13_19.sp12_h_r_2 <X> T_13_19.lc_trk_g0_2
 (27 1)  (681 305)  (681 305)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 305)  (682 305)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 305)  (684 305)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 305)  (689 305)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.input_2_0
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (40 1)  (694 305)  (694 305)  LC_0 Logic Functioning bit
 (42 1)  (696 305)  (696 305)  LC_0 Logic Functioning bit
 (44 1)  (698 305)  (698 305)  LC_0 Logic Functioning bit
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 306)  (668 306)  routing T_13_19.sp4_h_l_1 <X> T_13_19.lc_trk_g0_4
 (15 3)  (669 307)  (669 307)  routing T_13_19.sp4_h_l_1 <X> T_13_19.lc_trk_g0_4
 (16 3)  (670 307)  (670 307)  routing T_13_19.sp4_h_l_1 <X> T_13_19.lc_trk_g0_4
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (14 5)  (668 309)  (668 309)  routing T_13_19.sp4_h_r_0 <X> T_13_19.lc_trk_g1_0
 (15 5)  (669 309)  (669 309)  routing T_13_19.sp4_h_r_0 <X> T_13_19.lc_trk_g1_0
 (16 5)  (670 309)  (670 309)  routing T_13_19.sp4_h_r_0 <X> T_13_19.lc_trk_g1_0
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (14 6)  (668 310)  (668 310)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g1_4
 (25 6)  (679 310)  (679 310)  routing T_13_19.sp12_h_l_5 <X> T_13_19.lc_trk_g1_6
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (676 311)  (676 311)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (678 311)  (678 311)  routing T_13_19.sp12_h_l_5 <X> T_13_19.lc_trk_g1_6
 (25 7)  (679 311)  (679 311)  routing T_13_19.sp12_h_l_5 <X> T_13_19.lc_trk_g1_6
 (15 8)  (669 312)  (669 312)  routing T_13_19.rgt_op_1 <X> T_13_19.lc_trk_g2_1
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 312)  (672 312)  routing T_13_19.rgt_op_1 <X> T_13_19.lc_trk_g2_1
 (21 8)  (675 312)  (675 312)  routing T_13_19.rgt_op_3 <X> T_13_19.lc_trk_g2_3
 (22 8)  (676 312)  (676 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 312)  (678 312)  routing T_13_19.rgt_op_3 <X> T_13_19.lc_trk_g2_3
 (26 8)  (680 312)  (680 312)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 312)  (681 312)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 312)  (682 312)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 312)  (684 312)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 312)  (685 312)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 312)  (688 312)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 312)  (689 312)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.input_2_4
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (37 8)  (691 312)  (691 312)  LC_4 Logic Functioning bit
 (38 8)  (692 312)  (692 312)  LC_4 Logic Functioning bit
 (39 8)  (693 312)  (693 312)  LC_4 Logic Functioning bit
 (41 8)  (695 312)  (695 312)  LC_4 Logic Functioning bit
 (45 8)  (699 312)  (699 312)  LC_4 Logic Functioning bit
 (48 8)  (702 312)  (702 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (680 313)  (680 313)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 313)  (681 313)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 313)  (682 313)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 313)  (684 313)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 313)  (686 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (44 9)  (698 313)  (698 313)  LC_4 Logic Functioning bit
 (25 10)  (679 314)  (679 314)  routing T_13_19.wire_logic_cluster/lc_6/out <X> T_13_19.lc_trk_g2_6
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (8 12)  (662 316)  (662 316)  routing T_13_19.sp4_v_b_4 <X> T_13_19.sp4_h_r_10
 (9 12)  (663 316)  (663 316)  routing T_13_19.sp4_v_b_4 <X> T_13_19.sp4_h_r_10
 (10 12)  (664 316)  (664 316)  routing T_13_19.sp4_v_b_4 <X> T_13_19.sp4_h_r_10
 (26 12)  (680 316)  (680 316)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 316)  (682 316)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 316)  (687 316)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (41 12)  (695 316)  (695 316)  LC_6 Logic Functioning bit
 (43 12)  (697 316)  (697 316)  LC_6 Logic Functioning bit
 (45 12)  (699 316)  (699 316)  LC_6 Logic Functioning bit
 (26 13)  (680 317)  (680 317)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 317)  (682 317)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 317)  (685 317)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (38 13)  (692 317)  (692 317)  LC_6 Logic Functioning bit
 (40 13)  (694 317)  (694 317)  LC_6 Logic Functioning bit
 (41 13)  (695 317)  (695 317)  LC_6 Logic Functioning bit
 (42 13)  (696 317)  (696 317)  LC_6 Logic Functioning bit
 (43 13)  (697 317)  (697 317)  LC_6 Logic Functioning bit
 (0 14)  (654 318)  (654 318)  routing T_13_19.glb_netwk_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (669 318)  (669 318)  routing T_13_19.rgt_op_5 <X> T_13_19.lc_trk_g3_5
 (17 14)  (671 318)  (671 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (672 318)  (672 318)  routing T_13_19.rgt_op_5 <X> T_13_19.lc_trk_g3_5
 (22 14)  (676 318)  (676 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (679 318)  (679 318)  routing T_13_19.rgt_op_6 <X> T_13_19.lc_trk_g3_6
 (21 15)  (675 319)  (675 319)  routing T_13_19.sp4_r_v_b_47 <X> T_13_19.lc_trk_g3_7
 (22 15)  (676 319)  (676 319)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 319)  (678 319)  routing T_13_19.rgt_op_6 <X> T_13_19.lc_trk_g3_6


LogicTile_14_19

 (28 0)  (736 304)  (736 304)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 304)  (738 304)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 304)  (739 304)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 304)  (744 304)  LC_0 Logic Functioning bit
 (38 0)  (746 304)  (746 304)  LC_0 Logic Functioning bit
 (41 0)  (749 304)  (749 304)  LC_0 Logic Functioning bit
 (43 0)  (751 304)  (751 304)  LC_0 Logic Functioning bit
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (733 305)  (733 305)  routing T_14_19.sp4_r_v_b_33 <X> T_14_19.lc_trk_g0_2
 (27 1)  (735 305)  (735 305)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (743 305)  (743 305)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.input_2_0
 (37 1)  (745 305)  (745 305)  LC_0 Logic Functioning bit
 (38 1)  (746 305)  (746 305)  LC_0 Logic Functioning bit
 (39 1)  (747 305)  (747 305)  LC_0 Logic Functioning bit
 (40 1)  (748 305)  (748 305)  LC_0 Logic Functioning bit
 (42 1)  (750 305)  (750 305)  LC_0 Logic Functioning bit
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 306)  (722 306)  routing T_14_19.sp4_v_t_1 <X> T_14_19.lc_trk_g0_4
 (15 2)  (723 306)  (723 306)  routing T_14_19.sp4_v_b_21 <X> T_14_19.lc_trk_g0_5
 (16 2)  (724 306)  (724 306)  routing T_14_19.sp4_v_b_21 <X> T_14_19.lc_trk_g0_5
 (17 2)  (725 306)  (725 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (28 2)  (736 306)  (736 306)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 306)  (741 306)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 306)  (742 306)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 306)  (743 306)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.input_2_1
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (14 3)  (722 307)  (722 307)  routing T_14_19.sp4_v_t_1 <X> T_14_19.lc_trk_g0_4
 (16 3)  (724 307)  (724 307)  routing T_14_19.sp4_v_t_1 <X> T_14_19.lc_trk_g0_4
 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (27 3)  (735 307)  (735 307)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 307)  (738 307)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 307)  (740 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (741 307)  (741 307)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.input_2_1
 (35 3)  (743 307)  (743 307)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.input_2_1
 (4 4)  (712 308)  (712 308)  routing T_14_19.sp4_v_t_38 <X> T_14_19.sp4_v_b_3
 (10 4)  (718 308)  (718 308)  routing T_14_19.sp4_v_t_46 <X> T_14_19.sp4_h_r_4
 (14 4)  (722 308)  (722 308)  routing T_14_19.lft_op_0 <X> T_14_19.lc_trk_g1_0
 (15 4)  (723 308)  (723 308)  routing T_14_19.top_op_1 <X> T_14_19.lc_trk_g1_1
 (17 4)  (725 308)  (725 308)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (729 308)  (729 308)  routing T_14_19.wire_logic_cluster/lc_3/out <X> T_14_19.lc_trk_g1_3
 (22 4)  (730 308)  (730 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (735 308)  (735 308)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 308)  (739 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 308)  (741 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (38 4)  (746 308)  (746 308)  LC_2 Logic Functioning bit
 (39 4)  (747 308)  (747 308)  LC_2 Logic Functioning bit
 (40 4)  (748 308)  (748 308)  LC_2 Logic Functioning bit
 (15 5)  (723 309)  (723 309)  routing T_14_19.lft_op_0 <X> T_14_19.lc_trk_g1_0
 (17 5)  (725 309)  (725 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (726 309)  (726 309)  routing T_14_19.top_op_1 <X> T_14_19.lc_trk_g1_1
 (26 5)  (734 309)  (734 309)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 309)  (736 309)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 309)  (740 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (742 309)  (742 309)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.input_2_2
 (35 5)  (743 309)  (743 309)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.input_2_2
 (38 5)  (746 309)  (746 309)  LC_2 Logic Functioning bit
 (39 5)  (747 309)  (747 309)  LC_2 Logic Functioning bit
 (40 5)  (748 309)  (748 309)  LC_2 Logic Functioning bit
 (41 5)  (749 309)  (749 309)  LC_2 Logic Functioning bit
 (14 6)  (722 310)  (722 310)  routing T_14_19.wire_logic_cluster/lc_4/out <X> T_14_19.lc_trk_g1_4
 (15 6)  (723 310)  (723 310)  routing T_14_19.sp12_h_r_5 <X> T_14_19.lc_trk_g1_5
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (726 310)  (726 310)  routing T_14_19.sp12_h_r_5 <X> T_14_19.lc_trk_g1_5
 (26 6)  (734 310)  (734 310)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 310)  (736 310)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 310)  (738 310)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 310)  (741 310)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 310)  (742 310)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (38 6)  (746 310)  (746 310)  LC_3 Logic Functioning bit
 (41 6)  (749 310)  (749 310)  LC_3 Logic Functioning bit
 (45 6)  (753 310)  (753 310)  LC_3 Logic Functioning bit
 (50 6)  (758 310)  (758 310)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (725 311)  (725 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (726 311)  (726 311)  routing T_14_19.sp12_h_r_5 <X> T_14_19.lc_trk_g1_5
 (26 7)  (734 311)  (734 311)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 311)  (736 311)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (38 7)  (746 311)  (746 311)  LC_3 Logic Functioning bit
 (53 7)  (761 311)  (761 311)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (26 8)  (734 312)  (734 312)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 312)  (736 312)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 312)  (738 312)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 312)  (739 312)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 312)  (742 312)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 312)  (744 312)  LC_4 Logic Functioning bit
 (38 8)  (746 312)  (746 312)  LC_4 Logic Functioning bit
 (41 8)  (749 312)  (749 312)  LC_4 Logic Functioning bit
 (43 8)  (751 312)  (751 312)  LC_4 Logic Functioning bit
 (45 8)  (753 312)  (753 312)  LC_4 Logic Functioning bit
 (51 8)  (759 312)  (759 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (760 312)  (760 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (13 9)  (721 313)  (721 313)  routing T_14_19.sp4_v_t_38 <X> T_14_19.sp4_h_r_8
 (22 9)  (730 313)  (730 313)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 313)  (732 313)  routing T_14_19.tnl_op_2 <X> T_14_19.lc_trk_g2_2
 (25 9)  (733 313)  (733 313)  routing T_14_19.tnl_op_2 <X> T_14_19.lc_trk_g2_2
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 313)  (744 313)  LC_4 Logic Functioning bit
 (38 9)  (746 313)  (746 313)  LC_4 Logic Functioning bit
 (48 9)  (756 313)  (756 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (759 313)  (759 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (16 10)  (724 314)  (724 314)  routing T_14_19.sp4_v_t_16 <X> T_14_19.lc_trk_g2_5
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (726 314)  (726 314)  routing T_14_19.sp4_v_t_16 <X> T_14_19.lc_trk_g2_5
 (19 10)  (727 314)  (727 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (731 314)  (731 314)  routing T_14_19.sp4_v_b_47 <X> T_14_19.lc_trk_g2_7
 (24 10)  (732 314)  (732 314)  routing T_14_19.sp4_v_b_47 <X> T_14_19.lc_trk_g2_7
 (28 10)  (736 314)  (736 314)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 314)  (742 314)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (40 10)  (748 314)  (748 314)  LC_5 Logic Functioning bit
 (42 10)  (750 314)  (750 314)  LC_5 Logic Functioning bit
 (27 11)  (735 315)  (735 315)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 315)  (736 315)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 315)  (738 315)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (14 12)  (722 316)  (722 316)  routing T_14_19.rgt_op_0 <X> T_14_19.lc_trk_g3_0
 (15 12)  (723 316)  (723 316)  routing T_14_19.sp4_h_r_25 <X> T_14_19.lc_trk_g3_1
 (16 12)  (724 316)  (724 316)  routing T_14_19.sp4_h_r_25 <X> T_14_19.lc_trk_g3_1
 (17 12)  (725 316)  (725 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (27 12)  (735 316)  (735 316)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 316)  (736 316)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 316)  (739 316)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 316)  (741 316)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 316)  (744 316)  LC_6 Logic Functioning bit
 (38 12)  (746 316)  (746 316)  LC_6 Logic Functioning bit
 (41 12)  (749 316)  (749 316)  LC_6 Logic Functioning bit
 (43 12)  (751 316)  (751 316)  LC_6 Logic Functioning bit
 (15 13)  (723 317)  (723 317)  routing T_14_19.rgt_op_0 <X> T_14_19.lc_trk_g3_0
 (17 13)  (725 317)  (725 317)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (726 317)  (726 317)  routing T_14_19.sp4_h_r_25 <X> T_14_19.lc_trk_g3_1
 (26 13)  (734 317)  (734 317)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 317)  (735 317)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 317)  (739 317)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 317)  (744 317)  LC_6 Logic Functioning bit
 (38 13)  (746 317)  (746 317)  LC_6 Logic Functioning bit
 (40 13)  (748 317)  (748 317)  LC_6 Logic Functioning bit
 (42 13)  (750 317)  (750 317)  LC_6 Logic Functioning bit
 (4 14)  (712 318)  (712 318)  routing T_14_19.sp4_h_r_9 <X> T_14_19.sp4_v_t_44
 (16 14)  (724 318)  (724 318)  routing T_14_19.sp4_v_t_16 <X> T_14_19.lc_trk_g3_5
 (17 14)  (725 318)  (725 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (726 318)  (726 318)  routing T_14_19.sp4_v_t_16 <X> T_14_19.lc_trk_g3_5
 (5 15)  (713 319)  (713 319)  routing T_14_19.sp4_h_r_9 <X> T_14_19.sp4_v_t_44


LogicTile_15_19

 (22 0)  (784 304)  (784 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (788 304)  (788 304)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 304)  (789 304)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 304)  (798 304)  LC_0 Logic Functioning bit
 (45 0)  (807 304)  (807 304)  LC_0 Logic Functioning bit
 (14 1)  (776 305)  (776 305)  routing T_15_19.sp4_r_v_b_35 <X> T_15_19.lc_trk_g0_0
 (17 1)  (779 305)  (779 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (783 305)  (783 305)  routing T_15_19.sp4_r_v_b_32 <X> T_15_19.lc_trk_g0_3
 (26 1)  (788 305)  (788 305)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 305)  (793 305)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 305)  (794 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (795 305)  (795 305)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.input_2_0
 (36 1)  (798 305)  (798 305)  LC_0 Logic Functioning bit
 (37 1)  (799 305)  (799 305)  LC_0 Logic Functioning bit
 (51 1)  (813 305)  (813 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (770 306)  (770 306)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_h_l_36
 (9 2)  (771 306)  (771 306)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_h_l_36
 (14 2)  (776 306)  (776 306)  routing T_15_19.lft_op_4 <X> T_15_19.lc_trk_g0_4
 (25 2)  (787 306)  (787 306)  routing T_15_19.sp12_h_l_5 <X> T_15_19.lc_trk_g0_6
 (27 2)  (789 306)  (789 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 306)  (790 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 306)  (792 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 306)  (796 306)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 306)  (798 306)  LC_1 Logic Functioning bit
 (37 2)  (799 306)  (799 306)  LC_1 Logic Functioning bit
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (39 2)  (801 306)  (801 306)  LC_1 Logic Functioning bit
 (41 2)  (803 306)  (803 306)  LC_1 Logic Functioning bit
 (43 2)  (805 306)  (805 306)  LC_1 Logic Functioning bit
 (47 2)  (809 306)  (809 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (15 3)  (777 307)  (777 307)  routing T_15_19.lft_op_4 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (784 307)  (784 307)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (786 307)  (786 307)  routing T_15_19.sp12_h_l_5 <X> T_15_19.lc_trk_g0_6
 (25 3)  (787 307)  (787 307)  routing T_15_19.sp12_h_l_5 <X> T_15_19.lc_trk_g0_6
 (30 3)  (792 307)  (792 307)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 307)  (793 307)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (37 3)  (799 307)  (799 307)  LC_1 Logic Functioning bit
 (38 3)  (800 307)  (800 307)  LC_1 Logic Functioning bit
 (39 3)  (801 307)  (801 307)  LC_1 Logic Functioning bit
 (41 3)  (803 307)  (803 307)  LC_1 Logic Functioning bit
 (43 3)  (805 307)  (805 307)  LC_1 Logic Functioning bit
 (14 4)  (776 308)  (776 308)  routing T_15_19.wire_logic_cluster/lc_0/out <X> T_15_19.lc_trk_g1_0
 (21 4)  (783 308)  (783 308)  routing T_15_19.lft_op_3 <X> T_15_19.lc_trk_g1_3
 (22 4)  (784 308)  (784 308)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 308)  (786 308)  routing T_15_19.lft_op_3 <X> T_15_19.lc_trk_g1_3
 (3 5)  (765 309)  (765 309)  routing T_15_19.sp12_h_l_23 <X> T_15_19.sp12_h_r_0
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 6)  (793 310)  (793 310)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (41 6)  (803 310)  (803 310)  LC_3 Logic Functioning bit
 (43 6)  (805 310)  (805 310)  LC_3 Logic Functioning bit
 (26 7)  (788 311)  (788 311)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (40 7)  (802 311)  (802 311)  LC_3 Logic Functioning bit
 (42 7)  (804 311)  (804 311)  LC_3 Logic Functioning bit
 (2 8)  (764 312)  (764 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (25 8)  (787 312)  (787 312)  routing T_15_19.sp4_h_r_34 <X> T_15_19.lc_trk_g2_2
 (27 8)  (789 312)  (789 312)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 312)  (795 312)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 312)  (798 312)  LC_4 Logic Functioning bit
 (37 8)  (799 312)  (799 312)  LC_4 Logic Functioning bit
 (38 8)  (800 312)  (800 312)  LC_4 Logic Functioning bit
 (39 8)  (801 312)  (801 312)  LC_4 Logic Functioning bit
 (46 8)  (808 312)  (808 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (776 313)  (776 313)  routing T_15_19.sp4_h_r_24 <X> T_15_19.lc_trk_g2_0
 (15 9)  (777 313)  (777 313)  routing T_15_19.sp4_h_r_24 <X> T_15_19.lc_trk_g2_0
 (16 9)  (778 313)  (778 313)  routing T_15_19.sp4_h_r_24 <X> T_15_19.lc_trk_g2_0
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (784 313)  (784 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 313)  (785 313)  routing T_15_19.sp4_h_r_34 <X> T_15_19.lc_trk_g2_2
 (24 9)  (786 313)  (786 313)  routing T_15_19.sp4_h_r_34 <X> T_15_19.lc_trk_g2_2
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 313)  (798 313)  LC_4 Logic Functioning bit
 (38 9)  (800 313)  (800 313)  LC_4 Logic Functioning bit
 (41 9)  (803 313)  (803 313)  LC_4 Logic Functioning bit
 (43 9)  (805 313)  (805 313)  LC_4 Logic Functioning bit
 (14 10)  (776 314)  (776 314)  routing T_15_19.bnl_op_4 <X> T_15_19.lc_trk_g2_4
 (15 10)  (777 314)  (777 314)  routing T_15_19.tnr_op_5 <X> T_15_19.lc_trk_g2_5
 (17 10)  (779 314)  (779 314)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (26 10)  (788 314)  (788 314)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 314)  (795 314)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 314)  (798 314)  LC_5 Logic Functioning bit
 (38 10)  (800 314)  (800 314)  LC_5 Logic Functioning bit
 (14 11)  (776 315)  (776 315)  routing T_15_19.bnl_op_4 <X> T_15_19.lc_trk_g2_4
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (28 11)  (790 315)  (790 315)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 315)  (793 315)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (46 11)  (808 315)  (808 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (779 316)  (779 316)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (780 316)  (780 316)  routing T_15_19.bnl_op_1 <X> T_15_19.lc_trk_g3_1
 (26 12)  (788 316)  (788 316)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (36 12)  (798 316)  (798 316)  LC_6 Logic Functioning bit
 (43 12)  (805 316)  (805 316)  LC_6 Logic Functioning bit
 (50 12)  (812 316)  (812 316)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (780 317)  (780 317)  routing T_15_19.bnl_op_1 <X> T_15_19.lc_trk_g3_1
 (26 13)  (788 317)  (788 317)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 317)  (789 317)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 317)  (790 317)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 317)  (791 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (799 317)  (799 317)  LC_6 Logic Functioning bit
 (42 13)  (804 317)  (804 317)  LC_6 Logic Functioning bit
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (786 318)  (786 318)  routing T_15_19.tnl_op_7 <X> T_15_19.lc_trk_g3_7
 (28 14)  (790 318)  (790 318)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 318)  (791 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 318)  (792 318)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 318)  (795 318)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 318)  (796 318)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 318)  (798 318)  LC_7 Logic Functioning bit
 (37 14)  (799 318)  (799 318)  LC_7 Logic Functioning bit
 (38 14)  (800 318)  (800 318)  LC_7 Logic Functioning bit
 (39 14)  (801 318)  (801 318)  LC_7 Logic Functioning bit
 (40 14)  (802 318)  (802 318)  LC_7 Logic Functioning bit
 (42 14)  (804 318)  (804 318)  LC_7 Logic Functioning bit
 (8 15)  (770 319)  (770 319)  routing T_15_19.sp4_h_r_10 <X> T_15_19.sp4_v_t_47
 (9 15)  (771 319)  (771 319)  routing T_15_19.sp4_h_r_10 <X> T_15_19.sp4_v_t_47
 (21 15)  (783 319)  (783 319)  routing T_15_19.tnl_op_7 <X> T_15_19.lc_trk_g3_7
 (26 15)  (788 319)  (788 319)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 319)  (791 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (798 319)  (798 319)  LC_7 Logic Functioning bit
 (38 15)  (800 319)  (800 319)  LC_7 Logic Functioning bit
 (41 15)  (803 319)  (803 319)  LC_7 Logic Functioning bit
 (43 15)  (805 319)  (805 319)  LC_7 Logic Functioning bit
 (52 15)  (814 319)  (814 319)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_16_19

 (14 0)  (830 304)  (830 304)  routing T_16_19.lft_op_0 <X> T_16_19.lc_trk_g0_0
 (25 0)  (841 304)  (841 304)  routing T_16_19.wire_logic_cluster/lc_2/out <X> T_16_19.lc_trk_g0_2
 (15 1)  (831 305)  (831 305)  routing T_16_19.lft_op_0 <X> T_16_19.lc_trk_g0_0
 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (824 306)  (824 306)  routing T_16_19.sp4_v_t_42 <X> T_16_19.sp4_h_l_36
 (9 2)  (825 306)  (825 306)  routing T_16_19.sp4_v_t_42 <X> T_16_19.sp4_h_l_36
 (10 2)  (826 306)  (826 306)  routing T_16_19.sp4_v_t_42 <X> T_16_19.sp4_h_l_36
 (15 2)  (831 306)  (831 306)  routing T_16_19.top_op_5 <X> T_16_19.lc_trk_g0_5
 (17 2)  (833 306)  (833 306)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (841 306)  (841 306)  routing T_16_19.sp4_v_t_3 <X> T_16_19.lc_trk_g0_6
 (28 2)  (844 306)  (844 306)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 306)  (846 306)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 306)  (849 306)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 306)  (852 306)  LC_1 Logic Functioning bit
 (38 2)  (854 306)  (854 306)  LC_1 Logic Functioning bit
 (18 3)  (834 307)  (834 307)  routing T_16_19.top_op_5 <X> T_16_19.lc_trk_g0_5
 (22 3)  (838 307)  (838 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (839 307)  (839 307)  routing T_16_19.sp4_v_t_3 <X> T_16_19.lc_trk_g0_6
 (25 3)  (841 307)  (841 307)  routing T_16_19.sp4_v_t_3 <X> T_16_19.lc_trk_g0_6
 (36 3)  (852 307)  (852 307)  LC_1 Logic Functioning bit
 (38 3)  (854 307)  (854 307)  LC_1 Logic Functioning bit
 (48 3)  (864 307)  (864 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (837 308)  (837 308)  routing T_16_19.sp12_h_r_3 <X> T_16_19.lc_trk_g1_3
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (840 308)  (840 308)  routing T_16_19.sp12_h_r_3 <X> T_16_19.lc_trk_g1_3
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 308)  (846 308)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 308)  (849 308)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (37 4)  (853 308)  (853 308)  LC_2 Logic Functioning bit
 (38 4)  (854 308)  (854 308)  LC_2 Logic Functioning bit
 (39 4)  (855 308)  (855 308)  LC_2 Logic Functioning bit
 (40 4)  (856 308)  (856 308)  LC_2 Logic Functioning bit
 (41 4)  (857 308)  (857 308)  LC_2 Logic Functioning bit
 (42 4)  (858 308)  (858 308)  LC_2 Logic Functioning bit
 (43 4)  (859 308)  (859 308)  LC_2 Logic Functioning bit
 (21 5)  (837 309)  (837 309)  routing T_16_19.sp12_h_r_3 <X> T_16_19.lc_trk_g1_3
 (22 5)  (838 309)  (838 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 309)  (840 309)  routing T_16_19.bot_op_2 <X> T_16_19.lc_trk_g1_2
 (29 5)  (845 309)  (845 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 309)  (847 309)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 309)  (852 309)  LC_2 Logic Functioning bit
 (38 5)  (854 309)  (854 309)  LC_2 Logic Functioning bit
 (40 5)  (856 309)  (856 309)  LC_2 Logic Functioning bit
 (41 5)  (857 309)  (857 309)  LC_2 Logic Functioning bit
 (42 5)  (858 309)  (858 309)  LC_2 Logic Functioning bit
 (43 5)  (859 309)  (859 309)  LC_2 Logic Functioning bit
 (22 6)  (838 310)  (838 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (840 310)  (840 310)  routing T_16_19.bot_op_7 <X> T_16_19.lc_trk_g1_7
 (25 6)  (841 310)  (841 310)  routing T_16_19.lft_op_6 <X> T_16_19.lc_trk_g1_6
 (27 6)  (843 310)  (843 310)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 310)  (849 310)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 310)  (850 310)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 310)  (852 310)  LC_3 Logic Functioning bit
 (38 6)  (854 310)  (854 310)  LC_3 Logic Functioning bit
 (39 6)  (855 310)  (855 310)  LC_3 Logic Functioning bit
 (40 6)  (856 310)  (856 310)  LC_3 Logic Functioning bit
 (50 6)  (866 310)  (866 310)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (838 311)  (838 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (840 311)  (840 311)  routing T_16_19.lft_op_6 <X> T_16_19.lc_trk_g1_6
 (30 7)  (846 311)  (846 311)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 311)  (852 311)  LC_3 Logic Functioning bit
 (38 7)  (854 311)  (854 311)  LC_3 Logic Functioning bit
 (39 7)  (855 311)  (855 311)  LC_3 Logic Functioning bit
 (40 7)  (856 311)  (856 311)  LC_3 Logic Functioning bit
 (14 8)  (830 312)  (830 312)  routing T_16_19.sp4_h_l_21 <X> T_16_19.lc_trk_g2_0
 (21 8)  (837 312)  (837 312)  routing T_16_19.sp4_v_t_22 <X> T_16_19.lc_trk_g2_3
 (22 8)  (838 312)  (838 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (839 312)  (839 312)  routing T_16_19.sp4_v_t_22 <X> T_16_19.lc_trk_g2_3
 (15 9)  (831 313)  (831 313)  routing T_16_19.sp4_h_l_21 <X> T_16_19.lc_trk_g2_0
 (16 9)  (832 313)  (832 313)  routing T_16_19.sp4_h_l_21 <X> T_16_19.lc_trk_g2_0
 (17 9)  (833 313)  (833 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (837 313)  (837 313)  routing T_16_19.sp4_v_t_22 <X> T_16_19.lc_trk_g2_3
 (21 10)  (837 314)  (837 314)  routing T_16_19.wire_logic_cluster/lc_7/out <X> T_16_19.lc_trk_g2_7
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (842 314)  (842 314)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 314)  (843 314)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 314)  (846 314)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 314)  (847 314)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (53 10)  (869 314)  (869 314)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (830 315)  (830 315)  routing T_16_19.sp12_v_b_20 <X> T_16_19.lc_trk_g2_4
 (16 11)  (832 315)  (832 315)  routing T_16_19.sp12_v_b_20 <X> T_16_19.lc_trk_g2_4
 (17 11)  (833 315)  (833 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (27 11)  (843 315)  (843 315)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 315)  (844 315)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 315)  (846 315)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 315)  (847 315)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 315)  (848 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (850 315)  (850 315)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.input_2_5
 (35 11)  (851 315)  (851 315)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.input_2_5
 (41 11)  (857 315)  (857 315)  LC_5 Logic Functioning bit
 (15 12)  (831 316)  (831 316)  routing T_16_19.rgt_op_1 <X> T_16_19.lc_trk_g3_1
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (834 316)  (834 316)  routing T_16_19.rgt_op_1 <X> T_16_19.lc_trk_g3_1
 (14 14)  (830 318)  (830 318)  routing T_16_19.bnl_op_4 <X> T_16_19.lc_trk_g3_4
 (26 14)  (842 318)  (842 318)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 318)  (844 318)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 318)  (845 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 318)  (846 318)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (851 318)  (851 318)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.input_2_7
 (36 14)  (852 318)  (852 318)  LC_7 Logic Functioning bit
 (37 14)  (853 318)  (853 318)  LC_7 Logic Functioning bit
 (38 14)  (854 318)  (854 318)  LC_7 Logic Functioning bit
 (41 14)  (857 318)  (857 318)  LC_7 Logic Functioning bit
 (42 14)  (858 318)  (858 318)  LC_7 Logic Functioning bit
 (43 14)  (859 318)  (859 318)  LC_7 Logic Functioning bit
 (45 14)  (861 318)  (861 318)  LC_7 Logic Functioning bit
 (52 14)  (868 318)  (868 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (830 319)  (830 319)  routing T_16_19.bnl_op_4 <X> T_16_19.lc_trk_g3_4
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (26 15)  (842 319)  (842 319)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 319)  (843 319)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 319)  (845 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 319)  (847 319)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 319)  (848 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (849 319)  (849 319)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.input_2_7
 (35 15)  (851 319)  (851 319)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.input_2_7
 (36 15)  (852 319)  (852 319)  LC_7 Logic Functioning bit
 (37 15)  (853 319)  (853 319)  LC_7 Logic Functioning bit
 (42 15)  (858 319)  (858 319)  LC_7 Logic Functioning bit
 (51 15)  (867 319)  (867 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_17_19

 (28 0)  (902 304)  (902 304)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 304)  (904 304)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 304)  (908 304)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (39 0)  (913 304)  (913 304)  LC_0 Logic Functioning bit
 (40 0)  (914 304)  (914 304)  LC_0 Logic Functioning bit
 (41 0)  (915 304)  (915 304)  LC_0 Logic Functioning bit
 (43 0)  (917 304)  (917 304)  LC_0 Logic Functioning bit
 (22 1)  (896 305)  (896 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (901 305)  (901 305)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 305)  (902 305)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 305)  (903 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 305)  (905 305)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 305)  (906 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (908 305)  (908 305)  routing T_17_19.lc_trk_g1_1 <X> T_17_19.input_2_0
 (37 1)  (911 305)  (911 305)  LC_0 Logic Functioning bit
 (38 1)  (912 305)  (912 305)  LC_0 Logic Functioning bit
 (39 1)  (913 305)  (913 305)  LC_0 Logic Functioning bit
 (40 1)  (914 305)  (914 305)  LC_0 Logic Functioning bit
 (41 1)  (915 305)  (915 305)  LC_0 Logic Functioning bit
 (42 1)  (916 305)  (916 305)  LC_0 Logic Functioning bit
 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (1 2)  (875 306)  (875 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (900 306)  (900 306)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 306)  (907 306)  routing T_17_19.lc_trk_g2_0 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (912 306)  (912 306)  LC_1 Logic Functioning bit
 (45 2)  (919 306)  (919 306)  LC_1 Logic Functioning bit
 (47 2)  (921 306)  (921 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (924 306)  (924 306)  Cascade bit: LH_LC01_inmux02_5

 (28 3)  (902 307)  (902 307)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 307)  (903 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 307)  (904 307)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (38 3)  (912 307)  (912 307)  LC_1 Logic Functioning bit
 (41 3)  (915 307)  (915 307)  LC_1 Logic Functioning bit
 (17 4)  (891 308)  (891 308)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (892 308)  (892 308)  routing T_17_19.wire_logic_cluster/lc_1/out <X> T_17_19.lc_trk_g1_1
 (25 4)  (899 308)  (899 308)  routing T_17_19.sp4_h_r_10 <X> T_17_19.lc_trk_g1_2
 (3 5)  (877 309)  (877 309)  routing T_17_19.sp12_h_l_23 <X> T_17_19.sp12_h_r_0
 (22 5)  (896 309)  (896 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (897 309)  (897 309)  routing T_17_19.sp4_h_r_10 <X> T_17_19.lc_trk_g1_2
 (24 5)  (898 309)  (898 309)  routing T_17_19.sp4_h_r_10 <X> T_17_19.lc_trk_g1_2
 (14 8)  (888 312)  (888 312)  routing T_17_19.sp4_v_b_24 <X> T_17_19.lc_trk_g2_0
 (16 9)  (890 313)  (890 313)  routing T_17_19.sp4_v_b_24 <X> T_17_19.lc_trk_g2_0
 (17 9)  (891 313)  (891 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (896 313)  (896 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (15 10)  (889 314)  (889 314)  routing T_17_19.tnl_op_5 <X> T_17_19.lc_trk_g2_5
 (17 10)  (891 314)  (891 314)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (26 10)  (900 314)  (900 314)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 314)  (901 314)  routing T_17_19.lc_trk_g1_1 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 314)  (907 314)  routing T_17_19.lc_trk_g2_0 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 314)  (910 314)  LC_5 Logic Functioning bit
 (38 10)  (912 314)  (912 314)  LC_5 Logic Functioning bit
 (18 11)  (892 315)  (892 315)  routing T_17_19.tnl_op_5 <X> T_17_19.lc_trk_g2_5
 (28 11)  (902 315)  (902 315)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 315)  (903 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (910 315)  (910 315)  LC_5 Logic Functioning bit
 (38 11)  (912 315)  (912 315)  LC_5 Logic Functioning bit
 (41 11)  (915 315)  (915 315)  LC_5 Logic Functioning bit
 (43 11)  (917 315)  (917 315)  LC_5 Logic Functioning bit
 (8 12)  (882 316)  (882 316)  routing T_17_19.sp4_h_l_47 <X> T_17_19.sp4_h_r_10
 (15 12)  (889 316)  (889 316)  routing T_17_19.sp4_h_r_41 <X> T_17_19.lc_trk_g3_1
 (16 12)  (890 316)  (890 316)  routing T_17_19.sp4_h_r_41 <X> T_17_19.lc_trk_g3_1
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (892 316)  (892 316)  routing T_17_19.sp4_h_r_41 <X> T_17_19.lc_trk_g3_1
 (18 13)  (892 317)  (892 317)  routing T_17_19.sp4_h_r_41 <X> T_17_19.lc_trk_g3_1
 (26 14)  (900 318)  (900 318)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 318)  (903 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 318)  (906 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 318)  (907 318)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (41 14)  (915 318)  (915 318)  LC_7 Logic Functioning bit
 (43 14)  (917 318)  (917 318)  LC_7 Logic Functioning bit
 (45 14)  (919 318)  (919 318)  LC_7 Logic Functioning bit
 (52 14)  (926 318)  (926 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (889 319)  (889 319)  routing T_17_19.sp4_v_t_33 <X> T_17_19.lc_trk_g3_4
 (16 15)  (890 319)  (890 319)  routing T_17_19.sp4_v_t_33 <X> T_17_19.lc_trk_g3_4
 (17 15)  (891 319)  (891 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (27 15)  (901 319)  (901 319)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 319)  (902 319)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 319)  (903 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 319)  (904 319)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 319)  (905 319)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 319)  (910 319)  LC_7 Logic Functioning bit
 (38 15)  (912 319)  (912 319)  LC_7 Logic Functioning bit
 (41 15)  (915 319)  (915 319)  LC_7 Logic Functioning bit
 (43 15)  (917 319)  (917 319)  LC_7 Logic Functioning bit


LogicTile_18_19

 (0 0)  (928 304)  (928 304)  Negative Clock bit

 (17 0)  (945 304)  (945 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 1)  (950 305)  (950 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (953 305)  (953 305)  routing T_18_19.sp4_r_v_b_33 <X> T_18_19.lc_trk_g0_2
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 307)  (928 307)  routing T_18_19.glb_netwk_1 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (1 4)  (929 308)  (929 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 309)  (928 309)  routing T_18_19.glb_netwk_3 <X> T_18_19.wire_logic_cluster/lc_7/cen
 (29 6)  (957 310)  (957 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 310)  (960 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 310)  (961 310)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 310)  (962 310)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 310)  (964 310)  LC_3 Logic Functioning bit
 (37 6)  (965 310)  (965 310)  LC_3 Logic Functioning bit
 (38 6)  (966 310)  (966 310)  LC_3 Logic Functioning bit
 (39 6)  (967 310)  (967 310)  LC_3 Logic Functioning bit
 (41 6)  (969 310)  (969 310)  LC_3 Logic Functioning bit
 (43 6)  (971 310)  (971 310)  LC_3 Logic Functioning bit
 (45 6)  (973 310)  (973 310)  LC_3 Logic Functioning bit
 (29 7)  (957 311)  (957 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 311)  (958 311)  routing T_18_19.lc_trk_g0_2 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 311)  (959 311)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (965 311)  (965 311)  LC_3 Logic Functioning bit
 (39 7)  (967 311)  (967 311)  LC_3 Logic Functioning bit
 (21 12)  (949 316)  (949 316)  routing T_18_19.sp12_v_t_0 <X> T_18_19.lc_trk_g3_3
 (22 12)  (950 316)  (950 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (952 316)  (952 316)  routing T_18_19.sp12_v_t_0 <X> T_18_19.lc_trk_g3_3
 (21 13)  (949 317)  (949 317)  routing T_18_19.sp12_v_t_0 <X> T_18_19.lc_trk_g3_3
 (0 14)  (928 318)  (928 318)  routing T_18_19.glb_netwk_4 <X> T_18_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 318)  (929 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_19

 (0 2)  (982 306)  (982 306)  routing T_19_19.glb_netwk_7 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (1 2)  (983 306)  (983 306)  routing T_19_19.glb_netwk_7 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (982 307)  (982 307)  routing T_19_19.glb_netwk_7 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (1 4)  (983 308)  (983 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 309)  (982 309)  routing T_19_19.glb_netwk_3 <X> T_19_19.wire_logic_cluster/lc_7/cen
 (5 5)  (987 309)  (987 309)  routing T_19_19.sp4_h_r_3 <X> T_19_19.sp4_v_b_3
 (22 5)  (1004 309)  (1004 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1005 309)  (1005 309)  routing T_19_19.sp4_h_r_2 <X> T_19_19.lc_trk_g1_2
 (24 5)  (1006 309)  (1006 309)  routing T_19_19.sp4_h_r_2 <X> T_19_19.lc_trk_g1_2
 (25 5)  (1007 309)  (1007 309)  routing T_19_19.sp4_h_r_2 <X> T_19_19.lc_trk_g1_2
 (27 8)  (1009 312)  (1009 312)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 312)  (1010 312)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 312)  (1011 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 312)  (1014 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 312)  (1016 312)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 312)  (1018 312)  LC_4 Logic Functioning bit
 (38 8)  (1020 312)  (1020 312)  LC_4 Logic Functioning bit
 (45 8)  (1027 312)  (1027 312)  LC_4 Logic Functioning bit
 (10 9)  (992 313)  (992 313)  routing T_19_19.sp4_h_r_2 <X> T_19_19.sp4_v_b_7
 (27 9)  (1009 313)  (1009 313)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 313)  (1010 313)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 313)  (1011 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 313)  (1013 313)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 313)  (1018 313)  LC_4 Logic Functioning bit
 (37 9)  (1019 313)  (1019 313)  LC_4 Logic Functioning bit
 (38 9)  (1020 313)  (1020 313)  LC_4 Logic Functioning bit
 (39 9)  (1021 313)  (1021 313)  LC_4 Logic Functioning bit
 (41 9)  (1023 313)  (1023 313)  LC_4 Logic Functioning bit
 (43 9)  (1025 313)  (1025 313)  LC_4 Logic Functioning bit
 (51 9)  (1033 313)  (1033 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 12)  (996 316)  (996 316)  routing T_19_19.sp4_v_t_21 <X> T_19_19.lc_trk_g3_0
 (16 12)  (998 316)  (998 316)  routing T_19_19.sp4_v_b_33 <X> T_19_19.lc_trk_g3_1
 (17 12)  (999 316)  (999 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1000 316)  (1000 316)  routing T_19_19.sp4_v_b_33 <X> T_19_19.lc_trk_g3_1
 (14 13)  (996 317)  (996 317)  routing T_19_19.sp4_v_t_21 <X> T_19_19.lc_trk_g3_0
 (16 13)  (998 317)  (998 317)  routing T_19_19.sp4_v_t_21 <X> T_19_19.lc_trk_g3_0
 (17 13)  (999 317)  (999 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (1000 317)  (1000 317)  routing T_19_19.sp4_v_b_33 <X> T_19_19.lc_trk_g3_1
 (0 14)  (982 318)  (982 318)  routing T_19_19.glb_netwk_4 <X> T_19_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 318)  (983 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_19

 (19 8)  (1055 312)  (1055 312)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (1055 319)  (1055 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_19

 (8 1)  (1098 305)  (1098 305)  routing T_21_19.sp4_h_r_1 <X> T_21_19.sp4_v_b_1


LogicTile_22_19

 (19 13)  (1163 317)  (1163 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_19

 (12 2)  (1210 306)  (1210 306)  routing T_23_19.sp4_v_t_45 <X> T_23_19.sp4_h_l_39
 (11 3)  (1209 307)  (1209 307)  routing T_23_19.sp4_v_t_45 <X> T_23_19.sp4_h_l_39
 (13 3)  (1211 307)  (1211 307)  routing T_23_19.sp4_v_t_45 <X> T_23_19.sp4_h_l_39


LogicTile_29_19

 (3 7)  (1513 311)  (1513 311)  routing T_29_19.sp12_h_l_23 <X> T_29_19.sp12_v_t_23


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 290)  (0 290)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_6_18

 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0
 (2 12)  (290 300)  (290 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_9_18

 (13 1)  (451 289)  (451 289)  routing T_9_18.sp4_v_t_44 <X> T_9_18.sp4_h_r_2
 (13 12)  (451 300)  (451 300)  routing T_9_18.sp4_h_l_46 <X> T_9_18.sp4_v_b_11
 (12 13)  (450 301)  (450 301)  routing T_9_18.sp4_h_l_46 <X> T_9_18.sp4_v_b_11


LogicTile_11_18

 (2 4)  (548 292)  (548 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_12_18

 (26 0)  (626 288)  (626 288)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 288)  (628 288)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 288)  (630 288)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 288)  (631 288)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 288)  (634 288)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (45 0)  (645 288)  (645 288)  LC_0 Logic Functioning bit
 (48 0)  (648 288)  (648 288)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (622 289)  (622 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (624 289)  (624 289)  routing T_12_18.bot_op_2 <X> T_12_18.lc_trk_g0_2
 (27 1)  (627 289)  (627 289)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 289)  (628 289)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 289)  (631 289)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (633 289)  (633 289)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.input_2_0
 (35 1)  (635 289)  (635 289)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.input_2_0
 (36 1)  (636 289)  (636 289)  LC_0 Logic Functioning bit
 (48 1)  (648 289)  (648 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (627 290)  (627 290)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 290)  (628 290)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 290)  (631 290)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 290)  (633 290)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 290)  (634 290)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 290)  (637 290)  LC_1 Logic Functioning bit
 (39 2)  (639 290)  (639 290)  LC_1 Logic Functioning bit
 (40 2)  (640 290)  (640 290)  LC_1 Logic Functioning bit
 (41 2)  (641 290)  (641 290)  LC_1 Logic Functioning bit
 (42 2)  (642 290)  (642 290)  LC_1 Logic Functioning bit
 (43 2)  (643 290)  (643 290)  LC_1 Logic Functioning bit
 (46 2)  (646 290)  (646 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (30 3)  (630 291)  (630 291)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 291)  (631 291)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (37 3)  (637 291)  (637 291)  LC_1 Logic Functioning bit
 (39 3)  (639 291)  (639 291)  LC_1 Logic Functioning bit
 (40 3)  (640 291)  (640 291)  LC_1 Logic Functioning bit
 (41 3)  (641 291)  (641 291)  LC_1 Logic Functioning bit
 (42 3)  (642 291)  (642 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (1 4)  (601 292)  (601 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (601 293)  (601 293)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (25 8)  (625 296)  (625 296)  routing T_12_18.sp4_h_r_42 <X> T_12_18.lc_trk_g2_2
 (22 9)  (622 297)  (622 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (623 297)  (623 297)  routing T_12_18.sp4_h_r_42 <X> T_12_18.lc_trk_g2_2
 (24 9)  (624 297)  (624 297)  routing T_12_18.sp4_h_r_42 <X> T_12_18.lc_trk_g2_2
 (25 9)  (625 297)  (625 297)  routing T_12_18.sp4_h_r_42 <X> T_12_18.lc_trk_g2_2
 (15 10)  (615 298)  (615 298)  routing T_12_18.sp4_h_l_16 <X> T_12_18.lc_trk_g2_5
 (16 10)  (616 298)  (616 298)  routing T_12_18.sp4_h_l_16 <X> T_12_18.lc_trk_g2_5
 (17 10)  (617 298)  (617 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (618 299)  (618 299)  routing T_12_18.sp4_h_l_16 <X> T_12_18.lc_trk_g2_5
 (22 12)  (622 300)  (622 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (8 13)  (608 301)  (608 301)  routing T_12_18.sp4_h_r_10 <X> T_12_18.sp4_v_b_10
 (21 13)  (621 301)  (621 301)  routing T_12_18.sp4_r_v_b_43 <X> T_12_18.lc_trk_g3_3
 (0 14)  (600 302)  (600 302)  routing T_12_18.glb_netwk_4 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 302)  (601 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (616 302)  (616 302)  routing T_12_18.sp4_v_b_37 <X> T_12_18.lc_trk_g3_5
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (618 302)  (618 302)  routing T_12_18.sp4_v_b_37 <X> T_12_18.lc_trk_g3_5
 (21 14)  (621 302)  (621 302)  routing T_12_18.sp4_h_r_39 <X> T_12_18.lc_trk_g3_7
 (22 14)  (622 302)  (622 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (623 302)  (623 302)  routing T_12_18.sp4_h_r_39 <X> T_12_18.lc_trk_g3_7
 (24 14)  (624 302)  (624 302)  routing T_12_18.sp4_h_r_39 <X> T_12_18.lc_trk_g3_7
 (18 15)  (618 303)  (618 303)  routing T_12_18.sp4_v_b_37 <X> T_12_18.lc_trk_g3_5
 (22 15)  (622 303)  (622 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_13_18

 (8 0)  (662 288)  (662 288)  routing T_13_18.sp4_v_b_7 <X> T_13_18.sp4_h_r_1
 (9 0)  (663 288)  (663 288)  routing T_13_18.sp4_v_b_7 <X> T_13_18.sp4_h_r_1
 (10 0)  (664 288)  (664 288)  routing T_13_18.sp4_v_b_7 <X> T_13_18.sp4_h_r_1
 (12 0)  (666 288)  (666 288)  routing T_13_18.sp4_v_b_2 <X> T_13_18.sp4_h_r_2
 (14 0)  (668 288)  (668 288)  routing T_13_18.lft_op_0 <X> T_13_18.lc_trk_g0_0
 (25 0)  (679 288)  (679 288)  routing T_13_18.wire_logic_cluster/lc_2/out <X> T_13_18.lc_trk_g0_2
 (11 1)  (665 289)  (665 289)  routing T_13_18.sp4_v_b_2 <X> T_13_18.sp4_h_r_2
 (15 1)  (669 289)  (669 289)  routing T_13_18.lft_op_0 <X> T_13_18.lc_trk_g0_0
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (679 290)  (679 290)  routing T_13_18.bnr_op_6 <X> T_13_18.lc_trk_g0_6
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (46 2)  (700 290)  (700 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (676 291)  (676 291)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (679 291)  (679 291)  routing T_13_18.bnr_op_6 <X> T_13_18.lc_trk_g0_6
 (27 3)  (681 291)  (681 291)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 291)  (682 291)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 291)  (685 291)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (0 4)  (654 292)  (654 292)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (1 4)  (655 292)  (655 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (25 4)  (679 292)  (679 292)  routing T_13_18.wire_logic_cluster/lc_2/out <X> T_13_18.lc_trk_g1_2
 (27 4)  (681 292)  (681 292)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 292)  (682 292)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 292)  (687 292)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 292)  (688 292)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 292)  (689 292)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_2
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (45 4)  (699 292)  (699 292)  LC_2 Logic Functioning bit
 (46 4)  (700 292)  (700 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (701 292)  (701 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (48 4)  (702 292)  (702 292)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (705 292)  (705 292)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (655 293)  (655 293)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (681 293)  (681 293)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 293)  (682 293)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 293)  (684 293)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 293)  (686 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (687 293)  (687 293)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_2
 (34 5)  (688 293)  (688 293)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_2
 (35 5)  (689 293)  (689 293)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_2
 (36 5)  (690 293)  (690 293)  LC_2 Logic Functioning bit
 (37 5)  (691 293)  (691 293)  LC_2 Logic Functioning bit
 (38 5)  (692 293)  (692 293)  LC_2 Logic Functioning bit
 (41 5)  (695 293)  (695 293)  LC_2 Logic Functioning bit
 (43 5)  (697 293)  (697 293)  LC_2 Logic Functioning bit
 (48 5)  (702 293)  (702 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (1 6)  (655 294)  (655 294)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (17 6)  (671 294)  (671 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (691 294)  (691 294)  LC_3 Logic Functioning bit
 (39 6)  (693 294)  (693 294)  LC_3 Logic Functioning bit
 (40 6)  (694 294)  (694 294)  LC_3 Logic Functioning bit
 (41 6)  (695 294)  (695 294)  LC_3 Logic Functioning bit
 (42 6)  (696 294)  (696 294)  LC_3 Logic Functioning bit
 (43 6)  (697 294)  (697 294)  LC_3 Logic Functioning bit
 (1 7)  (655 295)  (655 295)  routing T_13_18.glb_netwk_4 <X> T_13_18.glb2local_0
 (18 7)  (672 295)  (672 295)  routing T_13_18.sp4_r_v_b_29 <X> T_13_18.lc_trk_g1_5
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 295)  (691 295)  LC_3 Logic Functioning bit
 (39 7)  (693 295)  (693 295)  LC_3 Logic Functioning bit
 (40 7)  (694 295)  (694 295)  LC_3 Logic Functioning bit
 (41 7)  (695 295)  (695 295)  LC_3 Logic Functioning bit
 (42 7)  (696 295)  (696 295)  LC_3 Logic Functioning bit
 (43 7)  (697 295)  (697 295)  LC_3 Logic Functioning bit
 (25 8)  (679 296)  (679 296)  routing T_13_18.sp4_h_r_42 <X> T_13_18.lc_trk_g2_2
 (26 8)  (680 296)  (680 296)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 296)  (681 296)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 296)  (682 296)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 296)  (687 296)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 296)  (688 296)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (15 9)  (669 297)  (669 297)  routing T_13_18.tnr_op_0 <X> T_13_18.lc_trk_g2_0
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 297)  (677 297)  routing T_13_18.sp4_h_r_42 <X> T_13_18.lc_trk_g2_2
 (24 9)  (678 297)  (678 297)  routing T_13_18.sp4_h_r_42 <X> T_13_18.lc_trk_g2_2
 (25 9)  (679 297)  (679 297)  routing T_13_18.sp4_h_r_42 <X> T_13_18.lc_trk_g2_2
 (27 9)  (681 297)  (681 297)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (46 9)  (700 297)  (700 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (10 10)  (664 298)  (664 298)  routing T_13_18.sp4_v_b_2 <X> T_13_18.sp4_h_l_42
 (14 10)  (668 298)  (668 298)  routing T_13_18.rgt_op_4 <X> T_13_18.lc_trk_g2_4
 (28 10)  (682 298)  (682 298)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 298)  (685 298)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (15 11)  (669 299)  (669 299)  routing T_13_18.rgt_op_4 <X> T_13_18.lc_trk_g2_4
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (680 299)  (680 299)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 299)  (681 299)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 299)  (685 299)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (39 11)  (693 299)  (693 299)  LC_5 Logic Functioning bit
 (16 12)  (670 300)  (670 300)  routing T_13_18.sp4_v_b_33 <X> T_13_18.lc_trk_g3_1
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (672 300)  (672 300)  routing T_13_18.sp4_v_b_33 <X> T_13_18.lc_trk_g3_1
 (25 12)  (679 300)  (679 300)  routing T_13_18.rgt_op_2 <X> T_13_18.lc_trk_g3_2
 (14 13)  (668 301)  (668 301)  routing T_13_18.sp4_r_v_b_40 <X> T_13_18.lc_trk_g3_0
 (17 13)  (671 301)  (671 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (672 301)  (672 301)  routing T_13_18.sp4_v_b_33 <X> T_13_18.lc_trk_g3_1
 (22 13)  (676 301)  (676 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (678 301)  (678 301)  routing T_13_18.rgt_op_2 <X> T_13_18.lc_trk_g3_2
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 302)  (684 302)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 302)  (687 302)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 302)  (690 302)  LC_7 Logic Functioning bit
 (37 14)  (691 302)  (691 302)  LC_7 Logic Functioning bit
 (38 14)  (692 302)  (692 302)  LC_7 Logic Functioning bit
 (39 14)  (693 302)  (693 302)  LC_7 Logic Functioning bit
 (41 14)  (695 302)  (695 302)  LC_7 Logic Functioning bit
 (43 14)  (697 302)  (697 302)  LC_7 Logic Functioning bit
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (36 15)  (690 303)  (690 303)  LC_7 Logic Functioning bit
 (37 15)  (691 303)  (691 303)  LC_7 Logic Functioning bit
 (38 15)  (692 303)  (692 303)  LC_7 Logic Functioning bit
 (39 15)  (693 303)  (693 303)  LC_7 Logic Functioning bit
 (41 15)  (695 303)  (695 303)  LC_7 Logic Functioning bit
 (43 15)  (697 303)  (697 303)  LC_7 Logic Functioning bit
 (51 15)  (705 303)  (705 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_18

 (27 0)  (735 288)  (735 288)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 288)  (738 288)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 288)  (744 288)  LC_0 Logic Functioning bit
 (37 0)  (745 288)  (745 288)  LC_0 Logic Functioning bit
 (38 0)  (746 288)  (746 288)  LC_0 Logic Functioning bit
 (39 0)  (747 288)  (747 288)  LC_0 Logic Functioning bit
 (44 0)  (752 288)  (752 288)  LC_0 Logic Functioning bit
 (9 1)  (717 289)  (717 289)  routing T_14_18.sp4_v_t_40 <X> T_14_18.sp4_v_b_1
 (10 1)  (718 289)  (718 289)  routing T_14_18.sp4_v_t_40 <X> T_14_18.sp4_v_b_1
 (40 1)  (748 289)  (748 289)  LC_0 Logic Functioning bit
 (41 1)  (749 289)  (749 289)  LC_0 Logic Functioning bit
 (42 1)  (750 289)  (750 289)  LC_0 Logic Functioning bit
 (43 1)  (751 289)  (751 289)  LC_0 Logic Functioning bit
 (50 1)  (758 289)  (758 289)  Carry_In_Mux bit 

 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (733 290)  (733 290)  routing T_14_18.sp4_v_b_6 <X> T_14_18.lc_trk_g0_6
 (26 2)  (734 290)  (734 290)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 290)  (735 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 290)  (736 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (39 2)  (747 290)  (747 290)  LC_1 Logic Functioning bit
 (44 2)  (752 290)  (752 290)  LC_1 Logic Functioning bit
 (45 2)  (753 290)  (753 290)  LC_1 Logic Functioning bit
 (48 2)  (756 290)  (756 290)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (53 2)  (761 290)  (761 290)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (22 3)  (730 291)  (730 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (731 291)  (731 291)  routing T_14_18.sp4_v_b_6 <X> T_14_18.lc_trk_g0_6
 (26 3)  (734 291)  (734 291)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 291)  (735 291)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (41 3)  (749 291)  (749 291)  LC_1 Logic Functioning bit
 (43 3)  (751 291)  (751 291)  LC_1 Logic Functioning bit
 (47 3)  (755 291)  (755 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (756 291)  (756 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (708 292)  (708 292)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (1 4)  (709 292)  (709 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (39 4)  (747 292)  (747 292)  LC_2 Logic Functioning bit
 (44 4)  (752 292)  (752 292)  LC_2 Logic Functioning bit
 (0 5)  (708 293)  (708 293)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (1 5)  (709 293)  (709 293)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (40 5)  (748 293)  (748 293)  LC_2 Logic Functioning bit
 (41 5)  (749 293)  (749 293)  LC_2 Logic Functioning bit
 (42 5)  (750 293)  (750 293)  LC_2 Logic Functioning bit
 (43 5)  (751 293)  (751 293)  LC_2 Logic Functioning bit
 (12 6)  (720 294)  (720 294)  routing T_14_18.sp4_v_t_40 <X> T_14_18.sp4_h_l_40
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 294)  (726 294)  routing T_14_18.wire_logic_cluster/lc_5/out <X> T_14_18.lc_trk_g1_5
 (21 6)  (729 294)  (729 294)  routing T_14_18.wire_logic_cluster/lc_7/out <X> T_14_18.lc_trk_g1_7
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (733 294)  (733 294)  routing T_14_18.wire_logic_cluster/lc_6/out <X> T_14_18.lc_trk_g1_6
 (26 6)  (734 294)  (734 294)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 294)  (738 294)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (745 294)  (745 294)  LC_3 Logic Functioning bit
 (39 6)  (747 294)  (747 294)  LC_3 Logic Functioning bit
 (44 6)  (752 294)  (752 294)  LC_3 Logic Functioning bit
 (45 6)  (753 294)  (753 294)  LC_3 Logic Functioning bit
 (48 6)  (756 294)  (756 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (53 6)  (761 294)  (761 294)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (11 7)  (719 295)  (719 295)  routing T_14_18.sp4_v_t_40 <X> T_14_18.sp4_h_l_40
 (15 7)  (723 295)  (723 295)  routing T_14_18.bot_op_4 <X> T_14_18.lc_trk_g1_4
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (734 295)  (734 295)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 295)  (735 295)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 295)  (736 295)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 295)  (738 295)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (41 7)  (749 295)  (749 295)  LC_3 Logic Functioning bit
 (43 7)  (751 295)  (751 295)  LC_3 Logic Functioning bit
 (51 7)  (759 295)  (759 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (2 8)  (710 296)  (710 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 8)  (723 296)  (723 296)  routing T_14_18.sp4_h_r_33 <X> T_14_18.lc_trk_g2_1
 (16 8)  (724 296)  (724 296)  routing T_14_18.sp4_h_r_33 <X> T_14_18.lc_trk_g2_1
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (726 296)  (726 296)  routing T_14_18.sp4_h_r_33 <X> T_14_18.lc_trk_g2_1
 (26 8)  (734 296)  (734 296)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 296)  (736 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 296)  (738 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (745 296)  (745 296)  LC_4 Logic Functioning bit
 (39 8)  (747 296)  (747 296)  LC_4 Logic Functioning bit
 (44 8)  (752 296)  (752 296)  LC_4 Logic Functioning bit
 (45 8)  (753 296)  (753 296)  LC_4 Logic Functioning bit
 (26 9)  (734 297)  (734 297)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 297)  (736 297)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (41 9)  (749 297)  (749 297)  LC_4 Logic Functioning bit
 (43 9)  (751 297)  (751 297)  LC_4 Logic Functioning bit
 (48 9)  (756 297)  (756 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (760 297)  (760 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (25 10)  (733 298)  (733 298)  routing T_14_18.bnl_op_6 <X> T_14_18.lc_trk_g2_6
 (26 10)  (734 298)  (734 298)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 298)  (735 298)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (39 10)  (747 298)  (747 298)  LC_5 Logic Functioning bit
 (44 10)  (752 298)  (752 298)  LC_5 Logic Functioning bit
 (45 10)  (753 298)  (753 298)  LC_5 Logic Functioning bit
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (733 299)  (733 299)  routing T_14_18.bnl_op_6 <X> T_14_18.lc_trk_g2_6
 (26 11)  (734 299)  (734 299)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (41 11)  (749 299)  (749 299)  LC_5 Logic Functioning bit
 (43 11)  (751 299)  (751 299)  LC_5 Logic Functioning bit
 (5 12)  (713 300)  (713 300)  routing T_14_18.sp4_v_b_3 <X> T_14_18.sp4_h_r_9
 (8 12)  (716 300)  (716 300)  routing T_14_18.sp4_v_b_10 <X> T_14_18.sp4_h_r_10
 (9 12)  (717 300)  (717 300)  routing T_14_18.sp4_v_b_10 <X> T_14_18.sp4_h_r_10
 (12 12)  (720 300)  (720 300)  routing T_14_18.sp4_v_b_5 <X> T_14_18.sp4_h_r_11
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.wire_logic_cluster/lc_1/out <X> T_14_18.lc_trk_g3_1
 (21 12)  (729 300)  (729 300)  routing T_14_18.sp4_h_r_43 <X> T_14_18.lc_trk_g3_3
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (731 300)  (731 300)  routing T_14_18.sp4_h_r_43 <X> T_14_18.lc_trk_g3_3
 (24 12)  (732 300)  (732 300)  routing T_14_18.sp4_h_r_43 <X> T_14_18.lc_trk_g3_3
 (26 12)  (734 300)  (734 300)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 300)  (738 300)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (745 300)  (745 300)  LC_6 Logic Functioning bit
 (39 12)  (747 300)  (747 300)  LC_6 Logic Functioning bit
 (44 12)  (752 300)  (752 300)  LC_6 Logic Functioning bit
 (45 12)  (753 300)  (753 300)  LC_6 Logic Functioning bit
 (4 13)  (712 301)  (712 301)  routing T_14_18.sp4_v_b_3 <X> T_14_18.sp4_h_r_9
 (6 13)  (714 301)  (714 301)  routing T_14_18.sp4_v_b_3 <X> T_14_18.sp4_h_r_9
 (11 13)  (719 301)  (719 301)  routing T_14_18.sp4_v_b_5 <X> T_14_18.sp4_h_r_11
 (13 13)  (721 301)  (721 301)  routing T_14_18.sp4_v_b_5 <X> T_14_18.sp4_h_r_11
 (21 13)  (729 301)  (729 301)  routing T_14_18.sp4_h_r_43 <X> T_14_18.lc_trk_g3_3
 (26 13)  (734 301)  (734 301)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 301)  (736 301)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 301)  (738 301)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (41 13)  (749 301)  (749 301)  LC_6 Logic Functioning bit
 (43 13)  (751 301)  (751 301)  LC_6 Logic Functioning bit
 (14 14)  (722 302)  (722 302)  routing T_14_18.wire_logic_cluster/lc_4/out <X> T_14_18.lc_trk_g3_4
 (25 14)  (733 302)  (733 302)  routing T_14_18.bnl_op_6 <X> T_14_18.lc_trk_g3_6
 (26 14)  (734 302)  (734 302)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 302)  (735 302)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 302)  (738 302)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (745 302)  (745 302)  LC_7 Logic Functioning bit
 (39 14)  (747 302)  (747 302)  LC_7 Logic Functioning bit
 (45 14)  (753 302)  (753 302)  LC_7 Logic Functioning bit
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (733 303)  (733 303)  routing T_14_18.bnl_op_6 <X> T_14_18.lc_trk_g3_6
 (26 15)  (734 303)  (734 303)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 303)  (735 303)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 303)  (736 303)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 303)  (738 303)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (41 15)  (749 303)  (749 303)  LC_7 Logic Functioning bit
 (43 15)  (751 303)  (751 303)  LC_7 Logic Functioning bit


LogicTile_15_18

 (21 0)  (783 288)  (783 288)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g0_3
 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 288)  (786 288)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g0_3
 (26 0)  (788 288)  (788 288)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 288)  (789 288)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 288)  (790 288)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 288)  (793 288)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 288)  (795 288)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 288)  (796 288)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (8 1)  (770 289)  (770 289)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_1
 (9 1)  (771 289)  (771 289)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_1
 (10 1)  (772 289)  (772 289)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_1
 (14 1)  (776 289)  (776 289)  routing T_15_18.sp12_h_r_16 <X> T_15_18.lc_trk_g0_0
 (16 1)  (778 289)  (778 289)  routing T_15_18.sp12_h_r_16 <X> T_15_18.lc_trk_g0_0
 (17 1)  (779 289)  (779 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 289)  (792 289)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 289)  (793 289)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 289)  (798 289)  LC_0 Logic Functioning bit
 (38 1)  (800 289)  (800 289)  LC_0 Logic Functioning bit
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 290)  (776 290)  routing T_15_18.lft_op_4 <X> T_15_18.lc_trk_g0_4
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 290)  (792 290)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 290)  (793 290)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (41 2)  (803 290)  (803 290)  LC_1 Logic Functioning bit
 (43 2)  (805 290)  (805 290)  LC_1 Logic Functioning bit
 (15 3)  (777 291)  (777 291)  routing T_15_18.lft_op_4 <X> T_15_18.lc_trk_g0_4
 (17 3)  (779 291)  (779 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (41 3)  (803 291)  (803 291)  LC_1 Logic Functioning bit
 (43 3)  (805 291)  (805 291)  LC_1 Logic Functioning bit
 (15 4)  (777 292)  (777 292)  routing T_15_18.lft_op_1 <X> T_15_18.lc_trk_g1_1
 (17 4)  (779 292)  (779 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 292)  (780 292)  routing T_15_18.lft_op_1 <X> T_15_18.lc_trk_g1_1
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 292)  (786 292)  routing T_15_18.top_op_3 <X> T_15_18.lc_trk_g1_3
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 292)  (793 292)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 292)  (795 292)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 292)  (796 292)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (42 4)  (804 292)  (804 292)  LC_2 Logic Functioning bit
 (21 5)  (783 293)  (783 293)  routing T_15_18.top_op_3 <X> T_15_18.lc_trk_g1_3
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 293)  (792 293)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 293)  (794 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (796 293)  (796 293)  routing T_15_18.lc_trk_g1_1 <X> T_15_18.input_2_2
 (39 5)  (801 293)  (801 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (14 6)  (776 294)  (776 294)  routing T_15_18.wire_logic_cluster/lc_4/out <X> T_15_18.lc_trk_g1_4
 (25 6)  (787 294)  (787 294)  routing T_15_18.sp4_h_l_11 <X> T_15_18.lc_trk_g1_6
 (26 6)  (788 294)  (788 294)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 294)  (789 294)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 294)  (793 294)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (50 6)  (812 294)  (812 294)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (779 295)  (779 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (784 295)  (784 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (785 295)  (785 295)  routing T_15_18.sp4_h_l_11 <X> T_15_18.lc_trk_g1_6
 (24 7)  (786 295)  (786 295)  routing T_15_18.sp4_h_l_11 <X> T_15_18.lc_trk_g1_6
 (25 7)  (787 295)  (787 295)  routing T_15_18.sp4_h_l_11 <X> T_15_18.lc_trk_g1_6
 (26 7)  (788 295)  (788 295)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 295)  (790 295)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 295)  (792 295)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (43 7)  (805 295)  (805 295)  LC_3 Logic Functioning bit
 (14 8)  (776 296)  (776 296)  routing T_15_18.rgt_op_0 <X> T_15_18.lc_trk_g2_0
 (15 8)  (777 296)  (777 296)  routing T_15_18.sp4_h_r_25 <X> T_15_18.lc_trk_g2_1
 (16 8)  (778 296)  (778 296)  routing T_15_18.sp4_h_r_25 <X> T_15_18.lc_trk_g2_1
 (17 8)  (779 296)  (779 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (789 296)  (789 296)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 296)  (790 296)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 296)  (793 296)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 296)  (796 296)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 296)  (797 296)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_4
 (36 8)  (798 296)  (798 296)  LC_4 Logic Functioning bit
 (37 8)  (799 296)  (799 296)  LC_4 Logic Functioning bit
 (39 8)  (801 296)  (801 296)  LC_4 Logic Functioning bit
 (40 8)  (802 296)  (802 296)  LC_4 Logic Functioning bit
 (45 8)  (807 296)  (807 296)  LC_4 Logic Functioning bit
 (51 8)  (813 296)  (813 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (777 297)  (777 297)  routing T_15_18.rgt_op_0 <X> T_15_18.lc_trk_g2_0
 (17 9)  (779 297)  (779 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (780 297)  (780 297)  routing T_15_18.sp4_h_r_25 <X> T_15_18.lc_trk_g2_1
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (785 297)  (785 297)  routing T_15_18.sp4_h_l_15 <X> T_15_18.lc_trk_g2_2
 (24 9)  (786 297)  (786 297)  routing T_15_18.sp4_h_l_15 <X> T_15_18.lc_trk_g2_2
 (25 9)  (787 297)  (787 297)  routing T_15_18.sp4_h_l_15 <X> T_15_18.lc_trk_g2_2
 (28 9)  (790 297)  (790 297)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 297)  (794 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (795 297)  (795 297)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_4
 (35 9)  (797 297)  (797 297)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_4
 (36 9)  (798 297)  (798 297)  LC_4 Logic Functioning bit
 (37 9)  (799 297)  (799 297)  LC_4 Logic Functioning bit
 (48 9)  (810 297)  (810 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (813 297)  (813 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (767 298)  (767 298)  routing T_15_18.sp4_v_b_6 <X> T_15_18.sp4_h_l_43
 (21 10)  (783 298)  (783 298)  routing T_15_18.bnl_op_7 <X> T_15_18.lc_trk_g2_7
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (787 298)  (787 298)  routing T_15_18.rgt_op_6 <X> T_15_18.lc_trk_g2_6
 (26 10)  (788 298)  (788 298)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 298)  (790 298)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 298)  (793 298)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 298)  (795 298)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 298)  (796 298)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (14 11)  (776 299)  (776 299)  routing T_15_18.tnl_op_4 <X> T_15_18.lc_trk_g2_4
 (15 11)  (777 299)  (777 299)  routing T_15_18.tnl_op_4 <X> T_15_18.lc_trk_g2_4
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (783 299)  (783 299)  routing T_15_18.bnl_op_7 <X> T_15_18.lc_trk_g2_7
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (786 299)  (786 299)  routing T_15_18.rgt_op_6 <X> T_15_18.lc_trk_g2_6
 (26 11)  (788 299)  (788 299)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 299)  (790 299)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 299)  (792 299)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 299)  (798 299)  LC_5 Logic Functioning bit
 (38 11)  (800 299)  (800 299)  LC_5 Logic Functioning bit
 (12 12)  (774 300)  (774 300)  routing T_15_18.sp4_v_b_5 <X> T_15_18.sp4_h_r_11
 (14 12)  (776 300)  (776 300)  routing T_15_18.sp4_h_l_21 <X> T_15_18.lc_trk_g3_0
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 300)  (780 300)  routing T_15_18.wire_logic_cluster/lc_1/out <X> T_15_18.lc_trk_g3_1
 (25 12)  (787 300)  (787 300)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (28 12)  (790 300)  (790 300)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 300)  (793 300)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 300)  (796 300)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 300)  (799 300)  LC_6 Logic Functioning bit
 (39 12)  (801 300)  (801 300)  LC_6 Logic Functioning bit
 (40 12)  (802 300)  (802 300)  LC_6 Logic Functioning bit
 (41 12)  (803 300)  (803 300)  LC_6 Logic Functioning bit
 (42 12)  (804 300)  (804 300)  LC_6 Logic Functioning bit
 (48 12)  (810 300)  (810 300)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (812 300)  (812 300)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (814 300)  (814 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (11 13)  (773 301)  (773 301)  routing T_15_18.sp4_v_b_5 <X> T_15_18.sp4_h_r_11
 (13 13)  (775 301)  (775 301)  routing T_15_18.sp4_v_b_5 <X> T_15_18.sp4_h_r_11
 (15 13)  (777 301)  (777 301)  routing T_15_18.sp4_h_l_21 <X> T_15_18.lc_trk_g3_0
 (16 13)  (778 301)  (778 301)  routing T_15_18.sp4_h_l_21 <X> T_15_18.lc_trk_g3_0
 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (785 301)  (785 301)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (24 13)  (786 301)  (786 301)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (25 13)  (787 301)  (787 301)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (27 13)  (789 301)  (789 301)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 301)  (790 301)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 301)  (793 301)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (39 13)  (801 301)  (801 301)  LC_6 Logic Functioning bit
 (40 13)  (802 301)  (802 301)  LC_6 Logic Functioning bit
 (41 13)  (803 301)  (803 301)  LC_6 Logic Functioning bit
 (43 13)  (805 301)  (805 301)  LC_6 Logic Functioning bit
 (14 14)  (776 302)  (776 302)  routing T_15_18.bnl_op_4 <X> T_15_18.lc_trk_g3_4
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (787 302)  (787 302)  routing T_15_18.bnl_op_6 <X> T_15_18.lc_trk_g3_6
 (14 15)  (776 303)  (776 303)  routing T_15_18.bnl_op_4 <X> T_15_18.lc_trk_g3_4
 (17 15)  (779 303)  (779 303)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (780 303)  (780 303)  routing T_15_18.sp4_r_v_b_45 <X> T_15_18.lc_trk_g3_5
 (22 15)  (784 303)  (784 303)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (787 303)  (787 303)  routing T_15_18.bnl_op_6 <X> T_15_18.lc_trk_g3_6


LogicTile_16_18

 (22 0)  (838 288)  (838 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (840 288)  (840 288)  routing T_16_18.bot_op_3 <X> T_16_18.lc_trk_g0_3
 (26 0)  (842 288)  (842 288)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 288)  (844 288)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 288)  (845 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 288)  (846 288)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 288)  (849 288)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 288)  (852 288)  LC_0 Logic Functioning bit
 (37 0)  (853 288)  (853 288)  LC_0 Logic Functioning bit
 (41 0)  (857 288)  (857 288)  LC_0 Logic Functioning bit
 (42 0)  (858 288)  (858 288)  LC_0 Logic Functioning bit
 (43 0)  (859 288)  (859 288)  LC_0 Logic Functioning bit
 (26 1)  (842 289)  (842 289)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 289)  (843 289)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 289)  (844 289)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 289)  (846 289)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 289)  (848 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (850 289)  (850 289)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.input_2_0
 (35 1)  (851 289)  (851 289)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.input_2_0
 (36 1)  (852 289)  (852 289)  LC_0 Logic Functioning bit
 (37 1)  (853 289)  (853 289)  LC_0 Logic Functioning bit
 (42 1)  (858 289)  (858 289)  LC_0 Logic Functioning bit
 (43 1)  (859 289)  (859 289)  LC_0 Logic Functioning bit
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 290)  (830 290)  routing T_16_18.lft_op_4 <X> T_16_18.lc_trk_g0_4
 (25 2)  (841 290)  (841 290)  routing T_16_18.sp4_h_l_11 <X> T_16_18.lc_trk_g0_6
 (27 2)  (843 290)  (843 290)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 290)  (844 290)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 290)  (846 290)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 290)  (847 290)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 290)  (852 290)  LC_1 Logic Functioning bit
 (37 2)  (853 290)  (853 290)  LC_1 Logic Functioning bit
 (38 2)  (854 290)  (854 290)  LC_1 Logic Functioning bit
 (42 2)  (858 290)  (858 290)  LC_1 Logic Functioning bit
 (43 2)  (859 290)  (859 290)  LC_1 Logic Functioning bit
 (50 2)  (866 290)  (866 290)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (831 291)  (831 291)  routing T_16_18.lft_op_4 <X> T_16_18.lc_trk_g0_4
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (838 291)  (838 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (839 291)  (839 291)  routing T_16_18.sp4_h_l_11 <X> T_16_18.lc_trk_g0_6
 (24 3)  (840 291)  (840 291)  routing T_16_18.sp4_h_l_11 <X> T_16_18.lc_trk_g0_6
 (25 3)  (841 291)  (841 291)  routing T_16_18.sp4_h_l_11 <X> T_16_18.lc_trk_g0_6
 (30 3)  (846 291)  (846 291)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 291)  (847 291)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 291)  (852 291)  LC_1 Logic Functioning bit
 (37 3)  (853 291)  (853 291)  LC_1 Logic Functioning bit
 (38 3)  (854 291)  (854 291)  LC_1 Logic Functioning bit
 (42 3)  (858 291)  (858 291)  LC_1 Logic Functioning bit
 (43 3)  (859 291)  (859 291)  LC_1 Logic Functioning bit
 (14 4)  (830 292)  (830 292)  routing T_16_18.lft_op_0 <X> T_16_18.lc_trk_g1_0
 (21 4)  (837 292)  (837 292)  routing T_16_18.lft_op_3 <X> T_16_18.lc_trk_g1_3
 (22 4)  (838 292)  (838 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 292)  (840 292)  routing T_16_18.lft_op_3 <X> T_16_18.lc_trk_g1_3
 (25 4)  (841 292)  (841 292)  routing T_16_18.sp4_v_b_10 <X> T_16_18.lc_trk_g1_2
 (27 4)  (843 292)  (843 292)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 292)  (846 292)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 292)  (849 292)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 292)  (850 292)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 292)  (852 292)  LC_2 Logic Functioning bit
 (38 4)  (854 292)  (854 292)  LC_2 Logic Functioning bit
 (39 4)  (855 292)  (855 292)  LC_2 Logic Functioning bit
 (40 4)  (856 292)  (856 292)  LC_2 Logic Functioning bit
 (45 4)  (861 292)  (861 292)  LC_2 Logic Functioning bit
 (48 4)  (864 292)  (864 292)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (866 292)  (866 292)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (869 292)  (869 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (15 5)  (831 293)  (831 293)  routing T_16_18.lft_op_0 <X> T_16_18.lc_trk_g1_0
 (17 5)  (833 293)  (833 293)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (838 293)  (838 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (839 293)  (839 293)  routing T_16_18.sp4_v_b_10 <X> T_16_18.lc_trk_g1_2
 (25 5)  (841 293)  (841 293)  routing T_16_18.sp4_v_b_10 <X> T_16_18.lc_trk_g1_2
 (30 5)  (846 293)  (846 293)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 293)  (847 293)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 293)  (852 293)  LC_2 Logic Functioning bit
 (38 5)  (854 293)  (854 293)  LC_2 Logic Functioning bit
 (39 5)  (855 293)  (855 293)  LC_2 Logic Functioning bit
 (40 5)  (856 293)  (856 293)  LC_2 Logic Functioning bit
 (21 6)  (837 294)  (837 294)  routing T_16_18.wire_logic_cluster/lc_7/out <X> T_16_18.lc_trk_g1_7
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (841 294)  (841 294)  routing T_16_18.wire_logic_cluster/lc_6/out <X> T_16_18.lc_trk_g1_6
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 294)  (846 294)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 294)  (847 294)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 294)  (850 294)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (856 294)  (856 294)  LC_3 Logic Functioning bit
 (42 6)  (858 294)  (858 294)  LC_3 Logic Functioning bit
 (15 7)  (831 295)  (831 295)  routing T_16_18.bot_op_4 <X> T_16_18.lc_trk_g1_4
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (838 295)  (838 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (31 7)  (847 295)  (847 295)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (40 7)  (856 295)  (856 295)  LC_3 Logic Functioning bit
 (42 7)  (858 295)  (858 295)  LC_3 Logic Functioning bit
 (46 7)  (862 295)  (862 295)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (48 7)  (864 295)  (864 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 8)  (820 296)  (820 296)  routing T_16_18.sp4_v_t_43 <X> T_16_18.sp4_v_b_6
 (15 8)  (831 296)  (831 296)  routing T_16_18.sp4_h_r_33 <X> T_16_18.lc_trk_g2_1
 (16 8)  (832 296)  (832 296)  routing T_16_18.sp4_h_r_33 <X> T_16_18.lc_trk_g2_1
 (17 8)  (833 296)  (833 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (834 296)  (834 296)  routing T_16_18.sp4_h_r_33 <X> T_16_18.lc_trk_g2_1
 (21 8)  (837 296)  (837 296)  routing T_16_18.sp4_h_r_35 <X> T_16_18.lc_trk_g2_3
 (22 8)  (838 296)  (838 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (839 296)  (839 296)  routing T_16_18.sp4_h_r_35 <X> T_16_18.lc_trk_g2_3
 (24 8)  (840 296)  (840 296)  routing T_16_18.sp4_h_r_35 <X> T_16_18.lc_trk_g2_3
 (25 8)  (841 296)  (841 296)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g2_2
 (26 8)  (842 296)  (842 296)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 296)  (843 296)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 296)  (844 296)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (851 296)  (851 296)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.input_2_4
 (39 8)  (855 296)  (855 296)  LC_4 Logic Functioning bit
 (40 8)  (856 296)  (856 296)  LC_4 Logic Functioning bit
 (42 8)  (858 296)  (858 296)  LC_4 Logic Functioning bit
 (8 9)  (824 297)  (824 297)  routing T_16_18.sp4_h_l_42 <X> T_16_18.sp4_v_b_7
 (9 9)  (825 297)  (825 297)  routing T_16_18.sp4_h_l_42 <X> T_16_18.sp4_v_b_7
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (839 297)  (839 297)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g2_2
 (24 9)  (840 297)  (840 297)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g2_2
 (26 9)  (842 297)  (842 297)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 297)  (843 297)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 297)  (846 297)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 297)  (847 297)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 297)  (848 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (39 9)  (855 297)  (855 297)  LC_4 Logic Functioning bit
 (42 9)  (858 297)  (858 297)  LC_4 Logic Functioning bit
 (14 10)  (830 298)  (830 298)  routing T_16_18.sp4_h_r_36 <X> T_16_18.lc_trk_g2_4
 (16 10)  (832 298)  (832 298)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g2_5
 (17 10)  (833 298)  (833 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (834 298)  (834 298)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g2_5
 (21 10)  (837 298)  (837 298)  routing T_16_18.sp4_h_r_39 <X> T_16_18.lc_trk_g2_7
 (22 10)  (838 298)  (838 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (839 298)  (839 298)  routing T_16_18.sp4_h_r_39 <X> T_16_18.lc_trk_g2_7
 (24 10)  (840 298)  (840 298)  routing T_16_18.sp4_h_r_39 <X> T_16_18.lc_trk_g2_7
 (27 10)  (843 298)  (843 298)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 298)  (844 298)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 298)  (846 298)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 298)  (849 298)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 298)  (851 298)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_5
 (38 10)  (854 298)  (854 298)  LC_5 Logic Functioning bit
 (15 11)  (831 299)  (831 299)  routing T_16_18.sp4_h_r_36 <X> T_16_18.lc_trk_g2_4
 (16 11)  (832 299)  (832 299)  routing T_16_18.sp4_h_r_36 <X> T_16_18.lc_trk_g2_4
 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (834 299)  (834 299)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g2_5
 (26 11)  (842 299)  (842 299)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 299)  (843 299)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 299)  (845 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 299)  (846 299)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 299)  (847 299)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 299)  (848 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (849 299)  (849 299)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_5
 (36 11)  (852 299)  (852 299)  LC_5 Logic Functioning bit
 (4 12)  (820 300)  (820 300)  routing T_16_18.sp4_h_l_44 <X> T_16_18.sp4_v_b_9
 (25 12)  (841 300)  (841 300)  routing T_16_18.wire_logic_cluster/lc_2/out <X> T_16_18.lc_trk_g3_2
 (26 12)  (842 300)  (842 300)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 300)  (844 300)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 300)  (850 300)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 300)  (852 300)  LC_6 Logic Functioning bit
 (37 12)  (853 300)  (853 300)  LC_6 Logic Functioning bit
 (38 12)  (854 300)  (854 300)  LC_6 Logic Functioning bit
 (39 12)  (855 300)  (855 300)  LC_6 Logic Functioning bit
 (41 12)  (857 300)  (857 300)  LC_6 Logic Functioning bit
 (42 12)  (858 300)  (858 300)  LC_6 Logic Functioning bit
 (43 12)  (859 300)  (859 300)  LC_6 Logic Functioning bit
 (50 12)  (866 300)  (866 300)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (821 301)  (821 301)  routing T_16_18.sp4_h_l_44 <X> T_16_18.sp4_v_b_9
 (8 13)  (824 301)  (824 301)  routing T_16_18.sp4_h_l_47 <X> T_16_18.sp4_v_b_10
 (9 13)  (825 301)  (825 301)  routing T_16_18.sp4_h_l_47 <X> T_16_18.sp4_v_b_10
 (22 13)  (838 301)  (838 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (844 301)  (844 301)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 301)  (846 301)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 301)  (852 301)  LC_6 Logic Functioning bit
 (37 13)  (853 301)  (853 301)  LC_6 Logic Functioning bit
 (38 13)  (854 301)  (854 301)  LC_6 Logic Functioning bit
 (39 13)  (855 301)  (855 301)  LC_6 Logic Functioning bit
 (42 13)  (858 301)  (858 301)  LC_6 Logic Functioning bit
 (43 13)  (859 301)  (859 301)  LC_6 Logic Functioning bit
 (17 14)  (833 302)  (833 302)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (834 302)  (834 302)  routing T_16_18.bnl_op_5 <X> T_16_18.lc_trk_g3_5
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (839 302)  (839 302)  routing T_16_18.sp12_v_b_23 <X> T_16_18.lc_trk_g3_7
 (26 14)  (842 302)  (842 302)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 302)  (843 302)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 302)  (844 302)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 302)  (846 302)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 302)  (847 302)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 302)  (850 302)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (37 14)  (853 302)  (853 302)  LC_7 Logic Functioning bit
 (38 14)  (854 302)  (854 302)  LC_7 Logic Functioning bit
 (41 14)  (857 302)  (857 302)  LC_7 Logic Functioning bit
 (45 14)  (861 302)  (861 302)  LC_7 Logic Functioning bit
 (50 14)  (866 302)  (866 302)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (834 303)  (834 303)  routing T_16_18.bnl_op_5 <X> T_16_18.lc_trk_g3_5
 (21 15)  (837 303)  (837 303)  routing T_16_18.sp12_v_b_23 <X> T_16_18.lc_trk_g3_7
 (27 15)  (843 303)  (843 303)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 303)  (847 303)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 303)  (852 303)  LC_7 Logic Functioning bit
 (37 15)  (853 303)  (853 303)  LC_7 Logic Functioning bit
 (38 15)  (854 303)  (854 303)  LC_7 Logic Functioning bit
 (39 15)  (855 303)  (855 303)  LC_7 Logic Functioning bit
 (40 15)  (856 303)  (856 303)  LC_7 Logic Functioning bit
 (41 15)  (857 303)  (857 303)  LC_7 Logic Functioning bit
 (48 15)  (864 303)  (864 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (52 15)  (868 303)  (868 303)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_17_18

 (14 2)  (888 290)  (888 290)  routing T_17_18.lft_op_4 <X> T_17_18.lc_trk_g0_4
 (15 3)  (889 291)  (889 291)  routing T_17_18.lft_op_4 <X> T_17_18.lc_trk_g0_4
 (17 3)  (891 291)  (891 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (896 291)  (896 291)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (8 4)  (882 292)  (882 292)  routing T_17_18.sp4_v_b_4 <X> T_17_18.sp4_h_r_4
 (9 4)  (883 292)  (883 292)  routing T_17_18.sp4_v_b_4 <X> T_17_18.sp4_h_r_4
 (26 6)  (900 294)  (900 294)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 294)  (901 294)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 294)  (902 294)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 294)  (903 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 294)  (907 294)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 294)  (908 294)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (38 6)  (912 294)  (912 294)  LC_3 Logic Functioning bit
 (41 6)  (915 294)  (915 294)  LC_3 Logic Functioning bit
 (43 6)  (917 294)  (917 294)  LC_3 Logic Functioning bit
 (27 7)  (901 295)  (901 295)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 295)  (902 295)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 295)  (903 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 295)  (905 295)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 295)  (910 295)  LC_3 Logic Functioning bit
 (38 7)  (912 295)  (912 295)  LC_3 Logic Functioning bit
 (40 7)  (914 295)  (914 295)  LC_3 Logic Functioning bit
 (42 7)  (916 295)  (916 295)  LC_3 Logic Functioning bit
 (22 8)  (896 296)  (896 296)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (898 296)  (898 296)  routing T_17_18.tnr_op_3 <X> T_17_18.lc_trk_g2_3
 (27 8)  (901 296)  (901 296)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 296)  (902 296)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 296)  (903 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 296)  (904 296)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 296)  (906 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 296)  (907 296)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 296)  (910 296)  LC_4 Logic Functioning bit
 (37 8)  (911 296)  (911 296)  LC_4 Logic Functioning bit
 (39 8)  (913 296)  (913 296)  LC_4 Logic Functioning bit
 (43 8)  (917 296)  (917 296)  LC_4 Logic Functioning bit
 (50 8)  (924 296)  (924 296)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (900 297)  (900 297)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 297)  (901 297)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 297)  (902 297)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 297)  (903 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 297)  (904 297)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 297)  (905 297)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 297)  (910 297)  LC_4 Logic Functioning bit
 (37 9)  (911 297)  (911 297)  LC_4 Logic Functioning bit
 (42 9)  (916 297)  (916 297)  LC_4 Logic Functioning bit
 (43 9)  (917 297)  (917 297)  LC_4 Logic Functioning bit
 (46 9)  (920 297)  (920 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (1 10)  (875 298)  (875 298)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (29 10)  (903 298)  (903 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 298)  (904 298)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 298)  (905 298)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 298)  (906 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 298)  (910 298)  LC_5 Logic Functioning bit
 (37 10)  (911 298)  (911 298)  LC_5 Logic Functioning bit
 (38 10)  (912 298)  (912 298)  LC_5 Logic Functioning bit
 (39 10)  (913 298)  (913 298)  LC_5 Logic Functioning bit
 (41 10)  (915 298)  (915 298)  LC_5 Logic Functioning bit
 (43 10)  (917 298)  (917 298)  LC_5 Logic Functioning bit
 (46 10)  (920 298)  (920 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (925 298)  (925 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (927 298)  (927 298)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (1 11)  (875 299)  (875 299)  routing T_17_18.glb_netwk_4 <X> T_17_18.glb2local_2
 (30 11)  (904 299)  (904 299)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (36 11)  (910 299)  (910 299)  LC_5 Logic Functioning bit
 (37 11)  (911 299)  (911 299)  LC_5 Logic Functioning bit
 (38 11)  (912 299)  (912 299)  LC_5 Logic Functioning bit
 (39 11)  (913 299)  (913 299)  LC_5 Logic Functioning bit
 (41 11)  (915 299)  (915 299)  LC_5 Logic Functioning bit
 (43 11)  (917 299)  (917 299)  LC_5 Logic Functioning bit
 (47 11)  (921 299)  (921 299)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (51 11)  (925 299)  (925 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (926 299)  (926 299)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (4 12)  (878 300)  (878 300)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_9
 (17 12)  (891 300)  (891 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (895 300)  (895 300)  routing T_17_18.bnl_op_3 <X> T_17_18.lc_trk_g3_3
 (22 12)  (896 300)  (896 300)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (5 13)  (879 301)  (879 301)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_9
 (21 13)  (895 301)  (895 301)  routing T_17_18.bnl_op_3 <X> T_17_18.lc_trk_g3_3
 (4 14)  (878 302)  (878 302)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_v_t_44
 (6 14)  (880 302)  (880 302)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_v_t_44
 (14 14)  (888 302)  (888 302)  routing T_17_18.sp4_v_t_17 <X> T_17_18.lc_trk_g3_4
 (25 14)  (899 302)  (899 302)  routing T_17_18.sp4_v_b_30 <X> T_17_18.lc_trk_g3_6
 (5 15)  (879 303)  (879 303)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_v_t_44
 (16 15)  (890 303)  (890 303)  routing T_17_18.sp4_v_t_17 <X> T_17_18.lc_trk_g3_4
 (17 15)  (891 303)  (891 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (896 303)  (896 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (897 303)  (897 303)  routing T_17_18.sp4_v_b_30 <X> T_17_18.lc_trk_g3_6


LogicTile_18_18

 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_7 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 2)  (929 290)  (929 290)  routing T_18_18.glb_netwk_7 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (928 291)  (928 291)  routing T_18_18.glb_netwk_7 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 4)  (929 292)  (929 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (19 4)  (947 292)  (947 292)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (0 5)  (928 293)  (928 293)  routing T_18_18.glb_netwk_3 <X> T_18_18.wire_logic_cluster/lc_7/cen
 (19 10)  (947 298)  (947 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (9 12)  (937 300)  (937 300)  routing T_18_18.sp4_h_l_42 <X> T_18_18.sp4_h_r_10
 (10 12)  (938 300)  (938 300)  routing T_18_18.sp4_h_l_42 <X> T_18_18.sp4_h_r_10
 (26 12)  (954 300)  (954 300)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 300)  (955 300)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 300)  (956 300)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 300)  (957 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 300)  (958 300)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 300)  (960 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 300)  (961 300)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 300)  (962 300)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 300)  (964 300)  LC_6 Logic Functioning bit
 (37 12)  (965 300)  (965 300)  LC_6 Logic Functioning bit
 (38 12)  (966 300)  (966 300)  LC_6 Logic Functioning bit
 (39 12)  (967 300)  (967 300)  LC_6 Logic Functioning bit
 (41 12)  (969 300)  (969 300)  LC_6 Logic Functioning bit
 (43 12)  (971 300)  (971 300)  LC_6 Logic Functioning bit
 (45 12)  (973 300)  (973 300)  LC_6 Logic Functioning bit
 (22 13)  (950 301)  (950 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (955 301)  (955 301)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 301)  (956 301)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 301)  (957 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 301)  (959 301)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (965 301)  (965 301)  LC_6 Logic Functioning bit
 (39 13)  (967 301)  (967 301)  LC_6 Logic Functioning bit
 (48 13)  (976 301)  (976 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (928 302)  (928 302)  routing T_18_18.glb_netwk_4 <X> T_18_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 302)  (929 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (944 302)  (944 302)  routing T_18_18.sp4_v_b_37 <X> T_18_18.lc_trk_g3_5
 (17 14)  (945 302)  (945 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (946 302)  (946 302)  routing T_18_18.sp4_v_b_37 <X> T_18_18.lc_trk_g3_5
 (14 15)  (942 303)  (942 303)  routing T_18_18.sp4_r_v_b_44 <X> T_18_18.lc_trk_g3_4
 (17 15)  (945 303)  (945 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (946 303)  (946 303)  routing T_18_18.sp4_v_b_37 <X> T_18_18.lc_trk_g3_5
 (19 15)  (947 303)  (947 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_18

 (0 0)  (982 288)  (982 288)  Negative Clock bit

 (11 1)  (993 289)  (993 289)  routing T_19_18.sp4_h_l_39 <X> T_19_18.sp4_h_r_2
 (2 2)  (984 290)  (984 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 291)  (982 291)  routing T_19_18.glb_netwk_1 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (1 4)  (983 292)  (983 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 293)  (982 293)  routing T_19_18.glb_netwk_3 <X> T_19_18.wire_logic_cluster/lc_7/cen
 (10 9)  (992 297)  (992 297)  routing T_19_18.sp4_h_r_2 <X> T_19_18.sp4_v_b_7
 (26 10)  (1008 298)  (1008 298)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (1010 298)  (1010 298)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 298)  (1011 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 298)  (1012 298)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 298)  (1013 298)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 298)  (1014 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 298)  (1015 298)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 298)  (1016 298)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 298)  (1018 298)  LC_5 Logic Functioning bit
 (38 10)  (1020 298)  (1020 298)  LC_5 Logic Functioning bit
 (45 10)  (1027 298)  (1027 298)  LC_5 Logic Functioning bit
 (51 10)  (1033 298)  (1033 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (997 299)  (997 299)  routing T_19_18.sp4_v_t_33 <X> T_19_18.lc_trk_g2_4
 (16 11)  (998 299)  (998 299)  routing T_19_18.sp4_v_t_33 <X> T_19_18.lc_trk_g2_4
 (17 11)  (999 299)  (999 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (27 11)  (1009 299)  (1009 299)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 299)  (1010 299)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 299)  (1011 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (1018 299)  (1018 299)  LC_5 Logic Functioning bit
 (37 11)  (1019 299)  (1019 299)  LC_5 Logic Functioning bit
 (38 11)  (1020 299)  (1020 299)  LC_5 Logic Functioning bit
 (39 11)  (1021 299)  (1021 299)  LC_5 Logic Functioning bit
 (40 11)  (1022 299)  (1022 299)  LC_5 Logic Functioning bit
 (42 11)  (1024 299)  (1024 299)  LC_5 Logic Functioning bit
 (0 14)  (982 302)  (982 302)  routing T_19_18.glb_netwk_4 <X> T_19_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 302)  (983 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (996 302)  (996 302)  routing T_19_18.sp4_v_b_36 <X> T_19_18.lc_trk_g3_4
 (15 14)  (997 302)  (997 302)  routing T_19_18.sp4_v_t_32 <X> T_19_18.lc_trk_g3_5
 (16 14)  (998 302)  (998 302)  routing T_19_18.sp4_v_t_32 <X> T_19_18.lc_trk_g3_5
 (17 14)  (999 302)  (999 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (14 15)  (996 303)  (996 303)  routing T_19_18.sp4_v_b_36 <X> T_19_18.lc_trk_g3_4
 (16 15)  (998 303)  (998 303)  routing T_19_18.sp4_v_b_36 <X> T_19_18.lc_trk_g3_4
 (17 15)  (999 303)  (999 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_20_18

 (4 0)  (1040 288)  (1040 288)  routing T_20_18.sp4_h_l_43 <X> T_20_18.sp4_v_b_0
 (6 0)  (1042 288)  (1042 288)  routing T_20_18.sp4_h_l_43 <X> T_20_18.sp4_v_b_0
 (5 1)  (1041 289)  (1041 289)  routing T_20_18.sp4_h_l_43 <X> T_20_18.sp4_v_b_0
 (0 2)  (1036 290)  (1036 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 290)  (1037 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 290)  (1038 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (1064 290)  (1064 290)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 290)  (1065 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 290)  (1066 290)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 290)  (1067 290)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 290)  (1068 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 290)  (1069 290)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 290)  (1070 290)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (1074 290)  (1074 290)  LC_1 Logic Functioning bit
 (39 2)  (1075 290)  (1075 290)  LC_1 Logic Functioning bit
 (41 2)  (1077 290)  (1077 290)  LC_1 Logic Functioning bit
 (45 2)  (1081 290)  (1081 290)  LC_1 Logic Functioning bit
 (51 2)  (1087 290)  (1087 290)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (28 3)  (1064 291)  (1064 291)  routing T_20_18.lc_trk_g2_1 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 291)  (1065 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 291)  (1068 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1070 291)  (1070 291)  routing T_20_18.lc_trk_g1_0 <X> T_20_18.input_2_1
 (38 3)  (1074 291)  (1074 291)  LC_1 Logic Functioning bit
 (0 4)  (1036 292)  (1036 292)  routing T_20_18.lc_trk_g2_2 <X> T_20_18.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 292)  (1037 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (1050 292)  (1050 292)  routing T_20_18.sp4_v_b_0 <X> T_20_18.lc_trk_g1_0
 (1 5)  (1037 293)  (1037 293)  routing T_20_18.lc_trk_g2_2 <X> T_20_18.wire_logic_cluster/lc_7/cen
 (16 5)  (1052 293)  (1052 293)  routing T_20_18.sp4_v_b_0 <X> T_20_18.lc_trk_g1_0
 (17 5)  (1053 293)  (1053 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (4 8)  (1040 296)  (1040 296)  routing T_20_18.sp4_h_l_43 <X> T_20_18.sp4_v_b_6
 (15 8)  (1051 296)  (1051 296)  routing T_20_18.sp4_h_r_41 <X> T_20_18.lc_trk_g2_1
 (16 8)  (1052 296)  (1052 296)  routing T_20_18.sp4_h_r_41 <X> T_20_18.lc_trk_g2_1
 (17 8)  (1053 296)  (1053 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1054 296)  (1054 296)  routing T_20_18.sp4_h_r_41 <X> T_20_18.lc_trk_g2_1
 (25 8)  (1061 296)  (1061 296)  routing T_20_18.sp4_h_r_34 <X> T_20_18.lc_trk_g2_2
 (5 9)  (1041 297)  (1041 297)  routing T_20_18.sp4_h_l_43 <X> T_20_18.sp4_v_b_6
 (18 9)  (1054 297)  (1054 297)  routing T_20_18.sp4_h_r_41 <X> T_20_18.lc_trk_g2_1
 (22 9)  (1058 297)  (1058 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1059 297)  (1059 297)  routing T_20_18.sp4_h_r_34 <X> T_20_18.lc_trk_g2_2
 (24 9)  (1060 297)  (1060 297)  routing T_20_18.sp4_h_r_34 <X> T_20_18.lc_trk_g2_2
 (14 10)  (1050 298)  (1050 298)  routing T_20_18.rgt_op_4 <X> T_20_18.lc_trk_g2_4
 (15 11)  (1051 299)  (1051 299)  routing T_20_18.rgt_op_4 <X> T_20_18.lc_trk_g2_4
 (17 11)  (1053 299)  (1053 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (0 14)  (1036 302)  (1036 302)  routing T_20_18.glb_netwk_4 <X> T_20_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 302)  (1037 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (1051 302)  (1051 302)  routing T_20_18.sp4_h_r_45 <X> T_20_18.lc_trk_g3_5
 (16 14)  (1052 302)  (1052 302)  routing T_20_18.sp4_h_r_45 <X> T_20_18.lc_trk_g3_5
 (17 14)  (1053 302)  (1053 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1054 302)  (1054 302)  routing T_20_18.sp4_h_r_45 <X> T_20_18.lc_trk_g3_5
 (18 15)  (1054 303)  (1054 303)  routing T_20_18.sp4_h_r_45 <X> T_20_18.lc_trk_g3_5


LogicTile_21_18

 (0 2)  (1090 290)  (1090 290)  routing T_21_18.glb_netwk_7 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 290)  (1091 290)  routing T_21_18.glb_netwk_7 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 290)  (1092 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 291)  (1090 291)  routing T_21_18.glb_netwk_7 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (1 4)  (1091 292)  (1091 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1090 293)  (1090 293)  routing T_21_18.glb_netwk_3 <X> T_21_18.wire_logic_cluster/lc_7/cen
 (27 8)  (1117 296)  (1117 296)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 296)  (1118 296)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 296)  (1119 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 296)  (1121 296)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 296)  (1122 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 296)  (1123 296)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 296)  (1124 296)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 296)  (1126 296)  LC_4 Logic Functioning bit
 (37 8)  (1127 296)  (1127 296)  LC_4 Logic Functioning bit
 (38 8)  (1128 296)  (1128 296)  LC_4 Logic Functioning bit
 (39 8)  (1129 296)  (1129 296)  LC_4 Logic Functioning bit
 (41 8)  (1131 296)  (1131 296)  LC_4 Logic Functioning bit
 (43 8)  (1133 296)  (1133 296)  LC_4 Logic Functioning bit
 (45 8)  (1135 296)  (1135 296)  LC_4 Logic Functioning bit
 (26 9)  (1116 297)  (1116 297)  routing T_21_18.lc_trk_g3_3 <X> T_21_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 297)  (1117 297)  routing T_21_18.lc_trk_g3_3 <X> T_21_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 297)  (1118 297)  routing T_21_18.lc_trk_g3_3 <X> T_21_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 297)  (1119 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 297)  (1121 297)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (1127 297)  (1127 297)  LC_4 Logic Functioning bit
 (39 9)  (1129 297)  (1129 297)  LC_4 Logic Functioning bit
 (22 12)  (1112 300)  (1112 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1113 300)  (1113 300)  routing T_21_18.sp4_v_t_30 <X> T_21_18.lc_trk_g3_3
 (24 12)  (1114 300)  (1114 300)  routing T_21_18.sp4_v_t_30 <X> T_21_18.lc_trk_g3_3
 (15 13)  (1105 301)  (1105 301)  routing T_21_18.sp4_v_t_29 <X> T_21_18.lc_trk_g3_0
 (16 13)  (1106 301)  (1106 301)  routing T_21_18.sp4_v_t_29 <X> T_21_18.lc_trk_g3_0
 (17 13)  (1107 301)  (1107 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (0 14)  (1090 302)  (1090 302)  routing T_21_18.glb_netwk_4 <X> T_21_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 302)  (1091 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1115 302)  (1115 302)  routing T_21_18.sp4_v_b_38 <X> T_21_18.lc_trk_g3_6
 (22 15)  (1112 303)  (1112 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1113 303)  (1113 303)  routing T_21_18.sp4_v_b_38 <X> T_21_18.lc_trk_g3_6
 (25 15)  (1115 303)  (1115 303)  routing T_21_18.sp4_v_b_38 <X> T_21_18.lc_trk_g3_6


LogicTile_22_18

 (11 12)  (1155 300)  (1155 300)  routing T_22_18.sp4_v_t_45 <X> T_22_18.sp4_v_b_11
 (12 13)  (1156 301)  (1156 301)  routing T_22_18.sp4_v_t_45 <X> T_22_18.sp4_v_b_11


LogicTile_28_18

 (3 2)  (1459 290)  (1459 290)  routing T_28_18.sp12_v_t_23 <X> T_28_18.sp12_h_l_23


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (5 2)  (12 274)  (12 274)  routing T_0_17.span12_horz_3 <X> T_0_17.lc_trk_g0_3
 (7 2)  (10 274)  (10 274)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_3 lc_trk_g0_3
 (8 2)  (9 274)  (9 274)  routing T_0_17.span12_horz_3 <X> T_0_17.lc_trk_g0_3
 (8 3)  (9 275)  (9 275)  routing T_0_17.span12_horz_3 <X> T_0_17.lc_trk_g0_3
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (14 4)  (3 276)  (3 276)  routing T_0_17.lc_trk_g0_3 <X> T_0_17.wire_gbuf/in
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (17 5)  (0 277)  (0 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (17 9)  (0 281)  (0 281)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_4_17

 (3 1)  (183 273)  (183 273)  routing T_4_17.sp12_h_l_23 <X> T_4_17.sp12_v_b_0


LogicTile_5_17

 (22 2)  (256 274)  (256 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (257 274)  (257 274)  routing T_5_17.sp4_h_r_7 <X> T_5_17.lc_trk_g0_7
 (24 2)  (258 274)  (258 274)  routing T_5_17.sp4_h_r_7 <X> T_5_17.lc_trk_g0_7
 (17 3)  (251 275)  (251 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (255 275)  (255 275)  routing T_5_17.sp4_h_r_7 <X> T_5_17.lc_trk_g0_7
 (26 4)  (260 276)  (260 276)  routing T_5_17.lc_trk_g0_4 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (31 4)  (265 276)  (265 276)  routing T_5_17.lc_trk_g0_7 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 276)  (266 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (270 276)  (270 276)  LC_2 Logic Functioning bit
 (37 4)  (271 276)  (271 276)  LC_2 Logic Functioning bit
 (38 4)  (272 276)  (272 276)  LC_2 Logic Functioning bit
 (39 4)  (273 276)  (273 276)  LC_2 Logic Functioning bit
 (41 4)  (275 276)  (275 276)  LC_2 Logic Functioning bit
 (43 4)  (277 276)  (277 276)  LC_2 Logic Functioning bit
 (47 4)  (281 276)  (281 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (29 5)  (263 277)  (263 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 277)  (265 277)  routing T_5_17.lc_trk_g0_7 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 277)  (270 277)  LC_2 Logic Functioning bit
 (37 5)  (271 277)  (271 277)  LC_2 Logic Functioning bit
 (38 5)  (272 277)  (272 277)  LC_2 Logic Functioning bit
 (39 5)  (273 277)  (273 277)  LC_2 Logic Functioning bit
 (40 5)  (274 277)  (274 277)  LC_2 Logic Functioning bit
 (42 5)  (276 277)  (276 277)  LC_2 Logic Functioning bit
 (1 6)  (235 278)  (235 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (235 279)  (235 279)  routing T_5_17.glb_netwk_4 <X> T_5_17.glb2local_0


LogicTile_6_17

 (3 5)  (291 277)  (291 277)  routing T_6_17.sp12_h_l_23 <X> T_6_17.sp12_h_r_0


LogicTile_9_17

 (9 10)  (447 282)  (447 282)  routing T_9_17.sp4_v_b_7 <X> T_9_17.sp4_h_l_42


LogicTile_11_17

 (5 9)  (551 281)  (551 281)  routing T_11_17.sp4_h_r_6 <X> T_11_17.sp4_v_b_6


LogicTile_12_17

 (3 0)  (603 272)  (603 272)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_b_0
 (14 0)  (614 272)  (614 272)  routing T_12_17.bnr_op_0 <X> T_12_17.lc_trk_g0_0
 (3 1)  (603 273)  (603 273)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_b_0
 (12 1)  (612 273)  (612 273)  routing T_12_17.sp4_h_r_2 <X> T_12_17.sp4_v_b_2
 (14 1)  (614 273)  (614 273)  routing T_12_17.bnr_op_0 <X> T_12_17.lc_trk_g0_0
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (4 2)  (604 274)  (604 274)  routing T_12_17.sp4_h_r_6 <X> T_12_17.sp4_v_t_37
 (6 2)  (606 274)  (606 274)  routing T_12_17.sp4_h_r_6 <X> T_12_17.sp4_v_t_37
 (14 2)  (614 274)  (614 274)  routing T_12_17.wire_logic_cluster/lc_4/out <X> T_12_17.lc_trk_g0_4
 (17 2)  (617 274)  (617 274)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (618 274)  (618 274)  routing T_12_17.bnr_op_5 <X> T_12_17.lc_trk_g0_5
 (22 2)  (622 274)  (622 274)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (5 3)  (605 275)  (605 275)  routing T_12_17.sp4_h_r_6 <X> T_12_17.sp4_v_t_37
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (618 275)  (618 275)  routing T_12_17.bnr_op_5 <X> T_12_17.lc_trk_g0_5
 (22 3)  (622 275)  (622 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (623 275)  (623 275)  routing T_12_17.sp4_h_r_6 <X> T_12_17.lc_trk_g0_6
 (24 3)  (624 275)  (624 275)  routing T_12_17.sp4_h_r_6 <X> T_12_17.lc_trk_g0_6
 (25 3)  (625 275)  (625 275)  routing T_12_17.sp4_h_r_6 <X> T_12_17.lc_trk_g0_6
 (21 4)  (621 276)  (621 276)  routing T_12_17.sp12_h_r_3 <X> T_12_17.lc_trk_g1_3
 (22 4)  (622 276)  (622 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (624 276)  (624 276)  routing T_12_17.sp12_h_r_3 <X> T_12_17.lc_trk_g1_3
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 276)  (630 276)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 276)  (631 276)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 276)  (633 276)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (37 4)  (637 276)  (637 276)  LC_2 Logic Functioning bit
 (38 4)  (638 276)  (638 276)  LC_2 Logic Functioning bit
 (39 4)  (639 276)  (639 276)  LC_2 Logic Functioning bit
 (41 4)  (641 276)  (641 276)  LC_2 Logic Functioning bit
 (43 4)  (643 276)  (643 276)  LC_2 Logic Functioning bit
 (14 5)  (614 277)  (614 277)  routing T_12_17.sp4_h_r_0 <X> T_12_17.lc_trk_g1_0
 (15 5)  (615 277)  (615 277)  routing T_12_17.sp4_h_r_0 <X> T_12_17.lc_trk_g1_0
 (16 5)  (616 277)  (616 277)  routing T_12_17.sp4_h_r_0 <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (621 277)  (621 277)  routing T_12_17.sp12_h_r_3 <X> T_12_17.lc_trk_g1_3
 (30 5)  (630 277)  (630 277)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (37 5)  (637 277)  (637 277)  LC_2 Logic Functioning bit
 (38 5)  (638 277)  (638 277)  LC_2 Logic Functioning bit
 (39 5)  (639 277)  (639 277)  LC_2 Logic Functioning bit
 (41 5)  (641 277)  (641 277)  LC_2 Logic Functioning bit
 (43 5)  (643 277)  (643 277)  LC_2 Logic Functioning bit
 (14 6)  (614 278)  (614 278)  routing T_12_17.bnr_op_4 <X> T_12_17.lc_trk_g1_4
 (22 6)  (622 278)  (622 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (623 278)  (623 278)  routing T_12_17.sp4_v_b_23 <X> T_12_17.lc_trk_g1_7
 (24 6)  (624 278)  (624 278)  routing T_12_17.sp4_v_b_23 <X> T_12_17.lc_trk_g1_7
 (26 6)  (626 278)  (626 278)  routing T_12_17.lc_trk_g0_5 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 278)  (630 278)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 278)  (634 278)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (14 7)  (614 279)  (614 279)  routing T_12_17.bnr_op_4 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 279)  (630 279)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 279)  (631 279)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 279)  (637 279)  LC_3 Logic Functioning bit
 (39 7)  (639 279)  (639 279)  LC_3 Logic Functioning bit
 (21 8)  (621 280)  (621 280)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g2_3
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 280)  (624 280)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g2_3
 (26 8)  (626 280)  (626 280)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 280)  (627 280)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 280)  (631 280)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 280)  (634 280)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (22 9)  (622 281)  (622 281)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (624 281)  (624 281)  routing T_12_17.tnr_op_2 <X> T_12_17.lc_trk_g2_2
 (26 9)  (626 281)  (626 281)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 281)  (627 281)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 281)  (632 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (633 281)  (633 281)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.input_2_4
 (35 9)  (635 281)  (635 281)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.input_2_4
 (39 9)  (639 281)  (639 281)  LC_4 Logic Functioning bit
 (11 10)  (611 282)  (611 282)  routing T_12_17.sp4_h_r_2 <X> T_12_17.sp4_v_t_45
 (13 10)  (613 282)  (613 282)  routing T_12_17.sp4_h_r_2 <X> T_12_17.sp4_v_t_45
 (21 10)  (621 282)  (621 282)  routing T_12_17.wire_logic_cluster/lc_7/out <X> T_12_17.lc_trk_g2_7
 (22 10)  (622 282)  (622 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (12 11)  (612 283)  (612 283)  routing T_12_17.sp4_h_r_2 <X> T_12_17.sp4_v_t_45
 (1 12)  (601 284)  (601 284)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (624 284)  (624 284)  routing T_12_17.tnr_op_3 <X> T_12_17.lc_trk_g3_3
 (27 12)  (627 284)  (627 284)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 284)  (633 284)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 284)  (635 284)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.input_2_6
 (1 13)  (601 285)  (601 285)  routing T_12_17.glb_netwk_4 <X> T_12_17.glb2local_3
 (26 13)  (626 285)  (626 285)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 285)  (627 285)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 285)  (628 285)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 285)  (631 285)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 285)  (632 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (634 285)  (634 285)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.input_2_6
 (35 13)  (635 285)  (635 285)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.input_2_6
 (38 13)  (638 285)  (638 285)  LC_6 Logic Functioning bit
 (48 13)  (648 285)  (648 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 286)  (631 286)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 286)  (636 286)  LC_7 Logic Functioning bit
 (37 14)  (637 286)  (637 286)  LC_7 Logic Functioning bit
 (38 14)  (638 286)  (638 286)  LC_7 Logic Functioning bit
 (41 14)  (641 286)  (641 286)  LC_7 Logic Functioning bit
 (42 14)  (642 286)  (642 286)  LC_7 Logic Functioning bit
 (43 14)  (643 286)  (643 286)  LC_7 Logic Functioning bit
 (50 14)  (650 286)  (650 286)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (626 287)  (626 287)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 287)  (628 287)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (636 287)  (636 287)  LC_7 Logic Functioning bit
 (37 15)  (637 287)  (637 287)  LC_7 Logic Functioning bit
 (38 15)  (638 287)  (638 287)  LC_7 Logic Functioning bit
 (39 15)  (639 287)  (639 287)  LC_7 Logic Functioning bit
 (41 15)  (641 287)  (641 287)  LC_7 Logic Functioning bit
 (42 15)  (642 287)  (642 287)  LC_7 Logic Functioning bit
 (43 15)  (643 287)  (643 287)  LC_7 Logic Functioning bit


LogicTile_13_17

 (8 0)  (662 272)  (662 272)  routing T_13_17.sp4_v_b_1 <X> T_13_17.sp4_h_r_1
 (9 0)  (663 272)  (663 272)  routing T_13_17.sp4_v_b_1 <X> T_13_17.sp4_h_r_1
 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 272)  (672 272)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g0_1
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 272)  (678 272)  routing T_13_17.top_op_3 <X> T_13_17.lc_trk_g0_3
 (25 0)  (679 272)  (679 272)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g0_2
 (26 0)  (680 272)  (680 272)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 272)  (682 272)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 272)  (685 272)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 272)  (689 272)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.input_2_0
 (21 1)  (675 273)  (675 273)  routing T_13_17.top_op_3 <X> T_13_17.lc_trk_g0_3
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (682 273)  (682 273)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 273)  (685 273)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (689 273)  (689 273)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.input_2_0
 (43 1)  (697 273)  (697 273)  LC_0 Logic Functioning bit
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 274)  (671 274)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (672 274)  (672 274)  routing T_13_17.bnr_op_5 <X> T_13_17.lc_trk_g0_5
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (692 274)  (692 274)  LC_1 Logic Functioning bit
 (39 2)  (693 274)  (693 274)  LC_1 Logic Functioning bit
 (41 2)  (695 274)  (695 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (45 2)  (699 274)  (699 274)  LC_1 Logic Functioning bit
 (50 2)  (704 274)  (704 274)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (705 274)  (705 274)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (18 3)  (672 275)  (672 275)  routing T_13_17.bnr_op_5 <X> T_13_17.lc_trk_g0_5
 (22 3)  (676 275)  (676 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 275)  (677 275)  routing T_13_17.sp4_v_b_22 <X> T_13_17.lc_trk_g0_6
 (24 3)  (678 275)  (678 275)  routing T_13_17.sp4_v_b_22 <X> T_13_17.lc_trk_g0_6
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (38 3)  (692 275)  (692 275)  LC_1 Logic Functioning bit
 (39 3)  (693 275)  (693 275)  LC_1 Logic Functioning bit
 (40 3)  (694 275)  (694 275)  LC_1 Logic Functioning bit
 (42 3)  (696 275)  (696 275)  LC_1 Logic Functioning bit
 (44 3)  (698 275)  (698 275)  LC_1 Logic Functioning bit
 (15 4)  (669 276)  (669 276)  routing T_13_17.bot_op_1 <X> T_13_17.lc_trk_g1_1
 (17 4)  (671 276)  (671 276)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (675 276)  (675 276)  routing T_13_17.wire_logic_cluster/lc_3/out <X> T_13_17.lc_trk_g1_3
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 276)  (685 276)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (5 5)  (659 277)  (659 277)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_b_3
 (10 5)  (664 277)  (664 277)  routing T_13_17.sp4_h_r_11 <X> T_13_17.sp4_v_b_4
 (27 5)  (681 277)  (681 277)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 277)  (682 277)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 277)  (684 277)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 277)  (686 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (688 277)  (688 277)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.input_2_2
 (35 5)  (689 277)  (689 277)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.input_2_2
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (21 6)  (675 278)  (675 278)  routing T_13_17.sp4_h_l_2 <X> T_13_17.lc_trk_g1_7
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (677 278)  (677 278)  routing T_13_17.sp4_h_l_2 <X> T_13_17.lc_trk_g1_7
 (24 6)  (678 278)  (678 278)  routing T_13_17.sp4_h_l_2 <X> T_13_17.lc_trk_g1_7
 (28 6)  (682 278)  (682 278)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 278)  (684 278)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 278)  (687 278)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 278)  (689 278)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_3
 (46 6)  (700 278)  (700 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (702 278)  (702 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (53 6)  (707 278)  (707 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (668 279)  (668 279)  routing T_13_17.sp4_h_r_4 <X> T_13_17.lc_trk_g1_4
 (15 7)  (669 279)  (669 279)  routing T_13_17.sp4_h_r_4 <X> T_13_17.lc_trk_g1_4
 (16 7)  (670 279)  (670 279)  routing T_13_17.sp4_h_r_4 <X> T_13_17.lc_trk_g1_4
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 279)  (682 279)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 279)  (686 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (687 279)  (687 279)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_3
 (35 7)  (689 279)  (689 279)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_3
 (39 7)  (693 279)  (693 279)  LC_3 Logic Functioning bit
 (12 8)  (666 280)  (666 280)  routing T_13_17.sp4_v_b_8 <X> T_13_17.sp4_h_r_8
 (22 8)  (676 280)  (676 280)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (678 280)  (678 280)  routing T_13_17.tnr_op_3 <X> T_13_17.lc_trk_g2_3
 (27 8)  (681 280)  (681 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 280)  (684 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (43 8)  (697 280)  (697 280)  LC_4 Logic Functioning bit
 (50 8)  (704 280)  (704 280)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (665 281)  (665 281)  routing T_13_17.sp4_v_b_8 <X> T_13_17.sp4_h_r_8
 (14 9)  (668 281)  (668 281)  routing T_13_17.sp4_r_v_b_32 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (27 9)  (681 281)  (681 281)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 281)  (685 281)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 281)  (691 281)  LC_4 Logic Functioning bit
 (42 9)  (696 281)  (696 281)  LC_4 Logic Functioning bit
 (43 9)  (697 281)  (697 281)  LC_4 Logic Functioning bit
 (4 10)  (658 282)  (658 282)  routing T_13_17.sp4_h_r_6 <X> T_13_17.sp4_v_t_43
 (21 10)  (675 282)  (675 282)  routing T_13_17.rgt_op_7 <X> T_13_17.lc_trk_g2_7
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 282)  (678 282)  routing T_13_17.rgt_op_7 <X> T_13_17.lc_trk_g2_7
 (31 10)  (685 282)  (685 282)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (40 10)  (694 282)  (694 282)  LC_5 Logic Functioning bit
 (41 10)  (695 282)  (695 282)  LC_5 Logic Functioning bit
 (42 10)  (696 282)  (696 282)  LC_5 Logic Functioning bit
 (43 10)  (697 282)  (697 282)  LC_5 Logic Functioning bit
 (50 10)  (704 282)  (704 282)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (659 283)  (659 283)  routing T_13_17.sp4_h_r_6 <X> T_13_17.sp4_v_t_43
 (15 11)  (669 283)  (669 283)  routing T_13_17.tnr_op_4 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (31 11)  (685 283)  (685 283)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 283)  (690 283)  LC_5 Logic Functioning bit
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (40 11)  (694 283)  (694 283)  LC_5 Logic Functioning bit
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (43 11)  (697 283)  (697 283)  LC_5 Logic Functioning bit
 (15 12)  (669 284)  (669 284)  routing T_13_17.tnr_op_1 <X> T_13_17.lc_trk_g3_1
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (675 284)  (675 284)  routing T_13_17.rgt_op_3 <X> T_13_17.lc_trk_g3_3
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 284)  (678 284)  routing T_13_17.rgt_op_3 <X> T_13_17.lc_trk_g3_3
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 284)  (684 284)  routing T_13_17.lc_trk_g0_5 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 284)  (685 284)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 284)  (688 284)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (37 12)  (691 284)  (691 284)  LC_6 Logic Functioning bit
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (41 12)  (695 284)  (695 284)  LC_6 Logic Functioning bit
 (42 12)  (696 284)  (696 284)  LC_6 Logic Functioning bit
 (43 12)  (697 284)  (697 284)  LC_6 Logic Functioning bit
 (50 12)  (704 284)  (704 284)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (705 284)  (705 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (16 13)  (670 285)  (670 285)  routing T_13_17.sp12_v_b_8 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (26 13)  (680 285)  (680 285)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 285)  (681 285)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 285)  (682 285)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 285)  (690 285)  LC_6 Logic Functioning bit
 (37 13)  (691 285)  (691 285)  LC_6 Logic Functioning bit
 (38 13)  (692 285)  (692 285)  LC_6 Logic Functioning bit
 (39 13)  (693 285)  (693 285)  LC_6 Logic Functioning bit
 (40 13)  (694 285)  (694 285)  LC_6 Logic Functioning bit
 (42 13)  (696 285)  (696 285)  LC_6 Logic Functioning bit
 (43 13)  (697 285)  (697 285)  LC_6 Logic Functioning bit
 (46 13)  (700 285)  (700 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (654 286)  (654 286)  routing T_13_17.glb_netwk_4 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 286)  (668 286)  routing T_13_17.rgt_op_4 <X> T_13_17.lc_trk_g3_4
 (15 15)  (669 287)  (669 287)  routing T_13_17.rgt_op_4 <X> T_13_17.lc_trk_g3_4
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_14_17

 (11 0)  (719 272)  (719 272)  routing T_14_17.sp4_v_t_46 <X> T_14_17.sp4_v_b_2
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (732 272)  (732 272)  routing T_14_17.top_op_3 <X> T_14_17.lc_trk_g0_3
 (12 1)  (720 273)  (720 273)  routing T_14_17.sp4_v_t_46 <X> T_14_17.sp4_v_b_2
 (14 1)  (722 273)  (722 273)  routing T_14_17.top_op_0 <X> T_14_17.lc_trk_g0_0
 (15 1)  (723 273)  (723 273)  routing T_14_17.top_op_0 <X> T_14_17.lc_trk_g0_0
 (17 1)  (725 273)  (725 273)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (729 273)  (729 273)  routing T_14_17.top_op_3 <X> T_14_17.lc_trk_g0_3
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 274)  (722 274)  routing T_14_17.wire_logic_cluster/lc_4/out <X> T_14_17.lc_trk_g0_4
 (15 2)  (723 274)  (723 274)  routing T_14_17.lft_op_5 <X> T_14_17.lc_trk_g0_5
 (17 2)  (725 274)  (725 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 274)  (726 274)  routing T_14_17.lft_op_5 <X> T_14_17.lc_trk_g0_5
 (22 2)  (730 274)  (730 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 274)  (732 274)  routing T_14_17.top_op_7 <X> T_14_17.lc_trk_g0_7
 (31 2)  (739 274)  (739 274)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (38 2)  (746 274)  (746 274)  LC_1 Logic Functioning bit
 (9 3)  (717 275)  (717 275)  routing T_14_17.sp4_v_b_5 <X> T_14_17.sp4_v_t_36
 (10 3)  (718 275)  (718 275)  routing T_14_17.sp4_v_b_5 <X> T_14_17.sp4_v_t_36
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (729 275)  (729 275)  routing T_14_17.top_op_7 <X> T_14_17.lc_trk_g0_7
 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 275)  (732 275)  routing T_14_17.top_op_6 <X> T_14_17.lc_trk_g0_6
 (25 3)  (733 275)  (733 275)  routing T_14_17.top_op_6 <X> T_14_17.lc_trk_g0_6
 (26 3)  (734 275)  (734 275)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (0 4)  (708 276)  (708 276)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_7/cen
 (1 4)  (709 276)  (709 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (8 4)  (716 276)  (716 276)  routing T_14_17.sp4_v_b_10 <X> T_14_17.sp4_h_r_4
 (9 4)  (717 276)  (717 276)  routing T_14_17.sp4_v_b_10 <X> T_14_17.sp4_h_r_4
 (10 4)  (718 276)  (718 276)  routing T_14_17.sp4_v_b_10 <X> T_14_17.sp4_h_r_4
 (13 4)  (721 276)  (721 276)  routing T_14_17.sp4_v_t_40 <X> T_14_17.sp4_v_b_5
 (15 4)  (723 276)  (723 276)  routing T_14_17.top_op_1 <X> T_14_17.lc_trk_g1_1
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (729 276)  (729 276)  routing T_14_17.bnr_op_3 <X> T_14_17.lc_trk_g1_3
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (735 276)  (735 276)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 276)  (738 276)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 276)  (739 276)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (42 4)  (750 276)  (750 276)  LC_2 Logic Functioning bit
 (50 4)  (758 276)  (758 276)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (708 277)  (708 277)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_7/cen
 (1 5)  (709 277)  (709 277)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_7/cen
 (13 5)  (721 277)  (721 277)  routing T_14_17.sp4_v_t_37 <X> T_14_17.sp4_h_r_5
 (18 5)  (726 277)  (726 277)  routing T_14_17.top_op_1 <X> T_14_17.lc_trk_g1_1
 (21 5)  (729 277)  (729 277)  routing T_14_17.bnr_op_3 <X> T_14_17.lc_trk_g1_3
 (26 5)  (734 277)  (734 277)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 277)  (735 277)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (51 5)  (759 277)  (759 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 6)  (719 278)  (719 278)  routing T_14_17.sp4_h_r_11 <X> T_14_17.sp4_v_t_40
 (13 6)  (721 278)  (721 278)  routing T_14_17.sp4_h_r_11 <X> T_14_17.sp4_v_t_40
 (15 6)  (723 278)  (723 278)  routing T_14_17.top_op_5 <X> T_14_17.lc_trk_g1_5
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (734 278)  (734 278)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (31 6)  (739 278)  (739 278)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 278)  (741 278)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 278)  (742 278)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (37 6)  (745 278)  (745 278)  LC_3 Logic Functioning bit
 (39 6)  (747 278)  (747 278)  LC_3 Logic Functioning bit
 (42 6)  (750 278)  (750 278)  LC_3 Logic Functioning bit
 (43 6)  (751 278)  (751 278)  LC_3 Logic Functioning bit
 (50 6)  (758 278)  (758 278)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (720 279)  (720 279)  routing T_14_17.sp4_h_r_11 <X> T_14_17.sp4_v_t_40
 (14 7)  (722 279)  (722 279)  routing T_14_17.top_op_4 <X> T_14_17.lc_trk_g1_4
 (15 7)  (723 279)  (723 279)  routing T_14_17.top_op_4 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (726 279)  (726 279)  routing T_14_17.top_op_5 <X> T_14_17.lc_trk_g1_5
 (26 7)  (734 279)  (734 279)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 279)  (736 279)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (42 7)  (750 279)  (750 279)  LC_3 Logic Functioning bit
 (43 7)  (751 279)  (751 279)  LC_3 Logic Functioning bit
 (2 8)  (710 280)  (710 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (722 280)  (722 280)  routing T_14_17.sp4_v_t_21 <X> T_14_17.lc_trk_g2_0
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 280)  (738 280)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 280)  (741 280)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (38 8)  (746 280)  (746 280)  LC_4 Logic Functioning bit
 (41 8)  (749 280)  (749 280)  LC_4 Logic Functioning bit
 (42 8)  (750 280)  (750 280)  LC_4 Logic Functioning bit
 (45 8)  (753 280)  (753 280)  LC_4 Logic Functioning bit
 (46 8)  (754 280)  (754 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (755 280)  (755 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (759 280)  (759 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (13 9)  (721 281)  (721 281)  routing T_14_17.sp4_v_t_38 <X> T_14_17.sp4_h_r_8
 (14 9)  (722 281)  (722 281)  routing T_14_17.sp4_v_t_21 <X> T_14_17.lc_trk_g2_0
 (16 9)  (724 281)  (724 281)  routing T_14_17.sp4_v_t_21 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 281)  (740 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (741 281)  (741 281)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.input_2_4
 (34 9)  (742 281)  (742 281)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.input_2_4
 (39 9)  (747 281)  (747 281)  LC_4 Logic Functioning bit
 (40 9)  (748 281)  (748 281)  LC_4 Logic Functioning bit
 (42 9)  (750 281)  (750 281)  LC_4 Logic Functioning bit
 (48 9)  (756 281)  (756 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (723 282)  (723 282)  routing T_14_17.tnl_op_5 <X> T_14_17.lc_trk_g2_5
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (729 282)  (729 282)  routing T_14_17.wire_logic_cluster/lc_7/out <X> T_14_17.lc_trk_g2_7
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (735 282)  (735 282)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 282)  (739 282)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 282)  (744 282)  LC_5 Logic Functioning bit
 (38 10)  (746 282)  (746 282)  LC_5 Logic Functioning bit
 (18 11)  (726 283)  (726 283)  routing T_14_17.tnl_op_5 <X> T_14_17.lc_trk_g2_5
 (26 11)  (734 283)  (734 283)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (15 12)  (723 284)  (723 284)  routing T_14_17.sp4_h_r_25 <X> T_14_17.lc_trk_g3_1
 (16 12)  (724 284)  (724 284)  routing T_14_17.sp4_h_r_25 <X> T_14_17.lc_trk_g3_1
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 284)  (736 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 284)  (738 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 284)  (741 284)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (41 12)  (749 284)  (749 284)  LC_6 Logic Functioning bit
 (42 12)  (750 284)  (750 284)  LC_6 Logic Functioning bit
 (43 12)  (751 284)  (751 284)  LC_6 Logic Functioning bit
 (50 12)  (758 284)  (758 284)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (726 285)  (726 285)  routing T_14_17.sp4_h_r_25 <X> T_14_17.lc_trk_g3_1
 (28 13)  (736 285)  (736 285)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 285)  (738 285)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 285)  (739 285)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (42 13)  (750 285)  (750 285)  LC_6 Logic Functioning bit
 (43 13)  (751 285)  (751 285)  LC_6 Logic Functioning bit
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (726 286)  (726 286)  routing T_14_17.bnl_op_5 <X> T_14_17.lc_trk_g3_5
 (25 14)  (733 286)  (733 286)  routing T_14_17.rgt_op_6 <X> T_14_17.lc_trk_g3_6
 (26 14)  (734 286)  (734 286)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 286)  (738 286)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 286)  (739 286)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 286)  (742 286)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 286)  (744 286)  LC_7 Logic Functioning bit
 (37 14)  (745 286)  (745 286)  LC_7 Logic Functioning bit
 (38 14)  (746 286)  (746 286)  LC_7 Logic Functioning bit
 (39 14)  (747 286)  (747 286)  LC_7 Logic Functioning bit
 (41 14)  (749 286)  (749 286)  LC_7 Logic Functioning bit
 (43 14)  (751 286)  (751 286)  LC_7 Logic Functioning bit
 (46 14)  (754 286)  (754 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (18 15)  (726 287)  (726 287)  routing T_14_17.bnl_op_5 <X> T_14_17.lc_trk_g3_5
 (22 15)  (730 287)  (730 287)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (732 287)  (732 287)  routing T_14_17.rgt_op_6 <X> T_14_17.lc_trk_g3_6
 (26 15)  (734 287)  (734 287)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 287)  (738 287)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (744 287)  (744 287)  LC_7 Logic Functioning bit
 (37 15)  (745 287)  (745 287)  LC_7 Logic Functioning bit
 (38 15)  (746 287)  (746 287)  LC_7 Logic Functioning bit
 (39 15)  (747 287)  (747 287)  LC_7 Logic Functioning bit
 (40 15)  (748 287)  (748 287)  LC_7 Logic Functioning bit
 (41 15)  (749 287)  (749 287)  LC_7 Logic Functioning bit
 (42 15)  (750 287)  (750 287)  LC_7 Logic Functioning bit
 (43 15)  (751 287)  (751 287)  LC_7 Logic Functioning bit
 (48 15)  (756 287)  (756 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_17

 (3 0)  (765 272)  (765 272)  routing T_15_17.sp12_h_r_0 <X> T_15_17.sp12_v_b_0
 (4 0)  (766 272)  (766 272)  routing T_15_17.sp4_v_t_41 <X> T_15_17.sp4_v_b_0
 (6 0)  (768 272)  (768 272)  routing T_15_17.sp4_v_t_41 <X> T_15_17.sp4_v_b_0
 (15 0)  (777 272)  (777 272)  routing T_15_17.sp4_h_l_4 <X> T_15_17.lc_trk_g0_1
 (16 0)  (778 272)  (778 272)  routing T_15_17.sp4_h_l_4 <X> T_15_17.lc_trk_g0_1
 (17 0)  (779 272)  (779 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (780 272)  (780 272)  routing T_15_17.sp4_h_l_4 <X> T_15_17.lc_trk_g0_1
 (27 0)  (789 272)  (789 272)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 272)  (792 272)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 272)  (795 272)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 272)  (796 272)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 272)  (797 272)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.input_2_0
 (37 0)  (799 272)  (799 272)  LC_0 Logic Functioning bit
 (3 1)  (765 273)  (765 273)  routing T_15_17.sp12_h_r_0 <X> T_15_17.sp12_v_b_0
 (18 1)  (780 273)  (780 273)  routing T_15_17.sp4_h_l_4 <X> T_15_17.lc_trk_g0_1
 (26 1)  (788 273)  (788 273)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 273)  (789 273)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 273)  (790 273)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 273)  (793 273)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 273)  (794 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (795 273)  (795 273)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.input_2_0
 (34 1)  (796 273)  (796 273)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.input_2_0
 (17 2)  (779 274)  (779 274)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (788 274)  (788 274)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 274)  (789 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 274)  (790 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 274)  (793 274)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 274)  (795 274)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 274)  (797 274)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.input_2_1
 (27 3)  (789 275)  (789 275)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 275)  (793 275)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 275)  (794 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (795 275)  (795 275)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.input_2_1
 (34 3)  (796 275)  (796 275)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.input_2_1
 (39 3)  (801 275)  (801 275)  LC_1 Logic Functioning bit
 (13 4)  (775 276)  (775 276)  routing T_15_17.sp4_v_t_40 <X> T_15_17.sp4_v_b_5
 (14 4)  (776 276)  (776 276)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g1_0
 (26 4)  (788 276)  (788 276)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 276)  (790 276)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 276)  (792 276)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 276)  (793 276)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 276)  (795 276)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 276)  (796 276)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (37 4)  (799 276)  (799 276)  LC_2 Logic Functioning bit
 (38 4)  (800 276)  (800 276)  LC_2 Logic Functioning bit
 (39 4)  (801 276)  (801 276)  LC_2 Logic Functioning bit
 (41 4)  (803 276)  (803 276)  LC_2 Logic Functioning bit
 (42 4)  (804 276)  (804 276)  LC_2 Logic Functioning bit
 (43 4)  (805 276)  (805 276)  LC_2 Logic Functioning bit
 (50 4)  (812 276)  (812 276)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (772 277)  (772 277)  routing T_15_17.sp4_h_r_11 <X> T_15_17.sp4_v_b_4
 (14 5)  (776 277)  (776 277)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g1_0
 (15 5)  (777 277)  (777 277)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g1_0
 (16 5)  (778 277)  (778 277)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g1_0
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (26 5)  (788 277)  (788 277)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 277)  (790 277)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 277)  (792 277)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 277)  (793 277)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 277)  (798 277)  LC_2 Logic Functioning bit
 (37 5)  (799 277)  (799 277)  LC_2 Logic Functioning bit
 (38 5)  (800 277)  (800 277)  LC_2 Logic Functioning bit
 (39 5)  (801 277)  (801 277)  LC_2 Logic Functioning bit
 (42 5)  (804 277)  (804 277)  LC_2 Logic Functioning bit
 (43 5)  (805 277)  (805 277)  LC_2 Logic Functioning bit
 (14 6)  (776 278)  (776 278)  routing T_15_17.lft_op_4 <X> T_15_17.lc_trk_g1_4
 (19 6)  (781 278)  (781 278)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (783 278)  (783 278)  routing T_15_17.lft_op_7 <X> T_15_17.lc_trk_g1_7
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (786 278)  (786 278)  routing T_15_17.lft_op_7 <X> T_15_17.lc_trk_g1_7
 (26 6)  (788 278)  (788 278)  routing T_15_17.lc_trk_g0_5 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (36 6)  (798 278)  (798 278)  LC_3 Logic Functioning bit
 (37 6)  (799 278)  (799 278)  LC_3 Logic Functioning bit
 (38 6)  (800 278)  (800 278)  LC_3 Logic Functioning bit
 (41 6)  (803 278)  (803 278)  LC_3 Logic Functioning bit
 (42 6)  (804 278)  (804 278)  LC_3 Logic Functioning bit
 (43 6)  (805 278)  (805 278)  LC_3 Logic Functioning bit
 (50 6)  (812 278)  (812 278)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (777 279)  (777 279)  routing T_15_17.lft_op_4 <X> T_15_17.lc_trk_g1_4
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (29 7)  (791 279)  (791 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (798 279)  (798 279)  LC_3 Logic Functioning bit
 (37 7)  (799 279)  (799 279)  LC_3 Logic Functioning bit
 (39 7)  (801 279)  (801 279)  LC_3 Logic Functioning bit
 (40 7)  (802 279)  (802 279)  LC_3 Logic Functioning bit
 (42 7)  (804 279)  (804 279)  LC_3 Logic Functioning bit
 (43 7)  (805 279)  (805 279)  LC_3 Logic Functioning bit
 (1 8)  (763 280)  (763 280)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (6 8)  (768 280)  (768 280)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_b_6
 (15 8)  (777 280)  (777 280)  routing T_15_17.tnl_op_1 <X> T_15_17.lc_trk_g2_1
 (17 8)  (779 280)  (779 280)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 280)  (795 280)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 280)  (796 280)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (41 8)  (803 280)  (803 280)  LC_4 Logic Functioning bit
 (43 8)  (805 280)  (805 280)  LC_4 Logic Functioning bit
 (46 8)  (808 280)  (808 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (813 280)  (813 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (1 9)  (763 281)  (763 281)  routing T_15_17.glb_netwk_4 <X> T_15_17.glb2local_1
 (18 9)  (780 281)  (780 281)  routing T_15_17.tnl_op_1 <X> T_15_17.lc_trk_g2_1
 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (787 281)  (787 281)  routing T_15_17.sp4_r_v_b_34 <X> T_15_17.lc_trk_g2_2
 (26 9)  (788 281)  (788 281)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 281)  (790 281)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (40 9)  (802 281)  (802 281)  LC_4 Logic Functioning bit
 (42 9)  (804 281)  (804 281)  LC_4 Logic Functioning bit
 (5 10)  (767 282)  (767 282)  routing T_15_17.sp4_h_r_3 <X> T_15_17.sp4_h_l_43
 (21 10)  (783 282)  (783 282)  routing T_15_17.rgt_op_7 <X> T_15_17.lc_trk_g2_7
 (22 10)  (784 282)  (784 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (786 282)  (786 282)  routing T_15_17.rgt_op_7 <X> T_15_17.lc_trk_g2_7
 (25 10)  (787 282)  (787 282)  routing T_15_17.sp4_h_r_46 <X> T_15_17.lc_trk_g2_6
 (26 10)  (788 282)  (788 282)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 282)  (790 282)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 282)  (792 282)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 282)  (793 282)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 282)  (796 282)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 282)  (798 282)  LC_5 Logic Functioning bit
 (37 10)  (799 282)  (799 282)  LC_5 Logic Functioning bit
 (38 10)  (800 282)  (800 282)  LC_5 Logic Functioning bit
 (39 10)  (801 282)  (801 282)  LC_5 Logic Functioning bit
 (42 10)  (804 282)  (804 282)  LC_5 Logic Functioning bit
 (4 11)  (766 283)  (766 283)  routing T_15_17.sp4_h_r_3 <X> T_15_17.sp4_h_l_43
 (14 11)  (776 283)  (776 283)  routing T_15_17.sp4_r_v_b_36 <X> T_15_17.lc_trk_g2_4
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (784 283)  (784 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (785 283)  (785 283)  routing T_15_17.sp4_h_r_46 <X> T_15_17.lc_trk_g2_6
 (24 11)  (786 283)  (786 283)  routing T_15_17.sp4_h_r_46 <X> T_15_17.lc_trk_g2_6
 (25 11)  (787 283)  (787 283)  routing T_15_17.sp4_h_r_46 <X> T_15_17.lc_trk_g2_6
 (27 11)  (789 283)  (789 283)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 283)  (793 283)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 283)  (794 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (796 283)  (796 283)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.input_2_5
 (36 11)  (798 283)  (798 283)  LC_5 Logic Functioning bit
 (37 11)  (799 283)  (799 283)  LC_5 Logic Functioning bit
 (38 11)  (800 283)  (800 283)  LC_5 Logic Functioning bit
 (39 11)  (801 283)  (801 283)  LC_5 Logic Functioning bit
 (14 12)  (776 284)  (776 284)  routing T_15_17.sp4_h_l_21 <X> T_15_17.lc_trk_g3_0
 (15 12)  (777 284)  (777 284)  routing T_15_17.tnl_op_1 <X> T_15_17.lc_trk_g3_1
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (786 284)  (786 284)  routing T_15_17.tnl_op_3 <X> T_15_17.lc_trk_g3_3
 (28 12)  (790 284)  (790 284)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 284)  (793 284)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 284)  (796 284)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (802 284)  (802 284)  LC_6 Logic Functioning bit
 (42 12)  (804 284)  (804 284)  LC_6 Logic Functioning bit
 (46 12)  (808 284)  (808 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (15 13)  (777 285)  (777 285)  routing T_15_17.sp4_h_l_21 <X> T_15_17.lc_trk_g3_0
 (16 13)  (778 285)  (778 285)  routing T_15_17.sp4_h_l_21 <X> T_15_17.lc_trk_g3_0
 (17 13)  (779 285)  (779 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (780 285)  (780 285)  routing T_15_17.tnl_op_1 <X> T_15_17.lc_trk_g3_1
 (21 13)  (783 285)  (783 285)  routing T_15_17.tnl_op_3 <X> T_15_17.lc_trk_g3_3
 (22 13)  (784 285)  (784 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (788 285)  (788 285)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 285)  (789 285)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 285)  (790 285)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (17 14)  (779 286)  (779 286)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (780 286)  (780 286)  routing T_15_17.bnl_op_5 <X> T_15_17.lc_trk_g3_5
 (25 14)  (787 286)  (787 286)  routing T_15_17.bnl_op_6 <X> T_15_17.lc_trk_g3_6
 (28 14)  (790 286)  (790 286)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 286)  (792 286)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 286)  (795 286)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 286)  (796 286)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (780 287)  (780 287)  routing T_15_17.bnl_op_5 <X> T_15_17.lc_trk_g3_5
 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (787 287)  (787 287)  routing T_15_17.bnl_op_6 <X> T_15_17.lc_trk_g3_6
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (40 15)  (802 287)  (802 287)  LC_7 Logic Functioning bit
 (42 15)  (804 287)  (804 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (11 0)  (827 272)  (827 272)  routing T_16_17.sp4_v_t_43 <X> T_16_17.sp4_v_b_2
 (13 0)  (829 272)  (829 272)  routing T_16_17.sp4_v_t_43 <X> T_16_17.sp4_v_b_2
 (14 1)  (830 273)  (830 273)  routing T_16_17.sp4_r_v_b_35 <X> T_16_17.lc_trk_g0_0
 (17 1)  (833 273)  (833 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (828 274)  (828 274)  routing T_16_17.sp4_v_t_45 <X> T_16_17.sp4_h_l_39
 (22 2)  (838 274)  (838 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (839 274)  (839 274)  routing T_16_17.sp4_v_b_23 <X> T_16_17.lc_trk_g0_7
 (24 2)  (840 274)  (840 274)  routing T_16_17.sp4_v_b_23 <X> T_16_17.lc_trk_g0_7
 (26 2)  (842 274)  (842 274)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 274)  (843 274)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 274)  (844 274)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 274)  (845 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 274)  (849 274)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 274)  (851 274)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.input_2_1
 (36 2)  (852 274)  (852 274)  LC_1 Logic Functioning bit
 (38 2)  (854 274)  (854 274)  LC_1 Logic Functioning bit
 (39 2)  (855 274)  (855 274)  LC_1 Logic Functioning bit
 (41 2)  (857 274)  (857 274)  LC_1 Logic Functioning bit
 (43 2)  (859 274)  (859 274)  LC_1 Logic Functioning bit
 (5 3)  (821 275)  (821 275)  routing T_16_17.sp4_h_l_37 <X> T_16_17.sp4_v_t_37
 (11 3)  (827 275)  (827 275)  routing T_16_17.sp4_v_t_45 <X> T_16_17.sp4_h_l_39
 (13 3)  (829 275)  (829 275)  routing T_16_17.sp4_v_t_45 <X> T_16_17.sp4_h_l_39
 (15 3)  (831 275)  (831 275)  routing T_16_17.sp4_v_t_9 <X> T_16_17.lc_trk_g0_4
 (16 3)  (832 275)  (832 275)  routing T_16_17.sp4_v_t_9 <X> T_16_17.lc_trk_g0_4
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (838 275)  (838 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 275)  (840 275)  routing T_16_17.top_op_6 <X> T_16_17.lc_trk_g0_6
 (25 3)  (841 275)  (841 275)  routing T_16_17.top_op_6 <X> T_16_17.lc_trk_g0_6
 (27 3)  (843 275)  (843 275)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 275)  (845 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 275)  (846 275)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 275)  (848 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (849 275)  (849 275)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.input_2_1
 (36 3)  (852 275)  (852 275)  LC_1 Logic Functioning bit
 (38 3)  (854 275)  (854 275)  LC_1 Logic Functioning bit
 (39 3)  (855 275)  (855 275)  LC_1 Logic Functioning bit
 (40 3)  (856 275)  (856 275)  LC_1 Logic Functioning bit
 (43 3)  (859 275)  (859 275)  LC_1 Logic Functioning bit
 (14 4)  (830 276)  (830 276)  routing T_16_17.lft_op_0 <X> T_16_17.lc_trk_g1_0
 (21 4)  (837 276)  (837 276)  routing T_16_17.wire_logic_cluster/lc_3/out <X> T_16_17.lc_trk_g1_3
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 276)  (841 276)  routing T_16_17.sp4_h_l_7 <X> T_16_17.lc_trk_g1_2
 (27 4)  (843 276)  (843 276)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 276)  (844 276)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 276)  (845 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 276)  (846 276)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 276)  (849 276)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 276)  (852 276)  LC_2 Logic Functioning bit
 (37 4)  (853 276)  (853 276)  LC_2 Logic Functioning bit
 (38 4)  (854 276)  (854 276)  LC_2 Logic Functioning bit
 (39 4)  (855 276)  (855 276)  LC_2 Logic Functioning bit
 (41 4)  (857 276)  (857 276)  LC_2 Logic Functioning bit
 (15 5)  (831 277)  (831 277)  routing T_16_17.lft_op_0 <X> T_16_17.lc_trk_g1_0
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (838 277)  (838 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (839 277)  (839 277)  routing T_16_17.sp4_h_l_7 <X> T_16_17.lc_trk_g1_2
 (24 5)  (840 277)  (840 277)  routing T_16_17.sp4_h_l_7 <X> T_16_17.lc_trk_g1_2
 (25 5)  (841 277)  (841 277)  routing T_16_17.sp4_h_l_7 <X> T_16_17.lc_trk_g1_2
 (26 5)  (842 277)  (842 277)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 277)  (844 277)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 277)  (847 277)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 277)  (848 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (852 277)  (852 277)  LC_2 Logic Functioning bit
 (37 5)  (853 277)  (853 277)  LC_2 Logic Functioning bit
 (38 5)  (854 277)  (854 277)  LC_2 Logic Functioning bit
 (39 5)  (855 277)  (855 277)  LC_2 Logic Functioning bit
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (14 6)  (830 278)  (830 278)  routing T_16_17.sp12_h_l_3 <X> T_16_17.lc_trk_g1_4
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 278)  (846 278)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 278)  (850 278)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 278)  (852 278)  LC_3 Logic Functioning bit
 (38 6)  (854 278)  (854 278)  LC_3 Logic Functioning bit
 (39 6)  (855 278)  (855 278)  LC_3 Logic Functioning bit
 (40 6)  (856 278)  (856 278)  LC_3 Logic Functioning bit
 (45 6)  (861 278)  (861 278)  LC_3 Logic Functioning bit
 (46 6)  (862 278)  (862 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (864 278)  (864 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (866 278)  (866 278)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (869 278)  (869 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (3 7)  (819 279)  (819 279)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (14 7)  (830 279)  (830 279)  routing T_16_17.sp12_h_l_3 <X> T_16_17.lc_trk_g1_4
 (15 7)  (831 279)  (831 279)  routing T_16_17.sp12_h_l_3 <X> T_16_17.lc_trk_g1_4
 (17 7)  (833 279)  (833 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (27 7)  (843 279)  (843 279)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 279)  (846 279)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 279)  (847 279)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 279)  (852 279)  LC_3 Logic Functioning bit
 (38 7)  (854 279)  (854 279)  LC_3 Logic Functioning bit
 (47 7)  (863 279)  (863 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (867 279)  (867 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (830 280)  (830 280)  routing T_16_17.sp4_h_l_21 <X> T_16_17.lc_trk_g2_0
 (22 8)  (838 280)  (838 280)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (840 280)  (840 280)  routing T_16_17.tnl_op_3 <X> T_16_17.lc_trk_g2_3
 (26 8)  (842 280)  (842 280)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 280)  (844 280)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 280)  (846 280)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 280)  (847 280)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 280)  (849 280)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 280)  (852 280)  LC_4 Logic Functioning bit
 (37 8)  (853 280)  (853 280)  LC_4 Logic Functioning bit
 (38 8)  (854 280)  (854 280)  LC_4 Logic Functioning bit
 (41 8)  (857 280)  (857 280)  LC_4 Logic Functioning bit
 (42 8)  (858 280)  (858 280)  LC_4 Logic Functioning bit
 (43 8)  (859 280)  (859 280)  LC_4 Logic Functioning bit
 (15 9)  (831 281)  (831 281)  routing T_16_17.sp4_h_l_21 <X> T_16_17.lc_trk_g2_0
 (16 9)  (832 281)  (832 281)  routing T_16_17.sp4_h_l_21 <X> T_16_17.lc_trk_g2_0
 (17 9)  (833 281)  (833 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (837 281)  (837 281)  routing T_16_17.tnl_op_3 <X> T_16_17.lc_trk_g2_3
 (22 9)  (838 281)  (838 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (839 281)  (839 281)  routing T_16_17.sp4_v_b_42 <X> T_16_17.lc_trk_g2_2
 (24 9)  (840 281)  (840 281)  routing T_16_17.sp4_v_b_42 <X> T_16_17.lc_trk_g2_2
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 281)  (846 281)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 281)  (848 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (849 281)  (849 281)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.input_2_4
 (34 9)  (850 281)  (850 281)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.input_2_4
 (36 9)  (852 281)  (852 281)  LC_4 Logic Functioning bit
 (37 9)  (853 281)  (853 281)  LC_4 Logic Functioning bit
 (38 9)  (854 281)  (854 281)  LC_4 Logic Functioning bit
 (40 9)  (856 281)  (856 281)  LC_4 Logic Functioning bit
 (41 9)  (857 281)  (857 281)  LC_4 Logic Functioning bit
 (42 9)  (858 281)  (858 281)  LC_4 Logic Functioning bit
 (43 9)  (859 281)  (859 281)  LC_4 Logic Functioning bit
 (15 10)  (831 282)  (831 282)  routing T_16_17.sp4_h_l_16 <X> T_16_17.lc_trk_g2_5
 (16 10)  (832 282)  (832 282)  routing T_16_17.sp4_h_l_16 <X> T_16_17.lc_trk_g2_5
 (17 10)  (833 282)  (833 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (837 282)  (837 282)  routing T_16_17.sp4_v_t_26 <X> T_16_17.lc_trk_g2_7
 (22 10)  (838 282)  (838 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (839 282)  (839 282)  routing T_16_17.sp4_v_t_26 <X> T_16_17.lc_trk_g2_7
 (27 10)  (843 282)  (843 282)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 282)  (844 282)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 282)  (845 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 282)  (846 282)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 282)  (850 282)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 282)  (852 282)  LC_5 Logic Functioning bit
 (38 10)  (854 282)  (854 282)  LC_5 Logic Functioning bit
 (41 10)  (857 282)  (857 282)  LC_5 Logic Functioning bit
 (43 10)  (859 282)  (859 282)  LC_5 Logic Functioning bit
 (14 11)  (830 283)  (830 283)  routing T_16_17.sp4_r_v_b_36 <X> T_16_17.lc_trk_g2_4
 (17 11)  (833 283)  (833 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (834 283)  (834 283)  routing T_16_17.sp4_h_l_16 <X> T_16_17.lc_trk_g2_5
 (21 11)  (837 283)  (837 283)  routing T_16_17.sp4_v_t_26 <X> T_16_17.lc_trk_g2_7
 (26 11)  (842 283)  (842 283)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 283)  (843 283)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 283)  (844 283)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 283)  (845 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 283)  (846 283)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 283)  (847 283)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 283)  (852 283)  LC_5 Logic Functioning bit
 (38 11)  (854 283)  (854 283)  LC_5 Logic Functioning bit
 (40 11)  (856 283)  (856 283)  LC_5 Logic Functioning bit
 (42 11)  (858 283)  (858 283)  LC_5 Logic Functioning bit
 (17 12)  (833 284)  (833 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 284)  (834 284)  routing T_16_17.wire_logic_cluster/lc_1/out <X> T_16_17.lc_trk_g3_1
 (21 12)  (837 284)  (837 284)  routing T_16_17.bnl_op_3 <X> T_16_17.lc_trk_g3_3
 (22 12)  (838 284)  (838 284)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (27 12)  (843 284)  (843 284)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 284)  (844 284)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 284)  (846 284)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 284)  (850 284)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (37 12)  (853 284)  (853 284)  LC_6 Logic Functioning bit
 (39 12)  (855 284)  (855 284)  LC_6 Logic Functioning bit
 (43 12)  (859 284)  (859 284)  LC_6 Logic Functioning bit
 (50 12)  (866 284)  (866 284)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (837 285)  (837 285)  routing T_16_17.bnl_op_3 <X> T_16_17.lc_trk_g3_3
 (22 13)  (838 285)  (838 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 285)  (841 285)  routing T_16_17.sp4_r_v_b_42 <X> T_16_17.lc_trk_g3_2
 (26 13)  (842 285)  (842 285)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 285)  (843 285)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 285)  (846 285)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 285)  (847 285)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 285)  (852 285)  LC_6 Logic Functioning bit
 (37 13)  (853 285)  (853 285)  LC_6 Logic Functioning bit
 (42 13)  (858 285)  (858 285)  LC_6 Logic Functioning bit
 (43 13)  (859 285)  (859 285)  LC_6 Logic Functioning bit
 (14 14)  (830 286)  (830 286)  routing T_16_17.sp4_h_r_36 <X> T_16_17.lc_trk_g3_4
 (22 14)  (838 286)  (838 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (839 286)  (839 286)  routing T_16_17.sp12_v_t_12 <X> T_16_17.lc_trk_g3_7
 (26 14)  (842 286)  (842 286)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 286)  (845 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 286)  (846 286)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 286)  (847 286)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 286)  (849 286)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 286)  (851 286)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.input_2_7
 (15 15)  (831 287)  (831 287)  routing T_16_17.sp4_h_r_36 <X> T_16_17.lc_trk_g3_4
 (16 15)  (832 287)  (832 287)  routing T_16_17.sp4_h_r_36 <X> T_16_17.lc_trk_g3_4
 (17 15)  (833 287)  (833 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (838 287)  (838 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 287)  (841 287)  routing T_16_17.sp4_r_v_b_46 <X> T_16_17.lc_trk_g3_6
 (26 15)  (842 287)  (842 287)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 287)  (848 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (850 287)  (850 287)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.input_2_7
 (40 15)  (856 287)  (856 287)  LC_7 Logic Functioning bit
 (47 15)  (863 287)  (863 287)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_17_17

 (25 0)  (899 272)  (899 272)  routing T_17_17.sp4_v_b_10 <X> T_17_17.lc_trk_g0_2
 (10 1)  (884 273)  (884 273)  routing T_17_17.sp4_h_r_8 <X> T_17_17.sp4_v_b_1
 (22 1)  (896 273)  (896 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (897 273)  (897 273)  routing T_17_17.sp4_v_b_10 <X> T_17_17.lc_trk_g0_2
 (25 1)  (899 273)  (899 273)  routing T_17_17.sp4_v_b_10 <X> T_17_17.lc_trk_g0_2
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (896 275)  (896 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 275)  (898 275)  routing T_17_17.bot_op_6 <X> T_17_17.lc_trk_g0_6
 (1 4)  (875 276)  (875 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (878 276)  (878 276)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_3
 (6 4)  (880 276)  (880 276)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_3
 (1 5)  (875 277)  (875 277)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (5 5)  (879 277)  (879 277)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_3
 (11 6)  (885 278)  (885 278)  routing T_17_17.sp4_h_l_37 <X> T_17_17.sp4_v_t_40
 (25 6)  (899 278)  (899 278)  routing T_17_17.lft_op_6 <X> T_17_17.lc_trk_g1_6
 (22 7)  (896 279)  (896 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (898 279)  (898 279)  routing T_17_17.lft_op_6 <X> T_17_17.lc_trk_g1_6
 (4 11)  (878 283)  (878 283)  routing T_17_17.sp4_v_b_1 <X> T_17_17.sp4_h_l_43
 (22 12)  (896 284)  (896 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (898 284)  (898 284)  routing T_17_17.tnl_op_3 <X> T_17_17.lc_trk_g3_3
 (26 12)  (900 284)  (900 284)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 284)  (901 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 284)  (902 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 284)  (904 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 284)  (905 284)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 284)  (908 284)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (38 12)  (912 284)  (912 284)  LC_6 Logic Functioning bit
 (39 12)  (913 284)  (913 284)  LC_6 Logic Functioning bit
 (41 12)  (915 284)  (915 284)  LC_6 Logic Functioning bit
 (45 12)  (919 284)  (919 284)  LC_6 Logic Functioning bit
 (47 12)  (921 284)  (921 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (8 13)  (882 285)  (882 285)  routing T_17_17.sp4_v_t_42 <X> T_17_17.sp4_v_b_10
 (10 13)  (884 285)  (884 285)  routing T_17_17.sp4_v_t_42 <X> T_17_17.sp4_v_b_10
 (21 13)  (895 285)  (895 285)  routing T_17_17.tnl_op_3 <X> T_17_17.lc_trk_g3_3
 (26 13)  (900 285)  (900 285)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 285)  (904 285)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 285)  (905 285)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 285)  (906 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (907 285)  (907 285)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.input_2_6
 (34 13)  (908 285)  (908 285)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.input_2_6
 (35 13)  (909 285)  (909 285)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.input_2_6
 (38 13)  (912 285)  (912 285)  LC_6 Logic Functioning bit
 (0 14)  (874 286)  (874 286)  routing T_17_17.glb_netwk_4 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (896 287)  (896 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (897 287)  (897 287)  routing T_17_17.sp4_h_r_30 <X> T_17_17.lc_trk_g3_6
 (24 15)  (898 287)  (898 287)  routing T_17_17.sp4_h_r_30 <X> T_17_17.lc_trk_g3_6
 (25 15)  (899 287)  (899 287)  routing T_17_17.sp4_h_r_30 <X> T_17_17.lc_trk_g3_6


LogicTile_18_17

 (0 0)  (928 272)  (928 272)  Negative Clock bit

 (14 0)  (942 272)  (942 272)  routing T_18_17.sp12_h_r_0 <X> T_18_17.lc_trk_g0_0
 (10 1)  (938 273)  (938 273)  routing T_18_17.sp4_h_r_8 <X> T_18_17.sp4_v_b_1
 (14 1)  (942 273)  (942 273)  routing T_18_17.sp12_h_r_0 <X> T_18_17.lc_trk_g0_0
 (15 1)  (943 273)  (943 273)  routing T_18_17.sp12_h_r_0 <X> T_18_17.lc_trk_g0_0
 (17 1)  (945 273)  (945 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (4 2)  (932 274)  (932 274)  routing T_18_17.sp4_h_r_0 <X> T_18_17.sp4_v_t_37
 (11 2)  (939 274)  (939 274)  routing T_18_17.sp4_h_r_8 <X> T_18_17.sp4_v_t_39
 (13 2)  (941 274)  (941 274)  routing T_18_17.sp4_h_r_8 <X> T_18_17.sp4_v_t_39
 (22 2)  (950 274)  (950 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (0 3)  (928 275)  (928 275)  routing T_18_17.glb_netwk_1 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (5 3)  (933 275)  (933 275)  routing T_18_17.sp4_h_r_0 <X> T_18_17.sp4_v_t_37
 (12 3)  (940 275)  (940 275)  routing T_18_17.sp4_h_r_8 <X> T_18_17.sp4_v_t_39
 (21 3)  (949 275)  (949 275)  routing T_18_17.sp4_r_v_b_31 <X> T_18_17.lc_trk_g0_7
 (22 3)  (950 275)  (950 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (951 275)  (951 275)  routing T_18_17.sp4_h_r_6 <X> T_18_17.lc_trk_g0_6
 (24 3)  (952 275)  (952 275)  routing T_18_17.sp4_h_r_6 <X> T_18_17.lc_trk_g0_6
 (25 3)  (953 275)  (953 275)  routing T_18_17.sp4_h_r_6 <X> T_18_17.lc_trk_g0_6
 (1 4)  (929 276)  (929 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (942 276)  (942 276)  routing T_18_17.sp12_h_r_0 <X> T_18_17.lc_trk_g1_0
 (21 4)  (949 276)  (949 276)  routing T_18_17.sp4_h_r_19 <X> T_18_17.lc_trk_g1_3
 (22 4)  (950 276)  (950 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (951 276)  (951 276)  routing T_18_17.sp4_h_r_19 <X> T_18_17.lc_trk_g1_3
 (24 4)  (952 276)  (952 276)  routing T_18_17.sp4_h_r_19 <X> T_18_17.lc_trk_g1_3
 (27 4)  (955 276)  (955 276)  routing T_18_17.lc_trk_g1_0 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 276)  (957 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 276)  (959 276)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (964 276)  (964 276)  LC_2 Logic Functioning bit
 (38 4)  (966 276)  (966 276)  LC_2 Logic Functioning bit
 (45 4)  (973 276)  (973 276)  LC_2 Logic Functioning bit
 (0 5)  (928 277)  (928 277)  routing T_18_17.glb_netwk_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (14 5)  (942 277)  (942 277)  routing T_18_17.sp12_h_r_0 <X> T_18_17.lc_trk_g1_0
 (15 5)  (943 277)  (943 277)  routing T_18_17.sp12_h_r_0 <X> T_18_17.lc_trk_g1_0
 (17 5)  (945 277)  (945 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (21 5)  (949 277)  (949 277)  routing T_18_17.sp4_h_r_19 <X> T_18_17.lc_trk_g1_3
 (26 5)  (954 277)  (954 277)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 277)  (955 277)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 277)  (957 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 277)  (959 277)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 277)  (964 277)  LC_2 Logic Functioning bit
 (37 5)  (965 277)  (965 277)  LC_2 Logic Functioning bit
 (38 5)  (966 277)  (966 277)  LC_2 Logic Functioning bit
 (39 5)  (967 277)  (967 277)  LC_2 Logic Functioning bit
 (40 5)  (968 277)  (968 277)  LC_2 Logic Functioning bit
 (42 5)  (970 277)  (970 277)  LC_2 Logic Functioning bit
 (47 5)  (975 277)  (975 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (0 14)  (928 286)  (928 286)  routing T_18_17.glb_netwk_4 <X> T_18_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 286)  (929 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (934 286)  (934 286)  routing T_18_17.sp4_h_l_41 <X> T_18_17.sp4_v_t_44
 (12 14)  (940 286)  (940 286)  routing T_18_17.sp4_h_r_8 <X> T_18_17.sp4_h_l_46
 (26 14)  (954 286)  (954 286)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 286)  (957 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 286)  (959 286)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 286)  (960 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (964 286)  (964 286)  LC_7 Logic Functioning bit
 (38 14)  (966 286)  (966 286)  LC_7 Logic Functioning bit
 (45 14)  (973 286)  (973 286)  LC_7 Logic Functioning bit
 (13 15)  (941 287)  (941 287)  routing T_18_17.sp4_h_r_8 <X> T_18_17.sp4_h_l_46
 (26 15)  (954 287)  (954 287)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 287)  (957 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 287)  (959 287)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 287)  (964 287)  LC_7 Logic Functioning bit
 (37 15)  (965 287)  (965 287)  LC_7 Logic Functioning bit
 (38 15)  (966 287)  (966 287)  LC_7 Logic Functioning bit
 (39 15)  (967 287)  (967 287)  LC_7 Logic Functioning bit
 (40 15)  (968 287)  (968 287)  LC_7 Logic Functioning bit
 (42 15)  (970 287)  (970 287)  LC_7 Logic Functioning bit


LogicTile_19_17

 (0 0)  (982 272)  (982 272)  Negative Clock bit

 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (15 2)  (997 274)  (997 274)  routing T_19_17.sp4_h_r_13 <X> T_19_17.lc_trk_g0_5
 (16 2)  (998 274)  (998 274)  routing T_19_17.sp4_h_r_13 <X> T_19_17.lc_trk_g0_5
 (17 2)  (999 274)  (999 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1000 274)  (1000 274)  routing T_19_17.sp4_h_r_13 <X> T_19_17.lc_trk_g0_5
 (0 3)  (982 275)  (982 275)  routing T_19_17.glb_netwk_1 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 4)  (983 276)  (983 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (11 4)  (993 276)  (993 276)  routing T_19_17.sp4_h_l_46 <X> T_19_17.sp4_v_b_5
 (13 4)  (995 276)  (995 276)  routing T_19_17.sp4_h_l_46 <X> T_19_17.sp4_v_b_5
 (0 5)  (982 277)  (982 277)  routing T_19_17.glb_netwk_3 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (12 5)  (994 277)  (994 277)  routing T_19_17.sp4_h_l_46 <X> T_19_17.sp4_v_b_5
 (6 7)  (988 279)  (988 279)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_h_l_38
 (11 8)  (993 280)  (993 280)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_b_8
 (26 8)  (1008 280)  (1008 280)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 280)  (1009 280)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 280)  (1010 280)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 280)  (1011 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 280)  (1013 280)  routing T_19_17.lc_trk_g0_5 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 280)  (1014 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 280)  (1018 280)  LC_4 Logic Functioning bit
 (37 8)  (1019 280)  (1019 280)  LC_4 Logic Functioning bit
 (38 8)  (1020 280)  (1020 280)  LC_4 Logic Functioning bit
 (39 8)  (1021 280)  (1021 280)  LC_4 Logic Functioning bit
 (41 8)  (1023 280)  (1023 280)  LC_4 Logic Functioning bit
 (43 8)  (1025 280)  (1025 280)  LC_4 Logic Functioning bit
 (45 8)  (1027 280)  (1027 280)  LC_4 Logic Functioning bit
 (48 8)  (1030 280)  (1030 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (27 9)  (1009 281)  (1009 281)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 281)  (1010 281)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 281)  (1011 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (1019 281)  (1019 281)  LC_4 Logic Functioning bit
 (39 9)  (1021 281)  (1021 281)  LC_4 Logic Functioning bit
 (5 10)  (987 282)  (987 282)  routing T_19_17.sp4_v_t_37 <X> T_19_17.sp4_h_l_43
 (8 10)  (990 282)  (990 282)  routing T_19_17.sp4_v_t_42 <X> T_19_17.sp4_h_l_42
 (9 10)  (991 282)  (991 282)  routing T_19_17.sp4_v_t_42 <X> T_19_17.sp4_h_l_42
 (4 11)  (986 283)  (986 283)  routing T_19_17.sp4_v_t_37 <X> T_19_17.sp4_h_l_43
 (6 11)  (988 283)  (988 283)  routing T_19_17.sp4_v_t_37 <X> T_19_17.sp4_h_l_43
 (14 12)  (996 284)  (996 284)  routing T_19_17.sp4_h_l_21 <X> T_19_17.lc_trk_g3_0
 (15 13)  (997 285)  (997 285)  routing T_19_17.sp4_h_l_21 <X> T_19_17.lc_trk_g3_0
 (16 13)  (998 285)  (998 285)  routing T_19_17.sp4_h_l_21 <X> T_19_17.lc_trk_g3_0
 (17 13)  (999 285)  (999 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (0 14)  (982 286)  (982 286)  routing T_19_17.glb_netwk_4 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 286)  (983 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (986 286)  (986 286)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_t_44
 (6 14)  (988 286)  (988 286)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_t_44
 (17 14)  (999 286)  (999 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (5 15)  (987 287)  (987 287)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_t_44
 (18 15)  (1000 287)  (1000 287)  routing T_19_17.sp4_r_v_b_45 <X> T_19_17.lc_trk_g3_5


LogicTile_20_17

 (17 0)  (1053 272)  (1053 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (0 2)  (1036 274)  (1036 274)  routing T_20_17.glb_netwk_7 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 274)  (1037 274)  routing T_20_17.glb_netwk_7 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (1061 274)  (1061 274)  routing T_20_17.sp4_h_r_14 <X> T_20_17.lc_trk_g0_6
 (0 3)  (1036 275)  (1036 275)  routing T_20_17.glb_netwk_7 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (22 3)  (1058 275)  (1058 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1059 275)  (1059 275)  routing T_20_17.sp4_h_r_14 <X> T_20_17.lc_trk_g0_6
 (24 3)  (1060 275)  (1060 275)  routing T_20_17.sp4_h_r_14 <X> T_20_17.lc_trk_g0_6
 (1 4)  (1037 276)  (1037 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 277)  (1036 277)  routing T_20_17.glb_netwk_3 <X> T_20_17.wire_logic_cluster/lc_7/cen
 (25 6)  (1061 278)  (1061 278)  routing T_20_17.sp4_h_r_14 <X> T_20_17.lc_trk_g1_6
 (26 6)  (1062 278)  (1062 278)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (1064 278)  (1064 278)  routing T_20_17.lc_trk_g2_0 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 278)  (1065 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 278)  (1067 278)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 278)  (1068 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 278)  (1069 278)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 278)  (1070 278)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 278)  (1072 278)  LC_3 Logic Functioning bit
 (38 6)  (1074 278)  (1074 278)  LC_3 Logic Functioning bit
 (45 6)  (1081 278)  (1081 278)  LC_3 Logic Functioning bit
 (22 7)  (1058 279)  (1058 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1059 279)  (1059 279)  routing T_20_17.sp4_h_r_14 <X> T_20_17.lc_trk_g1_6
 (24 7)  (1060 279)  (1060 279)  routing T_20_17.sp4_h_r_14 <X> T_20_17.lc_trk_g1_6
 (26 7)  (1062 279)  (1062 279)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 279)  (1063 279)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 279)  (1065 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 279)  (1067 279)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 279)  (1072 279)  LC_3 Logic Functioning bit
 (37 7)  (1073 279)  (1073 279)  LC_3 Logic Functioning bit
 (38 7)  (1074 279)  (1074 279)  LC_3 Logic Functioning bit
 (39 7)  (1075 279)  (1075 279)  LC_3 Logic Functioning bit
 (41 7)  (1077 279)  (1077 279)  LC_3 Logic Functioning bit
 (43 7)  (1079 279)  (1079 279)  LC_3 Logic Functioning bit
 (26 8)  (1062 280)  (1062 280)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (1065 280)  (1065 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 280)  (1067 280)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 280)  (1068 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 280)  (1070 280)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 280)  (1072 280)  LC_4 Logic Functioning bit
 (38 8)  (1074 280)  (1074 280)  LC_4 Logic Functioning bit
 (41 8)  (1077 280)  (1077 280)  LC_4 Logic Functioning bit
 (43 8)  (1079 280)  (1079 280)  LC_4 Logic Functioning bit
 (45 8)  (1081 280)  (1081 280)  LC_4 Logic Functioning bit
 (48 8)  (1084 280)  (1084 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (14 9)  (1050 281)  (1050 281)  routing T_20_17.sp4_h_r_24 <X> T_20_17.lc_trk_g2_0
 (15 9)  (1051 281)  (1051 281)  routing T_20_17.sp4_h_r_24 <X> T_20_17.lc_trk_g2_0
 (16 9)  (1052 281)  (1052 281)  routing T_20_17.sp4_h_r_24 <X> T_20_17.lc_trk_g2_0
 (17 9)  (1053 281)  (1053 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (28 9)  (1064 281)  (1064 281)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 281)  (1065 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 281)  (1067 281)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (1073 281)  (1073 281)  LC_4 Logic Functioning bit
 (39 9)  (1075 281)  (1075 281)  LC_4 Logic Functioning bit
 (41 9)  (1077 281)  (1077 281)  LC_4 Logic Functioning bit
 (43 9)  (1079 281)  (1079 281)  LC_4 Logic Functioning bit
 (51 9)  (1087 281)  (1087 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 11)  (1050 283)  (1050 283)  routing T_20_17.sp4_r_v_b_36 <X> T_20_17.lc_trk_g2_4
 (17 11)  (1053 283)  (1053 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (16 13)  (1052 285)  (1052 285)  routing T_20_17.sp12_v_b_8 <X> T_20_17.lc_trk_g3_0
 (17 13)  (1053 285)  (1053 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (1036 286)  (1036 286)  routing T_20_17.glb_netwk_4 <X> T_20_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 286)  (1037 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1058 286)  (1058 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1059 286)  (1059 286)  routing T_20_17.sp12_v_b_23 <X> T_20_17.lc_trk_g3_7
 (29 14)  (1065 286)  (1065 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 286)  (1066 286)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 286)  (1067 286)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 286)  (1068 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 286)  (1069 286)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 286)  (1072 286)  LC_7 Logic Functioning bit
 (37 14)  (1073 286)  (1073 286)  LC_7 Logic Functioning bit
 (38 14)  (1074 286)  (1074 286)  LC_7 Logic Functioning bit
 (39 14)  (1075 286)  (1075 286)  LC_7 Logic Functioning bit
 (41 14)  (1077 286)  (1077 286)  LC_7 Logic Functioning bit
 (43 14)  (1079 286)  (1079 286)  LC_7 Logic Functioning bit
 (45 14)  (1081 286)  (1081 286)  LC_7 Logic Functioning bit
 (19 15)  (1055 287)  (1055 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (1057 287)  (1057 287)  routing T_20_17.sp12_v_b_23 <X> T_20_17.lc_trk_g3_7
 (27 15)  (1063 287)  (1063 287)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 287)  (1064 287)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 287)  (1065 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 287)  (1066 287)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (37 15)  (1073 287)  (1073 287)  LC_7 Logic Functioning bit
 (39 15)  (1075 287)  (1075 287)  LC_7 Logic Functioning bit
 (48 15)  (1084 287)  (1084 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_21_17

 (13 6)  (1103 278)  (1103 278)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_v_t_40
 (12 7)  (1102 279)  (1102 279)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_v_t_40
 (5 10)  (1095 282)  (1095 282)  routing T_21_17.sp4_v_t_43 <X> T_21_17.sp4_h_l_43
 (12 10)  (1102 282)  (1102 282)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_h_l_45
 (6 11)  (1096 283)  (1096 283)  routing T_21_17.sp4_v_t_43 <X> T_21_17.sp4_h_l_43
 (13 11)  (1103 283)  (1103 283)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_h_l_45
 (10 13)  (1100 285)  (1100 285)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_v_b_10


LogicTile_22_17

 (2 0)  (1146 272)  (1146 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (5 2)  (1149 274)  (1149 274)  routing T_22_17.sp4_v_t_43 <X> T_22_17.sp4_h_l_37
 (4 3)  (1148 275)  (1148 275)  routing T_22_17.sp4_v_t_43 <X> T_22_17.sp4_h_l_37
 (6 3)  (1150 275)  (1150 275)  routing T_22_17.sp4_v_t_43 <X> T_22_17.sp4_h_l_37
 (5 10)  (1149 282)  (1149 282)  routing T_22_17.sp4_v_t_43 <X> T_22_17.sp4_h_l_43
 (6 11)  (1150 283)  (1150 283)  routing T_22_17.sp4_v_t_43 <X> T_22_17.sp4_h_l_43
 (11 11)  (1155 283)  (1155 283)  routing T_22_17.sp4_h_r_0 <X> T_22_17.sp4_h_l_45
 (13 11)  (1157 283)  (1157 283)  routing T_22_17.sp4_h_r_0 <X> T_22_17.sp4_h_l_45


LogicTile_26_17

 (6 3)  (1354 275)  (1354 275)  routing T_26_17.sp4_h_r_0 <X> T_26_17.sp4_h_l_37


LogicTile_28_17

 (3 2)  (1459 274)  (1459 274)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23
 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23


LogicTile_29_17

 (4 1)  (1514 273)  (1514 273)  routing T_29_17.sp4_v_t_42 <X> T_29_17.sp4_h_r_0


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23
 (6 3)  (1570 275)  (1570 275)  routing T_30_17.sp4_h_r_0 <X> T_30_17.sp4_h_l_37


IO_Tile_33_17

 (1 0)  (1727 272)  (1727 272)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 2)  (1743 274)  (1743 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (13 7)  (1739 279)  (1739 279)  routing T_33_17.span4_horz_37 <X> T_33_17.span4_vert_b_2
 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 2)  (0 258)  (0 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (12 10)  (5 266)  (5 266)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 268)  (13 268)  routing T_0_16.span4_horz_12 <X> T_0_16.lc_trk_g1_4
 (4 13)  (13 269)  (13 269)  routing T_0_16.span4_horz_12 <X> T_0_16.lc_trk_g1_4
 (6 13)  (11 269)  (11 269)  routing T_0_16.span4_horz_12 <X> T_0_16.lc_trk_g1_4
 (7 13)  (10 269)  (10 269)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_12 lc_trk_g1_4
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_3_16

 (8 2)  (134 258)  (134 258)  routing T_3_16.sp4_v_t_42 <X> T_3_16.sp4_h_l_36
 (9 2)  (135 258)  (135 258)  routing T_3_16.sp4_v_t_42 <X> T_3_16.sp4_h_l_36
 (10 2)  (136 258)  (136 258)  routing T_3_16.sp4_v_t_42 <X> T_3_16.sp4_h_l_36


RAM_Tile_8_16

 (3 5)  (399 261)  (399 261)  routing T_8_16.sp12_h_l_23 <X> T_8_16.sp12_h_r_0


LogicTile_9_16

 (31 2)  (469 258)  (469 258)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 258)  (470 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 258)  (471 258)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (478 258)  (478 258)  LC_1 Logic Functioning bit
 (41 2)  (479 258)  (479 258)  LC_1 Logic Functioning bit
 (42 2)  (480 258)  (480 258)  LC_1 Logic Functioning bit
 (43 2)  (481 258)  (481 258)  LC_1 Logic Functioning bit
 (46 2)  (484 258)  (484 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (40 3)  (478 259)  (478 259)  LC_1 Logic Functioning bit
 (41 3)  (479 259)  (479 259)  LC_1 Logic Functioning bit
 (42 3)  (480 259)  (480 259)  LC_1 Logic Functioning bit
 (43 3)  (481 259)  (481 259)  LC_1 Logic Functioning bit
 (48 3)  (486 259)  (486 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 11)  (452 267)  (452 267)  routing T_9_16.sp4_r_v_b_36 <X> T_9_16.lc_trk_g2_4
 (17 11)  (455 267)  (455 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4


LogicTile_10_16

 (0 2)  (492 258)  (492 258)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (1 2)  (493 258)  (493 258)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 10)  (518 266)  (518 266)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (36 10)  (528 266)  (528 266)  LC_5 Logic Functioning bit
 (38 10)  (530 266)  (530 266)  LC_5 Logic Functioning bit
 (41 10)  (533 266)  (533 266)  LC_5 Logic Functioning bit
 (43 10)  (535 266)  (535 266)  LC_5 Logic Functioning bit
 (45 10)  (537 266)  (537 266)  LC_5 Logic Functioning bit
 (27 11)  (519 267)  (519 267)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 267)  (520 267)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 267)  (521 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (529 267)  (529 267)  LC_5 Logic Functioning bit
 (39 11)  (531 267)  (531 267)  LC_5 Logic Functioning bit
 (40 11)  (532 267)  (532 267)  LC_5 Logic Functioning bit
 (42 11)  (534 267)  (534 267)  LC_5 Logic Functioning bit
 (44 11)  (536 267)  (536 267)  LC_5 Logic Functioning bit
 (46 11)  (538 267)  (538 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (0 14)  (492 270)  (492 270)  routing T_10_16.glb_netwk_4 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 270)  (493 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 270)  (506 270)  routing T_10_16.sp4_v_b_36 <X> T_10_16.lc_trk_g3_4
 (14 15)  (506 271)  (506 271)  routing T_10_16.sp4_v_b_36 <X> T_10_16.lc_trk_g3_4
 (16 15)  (508 271)  (508 271)  routing T_10_16.sp4_v_b_36 <X> T_10_16.lc_trk_g3_4
 (17 15)  (509 271)  (509 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_11_16

 (0 0)  (546 256)  (546 256)  Negative Clock bit

 (6 0)  (552 256)  (552 256)  routing T_11_16.sp4_h_r_7 <X> T_11_16.sp4_v_b_0
 (15 0)  (561 256)  (561 256)  routing T_11_16.sp4_h_l_4 <X> T_11_16.lc_trk_g0_1
 (16 0)  (562 256)  (562 256)  routing T_11_16.sp4_h_l_4 <X> T_11_16.lc_trk_g0_1
 (17 0)  (563 256)  (563 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (564 256)  (564 256)  routing T_11_16.sp4_h_l_4 <X> T_11_16.lc_trk_g0_1
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 256)  (580 256)  routing T_11_16.lc_trk_g1_0 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 256)  (582 256)  LC_0 Logic Functioning bit
 (38 0)  (584 256)  (584 256)  LC_0 Logic Functioning bit
 (39 0)  (585 256)  (585 256)  LC_0 Logic Functioning bit
 (43 0)  (589 256)  (589 256)  LC_0 Logic Functioning bit
 (45 0)  (591 256)  (591 256)  LC_0 Logic Functioning bit
 (18 1)  (564 257)  (564 257)  routing T_11_16.sp4_h_l_4 <X> T_11_16.lc_trk_g0_1
 (26 1)  (572 257)  (572 257)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 257)  (573 257)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 257)  (575 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 257)  (578 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (579 257)  (579 257)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.input_2_0
 (35 1)  (581 257)  (581 257)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.input_2_0
 (38 1)  (584 257)  (584 257)  LC_0 Logic Functioning bit
 (39 1)  (585 257)  (585 257)  LC_0 Logic Functioning bit
 (46 1)  (592 257)  (592 257)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (546 259)  (546 259)  routing T_11_16.glb_netwk_1 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (14 4)  (560 260)  (560 260)  routing T_11_16.wire_logic_cluster/lc_0/out <X> T_11_16.lc_trk_g1_0
 (22 4)  (568 260)  (568 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (569 260)  (569 260)  routing T_11_16.sp4_v_b_19 <X> T_11_16.lc_trk_g1_3
 (24 4)  (570 260)  (570 260)  routing T_11_16.sp4_v_b_19 <X> T_11_16.lc_trk_g1_3
 (17 5)  (563 261)  (563 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (25 8)  (571 264)  (571 264)  routing T_11_16.sp4_h_r_42 <X> T_11_16.lc_trk_g2_2
 (22 9)  (568 265)  (568 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (569 265)  (569 265)  routing T_11_16.sp4_h_r_42 <X> T_11_16.lc_trk_g2_2
 (24 9)  (570 265)  (570 265)  routing T_11_16.sp4_h_r_42 <X> T_11_16.lc_trk_g2_2
 (25 9)  (571 265)  (571 265)  routing T_11_16.sp4_h_r_42 <X> T_11_16.lc_trk_g2_2
 (0 14)  (546 270)  (546 270)  routing T_11_16.glb_netwk_4 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_16

 (22 0)  (622 256)  (622 256)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (624 256)  (624 256)  routing T_12_16.top_op_3 <X> T_12_16.lc_trk_g0_3
 (21 1)  (621 257)  (621 257)  routing T_12_16.top_op_3 <X> T_12_16.lc_trk_g0_3
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (622 258)  (622 258)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (624 258)  (624 258)  routing T_12_16.top_op_7 <X> T_12_16.lc_trk_g0_7
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 258)  (628 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 258)  (633 258)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 258)  (637 258)  LC_1 Logic Functioning bit
 (39 2)  (639 258)  (639 258)  LC_1 Logic Functioning bit
 (41 2)  (641 258)  (641 258)  LC_1 Logic Functioning bit
 (43 2)  (643 258)  (643 258)  LC_1 Logic Functioning bit
 (45 2)  (645 258)  (645 258)  LC_1 Logic Functioning bit
 (46 2)  (646 258)  (646 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (21 3)  (621 259)  (621 259)  routing T_12_16.top_op_7 <X> T_12_16.lc_trk_g0_7
 (28 3)  (628 259)  (628 259)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 259)  (629 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (38 3)  (638 259)  (638 259)  LC_1 Logic Functioning bit
 (41 3)  (641 259)  (641 259)  LC_1 Logic Functioning bit
 (43 3)  (643 259)  (643 259)  LC_1 Logic Functioning bit
 (44 3)  (644 259)  (644 259)  LC_1 Logic Functioning bit
 (3 4)  (603 260)  (603 260)  routing T_12_16.sp12_v_b_0 <X> T_12_16.sp12_h_r_0
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 260)  (630 260)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (41 4)  (641 260)  (641 260)  LC_2 Logic Functioning bit
 (43 4)  (643 260)  (643 260)  LC_2 Logic Functioning bit
 (45 4)  (645 260)  (645 260)  LC_2 Logic Functioning bit
 (46 4)  (646 260)  (646 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (51 4)  (651 260)  (651 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (53 4)  (653 260)  (653 260)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (3 5)  (603 261)  (603 261)  routing T_12_16.sp12_v_b_0 <X> T_12_16.sp12_h_r_0
 (26 5)  (626 261)  (626 261)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 261)  (628 261)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 261)  (630 261)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 261)  (631 261)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (637 261)  (637 261)  LC_2 Logic Functioning bit
 (39 5)  (639 261)  (639 261)  LC_2 Logic Functioning bit
 (40 5)  (640 261)  (640 261)  LC_2 Logic Functioning bit
 (41 5)  (641 261)  (641 261)  LC_2 Logic Functioning bit
 (42 5)  (642 261)  (642 261)  LC_2 Logic Functioning bit
 (43 5)  (643 261)  (643 261)  LC_2 Logic Functioning bit
 (44 5)  (644 261)  (644 261)  LC_2 Logic Functioning bit
 (14 8)  (614 264)  (614 264)  routing T_12_16.rgt_op_0 <X> T_12_16.lc_trk_g2_0
 (15 8)  (615 264)  (615 264)  routing T_12_16.sp4_v_t_28 <X> T_12_16.lc_trk_g2_1
 (16 8)  (616 264)  (616 264)  routing T_12_16.sp4_v_t_28 <X> T_12_16.lc_trk_g2_1
 (17 8)  (617 264)  (617 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (625 264)  (625 264)  routing T_12_16.wire_logic_cluster/lc_2/out <X> T_12_16.lc_trk_g2_2
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 264)  (633 264)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 264)  (634 264)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 264)  (636 264)  LC_4 Logic Functioning bit
 (37 8)  (637 264)  (637 264)  LC_4 Logic Functioning bit
 (38 8)  (638 264)  (638 264)  LC_4 Logic Functioning bit
 (39 8)  (639 264)  (639 264)  LC_4 Logic Functioning bit
 (45 8)  (645 264)  (645 264)  LC_4 Logic Functioning bit
 (15 9)  (615 265)  (615 265)  routing T_12_16.rgt_op_0 <X> T_12_16.lc_trk_g2_0
 (17 9)  (617 265)  (617 265)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (622 265)  (622 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (31 9)  (631 265)  (631 265)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 265)  (636 265)  LC_4 Logic Functioning bit
 (37 9)  (637 265)  (637 265)  LC_4 Logic Functioning bit
 (38 9)  (638 265)  (638 265)  LC_4 Logic Functioning bit
 (39 9)  (639 265)  (639 265)  LC_4 Logic Functioning bit
 (44 9)  (644 265)  (644 265)  LC_4 Logic Functioning bit
 (53 9)  (653 265)  (653 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 268)  (618 268)  routing T_12_16.wire_logic_cluster/lc_1/out <X> T_12_16.lc_trk_g3_1
 (25 12)  (625 268)  (625 268)  routing T_12_16.sp4_h_r_34 <X> T_12_16.lc_trk_g3_2
 (22 13)  (622 269)  (622 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (623 269)  (623 269)  routing T_12_16.sp4_h_r_34 <X> T_12_16.lc_trk_g3_2
 (24 13)  (624 269)  (624 269)  routing T_12_16.sp4_h_r_34 <X> T_12_16.lc_trk_g3_2
 (0 14)  (600 270)  (600 270)  routing T_12_16.glb_netwk_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_16

 (17 0)  (671 256)  (671 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (676 256)  (676 256)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 256)  (678 256)  routing T_13_16.top_op_3 <X> T_13_16.lc_trk_g0_3
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 256)  (685 256)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 256)  (687 256)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 256)  (689 256)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.input_2_0
 (43 0)  (697 256)  (697 256)  LC_0 Logic Functioning bit
 (15 1)  (669 257)  (669 257)  routing T_13_16.bot_op_0 <X> T_13_16.lc_trk_g0_0
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (675 257)  (675 257)  routing T_13_16.top_op_3 <X> T_13_16.lc_trk_g0_3
 (22 1)  (676 257)  (676 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (678 257)  (678 257)  routing T_13_16.bot_op_2 <X> T_13_16.lc_trk_g0_2
 (26 1)  (680 257)  (680 257)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 257)  (681 257)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 257)  (685 257)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (688 257)  (688 257)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.input_2_0
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 258)  (668 258)  routing T_13_16.wire_logic_cluster/lc_4/out <X> T_13_16.lc_trk_g0_4
 (21 2)  (675 258)  (675 258)  routing T_13_16.wire_logic_cluster/lc_7/out <X> T_13_16.lc_trk_g0_7
 (22 2)  (676 258)  (676 258)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (28 2)  (682 258)  (682 258)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 258)  (684 258)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 258)  (685 258)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (689 258)  (689 258)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_1
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (680 259)  (680 259)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 259)  (681 259)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 259)  (682 259)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 259)  (686 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (687 259)  (687 259)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_1
 (34 3)  (688 259)  (688 259)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_1
 (37 3)  (691 259)  (691 259)  LC_1 Logic Functioning bit
 (39 3)  (693 259)  (693 259)  LC_1 Logic Functioning bit
 (42 3)  (696 259)  (696 259)  LC_1 Logic Functioning bit
 (15 4)  (669 260)  (669 260)  routing T_13_16.bot_op_1 <X> T_13_16.lc_trk_g1_1
 (17 4)  (671 260)  (671 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (675 260)  (675 260)  routing T_13_16.bnr_op_3 <X> T_13_16.lc_trk_g1_3
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (681 260)  (681 260)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 260)  (682 260)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 260)  (684 260)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (37 4)  (691 260)  (691 260)  LC_2 Logic Functioning bit
 (38 4)  (692 260)  (692 260)  LC_2 Logic Functioning bit
 (41 4)  (695 260)  (695 260)  LC_2 Logic Functioning bit
 (43 4)  (697 260)  (697 260)  LC_2 Logic Functioning bit
 (50 4)  (704 260)  (704 260)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (675 261)  (675 261)  routing T_13_16.bnr_op_3 <X> T_13_16.lc_trk_g1_3
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 261)  (684 261)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 261)  (685 261)  routing T_13_16.lc_trk_g0_3 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 261)  (690 261)  LC_2 Logic Functioning bit
 (37 5)  (691 261)  (691 261)  LC_2 Logic Functioning bit
 (17 6)  (671 262)  (671 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 262)  (672 262)  routing T_13_16.wire_logic_cluster/lc_5/out <X> T_13_16.lc_trk_g1_5
 (27 6)  (681 262)  (681 262)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 262)  (682 262)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 262)  (688 262)  routing T_13_16.lc_trk_g1_1 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 262)  (690 262)  LC_3 Logic Functioning bit
 (38 6)  (692 262)  (692 262)  LC_3 Logic Functioning bit
 (41 6)  (695 262)  (695 262)  LC_3 Logic Functioning bit
 (45 6)  (699 262)  (699 262)  LC_3 Logic Functioning bit
 (47 6)  (701 262)  (701 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (702 262)  (702 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (704 262)  (704 262)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (707 262)  (707 262)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (15 7)  (669 263)  (669 263)  routing T_13_16.bot_op_4 <X> T_13_16.lc_trk_g1_4
 (17 7)  (671 263)  (671 263)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (676 263)  (676 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (679 263)  (679 263)  routing T_13_16.sp4_r_v_b_30 <X> T_13_16.lc_trk_g1_6
 (27 7)  (681 263)  (681 263)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 263)  (682 263)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 263)  (683 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 263)  (684 263)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (37 7)  (691 263)  (691 263)  LC_3 Logic Functioning bit
 (46 7)  (700 263)  (700 263)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (48 7)  (702 263)  (702 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (26 8)  (680 264)  (680 264)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 264)  (681 264)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 264)  (682 264)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 264)  (685 264)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 264)  (690 264)  LC_4 Logic Functioning bit
 (41 8)  (695 264)  (695 264)  LC_4 Logic Functioning bit
 (43 8)  (697 264)  (697 264)  LC_4 Logic Functioning bit
 (45 8)  (699 264)  (699 264)  LC_4 Logic Functioning bit
 (47 8)  (701 264)  (701 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (16 9)  (670 265)  (670 265)  routing T_13_16.sp12_v_b_8 <X> T_13_16.lc_trk_g2_0
 (17 9)  (671 265)  (671 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 265)  (685 265)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 265)  (686 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (689 265)  (689 265)  routing T_13_16.lc_trk_g0_2 <X> T_13_16.input_2_4
 (36 9)  (690 265)  (690 265)  LC_4 Logic Functioning bit
 (46 9)  (700 265)  (700 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (22 10)  (676 266)  (676 266)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (678 266)  (678 266)  routing T_13_16.tnr_op_7 <X> T_13_16.lc_trk_g2_7
 (28 10)  (682 266)  (682 266)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 266)  (685 266)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 266)  (687 266)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 266)  (689 266)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.input_2_5
 (40 10)  (694 266)  (694 266)  LC_5 Logic Functioning bit
 (15 11)  (669 267)  (669 267)  routing T_13_16.tnr_op_4 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 267)  (679 267)  routing T_13_16.sp4_r_v_b_38 <X> T_13_16.lc_trk_g2_6
 (26 11)  (680 267)  (680 267)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 267)  (681 267)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 267)  (682 267)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 267)  (686 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (688 267)  (688 267)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.input_2_5
 (35 11)  (689 267)  (689 267)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.input_2_5
 (51 11)  (705 267)  (705 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (21 12)  (675 268)  (675 268)  routing T_13_16.wire_logic_cluster/lc_3/out <X> T_13_16.lc_trk_g3_3
 (22 12)  (676 268)  (676 268)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 268)  (685 268)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 268)  (687 268)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (43 12)  (697 268)  (697 268)  LC_6 Logic Functioning bit
 (50 12)  (704 268)  (704 268)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (707 268)  (707 268)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (19 13)  (673 269)  (673 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (676 269)  (676 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (679 269)  (679 269)  routing T_13_16.sp4_r_v_b_42 <X> T_13_16.lc_trk_g3_2
 (31 13)  (685 269)  (685 269)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (43 13)  (697 269)  (697 269)  LC_6 Logic Functioning bit
 (48 13)  (702 269)  (702 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (25 14)  (679 270)  (679 270)  routing T_13_16.wire_logic_cluster/lc_6/out <X> T_13_16.lc_trk_g3_6
 (26 14)  (680 270)  (680 270)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 270)  (681 270)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 270)  (685 270)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 270)  (687 270)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 270)  (690 270)  LC_7 Logic Functioning bit
 (42 14)  (696 270)  (696 270)  LC_7 Logic Functioning bit
 (43 14)  (697 270)  (697 270)  LC_7 Logic Functioning bit
 (50 14)  (704 270)  (704 270)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (669 271)  (669 271)  routing T_13_16.sp4_v_t_33 <X> T_13_16.lc_trk_g3_4
 (16 15)  (670 271)  (670 271)  routing T_13_16.sp4_v_t_33 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (681 271)  (681 271)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 271)  (684 271)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 271)  (685 271)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 271)  (690 271)  LC_7 Logic Functioning bit
 (43 15)  (697 271)  (697 271)  LC_7 Logic Functioning bit
 (53 15)  (707 271)  (707 271)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_14_16

 (17 0)  (725 256)  (725 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 256)  (726 256)  routing T_14_16.wire_logic_cluster/lc_1/out <X> T_14_16.lc_trk_g0_1
 (22 0)  (730 256)  (730 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 256)  (732 256)  routing T_14_16.bot_op_3 <X> T_14_16.lc_trk_g0_3
 (27 0)  (735 256)  (735 256)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 256)  (736 256)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 256)  (739 256)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 256)  (741 256)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 256)  (745 256)  LC_0 Logic Functioning bit
 (39 0)  (747 256)  (747 256)  LC_0 Logic Functioning bit
 (42 0)  (750 256)  (750 256)  LC_0 Logic Functioning bit
 (27 1)  (735 257)  (735 257)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 257)  (738 257)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (741 257)  (741 257)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.input_2_0
 (34 1)  (742 257)  (742 257)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.input_2_0
 (36 1)  (744 257)  (744 257)  LC_0 Logic Functioning bit
 (37 1)  (745 257)  (745 257)  LC_0 Logic Functioning bit
 (39 1)  (747 257)  (747 257)  LC_0 Logic Functioning bit
 (43 1)  (751 257)  (751 257)  LC_0 Logic Functioning bit
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 258)  (722 258)  routing T_14_16.wire_logic_cluster/lc_4/out <X> T_14_16.lc_trk_g0_4
 (17 2)  (725 258)  (725 258)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (726 258)  (726 258)  routing T_14_16.wire_logic_cluster/lc_5/out <X> T_14_16.lc_trk_g0_5
 (22 2)  (730 258)  (730 258)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 258)  (732 258)  routing T_14_16.top_op_7 <X> T_14_16.lc_trk_g0_7
 (28 2)  (736 258)  (736 258)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 258)  (738 258)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (37 2)  (745 258)  (745 258)  LC_1 Logic Functioning bit
 (43 2)  (751 258)  (751 258)  LC_1 Logic Functioning bit
 (45 2)  (753 258)  (753 258)  LC_1 Logic Functioning bit
 (46 2)  (754 258)  (754 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (758 258)  (758 258)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (729 259)  (729 259)  routing T_14_16.top_op_7 <X> T_14_16.lc_trk_g0_7
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 259)  (744 259)  LC_1 Logic Functioning bit
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (40 3)  (748 259)  (748 259)  LC_1 Logic Functioning bit
 (42 3)  (750 259)  (750 259)  LC_1 Logic Functioning bit
 (43 3)  (751 259)  (751 259)  LC_1 Logic Functioning bit
 (17 4)  (725 260)  (725 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (734 260)  (734 260)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 260)  (738 260)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 260)  (744 260)  LC_2 Logic Functioning bit
 (37 4)  (745 260)  (745 260)  LC_2 Logic Functioning bit
 (38 4)  (746 260)  (746 260)  LC_2 Logic Functioning bit
 (39 4)  (747 260)  (747 260)  LC_2 Logic Functioning bit
 (40 4)  (748 260)  (748 260)  LC_2 Logic Functioning bit
 (41 4)  (749 260)  (749 260)  LC_2 Logic Functioning bit
 (42 4)  (750 260)  (750 260)  LC_2 Logic Functioning bit
 (43 4)  (751 260)  (751 260)  LC_2 Logic Functioning bit
 (18 5)  (726 261)  (726 261)  routing T_14_16.sp4_r_v_b_25 <X> T_14_16.lc_trk_g1_1
 (27 5)  (735 261)  (735 261)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 261)  (738 261)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 261)  (739 261)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 261)  (744 261)  LC_2 Logic Functioning bit
 (38 5)  (746 261)  (746 261)  LC_2 Logic Functioning bit
 (40 5)  (748 261)  (748 261)  LC_2 Logic Functioning bit
 (41 5)  (749 261)  (749 261)  LC_2 Logic Functioning bit
 (42 5)  (750 261)  (750 261)  LC_2 Logic Functioning bit
 (43 5)  (751 261)  (751 261)  LC_2 Logic Functioning bit
 (8 6)  (716 262)  (716 262)  routing T_14_16.sp4_v_t_47 <X> T_14_16.sp4_h_l_41
 (9 6)  (717 262)  (717 262)  routing T_14_16.sp4_v_t_47 <X> T_14_16.sp4_h_l_41
 (10 6)  (718 262)  (718 262)  routing T_14_16.sp4_v_t_47 <X> T_14_16.sp4_h_l_41
 (15 6)  (723 262)  (723 262)  routing T_14_16.lft_op_5 <X> T_14_16.lc_trk_g1_5
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 262)  (726 262)  routing T_14_16.lft_op_5 <X> T_14_16.lc_trk_g1_5
 (22 6)  (730 262)  (730 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 262)  (732 262)  routing T_14_16.top_op_7 <X> T_14_16.lc_trk_g1_7
 (26 6)  (734 262)  (734 262)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 262)  (735 262)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 262)  (738 262)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 262)  (739 262)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 262)  (741 262)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (43 6)  (751 262)  (751 262)  LC_3 Logic Functioning bit
 (21 7)  (729 263)  (729 263)  routing T_14_16.top_op_7 <X> T_14_16.lc_trk_g1_7
 (27 7)  (735 263)  (735 263)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 263)  (736 263)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 263)  (740 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (743 263)  (743 263)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.input_2_3
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (41 7)  (749 263)  (749 263)  LC_3 Logic Functioning bit
 (43 7)  (751 263)  (751 263)  LC_3 Logic Functioning bit
 (21 8)  (729 264)  (729 264)  routing T_14_16.rgt_op_3 <X> T_14_16.lc_trk_g2_3
 (22 8)  (730 264)  (730 264)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (732 264)  (732 264)  routing T_14_16.rgt_op_3 <X> T_14_16.lc_trk_g2_3
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (50 8)  (758 264)  (758 264)  Cascade bit: LH_LC04_inmux02_5

 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (37 9)  (745 265)  (745 265)  LC_4 Logic Functioning bit
 (15 10)  (723 266)  (723 266)  routing T_14_16.sp4_h_l_24 <X> T_14_16.lc_trk_g2_5
 (16 10)  (724 266)  (724 266)  routing T_14_16.sp4_h_l_24 <X> T_14_16.lc_trk_g2_5
 (17 10)  (725 266)  (725 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (726 266)  (726 266)  routing T_14_16.sp4_h_l_24 <X> T_14_16.lc_trk_g2_5
 (25 10)  (733 266)  (733 266)  routing T_14_16.sp4_v_b_38 <X> T_14_16.lc_trk_g2_6
 (27 10)  (735 266)  (735 266)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 266)  (736 266)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 266)  (738 266)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 266)  (739 266)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 266)  (742 266)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (14 11)  (722 267)  (722 267)  routing T_14_16.tnl_op_4 <X> T_14_16.lc_trk_g2_4
 (15 11)  (723 267)  (723 267)  routing T_14_16.tnl_op_4 <X> T_14_16.lc_trk_g2_4
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 267)  (731 267)  routing T_14_16.sp4_v_b_38 <X> T_14_16.lc_trk_g2_6
 (25 11)  (733 267)  (733 267)  routing T_14_16.sp4_v_b_38 <X> T_14_16.lc_trk_g2_6
 (27 11)  (735 267)  (735 267)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 267)  (736 267)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 267)  (738 267)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 267)  (739 267)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (41 11)  (749 267)  (749 267)  LC_5 Logic Functioning bit
 (43 11)  (751 267)  (751 267)  LC_5 Logic Functioning bit
 (14 12)  (722 268)  (722 268)  routing T_14_16.sp4_v_t_21 <X> T_14_16.lc_trk_g3_0
 (17 12)  (725 268)  (725 268)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (726 268)  (726 268)  routing T_14_16.bnl_op_1 <X> T_14_16.lc_trk_g3_1
 (25 12)  (733 268)  (733 268)  routing T_14_16.wire_logic_cluster/lc_2/out <X> T_14_16.lc_trk_g3_2
 (28 12)  (736 268)  (736 268)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 268)  (739 268)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 268)  (741 268)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (42 12)  (750 268)  (750 268)  LC_6 Logic Functioning bit
 (50 12)  (758 268)  (758 268)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (759 268)  (759 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (761 268)  (761 268)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (14 13)  (722 269)  (722 269)  routing T_14_16.sp4_v_t_21 <X> T_14_16.lc_trk_g3_0
 (16 13)  (724 269)  (724 269)  routing T_14_16.sp4_v_t_21 <X> T_14_16.lc_trk_g3_0
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (726 269)  (726 269)  routing T_14_16.bnl_op_1 <X> T_14_16.lc_trk_g3_1
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (738 269)  (738 269)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 269)  (739 269)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (42 13)  (750 269)  (750 269)  LC_6 Logic Functioning bit
 (0 14)  (708 270)  (708 270)  routing T_14_16.glb_netwk_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 270)  (722 270)  routing T_14_16.bnl_op_4 <X> T_14_16.lc_trk_g3_4
 (22 14)  (730 270)  (730 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (731 270)  (731 270)  routing T_14_16.sp12_v_t_12 <X> T_14_16.lc_trk_g3_7
 (25 14)  (733 270)  (733 270)  routing T_14_16.sp4_v_b_30 <X> T_14_16.lc_trk_g3_6
 (14 15)  (722 271)  (722 271)  routing T_14_16.bnl_op_4 <X> T_14_16.lc_trk_g3_4
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (730 271)  (730 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (731 271)  (731 271)  routing T_14_16.sp4_v_b_30 <X> T_14_16.lc_trk_g3_6


LogicTile_15_16

 (22 0)  (784 256)  (784 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 256)  (786 256)  routing T_15_16.bot_op_3 <X> T_15_16.lc_trk_g0_3
 (26 0)  (788 256)  (788 256)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 256)  (793 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 256)  (795 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 256)  (797 256)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.input_2_0
 (38 0)  (800 256)  (800 256)  LC_0 Logic Functioning bit
 (39 0)  (801 256)  (801 256)  LC_0 Logic Functioning bit
 (40 0)  (802 256)  (802 256)  LC_0 Logic Functioning bit
 (41 0)  (803 256)  (803 256)  LC_0 Logic Functioning bit
 (42 0)  (804 256)  (804 256)  LC_0 Logic Functioning bit
 (43 0)  (805 256)  (805 256)  LC_0 Logic Functioning bit
 (47 0)  (809 256)  (809 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (787 257)  (787 257)  routing T_15_16.sp4_r_v_b_33 <X> T_15_16.lc_trk_g0_2
 (27 1)  (789 257)  (789 257)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 257)  (792 257)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 257)  (793 257)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 257)  (794 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (797 257)  (797 257)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.input_2_0
 (39 1)  (801 257)  (801 257)  LC_0 Logic Functioning bit
 (40 1)  (802 257)  (802 257)  LC_0 Logic Functioning bit
 (42 1)  (804 257)  (804 257)  LC_0 Logic Functioning bit
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (784 259)  (784 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (787 259)  (787 259)  routing T_15_16.sp4_r_v_b_30 <X> T_15_16.lc_trk_g0_6
 (1 4)  (763 260)  (763 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (6 4)  (768 260)  (768 260)  routing T_15_16.sp4_v_t_37 <X> T_15_16.sp4_v_b_3
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 260)  (786 260)  routing T_15_16.top_op_3 <X> T_15_16.lc_trk_g1_3
 (0 5)  (762 261)  (762 261)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (1 5)  (763 261)  (763 261)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (5 5)  (767 261)  (767 261)  routing T_15_16.sp4_v_t_37 <X> T_15_16.sp4_v_b_3
 (21 5)  (783 261)  (783 261)  routing T_15_16.top_op_3 <X> T_15_16.lc_trk_g1_3
 (16 6)  (778 262)  (778 262)  routing T_15_16.sp4_v_b_13 <X> T_15_16.lc_trk_g1_5
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 262)  (780 262)  routing T_15_16.sp4_v_b_13 <X> T_15_16.lc_trk_g1_5
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (786 262)  (786 262)  routing T_15_16.top_op_7 <X> T_15_16.lc_trk_g1_7
 (27 6)  (789 262)  (789 262)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 262)  (790 262)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (799 262)  (799 262)  LC_3 Logic Functioning bit
 (39 6)  (801 262)  (801 262)  LC_3 Logic Functioning bit
 (40 6)  (802 262)  (802 262)  LC_3 Logic Functioning bit
 (41 6)  (803 262)  (803 262)  LC_3 Logic Functioning bit
 (42 6)  (804 262)  (804 262)  LC_3 Logic Functioning bit
 (43 6)  (805 262)  (805 262)  LC_3 Logic Functioning bit
 (18 7)  (780 263)  (780 263)  routing T_15_16.sp4_v_b_13 <X> T_15_16.lc_trk_g1_5
 (21 7)  (783 263)  (783 263)  routing T_15_16.top_op_7 <X> T_15_16.lc_trk_g1_7
 (30 7)  (792 263)  (792 263)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 263)  (793 263)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 263)  (799 263)  LC_3 Logic Functioning bit
 (39 7)  (801 263)  (801 263)  LC_3 Logic Functioning bit
 (40 7)  (802 263)  (802 263)  LC_3 Logic Functioning bit
 (41 7)  (803 263)  (803 263)  LC_3 Logic Functioning bit
 (42 7)  (804 263)  (804 263)  LC_3 Logic Functioning bit
 (43 7)  (805 263)  (805 263)  LC_3 Logic Functioning bit
 (16 8)  (778 264)  (778 264)  routing T_15_16.sp4_v_b_33 <X> T_15_16.lc_trk_g2_1
 (17 8)  (779 264)  (779 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (780 264)  (780 264)  routing T_15_16.sp4_v_b_33 <X> T_15_16.lc_trk_g2_1
 (31 8)  (793 264)  (793 264)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 264)  (795 264)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 264)  (796 264)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (38 8)  (800 264)  (800 264)  LC_4 Logic Functioning bit
 (39 8)  (801 264)  (801 264)  LC_4 Logic Functioning bit
 (50 8)  (812 264)  (812 264)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (780 265)  (780 265)  routing T_15_16.sp4_v_b_33 <X> T_15_16.lc_trk_g2_1
 (31 9)  (793 265)  (793 265)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (38 9)  (800 265)  (800 265)  LC_4 Logic Functioning bit
 (39 9)  (801 265)  (801 265)  LC_4 Logic Functioning bit
 (22 10)  (784 266)  (784 266)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (786 266)  (786 266)  routing T_15_16.tnl_op_7 <X> T_15_16.lc_trk_g2_7
 (26 10)  (788 266)  (788 266)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 266)  (789 266)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 266)  (790 266)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 266)  (792 266)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 266)  (793 266)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 266)  (795 266)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (50 10)  (812 266)  (812 266)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (776 267)  (776 267)  routing T_15_16.tnl_op_4 <X> T_15_16.lc_trk_g2_4
 (15 11)  (777 267)  (777 267)  routing T_15_16.tnl_op_4 <X> T_15_16.lc_trk_g2_4
 (17 11)  (779 267)  (779 267)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (783 267)  (783 267)  routing T_15_16.tnl_op_7 <X> T_15_16.lc_trk_g2_7
 (27 11)  (789 267)  (789 267)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 267)  (790 267)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 267)  (792 267)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (42 11)  (804 267)  (804 267)  LC_5 Logic Functioning bit
 (4 12)  (766 268)  (766 268)  routing T_15_16.sp4_h_l_44 <X> T_15_16.sp4_v_b_9
 (22 12)  (784 268)  (784 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 268)  (785 268)  routing T_15_16.sp4_v_t_30 <X> T_15_16.lc_trk_g3_3
 (24 12)  (786 268)  (786 268)  routing T_15_16.sp4_v_t_30 <X> T_15_16.lc_trk_g3_3
 (26 12)  (788 268)  (788 268)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 268)  (790 268)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 268)  (793 268)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 268)  (795 268)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (38 12)  (800 268)  (800 268)  LC_6 Logic Functioning bit
 (41 12)  (803 268)  (803 268)  LC_6 Logic Functioning bit
 (42 12)  (804 268)  (804 268)  LC_6 Logic Functioning bit
 (43 12)  (805 268)  (805 268)  LC_6 Logic Functioning bit
 (45 12)  (807 268)  (807 268)  LC_6 Logic Functioning bit
 (50 12)  (812 268)  (812 268)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (814 268)  (814 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (767 269)  (767 269)  routing T_15_16.sp4_h_l_44 <X> T_15_16.sp4_v_b_9
 (26 13)  (788 269)  (788 269)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 269)  (789 269)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 269)  (793 269)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 269)  (799 269)  LC_6 Logic Functioning bit
 (39 13)  (801 269)  (801 269)  LC_6 Logic Functioning bit
 (40 13)  (802 269)  (802 269)  LC_6 Logic Functioning bit
 (42 13)  (804 269)  (804 269)  LC_6 Logic Functioning bit
 (0 14)  (762 270)  (762 270)  routing T_15_16.glb_netwk_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 270)  (776 270)  routing T_15_16.sp4_h_r_36 <X> T_15_16.lc_trk_g3_4
 (22 14)  (784 270)  (784 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (785 270)  (785 270)  routing T_15_16.sp4_v_b_47 <X> T_15_16.lc_trk_g3_7
 (24 14)  (786 270)  (786 270)  routing T_15_16.sp4_v_b_47 <X> T_15_16.lc_trk_g3_7
 (15 15)  (777 271)  (777 271)  routing T_15_16.sp4_h_r_36 <X> T_15_16.lc_trk_g3_4
 (16 15)  (778 271)  (778 271)  routing T_15_16.sp4_h_r_36 <X> T_15_16.lc_trk_g3_4
 (17 15)  (779 271)  (779 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (784 271)  (784 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (785 271)  (785 271)  routing T_15_16.sp4_h_r_30 <X> T_15_16.lc_trk_g3_6
 (24 15)  (786 271)  (786 271)  routing T_15_16.sp4_h_r_30 <X> T_15_16.lc_trk_g3_6
 (25 15)  (787 271)  (787 271)  routing T_15_16.sp4_h_r_30 <X> T_15_16.lc_trk_g3_6


LogicTile_16_16

 (2 0)  (818 256)  (818 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (22 0)  (838 256)  (838 256)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (840 256)  (840 256)  routing T_16_16.top_op_3 <X> T_16_16.lc_trk_g0_3
 (21 1)  (837 257)  (837 257)  routing T_16_16.top_op_3 <X> T_16_16.lc_trk_g0_3
 (8 3)  (824 259)  (824 259)  routing T_16_16.sp4_h_l_36 <X> T_16_16.sp4_v_t_36
 (14 5)  (830 261)  (830 261)  routing T_16_16.sp12_h_r_16 <X> T_16_16.lc_trk_g1_0
 (16 5)  (832 261)  (832 261)  routing T_16_16.sp12_h_r_16 <X> T_16_16.lc_trk_g1_0
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (28 6)  (844 262)  (844 262)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 262)  (846 262)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 262)  (847 262)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 262)  (849 262)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (41 6)  (857 262)  (857 262)  LC_3 Logic Functioning bit
 (43 6)  (859 262)  (859 262)  LC_3 Logic Functioning bit
 (26 7)  (842 263)  (842 263)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 263)  (847 263)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 263)  (852 263)  LC_3 Logic Functioning bit
 (38 7)  (854 263)  (854 263)  LC_3 Logic Functioning bit
 (26 8)  (842 264)  (842 264)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 264)  (843 264)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 264)  (852 264)  LC_4 Logic Functioning bit
 (38 8)  (854 264)  (854 264)  LC_4 Logic Functioning bit
 (41 8)  (857 264)  (857 264)  LC_4 Logic Functioning bit
 (43 8)  (859 264)  (859 264)  LC_4 Logic Functioning bit
 (26 9)  (842 265)  (842 265)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 265)  (843 265)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 265)  (844 265)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 265)  (847 265)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 265)  (852 265)  LC_4 Logic Functioning bit
 (38 9)  (854 265)  (854 265)  LC_4 Logic Functioning bit
 (40 9)  (856 265)  (856 265)  LC_4 Logic Functioning bit
 (42 9)  (858 265)  (858 265)  LC_4 Logic Functioning bit
 (14 10)  (830 266)  (830 266)  routing T_16_16.sp12_v_t_3 <X> T_16_16.lc_trk_g2_4
 (14 11)  (830 267)  (830 267)  routing T_16_16.sp12_v_t_3 <X> T_16_16.lc_trk_g2_4
 (15 11)  (831 267)  (831 267)  routing T_16_16.sp12_v_t_3 <X> T_16_16.lc_trk_g2_4
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (22 11)  (838 267)  (838 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (22 14)  (838 270)  (838 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (839 270)  (839 270)  routing T_16_16.sp12_v_b_23 <X> T_16_16.lc_trk_g3_7
 (21 15)  (837 271)  (837 271)  routing T_16_16.sp12_v_b_23 <X> T_16_16.lc_trk_g3_7


LogicTile_17_16

 (4 0)  (878 256)  (878 256)  routing T_17_16.sp4_h_l_43 <X> T_17_16.sp4_v_b_0
 (6 0)  (880 256)  (880 256)  routing T_17_16.sp4_h_l_43 <X> T_17_16.sp4_v_b_0
 (27 0)  (901 256)  (901 256)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 256)  (902 256)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 256)  (903 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 256)  (906 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 256)  (907 256)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 256)  (910 256)  LC_0 Logic Functioning bit
 (38 0)  (912 256)  (912 256)  LC_0 Logic Functioning bit
 (41 0)  (915 256)  (915 256)  LC_0 Logic Functioning bit
 (43 0)  (917 256)  (917 256)  LC_0 Logic Functioning bit
 (5 1)  (879 257)  (879 257)  routing T_17_16.sp4_h_l_43 <X> T_17_16.sp4_v_b_0
 (27 1)  (901 257)  (901 257)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 257)  (902 257)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 257)  (903 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 257)  (904 257)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 257)  (905 257)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 257)  (910 257)  LC_0 Logic Functioning bit
 (38 1)  (912 257)  (912 257)  LC_0 Logic Functioning bit
 (40 1)  (914 257)  (914 257)  LC_0 Logic Functioning bit
 (42 1)  (916 257)  (916 257)  LC_0 Logic Functioning bit
 (14 2)  (888 258)  (888 258)  routing T_17_16.lft_op_4 <X> T_17_16.lc_trk_g0_4
 (10 3)  (884 259)  (884 259)  routing T_17_16.sp4_h_l_45 <X> T_17_16.sp4_v_t_36
 (15 3)  (889 259)  (889 259)  routing T_17_16.lft_op_4 <X> T_17_16.lc_trk_g0_4
 (17 3)  (891 259)  (891 259)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 4)  (895 260)  (895 260)  routing T_17_16.lft_op_3 <X> T_17_16.lc_trk_g1_3
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (898 260)  (898 260)  routing T_17_16.lft_op_3 <X> T_17_16.lc_trk_g1_3
 (22 7)  (896 263)  (896 263)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (897 263)  (897 263)  routing T_17_16.sp12_h_l_21 <X> T_17_16.lc_trk_g1_6
 (25 7)  (899 263)  (899 263)  routing T_17_16.sp12_h_l_21 <X> T_17_16.lc_trk_g1_6
 (10 8)  (884 264)  (884 264)  routing T_17_16.sp4_v_t_39 <X> T_17_16.sp4_h_r_7
 (14 8)  (888 264)  (888 264)  routing T_17_16.rgt_op_0 <X> T_17_16.lc_trk_g2_0
 (22 8)  (896 264)  (896 264)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (898 264)  (898 264)  routing T_17_16.tnl_op_3 <X> T_17_16.lc_trk_g2_3
 (8 9)  (882 265)  (882 265)  routing T_17_16.sp4_h_l_42 <X> T_17_16.sp4_v_b_7
 (9 9)  (883 265)  (883 265)  routing T_17_16.sp4_h_l_42 <X> T_17_16.sp4_v_b_7
 (15 9)  (889 265)  (889 265)  routing T_17_16.rgt_op_0 <X> T_17_16.lc_trk_g2_0
 (17 9)  (891 265)  (891 265)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (895 265)  (895 265)  routing T_17_16.tnl_op_3 <X> T_17_16.lc_trk_g2_3
 (26 10)  (900 266)  (900 266)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 266)  (901 266)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 266)  (903 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 266)  (907 266)  routing T_17_16.lc_trk_g2_0 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 266)  (910 266)  LC_5 Logic Functioning bit
 (38 10)  (912 266)  (912 266)  LC_5 Logic Functioning bit
 (39 10)  (913 266)  (913 266)  LC_5 Logic Functioning bit
 (41 10)  (915 266)  (915 266)  LC_5 Logic Functioning bit
 (43 10)  (917 266)  (917 266)  LC_5 Logic Functioning bit
 (5 11)  (879 267)  (879 267)  routing T_17_16.sp4_h_l_43 <X> T_17_16.sp4_v_t_43
 (26 11)  (900 267)  (900 267)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 267)  (901 267)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 267)  (903 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 267)  (904 267)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 267)  (906 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (907 267)  (907 267)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.input_2_5
 (35 11)  (909 267)  (909 267)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.input_2_5
 (36 11)  (910 267)  (910 267)  LC_5 Logic Functioning bit
 (38 11)  (912 267)  (912 267)  LC_5 Logic Functioning bit
 (43 11)  (917 267)  (917 267)  LC_5 Logic Functioning bit
 (46 11)  (920 267)  (920 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (16 12)  (890 268)  (890 268)  routing T_17_16.sp4_v_b_33 <X> T_17_16.lc_trk_g3_1
 (17 12)  (891 268)  (891 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (892 268)  (892 268)  routing T_17_16.sp4_v_b_33 <X> T_17_16.lc_trk_g3_1
 (27 12)  (901 268)  (901 268)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 268)  (903 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 268)  (904 268)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 268)  (907 268)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 268)  (911 268)  LC_6 Logic Functioning bit
 (39 12)  (913 268)  (913 268)  LC_6 Logic Functioning bit
 (47 12)  (921 268)  (921 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (925 268)  (925 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (892 269)  (892 269)  routing T_17_16.sp4_v_b_33 <X> T_17_16.lc_trk_g3_1
 (22 13)  (896 269)  (896 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 269)  (897 269)  routing T_17_16.sp4_v_b_42 <X> T_17_16.lc_trk_g3_2
 (24 13)  (898 269)  (898 269)  routing T_17_16.sp4_v_b_42 <X> T_17_16.lc_trk_g3_2
 (30 13)  (904 269)  (904 269)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 269)  (905 269)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 269)  (911 269)  LC_6 Logic Functioning bit
 (39 13)  (913 269)  (913 269)  LC_6 Logic Functioning bit
 (51 13)  (925 269)  (925 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (11 14)  (885 270)  (885 270)  routing T_17_16.sp4_h_l_43 <X> T_17_16.sp4_v_t_46
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (898 270)  (898 270)  routing T_17_16.tnr_op_7 <X> T_17_16.lc_trk_g3_7
 (26 14)  (900 270)  (900 270)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 270)  (903 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 270)  (904 270)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 270)  (905 270)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 270)  (906 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 270)  (907 270)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 270)  (908 270)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 270)  (910 270)  LC_7 Logic Functioning bit
 (38 14)  (912 270)  (912 270)  LC_7 Logic Functioning bit
 (39 14)  (913 270)  (913 270)  LC_7 Logic Functioning bit
 (41 14)  (915 270)  (915 270)  LC_7 Logic Functioning bit
 (43 14)  (917 270)  (917 270)  LC_7 Logic Functioning bit
 (47 14)  (921 270)  (921 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (9 15)  (883 271)  (883 271)  routing T_17_16.sp4_v_b_2 <X> T_17_16.sp4_v_t_47
 (10 15)  (884 271)  (884 271)  routing T_17_16.sp4_v_b_2 <X> T_17_16.sp4_v_t_47
 (26 15)  (900 271)  (900 271)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 271)  (901 271)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 271)  (903 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 271)  (905 271)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 271)  (906 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (907 271)  (907 271)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.input_2_7
 (35 15)  (909 271)  (909 271)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.input_2_7
 (36 15)  (910 271)  (910 271)  LC_7 Logic Functioning bit
 (38 15)  (912 271)  (912 271)  LC_7 Logic Functioning bit
 (43 15)  (917 271)  (917 271)  LC_7 Logic Functioning bit


LogicTile_18_16

 (0 0)  (928 256)  (928 256)  Negative Clock bit

 (19 0)  (947 256)  (947 256)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (26 0)  (954 256)  (954 256)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 256)  (956 256)  routing T_18_16.lc_trk_g2_3 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 256)  (957 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 256)  (959 256)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 256)  (960 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 256)  (962 256)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 256)  (964 256)  LC_0 Logic Functioning bit
 (38 0)  (966 256)  (966 256)  LC_0 Logic Functioning bit
 (45 0)  (973 256)  (973 256)  LC_0 Logic Functioning bit
 (26 1)  (954 257)  (954 257)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 257)  (955 257)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 257)  (956 257)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 257)  (957 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 257)  (958 257)  routing T_18_16.lc_trk_g2_3 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (36 1)  (964 257)  (964 257)  LC_0 Logic Functioning bit
 (37 1)  (965 257)  (965 257)  LC_0 Logic Functioning bit
 (38 1)  (966 257)  (966 257)  LC_0 Logic Functioning bit
 (39 1)  (967 257)  (967 257)  LC_0 Logic Functioning bit
 (40 1)  (968 257)  (968 257)  LC_0 Logic Functioning bit
 (42 1)  (970 257)  (970 257)  LC_0 Logic Functioning bit
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (942 258)  (942 258)  routing T_18_16.sp4_h_l_1 <X> T_18_16.lc_trk_g0_4
 (28 2)  (956 258)  (956 258)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 258)  (957 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 258)  (958 258)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 258)  (959 258)  routing T_18_16.lc_trk_g0_4 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 258)  (960 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 258)  (964 258)  LC_1 Logic Functioning bit
 (38 2)  (966 258)  (966 258)  LC_1 Logic Functioning bit
 (45 2)  (973 258)  (973 258)  LC_1 Logic Functioning bit
 (0 3)  (928 259)  (928 259)  routing T_18_16.glb_netwk_1 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (15 3)  (943 259)  (943 259)  routing T_18_16.sp4_h_l_1 <X> T_18_16.lc_trk_g0_4
 (16 3)  (944 259)  (944 259)  routing T_18_16.sp4_h_l_1 <X> T_18_16.lc_trk_g0_4
 (17 3)  (945 259)  (945 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (954 259)  (954 259)  routing T_18_16.lc_trk_g2_3 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 259)  (956 259)  routing T_18_16.lc_trk_g2_3 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 259)  (957 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 259)  (958 259)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_1/in_1
 (36 3)  (964 259)  (964 259)  LC_1 Logic Functioning bit
 (37 3)  (965 259)  (965 259)  LC_1 Logic Functioning bit
 (38 3)  (966 259)  (966 259)  LC_1 Logic Functioning bit
 (39 3)  (967 259)  (967 259)  LC_1 Logic Functioning bit
 (41 3)  (969 259)  (969 259)  LC_1 Logic Functioning bit
 (43 3)  (971 259)  (971 259)  LC_1 Logic Functioning bit
 (1 4)  (929 260)  (929 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 261)  (928 261)  routing T_18_16.glb_netwk_3 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (14 6)  (942 262)  (942 262)  routing T_18_16.sp12_h_l_3 <X> T_18_16.lc_trk_g1_4
 (14 7)  (942 263)  (942 263)  routing T_18_16.sp12_h_l_3 <X> T_18_16.lc_trk_g1_4
 (15 7)  (943 263)  (943 263)  routing T_18_16.sp12_h_l_3 <X> T_18_16.lc_trk_g1_4
 (17 7)  (945 263)  (945 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (6 8)  (934 264)  (934 264)  routing T_18_16.sp4_v_t_38 <X> T_18_16.sp4_v_b_6
 (22 8)  (950 264)  (950 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (951 264)  (951 264)  routing T_18_16.sp12_v_b_19 <X> T_18_16.lc_trk_g2_3
 (3 9)  (931 265)  (931 265)  routing T_18_16.sp12_h_l_22 <X> T_18_16.sp12_v_b_1
 (5 9)  (933 265)  (933 265)  routing T_18_16.sp4_v_t_38 <X> T_18_16.sp4_v_b_6
 (21 9)  (949 265)  (949 265)  routing T_18_16.sp12_v_b_19 <X> T_18_16.lc_trk_g2_3
 (22 11)  (950 267)  (950 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 267)  (953 267)  routing T_18_16.sp4_r_v_b_38 <X> T_18_16.lc_trk_g2_6
 (0 14)  (928 270)  (928 270)  routing T_18_16.glb_netwk_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (950 270)  (950 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (951 270)  (951 270)  routing T_18_16.sp12_v_b_23 <X> T_18_16.lc_trk_g3_7
 (21 15)  (949 271)  (949 271)  routing T_18_16.sp12_v_b_23 <X> T_18_16.lc_trk_g3_7


LogicTile_19_16

 (0 0)  (982 256)  (982 256)  Negative Clock bit

 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (15 2)  (997 258)  (997 258)  routing T_19_16.sp4_v_b_21 <X> T_19_16.lc_trk_g0_5
 (16 2)  (998 258)  (998 258)  routing T_19_16.sp4_v_b_21 <X> T_19_16.lc_trk_g0_5
 (17 2)  (999 258)  (999 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (0 3)  (982 259)  (982 259)  routing T_19_16.glb_netwk_1 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (1 4)  (983 260)  (983 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (13 4)  (995 260)  (995 260)  routing T_19_16.sp4_h_l_40 <X> T_19_16.sp4_v_b_5
 (0 5)  (982 261)  (982 261)  routing T_19_16.glb_netwk_3 <X> T_19_16.wire_logic_cluster/lc_7/cen
 (12 5)  (994 261)  (994 261)  routing T_19_16.sp4_h_l_40 <X> T_19_16.sp4_v_b_5
 (21 6)  (1003 262)  (1003 262)  routing T_19_16.sp12_h_l_4 <X> T_19_16.lc_trk_g1_7
 (22 6)  (1004 262)  (1004 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1006 262)  (1006 262)  routing T_19_16.sp12_h_l_4 <X> T_19_16.lc_trk_g1_7
 (21 7)  (1003 263)  (1003 263)  routing T_19_16.sp12_h_l_4 <X> T_19_16.lc_trk_g1_7
 (25 10)  (1007 266)  (1007 266)  routing T_19_16.sp4_v_b_38 <X> T_19_16.lc_trk_g2_6
 (22 11)  (1004 267)  (1004 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1005 267)  (1005 267)  routing T_19_16.sp4_v_b_38 <X> T_19_16.lc_trk_g2_6
 (25 11)  (1007 267)  (1007 267)  routing T_19_16.sp4_v_b_38 <X> T_19_16.lc_trk_g2_6
 (0 14)  (982 270)  (982 270)  routing T_19_16.glb_netwk_4 <X> T_19_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 270)  (983 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (1008 270)  (1008 270)  routing T_19_16.lc_trk_g0_5 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 270)  (1009 270)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 270)  (1011 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 270)  (1012 270)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 270)  (1013 270)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 270)  (1014 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 270)  (1015 270)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 270)  (1018 270)  LC_7 Logic Functioning bit
 (38 14)  (1020 270)  (1020 270)  LC_7 Logic Functioning bit
 (45 14)  (1027 270)  (1027 270)  LC_7 Logic Functioning bit
 (29 15)  (1011 271)  (1011 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 271)  (1012 271)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 271)  (1013 271)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 271)  (1018 271)  LC_7 Logic Functioning bit
 (37 15)  (1019 271)  (1019 271)  LC_7 Logic Functioning bit
 (38 15)  (1020 271)  (1020 271)  LC_7 Logic Functioning bit
 (39 15)  (1021 271)  (1021 271)  LC_7 Logic Functioning bit
 (41 15)  (1023 271)  (1023 271)  LC_7 Logic Functioning bit
 (43 15)  (1025 271)  (1025 271)  LC_7 Logic Functioning bit
 (51 15)  (1033 271)  (1033 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_20_16

 (3 0)  (1039 256)  (1039 256)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_v_b_0
 (22 0)  (1058 256)  (1058 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1059 256)  (1059 256)  routing T_20_16.sp12_h_r_11 <X> T_20_16.lc_trk_g0_3
 (3 1)  (1039 257)  (1039 257)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_v_b_0
 (0 2)  (1036 258)  (1036 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 258)  (1037 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 258)  (1038 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1063 258)  (1063 258)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 258)  (1064 258)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 258)  (1065 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 258)  (1067 258)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 258)  (1068 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 258)  (1069 258)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 258)  (1070 258)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (38 2)  (1074 258)  (1074 258)  LC_1 Logic Functioning bit
 (39 2)  (1075 258)  (1075 258)  LC_1 Logic Functioning bit
 (41 2)  (1077 258)  (1077 258)  LC_1 Logic Functioning bit
 (45 2)  (1081 258)  (1081 258)  LC_1 Logic Functioning bit
 (47 2)  (1083 258)  (1083 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (1062 259)  (1062 259)  routing T_20_16.lc_trk_g0_3 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 259)  (1065 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 259)  (1066 259)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 259)  (1067 259)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 259)  (1068 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1069 259)  (1069 259)  routing T_20_16.lc_trk_g3_0 <X> T_20_16.input_2_1
 (34 3)  (1070 259)  (1070 259)  routing T_20_16.lc_trk_g3_0 <X> T_20_16.input_2_1
 (38 3)  (1074 259)  (1074 259)  LC_1 Logic Functioning bit
 (0 4)  (1036 260)  (1036 260)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 260)  (1037 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (1058 260)  (1058 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1060 260)  (1060 260)  routing T_20_16.top_op_3 <X> T_20_16.lc_trk_g1_3
 (1 5)  (1037 261)  (1037 261)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_7/cen
 (21 5)  (1057 261)  (1057 261)  routing T_20_16.top_op_3 <X> T_20_16.lc_trk_g1_3
 (16 6)  (1052 262)  (1052 262)  routing T_20_16.sp12_h_r_13 <X> T_20_16.lc_trk_g1_5
 (17 6)  (1053 262)  (1053 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 6)  (1063 262)  (1063 262)  routing T_20_16.lc_trk_g1_3 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 262)  (1065 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 262)  (1067 262)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 262)  (1068 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 262)  (1070 262)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (38 6)  (1074 262)  (1074 262)  LC_3 Logic Functioning bit
 (39 6)  (1075 262)  (1075 262)  LC_3 Logic Functioning bit
 (41 6)  (1077 262)  (1077 262)  LC_3 Logic Functioning bit
 (45 6)  (1081 262)  (1081 262)  LC_3 Logic Functioning bit
 (52 6)  (1088 262)  (1088 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (1062 263)  (1062 263)  routing T_20_16.lc_trk_g0_3 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 263)  (1065 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 263)  (1066 263)  routing T_20_16.lc_trk_g1_3 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (1068 263)  (1068 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (1069 263)  (1069 263)  routing T_20_16.lc_trk_g3_0 <X> T_20_16.input_2_3
 (34 7)  (1070 263)  (1070 263)  routing T_20_16.lc_trk_g3_0 <X> T_20_16.input_2_3
 (38 7)  (1074 263)  (1074 263)  LC_3 Logic Functioning bit
 (25 8)  (1061 264)  (1061 264)  routing T_20_16.sp4_h_r_42 <X> T_20_16.lc_trk_g2_2
 (22 9)  (1058 265)  (1058 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1059 265)  (1059 265)  routing T_20_16.sp4_h_r_42 <X> T_20_16.lc_trk_g2_2
 (24 9)  (1060 265)  (1060 265)  routing T_20_16.sp4_h_r_42 <X> T_20_16.lc_trk_g2_2
 (25 9)  (1061 265)  (1061 265)  routing T_20_16.sp4_h_r_42 <X> T_20_16.lc_trk_g2_2
 (14 12)  (1050 268)  (1050 268)  routing T_20_16.sp4_v_b_24 <X> T_20_16.lc_trk_g3_0
 (21 12)  (1057 268)  (1057 268)  routing T_20_16.rgt_op_3 <X> T_20_16.lc_trk_g3_3
 (22 12)  (1058 268)  (1058 268)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1060 268)  (1060 268)  routing T_20_16.rgt_op_3 <X> T_20_16.lc_trk_g3_3
 (16 13)  (1052 269)  (1052 269)  routing T_20_16.sp4_v_b_24 <X> T_20_16.lc_trk_g3_0
 (17 13)  (1053 269)  (1053 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (0 14)  (1036 270)  (1036 270)  routing T_20_16.glb_netwk_4 <X> T_20_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 270)  (1037 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1057 270)  (1057 270)  routing T_20_16.sp4_h_l_34 <X> T_20_16.lc_trk_g3_7
 (22 14)  (1058 270)  (1058 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1059 270)  (1059 270)  routing T_20_16.sp4_h_l_34 <X> T_20_16.lc_trk_g3_7
 (24 14)  (1060 270)  (1060 270)  routing T_20_16.sp4_h_l_34 <X> T_20_16.lc_trk_g3_7
 (21 15)  (1057 271)  (1057 271)  routing T_20_16.sp4_h_l_34 <X> T_20_16.lc_trk_g3_7


LogicTile_21_16

 (0 2)  (1090 258)  (1090 258)  routing T_21_16.glb_netwk_7 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 258)  (1091 258)  routing T_21_16.glb_netwk_7 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 258)  (1092 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (1098 258)  (1098 258)  routing T_21_16.sp4_v_t_36 <X> T_21_16.sp4_h_l_36
 (9 2)  (1099 258)  (1099 258)  routing T_21_16.sp4_v_t_36 <X> T_21_16.sp4_h_l_36
 (0 3)  (1090 259)  (1090 259)  routing T_21_16.glb_netwk_7 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (1 4)  (1091 260)  (1091 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1111 260)  (1111 260)  routing T_21_16.sp12_h_r_3 <X> T_21_16.lc_trk_g1_3
 (22 4)  (1112 260)  (1112 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1114 260)  (1114 260)  routing T_21_16.sp12_h_r_3 <X> T_21_16.lc_trk_g1_3
 (0 5)  (1090 261)  (1090 261)  routing T_21_16.glb_netwk_3 <X> T_21_16.wire_logic_cluster/lc_7/cen
 (21 5)  (1111 261)  (1111 261)  routing T_21_16.sp12_h_r_3 <X> T_21_16.lc_trk_g1_3
 (22 6)  (1112 262)  (1112 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1113 262)  (1113 262)  routing T_21_16.sp4_v_b_23 <X> T_21_16.lc_trk_g1_7
 (24 6)  (1114 262)  (1114 262)  routing T_21_16.sp4_v_b_23 <X> T_21_16.lc_trk_g1_7
 (26 6)  (1116 262)  (1116 262)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 262)  (1117 262)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 262)  (1119 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 262)  (1120 262)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 262)  (1122 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 262)  (1124 262)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 262)  (1126 262)  LC_3 Logic Functioning bit
 (37 6)  (1127 262)  (1127 262)  LC_3 Logic Functioning bit
 (38 6)  (1128 262)  (1128 262)  LC_3 Logic Functioning bit
 (39 6)  (1129 262)  (1129 262)  LC_3 Logic Functioning bit
 (41 6)  (1131 262)  (1131 262)  LC_3 Logic Functioning bit
 (43 6)  (1133 262)  (1133 262)  LC_3 Logic Functioning bit
 (45 6)  (1135 262)  (1135 262)  LC_3 Logic Functioning bit
 (27 7)  (1117 263)  (1117 263)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 263)  (1118 263)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 263)  (1119 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 263)  (1120 263)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 263)  (1121 263)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (1127 263)  (1127 263)  LC_3 Logic Functioning bit
 (39 7)  (1129 263)  (1129 263)  LC_3 Logic Functioning bit
 (0 14)  (1090 270)  (1090 270)  routing T_21_16.glb_netwk_4 <X> T_21_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 270)  (1091 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1104 270)  (1104 270)  routing T_21_16.sp4_v_b_36 <X> T_21_16.lc_trk_g3_4
 (14 15)  (1104 271)  (1104 271)  routing T_21_16.sp4_v_b_36 <X> T_21_16.lc_trk_g3_4
 (16 15)  (1106 271)  (1106 271)  routing T_21_16.sp4_v_b_36 <X> T_21_16.lc_trk_g3_4
 (17 15)  (1107 271)  (1107 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_23_16

 (3 5)  (1201 261)  (1201 261)  routing T_23_16.sp12_h_l_23 <X> T_23_16.sp12_h_r_0


RAM_Tile_25_16

 (3 7)  (1309 263)  (1309 263)  routing T_25_16.sp12_h_l_23 <X> T_25_16.sp12_v_t_23


LogicTile_27_16

 (2 0)  (1404 256)  (1404 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 9)  (1405 265)  (1405 265)  routing T_27_16.sp12_h_l_22 <X> T_27_16.sp12_v_b_1


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (3 3)  (1459 259)  (1459 259)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23


LogicTile_30_16

 (8 0)  (1572 256)  (1572 256)  routing T_30_16.sp4_h_l_40 <X> T_30_16.sp4_h_r_1
 (10 0)  (1574 256)  (1574 256)  routing T_30_16.sp4_h_l_40 <X> T_30_16.sp4_h_r_1


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23
 (3 3)  (1675 259)  (1675 259)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (13 1)  (1739 257)  (1739 257)  routing T_33_16.span4_horz_25 <X> T_33_16.span4_vert_b_0
 (17 1)  (1743 257)  (1743 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 258)  (1743 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (14 4)  (1740 260)  (1740 260)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_gbuf/in
 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (1740 261)  (1740 261)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_gbuf/in
 (15 5)  (1741 261)  (1741 261)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_gbuf/in
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0

 (4 15)  (1730 271)  (1730 271)  routing T_33_16.span4_vert_b_6 <X> T_33_16.lc_trk_g1_6
 (5 15)  (1731 271)  (1731 271)  routing T_33_16.span4_vert_b_6 <X> T_33_16.lc_trk_g1_6
 (7 15)  (1733 271)  (1733 271)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_3_15

 (3 4)  (129 244)  (129 244)  routing T_3_15.sp12_v_t_23 <X> T_3_15.sp12_h_r_0


LogicTile_12_15

 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (628 242)  (628 242)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 242)  (630 242)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 242)  (631 242)  routing T_12_15.lc_trk_g0_4 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (635 242)  (635 242)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.input_2_1
 (36 2)  (636 242)  (636 242)  LC_1 Logic Functioning bit
 (37 2)  (637 242)  (637 242)  LC_1 Logic Functioning bit
 (38 2)  (638 242)  (638 242)  LC_1 Logic Functioning bit
 (41 2)  (641 242)  (641 242)  LC_1 Logic Functioning bit
 (43 2)  (643 242)  (643 242)  LC_1 Logic Functioning bit
 (14 3)  (614 243)  (614 243)  routing T_12_15.sp4_r_v_b_28 <X> T_12_15.lc_trk_g0_4
 (17 3)  (617 243)  (617 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 3)  (627 243)  (627 243)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 243)  (628 243)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 243)  (629 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 243)  (632 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (634 243)  (634 243)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.input_2_1
 (35 3)  (635 243)  (635 243)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.input_2_1
 (36 3)  (636 243)  (636 243)  LC_1 Logic Functioning bit
 (37 3)  (637 243)  (637 243)  LC_1 Logic Functioning bit
 (38 3)  (638 243)  (638 243)  LC_1 Logic Functioning bit
 (39 3)  (639 243)  (639 243)  LC_1 Logic Functioning bit
 (40 3)  (640 243)  (640 243)  LC_1 Logic Functioning bit
 (41 3)  (641 243)  (641 243)  LC_1 Logic Functioning bit
 (42 3)  (642 243)  (642 243)  LC_1 Logic Functioning bit
 (43 3)  (643 243)  (643 243)  LC_1 Logic Functioning bit
 (9 4)  (609 244)  (609 244)  routing T_12_15.sp4_v_t_41 <X> T_12_15.sp4_h_r_4
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (627 244)  (627 244)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 244)  (628 244)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 244)  (631 244)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 244)  (633 244)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (38 4)  (638 244)  (638 244)  LC_2 Logic Functioning bit
 (41 4)  (641 244)  (641 244)  LC_2 Logic Functioning bit
 (43 4)  (643 244)  (643 244)  LC_2 Logic Functioning bit
 (45 4)  (645 244)  (645 244)  LC_2 Logic Functioning bit
 (50 4)  (650 244)  (650 244)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (652 244)  (652 244)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (21 5)  (621 245)  (621 245)  routing T_12_15.sp4_r_v_b_27 <X> T_12_15.lc_trk_g1_3
 (26 5)  (626 245)  (626 245)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 245)  (628 245)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 245)  (630 245)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (42 5)  (642 245)  (642 245)  LC_2 Logic Functioning bit
 (15 6)  (615 246)  (615 246)  routing T_12_15.sp4_h_r_5 <X> T_12_15.lc_trk_g1_5
 (16 6)  (616 246)  (616 246)  routing T_12_15.sp4_h_r_5 <X> T_12_15.lc_trk_g1_5
 (17 6)  (617 246)  (617 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (618 247)  (618 247)  routing T_12_15.sp4_h_r_5 <X> T_12_15.lc_trk_g1_5
 (22 7)  (622 247)  (622 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (625 247)  (625 247)  routing T_12_15.sp4_r_v_b_30 <X> T_12_15.lc_trk_g1_6
 (22 8)  (622 248)  (622 248)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (624 248)  (624 248)  routing T_12_15.tnr_op_3 <X> T_12_15.lc_trk_g2_3
 (25 8)  (625 248)  (625 248)  routing T_12_15.sp4_v_b_26 <X> T_12_15.lc_trk_g2_2
 (22 9)  (622 249)  (622 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (623 249)  (623 249)  routing T_12_15.sp4_v_b_26 <X> T_12_15.lc_trk_g2_2
 (14 10)  (614 250)  (614 250)  routing T_12_15.sp4_v_b_36 <X> T_12_15.lc_trk_g2_4
 (17 10)  (617 250)  (617 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 250)  (618 250)  routing T_12_15.wire_logic_cluster/lc_5/out <X> T_12_15.lc_trk_g2_5
 (27 10)  (627 250)  (627 250)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 250)  (628 250)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 250)  (630 250)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 250)  (631 250)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 250)  (633 250)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 250)  (634 250)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 250)  (637 250)  LC_5 Logic Functioning bit
 (39 10)  (639 250)  (639 250)  LC_5 Logic Functioning bit
 (40 10)  (640 250)  (640 250)  LC_5 Logic Functioning bit
 (41 10)  (641 250)  (641 250)  LC_5 Logic Functioning bit
 (42 10)  (642 250)  (642 250)  LC_5 Logic Functioning bit
 (43 10)  (643 250)  (643 250)  LC_5 Logic Functioning bit
 (14 11)  (614 251)  (614 251)  routing T_12_15.sp4_v_b_36 <X> T_12_15.lc_trk_g2_4
 (16 11)  (616 251)  (616 251)  routing T_12_15.sp4_v_b_36 <X> T_12_15.lc_trk_g2_4
 (17 11)  (617 251)  (617 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (30 11)  (630 251)  (630 251)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (37 11)  (637 251)  (637 251)  LC_5 Logic Functioning bit
 (39 11)  (639 251)  (639 251)  LC_5 Logic Functioning bit
 (40 11)  (640 251)  (640 251)  LC_5 Logic Functioning bit
 (41 11)  (641 251)  (641 251)  LC_5 Logic Functioning bit
 (42 11)  (642 251)  (642 251)  LC_5 Logic Functioning bit
 (43 11)  (643 251)  (643 251)  LC_5 Logic Functioning bit
 (10 12)  (610 252)  (610 252)  routing T_12_15.sp4_v_t_40 <X> T_12_15.sp4_h_r_10
 (25 12)  (625 252)  (625 252)  routing T_12_15.wire_logic_cluster/lc_2/out <X> T_12_15.lc_trk_g3_2
 (26 12)  (626 252)  (626 252)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 252)  (627 252)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 252)  (628 252)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 252)  (630 252)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 252)  (633 252)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (38 12)  (638 252)  (638 252)  LC_6 Logic Functioning bit
 (41 12)  (641 252)  (641 252)  LC_6 Logic Functioning bit
 (15 13)  (615 253)  (615 253)  routing T_12_15.tnr_op_0 <X> T_12_15.lc_trk_g3_0
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (622 253)  (622 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (627 253)  (627 253)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 253)  (631 253)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 253)  (632 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (634 253)  (634 253)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.input_2_6
 (35 13)  (635 253)  (635 253)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.input_2_6
 (39 13)  (639 253)  (639 253)  LC_6 Logic Functioning bit
 (40 13)  (640 253)  (640 253)  LC_6 Logic Functioning bit
 (43 13)  (643 253)  (643 253)  LC_6 Logic Functioning bit
 (14 14)  (614 254)  (614 254)  routing T_12_15.sp12_v_t_3 <X> T_12_15.lc_trk_g3_4
 (16 14)  (616 254)  (616 254)  routing T_12_15.sp4_v_b_37 <X> T_12_15.lc_trk_g3_5
 (17 14)  (617 254)  (617 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (618 254)  (618 254)  routing T_12_15.sp4_v_b_37 <X> T_12_15.lc_trk_g3_5
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (623 254)  (623 254)  routing T_12_15.sp4_v_b_47 <X> T_12_15.lc_trk_g3_7
 (24 14)  (624 254)  (624 254)  routing T_12_15.sp4_v_b_47 <X> T_12_15.lc_trk_g3_7
 (14 15)  (614 255)  (614 255)  routing T_12_15.sp12_v_t_3 <X> T_12_15.lc_trk_g3_4
 (15 15)  (615 255)  (615 255)  routing T_12_15.sp12_v_t_3 <X> T_12_15.lc_trk_g3_4
 (17 15)  (617 255)  (617 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (18 15)  (618 255)  (618 255)  routing T_12_15.sp4_v_b_37 <X> T_12_15.lc_trk_g3_5


LogicTile_13_15

 (15 0)  (669 240)  (669 240)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g0_1
 (16 0)  (670 240)  (670 240)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g0_1
 (17 0)  (671 240)  (671 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (672 240)  (672 240)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g0_1
 (22 0)  (676 240)  (676 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (680 240)  (680 240)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 240)  (685 240)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 240)  (687 240)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 240)  (688 240)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (18 1)  (672 241)  (672 241)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g0_1
 (21 1)  (675 241)  (675 241)  routing T_13_15.sp4_r_v_b_32 <X> T_13_15.lc_trk_g0_3
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (28 1)  (682 241)  (682 241)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 241)  (684 241)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 241)  (686 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 241)  (689 241)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.input_2_0
 (38 1)  (692 241)  (692 241)  LC_0 Logic Functioning bit
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 242)  (671 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 242)  (684 242)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 242)  (685 242)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 242)  (687 242)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (43 2)  (697 242)  (697 242)  LC_1 Logic Functioning bit
 (50 2)  (704 242)  (704 242)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (668 243)  (668 243)  routing T_13_15.sp12_h_r_20 <X> T_13_15.lc_trk_g0_4
 (16 3)  (670 243)  (670 243)  routing T_13_15.sp12_h_r_20 <X> T_13_15.lc_trk_g0_4
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (18 3)  (672 243)  (672 243)  routing T_13_15.sp4_r_v_b_29 <X> T_13_15.lc_trk_g0_5
 (31 3)  (685 243)  (685 243)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (43 3)  (697 243)  (697 243)  LC_1 Logic Functioning bit
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 244)  (678 244)  routing T_13_15.top_op_3 <X> T_13_15.lc_trk_g1_3
 (26 4)  (680 244)  (680 244)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (35 4)  (689 244)  (689 244)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.input_2_2
 (37 4)  (691 244)  (691 244)  LC_2 Logic Functioning bit
 (39 4)  (693 244)  (693 244)  LC_2 Logic Functioning bit
 (40 4)  (694 244)  (694 244)  LC_2 Logic Functioning bit
 (42 4)  (696 244)  (696 244)  LC_2 Logic Functioning bit
 (21 5)  (675 245)  (675 245)  routing T_13_15.top_op_3 <X> T_13_15.lc_trk_g1_3
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 245)  (686 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (687 245)  (687 245)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.input_2_2
 (37 5)  (691 245)  (691 245)  LC_2 Logic Functioning bit
 (38 5)  (692 245)  (692 245)  LC_2 Logic Functioning bit
 (41 5)  (695 245)  (695 245)  LC_2 Logic Functioning bit
 (42 5)  (696 245)  (696 245)  LC_2 Logic Functioning bit
 (15 6)  (669 246)  (669 246)  routing T_13_15.top_op_5 <X> T_13_15.lc_trk_g1_5
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (681 246)  (681 246)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 246)  (682 246)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 246)  (684 246)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 246)  (688 246)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 246)  (689 246)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.input_2_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (43 6)  (697 246)  (697 246)  LC_3 Logic Functioning bit
 (45 6)  (699 246)  (699 246)  LC_3 Logic Functioning bit
 (14 7)  (668 247)  (668 247)  routing T_13_15.top_op_4 <X> T_13_15.lc_trk_g1_4
 (15 7)  (669 247)  (669 247)  routing T_13_15.top_op_4 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (672 247)  (672 247)  routing T_13_15.top_op_5 <X> T_13_15.lc_trk_g1_5
 (26 7)  (680 247)  (680 247)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 247)  (682 247)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 247)  (684 247)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 247)  (685 247)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 247)  (686 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (690 247)  (690 247)  LC_3 Logic Functioning bit
 (42 7)  (696 247)  (696 247)  LC_3 Logic Functioning bit
 (43 7)  (697 247)  (697 247)  LC_3 Logic Functioning bit
 (21 8)  (675 248)  (675 248)  routing T_13_15.wire_logic_cluster/lc_3/out <X> T_13_15.lc_trk_g2_3
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (28 8)  (682 248)  (682 248)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 248)  (685 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 248)  (687 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 248)  (688 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 248)  (691 248)  LC_4 Logic Functioning bit
 (39 8)  (693 248)  (693 248)  LC_4 Logic Functioning bit
 (40 8)  (694 248)  (694 248)  LC_4 Logic Functioning bit
 (41 8)  (695 248)  (695 248)  LC_4 Logic Functioning bit
 (42 8)  (696 248)  (696 248)  LC_4 Logic Functioning bit
 (43 8)  (697 248)  (697 248)  LC_4 Logic Functioning bit
 (30 9)  (684 249)  (684 249)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (37 9)  (691 249)  (691 249)  LC_4 Logic Functioning bit
 (39 9)  (693 249)  (693 249)  LC_4 Logic Functioning bit
 (40 9)  (694 249)  (694 249)  LC_4 Logic Functioning bit
 (41 9)  (695 249)  (695 249)  LC_4 Logic Functioning bit
 (42 9)  (696 249)  (696 249)  LC_4 Logic Functioning bit
 (43 9)  (697 249)  (697 249)  LC_4 Logic Functioning bit
 (14 10)  (668 250)  (668 250)  routing T_13_15.sp4_h_r_44 <X> T_13_15.lc_trk_g2_4
 (22 10)  (676 250)  (676 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (680 250)  (680 250)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 250)  (682 250)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 250)  (684 250)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (50 10)  (704 250)  (704 250)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (705 250)  (705 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (668 251)  (668 251)  routing T_13_15.sp4_h_r_44 <X> T_13_15.lc_trk_g2_4
 (15 11)  (669 251)  (669 251)  routing T_13_15.sp4_h_r_44 <X> T_13_15.lc_trk_g2_4
 (16 11)  (670 251)  (670 251)  routing T_13_15.sp4_h_r_44 <X> T_13_15.lc_trk_g2_4
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (675 251)  (675 251)  routing T_13_15.sp4_r_v_b_39 <X> T_13_15.lc_trk_g2_7
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 251)  (679 251)  routing T_13_15.sp4_r_v_b_38 <X> T_13_15.lc_trk_g2_6
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 251)  (685 251)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (42 11)  (696 251)  (696 251)  LC_5 Logic Functioning bit
 (15 12)  (669 252)  (669 252)  routing T_13_15.sp4_v_t_28 <X> T_13_15.lc_trk_g3_1
 (16 12)  (670 252)  (670 252)  routing T_13_15.sp4_v_t_28 <X> T_13_15.lc_trk_g3_1
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (682 252)  (682 252)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (52 12)  (706 252)  (706 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (675 253)  (675 253)  routing T_13_15.sp4_r_v_b_43 <X> T_13_15.lc_trk_g3_3
 (26 13)  (680 253)  (680 253)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 253)  (681 253)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 253)  (684 253)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 253)  (685 253)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (691 253)  (691 253)  LC_6 Logic Functioning bit
 (39 13)  (693 253)  (693 253)  LC_6 Logic Functioning bit
 (13 14)  (667 254)  (667 254)  routing T_13_15.sp4_h_r_11 <X> T_13_15.sp4_v_t_46
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (677 254)  (677 254)  routing T_13_15.sp12_v_b_23 <X> T_13_15.lc_trk_g3_7
 (26 14)  (680 254)  (680 254)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 254)  (681 254)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 254)  (682 254)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 254)  (687 254)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 254)  (688 254)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (51 14)  (705 254)  (705 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (12 15)  (666 255)  (666 255)  routing T_13_15.sp4_h_r_11 <X> T_13_15.sp4_v_t_46
 (14 15)  (668 255)  (668 255)  routing T_13_15.tnl_op_4 <X> T_13_15.lc_trk_g3_4
 (15 15)  (669 255)  (669 255)  routing T_13_15.tnl_op_4 <X> T_13_15.lc_trk_g3_4
 (17 15)  (671 255)  (671 255)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (675 255)  (675 255)  routing T_13_15.sp12_v_b_23 <X> T_13_15.lc_trk_g3_7
 (27 15)  (681 255)  (681 255)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 255)  (684 255)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (41 15)  (695 255)  (695 255)  LC_7 Logic Functioning bit
 (43 15)  (697 255)  (697 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 240)  (736 240)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 240)  (739 240)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 240)  (742 240)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 240)  (743 240)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.input_2_0
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (40 0)  (748 240)  (748 240)  LC_0 Logic Functioning bit
 (41 0)  (749 240)  (749 240)  LC_0 Logic Functioning bit
 (42 0)  (750 240)  (750 240)  LC_0 Logic Functioning bit
 (43 0)  (751 240)  (751 240)  LC_0 Logic Functioning bit
 (26 1)  (734 241)  (734 241)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 241)  (735 241)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 241)  (736 241)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (741 241)  (741 241)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.input_2_0
 (34 1)  (742 241)  (742 241)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.input_2_0
 (38 1)  (746 241)  (746 241)  LC_0 Logic Functioning bit
 (39 1)  (747 241)  (747 241)  LC_0 Logic Functioning bit
 (40 1)  (748 241)  (748 241)  LC_0 Logic Functioning bit
 (41 1)  (749 241)  (749 241)  LC_0 Logic Functioning bit
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (43 1)  (751 241)  (751 241)  LC_0 Logic Functioning bit
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (724 242)  (724 242)  routing T_14_15.sp12_h_r_13 <X> T_14_15.lc_trk_g0_5
 (17 2)  (725 242)  (725 242)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (731 242)  (731 242)  routing T_14_15.sp4_h_r_7 <X> T_14_15.lc_trk_g0_7
 (24 2)  (732 242)  (732 242)  routing T_14_15.sp4_h_r_7 <X> T_14_15.lc_trk_g0_7
 (26 2)  (734 242)  (734 242)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 242)  (735 242)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 242)  (736 242)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 242)  (739 242)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 242)  (744 242)  LC_1 Logic Functioning bit
 (37 2)  (745 242)  (745 242)  LC_1 Logic Functioning bit
 (38 2)  (746 242)  (746 242)  LC_1 Logic Functioning bit
 (39 2)  (747 242)  (747 242)  LC_1 Logic Functioning bit
 (41 2)  (749 242)  (749 242)  LC_1 Logic Functioning bit
 (43 2)  (751 242)  (751 242)  LC_1 Logic Functioning bit
 (21 3)  (729 243)  (729 243)  routing T_14_15.sp4_h_r_7 <X> T_14_15.lc_trk_g0_7
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (733 243)  (733 243)  routing T_14_15.sp4_r_v_b_30 <X> T_14_15.lc_trk_g0_6
 (27 3)  (735 243)  (735 243)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 243)  (736 243)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 243)  (738 243)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 243)  (739 243)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 243)  (745 243)  LC_1 Logic Functioning bit
 (39 3)  (747 243)  (747 243)  LC_1 Logic Functioning bit
 (21 4)  (729 244)  (729 244)  routing T_14_15.wire_logic_cluster/lc_3/out <X> T_14_15.lc_trk_g1_3
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (736 244)  (736 244)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 244)  (739 244)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (37 4)  (745 244)  (745 244)  LC_2 Logic Functioning bit
 (43 4)  (751 244)  (751 244)  LC_2 Logic Functioning bit
 (26 5)  (734 245)  (734 245)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 245)  (735 245)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 245)  (736 245)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 245)  (738 245)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 245)  (739 245)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 245)  (740 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (741 245)  (741 245)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.input_2_2
 (34 5)  (742 245)  (742 245)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.input_2_2
 (36 5)  (744 245)  (744 245)  LC_2 Logic Functioning bit
 (26 6)  (734 246)  (734 246)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 246)  (735 246)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 246)  (741 246)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 246)  (743 246)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.input_2_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (41 6)  (749 246)  (749 246)  LC_3 Logic Functioning bit
 (43 6)  (751 246)  (751 246)  LC_3 Logic Functioning bit
 (45 6)  (753 246)  (753 246)  LC_3 Logic Functioning bit
 (46 6)  (754 246)  (754 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (722 247)  (722 247)  routing T_14_15.sp4_r_v_b_28 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (28 7)  (736 247)  (736 247)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 247)  (738 247)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 247)  (739 247)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 247)  (740 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (744 247)  (744 247)  LC_3 Logic Functioning bit
 (37 7)  (745 247)  (745 247)  LC_3 Logic Functioning bit
 (38 7)  (746 247)  (746 247)  LC_3 Logic Functioning bit
 (41 7)  (749 247)  (749 247)  LC_3 Logic Functioning bit
 (42 7)  (750 247)  (750 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (46 7)  (754 247)  (754 247)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (22 8)  (730 248)  (730 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (731 248)  (731 248)  routing T_14_15.sp12_v_b_19 <X> T_14_15.lc_trk_g2_3
 (25 8)  (733 248)  (733 248)  routing T_14_15.sp4_h_r_34 <X> T_14_15.lc_trk_g2_2
 (21 9)  (729 249)  (729 249)  routing T_14_15.sp12_v_b_19 <X> T_14_15.lc_trk_g2_3
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 249)  (731 249)  routing T_14_15.sp4_h_r_34 <X> T_14_15.lc_trk_g2_2
 (24 9)  (732 249)  (732 249)  routing T_14_15.sp4_h_r_34 <X> T_14_15.lc_trk_g2_2
 (16 10)  (724 250)  (724 250)  routing T_14_15.sp4_v_t_16 <X> T_14_15.lc_trk_g2_5
 (17 10)  (725 250)  (725 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (726 250)  (726 250)  routing T_14_15.sp4_v_t_16 <X> T_14_15.lc_trk_g2_5
 (26 10)  (734 250)  (734 250)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 250)  (735 250)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 250)  (736 250)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 250)  (741 250)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 250)  (742 250)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (37 10)  (745 250)  (745 250)  LC_5 Logic Functioning bit
 (39 10)  (747 250)  (747 250)  LC_5 Logic Functioning bit
 (40 10)  (748 250)  (748 250)  LC_5 Logic Functioning bit
 (41 10)  (749 250)  (749 250)  LC_5 Logic Functioning bit
 (42 10)  (750 250)  (750 250)  LC_5 Logic Functioning bit
 (43 10)  (751 250)  (751 250)  LC_5 Logic Functioning bit
 (26 11)  (734 251)  (734 251)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 251)  (739 251)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 251)  (740 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (741 251)  (741 251)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.input_2_5
 (35 11)  (743 251)  (743 251)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.input_2_5
 (36 11)  (744 251)  (744 251)  LC_5 Logic Functioning bit
 (37 11)  (745 251)  (745 251)  LC_5 Logic Functioning bit
 (39 11)  (747 251)  (747 251)  LC_5 Logic Functioning bit
 (40 11)  (748 251)  (748 251)  LC_5 Logic Functioning bit
 (42 11)  (750 251)  (750 251)  LC_5 Logic Functioning bit
 (14 12)  (722 252)  (722 252)  routing T_14_15.sp4_h_l_21 <X> T_14_15.lc_trk_g3_0
 (15 12)  (723 252)  (723 252)  routing T_14_15.rgt_op_1 <X> T_14_15.lc_trk_g3_1
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 252)  (726 252)  routing T_14_15.rgt_op_1 <X> T_14_15.lc_trk_g3_1
 (22 12)  (730 252)  (730 252)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 252)  (732 252)  routing T_14_15.tnl_op_3 <X> T_14_15.lc_trk_g3_3
 (15 13)  (723 253)  (723 253)  routing T_14_15.sp4_h_l_21 <X> T_14_15.lc_trk_g3_0
 (16 13)  (724 253)  (724 253)  routing T_14_15.sp4_h_l_21 <X> T_14_15.lc_trk_g3_0
 (17 13)  (725 253)  (725 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (729 253)  (729 253)  routing T_14_15.tnl_op_3 <X> T_14_15.lc_trk_g3_3
 (5 14)  (713 254)  (713 254)  routing T_14_15.sp4_h_r_6 <X> T_14_15.sp4_h_l_44
 (15 14)  (723 254)  (723 254)  routing T_14_15.sp4_h_l_16 <X> T_14_15.lc_trk_g3_5
 (16 14)  (724 254)  (724 254)  routing T_14_15.sp4_h_l_16 <X> T_14_15.lc_trk_g3_5
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (4 15)  (712 255)  (712 255)  routing T_14_15.sp4_h_r_6 <X> T_14_15.sp4_h_l_44
 (14 15)  (722 255)  (722 255)  routing T_14_15.sp12_v_b_20 <X> T_14_15.lc_trk_g3_4
 (16 15)  (724 255)  (724 255)  routing T_14_15.sp12_v_b_20 <X> T_14_15.lc_trk_g3_4
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (18 15)  (726 255)  (726 255)  routing T_14_15.sp4_h_l_16 <X> T_14_15.lc_trk_g3_5


LogicTile_15_15

 (26 2)  (788 242)  (788 242)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 242)  (792 242)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 242)  (793 242)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 242)  (795 242)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 242)  (798 242)  LC_1 Logic Functioning bit
 (38 2)  (800 242)  (800 242)  LC_1 Logic Functioning bit
 (41 2)  (803 242)  (803 242)  LC_1 Logic Functioning bit
 (43 2)  (805 242)  (805 242)  LC_1 Logic Functioning bit
 (22 3)  (784 243)  (784 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (787 243)  (787 243)  routing T_15_15.sp4_r_v_b_30 <X> T_15_15.lc_trk_g0_6
 (28 3)  (790 243)  (790 243)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 243)  (792 243)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 243)  (798 243)  LC_1 Logic Functioning bit
 (38 3)  (800 243)  (800 243)  LC_1 Logic Functioning bit
 (51 3)  (813 243)  (813 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (777 244)  (777 244)  routing T_15_15.lft_op_1 <X> T_15_15.lc_trk_g1_1
 (17 4)  (779 244)  (779 244)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 244)  (780 244)  routing T_15_15.lft_op_1 <X> T_15_15.lc_trk_g1_1
 (26 6)  (788 246)  (788 246)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (31 6)  (793 246)  (793 246)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 246)  (795 246)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 246)  (796 246)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 246)  (798 246)  LC_3 Logic Functioning bit
 (38 6)  (800 246)  (800 246)  LC_3 Logic Functioning bit
 (52 6)  (814 246)  (814 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (777 247)  (777 247)  routing T_15_15.sp4_v_t_9 <X> T_15_15.lc_trk_g1_4
 (16 7)  (778 247)  (778 247)  routing T_15_15.sp4_v_t_9 <X> T_15_15.lc_trk_g1_4
 (17 7)  (779 247)  (779 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (784 247)  (784 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (787 247)  (787 247)  routing T_15_15.sp4_r_v_b_30 <X> T_15_15.lc_trk_g1_6
 (27 7)  (789 247)  (789 247)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 247)  (793 247)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 247)  (799 247)  LC_3 Logic Functioning bit
 (39 7)  (801 247)  (801 247)  LC_3 Logic Functioning bit
 (14 8)  (776 248)  (776 248)  routing T_15_15.sp4_h_r_40 <X> T_15_15.lc_trk_g2_0
 (14 9)  (776 249)  (776 249)  routing T_15_15.sp4_h_r_40 <X> T_15_15.lc_trk_g2_0
 (15 9)  (777 249)  (777 249)  routing T_15_15.sp4_h_r_40 <X> T_15_15.lc_trk_g2_0
 (16 9)  (778 249)  (778 249)  routing T_15_15.sp4_h_r_40 <X> T_15_15.lc_trk_g2_0
 (17 9)  (779 249)  (779 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (14 10)  (776 250)  (776 250)  routing T_15_15.sp4_h_r_44 <X> T_15_15.lc_trk_g2_4
 (15 10)  (777 250)  (777 250)  routing T_15_15.sp4_v_t_32 <X> T_15_15.lc_trk_g2_5
 (16 10)  (778 250)  (778 250)  routing T_15_15.sp4_v_t_32 <X> T_15_15.lc_trk_g2_5
 (17 10)  (779 250)  (779 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (788 250)  (788 250)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 250)  (790 250)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 250)  (796 250)  routing T_15_15.lc_trk_g1_1 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 250)  (799 250)  LC_5 Logic Functioning bit
 (39 10)  (801 250)  (801 250)  LC_5 Logic Functioning bit
 (14 11)  (776 251)  (776 251)  routing T_15_15.sp4_h_r_44 <X> T_15_15.lc_trk_g2_4
 (15 11)  (777 251)  (777 251)  routing T_15_15.sp4_h_r_44 <X> T_15_15.lc_trk_g2_4
 (16 11)  (778 251)  (778 251)  routing T_15_15.sp4_h_r_44 <X> T_15_15.lc_trk_g2_4
 (17 11)  (779 251)  (779 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (788 251)  (788 251)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 251)  (789 251)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 251)  (798 251)  LC_5 Logic Functioning bit
 (37 11)  (799 251)  (799 251)  LC_5 Logic Functioning bit
 (38 11)  (800 251)  (800 251)  LC_5 Logic Functioning bit
 (39 11)  (801 251)  (801 251)  LC_5 Logic Functioning bit
 (41 11)  (803 251)  (803 251)  LC_5 Logic Functioning bit
 (43 11)  (805 251)  (805 251)  LC_5 Logic Functioning bit
 (21 14)  (783 254)  (783 254)  routing T_15_15.sp4_h_l_34 <X> T_15_15.lc_trk_g3_7
 (22 14)  (784 254)  (784 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (785 254)  (785 254)  routing T_15_15.sp4_h_l_34 <X> T_15_15.lc_trk_g3_7
 (24 14)  (786 254)  (786 254)  routing T_15_15.sp4_h_l_34 <X> T_15_15.lc_trk_g3_7
 (21 15)  (783 255)  (783 255)  routing T_15_15.sp4_h_l_34 <X> T_15_15.lc_trk_g3_7


LogicTile_16_15

 (12 6)  (828 246)  (828 246)  routing T_16_15.sp4_v_t_46 <X> T_16_15.sp4_h_l_40
 (11 7)  (827 247)  (827 247)  routing T_16_15.sp4_v_t_46 <X> T_16_15.sp4_h_l_40
 (13 7)  (829 247)  (829 247)  routing T_16_15.sp4_v_t_46 <X> T_16_15.sp4_h_l_40
 (11 11)  (827 251)  (827 251)  routing T_16_15.sp4_h_r_0 <X> T_16_15.sp4_h_l_45
 (13 11)  (829 251)  (829 251)  routing T_16_15.sp4_h_r_0 <X> T_16_15.sp4_h_l_45
 (5 14)  (821 254)  (821 254)  routing T_16_15.sp4_v_t_38 <X> T_16_15.sp4_h_l_44
 (4 15)  (820 255)  (820 255)  routing T_16_15.sp4_v_t_38 <X> T_16_15.sp4_h_l_44
 (6 15)  (822 255)  (822 255)  routing T_16_15.sp4_v_t_38 <X> T_16_15.sp4_h_l_44
 (8 15)  (824 255)  (824 255)  routing T_16_15.sp4_h_l_47 <X> T_16_15.sp4_v_t_47


LogicTile_17_15

 (17 0)  (891 240)  (891 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (28 0)  (902 240)  (902 240)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 240)  (903 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 240)  (904 240)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 240)  (905 240)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 240)  (907 240)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 240)  (910 240)  LC_0 Logic Functioning bit
 (38 0)  (912 240)  (912 240)  LC_0 Logic Functioning bit
 (41 0)  (915 240)  (915 240)  LC_0 Logic Functioning bit
 (43 0)  (917 240)  (917 240)  LC_0 Logic Functioning bit
 (8 1)  (882 241)  (882 241)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_b_1
 (13 1)  (887 241)  (887 241)  routing T_17_15.sp4_v_t_44 <X> T_17_15.sp4_h_r_2
 (17 1)  (891 241)  (891 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (29 1)  (903 241)  (903 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 241)  (905 241)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 241)  (911 241)  LC_0 Logic Functioning bit
 (39 1)  (913 241)  (913 241)  LC_0 Logic Functioning bit
 (41 1)  (915 241)  (915 241)  LC_0 Logic Functioning bit
 (43 1)  (917 241)  (917 241)  LC_0 Logic Functioning bit
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 5)  (883 245)  (883 245)  routing T_17_15.sp4_v_t_45 <X> T_17_15.sp4_v_b_4
 (10 5)  (884 245)  (884 245)  routing T_17_15.sp4_v_t_45 <X> T_17_15.sp4_v_b_4
 (21 6)  (895 246)  (895 246)  routing T_17_15.wire_logic_cluster/lc_7/out <X> T_17_15.lc_trk_g1_7
 (22 6)  (896 246)  (896 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 10)  (891 250)  (891 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (896 250)  (896 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (897 250)  (897 250)  routing T_17_15.sp4_v_b_47 <X> T_17_15.lc_trk_g2_7
 (24 10)  (898 250)  (898 250)  routing T_17_15.sp4_v_b_47 <X> T_17_15.lc_trk_g2_7
 (27 10)  (901 250)  (901 250)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 250)  (903 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 250)  (904 250)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 250)  (905 250)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 250)  (907 250)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 250)  (911 250)  LC_5 Logic Functioning bit
 (39 10)  (913 250)  (913 250)  LC_5 Logic Functioning bit
 (48 10)  (922 250)  (922 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (9 11)  (883 251)  (883 251)  routing T_17_15.sp4_v_b_11 <X> T_17_15.sp4_v_t_42
 (10 11)  (884 251)  (884 251)  routing T_17_15.sp4_v_b_11 <X> T_17_15.sp4_v_t_42
 (22 11)  (896 251)  (896 251)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (897 251)  (897 251)  routing T_17_15.sp12_v_t_21 <X> T_17_15.lc_trk_g2_6
 (25 11)  (899 251)  (899 251)  routing T_17_15.sp12_v_t_21 <X> T_17_15.lc_trk_g2_6
 (30 11)  (904 251)  (904 251)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 251)  (905 251)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 251)  (911 251)  LC_5 Logic Functioning bit
 (39 11)  (913 251)  (913 251)  LC_5 Logic Functioning bit
 (9 13)  (883 253)  (883 253)  routing T_17_15.sp4_v_t_39 <X> T_17_15.sp4_v_b_10
 (10 13)  (884 253)  (884 253)  routing T_17_15.sp4_v_t_39 <X> T_17_15.sp4_v_b_10
 (31 14)  (905 254)  (905 254)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 254)  (906 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 254)  (907 254)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 254)  (910 254)  LC_7 Logic Functioning bit
 (38 14)  (912 254)  (912 254)  LC_7 Logic Functioning bit
 (45 14)  (919 254)  (919 254)  LC_7 Logic Functioning bit
 (12 15)  (886 255)  (886 255)  routing T_17_15.sp4_h_l_46 <X> T_17_15.sp4_v_t_46
 (29 15)  (903 255)  (903 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 255)  (905 255)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 255)  (911 255)  LC_7 Logic Functioning bit
 (39 15)  (913 255)  (913 255)  LC_7 Logic Functioning bit


LogicTile_18_15

 (3 0)  (931 240)  (931 240)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_b_0
 (15 0)  (943 240)  (943 240)  routing T_18_15.top_op_1 <X> T_18_15.lc_trk_g0_1
 (17 0)  (945 240)  (945 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (19 0)  (947 240)  (947 240)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 1)  (931 241)  (931 241)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_b_0
 (18 1)  (946 241)  (946 241)  routing T_18_15.top_op_1 <X> T_18_15.lc_trk_g0_1
 (17 2)  (945 242)  (945 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (946 243)  (946 243)  routing T_18_15.sp4_r_v_b_29 <X> T_18_15.lc_trk_g0_5
 (14 4)  (942 244)  (942 244)  routing T_18_15.lft_op_0 <X> T_18_15.lc_trk_g1_0
 (15 5)  (943 245)  (943 245)  routing T_18_15.lft_op_0 <X> T_18_15.lc_trk_g1_0
 (17 5)  (945 245)  (945 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (3 6)  (931 246)  (931 246)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_t_23
 (15 6)  (943 246)  (943 246)  routing T_18_15.bot_op_5 <X> T_18_15.lc_trk_g1_5
 (17 6)  (945 246)  (945 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (3 7)  (931 247)  (931 247)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_t_23
 (25 8)  (953 248)  (953 248)  routing T_18_15.sp12_v_t_1 <X> T_18_15.lc_trk_g2_2
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 248)  (959 248)  routing T_18_15.lc_trk_g0_5 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (964 248)  (964 248)  LC_4 Logic Functioning bit
 (37 8)  (965 248)  (965 248)  LC_4 Logic Functioning bit
 (43 8)  (971 248)  (971 248)  LC_4 Logic Functioning bit
 (14 9)  (942 249)  (942 249)  routing T_18_15.tnl_op_0 <X> T_18_15.lc_trk_g2_0
 (15 9)  (943 249)  (943 249)  routing T_18_15.tnl_op_0 <X> T_18_15.lc_trk_g2_0
 (17 9)  (945 249)  (945 249)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (950 249)  (950 249)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (952 249)  (952 249)  routing T_18_15.sp12_v_t_1 <X> T_18_15.lc_trk_g2_2
 (25 9)  (953 249)  (953 249)  routing T_18_15.sp12_v_t_1 <X> T_18_15.lc_trk_g2_2
 (26 9)  (954 249)  (954 249)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 249)  (956 249)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 249)  (957 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 249)  (960 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (961 249)  (961 249)  routing T_18_15.lc_trk_g2_0 <X> T_18_15.input_2_4
 (36 9)  (964 249)  (964 249)  LC_4 Logic Functioning bit
 (37 9)  (965 249)  (965 249)  LC_4 Logic Functioning bit
 (41 9)  (969 249)  (969 249)  LC_4 Logic Functioning bit
 (42 9)  (970 249)  (970 249)  LC_4 Logic Functioning bit
 (43 9)  (971 249)  (971 249)  LC_4 Logic Functioning bit
 (8 10)  (936 250)  (936 250)  routing T_18_15.sp4_v_t_36 <X> T_18_15.sp4_h_l_42
 (9 10)  (937 250)  (937 250)  routing T_18_15.sp4_v_t_36 <X> T_18_15.sp4_h_l_42
 (10 10)  (938 250)  (938 250)  routing T_18_15.sp4_v_t_36 <X> T_18_15.sp4_h_l_42
 (19 13)  (947 253)  (947 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (26 14)  (954 254)  (954 254)  routing T_18_15.lc_trk_g0_5 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (956 254)  (956 254)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 254)  (957 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 254)  (959 254)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 254)  (960 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 254)  (962 254)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 254)  (964 254)  LC_7 Logic Functioning bit
 (37 14)  (965 254)  (965 254)  LC_7 Logic Functioning bit
 (39 14)  (967 254)  (967 254)  LC_7 Logic Functioning bit
 (43 14)  (971 254)  (971 254)  LC_7 Logic Functioning bit
 (29 15)  (957 255)  (957 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 255)  (958 255)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 255)  (960 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (962 255)  (962 255)  routing T_18_15.lc_trk_g1_0 <X> T_18_15.input_2_7
 (36 15)  (964 255)  (964 255)  LC_7 Logic Functioning bit
 (37 15)  (965 255)  (965 255)  LC_7 Logic Functioning bit
 (42 15)  (970 255)  (970 255)  LC_7 Logic Functioning bit
 (43 15)  (971 255)  (971 255)  LC_7 Logic Functioning bit


LogicTile_19_15

 (26 0)  (1008 240)  (1008 240)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 240)  (1009 240)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 240)  (1010 240)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 240)  (1011 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 240)  (1013 240)  routing T_19_15.lc_trk_g1_4 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 240)  (1014 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 240)  (1016 240)  routing T_19_15.lc_trk_g1_4 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (38 0)  (1020 240)  (1020 240)  LC_0 Logic Functioning bit
 (39 0)  (1021 240)  (1021 240)  LC_0 Logic Functioning bit
 (41 0)  (1023 240)  (1023 240)  LC_0 Logic Functioning bit
 (45 0)  (1027 240)  (1027 240)  LC_0 Logic Functioning bit
 (47 0)  (1029 240)  (1029 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (1008 241)  (1008 241)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 241)  (1010 241)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 241)  (1011 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 241)  (1012 241)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 241)  (1014 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1015 241)  (1015 241)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.input_2_0
 (34 1)  (1016 241)  (1016 241)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.input_2_0
 (35 1)  (1017 241)  (1017 241)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.input_2_0
 (39 1)  (1021 241)  (1021 241)  LC_0 Logic Functioning bit
 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 2)  (983 242)  (983 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (982 244)  (982 244)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (1 4)  (983 244)  (983 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (983 245)  (983 245)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (14 6)  (996 246)  (996 246)  routing T_19_15.lft_op_4 <X> T_19_15.lc_trk_g1_4
 (15 7)  (997 247)  (997 247)  routing T_19_15.lft_op_4 <X> T_19_15.lc_trk_g1_4
 (17 7)  (999 247)  (999 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 9)  (1004 249)  (1004 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1005 249)  (1005 249)  routing T_19_15.sp4_v_b_42 <X> T_19_15.lc_trk_g2_2
 (24 9)  (1006 249)  (1006 249)  routing T_19_15.sp4_v_b_42 <X> T_19_15.lc_trk_g2_2
 (22 11)  (1004 251)  (1004 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1007 251)  (1007 251)  routing T_19_15.sp4_r_v_b_38 <X> T_19_15.lc_trk_g2_6
 (22 12)  (1004 252)  (1004 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (1003 253)  (1003 253)  routing T_19_15.sp4_r_v_b_43 <X> T_19_15.lc_trk_g3_3
 (22 13)  (1004 253)  (1004 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1005 253)  (1005 253)  routing T_19_15.sp4_h_l_15 <X> T_19_15.lc_trk_g3_2
 (24 13)  (1006 253)  (1006 253)  routing T_19_15.sp4_h_l_15 <X> T_19_15.lc_trk_g3_2
 (25 13)  (1007 253)  (1007 253)  routing T_19_15.sp4_h_l_15 <X> T_19_15.lc_trk_g3_2
 (0 14)  (982 254)  (982 254)  routing T_19_15.glb_netwk_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_15

 (0 2)  (1036 242)  (1036 242)  routing T_20_15.glb_netwk_7 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 242)  (1037 242)  routing T_20_15.glb_netwk_7 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 242)  (1038 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (1041 242)  (1041 242)  routing T_20_15.sp4_v_t_37 <X> T_20_15.sp4_h_l_37
 (26 2)  (1062 242)  (1062 242)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (1064 242)  (1064 242)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 242)  (1065 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 242)  (1068 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 242)  (1069 242)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 242)  (1070 242)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 242)  (1072 242)  LC_1 Logic Functioning bit
 (38 2)  (1074 242)  (1074 242)  LC_1 Logic Functioning bit
 (45 2)  (1081 242)  (1081 242)  LC_1 Logic Functioning bit
 (0 3)  (1036 243)  (1036 243)  routing T_20_15.glb_netwk_7 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (6 3)  (1042 243)  (1042 243)  routing T_20_15.sp4_v_t_37 <X> T_20_15.sp4_h_l_37
 (27 3)  (1063 243)  (1063 243)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 243)  (1065 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 243)  (1066 243)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 243)  (1067 243)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 243)  (1072 243)  LC_1 Logic Functioning bit
 (37 3)  (1073 243)  (1073 243)  LC_1 Logic Functioning bit
 (38 3)  (1074 243)  (1074 243)  LC_1 Logic Functioning bit
 (39 3)  (1075 243)  (1075 243)  LC_1 Logic Functioning bit
 (40 3)  (1076 243)  (1076 243)  LC_1 Logic Functioning bit
 (42 3)  (1078 243)  (1078 243)  LC_1 Logic Functioning bit
 (1 4)  (1037 244)  (1037 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 245)  (1036 245)  routing T_20_15.glb_netwk_3 <X> T_20_15.wire_logic_cluster/lc_7/cen
 (14 6)  (1050 246)  (1050 246)  routing T_20_15.sp12_h_l_3 <X> T_20_15.lc_trk_g1_4
 (14 7)  (1050 247)  (1050 247)  routing T_20_15.sp12_h_l_3 <X> T_20_15.lc_trk_g1_4
 (15 7)  (1051 247)  (1051 247)  routing T_20_15.sp12_h_l_3 <X> T_20_15.lc_trk_g1_4
 (17 7)  (1053 247)  (1053 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (3 8)  (1039 248)  (1039 248)  routing T_20_15.sp12_v_t_22 <X> T_20_15.sp12_v_b_1
 (22 9)  (1058 249)  (1058 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1061 249)  (1061 249)  routing T_20_15.sp4_r_v_b_34 <X> T_20_15.lc_trk_g2_2
 (21 12)  (1057 252)  (1057 252)  routing T_20_15.sp12_v_t_0 <X> T_20_15.lc_trk_g3_3
 (22 12)  (1058 252)  (1058 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1060 252)  (1060 252)  routing T_20_15.sp12_v_t_0 <X> T_20_15.lc_trk_g3_3
 (21 13)  (1057 253)  (1057 253)  routing T_20_15.sp12_v_t_0 <X> T_20_15.lc_trk_g3_3
 (0 14)  (1036 254)  (1036 254)  routing T_20_15.glb_netwk_4 <X> T_20_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 254)  (1037 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_27_15

 (3 1)  (1405 241)  (1405 241)  routing T_27_15.sp12_h_l_23 <X> T_27_15.sp12_v_b_0


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23
 (3 3)  (1567 243)  (1567 243)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 249)  (1742 249)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_9_14

 (10 4)  (448 228)  (448 228)  routing T_9_14.sp4_v_t_46 <X> T_9_14.sp4_h_r_4


LogicTile_10_14

 (8 12)  (500 236)  (500 236)  routing T_10_14.sp4_v_b_4 <X> T_10_14.sp4_h_r_10
 (9 12)  (501 236)  (501 236)  routing T_10_14.sp4_v_b_4 <X> T_10_14.sp4_h_r_10
 (10 12)  (502 236)  (502 236)  routing T_10_14.sp4_v_b_4 <X> T_10_14.sp4_h_r_10


LogicTile_12_14

 (21 0)  (621 224)  (621 224)  routing T_12_14.sp4_h_r_19 <X> T_12_14.lc_trk_g0_3
 (22 0)  (622 224)  (622 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (623 224)  (623 224)  routing T_12_14.sp4_h_r_19 <X> T_12_14.lc_trk_g0_3
 (24 0)  (624 224)  (624 224)  routing T_12_14.sp4_h_r_19 <X> T_12_14.lc_trk_g0_3
 (21 1)  (621 225)  (621 225)  routing T_12_14.sp4_h_r_19 <X> T_12_14.lc_trk_g0_3
 (27 2)  (627 226)  (627 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 226)  (628 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 226)  (631 226)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 226)  (633 226)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (38 2)  (638 226)  (638 226)  LC_1 Logic Functioning bit
 (41 2)  (641 226)  (641 226)  LC_1 Logic Functioning bit
 (43 2)  (643 226)  (643 226)  LC_1 Logic Functioning bit
 (26 3)  (626 227)  (626 227)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 227)  (627 227)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 227)  (628 227)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 227)  (629 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 227)  (631 227)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (637 227)  (637 227)  LC_1 Logic Functioning bit
 (39 3)  (639 227)  (639 227)  LC_1 Logic Functioning bit
 (41 3)  (641 227)  (641 227)  LC_1 Logic Functioning bit
 (43 3)  (643 227)  (643 227)  LC_1 Logic Functioning bit
 (26 4)  (626 228)  (626 228)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 228)  (627 228)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 228)  (628 228)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 228)  (630 228)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (37 4)  (637 228)  (637 228)  LC_2 Logic Functioning bit
 (39 4)  (639 228)  (639 228)  LC_2 Logic Functioning bit
 (43 4)  (643 228)  (643 228)  LC_2 Logic Functioning bit
 (50 4)  (650 228)  (650 228)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (626 229)  (626 229)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 229)  (628 229)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 229)  (629 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 229)  (630 229)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 229)  (631 229)  routing T_12_14.lc_trk_g0_3 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 229)  (636 229)  LC_2 Logic Functioning bit
 (37 5)  (637 229)  (637 229)  LC_2 Logic Functioning bit
 (42 5)  (642 229)  (642 229)  LC_2 Logic Functioning bit
 (43 5)  (643 229)  (643 229)  LC_2 Logic Functioning bit
 (22 11)  (622 235)  (622 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (625 235)  (625 235)  routing T_12_14.sp4_r_v_b_38 <X> T_12_14.lc_trk_g2_6
 (15 12)  (615 236)  (615 236)  routing T_12_14.sp4_h_r_41 <X> T_12_14.lc_trk_g3_1
 (16 12)  (616 236)  (616 236)  routing T_12_14.sp4_h_r_41 <X> T_12_14.lc_trk_g3_1
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (618 236)  (618 236)  routing T_12_14.sp4_h_r_41 <X> T_12_14.lc_trk_g3_1
 (25 12)  (625 236)  (625 236)  routing T_12_14.sp4_h_r_34 <X> T_12_14.lc_trk_g3_2
 (18 13)  (618 237)  (618 237)  routing T_12_14.sp4_h_r_41 <X> T_12_14.lc_trk_g3_1
 (22 13)  (622 237)  (622 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (623 237)  (623 237)  routing T_12_14.sp4_h_r_34 <X> T_12_14.lc_trk_g3_2
 (24 13)  (624 237)  (624 237)  routing T_12_14.sp4_h_r_34 <X> T_12_14.lc_trk_g3_2
 (22 15)  (622 239)  (622 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (625 239)  (625 239)  routing T_12_14.sp4_r_v_b_46 <X> T_12_14.lc_trk_g3_6


LogicTile_13_14

 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (654 228)  (654 228)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (1 4)  (655 228)  (655 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (25 4)  (679 228)  (679 228)  routing T_13_14.lft_op_2 <X> T_13_14.lc_trk_g1_2
 (27 4)  (681 228)  (681 228)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 228)  (682 228)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 228)  (684 228)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 228)  (688 228)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (38 4)  (692 228)  (692 228)  LC_2 Logic Functioning bit
 (41 4)  (695 228)  (695 228)  LC_2 Logic Functioning bit
 (43 4)  (697 228)  (697 228)  LC_2 Logic Functioning bit
 (45 4)  (699 228)  (699 228)  LC_2 Logic Functioning bit
 (51 4)  (705 228)  (705 228)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (655 229)  (655 229)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (22 5)  (676 229)  (676 229)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 229)  (678 229)  routing T_13_14.lft_op_2 <X> T_13_14.lc_trk_g1_2
 (28 5)  (682 229)  (682 229)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 229)  (684 229)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 229)  (685 229)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 229)  (691 229)  LC_2 Logic Functioning bit
 (39 5)  (693 229)  (693 229)  LC_2 Logic Functioning bit
 (41 5)  (695 229)  (695 229)  LC_2 Logic Functioning bit
 (43 5)  (697 229)  (697 229)  LC_2 Logic Functioning bit
 (25 8)  (679 232)  (679 232)  routing T_13_14.sp4_h_r_42 <X> T_13_14.lc_trk_g2_2
 (15 9)  (669 233)  (669 233)  routing T_13_14.tnr_op_0 <X> T_13_14.lc_trk_g2_0
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 233)  (677 233)  routing T_13_14.sp4_h_r_42 <X> T_13_14.lc_trk_g2_2
 (24 9)  (678 233)  (678 233)  routing T_13_14.sp4_h_r_42 <X> T_13_14.lc_trk_g2_2
 (25 9)  (679 233)  (679 233)  routing T_13_14.sp4_h_r_42 <X> T_13_14.lc_trk_g2_2
 (0 14)  (654 238)  (654 238)  routing T_13_14.glb_netwk_4 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 238)  (655 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (678 239)  (678 239)  routing T_13_14.tnl_op_6 <X> T_13_14.lc_trk_g3_6
 (25 15)  (679 239)  (679 239)  routing T_13_14.tnl_op_6 <X> T_13_14.lc_trk_g3_6


LogicTile_14_14

 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 225)  (732 225)  routing T_14_14.top_op_2 <X> T_14_14.lc_trk_g0_2
 (25 1)  (733 225)  (733 225)  routing T_14_14.top_op_2 <X> T_14_14.lc_trk_g0_2
 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 226)  (723 226)  routing T_14_14.top_op_5 <X> T_14_14.lc_trk_g0_5
 (17 2)  (725 226)  (725 226)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (726 227)  (726 227)  routing T_14_14.top_op_5 <X> T_14_14.lc_trk_g0_5
 (1 4)  (709 228)  (709 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (729 228)  (729 228)  routing T_14_14.sp4_h_r_11 <X> T_14_14.lc_trk_g1_3
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (731 228)  (731 228)  routing T_14_14.sp4_h_r_11 <X> T_14_14.lc_trk_g1_3
 (24 4)  (732 228)  (732 228)  routing T_14_14.sp4_h_r_11 <X> T_14_14.lc_trk_g1_3
 (0 5)  (708 229)  (708 229)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (1 5)  (709 229)  (709 229)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (8 10)  (716 234)  (716 234)  routing T_14_14.sp4_h_r_11 <X> T_14_14.sp4_h_l_42
 (10 10)  (718 234)  (718 234)  routing T_14_14.sp4_h_r_11 <X> T_14_14.sp4_h_l_42
 (0 14)  (708 238)  (708 238)  routing T_14_14.glb_netwk_4 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 238)  (723 238)  routing T_14_14.tnr_op_5 <X> T_14_14.lc_trk_g3_5
 (17 14)  (725 238)  (725 238)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (26 14)  (734 238)  (734 238)  routing T_14_14.lc_trk_g0_5 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 238)  (737 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 238)  (739 238)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 238)  (741 238)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 238)  (742 238)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 238)  (744 238)  LC_7 Logic Functioning bit
 (38 14)  (746 238)  (746 238)  LC_7 Logic Functioning bit
 (41 14)  (749 238)  (749 238)  LC_7 Logic Functioning bit
 (43 14)  (751 238)  (751 238)  LC_7 Logic Functioning bit
 (45 14)  (753 238)  (753 238)  LC_7 Logic Functioning bit
 (46 14)  (754 238)  (754 238)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (29 15)  (737 239)  (737 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 239)  (738 239)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (37 15)  (745 239)  (745 239)  LC_7 Logic Functioning bit
 (39 15)  (747 239)  (747 239)  LC_7 Logic Functioning bit
 (41 15)  (749 239)  (749 239)  LC_7 Logic Functioning bit
 (43 15)  (751 239)  (751 239)  LC_7 Logic Functioning bit


LogicTile_15_14

 (6 11)  (768 235)  (768 235)  routing T_15_14.sp4_h_r_6 <X> T_15_14.sp4_h_l_43


LogicTile_16_14

 (4 0)  (820 224)  (820 224)  routing T_16_14.sp4_h_l_43 <X> T_16_14.sp4_v_b_0
 (6 0)  (822 224)  (822 224)  routing T_16_14.sp4_h_l_43 <X> T_16_14.sp4_v_b_0
 (5 1)  (821 225)  (821 225)  routing T_16_14.sp4_h_l_43 <X> T_16_14.sp4_v_b_0
 (9 5)  (825 229)  (825 229)  routing T_16_14.sp4_v_t_41 <X> T_16_14.sp4_v_b_4
 (3 12)  (819 236)  (819 236)  routing T_16_14.sp12_v_t_22 <X> T_16_14.sp12_h_r_1


LogicTile_17_14

 (26 0)  (900 224)  (900 224)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 224)  (901 224)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 224)  (902 224)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 224)  (904 224)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 224)  (905 224)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 224)  (908 224)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 224)  (910 224)  LC_0 Logic Functioning bit
 (38 0)  (912 224)  (912 224)  LC_0 Logic Functioning bit
 (45 0)  (919 224)  (919 224)  LC_0 Logic Functioning bit
 (28 1)  (902 225)  (902 225)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 225)  (903 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (910 225)  (910 225)  LC_0 Logic Functioning bit
 (37 1)  (911 225)  (911 225)  LC_0 Logic Functioning bit
 (38 1)  (912 225)  (912 225)  LC_0 Logic Functioning bit
 (39 1)  (913 225)  (913 225)  LC_0 Logic Functioning bit
 (40 1)  (914 225)  (914 225)  LC_0 Logic Functioning bit
 (42 1)  (916 225)  (916 225)  LC_0 Logic Functioning bit
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (9 4)  (883 228)  (883 228)  routing T_17_14.sp4_v_t_41 <X> T_17_14.sp4_h_r_4
 (0 5)  (874 229)  (874 229)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (14 6)  (888 230)  (888 230)  routing T_17_14.sp4_v_t_1 <X> T_17_14.lc_trk_g1_4
 (14 7)  (888 231)  (888 231)  routing T_17_14.sp4_v_t_1 <X> T_17_14.lc_trk_g1_4
 (16 7)  (890 231)  (890 231)  routing T_17_14.sp4_v_t_1 <X> T_17_14.lc_trk_g1_4
 (17 7)  (891 231)  (891 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (14 10)  (888 234)  (888 234)  routing T_17_14.sp4_h_r_36 <X> T_17_14.lc_trk_g2_4
 (15 11)  (889 235)  (889 235)  routing T_17_14.sp4_h_r_36 <X> T_17_14.lc_trk_g2_4
 (16 11)  (890 235)  (890 235)  routing T_17_14.sp4_h_r_36 <X> T_17_14.lc_trk_g2_4
 (17 11)  (891 235)  (891 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 238)  (888 238)  routing T_17_14.sp4_v_b_36 <X> T_17_14.lc_trk_g3_4
 (14 15)  (888 239)  (888 239)  routing T_17_14.sp4_v_b_36 <X> T_17_14.lc_trk_g3_4
 (16 15)  (890 239)  (890 239)  routing T_17_14.sp4_v_b_36 <X> T_17_14.lc_trk_g3_4
 (17 15)  (891 239)  (891 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_18_14

 (0 0)  (928 224)  (928 224)  Negative Clock bit

 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (8 2)  (936 226)  (936 226)  routing T_18_14.sp4_h_r_5 <X> T_18_14.sp4_h_l_36
 (10 2)  (938 226)  (938 226)  routing T_18_14.sp4_h_r_5 <X> T_18_14.sp4_h_l_36
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_1 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (6 4)  (934 228)  (934 228)  routing T_18_14.sp4_h_r_10 <X> T_18_14.sp4_v_b_3
 (0 5)  (928 229)  (928 229)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (15 6)  (943 230)  (943 230)  routing T_18_14.sp4_h_r_5 <X> T_18_14.lc_trk_g1_5
 (16 6)  (944 230)  (944 230)  routing T_18_14.sp4_h_r_5 <X> T_18_14.lc_trk_g1_5
 (17 6)  (945 230)  (945 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (946 231)  (946 231)  routing T_18_14.sp4_h_r_5 <X> T_18_14.lc_trk_g1_5
 (22 10)  (950 234)  (950 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (951 234)  (951 234)  routing T_18_14.sp12_v_b_23 <X> T_18_14.lc_trk_g2_7
 (26 10)  (954 234)  (954 234)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 234)  (955 234)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 234)  (958 234)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 234)  (961 234)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 234)  (962 234)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 234)  (964 234)  LC_5 Logic Functioning bit
 (38 10)  (966 234)  (966 234)  LC_5 Logic Functioning bit
 (45 10)  (973 234)  (973 234)  LC_5 Logic Functioning bit
 (21 11)  (949 235)  (949 235)  routing T_18_14.sp12_v_b_23 <X> T_18_14.lc_trk_g2_7
 (26 11)  (954 235)  (954 235)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 235)  (956 235)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 235)  (957 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 235)  (959 235)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 235)  (964 235)  LC_5 Logic Functioning bit
 (37 11)  (965 235)  (965 235)  LC_5 Logic Functioning bit
 (38 11)  (966 235)  (966 235)  LC_5 Logic Functioning bit
 (39 11)  (967 235)  (967 235)  LC_5 Logic Functioning bit
 (41 11)  (969 235)  (969 235)  LC_5 Logic Functioning bit
 (43 11)  (971 235)  (971 235)  LC_5 Logic Functioning bit
 (21 12)  (949 236)  (949 236)  routing T_18_14.sp12_v_t_0 <X> T_18_14.lc_trk_g3_3
 (22 12)  (950 236)  (950 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (952 236)  (952 236)  routing T_18_14.sp12_v_t_0 <X> T_18_14.lc_trk_g3_3
 (21 13)  (949 237)  (949 237)  routing T_18_14.sp12_v_t_0 <X> T_18_14.lc_trk_g3_3
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (940 238)  (940 238)  routing T_18_14.sp4_v_t_46 <X> T_18_14.sp4_h_l_46
 (11 15)  (939 239)  (939 239)  routing T_18_14.sp4_v_t_46 <X> T_18_14.sp4_h_l_46


LogicTile_19_14

 (0 2)  (982 226)  (982 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (1 2)  (983 226)  (983 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (983 228)  (983 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (986 228)  (986 228)  routing T_19_14.sp4_v_t_42 <X> T_19_14.sp4_v_b_3
 (6 4)  (988 228)  (988 228)  routing T_19_14.sp4_v_t_42 <X> T_19_14.sp4_v_b_3
 (21 4)  (1003 228)  (1003 228)  routing T_19_14.sp4_v_b_3 <X> T_19_14.lc_trk_g1_3
 (22 4)  (1004 228)  (1004 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1005 228)  (1005 228)  routing T_19_14.sp4_v_b_3 <X> T_19_14.lc_trk_g1_3
 (0 5)  (982 229)  (982 229)  routing T_19_14.lc_trk_g1_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (1 5)  (983 229)  (983 229)  routing T_19_14.lc_trk_g1_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (15 8)  (997 232)  (997 232)  routing T_19_14.tnr_op_1 <X> T_19_14.lc_trk_g2_1
 (17 8)  (999 232)  (999 232)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (5 10)  (987 234)  (987 234)  routing T_19_14.sp4_v_t_43 <X> T_19_14.sp4_h_l_43
 (22 10)  (1004 234)  (1004 234)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1006 234)  (1006 234)  routing T_19_14.tnl_op_7 <X> T_19_14.lc_trk_g2_7
 (6 11)  (988 235)  (988 235)  routing T_19_14.sp4_v_t_43 <X> T_19_14.sp4_h_l_43
 (14 11)  (996 235)  (996 235)  routing T_19_14.sp4_h_l_17 <X> T_19_14.lc_trk_g2_4
 (15 11)  (997 235)  (997 235)  routing T_19_14.sp4_h_l_17 <X> T_19_14.lc_trk_g2_4
 (16 11)  (998 235)  (998 235)  routing T_19_14.sp4_h_l_17 <X> T_19_14.lc_trk_g2_4
 (17 11)  (999 235)  (999 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (1003 235)  (1003 235)  routing T_19_14.tnl_op_7 <X> T_19_14.lc_trk_g2_7
 (21 12)  (1003 236)  (1003 236)  routing T_19_14.sp4_h_r_43 <X> T_19_14.lc_trk_g3_3
 (22 12)  (1004 236)  (1004 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1005 236)  (1005 236)  routing T_19_14.sp4_h_r_43 <X> T_19_14.lc_trk_g3_3
 (24 12)  (1006 236)  (1006 236)  routing T_19_14.sp4_h_r_43 <X> T_19_14.lc_trk_g3_3
 (26 12)  (1008 236)  (1008 236)  routing T_19_14.lc_trk_g2_4 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (1010 236)  (1010 236)  routing T_19_14.lc_trk_g2_1 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 236)  (1011 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 236)  (1013 236)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 236)  (1014 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 236)  (1015 236)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (38 12)  (1020 236)  (1020 236)  LC_6 Logic Functioning bit
 (39 12)  (1021 236)  (1021 236)  LC_6 Logic Functioning bit
 (41 12)  (1023 236)  (1023 236)  LC_6 Logic Functioning bit
 (45 12)  (1027 236)  (1027 236)  LC_6 Logic Functioning bit
 (52 12)  (1034 236)  (1034 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (1003 237)  (1003 237)  routing T_19_14.sp4_h_r_43 <X> T_19_14.lc_trk_g3_3
 (28 13)  (1010 237)  (1010 237)  routing T_19_14.lc_trk_g2_4 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 237)  (1011 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 237)  (1013 237)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 237)  (1014 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (1015 237)  (1015 237)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.input_2_6
 (34 13)  (1016 237)  (1016 237)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.input_2_6
 (35 13)  (1017 237)  (1017 237)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.input_2_6
 (38 13)  (1020 237)  (1020 237)  LC_6 Logic Functioning bit
 (0 14)  (982 238)  (982 238)  routing T_19_14.glb_netwk_4 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_14

 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 226)  (1037 226)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (1062 226)  (1062 226)  routing T_20_14.lc_trk_g1_4 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 226)  (1063 226)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 226)  (1064 226)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 226)  (1065 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 226)  (1066 226)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 226)  (1067 226)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 226)  (1068 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 226)  (1069 226)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 226)  (1070 226)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 226)  (1072 226)  LC_1 Logic Functioning bit
 (38 2)  (1074 226)  (1074 226)  LC_1 Logic Functioning bit
 (45 2)  (1081 226)  (1081 226)  LC_1 Logic Functioning bit
 (0 3)  (1036 227)  (1036 227)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (27 3)  (1063 227)  (1063 227)  routing T_20_14.lc_trk_g1_4 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 227)  (1065 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 227)  (1066 227)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (1072 227)  (1072 227)  LC_1 Logic Functioning bit
 (37 3)  (1073 227)  (1073 227)  LC_1 Logic Functioning bit
 (38 3)  (1074 227)  (1074 227)  LC_1 Logic Functioning bit
 (39 3)  (1075 227)  (1075 227)  LC_1 Logic Functioning bit
 (40 3)  (1076 227)  (1076 227)  LC_1 Logic Functioning bit
 (42 3)  (1078 227)  (1078 227)  LC_1 Logic Functioning bit
 (47 3)  (1083 227)  (1083 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (1037 228)  (1037 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 229)  (1036 229)  routing T_20_14.glb_netwk_3 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (14 6)  (1050 230)  (1050 230)  routing T_20_14.sp12_h_l_3 <X> T_20_14.lc_trk_g1_4
 (14 7)  (1050 231)  (1050 231)  routing T_20_14.sp12_h_l_3 <X> T_20_14.lc_trk_g1_4
 (15 7)  (1051 231)  (1051 231)  routing T_20_14.sp12_h_l_3 <X> T_20_14.lc_trk_g1_4
 (17 7)  (1053 231)  (1053 231)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (5 10)  (1041 234)  (1041 234)  routing T_20_14.sp4_v_t_37 <X> T_20_14.sp4_h_l_43
 (4 11)  (1040 235)  (1040 235)  routing T_20_14.sp4_v_t_37 <X> T_20_14.sp4_h_l_43
 (6 11)  (1042 235)  (1042 235)  routing T_20_14.sp4_v_t_37 <X> T_20_14.sp4_h_l_43
 (0 14)  (1036 238)  (1036 238)  routing T_20_14.glb_netwk_4 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 238)  (1037 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (1051 238)  (1051 238)  routing T_20_14.sp4_h_l_16 <X> T_20_14.lc_trk_g3_5
 (16 14)  (1052 238)  (1052 238)  routing T_20_14.sp4_h_l_16 <X> T_20_14.lc_trk_g3_5
 (17 14)  (1053 238)  (1053 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (1058 238)  (1058 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (18 15)  (1054 239)  (1054 239)  routing T_20_14.sp4_h_l_16 <X> T_20_14.lc_trk_g3_5
 (21 15)  (1057 239)  (1057 239)  routing T_20_14.sp4_r_v_b_47 <X> T_20_14.lc_trk_g3_7


LogicTile_22_14

 (12 6)  (1156 230)  (1156 230)  routing T_22_14.sp4_v_t_46 <X> T_22_14.sp4_h_l_40
 (11 7)  (1155 231)  (1155 231)  routing T_22_14.sp4_v_t_46 <X> T_22_14.sp4_h_l_40
 (13 7)  (1157 231)  (1157 231)  routing T_22_14.sp4_v_t_46 <X> T_22_14.sp4_h_l_40


LogicTile_28_14

 (3 15)  (1459 239)  (1459 239)  routing T_28_14.sp12_h_l_22 <X> T_28_14.sp12_v_t_22


LogicTile_30_14

 (3 2)  (1567 226)  (1567 226)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23
 (3 3)  (1567 227)  (1567 227)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 233)  (1742 233)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_10_13

 (19 4)  (511 212)  (511 212)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_12_13

 (22 1)  (622 209)  (622 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (623 209)  (623 209)  routing T_12_13.sp4_h_r_2 <X> T_12_13.lc_trk_g0_2
 (24 1)  (624 209)  (624 209)  routing T_12_13.sp4_h_r_2 <X> T_12_13.lc_trk_g0_2
 (25 1)  (625 209)  (625 209)  routing T_12_13.sp4_h_r_2 <X> T_12_13.lc_trk_g0_2
 (27 6)  (627 214)  (627 214)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 214)  (628 214)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 214)  (629 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (40 6)  (640 214)  (640 214)  LC_3 Logic Functioning bit
 (42 6)  (642 214)  (642 214)  LC_3 Logic Functioning bit
 (52 6)  (652 214)  (652 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (30 7)  (630 215)  (630 215)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 215)  (631 215)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (40 7)  (640 215)  (640 215)  LC_3 Logic Functioning bit
 (42 7)  (642 215)  (642 215)  LC_3 Logic Functioning bit
 (22 12)  (622 220)  (622 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (621 221)  (621 221)  routing T_12_13.sp4_r_v_b_43 <X> T_12_13.lc_trk_g3_3


LogicTile_15_13

 (4 5)  (766 213)  (766 213)  routing T_15_13.sp4_v_t_47 <X> T_15_13.sp4_h_r_3
 (3 8)  (765 216)  (765 216)  routing T_15_13.sp12_v_t_22 <X> T_15_13.sp12_v_b_1
 (10 12)  (772 220)  (772 220)  routing T_15_13.sp4_v_t_40 <X> T_15_13.sp4_h_r_10


LogicTile_16_13

 (12 2)  (828 210)  (828 210)  routing T_16_13.sp4_v_t_39 <X> T_16_13.sp4_h_l_39
 (11 3)  (827 211)  (827 211)  routing T_16_13.sp4_v_t_39 <X> T_16_13.sp4_h_l_39
 (3 8)  (819 216)  (819 216)  routing T_16_13.sp12_h_r_1 <X> T_16_13.sp12_v_b_1
 (5 8)  (821 216)  (821 216)  routing T_16_13.sp4_v_t_43 <X> T_16_13.sp4_h_r_6
 (3 9)  (819 217)  (819 217)  routing T_16_13.sp12_h_r_1 <X> T_16_13.sp12_v_b_1


LogicTile_17_13

 (25 0)  (899 208)  (899 208)  routing T_17_13.sp4_h_r_10 <X> T_17_13.lc_trk_g0_2
 (14 1)  (888 209)  (888 209)  routing T_17_13.top_op_0 <X> T_17_13.lc_trk_g0_0
 (15 1)  (889 209)  (889 209)  routing T_17_13.top_op_0 <X> T_17_13.lc_trk_g0_0
 (17 1)  (891 209)  (891 209)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (896 209)  (896 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (897 209)  (897 209)  routing T_17_13.sp4_h_r_10 <X> T_17_13.lc_trk_g0_2
 (24 1)  (898 209)  (898 209)  routing T_17_13.sp4_h_r_10 <X> T_17_13.lc_trk_g0_2
 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (875 212)  (875 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (895 212)  (895 212)  routing T_17_13.sp4_h_r_19 <X> T_17_13.lc_trk_g1_3
 (22 4)  (896 212)  (896 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (897 212)  (897 212)  routing T_17_13.sp4_h_r_19 <X> T_17_13.lc_trk_g1_3
 (24 4)  (898 212)  (898 212)  routing T_17_13.sp4_h_r_19 <X> T_17_13.lc_trk_g1_3
 (1 5)  (875 213)  (875 213)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (21 5)  (895 213)  (895 213)  routing T_17_13.sp4_h_r_19 <X> T_17_13.lc_trk_g1_3
 (21 6)  (895 214)  (895 214)  routing T_17_13.sp4_v_b_7 <X> T_17_13.lc_trk_g1_7
 (22 6)  (896 214)  (896 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (897 214)  (897 214)  routing T_17_13.sp4_v_b_7 <X> T_17_13.lc_trk_g1_7
 (22 8)  (896 216)  (896 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (897 216)  (897 216)  routing T_17_13.sp4_h_r_27 <X> T_17_13.lc_trk_g2_3
 (24 8)  (898 216)  (898 216)  routing T_17_13.sp4_h_r_27 <X> T_17_13.lc_trk_g2_3
 (25 8)  (899 216)  (899 216)  routing T_17_13.sp4_v_t_23 <X> T_17_13.lc_trk_g2_2
 (21 9)  (895 217)  (895 217)  routing T_17_13.sp4_h_r_27 <X> T_17_13.lc_trk_g2_3
 (22 9)  (896 217)  (896 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (897 217)  (897 217)  routing T_17_13.sp4_v_t_23 <X> T_17_13.lc_trk_g2_2
 (25 9)  (899 217)  (899 217)  routing T_17_13.sp4_v_t_23 <X> T_17_13.lc_trk_g2_2
 (16 10)  (890 218)  (890 218)  routing T_17_13.sp4_v_b_37 <X> T_17_13.lc_trk_g2_5
 (17 10)  (891 218)  (891 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (892 218)  (892 218)  routing T_17_13.sp4_v_b_37 <X> T_17_13.lc_trk_g2_5
 (27 10)  (901 218)  (901 218)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 218)  (903 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 218)  (907 218)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 218)  (909 218)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.input_2_5
 (45 10)  (919 218)  (919 218)  LC_5 Logic Functioning bit
 (47 10)  (921 218)  (921 218)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (18 11)  (892 219)  (892 219)  routing T_17_13.sp4_v_b_37 <X> T_17_13.lc_trk_g2_5
 (26 11)  (900 219)  (900 219)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 219)  (901 219)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 219)  (902 219)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 219)  (903 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 219)  (904 219)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 219)  (905 219)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 219)  (906 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (907 219)  (907 219)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.input_2_5
 (34 11)  (908 219)  (908 219)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.input_2_5
 (41 11)  (915 219)  (915 219)  LC_5 Logic Functioning bit
 (9 12)  (883 220)  (883 220)  routing T_17_13.sp4_v_t_47 <X> T_17_13.sp4_h_r_10
 (25 12)  (899 220)  (899 220)  routing T_17_13.sp4_h_r_34 <X> T_17_13.lc_trk_g3_2
 (22 13)  (896 221)  (896 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (897 221)  (897 221)  routing T_17_13.sp4_h_r_34 <X> T_17_13.lc_trk_g3_2
 (24 13)  (898 221)  (898 221)  routing T_17_13.sp4_h_r_34 <X> T_17_13.lc_trk_g3_2
 (0 14)  (874 222)  (874 222)  routing T_17_13.glb_netwk_4 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 222)  (888 222)  routing T_17_13.sp4_v_t_17 <X> T_17_13.lc_trk_g3_4
 (29 14)  (903 222)  (903 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 222)  (905 222)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 222)  (906 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 222)  (908 222)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 222)  (909 222)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.input_2_7
 (36 14)  (910 222)  (910 222)  LC_7 Logic Functioning bit
 (38 14)  (912 222)  (912 222)  LC_7 Logic Functioning bit
 (41 14)  (915 222)  (915 222)  LC_7 Logic Functioning bit
 (45 14)  (919 222)  (919 222)  LC_7 Logic Functioning bit
 (52 14)  (926 222)  (926 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (16 15)  (890 223)  (890 223)  routing T_17_13.sp4_v_t_17 <X> T_17_13.lc_trk_g3_4
 (17 15)  (891 223)  (891 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (26 15)  (900 223)  (900 223)  routing T_17_13.lc_trk_g2_3 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 223)  (902 223)  routing T_17_13.lc_trk_g2_3 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 223)  (903 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 223)  (905 223)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 223)  (906 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (907 223)  (907 223)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.input_2_7
 (37 15)  (911 223)  (911 223)  LC_7 Logic Functioning bit


LogicTile_18_13

 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 2)  (929 210)  (929 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (953 210)  (953 210)  routing T_18_13.sp4_v_t_3 <X> T_18_13.lc_trk_g0_6
 (22 3)  (950 211)  (950 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (951 211)  (951 211)  routing T_18_13.sp4_v_t_3 <X> T_18_13.lc_trk_g0_6
 (25 3)  (953 211)  (953 211)  routing T_18_13.sp4_v_t_3 <X> T_18_13.lc_trk_g0_6
 (0 4)  (928 212)  (928 212)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 213)  (928 213)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (1 5)  (929 213)  (929 213)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (25 10)  (953 218)  (953 218)  routing T_18_13.sp12_v_b_6 <X> T_18_13.lc_trk_g2_6
 (22 11)  (950 219)  (950 219)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (952 219)  (952 219)  routing T_18_13.sp12_v_b_6 <X> T_18_13.lc_trk_g2_6
 (25 11)  (953 219)  (953 219)  routing T_18_13.sp12_v_b_6 <X> T_18_13.lc_trk_g2_6
 (22 12)  (950 220)  (950 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (951 220)  (951 220)  routing T_18_13.sp4_v_t_30 <X> T_18_13.lc_trk_g3_3
 (24 12)  (952 220)  (952 220)  routing T_18_13.sp4_v_t_30 <X> T_18_13.lc_trk_g3_3
 (14 13)  (942 221)  (942 221)  routing T_18_13.sp4_r_v_b_40 <X> T_18_13.lc_trk_g3_0
 (17 13)  (945 221)  (945 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (928 222)  (928 222)  routing T_18_13.glb_netwk_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (953 222)  (953 222)  routing T_18_13.sp4_h_r_38 <X> T_18_13.lc_trk_g3_6
 (28 14)  (956 222)  (956 222)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 222)  (957 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 222)  (958 222)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 222)  (959 222)  routing T_18_13.lc_trk_g0_6 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 222)  (960 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (963 222)  (963 222)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.input_2_7
 (36 14)  (964 222)  (964 222)  LC_7 Logic Functioning bit
 (37 14)  (965 222)  (965 222)  LC_7 Logic Functioning bit
 (43 14)  (971 222)  (971 222)  LC_7 Logic Functioning bit
 (45 14)  (973 222)  (973 222)  LC_7 Logic Functioning bit
 (47 14)  (975 222)  (975 222)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (22 15)  (950 223)  (950 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (951 223)  (951 223)  routing T_18_13.sp4_h_r_38 <X> T_18_13.lc_trk_g3_6
 (24 15)  (952 223)  (952 223)  routing T_18_13.sp4_h_r_38 <X> T_18_13.lc_trk_g3_6
 (27 15)  (955 223)  (955 223)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 223)  (956 223)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 223)  (957 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 223)  (958 223)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 223)  (959 223)  routing T_18_13.lc_trk_g0_6 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 223)  (960 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (961 223)  (961 223)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.input_2_7
 (34 15)  (962 223)  (962 223)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.input_2_7
 (35 15)  (963 223)  (963 223)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.input_2_7
 (37 15)  (965 223)  (965 223)  LC_7 Logic Functioning bit


LogicTile_20_13

 (4 0)  (1040 208)  (1040 208)  routing T_20_13.sp4_h_l_43 <X> T_20_13.sp4_v_b_0
 (6 0)  (1042 208)  (1042 208)  routing T_20_13.sp4_h_l_43 <X> T_20_13.sp4_v_b_0
 (5 1)  (1041 209)  (1041 209)  routing T_20_13.sp4_h_l_43 <X> T_20_13.sp4_v_b_0


LogicTile_26_13

 (2 14)  (1350 222)  (1350 222)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_13

 (4 9)  (1514 217)  (1514 217)  routing T_29_13.sp4_h_l_47 <X> T_29_13.sp4_h_r_6
 (6 9)  (1516 217)  (1516 217)  routing T_29_13.sp4_h_l_47 <X> T_29_13.sp4_h_r_6


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 221)  (1739 221)  routing T_33_13.span4_horz_43 <X> T_33_13.span4_vert_b_3


IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (17 5)  (0 197)  (0 197)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 200)  (1 200)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_2_12

 (3 5)  (75 197)  (75 197)  routing T_2_12.sp12_h_l_23 <X> T_2_12.sp12_h_r_0


LogicTile_4_12

 (3 5)  (183 197)  (183 197)  routing T_4_12.sp12_h_l_23 <X> T_4_12.sp12_h_r_0


LogicTile_11_12

 (4 0)  (550 192)  (550 192)  routing T_11_12.sp4_v_t_37 <X> T_11_12.sp4_v_b_0


LogicTile_12_12

 (3 8)  (603 200)  (603 200)  routing T_12_12.sp12_v_t_22 <X> T_12_12.sp12_v_b_1


LogicTile_14_12

 (3 7)  (711 199)  (711 199)  routing T_14_12.sp12_h_l_23 <X> T_14_12.sp12_v_t_23


LogicTile_15_12

 (5 4)  (767 196)  (767 196)  routing T_15_12.sp4_v_t_38 <X> T_15_12.sp4_h_r_3


LogicTile_16_12

 (3 7)  (819 199)  (819 199)  routing T_16_12.sp12_h_l_23 <X> T_16_12.sp12_v_t_23


LogicTile_17_12

 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (885 194)  (885 194)  routing T_17_12.sp4_v_b_11 <X> T_17_12.sp4_v_t_39
 (31 2)  (905 194)  (905 194)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 194)  (906 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 194)  (907 194)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 194)  (908 194)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 194)  (910 194)  LC_1 Logic Functioning bit
 (37 2)  (911 194)  (911 194)  LC_1 Logic Functioning bit
 (38 2)  (912 194)  (912 194)  LC_1 Logic Functioning bit
 (39 2)  (913 194)  (913 194)  LC_1 Logic Functioning bit
 (45 2)  (919 194)  (919 194)  LC_1 Logic Functioning bit
 (51 2)  (925 194)  (925 194)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (12 3)  (886 195)  (886 195)  routing T_17_12.sp4_v_b_11 <X> T_17_12.sp4_v_t_39
 (31 3)  (905 195)  (905 195)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 195)  (910 195)  LC_1 Logic Functioning bit
 (37 3)  (911 195)  (911 195)  LC_1 Logic Functioning bit
 (38 3)  (912 195)  (912 195)  LC_1 Logic Functioning bit
 (39 3)  (913 195)  (913 195)  LC_1 Logic Functioning bit
 (44 3)  (918 195)  (918 195)  LC_1 Logic Functioning bit
 (9 9)  (883 201)  (883 201)  routing T_17_12.sp4_v_t_42 <X> T_17_12.sp4_v_b_7
 (22 12)  (896 204)  (896 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (897 204)  (897 204)  routing T_17_12.sp4_h_r_27 <X> T_17_12.lc_trk_g3_3
 (24 12)  (898 204)  (898 204)  routing T_17_12.sp4_h_r_27 <X> T_17_12.lc_trk_g3_3
 (21 13)  (895 205)  (895 205)  routing T_17_12.sp4_h_r_27 <X> T_17_12.lc_trk_g3_3
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (896 206)  (896 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (897 206)  (897 206)  routing T_17_12.sp4_v_b_47 <X> T_17_12.lc_trk_g3_7
 (24 14)  (898 206)  (898 206)  routing T_17_12.sp4_v_b_47 <X> T_17_12.lc_trk_g3_7
 (32 14)  (906 206)  (906 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 206)  (907 206)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 206)  (908 206)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 206)  (910 206)  LC_7 Logic Functioning bit
 (37 14)  (911 206)  (911 206)  LC_7 Logic Functioning bit
 (38 14)  (912 206)  (912 206)  LC_7 Logic Functioning bit
 (39 14)  (913 206)  (913 206)  LC_7 Logic Functioning bit
 (45 14)  (919 206)  (919 206)  LC_7 Logic Functioning bit
 (52 14)  (926 206)  (926 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (31 15)  (905 207)  (905 207)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 207)  (910 207)  LC_7 Logic Functioning bit
 (37 15)  (911 207)  (911 207)  LC_7 Logic Functioning bit
 (38 15)  (912 207)  (912 207)  LC_7 Logic Functioning bit
 (39 15)  (913 207)  (913 207)  LC_7 Logic Functioning bit
 (44 15)  (918 207)  (918 207)  LC_7 Logic Functioning bit


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (14 1)  (1740 193)  (1740 193)  routing T_33_12.span4_vert_t_12 <X> T_33_12.span4_vert_b_0
 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 5)  (0 181)  (0 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 185)  (0 185)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_4_11

 (3 5)  (183 181)  (183 181)  routing T_4_11.sp12_h_l_23 <X> T_4_11.sp12_h_r_0


LogicTile_6_11

 (3 5)  (291 181)  (291 181)  routing T_6_11.sp12_h_l_23 <X> T_6_11.sp12_h_r_0


LogicTile_14_11

 (2 12)  (710 188)  (710 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_11

 (12 15)  (886 191)  (886 191)  routing T_17_11.sp4_h_l_46 <X> T_17_11.sp4_v_t_46


LogicTile_18_11

 (3 7)  (931 183)  (931 183)  routing T_18_11.sp12_h_l_23 <X> T_18_11.sp12_v_t_23


LogicTile_20_11

 (0 2)  (1036 178)  (1036 178)  routing T_20_11.glb_netwk_6 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 178)  (1037 178)  routing T_20_11.glb_netwk_6 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 178)  (1038 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 4)  (1068 180)  (1068 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 180)  (1069 180)  routing T_20_11.lc_trk_g3_0 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 180)  (1070 180)  routing T_20_11.lc_trk_g3_0 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 180)  (1072 180)  LC_2 Logic Functioning bit
 (37 4)  (1073 180)  (1073 180)  LC_2 Logic Functioning bit
 (38 4)  (1074 180)  (1074 180)  LC_2 Logic Functioning bit
 (39 4)  (1075 180)  (1075 180)  LC_2 Logic Functioning bit
 (45 4)  (1081 180)  (1081 180)  LC_2 Logic Functioning bit
 (36 5)  (1072 181)  (1072 181)  LC_2 Logic Functioning bit
 (37 5)  (1073 181)  (1073 181)  LC_2 Logic Functioning bit
 (38 5)  (1074 181)  (1074 181)  LC_2 Logic Functioning bit
 (39 5)  (1075 181)  (1075 181)  LC_2 Logic Functioning bit
 (44 5)  (1080 181)  (1080 181)  LC_2 Logic Functioning bit
 (46 5)  (1082 181)  (1082 181)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 12)  (1050 188)  (1050 188)  routing T_20_11.sp4_v_b_24 <X> T_20_11.lc_trk_g3_0
 (16 13)  (1052 189)  (1052 189)  routing T_20_11.sp4_v_b_24 <X> T_20_11.lc_trk_g3_0
 (17 13)  (1053 189)  (1053 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (0 14)  (1036 190)  (1036 190)  routing T_20_11.glb_netwk_4 <X> T_20_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 190)  (1037 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_24_11

 (9 8)  (1261 184)  (1261 184)  routing T_24_11.sp4_h_l_41 <X> T_24_11.sp4_h_r_7
 (10 8)  (1262 184)  (1262 184)  routing T_24_11.sp4_h_l_41 <X> T_24_11.sp4_h_r_7


LogicTile_28_11

 (8 1)  (1464 177)  (1464 177)  routing T_28_11.sp4_h_l_42 <X> T_28_11.sp4_v_b_1
 (9 1)  (1465 177)  (1465 177)  routing T_28_11.sp4_h_l_42 <X> T_28_11.sp4_v_b_1
 (10 1)  (1466 177)  (1466 177)  routing T_28_11.sp4_h_l_42 <X> T_28_11.sp4_v_b_1


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_16_10

 (6 4)  (822 164)  (822 164)  routing T_16_10.sp4_v_t_37 <X> T_16_10.sp4_v_b_3
 (5 5)  (821 165)  (821 165)  routing T_16_10.sp4_v_t_37 <X> T_16_10.sp4_v_b_3
 (4 13)  (820 173)  (820 173)  routing T_16_10.sp4_v_t_41 <X> T_16_10.sp4_h_r_9


LogicTile_19_10

 (0 2)  (982 162)  (982 162)  routing T_19_10.glb_netwk_6 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (1 2)  (983 162)  (983 162)  routing T_19_10.glb_netwk_6 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (2 2)  (984 162)  (984 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 10)  (996 170)  (996 170)  routing T_19_10.sp4_h_r_44 <X> T_19_10.lc_trk_g2_4
 (31 10)  (1013 170)  (1013 170)  routing T_19_10.lc_trk_g2_4 <X> T_19_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 170)  (1014 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 170)  (1015 170)  routing T_19_10.lc_trk_g2_4 <X> T_19_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 170)  (1018 170)  LC_5 Logic Functioning bit
 (37 10)  (1019 170)  (1019 170)  LC_5 Logic Functioning bit
 (38 10)  (1020 170)  (1020 170)  LC_5 Logic Functioning bit
 (39 10)  (1021 170)  (1021 170)  LC_5 Logic Functioning bit
 (45 10)  (1027 170)  (1027 170)  LC_5 Logic Functioning bit
 (53 10)  (1035 170)  (1035 170)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (996 171)  (996 171)  routing T_19_10.sp4_h_r_44 <X> T_19_10.lc_trk_g2_4
 (15 11)  (997 171)  (997 171)  routing T_19_10.sp4_h_r_44 <X> T_19_10.lc_trk_g2_4
 (16 11)  (998 171)  (998 171)  routing T_19_10.sp4_h_r_44 <X> T_19_10.lc_trk_g2_4
 (17 11)  (999 171)  (999 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (36 11)  (1018 171)  (1018 171)  LC_5 Logic Functioning bit
 (37 11)  (1019 171)  (1019 171)  LC_5 Logic Functioning bit
 (38 11)  (1020 171)  (1020 171)  LC_5 Logic Functioning bit
 (39 11)  (1021 171)  (1021 171)  LC_5 Logic Functioning bit
 (44 11)  (1026 171)  (1026 171)  LC_5 Logic Functioning bit
 (0 14)  (982 174)  (982 174)  routing T_19_10.glb_netwk_4 <X> T_19_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 174)  (983 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (4 8)  (1730 168)  (1730 168)  routing T_33_10.span4_vert_b_8 <X> T_33_10.lc_trk_g1_0
 (5 9)  (1731 169)  (1731 169)  routing T_33_10.span4_vert_b_8 <X> T_33_10.lc_trk_g1_0
 (7 9)  (1733 169)  (1733 169)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_0 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9

 (7 13)  (499 157)  (499 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9

 (7 8)  (553 152)  (553 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_12_9

 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9



LogicTile_17_9

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (9 11)  (883 155)  (883 155)  routing T_17_9.sp4_v_b_7 <X> T_17_9.sp4_v_t_42
 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (881 158)  (881 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (3 4)  (931 148)  (931 148)  routing T_18_9.sp12_v_t_23 <X> T_18_9.sp12_h_r_0
 (7 8)  (935 152)  (935 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (7 8)  (989 152)  (989 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1043 158)  (1043 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_9

 (7 10)  (1097 154)  (1097 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1097 157)  (1097 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1097 158)  (1097 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9

 (2 8)  (1350 152)  (1350 152)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_27_9



LogicTile_28_9



LogicTile_29_9

 (5 0)  (1515 144)  (1515 144)  routing T_29_9.sp4_h_l_44 <X> T_29_9.sp4_h_r_0
 (4 1)  (1514 145)  (1514 145)  routing T_29_9.sp4_h_l_44 <X> T_29_9.sp4_h_r_0


LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 151)  (1739 151)  routing T_33_9.span4_horz_37 <X> T_33_9.span4_vert_b_2
 (14 13)  (1740 157)  (1740 157)  routing T_33_9.span4_vert_t_15 <X> T_33_9.span4_vert_b_3


IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8

 (7 15)  (349 143)  (349 143)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8

 (6 4)  (552 132)  (552 132)  routing T_11_8.sp4_v_t_37 <X> T_11_8.sp4_v_b_3
 (5 5)  (551 133)  (551 133)  routing T_11_8.sp4_v_t_37 <X> T_11_8.sp4_v_b_3


LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8

 (3 0)  (765 128)  (765 128)  routing T_15_8.sp12_v_t_23 <X> T_15_8.sp12_v_b_0


LogicTile_16_8



LogicTile_17_8

 (3 12)  (877 140)  (877 140)  routing T_17_8.sp12_v_t_22 <X> T_17_8.sp12_h_r_1
 (8 13)  (882 141)  (882 141)  routing T_17_8.sp4_v_t_42 <X> T_17_8.sp4_v_b_10
 (10 13)  (884 141)  (884 141)  routing T_17_8.sp4_v_t_42 <X> T_17_8.sp4_v_b_10
 (11 14)  (885 142)  (885 142)  routing T_17_8.sp4_v_b_8 <X> T_17_8.sp4_v_t_46
 (12 15)  (886 143)  (886 143)  routing T_17_8.sp4_v_b_8 <X> T_17_8.sp4_v_t_46


LogicTile_18_8



LogicTile_19_8

 (3 4)  (985 132)  (985 132)  routing T_19_8.sp12_v_t_23 <X> T_19_8.sp12_h_r_0


LogicTile_20_8

 (13 9)  (1049 137)  (1049 137)  routing T_20_8.sp4_v_t_38 <X> T_20_8.sp4_h_r_8


LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8

 (11 0)  (1263 128)  (1263 128)  routing T_24_8.sp4_h_l_45 <X> T_24_8.sp4_v_b_2
 (13 0)  (1265 128)  (1265 128)  routing T_24_8.sp4_h_l_45 <X> T_24_8.sp4_v_b_2
 (12 1)  (1264 129)  (1264 129)  routing T_24_8.sp4_h_l_45 <X> T_24_8.sp4_v_b_2


RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8

 (2 14)  (1458 142)  (1458 142)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_8

 (2 12)  (1512 140)  (1512 140)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_30_8



LogicTile_31_8

 (4 9)  (1622 137)  (1622 137)  routing T_31_8.sp4_h_l_47 <X> T_31_8.sp4_h_r_6
 (6 9)  (1624 137)  (1624 137)  routing T_31_8.sp4_h_l_47 <X> T_31_8.sp4_h_r_6


LogicTile_32_8

 (8 8)  (1680 136)  (1680 136)  routing T_32_8.sp4_h_l_46 <X> T_32_8.sp4_h_r_7
 (10 8)  (1682 136)  (1682 136)  routing T_32_8.sp4_h_l_46 <X> T_32_8.sp4_h_r_7


IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 131)  (1739 131)  routing T_33_8.span4_horz_7 <X> T_33_8.span4_vert_b_1
 (14 3)  (1740 131)  (1740 131)  routing T_33_8.span4_horz_7 <X> T_33_8.span4_vert_b_1
 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 141)  (1739 141)  routing T_33_8.span4_horz_19 <X> T_33_8.span4_vert_b_3
 (14 13)  (1740 141)  (1740 141)  routing T_33_8.span4_horz_19 <X> T_33_8.span4_vert_b_3


IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_7_7

 (31 2)  (373 114)  (373 114)  routing T_7_7.lc_trk_g0_4 <X> T_7_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 114)  (374 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (382 114)  (382 114)  LC_1 Logic Functioning bit
 (41 2)  (383 114)  (383 114)  LC_1 Logic Functioning bit
 (42 2)  (384 114)  (384 114)  LC_1 Logic Functioning bit
 (43 2)  (385 114)  (385 114)  LC_1 Logic Functioning bit
 (53 2)  (395 114)  (395 114)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (17 3)  (359 115)  (359 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (40 3)  (382 115)  (382 115)  LC_1 Logic Functioning bit
 (41 3)  (383 115)  (383 115)  LC_1 Logic Functioning bit
 (42 3)  (384 115)  (384 115)  LC_1 Logic Functioning bit
 (43 3)  (385 115)  (385 115)  LC_1 Logic Functioning bit
 (0 6)  (342 118)  (342 118)  routing T_7_7.glb_netwk_6 <X> T_7_7.glb2local_0
 (1 6)  (343 118)  (343 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (3 6)  (345 118)  (345 118)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_v_t_23
 (1 7)  (343 119)  (343 119)  routing T_7_7.glb_netwk_6 <X> T_7_7.glb2local_0


LogicTile_12_7

 (19 10)  (619 122)  (619 122)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_16_7

 (36 8)  (852 120)  (852 120)  LC_4 Logic Functioning bit
 (37 8)  (853 120)  (853 120)  LC_4 Logic Functioning bit
 (38 8)  (854 120)  (854 120)  LC_4 Logic Functioning bit
 (39 8)  (855 120)  (855 120)  LC_4 Logic Functioning bit
 (40 8)  (856 120)  (856 120)  LC_4 Logic Functioning bit
 (41 8)  (857 120)  (857 120)  LC_4 Logic Functioning bit
 (42 8)  (858 120)  (858 120)  LC_4 Logic Functioning bit
 (43 8)  (859 120)  (859 120)  LC_4 Logic Functioning bit
 (48 8)  (864 120)  (864 120)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (36 9)  (852 121)  (852 121)  LC_4 Logic Functioning bit
 (37 9)  (853 121)  (853 121)  LC_4 Logic Functioning bit
 (38 9)  (854 121)  (854 121)  LC_4 Logic Functioning bit
 (39 9)  (855 121)  (855 121)  LC_4 Logic Functioning bit
 (40 9)  (856 121)  (856 121)  LC_4 Logic Functioning bit
 (41 9)  (857 121)  (857 121)  LC_4 Logic Functioning bit
 (42 9)  (858 121)  (858 121)  LC_4 Logic Functioning bit
 (43 9)  (859 121)  (859 121)  LC_4 Logic Functioning bit


LogicTile_17_7

 (3 12)  (877 124)  (877 124)  routing T_17_7.sp12_v_t_22 <X> T_17_7.sp12_h_r_1


LogicTile_20_7

 (3 1)  (1039 113)  (1039 113)  routing T_20_7.sp12_h_l_23 <X> T_20_7.sp12_v_b_0
 (19 9)  (1055 121)  (1055 121)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (3 12)  (1039 124)  (1039 124)  routing T_20_7.sp12_v_t_22 <X> T_20_7.sp12_h_r_1


LogicTile_22_7

 (1 3)  (1145 115)  (1145 115)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


RAM_Tile_25_7

 (8 5)  (1314 117)  (1314 117)  routing T_25_7.sp4_h_l_41 <X> T_25_7.sp4_v_b_4
 (9 5)  (1315 117)  (1315 117)  routing T_25_7.sp4_h_l_41 <X> T_25_7.sp4_v_b_4


LogicTile_28_7

 (8 5)  (1464 117)  (1464 117)  routing T_28_7.sp4_v_t_36 <X> T_28_7.sp4_v_b_4
 (10 5)  (1466 117)  (1466 117)  routing T_28_7.sp4_v_t_36 <X> T_28_7.sp4_v_b_4


LogicTile_32_7

 (3 9)  (1675 121)  (1675 121)  routing T_32_7.sp12_h_l_22 <X> T_32_7.sp12_v_b_1


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 105)  (1 105)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_4_6

 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0


LogicTile_10_6

 (3 7)  (495 103)  (495 103)  routing T_10_6.sp12_h_l_23 <X> T_10_6.sp12_v_t_23


LogicTile_13_6

 (3 12)  (657 108)  (657 108)  routing T_13_6.sp12_v_t_22 <X> T_13_6.sp12_h_r_1


LogicTile_16_6

 (3 7)  (819 103)  (819 103)  routing T_16_6.sp12_h_l_23 <X> T_16_6.sp12_v_t_23
 (6 8)  (822 104)  (822 104)  routing T_16_6.sp4_v_t_38 <X> T_16_6.sp4_v_b_6
 (5 9)  (821 105)  (821 105)  routing T_16_6.sp4_v_t_38 <X> T_16_6.sp4_v_b_6


RAM_Tile_25_6

 (3 13)  (1309 109)  (1309 109)  routing T_25_6.sp12_h_l_22 <X> T_25_6.sp12_h_r_1


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (5 14)  (1731 110)  (1731 110)  routing T_33_6.span4_vert_b_15 <X> T_33_6.lc_trk_g1_7
 (7 14)  (1733 110)  (1733 110)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 110)  (1734 110)  routing T_33_6.span4_vert_b_15 <X> T_33_6.lc_trk_g1_7
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit
 (6 15)  (1732 111)  (1732 111)  routing T_33_6.span12_horz_14 <X> T_33_6.lc_trk_g1_6
 (7 15)  (1733 111)  (1733 111)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 82)  (0 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 89)  (0 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_4_5

 (3 4)  (183 84)  (183 84)  routing T_4_5.sp12_v_t_23 <X> T_4_5.sp12_h_r_0


LogicTile_6_5

 (3 5)  (291 85)  (291 85)  routing T_6_5.sp12_h_l_23 <X> T_6_5.sp12_h_r_0


RAM_Tile_8_5

 (3 5)  (399 85)  (399 85)  routing T_8_5.sp12_h_l_23 <X> T_8_5.sp12_h_r_0


LogicTile_10_5

 (2 4)  (494 84)  (494 84)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_5

 (8 9)  (662 89)  (662 89)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_7
 (9 9)  (663 89)  (663 89)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_7


LogicTile_14_5

 (2 4)  (710 84)  (710 84)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_15_5

 (3 0)  (765 80)  (765 80)  routing T_15_5.sp12_v_t_23 <X> T_15_5.sp12_v_b_0


LogicTile_17_5

 (8 11)  (882 91)  (882 91)  routing T_17_5.sp4_h_l_42 <X> T_17_5.sp4_v_t_42


LogicTile_18_5

 (3 7)  (931 87)  (931 87)  routing T_18_5.sp12_h_l_23 <X> T_18_5.sp12_v_t_23


LogicTile_32_5

 (19 3)  (1691 83)  (1691 83)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_5 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g1_5 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 86)  (1731 86)  routing T_33_5.span4_vert_b_15 <X> T_33_5.lc_trk_g0_7
 (7 6)  (1733 86)  (1733 86)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 86)  (1734 86)  routing T_33_5.span4_vert_b_15 <X> T_33_5.lc_trk_g0_7
 (14 7)  (1740 87)  (1740 87)  routing T_33_5.span4_vert_t_14 <X> T_33_5.span4_vert_b_2
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 92)  (1731 92)  routing T_33_5.span4_vert_b_13 <X> T_33_5.lc_trk_g1_5
 (7 12)  (1733 92)  (1733 92)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 92)  (1734 92)  routing T_33_5.span4_vert_b_13 <X> T_33_5.lc_trk_g1_5
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 65)  (0 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_4_4

 (5 9)  (185 73)  (185 73)  routing T_4_4.sp4_h_r_6 <X> T_4_4.sp4_v_b_6


LogicTile_6_4

 (3 5)  (291 69)  (291 69)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_h_r_0


RAM_Tile_8_4

 (5 10)  (401 74)  (401 74)  routing T_8_4.sp4_v_t_43 <X> T_8_4.sp4_h_l_43
 (6 11)  (402 75)  (402 75)  routing T_8_4.sp4_v_t_43 <X> T_8_4.sp4_h_l_43
 (8 13)  (404 77)  (404 77)  routing T_8_4.sp4_h_r_10 <X> T_8_4.sp4_v_b_10


LogicTile_11_4

 (6 8)  (552 72)  (552 72)  routing T_11_4.sp4_v_t_38 <X> T_11_4.sp4_v_b_6
 (5 9)  (551 73)  (551 73)  routing T_11_4.sp4_v_t_38 <X> T_11_4.sp4_v_b_6


LogicTile_12_4

 (3 7)  (603 71)  (603 71)  routing T_12_4.sp12_h_l_23 <X> T_12_4.sp12_v_t_23
 (8 14)  (608 78)  (608 78)  routing T_12_4.sp4_v_t_47 <X> T_12_4.sp4_h_l_47
 (9 14)  (609 78)  (609 78)  routing T_12_4.sp4_v_t_47 <X> T_12_4.sp4_h_l_47


LogicTile_13_4

 (3 4)  (657 68)  (657 68)  routing T_13_4.sp12_v_t_23 <X> T_13_4.sp12_h_r_0


LogicTile_17_4

 (8 1)  (882 65)  (882 65)  routing T_17_4.sp4_v_t_47 <X> T_17_4.sp4_v_b_1
 (10 1)  (884 65)  (884 65)  routing T_17_4.sp4_v_t_47 <X> T_17_4.sp4_v_b_1
 (11 10)  (885 74)  (885 74)  routing T_17_4.sp4_v_b_5 <X> T_17_4.sp4_v_t_45
 (12 11)  (886 75)  (886 75)  routing T_17_4.sp4_v_b_5 <X> T_17_4.sp4_v_t_45


LogicTile_18_4

 (3 7)  (931 71)  (931 71)  routing T_18_4.sp12_h_l_23 <X> T_18_4.sp12_v_t_23


LogicTile_20_4

 (6 0)  (1042 64)  (1042 64)  routing T_20_4.sp4_v_t_44 <X> T_20_4.sp4_v_b_0
 (5 1)  (1041 65)  (1041 65)  routing T_20_4.sp4_v_t_44 <X> T_20_4.sp4_v_b_0


LogicTile_24_4

 (11 4)  (1263 68)  (1263 68)  routing T_24_4.sp4_v_t_39 <X> T_24_4.sp4_v_b_5
 (12 5)  (1264 69)  (1264 69)  routing T_24_4.sp4_v_t_39 <X> T_24_4.sp4_v_b_5


RAM_Tile_25_4

 (3 5)  (1309 69)  (1309 69)  routing T_25_4.sp12_h_l_23 <X> T_25_4.sp12_h_r_0


LogicTile_27_4

 (3 12)  (1405 76)  (1405 76)  routing T_27_4.sp12_v_t_22 <X> T_27_4.sp12_h_r_1


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 74)  (1738 74)  routing T_33_4.lc_trk_g1_2 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (6 11)  (1732 75)  (1732 75)  routing T_33_4.span12_horz_10 <X> T_33_4.lc_trk_g1_2
 (7 11)  (1733 75)  (1733 75)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_10 lc_trk_g1_2
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g1_2 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (6 14)  (1732 78)  (1732 78)  routing T_33_4.span12_horz_15 <X> T_33_4.lc_trk_g1_7
 (7 14)  (1733 78)  (1733 78)  Enable bit of Mux _local_links/g1_mux_7 => span12_horz_15 lc_trk_g1_7
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



RAM_Tile_25_3

 (4 0)  (1310 48)  (1310 48)  routing T_25_3.sp4_v_t_41 <X> T_25_3.sp4_v_b_0
 (6 0)  (1312 48)  (1312 48)  routing T_25_3.sp4_v_t_41 <X> T_25_3.sp4_v_b_0


LogicTile_27_3

 (3 4)  (1405 52)  (1405 52)  routing T_27_3.sp12_v_t_23 <X> T_27_3.sp12_h_r_0


LogicTile_28_3

 (4 0)  (1460 48)  (1460 48)  routing T_28_3.sp4_v_t_41 <X> T_28_3.sp4_v_b_0
 (6 0)  (1462 48)  (1462 48)  routing T_28_3.sp4_v_t_41 <X> T_28_3.sp4_v_b_0


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (6 2)  (1732 50)  (1732 50)  routing T_33_3.span12_horz_11 <X> T_33_3.lc_trk_g0_3
 (7 2)  (1733 50)  (1733 50)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_11 lc_trk_g0_3
 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_3 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_16_2

 (4 8)  (820 40)  (820 40)  routing T_16_2.sp4_v_t_43 <X> T_16_2.sp4_v_b_6


LogicTile_32_2

 (5 4)  (1677 36)  (1677 36)  routing T_32_2.sp4_v_t_38 <X> T_32_2.sp4_h_r_3


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (6 2)  (1732 34)  (1732 34)  routing T_33_2.span4_horz_3 <X> T_33_2.lc_trk_g0_3
 (7 2)  (1733 34)  (1733 34)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_3 lc_trk_g0_3
 (8 2)  (1734 34)  (1734 34)  routing T_33_2.span4_horz_3 <X> T_33_2.lc_trk_g0_3
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g0_6 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g0_6 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (4 6)  (1730 38)  (1730 38)  routing T_33_2.span4_vert_b_14 <X> T_33_2.lc_trk_g0_6
 (5 7)  (1731 39)  (1731 39)  routing T_33_2.span4_vert_b_14 <X> T_33_2.lc_trk_g0_6
 (7 7)  (1733 39)  (1733 39)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g0_3 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_13_1

 (4 4)  (658 20)  (658 20)  routing T_13_1.sp4_v_t_42 <X> T_13_1.sp4_v_b_3
 (6 4)  (660 20)  (660 20)  routing T_13_1.sp4_v_t_42 <X> T_13_1.sp4_v_b_3


LogicTile_15_1

 (19 6)  (781 22)  (781 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (3 12)  (765 28)  (765 28)  routing T_15_1.sp12_v_t_22 <X> T_15_1.sp12_h_r_1


LogicTile_16_1

 (3 12)  (819 28)  (819 28)  routing T_16_1.sp12_v_t_22 <X> T_16_1.sp12_h_r_1


LogicTile_17_1

 (3 12)  (877 28)  (877 28)  routing T_17_1.sp12_v_t_22 <X> T_17_1.sp12_h_r_1


LogicTile_21_1

 (1 3)  (1091 19)  (1091 19)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_24_1

 (8 13)  (1260 29)  (1260 29)  routing T_24_1.sp4_h_l_41 <X> T_24_1.sp4_v_b_10
 (9 13)  (1261 29)  (1261 29)  routing T_24_1.sp4_h_l_41 <X> T_24_1.sp4_v_b_10
 (10 13)  (1262 29)  (1262 29)  routing T_24_1.sp4_h_l_41 <X> T_24_1.sp4_v_b_10


LogicTile_27_1

 (3 13)  (1405 29)  (1405 29)  routing T_27_1.sp12_h_l_22 <X> T_27_1.sp12_h_r_1


LogicTile_29_1

 (3 13)  (1513 29)  (1513 29)  routing T_29_1.sp12_h_l_22 <X> T_29_1.sp12_h_r_1


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g0_6 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g0_6 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (4 6)  (1730 22)  (1730 22)  routing T_33_1.span12_horz_6 <X> T_33_1.lc_trk_g0_6
 (4 7)  (1730 23)  (1730 23)  routing T_33_1.span12_horz_6 <X> T_33_1.lc_trk_g0_6
 (5 7)  (1731 23)  (1731 23)  routing T_33_1.span12_horz_6 <X> T_33_1.lc_trk_g0_6
 (7 7)  (1733 23)  (1733 23)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_6 lc_trk_g0_6
 (12 10)  (1738 26)  (1738 26)  routing T_33_1.lc_trk_g1_2 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (6 11)  (1732 27)  (1732 27)  routing T_33_1.span12_horz_10 <X> T_33_1.lc_trk_g1_2
 (7 11)  (1733 27)  (1733 27)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_10 lc_trk_g1_2
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g1_2 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (5 2)  (197 12)  (197 12)  routing T_4_0.span4_vert_43 <X> T_4_0.lc_trk_g0_3
 (6 2)  (198 12)  (198 12)  routing T_4_0.span4_vert_43 <X> T_4_0.lc_trk_g0_3
 (7 2)  (199 12)  (199 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (200 12)  (200 12)  routing T_4_0.span4_vert_43 <X> T_4_0.lc_trk_g0_3
 (8 3)  (200 13)  (200 13)  routing T_4_0.span4_vert_43 <X> T_4_0.lc_trk_g0_3
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g0_3 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0



IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (17 9)  (347 6)  (347 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (12 4)  (430 11)  (430 11)  routing T_8_0.lc_trk_g1_7 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (431 11)  (431 11)  routing T_8_0.lc_trk_g1_7 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (12 5)  (430 10)  (430 10)  routing T_8_0.lc_trk_g1_7 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (5 14)  (413 0)  (413 0)  routing T_8_0.span4_vert_47 <X> T_8_0.lc_trk_g1_7
 (6 14)  (414 0)  (414 0)  routing T_8_0.span4_vert_47 <X> T_8_0.lc_trk_g1_7
 (7 14)  (415 0)  (415 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_47 lc_trk_g1_7
 (8 14)  (416 0)  (416 0)  routing T_8_0.span4_vert_47 <X> T_8_0.lc_trk_g1_7
 (8 15)  (416 1)  (416 1)  routing T_8_0.span4_vert_47 <X> T_8_0.lc_trk_g1_7


IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (563 12)  (563 12)  routing T_11_0.span4_vert_43 <X> T_11_0.lc_trk_g0_3
 (6 2)  (564 12)  (564 12)  routing T_11_0.span4_vert_43 <X> T_11_0.lc_trk_g0_3
 (7 2)  (565 12)  (565 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (566 12)  (566 12)  routing T_11_0.span4_vert_43 <X> T_11_0.lc_trk_g0_3
 (8 3)  (566 13)  (566 13)  routing T_11_0.span4_vert_43 <X> T_11_0.lc_trk_g0_3
 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (12 11)  (580 5)  (580 5)  routing T_11_0.lc_trk_g0_3 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (13 4)  (635 11)  (635 11)  routing T_12_0.lc_trk_g0_6 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (12 5)  (634 10)  (634 10)  routing T_12_0.lc_trk_g0_6 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (5 6)  (617 8)  (617 8)  routing T_12_0.span4_horz_r_7 <X> T_12_0.lc_trk_g0_7
 (7 6)  (619 8)  (619 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (4 7)  (616 9)  (616 9)  routing T_12_0.span12_vert_22 <X> T_12_0.lc_trk_g0_6
 (6 7)  (618 9)  (618 9)  routing T_12_0.span12_vert_22 <X> T_12_0.lc_trk_g0_6
 (7 7)  (619 9)  (619 9)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_22 lc_trk_g0_6
 (8 7)  (620 9)  (620 9)  routing T_12_0.span4_horz_r_7 <X> T_12_0.lc_trk_g0_7
 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (6 2)  (672 12)  (672 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (7 2)  (673 12)  (673 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (674 12)  (674 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (14 4)  (690 11)  (690 11)  routing T_13_0.lc_trk_g0_3 <X> T_13_0.fabout
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0



IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (6 9)  (780 6)  (780 6)  routing T_15_0.span12_vert_8 <X> T_15_0.lc_trk_g1_0
 (7 9)  (781 6)  (781 6)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_8 lc_trk_g1_0
 (12 10)  (796 4)  (796 4)  routing T_15_0.lc_trk_g1_0 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (795 3)  (795 3)  routing T_15_0.span4_vert_19 <X> T_15_0.span4_horz_l_15
 (12 12)  (796 3)  (796 3)  routing T_15_0.span4_vert_19 <X> T_15_0.span4_horz_l_15
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (12 4)  (850 11)  (850 11)  routing T_16_0.lc_trk_g1_3 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g1_3 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (5 10)  (833 4)  (833 4)  routing T_16_0.span4_vert_19 <X> T_16_0.lc_trk_g1_3
 (6 10)  (834 4)  (834 4)  routing T_16_0.span4_vert_19 <X> T_16_0.lc_trk_g1_3
 (7 10)  (835 4)  (835 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (0 3)  (897 13)  (897 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (4 4)  (890 11)  (890 11)  routing T_17_0.span4_vert_36 <X> T_17_0.lc_trk_g0_4
 (13 4)  (909 11)  (909 11)  routing T_17_0.lc_trk_g0_4 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (5 5)  (891 10)  (891 10)  routing T_17_0.span4_vert_36 <X> T_17_0.lc_trk_g0_4
 (6 5)  (892 10)  (892 10)  routing T_17_0.span4_vert_36 <X> T_17_0.lc_trk_g0_4
 (7 5)  (893 10)  (893 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_36 lc_trk_g0_4
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_4 <X> T_20_0.fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g1_4 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (13 7)  (1071 9)  (1071 9)  routing T_20_0.span4_vert_37 <X> T_20_0.span4_horz_r_2
 (6 13)  (1054 2)  (1054 2)  routing T_20_0.span12_vert_12 <X> T_20_0.lc_trk_g1_4
 (7 13)  (1055 2)  (1055 2)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_12 lc_trk_g1_4


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (4 10)  (1160 4)  (1160 4)  routing T_22_0.span4_horz_r_10 <X> T_22_0.lc_trk_g1_2
 (12 10)  (1178 4)  (1178 4)  routing T_22_0.lc_trk_g1_2 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (5 11)  (1161 5)  (1161 5)  routing T_22_0.span4_horz_r_10 <X> T_22_0.lc_trk_g1_2
 (7 11)  (1163 5)  (1163 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g1_2 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (4 2)  (1268 12)  (1268 12)  routing T_24_0.span4_vert_10 <X> T_24_0.lc_trk_g0_2
 (4 3)  (1268 13)  (1268 13)  routing T_24_0.span4_vert_10 <X> T_24_0.lc_trk_g0_2
 (6 3)  (1270 13)  (1270 13)  routing T_24_0.span4_vert_10 <X> T_24_0.lc_trk_g0_2
 (7 3)  (1271 13)  (1271 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g0_2 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (4 8)  (1268 7)  (1268 7)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g1_0
 (4 9)  (1268 6)  (1268 6)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g1_0
 (5 9)  (1269 6)  (1269 6)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g1_0
 (6 9)  (1270 6)  (1270 6)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g1_0
 (7 9)  (1271 6)  (1271 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_40 lc_trk_g1_0
 (12 10)  (1286 4)  (1286 4)  routing T_24_0.lc_trk_g1_0 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (4 1)  (1322 14)  (1322 14)  routing T_25_0.span4_vert_24 <X> T_25_0.lc_trk_g0_0
 (5 1)  (1323 14)  (1323 14)  routing T_25_0.span4_vert_24 <X> T_25_0.lc_trk_g0_0
 (6 1)  (1324 14)  (1324 14)  routing T_25_0.span4_vert_24 <X> T_25_0.lc_trk_g0_0
 (7 1)  (1325 14)  (1325 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_24 lc_trk_g0_0
 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (4 1)  (1472 14)  (1472 14)  routing T_28_0.span4_vert_24 <X> T_28_0.lc_trk_g0_0
 (5 1)  (1473 14)  (1473 14)  routing T_28_0.span4_vert_24 <X> T_28_0.lc_trk_g0_0
 (6 1)  (1474 14)  (1474 14)  routing T_28_0.span4_vert_24 <X> T_28_0.lc_trk_g0_0
 (7 1)  (1475 14)  (1475 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_24 lc_trk_g0_0
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0



IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


