
lab7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a58  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08002c3c  08002c3c  00012c3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002cb0  08002cb0  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002cb0  08002cb0  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002cb0  08002cb0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002cb0  08002cb0  00012cb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002cb4  08002cb4  00012cb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002cb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004a0  20000070  08002d28  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000510  08002d28  00020510  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006b1e  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000016a9  00000000  00000000  00026bb7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000006e0  00000000  00000000  00028260  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000630  00000000  00000000  00028940  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015001  00000000  00000000  00028f70  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000066b8  00000000  00000000  0003df71  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007927d  00000000  00000000  00044629  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000bd8a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d74  00000000  00000000  000bd924  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000070 	.word	0x20000070
 8000200:	00000000 	.word	0x00000000
 8000204:	08002c24 	.word	0x08002c24

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000074 	.word	0x20000074
 8000220:	08002c24 	.word	0x08002c24

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr

08000234 <HAL_WWDG_EarlyWakeupCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void HAL_WWDG_EarlyWakeupCallback(WWDG_HandleTypeDef *hwwdg){
 8000234:	b580      	push	{r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
	if (restart_flag == 0) {
 800023c:	4b05      	ldr	r3, [pc, #20]	; (8000254 <HAL_WWDG_EarlyWakeupCallback+0x20>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	2b00      	cmp	r3, #0
 8000242:	d102      	bne.n	800024a <HAL_WWDG_EarlyWakeupCallback+0x16>
		HAL_WWDG_Refresh(hwwdg);
 8000244:	6878      	ldr	r0, [r7, #4]
 8000246:	f002 f87b 	bl	8002340 <HAL_WWDG_Refresh>
	}
}
 800024a:	bf00      	nop
 800024c:	3708      	adds	r7, #8
 800024e:	46bd      	mov	sp, r7
 8000250:	bd80      	pop	{r7, pc}
 8000252:	bf00      	nop
 8000254:	2000008c 	.word	0x2000008c

08000258 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000258:	b580      	push	{r7, lr}
 800025a:	b082      	sub	sp, #8
 800025c:	af00      	add	r7, sp, #0
 800025e:	4603      	mov	r3, r0
 8000260:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin) {
 8000262:	88fb      	ldrh	r3, [r7, #6]
 8000264:	2b20      	cmp	r3, #32
 8000266:	d014      	beq.n	8000292 <HAL_GPIO_EXTI_Callback+0x3a>
 8000268:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800026c:	d000      	beq.n	8000270 <HAL_GPIO_EXTI_Callback+0x18>
			restart_flag = 1;

		}
		break;
	default:
		break;
 800026e:	e023      	b.n	80002b8 <HAL_GPIO_EXTI_Callback+0x60>
		if (HAL_GPIO_ReadPin(KEY0_GPIO_Port, KEY1_Pin) == GPIO_PIN_RESET) {
 8000270:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000274:	4812      	ldr	r0, [pc, #72]	; (80002c0 <HAL_GPIO_EXTI_Callback+0x68>)
 8000276:	f000 ff37 	bl	80010e8 <HAL_GPIO_ReadPin>
 800027a:	4603      	mov	r3, r0
 800027c:	2b00      	cmp	r3, #0
 800027e:	d118      	bne.n	80002b2 <HAL_GPIO_EXTI_Callback+0x5a>
			HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 8000280:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000284:	480f      	ldr	r0, [pc, #60]	; (80002c4 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000286:	f000 ff5e 	bl	8001146 <HAL_GPIO_TogglePin>
			restart_flag = 1;
 800028a:	4b0f      	ldr	r3, [pc, #60]	; (80002c8 <HAL_GPIO_EXTI_Callback+0x70>)
 800028c:	2201      	movs	r2, #1
 800028e:	601a      	str	r2, [r3, #0]
		break;
 8000290:	e00f      	b.n	80002b2 <HAL_GPIO_EXTI_Callback+0x5a>
		if (HAL_GPIO_ReadPin(KEY0_GPIO_Port, KEY0_Pin) == GPIO_PIN_RESET) {
 8000292:	2120      	movs	r1, #32
 8000294:	480a      	ldr	r0, [pc, #40]	; (80002c0 <HAL_GPIO_EXTI_Callback+0x68>)
 8000296:	f000 ff27 	bl	80010e8 <HAL_GPIO_ReadPin>
 800029a:	4603      	mov	r3, r0
 800029c:	2b00      	cmp	r3, #0
 800029e:	d10a      	bne.n	80002b6 <HAL_GPIO_EXTI_Callback+0x5e>
			HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 80002a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002a4:	4807      	ldr	r0, [pc, #28]	; (80002c4 <HAL_GPIO_EXTI_Callback+0x6c>)
 80002a6:	f000 ff4e 	bl	8001146 <HAL_GPIO_TogglePin>
			restart_flag = 1;
 80002aa:	4b07      	ldr	r3, [pc, #28]	; (80002c8 <HAL_GPIO_EXTI_Callback+0x70>)
 80002ac:	2201      	movs	r2, #1
 80002ae:	601a      	str	r2, [r3, #0]
		break;
 80002b0:	e001      	b.n	80002b6 <HAL_GPIO_EXTI_Callback+0x5e>
		break;
 80002b2:	bf00      	nop
 80002b4:	e000      	b.n	80002b8 <HAL_GPIO_EXTI_Callback+0x60>
		break;
 80002b6:	bf00      	nop
	}
}
 80002b8:	bf00      	nop
 80002ba:	3708      	adds	r7, #8
 80002bc:	46bd      	mov	sp, r7
 80002be:	bd80      	pop	{r7, pc}
 80002c0:	40011000 	.word	0x40011000
 80002c4:	40010800 	.word	0x40010800
 80002c8:	2000008c 	.word	0x2000008c

080002cc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b082      	sub	sp, #8
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	4a16      	ldr	r2, [pc, #88]	; (8000334 <HAL_UART_RxCpltCallback+0x68>)
 80002da:	4293      	cmp	r3, r2
 80002dc:	d125      	bne.n	800032a <HAL_UART_RxCpltCallback+0x5e>
		static unsigned char uRx_Data[1024] = {0};
		static unsigned char uLength = 0;
		if (rxBuffer[0] == '\n') {
 80002de:	4b16      	ldr	r3, [pc, #88]	; (8000338 <HAL_UART_RxCpltCallback+0x6c>)
 80002e0:	781b      	ldrb	r3, [r3, #0]
 80002e2:	2b0a      	cmp	r3, #10
 80002e4:	d114      	bne.n	8000310 <HAL_UART_RxCpltCallback+0x44>
			uRx_Data[uLength] = '\n';
 80002e6:	4b15      	ldr	r3, [pc, #84]	; (800033c <HAL_UART_RxCpltCallback+0x70>)
 80002e8:	781b      	ldrb	r3, [r3, #0]
 80002ea:	461a      	mov	r2, r3
 80002ec:	4b14      	ldr	r3, [pc, #80]	; (8000340 <HAL_UART_RxCpltCallback+0x74>)
 80002ee:	210a      	movs	r1, #10
 80002f0:	5499      	strb	r1, [r3, r2]
			HAL_UART_Transmit(&huart1, uRx_Data, uLength + 1, 0xffff);
 80002f2:	4b12      	ldr	r3, [pc, #72]	; (800033c <HAL_UART_RxCpltCallback+0x70>)
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	b29b      	uxth	r3, r3
 80002f8:	3301      	adds	r3, #1
 80002fa:	b29a      	uxth	r2, r3
 80002fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000300:	490f      	ldr	r1, [pc, #60]	; (8000340 <HAL_UART_RxCpltCallback+0x74>)
 8000302:	4810      	ldr	r0, [pc, #64]	; (8000344 <HAL_UART_RxCpltCallback+0x78>)
 8000304:	f001 fbb9 	bl	8001a7a <HAL_UART_Transmit>
			uLength = 0;
 8000308:	4b0c      	ldr	r3, [pc, #48]	; (800033c <HAL_UART_RxCpltCallback+0x70>)
 800030a:	2200      	movs	r2, #0
 800030c:	701a      	strb	r2, [r3, #0]
		} else {
			uRx_Data[uLength] = rxBuffer[0];
			uLength++;
		}
	}
}
 800030e:	e00c      	b.n	800032a <HAL_UART_RxCpltCallback+0x5e>
			uRx_Data[uLength] = rxBuffer[0];
 8000310:	4b0a      	ldr	r3, [pc, #40]	; (800033c <HAL_UART_RxCpltCallback+0x70>)
 8000312:	781b      	ldrb	r3, [r3, #0]
 8000314:	461a      	mov	r2, r3
 8000316:	4b08      	ldr	r3, [pc, #32]	; (8000338 <HAL_UART_RxCpltCallback+0x6c>)
 8000318:	7819      	ldrb	r1, [r3, #0]
 800031a:	4b09      	ldr	r3, [pc, #36]	; (8000340 <HAL_UART_RxCpltCallback+0x74>)
 800031c:	5499      	strb	r1, [r3, r2]
			uLength++;
 800031e:	4b07      	ldr	r3, [pc, #28]	; (800033c <HAL_UART_RxCpltCallback+0x70>)
 8000320:	781b      	ldrb	r3, [r3, #0]
 8000322:	3301      	adds	r3, #1
 8000324:	b2da      	uxtb	r2, r3
 8000326:	4b05      	ldr	r3, [pc, #20]	; (800033c <HAL_UART_RxCpltCallback+0x70>)
 8000328:	701a      	strb	r2, [r3, #0]
}
 800032a:	bf00      	nop
 800032c:	3708      	adds	r7, #8
 800032e:	46bd      	mov	sp, r7
 8000330:	bd80      	pop	{r7, pc}
 8000332:	bf00      	nop
 8000334:	40013800 	.word	0x40013800
 8000338:	200004e0 	.word	0x200004e0
 800033c:	20000090 	.word	0x20000090
 8000340:	20000094 	.word	0x20000094
 8000344:	200004a0 	.word	0x200004a0

08000348 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	f5ad 7d7c 	sub.w	sp, sp, #1008	; 0x3f0
 800034e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000350:	f000 fac6 	bl	80008e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000354:	f000 f83a 	bl	80003cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000358:	f000 f8be 	bl	80004d8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800035c:	f000 f872 	bl	8000444 <MX_USART1_UART_Init>
  MX_WWDG_Init();
 8000360:	f000 f89a 	bl	8000498 <MX_WWDG_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, (uint8_t *)rxBuffer, 1);
 8000364:	2201      	movs	r2, #1
 8000366:	4915      	ldr	r1, [pc, #84]	; (80003bc <main+0x74>)
 8000368:	4815      	ldr	r0, [pc, #84]	; (80003c0 <main+0x78>)
 800036a:	f001 fc1f 	bl	8001bac <HAL_UART_Receive_IT>
  int i = 0;
 800036e:	2300      	movs	r3, #0
 8000370:	f8c7 33ec 	str.w	r3, [r7, #1004]	; 0x3ec
  HAL_UART_Transmit(&huart1, "Restart\n", 8, HAL_MAX_DELAY);
 8000374:	f04f 33ff 	mov.w	r3, #4294967295
 8000378:	2208      	movs	r2, #8
 800037a:	4912      	ldr	r1, [pc, #72]	; (80003c4 <main+0x7c>)
 800037c:	4810      	ldr	r0, [pc, #64]	; (80003c0 <main+0x78>)
 800037e:	f001 fb7c 	bl	8001a7a <HAL_UART_Transmit>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  i++;
 8000382:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	; 0x3ec
 8000386:	3301      	adds	r3, #1
 8000388:	f8c7 33ec 	str.w	r3, [r7, #1004]	; 0x3ec
	  char msg[1000];
	  sprintf(msg, "%d\r\n", i);
 800038c:	1d3b      	adds	r3, r7, #4
 800038e:	f8d7 23ec 	ldr.w	r2, [r7, #1004]	; 0x3ec
 8000392:	490d      	ldr	r1, [pc, #52]	; (80003c8 <main+0x80>)
 8000394:	4618      	mov	r0, r3
 8000396:	f002 f833 	bl	8002400 <siprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800039a:	1d3b      	adds	r3, r7, #4
 800039c:	4618      	mov	r0, r3
 800039e:	f7ff ff41 	bl	8000224 <strlen>
 80003a2:	4603      	mov	r3, r0
 80003a4:	b29a      	uxth	r2, r3
 80003a6:	1d39      	adds	r1, r7, #4
 80003a8:	f04f 33ff 	mov.w	r3, #4294967295
 80003ac:	4804      	ldr	r0, [pc, #16]	; (80003c0 <main+0x78>)
 80003ae:	f001 fb64 	bl	8001a7a <HAL_UART_Transmit>
	  HAL_Delay(1000);
 80003b2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80003b6:	f000 faf5 	bl	80009a4 <HAL_Delay>
  {
 80003ba:	e7e2      	b.n	8000382 <main+0x3a>
 80003bc:	200004e0 	.word	0x200004e0
 80003c0:	200004a0 	.word	0x200004a0
 80003c4:	08002c3c 	.word	0x08002c3c
 80003c8:	08002c48 	.word	0x08002c48

080003cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b090      	sub	sp, #64	; 0x40
 80003d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003d2:	f107 0318 	add.w	r3, r7, #24
 80003d6:	2228      	movs	r2, #40	; 0x28
 80003d8:	2100      	movs	r1, #0
 80003da:	4618      	mov	r0, r3
 80003dc:	f002 f808 	bl	80023f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003e0:	1d3b      	adds	r3, r7, #4
 80003e2:	2200      	movs	r2, #0
 80003e4:	601a      	str	r2, [r3, #0]
 80003e6:	605a      	str	r2, [r3, #4]
 80003e8:	609a      	str	r2, [r3, #8]
 80003ea:	60da      	str	r2, [r3, #12]
 80003ec:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003ee:	2302      	movs	r3, #2
 80003f0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003f2:	2301      	movs	r3, #1
 80003f4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003f6:	2310      	movs	r3, #16
 80003f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80003fa:	2300      	movs	r3, #0
 80003fc:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003fe:	f107 0318 	add.w	r3, r7, #24
 8000402:	4618      	mov	r0, r3
 8000404:	f000 fed0 	bl	80011a8 <HAL_RCC_OscConfig>
 8000408:	4603      	mov	r3, r0
 800040a:	2b00      	cmp	r3, #0
 800040c:	d001      	beq.n	8000412 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800040e:	f000 f8db 	bl	80005c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000412:	230f      	movs	r3, #15
 8000414:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000416:	2300      	movs	r3, #0
 8000418:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800041a:	2300      	movs	r3, #0
 800041c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800041e:	2300      	movs	r3, #0
 8000420:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000422:	2300      	movs	r3, #0
 8000424:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000426:	1d3b      	adds	r3, r7, #4
 8000428:	2100      	movs	r1, #0
 800042a:	4618      	mov	r0, r3
 800042c:	f001 f93c 	bl	80016a8 <HAL_RCC_ClockConfig>
 8000430:	4603      	mov	r3, r0
 8000432:	2b00      	cmp	r3, #0
 8000434:	d001      	beq.n	800043a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000436:	f000 f8c7 	bl	80005c8 <Error_Handler>
  }
}
 800043a:	bf00      	nop
 800043c:	3740      	adds	r7, #64	; 0x40
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}
	...

08000444 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000448:	4b11      	ldr	r3, [pc, #68]	; (8000490 <MX_USART1_UART_Init+0x4c>)
 800044a:	4a12      	ldr	r2, [pc, #72]	; (8000494 <MX_USART1_UART_Init+0x50>)
 800044c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800044e:	4b10      	ldr	r3, [pc, #64]	; (8000490 <MX_USART1_UART_Init+0x4c>)
 8000450:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000454:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000456:	4b0e      	ldr	r3, [pc, #56]	; (8000490 <MX_USART1_UART_Init+0x4c>)
 8000458:	2200      	movs	r2, #0
 800045a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800045c:	4b0c      	ldr	r3, [pc, #48]	; (8000490 <MX_USART1_UART_Init+0x4c>)
 800045e:	2200      	movs	r2, #0
 8000460:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000462:	4b0b      	ldr	r3, [pc, #44]	; (8000490 <MX_USART1_UART_Init+0x4c>)
 8000464:	2200      	movs	r2, #0
 8000466:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000468:	4b09      	ldr	r3, [pc, #36]	; (8000490 <MX_USART1_UART_Init+0x4c>)
 800046a:	220c      	movs	r2, #12
 800046c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800046e:	4b08      	ldr	r3, [pc, #32]	; (8000490 <MX_USART1_UART_Init+0x4c>)
 8000470:	2200      	movs	r2, #0
 8000472:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000474:	4b06      	ldr	r3, [pc, #24]	; (8000490 <MX_USART1_UART_Init+0x4c>)
 8000476:	2200      	movs	r2, #0
 8000478:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800047a:	4805      	ldr	r0, [pc, #20]	; (8000490 <MX_USART1_UART_Init+0x4c>)
 800047c:	f001 fab0 	bl	80019e0 <HAL_UART_Init>
 8000480:	4603      	mov	r3, r0
 8000482:	2b00      	cmp	r3, #0
 8000484:	d001      	beq.n	800048a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000486:	f000 f89f 	bl	80005c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800048a:	bf00      	nop
 800048c:	bd80      	pop	{r7, pc}
 800048e:	bf00      	nop
 8000490:	200004a0 	.word	0x200004a0
 8000494:	40013800 	.word	0x40013800

08000498 <MX_WWDG_Init>:
  * @brief WWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_WWDG_Init(void)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	af00      	add	r7, sp, #0
  /* USER CODE END WWDG_Init 0 */

  /* USER CODE BEGIN WWDG_Init 1 */

  /* USER CODE END WWDG_Init 1 */
  hwwdg.Instance = WWDG;
 800049c:	4b0c      	ldr	r3, [pc, #48]	; (80004d0 <MX_WWDG_Init+0x38>)
 800049e:	4a0d      	ldr	r2, [pc, #52]	; (80004d4 <MX_WWDG_Init+0x3c>)
 80004a0:	601a      	str	r2, [r3, #0]
  hwwdg.Init.Prescaler = WWDG_PRESCALER_1;
 80004a2:	4b0b      	ldr	r3, [pc, #44]	; (80004d0 <MX_WWDG_Init+0x38>)
 80004a4:	2200      	movs	r2, #0
 80004a6:	605a      	str	r2, [r3, #4]
  hwwdg.Init.Window = 95;
 80004a8:	4b09      	ldr	r3, [pc, #36]	; (80004d0 <MX_WWDG_Init+0x38>)
 80004aa:	225f      	movs	r2, #95	; 0x5f
 80004ac:	609a      	str	r2, [r3, #8]
  hwwdg.Init.Counter = 127;
 80004ae:	4b08      	ldr	r3, [pc, #32]	; (80004d0 <MX_WWDG_Init+0x38>)
 80004b0:	227f      	movs	r2, #127	; 0x7f
 80004b2:	60da      	str	r2, [r3, #12]
  hwwdg.Init.EWIMode = WWDG_EWI_ENABLE;
 80004b4:	4b06      	ldr	r3, [pc, #24]	; (80004d0 <MX_WWDG_Init+0x38>)
 80004b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80004ba:	611a      	str	r2, [r3, #16]
  if (HAL_WWDG_Init(&hwwdg) != HAL_OK)
 80004bc:	4804      	ldr	r0, [pc, #16]	; (80004d0 <MX_WWDG_Init+0x38>)
 80004be:	f001 ff1b 	bl	80022f8 <HAL_WWDG_Init>
 80004c2:	4603      	mov	r3, r0
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d001      	beq.n	80004cc <MX_WWDG_Init+0x34>
  {
    Error_Handler();
 80004c8:	f000 f87e 	bl	80005c8 <Error_Handler>
  }
  /* USER CODE BEGIN WWDG_Init 2 */

  /* USER CODE END WWDG_Init 2 */

}
 80004cc:	bf00      	nop
 80004ce:	bd80      	pop	{r7, pc}
 80004d0:	200004f4 	.word	0x200004f4
 80004d4:	40002c00 	.word	0x40002c00

080004d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b088      	sub	sp, #32
 80004dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004de:	f107 0310 	add.w	r3, r7, #16
 80004e2:	2200      	movs	r2, #0
 80004e4:	601a      	str	r2, [r3, #0]
 80004e6:	605a      	str	r2, [r3, #4]
 80004e8:	609a      	str	r2, [r3, #8]
 80004ea:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80004ec:	4b32      	ldr	r3, [pc, #200]	; (80005b8 <MX_GPIO_Init+0xe0>)
 80004ee:	699b      	ldr	r3, [r3, #24]
 80004f0:	4a31      	ldr	r2, [pc, #196]	; (80005b8 <MX_GPIO_Init+0xe0>)
 80004f2:	f043 0320 	orr.w	r3, r3, #32
 80004f6:	6193      	str	r3, [r2, #24]
 80004f8:	4b2f      	ldr	r3, [pc, #188]	; (80005b8 <MX_GPIO_Init+0xe0>)
 80004fa:	699b      	ldr	r3, [r3, #24]
 80004fc:	f003 0320 	and.w	r3, r3, #32
 8000500:	60fb      	str	r3, [r7, #12]
 8000502:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000504:	4b2c      	ldr	r3, [pc, #176]	; (80005b8 <MX_GPIO_Init+0xe0>)
 8000506:	699b      	ldr	r3, [r3, #24]
 8000508:	4a2b      	ldr	r2, [pc, #172]	; (80005b8 <MX_GPIO_Init+0xe0>)
 800050a:	f043 0310 	orr.w	r3, r3, #16
 800050e:	6193      	str	r3, [r2, #24]
 8000510:	4b29      	ldr	r3, [pc, #164]	; (80005b8 <MX_GPIO_Init+0xe0>)
 8000512:	699b      	ldr	r3, [r3, #24]
 8000514:	f003 0310 	and.w	r3, r3, #16
 8000518:	60bb      	str	r3, [r7, #8]
 800051a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800051c:	4b26      	ldr	r3, [pc, #152]	; (80005b8 <MX_GPIO_Init+0xe0>)
 800051e:	699b      	ldr	r3, [r3, #24]
 8000520:	4a25      	ldr	r2, [pc, #148]	; (80005b8 <MX_GPIO_Init+0xe0>)
 8000522:	f043 0304 	orr.w	r3, r3, #4
 8000526:	6193      	str	r3, [r2, #24]
 8000528:	4b23      	ldr	r3, [pc, #140]	; (80005b8 <MX_GPIO_Init+0xe0>)
 800052a:	699b      	ldr	r3, [r3, #24]
 800052c:	f003 0304 	and.w	r3, r3, #4
 8000530:	607b      	str	r3, [r7, #4]
 8000532:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8000534:	2200      	movs	r2, #0
 8000536:	f44f 7180 	mov.w	r1, #256	; 0x100
 800053a:	4820      	ldr	r0, [pc, #128]	; (80005bc <MX_GPIO_Init+0xe4>)
 800053c:	f000 fdeb 	bl	8001116 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY0_Pin */
  GPIO_InitStruct.Pin = KEY0_Pin;
 8000540:	2320      	movs	r3, #32
 8000542:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000544:	4b1e      	ldr	r3, [pc, #120]	; (80005c0 <MX_GPIO_Init+0xe8>)
 8000546:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000548:	2301      	movs	r3, #1
 800054a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(KEY0_GPIO_Port, &GPIO_InitStruct);
 800054c:	f107 0310 	add.w	r3, r7, #16
 8000550:	4619      	mov	r1, r3
 8000552:	481c      	ldr	r0, [pc, #112]	; (80005c4 <MX_GPIO_Init+0xec>)
 8000554:	f000 fc5e 	bl	8000e14 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED0_Pin */
  GPIO_InitStruct.Pin = LED0_Pin;
 8000558:	f44f 7380 	mov.w	r3, #256	; 0x100
 800055c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800055e:	2301      	movs	r3, #1
 8000560:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000562:	2300      	movs	r3, #0
 8000564:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000566:	2302      	movs	r3, #2
 8000568:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 800056a:	f107 0310 	add.w	r3, r7, #16
 800056e:	4619      	mov	r1, r3
 8000570:	4812      	ldr	r0, [pc, #72]	; (80005bc <MX_GPIO_Init+0xe4>)
 8000572:	f000 fc4f 	bl	8000e14 <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY1_Pin */
  GPIO_InitStruct.Pin = KEY1_Pin;
 8000576:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800057a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800057c:	4b10      	ldr	r3, [pc, #64]	; (80005c0 <MX_GPIO_Init+0xe8>)
 800057e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000580:	2301      	movs	r3, #1
 8000582:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(KEY1_GPIO_Port, &GPIO_InitStruct);
 8000584:	f107 0310 	add.w	r3, r7, #16
 8000588:	4619      	mov	r1, r3
 800058a:	480c      	ldr	r0, [pc, #48]	; (80005bc <MX_GPIO_Init+0xe4>)
 800058c:	f000 fc42 	bl	8000e14 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8000590:	2200      	movs	r2, #0
 8000592:	2101      	movs	r1, #1
 8000594:	2017      	movs	r0, #23
 8000596:	f000 fafe 	bl	8000b96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800059a:	2017      	movs	r0, #23
 800059c:	f000 fb17 	bl	8000bce <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 80005a0:	2200      	movs	r2, #0
 80005a2:	2101      	movs	r1, #1
 80005a4:	2028      	movs	r0, #40	; 0x28
 80005a6:	f000 faf6 	bl	8000b96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80005aa:	2028      	movs	r0, #40	; 0x28
 80005ac:	f000 fb0f 	bl	8000bce <HAL_NVIC_EnableIRQ>

}
 80005b0:	bf00      	nop
 80005b2:	3720      	adds	r7, #32
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	40021000 	.word	0x40021000
 80005bc:	40010800 	.word	0x40010800
 80005c0:	10110000 	.word	0x10110000
 80005c4:	40011000 	.word	0x40011000

080005c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80005cc:	bf00      	nop
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bc80      	pop	{r7}
 80005d2:	4770      	bx	lr

080005d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b085      	sub	sp, #20
 80005d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005da:	4b15      	ldr	r3, [pc, #84]	; (8000630 <HAL_MspInit+0x5c>)
 80005dc:	699b      	ldr	r3, [r3, #24]
 80005de:	4a14      	ldr	r2, [pc, #80]	; (8000630 <HAL_MspInit+0x5c>)
 80005e0:	f043 0301 	orr.w	r3, r3, #1
 80005e4:	6193      	str	r3, [r2, #24]
 80005e6:	4b12      	ldr	r3, [pc, #72]	; (8000630 <HAL_MspInit+0x5c>)
 80005e8:	699b      	ldr	r3, [r3, #24]
 80005ea:	f003 0301 	and.w	r3, r3, #1
 80005ee:	60bb      	str	r3, [r7, #8]
 80005f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005f2:	4b0f      	ldr	r3, [pc, #60]	; (8000630 <HAL_MspInit+0x5c>)
 80005f4:	69db      	ldr	r3, [r3, #28]
 80005f6:	4a0e      	ldr	r2, [pc, #56]	; (8000630 <HAL_MspInit+0x5c>)
 80005f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005fc:	61d3      	str	r3, [r2, #28]
 80005fe:	4b0c      	ldr	r3, [pc, #48]	; (8000630 <HAL_MspInit+0x5c>)
 8000600:	69db      	ldr	r3, [r3, #28]
 8000602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000606:	607b      	str	r3, [r7, #4]
 8000608:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800060a:	4b0a      	ldr	r3, [pc, #40]	; (8000634 <HAL_MspInit+0x60>)
 800060c:	685b      	ldr	r3, [r3, #4]
 800060e:	60fb      	str	r3, [r7, #12]
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000616:	60fb      	str	r3, [r7, #12]
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800061e:	60fb      	str	r3, [r7, #12]
 8000620:	4a04      	ldr	r2, [pc, #16]	; (8000634 <HAL_MspInit+0x60>)
 8000622:	68fb      	ldr	r3, [r7, #12]
 8000624:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000626:	bf00      	nop
 8000628:	3714      	adds	r7, #20
 800062a:	46bd      	mov	sp, r7
 800062c:	bc80      	pop	{r7}
 800062e:	4770      	bx	lr
 8000630:	40021000 	.word	0x40021000
 8000634:	40010000 	.word	0x40010000

08000638 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b088      	sub	sp, #32
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000640:	f107 0310 	add.w	r3, r7, #16
 8000644:	2200      	movs	r2, #0
 8000646:	601a      	str	r2, [r3, #0]
 8000648:	605a      	str	r2, [r3, #4]
 800064a:	609a      	str	r2, [r3, #8]
 800064c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	4a20      	ldr	r2, [pc, #128]	; (80006d4 <HAL_UART_MspInit+0x9c>)
 8000654:	4293      	cmp	r3, r2
 8000656:	d139      	bne.n	80006cc <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000658:	4b1f      	ldr	r3, [pc, #124]	; (80006d8 <HAL_UART_MspInit+0xa0>)
 800065a:	699b      	ldr	r3, [r3, #24]
 800065c:	4a1e      	ldr	r2, [pc, #120]	; (80006d8 <HAL_UART_MspInit+0xa0>)
 800065e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000662:	6193      	str	r3, [r2, #24]
 8000664:	4b1c      	ldr	r3, [pc, #112]	; (80006d8 <HAL_UART_MspInit+0xa0>)
 8000666:	699b      	ldr	r3, [r3, #24]
 8000668:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800066c:	60fb      	str	r3, [r7, #12]
 800066e:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000670:	4b19      	ldr	r3, [pc, #100]	; (80006d8 <HAL_UART_MspInit+0xa0>)
 8000672:	699b      	ldr	r3, [r3, #24]
 8000674:	4a18      	ldr	r2, [pc, #96]	; (80006d8 <HAL_UART_MspInit+0xa0>)
 8000676:	f043 0304 	orr.w	r3, r3, #4
 800067a:	6193      	str	r3, [r2, #24]
 800067c:	4b16      	ldr	r3, [pc, #88]	; (80006d8 <HAL_UART_MspInit+0xa0>)
 800067e:	699b      	ldr	r3, [r3, #24]
 8000680:	f003 0304 	and.w	r3, r3, #4
 8000684:	60bb      	str	r3, [r7, #8]
 8000686:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000688:	f44f 7300 	mov.w	r3, #512	; 0x200
 800068c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800068e:	2302      	movs	r3, #2
 8000690:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000692:	2303      	movs	r3, #3
 8000694:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000696:	f107 0310 	add.w	r3, r7, #16
 800069a:	4619      	mov	r1, r3
 800069c:	480f      	ldr	r0, [pc, #60]	; (80006dc <HAL_UART_MspInit+0xa4>)
 800069e:	f000 fbb9 	bl	8000e14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80006a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006a8:	2300      	movs	r3, #0
 80006aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ac:	2300      	movs	r3, #0
 80006ae:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b0:	f107 0310 	add.w	r3, r7, #16
 80006b4:	4619      	mov	r1, r3
 80006b6:	4809      	ldr	r0, [pc, #36]	; (80006dc <HAL_UART_MspInit+0xa4>)
 80006b8:	f000 fbac 	bl	8000e14 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80006bc:	2200      	movs	r2, #0
 80006be:	2100      	movs	r1, #0
 80006c0:	2025      	movs	r0, #37	; 0x25
 80006c2:	f000 fa68 	bl	8000b96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80006c6:	2025      	movs	r0, #37	; 0x25
 80006c8:	f000 fa81 	bl	8000bce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80006cc:	bf00      	nop
 80006ce:	3720      	adds	r7, #32
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	40013800 	.word	0x40013800
 80006d8:	40021000 	.word	0x40021000
 80006dc:	40010800 	.word	0x40010800

080006e0 <HAL_WWDG_MspInit>:
* This function configures the hardware resources used in this example
* @param hwwdg: WWDG handle pointer
* @retval None
*/
void HAL_WWDG_MspInit(WWDG_HandleTypeDef* hwwdg)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b084      	sub	sp, #16
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  if(hwwdg->Instance==WWDG)
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a0d      	ldr	r2, [pc, #52]	; (8000724 <HAL_WWDG_MspInit+0x44>)
 80006ee:	4293      	cmp	r3, r2
 80006f0:	d113      	bne.n	800071a <HAL_WWDG_MspInit+0x3a>
  {
  /* USER CODE BEGIN WWDG_MspInit 0 */

  /* USER CODE END WWDG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_WWDG_CLK_ENABLE();
 80006f2:	4b0d      	ldr	r3, [pc, #52]	; (8000728 <HAL_WWDG_MspInit+0x48>)
 80006f4:	69db      	ldr	r3, [r3, #28]
 80006f6:	4a0c      	ldr	r2, [pc, #48]	; (8000728 <HAL_WWDG_MspInit+0x48>)
 80006f8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80006fc:	61d3      	str	r3, [r2, #28]
 80006fe:	4b0a      	ldr	r3, [pc, #40]	; (8000728 <HAL_WWDG_MspInit+0x48>)
 8000700:	69db      	ldr	r3, [r3, #28]
 8000702:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000706:	60fb      	str	r3, [r7, #12]
 8000708:	68fb      	ldr	r3, [r7, #12]
    /* WWDG interrupt Init */
    HAL_NVIC_SetPriority(WWDG_IRQn, 0, 0);
 800070a:	2200      	movs	r2, #0
 800070c:	2100      	movs	r1, #0
 800070e:	2000      	movs	r0, #0
 8000710:	f000 fa41 	bl	8000b96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(WWDG_IRQn);
 8000714:	2000      	movs	r0, #0
 8000716:	f000 fa5a 	bl	8000bce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN WWDG_MspInit 1 */

  /* USER CODE END WWDG_MspInit 1 */
  }

}
 800071a:	bf00      	nop
 800071c:	3710      	adds	r7, #16
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	40002c00 	.word	0x40002c00
 8000728:	40021000 	.word	0x40021000

0800072c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000730:	bf00      	nop
 8000732:	46bd      	mov	sp, r7
 8000734:	bc80      	pop	{r7}
 8000736:	4770      	bx	lr

08000738 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800073c:	e7fe      	b.n	800073c <HardFault_Handler+0x4>

0800073e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800073e:	b480      	push	{r7}
 8000740:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000742:	e7fe      	b.n	8000742 <MemManage_Handler+0x4>

08000744 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000748:	e7fe      	b.n	8000748 <BusFault_Handler+0x4>

0800074a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800074a:	b480      	push	{r7}
 800074c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800074e:	e7fe      	b.n	800074e <UsageFault_Handler+0x4>

08000750 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000754:	bf00      	nop
 8000756:	46bd      	mov	sp, r7
 8000758:	bc80      	pop	{r7}
 800075a:	4770      	bx	lr

0800075c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000760:	bf00      	nop
 8000762:	46bd      	mov	sp, r7
 8000764:	bc80      	pop	{r7}
 8000766:	4770      	bx	lr

08000768 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800076c:	bf00      	nop
 800076e:	46bd      	mov	sp, r7
 8000770:	bc80      	pop	{r7}
 8000772:	4770      	bx	lr

08000774 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000778:	f000 f8f8 	bl	800096c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800077c:	bf00      	nop
 800077e:	bd80      	pop	{r7, pc}

08000780 <WWDG_IRQHandler>:

/**
  * @brief This function handles Window watchdog interrupt.
  */
void WWDG_IRQHandler(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN WWDG_IRQn 0 */

  /* USER CODE END WWDG_IRQn 0 */
  HAL_WWDG_IRQHandler(&hwwdg);
 8000784:	4802      	ldr	r0, [pc, #8]	; (8000790 <WWDG_IRQHandler+0x10>)
 8000786:	f001 fdea 	bl	800235e <HAL_WWDG_IRQHandler>
  /* USER CODE BEGIN WWDG_IRQn 1 */

  /* USER CODE END WWDG_IRQn 1 */
}
 800078a:	bf00      	nop
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	200004f4 	.word	0x200004f4

08000794 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8000798:	2020      	movs	r0, #32
 800079a:	f000 fced 	bl	8001178 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
	...

080007a4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80007a8:	4804      	ldr	r0, [pc, #16]	; (80007bc <USART1_IRQHandler+0x18>)
 80007aa:	f001 fa53 	bl	8001c54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
	  HAL_UART_Receive_IT(&huart1, (uint8_t *)rxBuffer, 1);
 80007ae:	2201      	movs	r2, #1
 80007b0:	4903      	ldr	r1, [pc, #12]	; (80007c0 <USART1_IRQHandler+0x1c>)
 80007b2:	4802      	ldr	r0, [pc, #8]	; (80007bc <USART1_IRQHandler+0x18>)
 80007b4:	f001 f9fa 	bl	8001bac <HAL_UART_Receive_IT>
  /* USER CODE END USART1_IRQn 1 */
}
 80007b8:	bf00      	nop
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	200004a0 	.word	0x200004a0
 80007c0:	200004e0 	.word	0x200004e0

080007c4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80007c8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80007cc:	f000 fcd4 	bl	8001178 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80007d0:	bf00      	nop
 80007d2:	bd80      	pop	{r7, pc}

080007d4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b084      	sub	sp, #16
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80007dc:	4b11      	ldr	r3, [pc, #68]	; (8000824 <_sbrk+0x50>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d102      	bne.n	80007ea <_sbrk+0x16>
		heap_end = &end;
 80007e4:	4b0f      	ldr	r3, [pc, #60]	; (8000824 <_sbrk+0x50>)
 80007e6:	4a10      	ldr	r2, [pc, #64]	; (8000828 <_sbrk+0x54>)
 80007e8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80007ea:	4b0e      	ldr	r3, [pc, #56]	; (8000824 <_sbrk+0x50>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80007f0:	4b0c      	ldr	r3, [pc, #48]	; (8000824 <_sbrk+0x50>)
 80007f2:	681a      	ldr	r2, [r3, #0]
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	4413      	add	r3, r2
 80007f8:	466a      	mov	r2, sp
 80007fa:	4293      	cmp	r3, r2
 80007fc:	d907      	bls.n	800080e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80007fe:	f001 fdcd 	bl	800239c <__errno>
 8000802:	4602      	mov	r2, r0
 8000804:	230c      	movs	r3, #12
 8000806:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000808:	f04f 33ff 	mov.w	r3, #4294967295
 800080c:	e006      	b.n	800081c <_sbrk+0x48>
	}

	heap_end += incr;
 800080e:	4b05      	ldr	r3, [pc, #20]	; (8000824 <_sbrk+0x50>)
 8000810:	681a      	ldr	r2, [r3, #0]
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	4413      	add	r3, r2
 8000816:	4a03      	ldr	r2, [pc, #12]	; (8000824 <_sbrk+0x50>)
 8000818:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800081a:	68fb      	ldr	r3, [r7, #12]
}
 800081c:	4618      	mov	r0, r3
 800081e:	3710      	adds	r7, #16
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	20000494 	.word	0x20000494
 8000828:	20000510 	.word	0x20000510

0800082c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000830:	4b15      	ldr	r3, [pc, #84]	; (8000888 <SystemInit+0x5c>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4a14      	ldr	r2, [pc, #80]	; (8000888 <SystemInit+0x5c>)
 8000836:	f043 0301 	orr.w	r3, r3, #1
 800083a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800083c:	4b12      	ldr	r3, [pc, #72]	; (8000888 <SystemInit+0x5c>)
 800083e:	685a      	ldr	r2, [r3, #4]
 8000840:	4911      	ldr	r1, [pc, #68]	; (8000888 <SystemInit+0x5c>)
 8000842:	4b12      	ldr	r3, [pc, #72]	; (800088c <SystemInit+0x60>)
 8000844:	4013      	ands	r3, r2
 8000846:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000848:	4b0f      	ldr	r3, [pc, #60]	; (8000888 <SystemInit+0x5c>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4a0e      	ldr	r2, [pc, #56]	; (8000888 <SystemInit+0x5c>)
 800084e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000852:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000856:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000858:	4b0b      	ldr	r3, [pc, #44]	; (8000888 <SystemInit+0x5c>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a0a      	ldr	r2, [pc, #40]	; (8000888 <SystemInit+0x5c>)
 800085e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000862:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000864:	4b08      	ldr	r3, [pc, #32]	; (8000888 <SystemInit+0x5c>)
 8000866:	685b      	ldr	r3, [r3, #4]
 8000868:	4a07      	ldr	r2, [pc, #28]	; (8000888 <SystemInit+0x5c>)
 800086a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800086e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000870:	4b05      	ldr	r3, [pc, #20]	; (8000888 <SystemInit+0x5c>)
 8000872:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000876:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000878:	4b05      	ldr	r3, [pc, #20]	; (8000890 <SystemInit+0x64>)
 800087a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800087e:	609a      	str	r2, [r3, #8]
#endif 
}
 8000880:	bf00      	nop
 8000882:	46bd      	mov	sp, r7
 8000884:	bc80      	pop	{r7}
 8000886:	4770      	bx	lr
 8000888:	40021000 	.word	0x40021000
 800088c:	f8ff0000 	.word	0xf8ff0000
 8000890:	e000ed00 	.word	0xe000ed00

08000894 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000894:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000896:	e003      	b.n	80008a0 <LoopCopyDataInit>

08000898 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000898:	4b0b      	ldr	r3, [pc, #44]	; (80008c8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800089a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800089c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800089e:	3104      	adds	r1, #4

080008a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80008a0:	480a      	ldr	r0, [pc, #40]	; (80008cc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80008a2:	4b0b      	ldr	r3, [pc, #44]	; (80008d0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80008a4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80008a6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80008a8:	d3f6      	bcc.n	8000898 <CopyDataInit>
  ldr r2, =_sbss
 80008aa:	4a0a      	ldr	r2, [pc, #40]	; (80008d4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80008ac:	e002      	b.n	80008b4 <LoopFillZerobss>

080008ae <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80008ae:	2300      	movs	r3, #0
  str r3, [r2], #4
 80008b0:	f842 3b04 	str.w	r3, [r2], #4

080008b4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80008b4:	4b08      	ldr	r3, [pc, #32]	; (80008d8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80008b6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80008b8:	d3f9      	bcc.n	80008ae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80008ba:	f7ff ffb7 	bl	800082c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80008be:	f001 fd73 	bl	80023a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008c2:	f7ff fd41 	bl	8000348 <main>
  bx lr
 80008c6:	4770      	bx	lr
  ldr r3, =_sidata
 80008c8:	08002cb8 	.word	0x08002cb8
  ldr r0, =_sdata
 80008cc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80008d0:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 80008d4:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 80008d8:	20000510 	.word	0x20000510

080008dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008dc:	e7fe      	b.n	80008dc <ADC1_2_IRQHandler>
	...

080008e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008e4:	4b08      	ldr	r3, [pc, #32]	; (8000908 <HAL_Init+0x28>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	4a07      	ldr	r2, [pc, #28]	; (8000908 <HAL_Init+0x28>)
 80008ea:	f043 0310 	orr.w	r3, r3, #16
 80008ee:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008f0:	2003      	movs	r0, #3
 80008f2:	f000 f945 	bl	8000b80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008f6:	2000      	movs	r0, #0
 80008f8:	f000 f808 	bl	800090c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008fc:	f7ff fe6a 	bl	80005d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000900:	2300      	movs	r3, #0
}
 8000902:	4618      	mov	r0, r3
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	40022000 	.word	0x40022000

0800090c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000914:	4b12      	ldr	r3, [pc, #72]	; (8000960 <HAL_InitTick+0x54>)
 8000916:	681a      	ldr	r2, [r3, #0]
 8000918:	4b12      	ldr	r3, [pc, #72]	; (8000964 <HAL_InitTick+0x58>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	4619      	mov	r1, r3
 800091e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000922:	fbb3 f3f1 	udiv	r3, r3, r1
 8000926:	fbb2 f3f3 	udiv	r3, r2, r3
 800092a:	4618      	mov	r0, r3
 800092c:	f000 f95d 	bl	8000bea <HAL_SYSTICK_Config>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000936:	2301      	movs	r3, #1
 8000938:	e00e      	b.n	8000958 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	2b0f      	cmp	r3, #15
 800093e:	d80a      	bhi.n	8000956 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000940:	2200      	movs	r2, #0
 8000942:	6879      	ldr	r1, [r7, #4]
 8000944:	f04f 30ff 	mov.w	r0, #4294967295
 8000948:	f000 f925 	bl	8000b96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800094c:	4a06      	ldr	r2, [pc, #24]	; (8000968 <HAL_InitTick+0x5c>)
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000952:	2300      	movs	r3, #0
 8000954:	e000      	b.n	8000958 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000956:	2301      	movs	r3, #1
}
 8000958:	4618      	mov	r0, r3
 800095a:	3708      	adds	r7, #8
 800095c:	46bd      	mov	sp, r7
 800095e:	bd80      	pop	{r7, pc}
 8000960:	20000000 	.word	0x20000000
 8000964:	20000008 	.word	0x20000008
 8000968:	20000004 	.word	0x20000004

0800096c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800096c:	b480      	push	{r7}
 800096e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000970:	4b05      	ldr	r3, [pc, #20]	; (8000988 <HAL_IncTick+0x1c>)
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	461a      	mov	r2, r3
 8000976:	4b05      	ldr	r3, [pc, #20]	; (800098c <HAL_IncTick+0x20>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	4413      	add	r3, r2
 800097c:	4a03      	ldr	r2, [pc, #12]	; (800098c <HAL_IncTick+0x20>)
 800097e:	6013      	str	r3, [r2, #0]
}
 8000980:	bf00      	nop
 8000982:	46bd      	mov	sp, r7
 8000984:	bc80      	pop	{r7}
 8000986:	4770      	bx	lr
 8000988:	20000008 	.word	0x20000008
 800098c:	20000508 	.word	0x20000508

08000990 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0
  return uwTick;
 8000994:	4b02      	ldr	r3, [pc, #8]	; (80009a0 <HAL_GetTick+0x10>)
 8000996:	681b      	ldr	r3, [r3, #0]
}
 8000998:	4618      	mov	r0, r3
 800099a:	46bd      	mov	sp, r7
 800099c:	bc80      	pop	{r7}
 800099e:	4770      	bx	lr
 80009a0:	20000508 	.word	0x20000508

080009a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009ac:	f7ff fff0 	bl	8000990 <HAL_GetTick>
 80009b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009bc:	d005      	beq.n	80009ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009be:	4b09      	ldr	r3, [pc, #36]	; (80009e4 <HAL_Delay+0x40>)
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	461a      	mov	r2, r3
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	4413      	add	r3, r2
 80009c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80009ca:	bf00      	nop
 80009cc:	f7ff ffe0 	bl	8000990 <HAL_GetTick>
 80009d0:	4602      	mov	r2, r0
 80009d2:	68bb      	ldr	r3, [r7, #8]
 80009d4:	1ad3      	subs	r3, r2, r3
 80009d6:	68fa      	ldr	r2, [r7, #12]
 80009d8:	429a      	cmp	r2, r3
 80009da:	d8f7      	bhi.n	80009cc <HAL_Delay+0x28>
  {
  }
}
 80009dc:	bf00      	nop
 80009de:	3710      	adds	r7, #16
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	20000008 	.word	0x20000008

080009e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009e8:	b480      	push	{r7}
 80009ea:	b085      	sub	sp, #20
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	f003 0307 	and.w	r3, r3, #7
 80009f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009f8:	4b0c      	ldr	r3, [pc, #48]	; (8000a2c <__NVIC_SetPriorityGrouping+0x44>)
 80009fa:	68db      	ldr	r3, [r3, #12]
 80009fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009fe:	68ba      	ldr	r2, [r7, #8]
 8000a00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a04:	4013      	ands	r3, r2
 8000a06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a0c:	68bb      	ldr	r3, [r7, #8]
 8000a0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a1a:	4a04      	ldr	r2, [pc, #16]	; (8000a2c <__NVIC_SetPriorityGrouping+0x44>)
 8000a1c:	68bb      	ldr	r3, [r7, #8]
 8000a1e:	60d3      	str	r3, [r2, #12]
}
 8000a20:	bf00      	nop
 8000a22:	3714      	adds	r7, #20
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bc80      	pop	{r7}
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	e000ed00 	.word	0xe000ed00

08000a30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a34:	4b04      	ldr	r3, [pc, #16]	; (8000a48 <__NVIC_GetPriorityGrouping+0x18>)
 8000a36:	68db      	ldr	r3, [r3, #12]
 8000a38:	0a1b      	lsrs	r3, r3, #8
 8000a3a:	f003 0307 	and.w	r3, r3, #7
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bc80      	pop	{r7}
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop
 8000a48:	e000ed00 	.word	0xe000ed00

08000a4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b083      	sub	sp, #12
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	4603      	mov	r3, r0
 8000a54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	db0b      	blt.n	8000a76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	f003 021f 	and.w	r2, r3, #31
 8000a64:	4906      	ldr	r1, [pc, #24]	; (8000a80 <__NVIC_EnableIRQ+0x34>)
 8000a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a6a:	095b      	lsrs	r3, r3, #5
 8000a6c:	2001      	movs	r0, #1
 8000a6e:	fa00 f202 	lsl.w	r2, r0, r2
 8000a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000a76:	bf00      	nop
 8000a78:	370c      	adds	r7, #12
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bc80      	pop	{r7}
 8000a7e:	4770      	bx	lr
 8000a80:	e000e100 	.word	0xe000e100

08000a84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a84:	b480      	push	{r7}
 8000a86:	b083      	sub	sp, #12
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	6039      	str	r1, [r7, #0]
 8000a8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	db0a      	blt.n	8000aae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	b2da      	uxtb	r2, r3
 8000a9c:	490c      	ldr	r1, [pc, #48]	; (8000ad0 <__NVIC_SetPriority+0x4c>)
 8000a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aa2:	0112      	lsls	r2, r2, #4
 8000aa4:	b2d2      	uxtb	r2, r2
 8000aa6:	440b      	add	r3, r1
 8000aa8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000aac:	e00a      	b.n	8000ac4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	b2da      	uxtb	r2, r3
 8000ab2:	4908      	ldr	r1, [pc, #32]	; (8000ad4 <__NVIC_SetPriority+0x50>)
 8000ab4:	79fb      	ldrb	r3, [r7, #7]
 8000ab6:	f003 030f 	and.w	r3, r3, #15
 8000aba:	3b04      	subs	r3, #4
 8000abc:	0112      	lsls	r2, r2, #4
 8000abe:	b2d2      	uxtb	r2, r2
 8000ac0:	440b      	add	r3, r1
 8000ac2:	761a      	strb	r2, [r3, #24]
}
 8000ac4:	bf00      	nop
 8000ac6:	370c      	adds	r7, #12
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bc80      	pop	{r7}
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	e000e100 	.word	0xe000e100
 8000ad4:	e000ed00 	.word	0xe000ed00

08000ad8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b089      	sub	sp, #36	; 0x24
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	60f8      	str	r0, [r7, #12]
 8000ae0:	60b9      	str	r1, [r7, #8]
 8000ae2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	f003 0307 	and.w	r3, r3, #7
 8000aea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000aec:	69fb      	ldr	r3, [r7, #28]
 8000aee:	f1c3 0307 	rsb	r3, r3, #7
 8000af2:	2b04      	cmp	r3, #4
 8000af4:	bf28      	it	cs
 8000af6:	2304      	movcs	r3, #4
 8000af8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000afa:	69fb      	ldr	r3, [r7, #28]
 8000afc:	3304      	adds	r3, #4
 8000afe:	2b06      	cmp	r3, #6
 8000b00:	d902      	bls.n	8000b08 <NVIC_EncodePriority+0x30>
 8000b02:	69fb      	ldr	r3, [r7, #28]
 8000b04:	3b03      	subs	r3, #3
 8000b06:	e000      	b.n	8000b0a <NVIC_EncodePriority+0x32>
 8000b08:	2300      	movs	r3, #0
 8000b0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b0c:	f04f 32ff 	mov.w	r2, #4294967295
 8000b10:	69bb      	ldr	r3, [r7, #24]
 8000b12:	fa02 f303 	lsl.w	r3, r2, r3
 8000b16:	43da      	mvns	r2, r3
 8000b18:	68bb      	ldr	r3, [r7, #8]
 8000b1a:	401a      	ands	r2, r3
 8000b1c:	697b      	ldr	r3, [r7, #20]
 8000b1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b20:	f04f 31ff 	mov.w	r1, #4294967295
 8000b24:	697b      	ldr	r3, [r7, #20]
 8000b26:	fa01 f303 	lsl.w	r3, r1, r3
 8000b2a:	43d9      	mvns	r1, r3
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b30:	4313      	orrs	r3, r2
         );
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	3724      	adds	r7, #36	; 0x24
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bc80      	pop	{r7}
 8000b3a:	4770      	bx	lr

08000b3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	3b01      	subs	r3, #1
 8000b48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b4c:	d301      	bcc.n	8000b52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b4e:	2301      	movs	r3, #1
 8000b50:	e00f      	b.n	8000b72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b52:	4a0a      	ldr	r2, [pc, #40]	; (8000b7c <SysTick_Config+0x40>)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	3b01      	subs	r3, #1
 8000b58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b5a:	210f      	movs	r1, #15
 8000b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b60:	f7ff ff90 	bl	8000a84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b64:	4b05      	ldr	r3, [pc, #20]	; (8000b7c <SysTick_Config+0x40>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b6a:	4b04      	ldr	r3, [pc, #16]	; (8000b7c <SysTick_Config+0x40>)
 8000b6c:	2207      	movs	r2, #7
 8000b6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b70:	2300      	movs	r3, #0
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	3708      	adds	r7, #8
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	e000e010 	.word	0xe000e010

08000b80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b88:	6878      	ldr	r0, [r7, #4]
 8000b8a:	f7ff ff2d 	bl	80009e8 <__NVIC_SetPriorityGrouping>
}
 8000b8e:	bf00      	nop
 8000b90:	3708      	adds	r7, #8
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}

08000b96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b96:	b580      	push	{r7, lr}
 8000b98:	b086      	sub	sp, #24
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	60b9      	str	r1, [r7, #8]
 8000ba0:	607a      	str	r2, [r7, #4]
 8000ba2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ba8:	f7ff ff42 	bl	8000a30 <__NVIC_GetPriorityGrouping>
 8000bac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bae:	687a      	ldr	r2, [r7, #4]
 8000bb0:	68b9      	ldr	r1, [r7, #8]
 8000bb2:	6978      	ldr	r0, [r7, #20]
 8000bb4:	f7ff ff90 	bl	8000ad8 <NVIC_EncodePriority>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bbe:	4611      	mov	r1, r2
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f7ff ff5f 	bl	8000a84 <__NVIC_SetPriority>
}
 8000bc6:	bf00      	nop
 8000bc8:	3718      	adds	r7, #24
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}

08000bce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bce:	b580      	push	{r7, lr}
 8000bd0:	b082      	sub	sp, #8
 8000bd2:	af00      	add	r7, sp, #0
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000bd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff ff35 	bl	8000a4c <__NVIC_EnableIRQ>
}
 8000be2:	bf00      	nop
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}

08000bea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bea:	b580      	push	{r7, lr}
 8000bec:	b082      	sub	sp, #8
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bf2:	6878      	ldr	r0, [r7, #4]
 8000bf4:	f7ff ffa2 	bl	8000b3c <SysTick_Config>
 8000bf8:	4603      	mov	r3, r0
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	3708      	adds	r7, #8
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
	...

08000c04 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b084      	sub	sp, #16
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000c16:	2b02      	cmp	r3, #2
 8000c18:	d005      	beq.n	8000c26 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	2204      	movs	r2, #4
 8000c1e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000c20:	2301      	movs	r3, #1
 8000c22:	73fb      	strb	r3, [r7, #15]
 8000c24:	e0d6      	b.n	8000dd4 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	681a      	ldr	r2, [r3, #0]
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	f022 020e 	bic.w	r2, r2, #14
 8000c34:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	f022 0201 	bic.w	r2, r2, #1
 8000c44:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	461a      	mov	r2, r3
 8000c4c:	4b64      	ldr	r3, [pc, #400]	; (8000de0 <HAL_DMA_Abort_IT+0x1dc>)
 8000c4e:	429a      	cmp	r2, r3
 8000c50:	d958      	bls.n	8000d04 <HAL_DMA_Abort_IT+0x100>
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4a63      	ldr	r2, [pc, #396]	; (8000de4 <HAL_DMA_Abort_IT+0x1e0>)
 8000c58:	4293      	cmp	r3, r2
 8000c5a:	d04f      	beq.n	8000cfc <HAL_DMA_Abort_IT+0xf8>
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	4a61      	ldr	r2, [pc, #388]	; (8000de8 <HAL_DMA_Abort_IT+0x1e4>)
 8000c62:	4293      	cmp	r3, r2
 8000c64:	d048      	beq.n	8000cf8 <HAL_DMA_Abort_IT+0xf4>
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4a60      	ldr	r2, [pc, #384]	; (8000dec <HAL_DMA_Abort_IT+0x1e8>)
 8000c6c:	4293      	cmp	r3, r2
 8000c6e:	d040      	beq.n	8000cf2 <HAL_DMA_Abort_IT+0xee>
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a5e      	ldr	r2, [pc, #376]	; (8000df0 <HAL_DMA_Abort_IT+0x1ec>)
 8000c76:	4293      	cmp	r3, r2
 8000c78:	d038      	beq.n	8000cec <HAL_DMA_Abort_IT+0xe8>
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4a5d      	ldr	r2, [pc, #372]	; (8000df4 <HAL_DMA_Abort_IT+0x1f0>)
 8000c80:	4293      	cmp	r3, r2
 8000c82:	d030      	beq.n	8000ce6 <HAL_DMA_Abort_IT+0xe2>
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a5b      	ldr	r2, [pc, #364]	; (8000df8 <HAL_DMA_Abort_IT+0x1f4>)
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	d028      	beq.n	8000ce0 <HAL_DMA_Abort_IT+0xdc>
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4a53      	ldr	r2, [pc, #332]	; (8000de0 <HAL_DMA_Abort_IT+0x1dc>)
 8000c94:	4293      	cmp	r3, r2
 8000c96:	d020      	beq.n	8000cda <HAL_DMA_Abort_IT+0xd6>
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a57      	ldr	r2, [pc, #348]	; (8000dfc <HAL_DMA_Abort_IT+0x1f8>)
 8000c9e:	4293      	cmp	r3, r2
 8000ca0:	d019      	beq.n	8000cd6 <HAL_DMA_Abort_IT+0xd2>
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	4a56      	ldr	r2, [pc, #344]	; (8000e00 <HAL_DMA_Abort_IT+0x1fc>)
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	d012      	beq.n	8000cd2 <HAL_DMA_Abort_IT+0xce>
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a54      	ldr	r2, [pc, #336]	; (8000e04 <HAL_DMA_Abort_IT+0x200>)
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d00a      	beq.n	8000ccc <HAL_DMA_Abort_IT+0xc8>
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4a53      	ldr	r2, [pc, #332]	; (8000e08 <HAL_DMA_Abort_IT+0x204>)
 8000cbc:	4293      	cmp	r3, r2
 8000cbe:	d102      	bne.n	8000cc6 <HAL_DMA_Abort_IT+0xc2>
 8000cc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cc4:	e01b      	b.n	8000cfe <HAL_DMA_Abort_IT+0xfa>
 8000cc6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000cca:	e018      	b.n	8000cfe <HAL_DMA_Abort_IT+0xfa>
 8000ccc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cd0:	e015      	b.n	8000cfe <HAL_DMA_Abort_IT+0xfa>
 8000cd2:	2310      	movs	r3, #16
 8000cd4:	e013      	b.n	8000cfe <HAL_DMA_Abort_IT+0xfa>
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e011      	b.n	8000cfe <HAL_DMA_Abort_IT+0xfa>
 8000cda:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000cde:	e00e      	b.n	8000cfe <HAL_DMA_Abort_IT+0xfa>
 8000ce0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000ce4:	e00b      	b.n	8000cfe <HAL_DMA_Abort_IT+0xfa>
 8000ce6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000cea:	e008      	b.n	8000cfe <HAL_DMA_Abort_IT+0xfa>
 8000cec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cf0:	e005      	b.n	8000cfe <HAL_DMA_Abort_IT+0xfa>
 8000cf2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cf6:	e002      	b.n	8000cfe <HAL_DMA_Abort_IT+0xfa>
 8000cf8:	2310      	movs	r3, #16
 8000cfa:	e000      	b.n	8000cfe <HAL_DMA_Abort_IT+0xfa>
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	4a43      	ldr	r2, [pc, #268]	; (8000e0c <HAL_DMA_Abort_IT+0x208>)
 8000d00:	6053      	str	r3, [r2, #4]
 8000d02:	e057      	b.n	8000db4 <HAL_DMA_Abort_IT+0x1b0>
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a36      	ldr	r2, [pc, #216]	; (8000de4 <HAL_DMA_Abort_IT+0x1e0>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d04f      	beq.n	8000dae <HAL_DMA_Abort_IT+0x1aa>
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4a35      	ldr	r2, [pc, #212]	; (8000de8 <HAL_DMA_Abort_IT+0x1e4>)
 8000d14:	4293      	cmp	r3, r2
 8000d16:	d048      	beq.n	8000daa <HAL_DMA_Abort_IT+0x1a6>
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a33      	ldr	r2, [pc, #204]	; (8000dec <HAL_DMA_Abort_IT+0x1e8>)
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	d040      	beq.n	8000da4 <HAL_DMA_Abort_IT+0x1a0>
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	4a32      	ldr	r2, [pc, #200]	; (8000df0 <HAL_DMA_Abort_IT+0x1ec>)
 8000d28:	4293      	cmp	r3, r2
 8000d2a:	d038      	beq.n	8000d9e <HAL_DMA_Abort_IT+0x19a>
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a30      	ldr	r2, [pc, #192]	; (8000df4 <HAL_DMA_Abort_IT+0x1f0>)
 8000d32:	4293      	cmp	r3, r2
 8000d34:	d030      	beq.n	8000d98 <HAL_DMA_Abort_IT+0x194>
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	4a2f      	ldr	r2, [pc, #188]	; (8000df8 <HAL_DMA_Abort_IT+0x1f4>)
 8000d3c:	4293      	cmp	r3, r2
 8000d3e:	d028      	beq.n	8000d92 <HAL_DMA_Abort_IT+0x18e>
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a26      	ldr	r2, [pc, #152]	; (8000de0 <HAL_DMA_Abort_IT+0x1dc>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d020      	beq.n	8000d8c <HAL_DMA_Abort_IT+0x188>
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	4a2b      	ldr	r2, [pc, #172]	; (8000dfc <HAL_DMA_Abort_IT+0x1f8>)
 8000d50:	4293      	cmp	r3, r2
 8000d52:	d019      	beq.n	8000d88 <HAL_DMA_Abort_IT+0x184>
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a29      	ldr	r2, [pc, #164]	; (8000e00 <HAL_DMA_Abort_IT+0x1fc>)
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	d012      	beq.n	8000d84 <HAL_DMA_Abort_IT+0x180>
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4a28      	ldr	r2, [pc, #160]	; (8000e04 <HAL_DMA_Abort_IT+0x200>)
 8000d64:	4293      	cmp	r3, r2
 8000d66:	d00a      	beq.n	8000d7e <HAL_DMA_Abort_IT+0x17a>
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a26      	ldr	r2, [pc, #152]	; (8000e08 <HAL_DMA_Abort_IT+0x204>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d102      	bne.n	8000d78 <HAL_DMA_Abort_IT+0x174>
 8000d72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d76:	e01b      	b.n	8000db0 <HAL_DMA_Abort_IT+0x1ac>
 8000d78:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d7c:	e018      	b.n	8000db0 <HAL_DMA_Abort_IT+0x1ac>
 8000d7e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d82:	e015      	b.n	8000db0 <HAL_DMA_Abort_IT+0x1ac>
 8000d84:	2310      	movs	r3, #16
 8000d86:	e013      	b.n	8000db0 <HAL_DMA_Abort_IT+0x1ac>
 8000d88:	2301      	movs	r3, #1
 8000d8a:	e011      	b.n	8000db0 <HAL_DMA_Abort_IT+0x1ac>
 8000d8c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000d90:	e00e      	b.n	8000db0 <HAL_DMA_Abort_IT+0x1ac>
 8000d92:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000d96:	e00b      	b.n	8000db0 <HAL_DMA_Abort_IT+0x1ac>
 8000d98:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d9c:	e008      	b.n	8000db0 <HAL_DMA_Abort_IT+0x1ac>
 8000d9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000da2:	e005      	b.n	8000db0 <HAL_DMA_Abort_IT+0x1ac>
 8000da4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000da8:	e002      	b.n	8000db0 <HAL_DMA_Abort_IT+0x1ac>
 8000daa:	2310      	movs	r3, #16
 8000dac:	e000      	b.n	8000db0 <HAL_DMA_Abort_IT+0x1ac>
 8000dae:	2301      	movs	r3, #1
 8000db0:	4a17      	ldr	r2, [pc, #92]	; (8000e10 <HAL_DMA_Abort_IT+0x20c>)
 8000db2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	2201      	movs	r2, #1
 8000db8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d003      	beq.n	8000dd4 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000dd0:	6878      	ldr	r0, [r7, #4]
 8000dd2:	4798      	blx	r3
    } 
  }
  return status;
 8000dd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	3710      	adds	r7, #16
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	40020080 	.word	0x40020080
 8000de4:	40020008 	.word	0x40020008
 8000de8:	4002001c 	.word	0x4002001c
 8000dec:	40020030 	.word	0x40020030
 8000df0:	40020044 	.word	0x40020044
 8000df4:	40020058 	.word	0x40020058
 8000df8:	4002006c 	.word	0x4002006c
 8000dfc:	40020408 	.word	0x40020408
 8000e00:	4002041c 	.word	0x4002041c
 8000e04:	40020430 	.word	0x40020430
 8000e08:	40020444 	.word	0x40020444
 8000e0c:	40020400 	.word	0x40020400
 8000e10:	40020000 	.word	0x40020000

08000e14 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b08b      	sub	sp, #44	; 0x2c
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
 8000e1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000e22:	2300      	movs	r3, #0
 8000e24:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e26:	e133      	b.n	8001090 <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000e28:	2201      	movs	r2, #1
 8000e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e30:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	69fa      	ldr	r2, [r7, #28]
 8000e38:	4013      	ands	r3, r2
 8000e3a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000e3c:	69ba      	ldr	r2, [r7, #24]
 8000e3e:	69fb      	ldr	r3, [r7, #28]
 8000e40:	429a      	cmp	r2, r3
 8000e42:	f040 8122 	bne.w	800108a <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	2b12      	cmp	r3, #18
 8000e4c:	d034      	beq.n	8000eb8 <HAL_GPIO_Init+0xa4>
 8000e4e:	2b12      	cmp	r3, #18
 8000e50:	d80d      	bhi.n	8000e6e <HAL_GPIO_Init+0x5a>
 8000e52:	2b02      	cmp	r3, #2
 8000e54:	d02b      	beq.n	8000eae <HAL_GPIO_Init+0x9a>
 8000e56:	2b02      	cmp	r3, #2
 8000e58:	d804      	bhi.n	8000e64 <HAL_GPIO_Init+0x50>
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d031      	beq.n	8000ec2 <HAL_GPIO_Init+0xae>
 8000e5e:	2b01      	cmp	r3, #1
 8000e60:	d01c      	beq.n	8000e9c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000e62:	e048      	b.n	8000ef6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000e64:	2b03      	cmp	r3, #3
 8000e66:	d043      	beq.n	8000ef0 <HAL_GPIO_Init+0xdc>
 8000e68:	2b11      	cmp	r3, #17
 8000e6a:	d01b      	beq.n	8000ea4 <HAL_GPIO_Init+0x90>
          break;
 8000e6c:	e043      	b.n	8000ef6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000e6e:	4a8f      	ldr	r2, [pc, #572]	; (80010ac <HAL_GPIO_Init+0x298>)
 8000e70:	4293      	cmp	r3, r2
 8000e72:	d026      	beq.n	8000ec2 <HAL_GPIO_Init+0xae>
 8000e74:	4a8d      	ldr	r2, [pc, #564]	; (80010ac <HAL_GPIO_Init+0x298>)
 8000e76:	4293      	cmp	r3, r2
 8000e78:	d806      	bhi.n	8000e88 <HAL_GPIO_Init+0x74>
 8000e7a:	4a8d      	ldr	r2, [pc, #564]	; (80010b0 <HAL_GPIO_Init+0x29c>)
 8000e7c:	4293      	cmp	r3, r2
 8000e7e:	d020      	beq.n	8000ec2 <HAL_GPIO_Init+0xae>
 8000e80:	4a8c      	ldr	r2, [pc, #560]	; (80010b4 <HAL_GPIO_Init+0x2a0>)
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d01d      	beq.n	8000ec2 <HAL_GPIO_Init+0xae>
          break;
 8000e86:	e036      	b.n	8000ef6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000e88:	4a8b      	ldr	r2, [pc, #556]	; (80010b8 <HAL_GPIO_Init+0x2a4>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d019      	beq.n	8000ec2 <HAL_GPIO_Init+0xae>
 8000e8e:	4a8b      	ldr	r2, [pc, #556]	; (80010bc <HAL_GPIO_Init+0x2a8>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d016      	beq.n	8000ec2 <HAL_GPIO_Init+0xae>
 8000e94:	4a8a      	ldr	r2, [pc, #552]	; (80010c0 <HAL_GPIO_Init+0x2ac>)
 8000e96:	4293      	cmp	r3, r2
 8000e98:	d013      	beq.n	8000ec2 <HAL_GPIO_Init+0xae>
          break;
 8000e9a:	e02c      	b.n	8000ef6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	623b      	str	r3, [r7, #32]
          break;
 8000ea2:	e028      	b.n	8000ef6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	68db      	ldr	r3, [r3, #12]
 8000ea8:	3304      	adds	r3, #4
 8000eaa:	623b      	str	r3, [r7, #32]
          break;
 8000eac:	e023      	b.n	8000ef6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	68db      	ldr	r3, [r3, #12]
 8000eb2:	3308      	adds	r3, #8
 8000eb4:	623b      	str	r3, [r7, #32]
          break;
 8000eb6:	e01e      	b.n	8000ef6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	68db      	ldr	r3, [r3, #12]
 8000ebc:	330c      	adds	r3, #12
 8000ebe:	623b      	str	r3, [r7, #32]
          break;
 8000ec0:	e019      	b.n	8000ef6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	689b      	ldr	r3, [r3, #8]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d102      	bne.n	8000ed0 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000eca:	2304      	movs	r3, #4
 8000ecc:	623b      	str	r3, [r7, #32]
          break;
 8000ece:	e012      	b.n	8000ef6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	689b      	ldr	r3, [r3, #8]
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d105      	bne.n	8000ee4 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ed8:	2308      	movs	r3, #8
 8000eda:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	69fa      	ldr	r2, [r7, #28]
 8000ee0:	611a      	str	r2, [r3, #16]
          break;
 8000ee2:	e008      	b.n	8000ef6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ee4:	2308      	movs	r3, #8
 8000ee6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	69fa      	ldr	r2, [r7, #28]
 8000eec:	615a      	str	r2, [r3, #20]
          break;
 8000eee:	e002      	b.n	8000ef6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	623b      	str	r3, [r7, #32]
          break;
 8000ef4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ef6:	69bb      	ldr	r3, [r7, #24]
 8000ef8:	2bff      	cmp	r3, #255	; 0xff
 8000efa:	d801      	bhi.n	8000f00 <HAL_GPIO_Init+0xec>
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	e001      	b.n	8000f04 <HAL_GPIO_Init+0xf0>
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	3304      	adds	r3, #4
 8000f04:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000f06:	69bb      	ldr	r3, [r7, #24]
 8000f08:	2bff      	cmp	r3, #255	; 0xff
 8000f0a:	d802      	bhi.n	8000f12 <HAL_GPIO_Init+0xfe>
 8000f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f0e:	009b      	lsls	r3, r3, #2
 8000f10:	e002      	b.n	8000f18 <HAL_GPIO_Init+0x104>
 8000f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f14:	3b08      	subs	r3, #8
 8000f16:	009b      	lsls	r3, r3, #2
 8000f18:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	210f      	movs	r1, #15
 8000f20:	693b      	ldr	r3, [r7, #16]
 8000f22:	fa01 f303 	lsl.w	r3, r1, r3
 8000f26:	43db      	mvns	r3, r3
 8000f28:	401a      	ands	r2, r3
 8000f2a:	6a39      	ldr	r1, [r7, #32]
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f32:	431a      	orrs	r2, r3
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	f000 80a2 	beq.w	800108a <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000f46:	4b5f      	ldr	r3, [pc, #380]	; (80010c4 <HAL_GPIO_Init+0x2b0>)
 8000f48:	699b      	ldr	r3, [r3, #24]
 8000f4a:	4a5e      	ldr	r2, [pc, #376]	; (80010c4 <HAL_GPIO_Init+0x2b0>)
 8000f4c:	f043 0301 	orr.w	r3, r3, #1
 8000f50:	6193      	str	r3, [r2, #24]
 8000f52:	4b5c      	ldr	r3, [pc, #368]	; (80010c4 <HAL_GPIO_Init+0x2b0>)
 8000f54:	699b      	ldr	r3, [r3, #24]
 8000f56:	f003 0301 	and.w	r3, r3, #1
 8000f5a:	60bb      	str	r3, [r7, #8]
 8000f5c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000f5e:	4a5a      	ldr	r2, [pc, #360]	; (80010c8 <HAL_GPIO_Init+0x2b4>)
 8000f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f62:	089b      	lsrs	r3, r3, #2
 8000f64:	3302      	adds	r3, #2
 8000f66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f6a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f6e:	f003 0303 	and.w	r3, r3, #3
 8000f72:	009b      	lsls	r3, r3, #2
 8000f74:	220f      	movs	r2, #15
 8000f76:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7a:	43db      	mvns	r3, r3
 8000f7c:	68fa      	ldr	r2, [r7, #12]
 8000f7e:	4013      	ands	r3, r2
 8000f80:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4a51      	ldr	r2, [pc, #324]	; (80010cc <HAL_GPIO_Init+0x2b8>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d01f      	beq.n	8000fca <HAL_GPIO_Init+0x1b6>
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	4a50      	ldr	r2, [pc, #320]	; (80010d0 <HAL_GPIO_Init+0x2bc>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d019      	beq.n	8000fc6 <HAL_GPIO_Init+0x1b2>
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4a4f      	ldr	r2, [pc, #316]	; (80010d4 <HAL_GPIO_Init+0x2c0>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d013      	beq.n	8000fc2 <HAL_GPIO_Init+0x1ae>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4a4e      	ldr	r2, [pc, #312]	; (80010d8 <HAL_GPIO_Init+0x2c4>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d00d      	beq.n	8000fbe <HAL_GPIO_Init+0x1aa>
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	4a4d      	ldr	r2, [pc, #308]	; (80010dc <HAL_GPIO_Init+0x2c8>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d007      	beq.n	8000fba <HAL_GPIO_Init+0x1a6>
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	4a4c      	ldr	r2, [pc, #304]	; (80010e0 <HAL_GPIO_Init+0x2cc>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d101      	bne.n	8000fb6 <HAL_GPIO_Init+0x1a2>
 8000fb2:	2305      	movs	r3, #5
 8000fb4:	e00a      	b.n	8000fcc <HAL_GPIO_Init+0x1b8>
 8000fb6:	2306      	movs	r3, #6
 8000fb8:	e008      	b.n	8000fcc <HAL_GPIO_Init+0x1b8>
 8000fba:	2304      	movs	r3, #4
 8000fbc:	e006      	b.n	8000fcc <HAL_GPIO_Init+0x1b8>
 8000fbe:	2303      	movs	r3, #3
 8000fc0:	e004      	b.n	8000fcc <HAL_GPIO_Init+0x1b8>
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	e002      	b.n	8000fcc <HAL_GPIO_Init+0x1b8>
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e000      	b.n	8000fcc <HAL_GPIO_Init+0x1b8>
 8000fca:	2300      	movs	r3, #0
 8000fcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fce:	f002 0203 	and.w	r2, r2, #3
 8000fd2:	0092      	lsls	r2, r2, #2
 8000fd4:	4093      	lsls	r3, r2
 8000fd6:	68fa      	ldr	r2, [r7, #12]
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000fdc:	493a      	ldr	r1, [pc, #232]	; (80010c8 <HAL_GPIO_Init+0x2b4>)
 8000fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fe0:	089b      	lsrs	r3, r3, #2
 8000fe2:	3302      	adds	r3, #2
 8000fe4:	68fa      	ldr	r2, [r7, #12]
 8000fe6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d006      	beq.n	8001004 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000ff6:	4b3b      	ldr	r3, [pc, #236]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	493a      	ldr	r1, [pc, #232]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 8000ffc:	69bb      	ldr	r3, [r7, #24]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	600b      	str	r3, [r1, #0]
 8001002:	e006      	b.n	8001012 <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001004:	4b37      	ldr	r3, [pc, #220]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	69bb      	ldr	r3, [r7, #24]
 800100a:	43db      	mvns	r3, r3
 800100c:	4935      	ldr	r1, [pc, #212]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 800100e:	4013      	ands	r3, r2
 8001010:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800101a:	2b00      	cmp	r3, #0
 800101c:	d006      	beq.n	800102c <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800101e:	4b31      	ldr	r3, [pc, #196]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 8001020:	685a      	ldr	r2, [r3, #4]
 8001022:	4930      	ldr	r1, [pc, #192]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 8001024:	69bb      	ldr	r3, [r7, #24]
 8001026:	4313      	orrs	r3, r2
 8001028:	604b      	str	r3, [r1, #4]
 800102a:	e006      	b.n	800103a <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800102c:	4b2d      	ldr	r3, [pc, #180]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 800102e:	685a      	ldr	r2, [r3, #4]
 8001030:	69bb      	ldr	r3, [r7, #24]
 8001032:	43db      	mvns	r3, r3
 8001034:	492b      	ldr	r1, [pc, #172]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 8001036:	4013      	ands	r3, r2
 8001038:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001042:	2b00      	cmp	r3, #0
 8001044:	d006      	beq.n	8001054 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001046:	4b27      	ldr	r3, [pc, #156]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 8001048:	689a      	ldr	r2, [r3, #8]
 800104a:	4926      	ldr	r1, [pc, #152]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 800104c:	69bb      	ldr	r3, [r7, #24]
 800104e:	4313      	orrs	r3, r2
 8001050:	608b      	str	r3, [r1, #8]
 8001052:	e006      	b.n	8001062 <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001054:	4b23      	ldr	r3, [pc, #140]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 8001056:	689a      	ldr	r2, [r3, #8]
 8001058:	69bb      	ldr	r3, [r7, #24]
 800105a:	43db      	mvns	r3, r3
 800105c:	4921      	ldr	r1, [pc, #132]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 800105e:	4013      	ands	r3, r2
 8001060:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800106a:	2b00      	cmp	r3, #0
 800106c:	d006      	beq.n	800107c <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800106e:	4b1d      	ldr	r3, [pc, #116]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 8001070:	68da      	ldr	r2, [r3, #12]
 8001072:	491c      	ldr	r1, [pc, #112]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 8001074:	69bb      	ldr	r3, [r7, #24]
 8001076:	4313      	orrs	r3, r2
 8001078:	60cb      	str	r3, [r1, #12]
 800107a:	e006      	b.n	800108a <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800107c:	4b19      	ldr	r3, [pc, #100]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 800107e:	68da      	ldr	r2, [r3, #12]
 8001080:	69bb      	ldr	r3, [r7, #24]
 8001082:	43db      	mvns	r3, r3
 8001084:	4917      	ldr	r1, [pc, #92]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 8001086:	4013      	ands	r3, r2
 8001088:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800108a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800108c:	3301      	adds	r3, #1
 800108e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001096:	fa22 f303 	lsr.w	r3, r2, r3
 800109a:	2b00      	cmp	r3, #0
 800109c:	f47f aec4 	bne.w	8000e28 <HAL_GPIO_Init+0x14>
  }
}
 80010a0:	bf00      	nop
 80010a2:	372c      	adds	r7, #44	; 0x2c
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bc80      	pop	{r7}
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	10210000 	.word	0x10210000
 80010b0:	10110000 	.word	0x10110000
 80010b4:	10120000 	.word	0x10120000
 80010b8:	10310000 	.word	0x10310000
 80010bc:	10320000 	.word	0x10320000
 80010c0:	10220000 	.word	0x10220000
 80010c4:	40021000 	.word	0x40021000
 80010c8:	40010000 	.word	0x40010000
 80010cc:	40010800 	.word	0x40010800
 80010d0:	40010c00 	.word	0x40010c00
 80010d4:	40011000 	.word	0x40011000
 80010d8:	40011400 	.word	0x40011400
 80010dc:	40011800 	.word	0x40011800
 80010e0:	40011c00 	.word	0x40011c00
 80010e4:	40010400 	.word	0x40010400

080010e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b085      	sub	sp, #20
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
 80010f0:	460b      	mov	r3, r1
 80010f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	689a      	ldr	r2, [r3, #8]
 80010f8:	887b      	ldrh	r3, [r7, #2]
 80010fa:	4013      	ands	r3, r2
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d002      	beq.n	8001106 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001100:	2301      	movs	r3, #1
 8001102:	73fb      	strb	r3, [r7, #15]
 8001104:	e001      	b.n	800110a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001106:	2300      	movs	r3, #0
 8001108:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800110a:	7bfb      	ldrb	r3, [r7, #15]
}
 800110c:	4618      	mov	r0, r3
 800110e:	3714      	adds	r7, #20
 8001110:	46bd      	mov	sp, r7
 8001112:	bc80      	pop	{r7}
 8001114:	4770      	bx	lr

08001116 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001116:	b480      	push	{r7}
 8001118:	b083      	sub	sp, #12
 800111a:	af00      	add	r7, sp, #0
 800111c:	6078      	str	r0, [r7, #4]
 800111e:	460b      	mov	r3, r1
 8001120:	807b      	strh	r3, [r7, #2]
 8001122:	4613      	mov	r3, r2
 8001124:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001126:	787b      	ldrb	r3, [r7, #1]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d003      	beq.n	8001134 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800112c:	887a      	ldrh	r2, [r7, #2]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001132:	e003      	b.n	800113c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001134:	887b      	ldrh	r3, [r7, #2]
 8001136:	041a      	lsls	r2, r3, #16
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	611a      	str	r2, [r3, #16]
}
 800113c:	bf00      	nop
 800113e:	370c      	adds	r7, #12
 8001140:	46bd      	mov	sp, r7
 8001142:	bc80      	pop	{r7}
 8001144:	4770      	bx	lr

08001146 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001146:	b480      	push	{r7}
 8001148:	b083      	sub	sp, #12
 800114a:	af00      	add	r7, sp, #0
 800114c:	6078      	str	r0, [r7, #4]
 800114e:	460b      	mov	r3, r1
 8001150:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	68da      	ldr	r2, [r3, #12]
 8001156:	887b      	ldrh	r3, [r7, #2]
 8001158:	4013      	ands	r3, r2
 800115a:	2b00      	cmp	r3, #0
 800115c:	d003      	beq.n	8001166 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800115e:	887a      	ldrh	r2, [r7, #2]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8001164:	e002      	b.n	800116c <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001166:	887a      	ldrh	r2, [r7, #2]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	611a      	str	r2, [r3, #16]
}
 800116c:	bf00      	nop
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	bc80      	pop	{r7}
 8001174:	4770      	bx	lr
	...

08001178 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001182:	4b08      	ldr	r3, [pc, #32]	; (80011a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001184:	695a      	ldr	r2, [r3, #20]
 8001186:	88fb      	ldrh	r3, [r7, #6]
 8001188:	4013      	ands	r3, r2
 800118a:	2b00      	cmp	r3, #0
 800118c:	d006      	beq.n	800119c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800118e:	4a05      	ldr	r2, [pc, #20]	; (80011a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001190:	88fb      	ldrh	r3, [r7, #6]
 8001192:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001194:	88fb      	ldrh	r3, [r7, #6]
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff f85e 	bl	8000258 <HAL_GPIO_EXTI_Callback>
  }
}
 800119c:	bf00      	nop
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	40010400 	.word	0x40010400

080011a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d101      	bne.n	80011ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011b6:	2301      	movs	r3, #1
 80011b8:	e26c      	b.n	8001694 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f003 0301 	and.w	r3, r3, #1
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	f000 8087 	beq.w	80012d6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80011c8:	4b92      	ldr	r3, [pc, #584]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	f003 030c 	and.w	r3, r3, #12
 80011d0:	2b04      	cmp	r3, #4
 80011d2:	d00c      	beq.n	80011ee <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80011d4:	4b8f      	ldr	r3, [pc, #572]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f003 030c 	and.w	r3, r3, #12
 80011dc:	2b08      	cmp	r3, #8
 80011de:	d112      	bne.n	8001206 <HAL_RCC_OscConfig+0x5e>
 80011e0:	4b8c      	ldr	r3, [pc, #560]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011ec:	d10b      	bne.n	8001206 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011ee:	4b89      	ldr	r3, [pc, #548]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d06c      	beq.n	80012d4 <HAL_RCC_OscConfig+0x12c>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d168      	bne.n	80012d4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001202:	2301      	movs	r3, #1
 8001204:	e246      	b.n	8001694 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800120e:	d106      	bne.n	800121e <HAL_RCC_OscConfig+0x76>
 8001210:	4b80      	ldr	r3, [pc, #512]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a7f      	ldr	r2, [pc, #508]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 8001216:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800121a:	6013      	str	r3, [r2, #0]
 800121c:	e02e      	b.n	800127c <HAL_RCC_OscConfig+0xd4>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d10c      	bne.n	8001240 <HAL_RCC_OscConfig+0x98>
 8001226:	4b7b      	ldr	r3, [pc, #492]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4a7a      	ldr	r2, [pc, #488]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 800122c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001230:	6013      	str	r3, [r2, #0]
 8001232:	4b78      	ldr	r3, [pc, #480]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4a77      	ldr	r2, [pc, #476]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 8001238:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800123c:	6013      	str	r3, [r2, #0]
 800123e:	e01d      	b.n	800127c <HAL_RCC_OscConfig+0xd4>
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001248:	d10c      	bne.n	8001264 <HAL_RCC_OscConfig+0xbc>
 800124a:	4b72      	ldr	r3, [pc, #456]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4a71      	ldr	r2, [pc, #452]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 8001250:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001254:	6013      	str	r3, [r2, #0]
 8001256:	4b6f      	ldr	r3, [pc, #444]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4a6e      	ldr	r2, [pc, #440]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 800125c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001260:	6013      	str	r3, [r2, #0]
 8001262:	e00b      	b.n	800127c <HAL_RCC_OscConfig+0xd4>
 8001264:	4b6b      	ldr	r3, [pc, #428]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a6a      	ldr	r2, [pc, #424]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 800126a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800126e:	6013      	str	r3, [r2, #0]
 8001270:	4b68      	ldr	r3, [pc, #416]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a67      	ldr	r2, [pc, #412]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 8001276:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800127a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d013      	beq.n	80012ac <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001284:	f7ff fb84 	bl	8000990 <HAL_GetTick>
 8001288:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800128a:	e008      	b.n	800129e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800128c:	f7ff fb80 	bl	8000990 <HAL_GetTick>
 8001290:	4602      	mov	r2, r0
 8001292:	693b      	ldr	r3, [r7, #16]
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	2b64      	cmp	r3, #100	; 0x64
 8001298:	d901      	bls.n	800129e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800129a:	2303      	movs	r3, #3
 800129c:	e1fa      	b.n	8001694 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800129e:	4b5d      	ldr	r3, [pc, #372]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d0f0      	beq.n	800128c <HAL_RCC_OscConfig+0xe4>
 80012aa:	e014      	b.n	80012d6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012ac:	f7ff fb70 	bl	8000990 <HAL_GetTick>
 80012b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012b2:	e008      	b.n	80012c6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012b4:	f7ff fb6c 	bl	8000990 <HAL_GetTick>
 80012b8:	4602      	mov	r2, r0
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	1ad3      	subs	r3, r2, r3
 80012be:	2b64      	cmp	r3, #100	; 0x64
 80012c0:	d901      	bls.n	80012c6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80012c2:	2303      	movs	r3, #3
 80012c4:	e1e6      	b.n	8001694 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012c6:	4b53      	ldr	r3, [pc, #332]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d1f0      	bne.n	80012b4 <HAL_RCC_OscConfig+0x10c>
 80012d2:	e000      	b.n	80012d6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 0302 	and.w	r3, r3, #2
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d063      	beq.n	80013aa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80012e2:	4b4c      	ldr	r3, [pc, #304]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	f003 030c 	and.w	r3, r3, #12
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d00b      	beq.n	8001306 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80012ee:	4b49      	ldr	r3, [pc, #292]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	f003 030c 	and.w	r3, r3, #12
 80012f6:	2b08      	cmp	r3, #8
 80012f8:	d11c      	bne.n	8001334 <HAL_RCC_OscConfig+0x18c>
 80012fa:	4b46      	ldr	r3, [pc, #280]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001302:	2b00      	cmp	r3, #0
 8001304:	d116      	bne.n	8001334 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001306:	4b43      	ldr	r3, [pc, #268]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f003 0302 	and.w	r3, r3, #2
 800130e:	2b00      	cmp	r3, #0
 8001310:	d005      	beq.n	800131e <HAL_RCC_OscConfig+0x176>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	691b      	ldr	r3, [r3, #16]
 8001316:	2b01      	cmp	r3, #1
 8001318:	d001      	beq.n	800131e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800131a:	2301      	movs	r3, #1
 800131c:	e1ba      	b.n	8001694 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800131e:	4b3d      	ldr	r3, [pc, #244]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	695b      	ldr	r3, [r3, #20]
 800132a:	00db      	lsls	r3, r3, #3
 800132c:	4939      	ldr	r1, [pc, #228]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 800132e:	4313      	orrs	r3, r2
 8001330:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001332:	e03a      	b.n	80013aa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	691b      	ldr	r3, [r3, #16]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d020      	beq.n	800137e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800133c:	4b36      	ldr	r3, [pc, #216]	; (8001418 <HAL_RCC_OscConfig+0x270>)
 800133e:	2201      	movs	r2, #1
 8001340:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001342:	f7ff fb25 	bl	8000990 <HAL_GetTick>
 8001346:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001348:	e008      	b.n	800135c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800134a:	f7ff fb21 	bl	8000990 <HAL_GetTick>
 800134e:	4602      	mov	r2, r0
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	1ad3      	subs	r3, r2, r3
 8001354:	2b02      	cmp	r3, #2
 8001356:	d901      	bls.n	800135c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001358:	2303      	movs	r3, #3
 800135a:	e19b      	b.n	8001694 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800135c:	4b2d      	ldr	r3, [pc, #180]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f003 0302 	and.w	r3, r3, #2
 8001364:	2b00      	cmp	r3, #0
 8001366:	d0f0      	beq.n	800134a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001368:	4b2a      	ldr	r3, [pc, #168]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	695b      	ldr	r3, [r3, #20]
 8001374:	00db      	lsls	r3, r3, #3
 8001376:	4927      	ldr	r1, [pc, #156]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 8001378:	4313      	orrs	r3, r2
 800137a:	600b      	str	r3, [r1, #0]
 800137c:	e015      	b.n	80013aa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800137e:	4b26      	ldr	r3, [pc, #152]	; (8001418 <HAL_RCC_OscConfig+0x270>)
 8001380:	2200      	movs	r2, #0
 8001382:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001384:	f7ff fb04 	bl	8000990 <HAL_GetTick>
 8001388:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800138a:	e008      	b.n	800139e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800138c:	f7ff fb00 	bl	8000990 <HAL_GetTick>
 8001390:	4602      	mov	r2, r0
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	2b02      	cmp	r3, #2
 8001398:	d901      	bls.n	800139e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800139a:	2303      	movs	r3, #3
 800139c:	e17a      	b.n	8001694 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800139e:	4b1d      	ldr	r3, [pc, #116]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f003 0302 	and.w	r3, r3, #2
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d1f0      	bne.n	800138c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f003 0308 	and.w	r3, r3, #8
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d03a      	beq.n	800142c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	699b      	ldr	r3, [r3, #24]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d019      	beq.n	80013f2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013be:	4b17      	ldr	r3, [pc, #92]	; (800141c <HAL_RCC_OscConfig+0x274>)
 80013c0:	2201      	movs	r2, #1
 80013c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013c4:	f7ff fae4 	bl	8000990 <HAL_GetTick>
 80013c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013ca:	e008      	b.n	80013de <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013cc:	f7ff fae0 	bl	8000990 <HAL_GetTick>
 80013d0:	4602      	mov	r2, r0
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	2b02      	cmp	r3, #2
 80013d8:	d901      	bls.n	80013de <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80013da:	2303      	movs	r3, #3
 80013dc:	e15a      	b.n	8001694 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013de:	4b0d      	ldr	r3, [pc, #52]	; (8001414 <HAL_RCC_OscConfig+0x26c>)
 80013e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013e2:	f003 0302 	and.w	r3, r3, #2
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d0f0      	beq.n	80013cc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80013ea:	2001      	movs	r0, #1
 80013ec:	f000 fada 	bl	80019a4 <RCC_Delay>
 80013f0:	e01c      	b.n	800142c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013f2:	4b0a      	ldr	r3, [pc, #40]	; (800141c <HAL_RCC_OscConfig+0x274>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013f8:	f7ff faca 	bl	8000990 <HAL_GetTick>
 80013fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013fe:	e00f      	b.n	8001420 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001400:	f7ff fac6 	bl	8000990 <HAL_GetTick>
 8001404:	4602      	mov	r2, r0
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	2b02      	cmp	r3, #2
 800140c:	d908      	bls.n	8001420 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800140e:	2303      	movs	r3, #3
 8001410:	e140      	b.n	8001694 <HAL_RCC_OscConfig+0x4ec>
 8001412:	bf00      	nop
 8001414:	40021000 	.word	0x40021000
 8001418:	42420000 	.word	0x42420000
 800141c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001420:	4b9e      	ldr	r3, [pc, #632]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 8001422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001424:	f003 0302 	and.w	r3, r3, #2
 8001428:	2b00      	cmp	r3, #0
 800142a:	d1e9      	bne.n	8001400 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f003 0304 	and.w	r3, r3, #4
 8001434:	2b00      	cmp	r3, #0
 8001436:	f000 80a6 	beq.w	8001586 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800143a:	2300      	movs	r3, #0
 800143c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800143e:	4b97      	ldr	r3, [pc, #604]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 8001440:	69db      	ldr	r3, [r3, #28]
 8001442:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001446:	2b00      	cmp	r3, #0
 8001448:	d10d      	bne.n	8001466 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800144a:	4b94      	ldr	r3, [pc, #592]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 800144c:	69db      	ldr	r3, [r3, #28]
 800144e:	4a93      	ldr	r2, [pc, #588]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 8001450:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001454:	61d3      	str	r3, [r2, #28]
 8001456:	4b91      	ldr	r3, [pc, #580]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 8001458:	69db      	ldr	r3, [r3, #28]
 800145a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800145e:	60bb      	str	r3, [r7, #8]
 8001460:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001462:	2301      	movs	r3, #1
 8001464:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001466:	4b8e      	ldr	r3, [pc, #568]	; (80016a0 <HAL_RCC_OscConfig+0x4f8>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800146e:	2b00      	cmp	r3, #0
 8001470:	d118      	bne.n	80014a4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001472:	4b8b      	ldr	r3, [pc, #556]	; (80016a0 <HAL_RCC_OscConfig+0x4f8>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a8a      	ldr	r2, [pc, #552]	; (80016a0 <HAL_RCC_OscConfig+0x4f8>)
 8001478:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800147c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800147e:	f7ff fa87 	bl	8000990 <HAL_GetTick>
 8001482:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001484:	e008      	b.n	8001498 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001486:	f7ff fa83 	bl	8000990 <HAL_GetTick>
 800148a:	4602      	mov	r2, r0
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	1ad3      	subs	r3, r2, r3
 8001490:	2b64      	cmp	r3, #100	; 0x64
 8001492:	d901      	bls.n	8001498 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001494:	2303      	movs	r3, #3
 8001496:	e0fd      	b.n	8001694 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001498:	4b81      	ldr	r3, [pc, #516]	; (80016a0 <HAL_RCC_OscConfig+0x4f8>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d0f0      	beq.n	8001486 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	68db      	ldr	r3, [r3, #12]
 80014a8:	2b01      	cmp	r3, #1
 80014aa:	d106      	bne.n	80014ba <HAL_RCC_OscConfig+0x312>
 80014ac:	4b7b      	ldr	r3, [pc, #492]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 80014ae:	6a1b      	ldr	r3, [r3, #32]
 80014b0:	4a7a      	ldr	r2, [pc, #488]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 80014b2:	f043 0301 	orr.w	r3, r3, #1
 80014b6:	6213      	str	r3, [r2, #32]
 80014b8:	e02d      	b.n	8001516 <HAL_RCC_OscConfig+0x36e>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	68db      	ldr	r3, [r3, #12]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d10c      	bne.n	80014dc <HAL_RCC_OscConfig+0x334>
 80014c2:	4b76      	ldr	r3, [pc, #472]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 80014c4:	6a1b      	ldr	r3, [r3, #32]
 80014c6:	4a75      	ldr	r2, [pc, #468]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 80014c8:	f023 0301 	bic.w	r3, r3, #1
 80014cc:	6213      	str	r3, [r2, #32]
 80014ce:	4b73      	ldr	r3, [pc, #460]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 80014d0:	6a1b      	ldr	r3, [r3, #32]
 80014d2:	4a72      	ldr	r2, [pc, #456]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 80014d4:	f023 0304 	bic.w	r3, r3, #4
 80014d8:	6213      	str	r3, [r2, #32]
 80014da:	e01c      	b.n	8001516 <HAL_RCC_OscConfig+0x36e>
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	2b05      	cmp	r3, #5
 80014e2:	d10c      	bne.n	80014fe <HAL_RCC_OscConfig+0x356>
 80014e4:	4b6d      	ldr	r3, [pc, #436]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 80014e6:	6a1b      	ldr	r3, [r3, #32]
 80014e8:	4a6c      	ldr	r2, [pc, #432]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 80014ea:	f043 0304 	orr.w	r3, r3, #4
 80014ee:	6213      	str	r3, [r2, #32]
 80014f0:	4b6a      	ldr	r3, [pc, #424]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 80014f2:	6a1b      	ldr	r3, [r3, #32]
 80014f4:	4a69      	ldr	r2, [pc, #420]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 80014f6:	f043 0301 	orr.w	r3, r3, #1
 80014fa:	6213      	str	r3, [r2, #32]
 80014fc:	e00b      	b.n	8001516 <HAL_RCC_OscConfig+0x36e>
 80014fe:	4b67      	ldr	r3, [pc, #412]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 8001500:	6a1b      	ldr	r3, [r3, #32]
 8001502:	4a66      	ldr	r2, [pc, #408]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 8001504:	f023 0301 	bic.w	r3, r3, #1
 8001508:	6213      	str	r3, [r2, #32]
 800150a:	4b64      	ldr	r3, [pc, #400]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 800150c:	6a1b      	ldr	r3, [r3, #32]
 800150e:	4a63      	ldr	r2, [pc, #396]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 8001510:	f023 0304 	bic.w	r3, r3, #4
 8001514:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	68db      	ldr	r3, [r3, #12]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d015      	beq.n	800154a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800151e:	f7ff fa37 	bl	8000990 <HAL_GetTick>
 8001522:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001524:	e00a      	b.n	800153c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001526:	f7ff fa33 	bl	8000990 <HAL_GetTick>
 800152a:	4602      	mov	r2, r0
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	f241 3288 	movw	r2, #5000	; 0x1388
 8001534:	4293      	cmp	r3, r2
 8001536:	d901      	bls.n	800153c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001538:	2303      	movs	r3, #3
 800153a:	e0ab      	b.n	8001694 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800153c:	4b57      	ldr	r3, [pc, #348]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 800153e:	6a1b      	ldr	r3, [r3, #32]
 8001540:	f003 0302 	and.w	r3, r3, #2
 8001544:	2b00      	cmp	r3, #0
 8001546:	d0ee      	beq.n	8001526 <HAL_RCC_OscConfig+0x37e>
 8001548:	e014      	b.n	8001574 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800154a:	f7ff fa21 	bl	8000990 <HAL_GetTick>
 800154e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001550:	e00a      	b.n	8001568 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001552:	f7ff fa1d 	bl	8000990 <HAL_GetTick>
 8001556:	4602      	mov	r2, r0
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	1ad3      	subs	r3, r2, r3
 800155c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001560:	4293      	cmp	r3, r2
 8001562:	d901      	bls.n	8001568 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001564:	2303      	movs	r3, #3
 8001566:	e095      	b.n	8001694 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001568:	4b4c      	ldr	r3, [pc, #304]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 800156a:	6a1b      	ldr	r3, [r3, #32]
 800156c:	f003 0302 	and.w	r3, r3, #2
 8001570:	2b00      	cmp	r3, #0
 8001572:	d1ee      	bne.n	8001552 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001574:	7dfb      	ldrb	r3, [r7, #23]
 8001576:	2b01      	cmp	r3, #1
 8001578:	d105      	bne.n	8001586 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800157a:	4b48      	ldr	r3, [pc, #288]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 800157c:	69db      	ldr	r3, [r3, #28]
 800157e:	4a47      	ldr	r2, [pc, #284]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 8001580:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001584:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	69db      	ldr	r3, [r3, #28]
 800158a:	2b00      	cmp	r3, #0
 800158c:	f000 8081 	beq.w	8001692 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001590:	4b42      	ldr	r3, [pc, #264]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f003 030c 	and.w	r3, r3, #12
 8001598:	2b08      	cmp	r3, #8
 800159a:	d061      	beq.n	8001660 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	69db      	ldr	r3, [r3, #28]
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	d146      	bne.n	8001632 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015a4:	4b3f      	ldr	r3, [pc, #252]	; (80016a4 <HAL_RCC_OscConfig+0x4fc>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015aa:	f7ff f9f1 	bl	8000990 <HAL_GetTick>
 80015ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015b0:	e008      	b.n	80015c4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015b2:	f7ff f9ed 	bl	8000990 <HAL_GetTick>
 80015b6:	4602      	mov	r2, r0
 80015b8:	693b      	ldr	r3, [r7, #16]
 80015ba:	1ad3      	subs	r3, r2, r3
 80015bc:	2b02      	cmp	r3, #2
 80015be:	d901      	bls.n	80015c4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80015c0:	2303      	movs	r3, #3
 80015c2:	e067      	b.n	8001694 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015c4:	4b35      	ldr	r3, [pc, #212]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d1f0      	bne.n	80015b2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6a1b      	ldr	r3, [r3, #32]
 80015d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015d8:	d108      	bne.n	80015ec <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80015da:	4b30      	ldr	r3, [pc, #192]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	492d      	ldr	r1, [pc, #180]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 80015e8:	4313      	orrs	r3, r2
 80015ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015ec:	4b2b      	ldr	r3, [pc, #172]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6a19      	ldr	r1, [r3, #32]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015fc:	430b      	orrs	r3, r1
 80015fe:	4927      	ldr	r1, [pc, #156]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 8001600:	4313      	orrs	r3, r2
 8001602:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001604:	4b27      	ldr	r3, [pc, #156]	; (80016a4 <HAL_RCC_OscConfig+0x4fc>)
 8001606:	2201      	movs	r2, #1
 8001608:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800160a:	f7ff f9c1 	bl	8000990 <HAL_GetTick>
 800160e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001610:	e008      	b.n	8001624 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001612:	f7ff f9bd 	bl	8000990 <HAL_GetTick>
 8001616:	4602      	mov	r2, r0
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	2b02      	cmp	r3, #2
 800161e:	d901      	bls.n	8001624 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001620:	2303      	movs	r3, #3
 8001622:	e037      	b.n	8001694 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001624:	4b1d      	ldr	r3, [pc, #116]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800162c:	2b00      	cmp	r3, #0
 800162e:	d0f0      	beq.n	8001612 <HAL_RCC_OscConfig+0x46a>
 8001630:	e02f      	b.n	8001692 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001632:	4b1c      	ldr	r3, [pc, #112]	; (80016a4 <HAL_RCC_OscConfig+0x4fc>)
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001638:	f7ff f9aa 	bl	8000990 <HAL_GetTick>
 800163c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800163e:	e008      	b.n	8001652 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001640:	f7ff f9a6 	bl	8000990 <HAL_GetTick>
 8001644:	4602      	mov	r2, r0
 8001646:	693b      	ldr	r3, [r7, #16]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	2b02      	cmp	r3, #2
 800164c:	d901      	bls.n	8001652 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800164e:	2303      	movs	r3, #3
 8001650:	e020      	b.n	8001694 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001652:	4b12      	ldr	r3, [pc, #72]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800165a:	2b00      	cmp	r3, #0
 800165c:	d1f0      	bne.n	8001640 <HAL_RCC_OscConfig+0x498>
 800165e:	e018      	b.n	8001692 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	69db      	ldr	r3, [r3, #28]
 8001664:	2b01      	cmp	r3, #1
 8001666:	d101      	bne.n	800166c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e013      	b.n	8001694 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800166c:	4b0b      	ldr	r3, [pc, #44]	; (800169c <HAL_RCC_OscConfig+0x4f4>)
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6a1b      	ldr	r3, [r3, #32]
 800167c:	429a      	cmp	r2, r3
 800167e:	d106      	bne.n	800168e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800168a:	429a      	cmp	r2, r3
 800168c:	d001      	beq.n	8001692 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	e000      	b.n	8001694 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001692:	2300      	movs	r3, #0
}
 8001694:	4618      	mov	r0, r3
 8001696:	3718      	adds	r7, #24
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	40021000 	.word	0x40021000
 80016a0:	40007000 	.word	0x40007000
 80016a4:	42420060 	.word	0x42420060

080016a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d101      	bne.n	80016bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016b8:	2301      	movs	r3, #1
 80016ba:	e0d0      	b.n	800185e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80016bc:	4b6a      	ldr	r3, [pc, #424]	; (8001868 <HAL_RCC_ClockConfig+0x1c0>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f003 0307 	and.w	r3, r3, #7
 80016c4:	683a      	ldr	r2, [r7, #0]
 80016c6:	429a      	cmp	r2, r3
 80016c8:	d910      	bls.n	80016ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016ca:	4b67      	ldr	r3, [pc, #412]	; (8001868 <HAL_RCC_ClockConfig+0x1c0>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f023 0207 	bic.w	r2, r3, #7
 80016d2:	4965      	ldr	r1, [pc, #404]	; (8001868 <HAL_RCC_ClockConfig+0x1c0>)
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	4313      	orrs	r3, r2
 80016d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016da:	4b63      	ldr	r3, [pc, #396]	; (8001868 <HAL_RCC_ClockConfig+0x1c0>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 0307 	and.w	r3, r3, #7
 80016e2:	683a      	ldr	r2, [r7, #0]
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d001      	beq.n	80016ec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80016e8:	2301      	movs	r3, #1
 80016ea:	e0b8      	b.n	800185e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f003 0302 	and.w	r3, r3, #2
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d020      	beq.n	800173a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f003 0304 	and.w	r3, r3, #4
 8001700:	2b00      	cmp	r3, #0
 8001702:	d005      	beq.n	8001710 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001704:	4b59      	ldr	r3, [pc, #356]	; (800186c <HAL_RCC_ClockConfig+0x1c4>)
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	4a58      	ldr	r2, [pc, #352]	; (800186c <HAL_RCC_ClockConfig+0x1c4>)
 800170a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800170e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f003 0308 	and.w	r3, r3, #8
 8001718:	2b00      	cmp	r3, #0
 800171a:	d005      	beq.n	8001728 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800171c:	4b53      	ldr	r3, [pc, #332]	; (800186c <HAL_RCC_ClockConfig+0x1c4>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	4a52      	ldr	r2, [pc, #328]	; (800186c <HAL_RCC_ClockConfig+0x1c4>)
 8001722:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001726:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001728:	4b50      	ldr	r3, [pc, #320]	; (800186c <HAL_RCC_ClockConfig+0x1c4>)
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	689b      	ldr	r3, [r3, #8]
 8001734:	494d      	ldr	r1, [pc, #308]	; (800186c <HAL_RCC_ClockConfig+0x1c4>)
 8001736:	4313      	orrs	r3, r2
 8001738:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f003 0301 	and.w	r3, r3, #1
 8001742:	2b00      	cmp	r3, #0
 8001744:	d040      	beq.n	80017c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	2b01      	cmp	r3, #1
 800174c:	d107      	bne.n	800175e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800174e:	4b47      	ldr	r3, [pc, #284]	; (800186c <HAL_RCC_ClockConfig+0x1c4>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001756:	2b00      	cmp	r3, #0
 8001758:	d115      	bne.n	8001786 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	e07f      	b.n	800185e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	2b02      	cmp	r3, #2
 8001764:	d107      	bne.n	8001776 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001766:	4b41      	ldr	r3, [pc, #260]	; (800186c <HAL_RCC_ClockConfig+0x1c4>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800176e:	2b00      	cmp	r3, #0
 8001770:	d109      	bne.n	8001786 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	e073      	b.n	800185e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001776:	4b3d      	ldr	r3, [pc, #244]	; (800186c <HAL_RCC_ClockConfig+0x1c4>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f003 0302 	and.w	r3, r3, #2
 800177e:	2b00      	cmp	r3, #0
 8001780:	d101      	bne.n	8001786 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001782:	2301      	movs	r3, #1
 8001784:	e06b      	b.n	800185e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001786:	4b39      	ldr	r3, [pc, #228]	; (800186c <HAL_RCC_ClockConfig+0x1c4>)
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	f023 0203 	bic.w	r2, r3, #3
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	4936      	ldr	r1, [pc, #216]	; (800186c <HAL_RCC_ClockConfig+0x1c4>)
 8001794:	4313      	orrs	r3, r2
 8001796:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001798:	f7ff f8fa 	bl	8000990 <HAL_GetTick>
 800179c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800179e:	e00a      	b.n	80017b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017a0:	f7ff f8f6 	bl	8000990 <HAL_GetTick>
 80017a4:	4602      	mov	r2, r0
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d901      	bls.n	80017b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80017b2:	2303      	movs	r3, #3
 80017b4:	e053      	b.n	800185e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017b6:	4b2d      	ldr	r3, [pc, #180]	; (800186c <HAL_RCC_ClockConfig+0x1c4>)
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	f003 020c 	and.w	r2, r3, #12
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	429a      	cmp	r2, r3
 80017c6:	d1eb      	bne.n	80017a0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80017c8:	4b27      	ldr	r3, [pc, #156]	; (8001868 <HAL_RCC_ClockConfig+0x1c0>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 0307 	and.w	r3, r3, #7
 80017d0:	683a      	ldr	r2, [r7, #0]
 80017d2:	429a      	cmp	r2, r3
 80017d4:	d210      	bcs.n	80017f8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017d6:	4b24      	ldr	r3, [pc, #144]	; (8001868 <HAL_RCC_ClockConfig+0x1c0>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f023 0207 	bic.w	r2, r3, #7
 80017de:	4922      	ldr	r1, [pc, #136]	; (8001868 <HAL_RCC_ClockConfig+0x1c0>)
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	4313      	orrs	r3, r2
 80017e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017e6:	4b20      	ldr	r3, [pc, #128]	; (8001868 <HAL_RCC_ClockConfig+0x1c0>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f003 0307 	and.w	r3, r3, #7
 80017ee:	683a      	ldr	r2, [r7, #0]
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d001      	beq.n	80017f8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80017f4:	2301      	movs	r3, #1
 80017f6:	e032      	b.n	800185e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f003 0304 	and.w	r3, r3, #4
 8001800:	2b00      	cmp	r3, #0
 8001802:	d008      	beq.n	8001816 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001804:	4b19      	ldr	r3, [pc, #100]	; (800186c <HAL_RCC_ClockConfig+0x1c4>)
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	4916      	ldr	r1, [pc, #88]	; (800186c <HAL_RCC_ClockConfig+0x1c4>)
 8001812:	4313      	orrs	r3, r2
 8001814:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f003 0308 	and.w	r3, r3, #8
 800181e:	2b00      	cmp	r3, #0
 8001820:	d009      	beq.n	8001836 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001822:	4b12      	ldr	r3, [pc, #72]	; (800186c <HAL_RCC_ClockConfig+0x1c4>)
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	691b      	ldr	r3, [r3, #16]
 800182e:	00db      	lsls	r3, r3, #3
 8001830:	490e      	ldr	r1, [pc, #56]	; (800186c <HAL_RCC_ClockConfig+0x1c4>)
 8001832:	4313      	orrs	r3, r2
 8001834:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001836:	f000 f821 	bl	800187c <HAL_RCC_GetSysClockFreq>
 800183a:	4601      	mov	r1, r0
 800183c:	4b0b      	ldr	r3, [pc, #44]	; (800186c <HAL_RCC_ClockConfig+0x1c4>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	091b      	lsrs	r3, r3, #4
 8001842:	f003 030f 	and.w	r3, r3, #15
 8001846:	4a0a      	ldr	r2, [pc, #40]	; (8001870 <HAL_RCC_ClockConfig+0x1c8>)
 8001848:	5cd3      	ldrb	r3, [r2, r3]
 800184a:	fa21 f303 	lsr.w	r3, r1, r3
 800184e:	4a09      	ldr	r2, [pc, #36]	; (8001874 <HAL_RCC_ClockConfig+0x1cc>)
 8001850:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001852:	4b09      	ldr	r3, [pc, #36]	; (8001878 <HAL_RCC_ClockConfig+0x1d0>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4618      	mov	r0, r3
 8001858:	f7ff f858 	bl	800090c <HAL_InitTick>

  return HAL_OK;
 800185c:	2300      	movs	r3, #0
}
 800185e:	4618      	mov	r0, r3
 8001860:	3710      	adds	r7, #16
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	40022000 	.word	0x40022000
 800186c:	40021000 	.word	0x40021000
 8001870:	08002c64 	.word	0x08002c64
 8001874:	20000000 	.word	0x20000000
 8001878:	20000004 	.word	0x20000004

0800187c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800187c:	b490      	push	{r4, r7}
 800187e:	b08a      	sub	sp, #40	; 0x28
 8001880:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001882:	4b2a      	ldr	r3, [pc, #168]	; (800192c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001884:	1d3c      	adds	r4, r7, #4
 8001886:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001888:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800188c:	4b28      	ldr	r3, [pc, #160]	; (8001930 <HAL_RCC_GetSysClockFreq+0xb4>)
 800188e:	881b      	ldrh	r3, [r3, #0]
 8001890:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001892:	2300      	movs	r3, #0
 8001894:	61fb      	str	r3, [r7, #28]
 8001896:	2300      	movs	r3, #0
 8001898:	61bb      	str	r3, [r7, #24]
 800189a:	2300      	movs	r3, #0
 800189c:	627b      	str	r3, [r7, #36]	; 0x24
 800189e:	2300      	movs	r3, #0
 80018a0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80018a2:	2300      	movs	r3, #0
 80018a4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80018a6:	4b23      	ldr	r3, [pc, #140]	; (8001934 <HAL_RCC_GetSysClockFreq+0xb8>)
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	f003 030c 	and.w	r3, r3, #12
 80018b2:	2b04      	cmp	r3, #4
 80018b4:	d002      	beq.n	80018bc <HAL_RCC_GetSysClockFreq+0x40>
 80018b6:	2b08      	cmp	r3, #8
 80018b8:	d003      	beq.n	80018c2 <HAL_RCC_GetSysClockFreq+0x46>
 80018ba:	e02d      	b.n	8001918 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80018bc:	4b1e      	ldr	r3, [pc, #120]	; (8001938 <HAL_RCC_GetSysClockFreq+0xbc>)
 80018be:	623b      	str	r3, [r7, #32]
      break;
 80018c0:	e02d      	b.n	800191e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	0c9b      	lsrs	r3, r3, #18
 80018c6:	f003 030f 	and.w	r3, r3, #15
 80018ca:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80018ce:	4413      	add	r3, r2
 80018d0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80018d4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d013      	beq.n	8001908 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80018e0:	4b14      	ldr	r3, [pc, #80]	; (8001934 <HAL_RCC_GetSysClockFreq+0xb8>)
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	0c5b      	lsrs	r3, r3, #17
 80018e6:	f003 0301 	and.w	r3, r3, #1
 80018ea:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80018ee:	4413      	add	r3, r2
 80018f0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80018f4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	4a0f      	ldr	r2, [pc, #60]	; (8001938 <HAL_RCC_GetSysClockFreq+0xbc>)
 80018fa:	fb02 f203 	mul.w	r2, r2, r3
 80018fe:	69bb      	ldr	r3, [r7, #24]
 8001900:	fbb2 f3f3 	udiv	r3, r2, r3
 8001904:	627b      	str	r3, [r7, #36]	; 0x24
 8001906:	e004      	b.n	8001912 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	4a0c      	ldr	r2, [pc, #48]	; (800193c <HAL_RCC_GetSysClockFreq+0xc0>)
 800190c:	fb02 f303 	mul.w	r3, r2, r3
 8001910:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001914:	623b      	str	r3, [r7, #32]
      break;
 8001916:	e002      	b.n	800191e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001918:	4b07      	ldr	r3, [pc, #28]	; (8001938 <HAL_RCC_GetSysClockFreq+0xbc>)
 800191a:	623b      	str	r3, [r7, #32]
      break;
 800191c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800191e:	6a3b      	ldr	r3, [r7, #32]
}
 8001920:	4618      	mov	r0, r3
 8001922:	3728      	adds	r7, #40	; 0x28
 8001924:	46bd      	mov	sp, r7
 8001926:	bc90      	pop	{r4, r7}
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	08002c50 	.word	0x08002c50
 8001930:	08002c60 	.word	0x08002c60
 8001934:	40021000 	.word	0x40021000
 8001938:	007a1200 	.word	0x007a1200
 800193c:	003d0900 	.word	0x003d0900

08001940 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001944:	4b02      	ldr	r3, [pc, #8]	; (8001950 <HAL_RCC_GetHCLKFreq+0x10>)
 8001946:	681b      	ldr	r3, [r3, #0]
}
 8001948:	4618      	mov	r0, r3
 800194a:	46bd      	mov	sp, r7
 800194c:	bc80      	pop	{r7}
 800194e:	4770      	bx	lr
 8001950:	20000000 	.word	0x20000000

08001954 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001958:	f7ff fff2 	bl	8001940 <HAL_RCC_GetHCLKFreq>
 800195c:	4601      	mov	r1, r0
 800195e:	4b05      	ldr	r3, [pc, #20]	; (8001974 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	0a1b      	lsrs	r3, r3, #8
 8001964:	f003 0307 	and.w	r3, r3, #7
 8001968:	4a03      	ldr	r2, [pc, #12]	; (8001978 <HAL_RCC_GetPCLK1Freq+0x24>)
 800196a:	5cd3      	ldrb	r3, [r2, r3]
 800196c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001970:	4618      	mov	r0, r3
 8001972:	bd80      	pop	{r7, pc}
 8001974:	40021000 	.word	0x40021000
 8001978:	08002c74 	.word	0x08002c74

0800197c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001980:	f7ff ffde 	bl	8001940 <HAL_RCC_GetHCLKFreq>
 8001984:	4601      	mov	r1, r0
 8001986:	4b05      	ldr	r3, [pc, #20]	; (800199c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	0adb      	lsrs	r3, r3, #11
 800198c:	f003 0307 	and.w	r3, r3, #7
 8001990:	4a03      	ldr	r2, [pc, #12]	; (80019a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001992:	5cd3      	ldrb	r3, [r2, r3]
 8001994:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001998:	4618      	mov	r0, r3
 800199a:	bd80      	pop	{r7, pc}
 800199c:	40021000 	.word	0x40021000
 80019a0:	08002c74 	.word	0x08002c74

080019a4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80019ac:	4b0a      	ldr	r3, [pc, #40]	; (80019d8 <RCC_Delay+0x34>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a0a      	ldr	r2, [pc, #40]	; (80019dc <RCC_Delay+0x38>)
 80019b2:	fba2 2303 	umull	r2, r3, r2, r3
 80019b6:	0a5b      	lsrs	r3, r3, #9
 80019b8:	687a      	ldr	r2, [r7, #4]
 80019ba:	fb02 f303 	mul.w	r3, r2, r3
 80019be:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80019c0:	bf00      	nop
  }
  while (Delay --);
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	1e5a      	subs	r2, r3, #1
 80019c6:	60fa      	str	r2, [r7, #12]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d1f9      	bne.n	80019c0 <RCC_Delay+0x1c>
}
 80019cc:	bf00      	nop
 80019ce:	3714      	adds	r7, #20
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bc80      	pop	{r7}
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	20000000 	.word	0x20000000
 80019dc:	10624dd3 	.word	0x10624dd3

080019e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d101      	bne.n	80019f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e03f      	b.n	8001a72 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d106      	bne.n	8001a0c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2200      	movs	r2, #0
 8001a02:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	f7fe fe16 	bl	8000638 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2224      	movs	r2, #36	; 0x24
 8001a10:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	68da      	ldr	r2, [r3, #12]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001a22:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f000 fb8d 	bl	8002144 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	691a      	ldr	r2, [r3, #16]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001a38:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	695a      	ldr	r2, [r3, #20]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001a48:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	68da      	ldr	r2, [r3, #12]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001a58:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2220      	movs	r2, #32
 8001a64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2220      	movs	r2, #32
 8001a6c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001a70:	2300      	movs	r3, #0
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b088      	sub	sp, #32
 8001a7e:	af02      	add	r7, sp, #8
 8001a80:	60f8      	str	r0, [r7, #12]
 8001a82:	60b9      	str	r1, [r7, #8]
 8001a84:	603b      	str	r3, [r7, #0]
 8001a86:	4613      	mov	r3, r2
 8001a88:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	2b20      	cmp	r3, #32
 8001a98:	f040 8083 	bne.w	8001ba2 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001a9c:	68bb      	ldr	r3, [r7, #8]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d002      	beq.n	8001aa8 <HAL_UART_Transmit+0x2e>
 8001aa2:	88fb      	ldrh	r3, [r7, #6]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d101      	bne.n	8001aac <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	e07b      	b.n	8001ba4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d101      	bne.n	8001aba <HAL_UART_Transmit+0x40>
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	e074      	b.n	8001ba4 <HAL_UART_Transmit+0x12a>
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	2201      	movs	r2, #1
 8001abe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	2221      	movs	r2, #33	; 0x21
 8001acc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001ad0:	f7fe ff5e 	bl	8000990 <HAL_GetTick>
 8001ad4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	88fa      	ldrh	r2, [r7, #6]
 8001ada:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	88fa      	ldrh	r2, [r7, #6]
 8001ae0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001ae2:	e042      	b.n	8001b6a <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001ae8:	b29b      	uxth	r3, r3
 8001aea:	3b01      	subs	r3, #1
 8001aec:	b29a      	uxth	r2, r3
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001afa:	d122      	bne.n	8001b42 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	9300      	str	r3, [sp, #0]
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	2200      	movs	r2, #0
 8001b04:	2180      	movs	r1, #128	; 0x80
 8001b06:	68f8      	ldr	r0, [r7, #12]
 8001b08:	f000 f9b2 	bl	8001e70 <UART_WaitOnFlagUntilTimeout>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8001b12:	2303      	movs	r3, #3
 8001b14:	e046      	b.n	8001ba4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	881b      	ldrh	r3, [r3, #0]
 8001b1e:	461a      	mov	r2, r3
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001b28:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	691b      	ldr	r3, [r3, #16]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d103      	bne.n	8001b3a <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	3302      	adds	r3, #2
 8001b36:	60bb      	str	r3, [r7, #8]
 8001b38:	e017      	b.n	8001b6a <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	60bb      	str	r3, [r7, #8]
 8001b40:	e013      	b.n	8001b6a <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	9300      	str	r3, [sp, #0]
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	2200      	movs	r2, #0
 8001b4a:	2180      	movs	r1, #128	; 0x80
 8001b4c:	68f8      	ldr	r0, [r7, #12]
 8001b4e:	f000 f98f 	bl	8001e70 <UART_WaitOnFlagUntilTimeout>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8001b58:	2303      	movs	r3, #3
 8001b5a:	e023      	b.n	8001ba4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	1c5a      	adds	r2, r3, #1
 8001b60:	60ba      	str	r2, [r7, #8]
 8001b62:	781a      	ldrb	r2, [r3, #0]
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001b6e:	b29b      	uxth	r3, r3
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d1b7      	bne.n	8001ae4 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	9300      	str	r3, [sp, #0]
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	2140      	movs	r1, #64	; 0x40
 8001b7e:	68f8      	ldr	r0, [r7, #12]
 8001b80:	f000 f976 	bl	8001e70 <UART_WaitOnFlagUntilTimeout>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e00a      	b.n	8001ba4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	2220      	movs	r2, #32
 8001b92:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	e000      	b.n	8001ba4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001ba2:	2302      	movs	r3, #2
  }
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3718      	adds	r7, #24
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}

08001bac <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b085      	sub	sp, #20
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	60f8      	str	r0, [r7, #12]
 8001bb4:	60b9      	str	r1, [r7, #8]
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	2b20      	cmp	r3, #32
 8001bc4:	d140      	bne.n	8001c48 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d002      	beq.n	8001bd2 <HAL_UART_Receive_IT+0x26>
 8001bcc:	88fb      	ldrh	r3, [r7, #6]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d101      	bne.n	8001bd6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e039      	b.n	8001c4a <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d101      	bne.n	8001be4 <HAL_UART_Receive_IT+0x38>
 8001be0:	2302      	movs	r3, #2
 8001be2:	e032      	b.n	8001c4a <HAL_UART_Receive_IT+0x9e>
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2201      	movs	r2, #1
 8001be8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	68ba      	ldr	r2, [r7, #8]
 8001bf0:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	88fa      	ldrh	r2, [r7, #6]
 8001bf6:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	88fa      	ldrh	r2, [r7, #6]
 8001bfc:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	2200      	movs	r2, #0
 8001c02:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	2222      	movs	r2, #34	; 0x22
 8001c08:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	68da      	ldr	r2, [r3, #12]
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c22:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	695a      	ldr	r2, [r3, #20]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f042 0201 	orr.w	r2, r2, #1
 8001c32:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	68da      	ldr	r2, [r3, #12]
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f042 0220 	orr.w	r2, r2, #32
 8001c42:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001c44:	2300      	movs	r3, #0
 8001c46:	e000      	b.n	8001c4a <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8001c48:	2302      	movs	r3, #2
  }
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3714      	adds	r7, #20
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bc80      	pop	{r7}
 8001c52:	4770      	bx	lr

08001c54 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b088      	sub	sp, #32
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	68db      	ldr	r3, [r3, #12]
 8001c6a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	695b      	ldr	r3, [r3, #20]
 8001c72:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8001c74:	2300      	movs	r3, #0
 8001c76:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001c7c:	69fb      	ldr	r3, [r7, #28]
 8001c7e:	f003 030f 	and.w	r3, r3, #15
 8001c82:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d10d      	bne.n	8001ca6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001c8a:	69fb      	ldr	r3, [r7, #28]
 8001c8c:	f003 0320 	and.w	r3, r3, #32
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d008      	beq.n	8001ca6 <HAL_UART_IRQHandler+0x52>
 8001c94:	69bb      	ldr	r3, [r7, #24]
 8001c96:	f003 0320 	and.w	r3, r3, #32
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d003      	beq.n	8001ca6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f000 f9ce 	bl	8002040 <UART_Receive_IT>
      return;
 8001ca4:	e0cc      	b.n	8001e40 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	f000 80ab 	beq.w	8001e04 <HAL_UART_IRQHandler+0x1b0>
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	f003 0301 	and.w	r3, r3, #1
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d105      	bne.n	8001cc4 <HAL_UART_IRQHandler+0x70>
 8001cb8:	69bb      	ldr	r3, [r7, #24]
 8001cba:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	f000 80a0 	beq.w	8001e04 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001cc4:	69fb      	ldr	r3, [r7, #28]
 8001cc6:	f003 0301 	and.w	r3, r3, #1
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d00a      	beq.n	8001ce4 <HAL_UART_IRQHandler+0x90>
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d005      	beq.n	8001ce4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cdc:	f043 0201 	orr.w	r2, r3, #1
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001ce4:	69fb      	ldr	r3, [r7, #28]
 8001ce6:	f003 0304 	and.w	r3, r3, #4
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d00a      	beq.n	8001d04 <HAL_UART_IRQHandler+0xb0>
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	f003 0301 	and.w	r3, r3, #1
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d005      	beq.n	8001d04 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cfc:	f043 0202 	orr.w	r2, r3, #2
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001d04:	69fb      	ldr	r3, [r7, #28]
 8001d06:	f003 0302 	and.w	r3, r3, #2
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d00a      	beq.n	8001d24 <HAL_UART_IRQHandler+0xd0>
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	f003 0301 	and.w	r3, r3, #1
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d005      	beq.n	8001d24 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d1c:	f043 0204 	orr.w	r2, r3, #4
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	f003 0308 	and.w	r3, r3, #8
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d00a      	beq.n	8001d44 <HAL_UART_IRQHandler+0xf0>
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	f003 0301 	and.w	r3, r3, #1
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d005      	beq.n	8001d44 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d3c:	f043 0208 	orr.w	r2, r3, #8
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d078      	beq.n	8001e3e <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001d4c:	69fb      	ldr	r3, [r7, #28]
 8001d4e:	f003 0320 	and.w	r3, r3, #32
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d007      	beq.n	8001d66 <HAL_UART_IRQHandler+0x112>
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	f003 0320 	and.w	r3, r3, #32
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d002      	beq.n	8001d66 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8001d60:	6878      	ldr	r0, [r7, #4]
 8001d62:	f000 f96d 	bl	8002040 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	695b      	ldr	r3, [r3, #20]
 8001d6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	bf14      	ite	ne
 8001d74:	2301      	movne	r3, #1
 8001d76:	2300      	moveq	r3, #0
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d80:	f003 0308 	and.w	r3, r3, #8
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d102      	bne.n	8001d8e <HAL_UART_IRQHandler+0x13a>
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d031      	beq.n	8001df2 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f000 f8b8 	bl	8001f04 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	695b      	ldr	r3, [r3, #20]
 8001d9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d023      	beq.n	8001dea <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	695a      	ldr	r2, [r3, #20]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001db0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d013      	beq.n	8001de2 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dbe:	4a22      	ldr	r2, [pc, #136]	; (8001e48 <HAL_UART_IRQHandler+0x1f4>)
 8001dc0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7fe ff1c 	bl	8000c04 <HAL_DMA_Abort_IT>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d016      	beq.n	8001e00 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dd8:	687a      	ldr	r2, [r7, #4]
 8001dda:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001ddc:	4610      	mov	r0, r2
 8001dde:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001de0:	e00e      	b.n	8001e00 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f000 f83b 	bl	8001e5e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001de8:	e00a      	b.n	8001e00 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f000 f837 	bl	8001e5e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001df0:	e006      	b.n	8001e00 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001df2:	6878      	ldr	r0, [r7, #4]
 8001df4:	f000 f833 	bl	8001e5e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8001dfe:	e01e      	b.n	8001e3e <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001e00:	bf00      	nop
    return;
 8001e02:	e01c      	b.n	8001e3e <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d008      	beq.n	8001e20 <HAL_UART_IRQHandler+0x1cc>
 8001e0e:	69bb      	ldr	r3, [r7, #24]
 8001e10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d003      	beq.n	8001e20 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8001e18:	6878      	ldr	r0, [r7, #4]
 8001e1a:	f000 f8a4 	bl	8001f66 <UART_Transmit_IT>
    return;
 8001e1e:	e00f      	b.n	8001e40 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001e20:	69fb      	ldr	r3, [r7, #28]
 8001e22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d00a      	beq.n	8001e40 <HAL_UART_IRQHandler+0x1ec>
 8001e2a:	69bb      	ldr	r3, [r7, #24]
 8001e2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d005      	beq.n	8001e40 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	f000 f8eb 	bl	8002010 <UART_EndTransmit_IT>
    return;
 8001e3a:	bf00      	nop
 8001e3c:	e000      	b.n	8001e40 <HAL_UART_IRQHandler+0x1ec>
    return;
 8001e3e:	bf00      	nop
  }
}
 8001e40:	3720      	adds	r7, #32
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	08001f3f 	.word	0x08001f3f

08001e4c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001e54:	bf00      	nop
 8001e56:	370c      	adds	r7, #12
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bc80      	pop	{r7}
 8001e5c:	4770      	bx	lr

08001e5e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	b083      	sub	sp, #12
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001e66:	bf00      	nop
 8001e68:	370c      	adds	r7, #12
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bc80      	pop	{r7}
 8001e6e:	4770      	bx	lr

08001e70 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b084      	sub	sp, #16
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	60f8      	str	r0, [r7, #12]
 8001e78:	60b9      	str	r1, [r7, #8]
 8001e7a:	603b      	str	r3, [r7, #0]
 8001e7c:	4613      	mov	r3, r2
 8001e7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e80:	e02c      	b.n	8001edc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e82:	69bb      	ldr	r3, [r7, #24]
 8001e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e88:	d028      	beq.n	8001edc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001e8a:	69bb      	ldr	r3, [r7, #24]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d007      	beq.n	8001ea0 <UART_WaitOnFlagUntilTimeout+0x30>
 8001e90:	f7fe fd7e 	bl	8000990 <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	69ba      	ldr	r2, [r7, #24]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d21d      	bcs.n	8001edc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	68da      	ldr	r2, [r3, #12]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001eae:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	695a      	ldr	r2, [r3, #20]
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f022 0201 	bic.w	r2, r2, #1
 8001ebe:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	2220      	movs	r2, #32
 8001ec4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	2220      	movs	r2, #32
 8001ecc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	e00f      	b.n	8001efc <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	68ba      	ldr	r2, [r7, #8]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	bf0c      	ite	eq
 8001eec:	2301      	moveq	r3, #1
 8001eee:	2300      	movne	r3, #0
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	79fb      	ldrb	r3, [r7, #7]
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d0c3      	beq.n	8001e82 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001efa:	2300      	movs	r3, #0
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3710      	adds	r7, #16
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	68da      	ldr	r2, [r3, #12]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001f1a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	695a      	ldr	r2, [r3, #20]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f022 0201 	bic.w	r2, r2, #1
 8001f2a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2220      	movs	r2, #32
 8001f30:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8001f34:	bf00      	nop
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bc80      	pop	{r7}
 8001f3c:	4770      	bx	lr

08001f3e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b084      	sub	sp, #16
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f4a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	2200      	movs	r2, #0
 8001f56:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001f58:	68f8      	ldr	r0, [r7, #12]
 8001f5a:	f7ff ff80 	bl	8001e5e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001f5e:	bf00      	nop
 8001f60:	3710      	adds	r7, #16
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}

08001f66 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001f66:	b480      	push	{r7}
 8001f68:	b085      	sub	sp, #20
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	2b21      	cmp	r3, #33	; 0x21
 8001f78:	d144      	bne.n	8002004 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f82:	d11a      	bne.n	8001fba <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6a1b      	ldr	r3, [r3, #32]
 8001f88:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	881b      	ldrh	r3, [r3, #0]
 8001f8e:	461a      	mov	r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f98:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	691b      	ldr	r3, [r3, #16]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d105      	bne.n	8001fae <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6a1b      	ldr	r3, [r3, #32]
 8001fa6:	1c9a      	adds	r2, r3, #2
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	621a      	str	r2, [r3, #32]
 8001fac:	e00e      	b.n	8001fcc <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6a1b      	ldr	r3, [r3, #32]
 8001fb2:	1c5a      	adds	r2, r3, #1
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	621a      	str	r2, [r3, #32]
 8001fb8:	e008      	b.n	8001fcc <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6a1b      	ldr	r3, [r3, #32]
 8001fbe:	1c59      	adds	r1, r3, #1
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	6211      	str	r1, [r2, #32]
 8001fc4:	781a      	ldrb	r2, [r3, #0]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001fd0:	b29b      	uxth	r3, r3
 8001fd2:	3b01      	subs	r3, #1
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	4619      	mov	r1, r3
 8001fda:	84d1      	strh	r1, [r2, #38]	; 0x26
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d10f      	bne.n	8002000 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	68da      	ldr	r2, [r3, #12]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001fee:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	68da      	ldr	r2, [r3, #12]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001ffe:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002000:	2300      	movs	r3, #0
 8002002:	e000      	b.n	8002006 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002004:	2302      	movs	r3, #2
  }
}
 8002006:	4618      	mov	r0, r3
 8002008:	3714      	adds	r7, #20
 800200a:	46bd      	mov	sp, r7
 800200c:	bc80      	pop	{r7}
 800200e:	4770      	bx	lr

08002010 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	68da      	ldr	r2, [r3, #12]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002026:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2220      	movs	r2, #32
 800202c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f7ff ff0b 	bl	8001e4c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002036:	2300      	movs	r3, #0
}
 8002038:	4618      	mov	r0, r3
 800203a:	3708      	adds	r7, #8
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}

08002040 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b084      	sub	sp, #16
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800204e:	b2db      	uxtb	r3, r3
 8002050:	2b22      	cmp	r3, #34	; 0x22
 8002052:	d171      	bne.n	8002138 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800205c:	d123      	bne.n	80020a6 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002062:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	691b      	ldr	r3, [r3, #16]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d10e      	bne.n	800208a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	b29b      	uxth	r3, r3
 8002074:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002078:	b29a      	uxth	r2, r3
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002082:	1c9a      	adds	r2, r3, #2
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	629a      	str	r2, [r3, #40]	; 0x28
 8002088:	e029      	b.n	80020de <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	b29b      	uxth	r3, r3
 8002092:	b2db      	uxtb	r3, r3
 8002094:	b29a      	uxth	r2, r3
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800209e:	1c5a      	adds	r2, r3, #1
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	629a      	str	r2, [r3, #40]	; 0x28
 80020a4:	e01b      	b.n	80020de <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	691b      	ldr	r3, [r3, #16]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d10a      	bne.n	80020c4 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	6858      	ldr	r0, [r3, #4]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020b8:	1c59      	adds	r1, r3, #1
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	6291      	str	r1, [r2, #40]	; 0x28
 80020be:	b2c2      	uxtb	r2, r0
 80020c0:	701a      	strb	r2, [r3, #0]
 80020c2:	e00c      	b.n	80020de <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	b2da      	uxtb	r2, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020d0:	1c58      	adds	r0, r3, #1
 80020d2:	6879      	ldr	r1, [r7, #4]
 80020d4:	6288      	str	r0, [r1, #40]	; 0x28
 80020d6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80020da:	b2d2      	uxtb	r2, r2
 80020dc:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80020e2:	b29b      	uxth	r3, r3
 80020e4:	3b01      	subs	r3, #1
 80020e6:	b29b      	uxth	r3, r3
 80020e8:	687a      	ldr	r2, [r7, #4]
 80020ea:	4619      	mov	r1, r3
 80020ec:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d120      	bne.n	8002134 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	68da      	ldr	r2, [r3, #12]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f022 0220 	bic.w	r2, r2, #32
 8002100:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	68da      	ldr	r2, [r3, #12]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002110:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	695a      	ldr	r2, [r3, #20]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f022 0201 	bic.w	r2, r2, #1
 8002120:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2220      	movs	r2, #32
 8002126:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f7fe f8ce 	bl	80002cc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8002130:	2300      	movs	r3, #0
 8002132:	e002      	b.n	800213a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8002134:	2300      	movs	r3, #0
 8002136:	e000      	b.n	800213a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8002138:	2302      	movs	r3, #2
  }
}
 800213a:	4618      	mov	r0, r3
 800213c:	3710      	adds	r7, #16
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
	...

08002144 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	68da      	ldr	r2, [r3, #12]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	430a      	orrs	r2, r1
 8002160:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	689a      	ldr	r2, [r3, #8]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	691b      	ldr	r3, [r3, #16]
 800216a:	431a      	orrs	r2, r3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	695b      	ldr	r3, [r3, #20]
 8002170:	4313      	orrs	r3, r2
 8002172:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	68db      	ldr	r3, [r3, #12]
 800217a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800217e:	f023 030c 	bic.w	r3, r3, #12
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	6812      	ldr	r2, [r2, #0]
 8002186:	68f9      	ldr	r1, [r7, #12]
 8002188:	430b      	orrs	r3, r1
 800218a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	695b      	ldr	r3, [r3, #20]
 8002192:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	699a      	ldr	r2, [r3, #24]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	430a      	orrs	r2, r1
 80021a0:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a52      	ldr	r2, [pc, #328]	; (80022f0 <UART_SetConfig+0x1ac>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d14e      	bne.n	800224a <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80021ac:	f7ff fbe6 	bl	800197c <HAL_RCC_GetPCLK2Freq>
 80021b0:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80021b2:	68ba      	ldr	r2, [r7, #8]
 80021b4:	4613      	mov	r3, r2
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	4413      	add	r3, r2
 80021ba:	009a      	lsls	r2, r3, #2
 80021bc:	441a      	add	r2, r3
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80021c8:	4a4a      	ldr	r2, [pc, #296]	; (80022f4 <UART_SetConfig+0x1b0>)
 80021ca:	fba2 2303 	umull	r2, r3, r2, r3
 80021ce:	095b      	lsrs	r3, r3, #5
 80021d0:	0119      	lsls	r1, r3, #4
 80021d2:	68ba      	ldr	r2, [r7, #8]
 80021d4:	4613      	mov	r3, r2
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	4413      	add	r3, r2
 80021da:	009a      	lsls	r2, r3, #2
 80021dc:	441a      	add	r2, r3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80021e8:	4b42      	ldr	r3, [pc, #264]	; (80022f4 <UART_SetConfig+0x1b0>)
 80021ea:	fba3 0302 	umull	r0, r3, r3, r2
 80021ee:	095b      	lsrs	r3, r3, #5
 80021f0:	2064      	movs	r0, #100	; 0x64
 80021f2:	fb00 f303 	mul.w	r3, r0, r3
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	011b      	lsls	r3, r3, #4
 80021fa:	3332      	adds	r3, #50	; 0x32
 80021fc:	4a3d      	ldr	r2, [pc, #244]	; (80022f4 <UART_SetConfig+0x1b0>)
 80021fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002202:	095b      	lsrs	r3, r3, #5
 8002204:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002208:	4419      	add	r1, r3
 800220a:	68ba      	ldr	r2, [r7, #8]
 800220c:	4613      	mov	r3, r2
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	4413      	add	r3, r2
 8002212:	009a      	lsls	r2, r3, #2
 8002214:	441a      	add	r2, r3
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002220:	4b34      	ldr	r3, [pc, #208]	; (80022f4 <UART_SetConfig+0x1b0>)
 8002222:	fba3 0302 	umull	r0, r3, r3, r2
 8002226:	095b      	lsrs	r3, r3, #5
 8002228:	2064      	movs	r0, #100	; 0x64
 800222a:	fb00 f303 	mul.w	r3, r0, r3
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	011b      	lsls	r3, r3, #4
 8002232:	3332      	adds	r3, #50	; 0x32
 8002234:	4a2f      	ldr	r2, [pc, #188]	; (80022f4 <UART_SetConfig+0x1b0>)
 8002236:	fba2 2303 	umull	r2, r3, r2, r3
 800223a:	095b      	lsrs	r3, r3, #5
 800223c:	f003 020f 	and.w	r2, r3, #15
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	440a      	add	r2, r1
 8002246:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8002248:	e04d      	b.n	80022e6 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 800224a:	f7ff fb83 	bl	8001954 <HAL_RCC_GetPCLK1Freq>
 800224e:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002250:	68ba      	ldr	r2, [r7, #8]
 8002252:	4613      	mov	r3, r2
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	4413      	add	r3, r2
 8002258:	009a      	lsls	r2, r3, #2
 800225a:	441a      	add	r2, r3
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	fbb2 f3f3 	udiv	r3, r2, r3
 8002266:	4a23      	ldr	r2, [pc, #140]	; (80022f4 <UART_SetConfig+0x1b0>)
 8002268:	fba2 2303 	umull	r2, r3, r2, r3
 800226c:	095b      	lsrs	r3, r3, #5
 800226e:	0119      	lsls	r1, r3, #4
 8002270:	68ba      	ldr	r2, [r7, #8]
 8002272:	4613      	mov	r3, r2
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	4413      	add	r3, r2
 8002278:	009a      	lsls	r2, r3, #2
 800227a:	441a      	add	r2, r3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	fbb2 f2f3 	udiv	r2, r2, r3
 8002286:	4b1b      	ldr	r3, [pc, #108]	; (80022f4 <UART_SetConfig+0x1b0>)
 8002288:	fba3 0302 	umull	r0, r3, r3, r2
 800228c:	095b      	lsrs	r3, r3, #5
 800228e:	2064      	movs	r0, #100	; 0x64
 8002290:	fb00 f303 	mul.w	r3, r0, r3
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	011b      	lsls	r3, r3, #4
 8002298:	3332      	adds	r3, #50	; 0x32
 800229a:	4a16      	ldr	r2, [pc, #88]	; (80022f4 <UART_SetConfig+0x1b0>)
 800229c:	fba2 2303 	umull	r2, r3, r2, r3
 80022a0:	095b      	lsrs	r3, r3, #5
 80022a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022a6:	4419      	add	r1, r3
 80022a8:	68ba      	ldr	r2, [r7, #8]
 80022aa:	4613      	mov	r3, r2
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	4413      	add	r3, r2
 80022b0:	009a      	lsls	r2, r3, #2
 80022b2:	441a      	add	r2, r3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	fbb2 f2f3 	udiv	r2, r2, r3
 80022be:	4b0d      	ldr	r3, [pc, #52]	; (80022f4 <UART_SetConfig+0x1b0>)
 80022c0:	fba3 0302 	umull	r0, r3, r3, r2
 80022c4:	095b      	lsrs	r3, r3, #5
 80022c6:	2064      	movs	r0, #100	; 0x64
 80022c8:	fb00 f303 	mul.w	r3, r0, r3
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	011b      	lsls	r3, r3, #4
 80022d0:	3332      	adds	r3, #50	; 0x32
 80022d2:	4a08      	ldr	r2, [pc, #32]	; (80022f4 <UART_SetConfig+0x1b0>)
 80022d4:	fba2 2303 	umull	r2, r3, r2, r3
 80022d8:	095b      	lsrs	r3, r3, #5
 80022da:	f003 020f 	and.w	r2, r3, #15
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	440a      	add	r2, r1
 80022e4:	609a      	str	r2, [r3, #8]
}
 80022e6:	bf00      	nop
 80022e8:	3710      	adds	r7, #16
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	40013800 	.word	0x40013800
 80022f4:	51eb851f 	.word	0x51eb851f

080022f8 <HAL_WWDG_Init>:
  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified WWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_WWDG_Init(WWDG_HandleTypeDef *hwwdg)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  /* Check the WWDG handle allocation */
  if (hwwdg == NULL)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d101      	bne.n	800230a <HAL_WWDG_Init+0x12>
  {
    return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e016      	b.n	8002338 <HAL_WWDG_Init+0x40>

  /* Init the low level hardware */
  hwwdg->MspInitCallback(hwwdg);
#else
  /* Init the low level hardware */
  HAL_WWDG_MspInit(hwwdg);
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f7fe f9e8 	bl	80006e0 <HAL_WWDG_MspInit>
#endif

  /* Set WWDG Counter */
  WRITE_REG(hwwdg->Instance->CR, (WWDG_CR_WDGA | hwwdg->Init.Counter));
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	68da      	ldr	r2, [r3, #12]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800231c:	601a      	str	r2, [r3, #0]

  /* Set WWDG Prescaler and Window */
  WRITE_REG(hwwdg->Instance->CFR, (hwwdg->Init.EWIMode | hwwdg->Init.Prescaler | hwwdg->Init.Window));
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	691a      	ldr	r2, [r3, #16]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	ea42 0103 	orr.w	r1, r2, r3
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	689a      	ldr	r2, [r3, #8]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	430a      	orrs	r2, r1
 8002334:	605a      	str	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002336:	2300      	movs	r3, #0
}
 8002338:	4618      	mov	r0, r3
 800233a:	3708      	adds	r7, #8
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}

08002340 <HAL_WWDG_Refresh>:
  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified WWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_WWDG_Refresh(WWDG_HandleTypeDef *hwwdg)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  /* Write to WWDG CR the WWDG Counter value to refresh with */
  WRITE_REG(hwwdg->Instance->CR, (hwwdg->Init.Counter));
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	687a      	ldr	r2, [r7, #4]
 800234e:	68d2      	ldr	r2, [r2, #12]
 8002350:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002352:	2300      	movs	r3, #0
}
 8002354:	4618      	mov	r0, r3
 8002356:	370c      	adds	r7, #12
 8002358:	46bd      	mov	sp, r7
 800235a:	bc80      	pop	{r7}
 800235c:	4770      	bx	lr

0800235e <HAL_WWDG_IRQHandler>:
  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified WWDG module.
  * @retval None
  */
void HAL_WWDG_IRQHandler(WWDG_HandleTypeDef *hwwdg)
{
 800235e:	b580      	push	{r7, lr}
 8002360:	b082      	sub	sp, #8
 8002362:	af00      	add	r7, sp, #0
 8002364:	6078      	str	r0, [r7, #4]
  /* Check if Early Wakeup Interrupt is enable */
  if (__HAL_WWDG_GET_IT_SOURCE(hwwdg, WWDG_IT_EWI) != RESET)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002370:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002374:	d10e      	bne.n	8002394 <HAL_WWDG_IRQHandler+0x36>
  {
    /* Check if WWDG Early Wakeup Interrupt occurred */
    if (__HAL_WWDG_GET_FLAG(hwwdg, WWDG_FLAG_EWIF) != RESET)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	f003 0301 	and.w	r3, r3, #1
 8002380:	2b01      	cmp	r3, #1
 8002382:	d107      	bne.n	8002394 <HAL_WWDG_IRQHandler+0x36>
    {
      /* Clear the WWDG Early Wakeup flag */
      __HAL_WWDG_CLEAR_FLAG(hwwdg, WWDG_FLAG_EWIF);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f06f 0201 	mvn.w	r2, #1
 800238c:	609a      	str	r2, [r3, #8]
#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1)
      /* Early Wakeup registered callback */
      hwwdg->EwiCallback(hwwdg);
#else
      /* Early Wakeup callback */
      HAL_WWDG_EarlyWakeupCallback(hwwdg);
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f7fd ff50 	bl	8000234 <HAL_WWDG_EarlyWakeupCallback>
#endif
    }
  }
}
 8002394:	bf00      	nop
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <__errno>:
 800239c:	4b01      	ldr	r3, [pc, #4]	; (80023a4 <__errno+0x8>)
 800239e:	6818      	ldr	r0, [r3, #0]
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	2000000c 	.word	0x2000000c

080023a8 <__libc_init_array>:
 80023a8:	b570      	push	{r4, r5, r6, lr}
 80023aa:	2500      	movs	r5, #0
 80023ac:	4e0c      	ldr	r6, [pc, #48]	; (80023e0 <__libc_init_array+0x38>)
 80023ae:	4c0d      	ldr	r4, [pc, #52]	; (80023e4 <__libc_init_array+0x3c>)
 80023b0:	1ba4      	subs	r4, r4, r6
 80023b2:	10a4      	asrs	r4, r4, #2
 80023b4:	42a5      	cmp	r5, r4
 80023b6:	d109      	bne.n	80023cc <__libc_init_array+0x24>
 80023b8:	f000 fc34 	bl	8002c24 <_init>
 80023bc:	2500      	movs	r5, #0
 80023be:	4e0a      	ldr	r6, [pc, #40]	; (80023e8 <__libc_init_array+0x40>)
 80023c0:	4c0a      	ldr	r4, [pc, #40]	; (80023ec <__libc_init_array+0x44>)
 80023c2:	1ba4      	subs	r4, r4, r6
 80023c4:	10a4      	asrs	r4, r4, #2
 80023c6:	42a5      	cmp	r5, r4
 80023c8:	d105      	bne.n	80023d6 <__libc_init_array+0x2e>
 80023ca:	bd70      	pop	{r4, r5, r6, pc}
 80023cc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80023d0:	4798      	blx	r3
 80023d2:	3501      	adds	r5, #1
 80023d4:	e7ee      	b.n	80023b4 <__libc_init_array+0xc>
 80023d6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80023da:	4798      	blx	r3
 80023dc:	3501      	adds	r5, #1
 80023de:	e7f2      	b.n	80023c6 <__libc_init_array+0x1e>
 80023e0:	08002cb0 	.word	0x08002cb0
 80023e4:	08002cb0 	.word	0x08002cb0
 80023e8:	08002cb0 	.word	0x08002cb0
 80023ec:	08002cb4 	.word	0x08002cb4

080023f0 <memset>:
 80023f0:	4603      	mov	r3, r0
 80023f2:	4402      	add	r2, r0
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d100      	bne.n	80023fa <memset+0xa>
 80023f8:	4770      	bx	lr
 80023fa:	f803 1b01 	strb.w	r1, [r3], #1
 80023fe:	e7f9      	b.n	80023f4 <memset+0x4>

08002400 <siprintf>:
 8002400:	b40e      	push	{r1, r2, r3}
 8002402:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002406:	b500      	push	{lr}
 8002408:	b09c      	sub	sp, #112	; 0x70
 800240a:	ab1d      	add	r3, sp, #116	; 0x74
 800240c:	9002      	str	r0, [sp, #8]
 800240e:	9006      	str	r0, [sp, #24]
 8002410:	9107      	str	r1, [sp, #28]
 8002412:	9104      	str	r1, [sp, #16]
 8002414:	4808      	ldr	r0, [pc, #32]	; (8002438 <siprintf+0x38>)
 8002416:	4909      	ldr	r1, [pc, #36]	; (800243c <siprintf+0x3c>)
 8002418:	f853 2b04 	ldr.w	r2, [r3], #4
 800241c:	9105      	str	r1, [sp, #20]
 800241e:	6800      	ldr	r0, [r0, #0]
 8002420:	a902      	add	r1, sp, #8
 8002422:	9301      	str	r3, [sp, #4]
 8002424:	f000 f866 	bl	80024f4 <_svfiprintf_r>
 8002428:	2200      	movs	r2, #0
 800242a:	9b02      	ldr	r3, [sp, #8]
 800242c:	701a      	strb	r2, [r3, #0]
 800242e:	b01c      	add	sp, #112	; 0x70
 8002430:	f85d eb04 	ldr.w	lr, [sp], #4
 8002434:	b003      	add	sp, #12
 8002436:	4770      	bx	lr
 8002438:	2000000c 	.word	0x2000000c
 800243c:	ffff0208 	.word	0xffff0208

08002440 <__ssputs_r>:
 8002440:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002444:	688e      	ldr	r6, [r1, #8]
 8002446:	4682      	mov	sl, r0
 8002448:	429e      	cmp	r6, r3
 800244a:	460c      	mov	r4, r1
 800244c:	4690      	mov	r8, r2
 800244e:	4699      	mov	r9, r3
 8002450:	d837      	bhi.n	80024c2 <__ssputs_r+0x82>
 8002452:	898a      	ldrh	r2, [r1, #12]
 8002454:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002458:	d031      	beq.n	80024be <__ssputs_r+0x7e>
 800245a:	2302      	movs	r3, #2
 800245c:	6825      	ldr	r5, [r4, #0]
 800245e:	6909      	ldr	r1, [r1, #16]
 8002460:	1a6f      	subs	r7, r5, r1
 8002462:	6965      	ldr	r5, [r4, #20]
 8002464:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002468:	fb95 f5f3 	sdiv	r5, r5, r3
 800246c:	f109 0301 	add.w	r3, r9, #1
 8002470:	443b      	add	r3, r7
 8002472:	429d      	cmp	r5, r3
 8002474:	bf38      	it	cc
 8002476:	461d      	movcc	r5, r3
 8002478:	0553      	lsls	r3, r2, #21
 800247a:	d530      	bpl.n	80024de <__ssputs_r+0x9e>
 800247c:	4629      	mov	r1, r5
 800247e:	f000 fb37 	bl	8002af0 <_malloc_r>
 8002482:	4606      	mov	r6, r0
 8002484:	b950      	cbnz	r0, 800249c <__ssputs_r+0x5c>
 8002486:	230c      	movs	r3, #12
 8002488:	f04f 30ff 	mov.w	r0, #4294967295
 800248c:	f8ca 3000 	str.w	r3, [sl]
 8002490:	89a3      	ldrh	r3, [r4, #12]
 8002492:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002496:	81a3      	strh	r3, [r4, #12]
 8002498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800249c:	463a      	mov	r2, r7
 800249e:	6921      	ldr	r1, [r4, #16]
 80024a0:	f000 fab6 	bl	8002a10 <memcpy>
 80024a4:	89a3      	ldrh	r3, [r4, #12]
 80024a6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80024aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024ae:	81a3      	strh	r3, [r4, #12]
 80024b0:	6126      	str	r6, [r4, #16]
 80024b2:	443e      	add	r6, r7
 80024b4:	6026      	str	r6, [r4, #0]
 80024b6:	464e      	mov	r6, r9
 80024b8:	6165      	str	r5, [r4, #20]
 80024ba:	1bed      	subs	r5, r5, r7
 80024bc:	60a5      	str	r5, [r4, #8]
 80024be:	454e      	cmp	r6, r9
 80024c0:	d900      	bls.n	80024c4 <__ssputs_r+0x84>
 80024c2:	464e      	mov	r6, r9
 80024c4:	4632      	mov	r2, r6
 80024c6:	4641      	mov	r1, r8
 80024c8:	6820      	ldr	r0, [r4, #0]
 80024ca:	f000 faac 	bl	8002a26 <memmove>
 80024ce:	68a3      	ldr	r3, [r4, #8]
 80024d0:	2000      	movs	r0, #0
 80024d2:	1b9b      	subs	r3, r3, r6
 80024d4:	60a3      	str	r3, [r4, #8]
 80024d6:	6823      	ldr	r3, [r4, #0]
 80024d8:	441e      	add	r6, r3
 80024da:	6026      	str	r6, [r4, #0]
 80024dc:	e7dc      	b.n	8002498 <__ssputs_r+0x58>
 80024de:	462a      	mov	r2, r5
 80024e0:	f000 fb60 	bl	8002ba4 <_realloc_r>
 80024e4:	4606      	mov	r6, r0
 80024e6:	2800      	cmp	r0, #0
 80024e8:	d1e2      	bne.n	80024b0 <__ssputs_r+0x70>
 80024ea:	6921      	ldr	r1, [r4, #16]
 80024ec:	4650      	mov	r0, sl
 80024ee:	f000 fab3 	bl	8002a58 <_free_r>
 80024f2:	e7c8      	b.n	8002486 <__ssputs_r+0x46>

080024f4 <_svfiprintf_r>:
 80024f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024f8:	461d      	mov	r5, r3
 80024fa:	898b      	ldrh	r3, [r1, #12]
 80024fc:	b09d      	sub	sp, #116	; 0x74
 80024fe:	061f      	lsls	r7, r3, #24
 8002500:	4680      	mov	r8, r0
 8002502:	460c      	mov	r4, r1
 8002504:	4616      	mov	r6, r2
 8002506:	d50f      	bpl.n	8002528 <_svfiprintf_r+0x34>
 8002508:	690b      	ldr	r3, [r1, #16]
 800250a:	b96b      	cbnz	r3, 8002528 <_svfiprintf_r+0x34>
 800250c:	2140      	movs	r1, #64	; 0x40
 800250e:	f000 faef 	bl	8002af0 <_malloc_r>
 8002512:	6020      	str	r0, [r4, #0]
 8002514:	6120      	str	r0, [r4, #16]
 8002516:	b928      	cbnz	r0, 8002524 <_svfiprintf_r+0x30>
 8002518:	230c      	movs	r3, #12
 800251a:	f8c8 3000 	str.w	r3, [r8]
 800251e:	f04f 30ff 	mov.w	r0, #4294967295
 8002522:	e0c8      	b.n	80026b6 <_svfiprintf_r+0x1c2>
 8002524:	2340      	movs	r3, #64	; 0x40
 8002526:	6163      	str	r3, [r4, #20]
 8002528:	2300      	movs	r3, #0
 800252a:	9309      	str	r3, [sp, #36]	; 0x24
 800252c:	2320      	movs	r3, #32
 800252e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002532:	2330      	movs	r3, #48	; 0x30
 8002534:	f04f 0b01 	mov.w	fp, #1
 8002538:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800253c:	9503      	str	r5, [sp, #12]
 800253e:	4637      	mov	r7, r6
 8002540:	463d      	mov	r5, r7
 8002542:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002546:	b10b      	cbz	r3, 800254c <_svfiprintf_r+0x58>
 8002548:	2b25      	cmp	r3, #37	; 0x25
 800254a:	d13e      	bne.n	80025ca <_svfiprintf_r+0xd6>
 800254c:	ebb7 0a06 	subs.w	sl, r7, r6
 8002550:	d00b      	beq.n	800256a <_svfiprintf_r+0x76>
 8002552:	4653      	mov	r3, sl
 8002554:	4632      	mov	r2, r6
 8002556:	4621      	mov	r1, r4
 8002558:	4640      	mov	r0, r8
 800255a:	f7ff ff71 	bl	8002440 <__ssputs_r>
 800255e:	3001      	adds	r0, #1
 8002560:	f000 80a4 	beq.w	80026ac <_svfiprintf_r+0x1b8>
 8002564:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002566:	4453      	add	r3, sl
 8002568:	9309      	str	r3, [sp, #36]	; 0x24
 800256a:	783b      	ldrb	r3, [r7, #0]
 800256c:	2b00      	cmp	r3, #0
 800256e:	f000 809d 	beq.w	80026ac <_svfiprintf_r+0x1b8>
 8002572:	2300      	movs	r3, #0
 8002574:	f04f 32ff 	mov.w	r2, #4294967295
 8002578:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800257c:	9304      	str	r3, [sp, #16]
 800257e:	9307      	str	r3, [sp, #28]
 8002580:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002584:	931a      	str	r3, [sp, #104]	; 0x68
 8002586:	462f      	mov	r7, r5
 8002588:	2205      	movs	r2, #5
 800258a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800258e:	4850      	ldr	r0, [pc, #320]	; (80026d0 <_svfiprintf_r+0x1dc>)
 8002590:	f000 fa30 	bl	80029f4 <memchr>
 8002594:	9b04      	ldr	r3, [sp, #16]
 8002596:	b9d0      	cbnz	r0, 80025ce <_svfiprintf_r+0xda>
 8002598:	06d9      	lsls	r1, r3, #27
 800259a:	bf44      	itt	mi
 800259c:	2220      	movmi	r2, #32
 800259e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80025a2:	071a      	lsls	r2, r3, #28
 80025a4:	bf44      	itt	mi
 80025a6:	222b      	movmi	r2, #43	; 0x2b
 80025a8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80025ac:	782a      	ldrb	r2, [r5, #0]
 80025ae:	2a2a      	cmp	r2, #42	; 0x2a
 80025b0:	d015      	beq.n	80025de <_svfiprintf_r+0xea>
 80025b2:	462f      	mov	r7, r5
 80025b4:	2000      	movs	r0, #0
 80025b6:	250a      	movs	r5, #10
 80025b8:	9a07      	ldr	r2, [sp, #28]
 80025ba:	4639      	mov	r1, r7
 80025bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80025c0:	3b30      	subs	r3, #48	; 0x30
 80025c2:	2b09      	cmp	r3, #9
 80025c4:	d94d      	bls.n	8002662 <_svfiprintf_r+0x16e>
 80025c6:	b1b8      	cbz	r0, 80025f8 <_svfiprintf_r+0x104>
 80025c8:	e00f      	b.n	80025ea <_svfiprintf_r+0xf6>
 80025ca:	462f      	mov	r7, r5
 80025cc:	e7b8      	b.n	8002540 <_svfiprintf_r+0x4c>
 80025ce:	4a40      	ldr	r2, [pc, #256]	; (80026d0 <_svfiprintf_r+0x1dc>)
 80025d0:	463d      	mov	r5, r7
 80025d2:	1a80      	subs	r0, r0, r2
 80025d4:	fa0b f000 	lsl.w	r0, fp, r0
 80025d8:	4318      	orrs	r0, r3
 80025da:	9004      	str	r0, [sp, #16]
 80025dc:	e7d3      	b.n	8002586 <_svfiprintf_r+0x92>
 80025de:	9a03      	ldr	r2, [sp, #12]
 80025e0:	1d11      	adds	r1, r2, #4
 80025e2:	6812      	ldr	r2, [r2, #0]
 80025e4:	9103      	str	r1, [sp, #12]
 80025e6:	2a00      	cmp	r2, #0
 80025e8:	db01      	blt.n	80025ee <_svfiprintf_r+0xfa>
 80025ea:	9207      	str	r2, [sp, #28]
 80025ec:	e004      	b.n	80025f8 <_svfiprintf_r+0x104>
 80025ee:	4252      	negs	r2, r2
 80025f0:	f043 0302 	orr.w	r3, r3, #2
 80025f4:	9207      	str	r2, [sp, #28]
 80025f6:	9304      	str	r3, [sp, #16]
 80025f8:	783b      	ldrb	r3, [r7, #0]
 80025fa:	2b2e      	cmp	r3, #46	; 0x2e
 80025fc:	d10c      	bne.n	8002618 <_svfiprintf_r+0x124>
 80025fe:	787b      	ldrb	r3, [r7, #1]
 8002600:	2b2a      	cmp	r3, #42	; 0x2a
 8002602:	d133      	bne.n	800266c <_svfiprintf_r+0x178>
 8002604:	9b03      	ldr	r3, [sp, #12]
 8002606:	3702      	adds	r7, #2
 8002608:	1d1a      	adds	r2, r3, #4
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	9203      	str	r2, [sp, #12]
 800260e:	2b00      	cmp	r3, #0
 8002610:	bfb8      	it	lt
 8002612:	f04f 33ff 	movlt.w	r3, #4294967295
 8002616:	9305      	str	r3, [sp, #20]
 8002618:	4d2e      	ldr	r5, [pc, #184]	; (80026d4 <_svfiprintf_r+0x1e0>)
 800261a:	2203      	movs	r2, #3
 800261c:	7839      	ldrb	r1, [r7, #0]
 800261e:	4628      	mov	r0, r5
 8002620:	f000 f9e8 	bl	80029f4 <memchr>
 8002624:	b138      	cbz	r0, 8002636 <_svfiprintf_r+0x142>
 8002626:	2340      	movs	r3, #64	; 0x40
 8002628:	1b40      	subs	r0, r0, r5
 800262a:	fa03 f000 	lsl.w	r0, r3, r0
 800262e:	9b04      	ldr	r3, [sp, #16]
 8002630:	3701      	adds	r7, #1
 8002632:	4303      	orrs	r3, r0
 8002634:	9304      	str	r3, [sp, #16]
 8002636:	7839      	ldrb	r1, [r7, #0]
 8002638:	2206      	movs	r2, #6
 800263a:	4827      	ldr	r0, [pc, #156]	; (80026d8 <_svfiprintf_r+0x1e4>)
 800263c:	1c7e      	adds	r6, r7, #1
 800263e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002642:	f000 f9d7 	bl	80029f4 <memchr>
 8002646:	2800      	cmp	r0, #0
 8002648:	d038      	beq.n	80026bc <_svfiprintf_r+0x1c8>
 800264a:	4b24      	ldr	r3, [pc, #144]	; (80026dc <_svfiprintf_r+0x1e8>)
 800264c:	bb13      	cbnz	r3, 8002694 <_svfiprintf_r+0x1a0>
 800264e:	9b03      	ldr	r3, [sp, #12]
 8002650:	3307      	adds	r3, #7
 8002652:	f023 0307 	bic.w	r3, r3, #7
 8002656:	3308      	adds	r3, #8
 8002658:	9303      	str	r3, [sp, #12]
 800265a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800265c:	444b      	add	r3, r9
 800265e:	9309      	str	r3, [sp, #36]	; 0x24
 8002660:	e76d      	b.n	800253e <_svfiprintf_r+0x4a>
 8002662:	fb05 3202 	mla	r2, r5, r2, r3
 8002666:	2001      	movs	r0, #1
 8002668:	460f      	mov	r7, r1
 800266a:	e7a6      	b.n	80025ba <_svfiprintf_r+0xc6>
 800266c:	2300      	movs	r3, #0
 800266e:	250a      	movs	r5, #10
 8002670:	4619      	mov	r1, r3
 8002672:	3701      	adds	r7, #1
 8002674:	9305      	str	r3, [sp, #20]
 8002676:	4638      	mov	r0, r7
 8002678:	f810 2b01 	ldrb.w	r2, [r0], #1
 800267c:	3a30      	subs	r2, #48	; 0x30
 800267e:	2a09      	cmp	r2, #9
 8002680:	d903      	bls.n	800268a <_svfiprintf_r+0x196>
 8002682:	2b00      	cmp	r3, #0
 8002684:	d0c8      	beq.n	8002618 <_svfiprintf_r+0x124>
 8002686:	9105      	str	r1, [sp, #20]
 8002688:	e7c6      	b.n	8002618 <_svfiprintf_r+0x124>
 800268a:	fb05 2101 	mla	r1, r5, r1, r2
 800268e:	2301      	movs	r3, #1
 8002690:	4607      	mov	r7, r0
 8002692:	e7f0      	b.n	8002676 <_svfiprintf_r+0x182>
 8002694:	ab03      	add	r3, sp, #12
 8002696:	9300      	str	r3, [sp, #0]
 8002698:	4622      	mov	r2, r4
 800269a:	4b11      	ldr	r3, [pc, #68]	; (80026e0 <_svfiprintf_r+0x1ec>)
 800269c:	a904      	add	r1, sp, #16
 800269e:	4640      	mov	r0, r8
 80026a0:	f3af 8000 	nop.w
 80026a4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80026a8:	4681      	mov	r9, r0
 80026aa:	d1d6      	bne.n	800265a <_svfiprintf_r+0x166>
 80026ac:	89a3      	ldrh	r3, [r4, #12]
 80026ae:	065b      	lsls	r3, r3, #25
 80026b0:	f53f af35 	bmi.w	800251e <_svfiprintf_r+0x2a>
 80026b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80026b6:	b01d      	add	sp, #116	; 0x74
 80026b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80026bc:	ab03      	add	r3, sp, #12
 80026be:	9300      	str	r3, [sp, #0]
 80026c0:	4622      	mov	r2, r4
 80026c2:	4b07      	ldr	r3, [pc, #28]	; (80026e0 <_svfiprintf_r+0x1ec>)
 80026c4:	a904      	add	r1, sp, #16
 80026c6:	4640      	mov	r0, r8
 80026c8:	f000 f882 	bl	80027d0 <_printf_i>
 80026cc:	e7ea      	b.n	80026a4 <_svfiprintf_r+0x1b0>
 80026ce:	bf00      	nop
 80026d0:	08002c7c 	.word	0x08002c7c
 80026d4:	08002c82 	.word	0x08002c82
 80026d8:	08002c86 	.word	0x08002c86
 80026dc:	00000000 	.word	0x00000000
 80026e0:	08002441 	.word	0x08002441

080026e4 <_printf_common>:
 80026e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026e8:	4691      	mov	r9, r2
 80026ea:	461f      	mov	r7, r3
 80026ec:	688a      	ldr	r2, [r1, #8]
 80026ee:	690b      	ldr	r3, [r1, #16]
 80026f0:	4606      	mov	r6, r0
 80026f2:	4293      	cmp	r3, r2
 80026f4:	bfb8      	it	lt
 80026f6:	4613      	movlt	r3, r2
 80026f8:	f8c9 3000 	str.w	r3, [r9]
 80026fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002700:	460c      	mov	r4, r1
 8002702:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002706:	b112      	cbz	r2, 800270e <_printf_common+0x2a>
 8002708:	3301      	adds	r3, #1
 800270a:	f8c9 3000 	str.w	r3, [r9]
 800270e:	6823      	ldr	r3, [r4, #0]
 8002710:	0699      	lsls	r1, r3, #26
 8002712:	bf42      	ittt	mi
 8002714:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002718:	3302      	addmi	r3, #2
 800271a:	f8c9 3000 	strmi.w	r3, [r9]
 800271e:	6825      	ldr	r5, [r4, #0]
 8002720:	f015 0506 	ands.w	r5, r5, #6
 8002724:	d107      	bne.n	8002736 <_printf_common+0x52>
 8002726:	f104 0a19 	add.w	sl, r4, #25
 800272a:	68e3      	ldr	r3, [r4, #12]
 800272c:	f8d9 2000 	ldr.w	r2, [r9]
 8002730:	1a9b      	subs	r3, r3, r2
 8002732:	42ab      	cmp	r3, r5
 8002734:	dc29      	bgt.n	800278a <_printf_common+0xa6>
 8002736:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800273a:	6822      	ldr	r2, [r4, #0]
 800273c:	3300      	adds	r3, #0
 800273e:	bf18      	it	ne
 8002740:	2301      	movne	r3, #1
 8002742:	0692      	lsls	r2, r2, #26
 8002744:	d42e      	bmi.n	80027a4 <_printf_common+0xc0>
 8002746:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800274a:	4639      	mov	r1, r7
 800274c:	4630      	mov	r0, r6
 800274e:	47c0      	blx	r8
 8002750:	3001      	adds	r0, #1
 8002752:	d021      	beq.n	8002798 <_printf_common+0xb4>
 8002754:	6823      	ldr	r3, [r4, #0]
 8002756:	68e5      	ldr	r5, [r4, #12]
 8002758:	f003 0306 	and.w	r3, r3, #6
 800275c:	2b04      	cmp	r3, #4
 800275e:	bf18      	it	ne
 8002760:	2500      	movne	r5, #0
 8002762:	f8d9 2000 	ldr.w	r2, [r9]
 8002766:	f04f 0900 	mov.w	r9, #0
 800276a:	bf08      	it	eq
 800276c:	1aad      	subeq	r5, r5, r2
 800276e:	68a3      	ldr	r3, [r4, #8]
 8002770:	6922      	ldr	r2, [r4, #16]
 8002772:	bf08      	it	eq
 8002774:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002778:	4293      	cmp	r3, r2
 800277a:	bfc4      	itt	gt
 800277c:	1a9b      	subgt	r3, r3, r2
 800277e:	18ed      	addgt	r5, r5, r3
 8002780:	341a      	adds	r4, #26
 8002782:	454d      	cmp	r5, r9
 8002784:	d11a      	bne.n	80027bc <_printf_common+0xd8>
 8002786:	2000      	movs	r0, #0
 8002788:	e008      	b.n	800279c <_printf_common+0xb8>
 800278a:	2301      	movs	r3, #1
 800278c:	4652      	mov	r2, sl
 800278e:	4639      	mov	r1, r7
 8002790:	4630      	mov	r0, r6
 8002792:	47c0      	blx	r8
 8002794:	3001      	adds	r0, #1
 8002796:	d103      	bne.n	80027a0 <_printf_common+0xbc>
 8002798:	f04f 30ff 	mov.w	r0, #4294967295
 800279c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027a0:	3501      	adds	r5, #1
 80027a2:	e7c2      	b.n	800272a <_printf_common+0x46>
 80027a4:	2030      	movs	r0, #48	; 0x30
 80027a6:	18e1      	adds	r1, r4, r3
 80027a8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80027ac:	1c5a      	adds	r2, r3, #1
 80027ae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80027b2:	4422      	add	r2, r4
 80027b4:	3302      	adds	r3, #2
 80027b6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80027ba:	e7c4      	b.n	8002746 <_printf_common+0x62>
 80027bc:	2301      	movs	r3, #1
 80027be:	4622      	mov	r2, r4
 80027c0:	4639      	mov	r1, r7
 80027c2:	4630      	mov	r0, r6
 80027c4:	47c0      	blx	r8
 80027c6:	3001      	adds	r0, #1
 80027c8:	d0e6      	beq.n	8002798 <_printf_common+0xb4>
 80027ca:	f109 0901 	add.w	r9, r9, #1
 80027ce:	e7d8      	b.n	8002782 <_printf_common+0x9e>

080027d0 <_printf_i>:
 80027d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80027d4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80027d8:	460c      	mov	r4, r1
 80027da:	7e09      	ldrb	r1, [r1, #24]
 80027dc:	b085      	sub	sp, #20
 80027de:	296e      	cmp	r1, #110	; 0x6e
 80027e0:	4617      	mov	r7, r2
 80027e2:	4606      	mov	r6, r0
 80027e4:	4698      	mov	r8, r3
 80027e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80027e8:	f000 80b3 	beq.w	8002952 <_printf_i+0x182>
 80027ec:	d822      	bhi.n	8002834 <_printf_i+0x64>
 80027ee:	2963      	cmp	r1, #99	; 0x63
 80027f0:	d036      	beq.n	8002860 <_printf_i+0x90>
 80027f2:	d80a      	bhi.n	800280a <_printf_i+0x3a>
 80027f4:	2900      	cmp	r1, #0
 80027f6:	f000 80b9 	beq.w	800296c <_printf_i+0x19c>
 80027fa:	2958      	cmp	r1, #88	; 0x58
 80027fc:	f000 8083 	beq.w	8002906 <_printf_i+0x136>
 8002800:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002804:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002808:	e032      	b.n	8002870 <_printf_i+0xa0>
 800280a:	2964      	cmp	r1, #100	; 0x64
 800280c:	d001      	beq.n	8002812 <_printf_i+0x42>
 800280e:	2969      	cmp	r1, #105	; 0x69
 8002810:	d1f6      	bne.n	8002800 <_printf_i+0x30>
 8002812:	6820      	ldr	r0, [r4, #0]
 8002814:	6813      	ldr	r3, [r2, #0]
 8002816:	0605      	lsls	r5, r0, #24
 8002818:	f103 0104 	add.w	r1, r3, #4
 800281c:	d52a      	bpl.n	8002874 <_printf_i+0xa4>
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	6011      	str	r1, [r2, #0]
 8002822:	2b00      	cmp	r3, #0
 8002824:	da03      	bge.n	800282e <_printf_i+0x5e>
 8002826:	222d      	movs	r2, #45	; 0x2d
 8002828:	425b      	negs	r3, r3
 800282a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800282e:	486f      	ldr	r0, [pc, #444]	; (80029ec <_printf_i+0x21c>)
 8002830:	220a      	movs	r2, #10
 8002832:	e039      	b.n	80028a8 <_printf_i+0xd8>
 8002834:	2973      	cmp	r1, #115	; 0x73
 8002836:	f000 809d 	beq.w	8002974 <_printf_i+0x1a4>
 800283a:	d808      	bhi.n	800284e <_printf_i+0x7e>
 800283c:	296f      	cmp	r1, #111	; 0x6f
 800283e:	d020      	beq.n	8002882 <_printf_i+0xb2>
 8002840:	2970      	cmp	r1, #112	; 0x70
 8002842:	d1dd      	bne.n	8002800 <_printf_i+0x30>
 8002844:	6823      	ldr	r3, [r4, #0]
 8002846:	f043 0320 	orr.w	r3, r3, #32
 800284a:	6023      	str	r3, [r4, #0]
 800284c:	e003      	b.n	8002856 <_printf_i+0x86>
 800284e:	2975      	cmp	r1, #117	; 0x75
 8002850:	d017      	beq.n	8002882 <_printf_i+0xb2>
 8002852:	2978      	cmp	r1, #120	; 0x78
 8002854:	d1d4      	bne.n	8002800 <_printf_i+0x30>
 8002856:	2378      	movs	r3, #120	; 0x78
 8002858:	4865      	ldr	r0, [pc, #404]	; (80029f0 <_printf_i+0x220>)
 800285a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800285e:	e055      	b.n	800290c <_printf_i+0x13c>
 8002860:	6813      	ldr	r3, [r2, #0]
 8002862:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002866:	1d19      	adds	r1, r3, #4
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	6011      	str	r1, [r2, #0]
 800286c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002870:	2301      	movs	r3, #1
 8002872:	e08c      	b.n	800298e <_printf_i+0x1be>
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f010 0f40 	tst.w	r0, #64	; 0x40
 800287a:	6011      	str	r1, [r2, #0]
 800287c:	bf18      	it	ne
 800287e:	b21b      	sxthne	r3, r3
 8002880:	e7cf      	b.n	8002822 <_printf_i+0x52>
 8002882:	6813      	ldr	r3, [r2, #0]
 8002884:	6825      	ldr	r5, [r4, #0]
 8002886:	1d18      	adds	r0, r3, #4
 8002888:	6010      	str	r0, [r2, #0]
 800288a:	0628      	lsls	r0, r5, #24
 800288c:	d501      	bpl.n	8002892 <_printf_i+0xc2>
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	e002      	b.n	8002898 <_printf_i+0xc8>
 8002892:	0668      	lsls	r0, r5, #25
 8002894:	d5fb      	bpl.n	800288e <_printf_i+0xbe>
 8002896:	881b      	ldrh	r3, [r3, #0]
 8002898:	296f      	cmp	r1, #111	; 0x6f
 800289a:	bf14      	ite	ne
 800289c:	220a      	movne	r2, #10
 800289e:	2208      	moveq	r2, #8
 80028a0:	4852      	ldr	r0, [pc, #328]	; (80029ec <_printf_i+0x21c>)
 80028a2:	2100      	movs	r1, #0
 80028a4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80028a8:	6865      	ldr	r5, [r4, #4]
 80028aa:	2d00      	cmp	r5, #0
 80028ac:	60a5      	str	r5, [r4, #8]
 80028ae:	f2c0 8095 	blt.w	80029dc <_printf_i+0x20c>
 80028b2:	6821      	ldr	r1, [r4, #0]
 80028b4:	f021 0104 	bic.w	r1, r1, #4
 80028b8:	6021      	str	r1, [r4, #0]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d13d      	bne.n	800293a <_printf_i+0x16a>
 80028be:	2d00      	cmp	r5, #0
 80028c0:	f040 808e 	bne.w	80029e0 <_printf_i+0x210>
 80028c4:	4665      	mov	r5, ip
 80028c6:	2a08      	cmp	r2, #8
 80028c8:	d10b      	bne.n	80028e2 <_printf_i+0x112>
 80028ca:	6823      	ldr	r3, [r4, #0]
 80028cc:	07db      	lsls	r3, r3, #31
 80028ce:	d508      	bpl.n	80028e2 <_printf_i+0x112>
 80028d0:	6923      	ldr	r3, [r4, #16]
 80028d2:	6862      	ldr	r2, [r4, #4]
 80028d4:	429a      	cmp	r2, r3
 80028d6:	bfde      	ittt	le
 80028d8:	2330      	movle	r3, #48	; 0x30
 80028da:	f805 3c01 	strble.w	r3, [r5, #-1]
 80028de:	f105 35ff 	addle.w	r5, r5, #4294967295
 80028e2:	ebac 0305 	sub.w	r3, ip, r5
 80028e6:	6123      	str	r3, [r4, #16]
 80028e8:	f8cd 8000 	str.w	r8, [sp]
 80028ec:	463b      	mov	r3, r7
 80028ee:	aa03      	add	r2, sp, #12
 80028f0:	4621      	mov	r1, r4
 80028f2:	4630      	mov	r0, r6
 80028f4:	f7ff fef6 	bl	80026e4 <_printf_common>
 80028f8:	3001      	adds	r0, #1
 80028fa:	d14d      	bne.n	8002998 <_printf_i+0x1c8>
 80028fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002900:	b005      	add	sp, #20
 8002902:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002906:	4839      	ldr	r0, [pc, #228]	; (80029ec <_printf_i+0x21c>)
 8002908:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800290c:	6813      	ldr	r3, [r2, #0]
 800290e:	6821      	ldr	r1, [r4, #0]
 8002910:	1d1d      	adds	r5, r3, #4
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	6015      	str	r5, [r2, #0]
 8002916:	060a      	lsls	r2, r1, #24
 8002918:	d50b      	bpl.n	8002932 <_printf_i+0x162>
 800291a:	07ca      	lsls	r2, r1, #31
 800291c:	bf44      	itt	mi
 800291e:	f041 0120 	orrmi.w	r1, r1, #32
 8002922:	6021      	strmi	r1, [r4, #0]
 8002924:	b91b      	cbnz	r3, 800292e <_printf_i+0x15e>
 8002926:	6822      	ldr	r2, [r4, #0]
 8002928:	f022 0220 	bic.w	r2, r2, #32
 800292c:	6022      	str	r2, [r4, #0]
 800292e:	2210      	movs	r2, #16
 8002930:	e7b7      	b.n	80028a2 <_printf_i+0xd2>
 8002932:	064d      	lsls	r5, r1, #25
 8002934:	bf48      	it	mi
 8002936:	b29b      	uxthmi	r3, r3
 8002938:	e7ef      	b.n	800291a <_printf_i+0x14a>
 800293a:	4665      	mov	r5, ip
 800293c:	fbb3 f1f2 	udiv	r1, r3, r2
 8002940:	fb02 3311 	mls	r3, r2, r1, r3
 8002944:	5cc3      	ldrb	r3, [r0, r3]
 8002946:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800294a:	460b      	mov	r3, r1
 800294c:	2900      	cmp	r1, #0
 800294e:	d1f5      	bne.n	800293c <_printf_i+0x16c>
 8002950:	e7b9      	b.n	80028c6 <_printf_i+0xf6>
 8002952:	6813      	ldr	r3, [r2, #0]
 8002954:	6825      	ldr	r5, [r4, #0]
 8002956:	1d18      	adds	r0, r3, #4
 8002958:	6961      	ldr	r1, [r4, #20]
 800295a:	6010      	str	r0, [r2, #0]
 800295c:	0628      	lsls	r0, r5, #24
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	d501      	bpl.n	8002966 <_printf_i+0x196>
 8002962:	6019      	str	r1, [r3, #0]
 8002964:	e002      	b.n	800296c <_printf_i+0x19c>
 8002966:	066a      	lsls	r2, r5, #25
 8002968:	d5fb      	bpl.n	8002962 <_printf_i+0x192>
 800296a:	8019      	strh	r1, [r3, #0]
 800296c:	2300      	movs	r3, #0
 800296e:	4665      	mov	r5, ip
 8002970:	6123      	str	r3, [r4, #16]
 8002972:	e7b9      	b.n	80028e8 <_printf_i+0x118>
 8002974:	6813      	ldr	r3, [r2, #0]
 8002976:	1d19      	adds	r1, r3, #4
 8002978:	6011      	str	r1, [r2, #0]
 800297a:	681d      	ldr	r5, [r3, #0]
 800297c:	6862      	ldr	r2, [r4, #4]
 800297e:	2100      	movs	r1, #0
 8002980:	4628      	mov	r0, r5
 8002982:	f000 f837 	bl	80029f4 <memchr>
 8002986:	b108      	cbz	r0, 800298c <_printf_i+0x1bc>
 8002988:	1b40      	subs	r0, r0, r5
 800298a:	6060      	str	r0, [r4, #4]
 800298c:	6863      	ldr	r3, [r4, #4]
 800298e:	6123      	str	r3, [r4, #16]
 8002990:	2300      	movs	r3, #0
 8002992:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002996:	e7a7      	b.n	80028e8 <_printf_i+0x118>
 8002998:	6923      	ldr	r3, [r4, #16]
 800299a:	462a      	mov	r2, r5
 800299c:	4639      	mov	r1, r7
 800299e:	4630      	mov	r0, r6
 80029a0:	47c0      	blx	r8
 80029a2:	3001      	adds	r0, #1
 80029a4:	d0aa      	beq.n	80028fc <_printf_i+0x12c>
 80029a6:	6823      	ldr	r3, [r4, #0]
 80029a8:	079b      	lsls	r3, r3, #30
 80029aa:	d413      	bmi.n	80029d4 <_printf_i+0x204>
 80029ac:	68e0      	ldr	r0, [r4, #12]
 80029ae:	9b03      	ldr	r3, [sp, #12]
 80029b0:	4298      	cmp	r0, r3
 80029b2:	bfb8      	it	lt
 80029b4:	4618      	movlt	r0, r3
 80029b6:	e7a3      	b.n	8002900 <_printf_i+0x130>
 80029b8:	2301      	movs	r3, #1
 80029ba:	464a      	mov	r2, r9
 80029bc:	4639      	mov	r1, r7
 80029be:	4630      	mov	r0, r6
 80029c0:	47c0      	blx	r8
 80029c2:	3001      	adds	r0, #1
 80029c4:	d09a      	beq.n	80028fc <_printf_i+0x12c>
 80029c6:	3501      	adds	r5, #1
 80029c8:	68e3      	ldr	r3, [r4, #12]
 80029ca:	9a03      	ldr	r2, [sp, #12]
 80029cc:	1a9b      	subs	r3, r3, r2
 80029ce:	42ab      	cmp	r3, r5
 80029d0:	dcf2      	bgt.n	80029b8 <_printf_i+0x1e8>
 80029d2:	e7eb      	b.n	80029ac <_printf_i+0x1dc>
 80029d4:	2500      	movs	r5, #0
 80029d6:	f104 0919 	add.w	r9, r4, #25
 80029da:	e7f5      	b.n	80029c8 <_printf_i+0x1f8>
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d1ac      	bne.n	800293a <_printf_i+0x16a>
 80029e0:	7803      	ldrb	r3, [r0, #0]
 80029e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80029e6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80029ea:	e76c      	b.n	80028c6 <_printf_i+0xf6>
 80029ec:	08002c8d 	.word	0x08002c8d
 80029f0:	08002c9e 	.word	0x08002c9e

080029f4 <memchr>:
 80029f4:	b510      	push	{r4, lr}
 80029f6:	b2c9      	uxtb	r1, r1
 80029f8:	4402      	add	r2, r0
 80029fa:	4290      	cmp	r0, r2
 80029fc:	4603      	mov	r3, r0
 80029fe:	d101      	bne.n	8002a04 <memchr+0x10>
 8002a00:	2300      	movs	r3, #0
 8002a02:	e003      	b.n	8002a0c <memchr+0x18>
 8002a04:	781c      	ldrb	r4, [r3, #0]
 8002a06:	3001      	adds	r0, #1
 8002a08:	428c      	cmp	r4, r1
 8002a0a:	d1f6      	bne.n	80029fa <memchr+0x6>
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	bd10      	pop	{r4, pc}

08002a10 <memcpy>:
 8002a10:	b510      	push	{r4, lr}
 8002a12:	1e43      	subs	r3, r0, #1
 8002a14:	440a      	add	r2, r1
 8002a16:	4291      	cmp	r1, r2
 8002a18:	d100      	bne.n	8002a1c <memcpy+0xc>
 8002a1a:	bd10      	pop	{r4, pc}
 8002a1c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002a20:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002a24:	e7f7      	b.n	8002a16 <memcpy+0x6>

08002a26 <memmove>:
 8002a26:	4288      	cmp	r0, r1
 8002a28:	b510      	push	{r4, lr}
 8002a2a:	eb01 0302 	add.w	r3, r1, r2
 8002a2e:	d807      	bhi.n	8002a40 <memmove+0x1a>
 8002a30:	1e42      	subs	r2, r0, #1
 8002a32:	4299      	cmp	r1, r3
 8002a34:	d00a      	beq.n	8002a4c <memmove+0x26>
 8002a36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002a3a:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002a3e:	e7f8      	b.n	8002a32 <memmove+0xc>
 8002a40:	4283      	cmp	r3, r0
 8002a42:	d9f5      	bls.n	8002a30 <memmove+0xa>
 8002a44:	1881      	adds	r1, r0, r2
 8002a46:	1ad2      	subs	r2, r2, r3
 8002a48:	42d3      	cmn	r3, r2
 8002a4a:	d100      	bne.n	8002a4e <memmove+0x28>
 8002a4c:	bd10      	pop	{r4, pc}
 8002a4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002a52:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8002a56:	e7f7      	b.n	8002a48 <memmove+0x22>

08002a58 <_free_r>:
 8002a58:	b538      	push	{r3, r4, r5, lr}
 8002a5a:	4605      	mov	r5, r0
 8002a5c:	2900      	cmp	r1, #0
 8002a5e:	d043      	beq.n	8002ae8 <_free_r+0x90>
 8002a60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a64:	1f0c      	subs	r4, r1, #4
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	bfb8      	it	lt
 8002a6a:	18e4      	addlt	r4, r4, r3
 8002a6c:	f000 f8d0 	bl	8002c10 <__malloc_lock>
 8002a70:	4a1e      	ldr	r2, [pc, #120]	; (8002aec <_free_r+0x94>)
 8002a72:	6813      	ldr	r3, [r2, #0]
 8002a74:	4610      	mov	r0, r2
 8002a76:	b933      	cbnz	r3, 8002a86 <_free_r+0x2e>
 8002a78:	6063      	str	r3, [r4, #4]
 8002a7a:	6014      	str	r4, [r2, #0]
 8002a7c:	4628      	mov	r0, r5
 8002a7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002a82:	f000 b8c6 	b.w	8002c12 <__malloc_unlock>
 8002a86:	42a3      	cmp	r3, r4
 8002a88:	d90b      	bls.n	8002aa2 <_free_r+0x4a>
 8002a8a:	6821      	ldr	r1, [r4, #0]
 8002a8c:	1862      	adds	r2, r4, r1
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	bf01      	itttt	eq
 8002a92:	681a      	ldreq	r2, [r3, #0]
 8002a94:	685b      	ldreq	r3, [r3, #4]
 8002a96:	1852      	addeq	r2, r2, r1
 8002a98:	6022      	streq	r2, [r4, #0]
 8002a9a:	6063      	str	r3, [r4, #4]
 8002a9c:	6004      	str	r4, [r0, #0]
 8002a9e:	e7ed      	b.n	8002a7c <_free_r+0x24>
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	685a      	ldr	r2, [r3, #4]
 8002aa4:	b10a      	cbz	r2, 8002aaa <_free_r+0x52>
 8002aa6:	42a2      	cmp	r2, r4
 8002aa8:	d9fa      	bls.n	8002aa0 <_free_r+0x48>
 8002aaa:	6819      	ldr	r1, [r3, #0]
 8002aac:	1858      	adds	r0, r3, r1
 8002aae:	42a0      	cmp	r0, r4
 8002ab0:	d10b      	bne.n	8002aca <_free_r+0x72>
 8002ab2:	6820      	ldr	r0, [r4, #0]
 8002ab4:	4401      	add	r1, r0
 8002ab6:	1858      	adds	r0, r3, r1
 8002ab8:	4282      	cmp	r2, r0
 8002aba:	6019      	str	r1, [r3, #0]
 8002abc:	d1de      	bne.n	8002a7c <_free_r+0x24>
 8002abe:	6810      	ldr	r0, [r2, #0]
 8002ac0:	6852      	ldr	r2, [r2, #4]
 8002ac2:	4401      	add	r1, r0
 8002ac4:	6019      	str	r1, [r3, #0]
 8002ac6:	605a      	str	r2, [r3, #4]
 8002ac8:	e7d8      	b.n	8002a7c <_free_r+0x24>
 8002aca:	d902      	bls.n	8002ad2 <_free_r+0x7a>
 8002acc:	230c      	movs	r3, #12
 8002ace:	602b      	str	r3, [r5, #0]
 8002ad0:	e7d4      	b.n	8002a7c <_free_r+0x24>
 8002ad2:	6820      	ldr	r0, [r4, #0]
 8002ad4:	1821      	adds	r1, r4, r0
 8002ad6:	428a      	cmp	r2, r1
 8002ad8:	bf01      	itttt	eq
 8002ada:	6811      	ldreq	r1, [r2, #0]
 8002adc:	6852      	ldreq	r2, [r2, #4]
 8002ade:	1809      	addeq	r1, r1, r0
 8002ae0:	6021      	streq	r1, [r4, #0]
 8002ae2:	6062      	str	r2, [r4, #4]
 8002ae4:	605c      	str	r4, [r3, #4]
 8002ae6:	e7c9      	b.n	8002a7c <_free_r+0x24>
 8002ae8:	bd38      	pop	{r3, r4, r5, pc}
 8002aea:	bf00      	nop
 8002aec:	20000498 	.word	0x20000498

08002af0 <_malloc_r>:
 8002af0:	b570      	push	{r4, r5, r6, lr}
 8002af2:	1ccd      	adds	r5, r1, #3
 8002af4:	f025 0503 	bic.w	r5, r5, #3
 8002af8:	3508      	adds	r5, #8
 8002afa:	2d0c      	cmp	r5, #12
 8002afc:	bf38      	it	cc
 8002afe:	250c      	movcc	r5, #12
 8002b00:	2d00      	cmp	r5, #0
 8002b02:	4606      	mov	r6, r0
 8002b04:	db01      	blt.n	8002b0a <_malloc_r+0x1a>
 8002b06:	42a9      	cmp	r1, r5
 8002b08:	d903      	bls.n	8002b12 <_malloc_r+0x22>
 8002b0a:	230c      	movs	r3, #12
 8002b0c:	6033      	str	r3, [r6, #0]
 8002b0e:	2000      	movs	r0, #0
 8002b10:	bd70      	pop	{r4, r5, r6, pc}
 8002b12:	f000 f87d 	bl	8002c10 <__malloc_lock>
 8002b16:	4a21      	ldr	r2, [pc, #132]	; (8002b9c <_malloc_r+0xac>)
 8002b18:	6814      	ldr	r4, [r2, #0]
 8002b1a:	4621      	mov	r1, r4
 8002b1c:	b991      	cbnz	r1, 8002b44 <_malloc_r+0x54>
 8002b1e:	4c20      	ldr	r4, [pc, #128]	; (8002ba0 <_malloc_r+0xb0>)
 8002b20:	6823      	ldr	r3, [r4, #0]
 8002b22:	b91b      	cbnz	r3, 8002b2c <_malloc_r+0x3c>
 8002b24:	4630      	mov	r0, r6
 8002b26:	f000 f863 	bl	8002bf0 <_sbrk_r>
 8002b2a:	6020      	str	r0, [r4, #0]
 8002b2c:	4629      	mov	r1, r5
 8002b2e:	4630      	mov	r0, r6
 8002b30:	f000 f85e 	bl	8002bf0 <_sbrk_r>
 8002b34:	1c43      	adds	r3, r0, #1
 8002b36:	d124      	bne.n	8002b82 <_malloc_r+0x92>
 8002b38:	230c      	movs	r3, #12
 8002b3a:	4630      	mov	r0, r6
 8002b3c:	6033      	str	r3, [r6, #0]
 8002b3e:	f000 f868 	bl	8002c12 <__malloc_unlock>
 8002b42:	e7e4      	b.n	8002b0e <_malloc_r+0x1e>
 8002b44:	680b      	ldr	r3, [r1, #0]
 8002b46:	1b5b      	subs	r3, r3, r5
 8002b48:	d418      	bmi.n	8002b7c <_malloc_r+0x8c>
 8002b4a:	2b0b      	cmp	r3, #11
 8002b4c:	d90f      	bls.n	8002b6e <_malloc_r+0x7e>
 8002b4e:	600b      	str	r3, [r1, #0]
 8002b50:	18cc      	adds	r4, r1, r3
 8002b52:	50cd      	str	r5, [r1, r3]
 8002b54:	4630      	mov	r0, r6
 8002b56:	f000 f85c 	bl	8002c12 <__malloc_unlock>
 8002b5a:	f104 000b 	add.w	r0, r4, #11
 8002b5e:	1d23      	adds	r3, r4, #4
 8002b60:	f020 0007 	bic.w	r0, r0, #7
 8002b64:	1ac3      	subs	r3, r0, r3
 8002b66:	d0d3      	beq.n	8002b10 <_malloc_r+0x20>
 8002b68:	425a      	negs	r2, r3
 8002b6a:	50e2      	str	r2, [r4, r3]
 8002b6c:	e7d0      	b.n	8002b10 <_malloc_r+0x20>
 8002b6e:	684b      	ldr	r3, [r1, #4]
 8002b70:	428c      	cmp	r4, r1
 8002b72:	bf16      	itet	ne
 8002b74:	6063      	strne	r3, [r4, #4]
 8002b76:	6013      	streq	r3, [r2, #0]
 8002b78:	460c      	movne	r4, r1
 8002b7a:	e7eb      	b.n	8002b54 <_malloc_r+0x64>
 8002b7c:	460c      	mov	r4, r1
 8002b7e:	6849      	ldr	r1, [r1, #4]
 8002b80:	e7cc      	b.n	8002b1c <_malloc_r+0x2c>
 8002b82:	1cc4      	adds	r4, r0, #3
 8002b84:	f024 0403 	bic.w	r4, r4, #3
 8002b88:	42a0      	cmp	r0, r4
 8002b8a:	d005      	beq.n	8002b98 <_malloc_r+0xa8>
 8002b8c:	1a21      	subs	r1, r4, r0
 8002b8e:	4630      	mov	r0, r6
 8002b90:	f000 f82e 	bl	8002bf0 <_sbrk_r>
 8002b94:	3001      	adds	r0, #1
 8002b96:	d0cf      	beq.n	8002b38 <_malloc_r+0x48>
 8002b98:	6025      	str	r5, [r4, #0]
 8002b9a:	e7db      	b.n	8002b54 <_malloc_r+0x64>
 8002b9c:	20000498 	.word	0x20000498
 8002ba0:	2000049c 	.word	0x2000049c

08002ba4 <_realloc_r>:
 8002ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ba6:	4607      	mov	r7, r0
 8002ba8:	4614      	mov	r4, r2
 8002baa:	460e      	mov	r6, r1
 8002bac:	b921      	cbnz	r1, 8002bb8 <_realloc_r+0x14>
 8002bae:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002bb2:	4611      	mov	r1, r2
 8002bb4:	f7ff bf9c 	b.w	8002af0 <_malloc_r>
 8002bb8:	b922      	cbnz	r2, 8002bc4 <_realloc_r+0x20>
 8002bba:	f7ff ff4d 	bl	8002a58 <_free_r>
 8002bbe:	4625      	mov	r5, r4
 8002bc0:	4628      	mov	r0, r5
 8002bc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002bc4:	f000 f826 	bl	8002c14 <_malloc_usable_size_r>
 8002bc8:	42a0      	cmp	r0, r4
 8002bca:	d20f      	bcs.n	8002bec <_realloc_r+0x48>
 8002bcc:	4621      	mov	r1, r4
 8002bce:	4638      	mov	r0, r7
 8002bd0:	f7ff ff8e 	bl	8002af0 <_malloc_r>
 8002bd4:	4605      	mov	r5, r0
 8002bd6:	2800      	cmp	r0, #0
 8002bd8:	d0f2      	beq.n	8002bc0 <_realloc_r+0x1c>
 8002bda:	4631      	mov	r1, r6
 8002bdc:	4622      	mov	r2, r4
 8002bde:	f7ff ff17 	bl	8002a10 <memcpy>
 8002be2:	4631      	mov	r1, r6
 8002be4:	4638      	mov	r0, r7
 8002be6:	f7ff ff37 	bl	8002a58 <_free_r>
 8002bea:	e7e9      	b.n	8002bc0 <_realloc_r+0x1c>
 8002bec:	4635      	mov	r5, r6
 8002bee:	e7e7      	b.n	8002bc0 <_realloc_r+0x1c>

08002bf0 <_sbrk_r>:
 8002bf0:	b538      	push	{r3, r4, r5, lr}
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	4c05      	ldr	r4, [pc, #20]	; (8002c0c <_sbrk_r+0x1c>)
 8002bf6:	4605      	mov	r5, r0
 8002bf8:	4608      	mov	r0, r1
 8002bfa:	6023      	str	r3, [r4, #0]
 8002bfc:	f7fd fdea 	bl	80007d4 <_sbrk>
 8002c00:	1c43      	adds	r3, r0, #1
 8002c02:	d102      	bne.n	8002c0a <_sbrk_r+0x1a>
 8002c04:	6823      	ldr	r3, [r4, #0]
 8002c06:	b103      	cbz	r3, 8002c0a <_sbrk_r+0x1a>
 8002c08:	602b      	str	r3, [r5, #0]
 8002c0a:	bd38      	pop	{r3, r4, r5, pc}
 8002c0c:	2000050c 	.word	0x2000050c

08002c10 <__malloc_lock>:
 8002c10:	4770      	bx	lr

08002c12 <__malloc_unlock>:
 8002c12:	4770      	bx	lr

08002c14 <_malloc_usable_size_r>:
 8002c14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002c18:	1f18      	subs	r0, r3, #4
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	bfbc      	itt	lt
 8002c1e:	580b      	ldrlt	r3, [r1, r0]
 8002c20:	18c0      	addlt	r0, r0, r3
 8002c22:	4770      	bx	lr

08002c24 <_init>:
 8002c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c26:	bf00      	nop
 8002c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c2a:	bc08      	pop	{r3}
 8002c2c:	469e      	mov	lr, r3
 8002c2e:	4770      	bx	lr

08002c30 <_fini>:
 8002c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c32:	bf00      	nop
 8002c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c36:	bc08      	pop	{r3}
 8002c38:	469e      	mov	lr, r3
 8002c3a:	4770      	bx	lr
