

================================================================
== Synthesis Summary Report of 'DFF_REG'
================================================================
+ General Information: 
    * Date:           Thu Apr 15 19:00:33 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        DFF_REG
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu49dr-ffvf1760-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+-------+---------+--------+----------+---------+------+----------+------+----+---------+---------+-----+
    |  Modules  | Issue|       | Latency | Latency| Iteration|         | Trip |          |      |    |         |         |     |
    |  & Loops  | Type | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF   |   LUT   | URAM|
    +-----------+------+-------+---------+--------+----------+---------+------+----------+------+----+---------+---------+-----+
    |+ DFF_REG  |     -|  -7.01|        0|   0.000|         -|        1|     -|        no|     -|   -|  4 (~0%)|  2 (~0%)|    -|
    +-----------+------+-------+---------+--------+----------+---------+------+----------+------+----+---------+---------+-----+

