<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../code.css">
  </head>
  <body>
    third_party/cores/ariane/src/branch_unit.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a>
<a href="#l-57">57</a>
<a href="#l-58">58</a>
<a href="#l-59">59</a>
<a href="#l-60">60</a>
<a href="#l-61">61</a>
<a href="#l-62">62</a>
<a href="#l-63">63</a>
<a href="#l-64">64</a>
<a href="#l-65">65</a>
<a href="#l-66">66</a>
<a href="#l-67">67</a>
<a href="#l-68">68</a>
<a href="#l-69">69</a>
<a href="#l-70">70</a>
<a href="#l-71">71</a>
<a href="#l-72">72</a>
<a href="#l-73">73</a>
<a href="#l-74">74</a>
<a href="#l-75">75</a>
<a href="#l-76">76</a>
<a href="#l-77">77</a>
<a href="#l-78">78</a>
<a href="#l-79">79</a>
<a href="#l-80">80</a>
<a href="#l-81">81</a>
<a href="#l-82">82</a>
<a href="#l-83">83</a>
<a href="#l-84">84</a>
<a href="#l-85">85</a>
<a href="#l-86">86</a>
<a href="#l-87">87</a>
<a href="#l-88">88</a>
<a href="#l-89">89</a>
<a href="#l-90">90</a>
<a href="#l-91">91</a>
<a href="#l-92">92</a>
<a href="#l-93">93</a>
<a href="#l-94">94</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright 2018 ETH Zurich and University of Bologna.</span>
<a name="l-2"></a><span class="c1">// Copyright and related rights are licensed under the Solderpad Hardware</span>
<a name="l-3"></a><span class="c1">// License, Version 0.51 (the &quot;License&quot;); you may not use this file except in</span>
<a name="l-4"></a><span class="c1">// compliance with the License.  You may obtain a copy of the License at</span>
<a name="l-5"></a><span class="c1">// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law</span>
<a name="l-6"></a><span class="c1">// or agreed to in writing, software, hardware and materials distributed under</span>
<a name="l-7"></a><span class="c1">// this License is distributed on an &quot;AS IS&quot; BASIS, WITHOUT WARRANTIES OR</span>
<a name="l-8"></a><span class="c1">// CONDITIONS OF ANY KIND, either express or implied. See the License for the</span>
<a name="l-9"></a><span class="c1">// specific language governing permissions and limitations under the License.</span>
<a name="l-10"></a><span class="c1">//</span>
<a name="l-11"></a><span class="c1">// Author: Florian Zaruba, ETH Zurich</span>
<a name="l-12"></a><span class="c1">// Date: 09.05.2017</span>
<a name="l-13"></a><span class="c1">// Description: Branch target calculation and comparison</span>
<a name="l-14"></a>
<a name="l-15"></a><span class="k">module</span> <span class="n">branch_unit</span> <span class="p">(</span>
<a name="l-16"></a>    <span class="k">input</span>  <span class="kt">logic</span>                      <span class="n">clk_i</span><span class="p">,</span>
<a name="l-17"></a>    <span class="k">input</span>  <span class="kt">logic</span>                      <span class="n">rst_ni</span><span class="p">,</span>
<a name="l-18"></a>    <span class="k">input</span>  <span class="kt">logic</span>                      <span class="n">debug_mode_i</span><span class="p">,</span>
<a name="l-19"></a>    <span class="k">input</span>  <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">fu_data_t</span>      <span class="n">fu_data_i</span><span class="p">,</span>
<a name="l-20"></a>    <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>    <span class="n">pc_i</span><span class="p">,</span>                   <span class="c1">// PC of instruction</span>
<a name="l-21"></a>    <span class="k">input</span>  <span class="kt">logic</span>                      <span class="n">is_compressed_instr_i</span><span class="p">,</span>
<a name="l-22"></a>    <span class="k">input</span>  <span class="kt">logic</span>                      <span class="n">fu_valid_i</span><span class="p">,</span>             <span class="c1">// any functional unit is valid, check that there is no accidental mis-predict</span>
<a name="l-23"></a>    <span class="k">input</span>  <span class="kt">logic</span>                      <span class="n">branch_valid_i</span><span class="p">,</span>
<a name="l-24"></a>    <span class="k">input</span>  <span class="kt">logic</span>                      <span class="n">branch_comp_res_i</span><span class="p">,</span>      <span class="c1">// branch comparison result from ALU</span>
<a name="l-25"></a>    <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>    <span class="n">branch_result_o</span><span class="p">,</span>
<a name="l-26"></a>
<a name="l-27"></a>    <span class="k">input</span>  <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">branchpredict_sbe_t</span>        <span class="n">branch_predict_i</span><span class="p">,</span>       <span class="c1">// this is the address we predicted</span>
<a name="l-28"></a>    <span class="k">output</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">bp_resolve_t</span>               <span class="n">resolved_branch_o</span><span class="p">,</span>      <span class="c1">// this is the actual address we are targeting</span>
<a name="l-29"></a>    <span class="k">output</span> <span class="kt">logic</span>                      <span class="n">resolve_branch_o</span><span class="p">,</span>       <span class="c1">// to ID to clear that we resolved the branch and we can</span>
<a name="l-30"></a>                                                              <span class="c1">// accept new entries to the scoreboard</span>
<a name="l-31"></a>    <span class="k">output</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">exception_t</span>    <span class="n">branch_exception_o</span>      <span class="c1">// branch exception out</span>
<a name="l-32"></a><span class="p">);</span>
<a name="l-33"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">target_address</span><span class="p">;</span>
<a name="l-34"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">next_pc</span><span class="p">;</span>
<a name="l-35"></a>
<a name="l-36"></a>   <span class="c1">// here we handle the various possibilities of mis-predicts</span>
<a name="l-37"></a>    <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">mispredict_handler</span>
<a name="l-38"></a>        <span class="c1">// set the jump base, for JALR we need to look at the register, for all other control flow instructions we can take the current PC</span>
<a name="l-39"></a>        <span class="k">automatic</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">jump_base</span><span class="p">;</span>
<a name="l-40"></a>        <span class="c1">// TODO(zarubaf): The ALU can be used to calculate the branch target</span>
<a name="l-41"></a>        <span class="n">jump_base</span> <span class="o">=</span> <span class="p">(</span><span class="n">fu_data_i</span><span class="p">.</span><span class="n">operator</span> <span class="o">==</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">JALR</span><span class="p">)</span> <span class="o">?</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_a</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">pc_i</span><span class="p">;</span>
<a name="l-42"></a>
<a name="l-43"></a>        <span class="n">target_address</span>                   <span class="o">=</span> <span class="p">{</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}};</span>
<a name="l-44"></a>        <span class="n">resolve_branch_o</span>                 <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-45"></a>        <span class="n">resolved_branch_o</span><span class="p">.</span><span class="n">target_address</span> <span class="o">=</span> <span class="p">{</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}};</span>
<a name="l-46"></a>        <span class="n">resolved_branch_o</span><span class="p">.</span><span class="n">is_taken</span>       <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-47"></a>        <span class="n">resolved_branch_o</span><span class="p">.</span><span class="n">valid</span>          <span class="o">=</span> <span class="n">branch_valid_i</span><span class="p">;</span>
<a name="l-48"></a>        <span class="n">resolved_branch_o</span><span class="p">.</span><span class="n">is_mispredict</span>  <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-49"></a>        <span class="n">resolved_branch_o</span><span class="p">.</span><span class="n">cf_type</span>        <span class="o">=</span> <span class="n">branch_predict_i</span><span class="p">.</span><span class="n">cf</span><span class="p">;</span>
<a name="l-50"></a>        <span class="c1">// calculate next PC, depending on whether the instruction is compressed or not this may be different</span>
<a name="l-51"></a>        <span class="c1">// TODO(zarubaf): We already calculate this a couple of times, maybe re-use?</span>
<a name="l-52"></a>        <span class="n">next_pc</span>                          <span class="o">=</span> <span class="n">pc_i</span> <span class="o">+</span> <span class="p">((</span><span class="n">is_compressed_instr_i</span><span class="p">)</span> <span class="o">?</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">2</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}},</span> <span class="mh">2&#39;h2</span><span class="p">}</span> <span class="o">:</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">3</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}},</span> <span class="mh">3&#39;h4</span><span class="p">});</span>
<a name="l-53"></a>        <span class="c1">// calculate target address simple 64 bit addition</span>
<a name="l-54"></a>        <span class="n">target_address</span>                   <span class="o">=</span> <span class="p">$</span><span class="kt">unsigned</span><span class="p">($</span><span class="kt">signed</span><span class="p">(</span><span class="n">jump_base</span><span class="p">)</span> <span class="o">+</span> <span class="p">$</span><span class="kt">signed</span><span class="p">(</span><span class="n">fu_data_i</span><span class="p">.</span><span class="n">imm</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-55"></a>        <span class="c1">// on a JALR we are supposed to reset the LSB to 0 (according to the specification)</span>
<a name="l-56"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">fu_data_i</span><span class="p">.</span><span class="n">operator</span> <span class="o">==</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">JALR</span><span class="p">)</span> <span class="n">target_address</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-57"></a>        <span class="c1">// we need to put the branch target address into rd, this is the result of this unit</span>
<a name="l-58"></a>        <span class="n">branch_result_o</span> <span class="o">=</span> <span class="n">next_pc</span><span class="p">;</span>
<a name="l-59"></a>        <span class="n">resolved_branch_o</span><span class="p">.</span><span class="n">pc</span> <span class="o">=</span> <span class="n">pc_i</span><span class="p">;</span>
<a name="l-60"></a>        <span class="c1">// There are only two sources of mispredicts:</span>
<a name="l-61"></a>        <span class="c1">// 1. Branches</span>
<a name="l-62"></a>        <span class="c1">// 2. Jumps to register addresses</span>
<a name="l-63"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">branch_valid_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-64"></a>            <span class="c1">// write target address which goes to PC Gen</span>
<a name="l-65"></a>            <span class="n">resolved_branch_o</span><span class="p">.</span><span class="n">target_address</span> <span class="o">=</span> <span class="p">(</span><span class="n">branch_comp_res_i</span><span class="p">)</span> <span class="o">?</span> <span class="n">target_address</span> <span class="o">:</span> <span class="n">next_pc</span><span class="p">;</span>
<a name="l-66"></a>            <span class="n">resolved_branch_o</span><span class="p">.</span><span class="n">is_taken</span> <span class="o">=</span> <span class="n">branch_comp_res_i</span><span class="p">;</span>
<a name="l-67"></a>            <span class="c1">// check the outcome of the branch speculation</span>
<a name="l-68"></a>            <span class="k">if</span> <span class="p">(</span><span class="n">ariane_pkg</span><span class="o">::</span><span class="n">op_is_branch</span><span class="p">(</span><span class="n">fu_data_i</span><span class="p">.</span><span class="n">operator</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">branch_comp_res_i</span> <span class="o">!=</span> <span class="p">(</span><span class="n">branch_predict_i</span><span class="p">.</span><span class="n">cf</span> <span class="o">==</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">Branch</span><span class="p">))</span> <span class="k">begin</span>
<a name="l-69"></a>                <span class="c1">// we mis-predicted the outcome</span>
<a name="l-70"></a>                <span class="c1">// if the outcome doesn&#39;t match we&#39;ve got a mis-predict</span>
<a name="l-71"></a>                <span class="n">resolved_branch_o</span><span class="p">.</span><span class="n">is_mispredict</span>  <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-72"></a>                <span class="n">resolved_branch_o</span><span class="p">.</span><span class="n">cf_type</span> <span class="o">=</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">Branch</span><span class="p">;</span>
<a name="l-73"></a>            <span class="k">end</span>
<a name="l-74"></a>            <span class="k">if</span> <span class="p">(</span><span class="n">fu_data_i</span><span class="p">.</span><span class="n">operator</span> <span class="o">==</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">JALR</span>
<a name="l-75"></a>                <span class="c1">// check if the address of the jump register is correct and that we actually predicted</span>
<a name="l-76"></a>                <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">branch_predict_i</span><span class="p">.</span><span class="n">cf</span> <span class="o">==</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">NoCF</span> <span class="o">||</span> <span class="n">target_address</span> <span class="o">!=</span> <span class="n">branch_predict_i</span><span class="p">.</span><span class="n">predict_address</span><span class="p">))</span> <span class="k">begin</span>
<a name="l-77"></a>                <span class="n">resolved_branch_o</span><span class="p">.</span><span class="n">is_mispredict</span>  <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-78"></a>                <span class="c1">// update BTB only if this wasn&#39;t a return</span>
<a name="l-79"></a>                <span class="k">if</span> <span class="p">(</span><span class="n">branch_predict_i</span><span class="p">.</span><span class="n">cf</span> <span class="o">!=</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">Return</span><span class="p">)</span> <span class="n">resolved_branch_o</span><span class="p">.</span><span class="n">cf_type</span> <span class="o">=</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">JumpR</span><span class="p">;</span>
<a name="l-80"></a>            <span class="k">end</span>
<a name="l-81"></a>            <span class="c1">// to resolve the branch in ID</span>
<a name="l-82"></a>            <span class="n">resolve_branch_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-83"></a>        <span class="k">end</span>
<a name="l-84"></a>    <span class="k">end</span>
<a name="l-85"></a>    <span class="c1">// use ALU exception signal for storing instruction fetch exceptions if</span>
<a name="l-86"></a>    <span class="c1">// the target address is not aligned to a 2 byte boundary</span>
<a name="l-87"></a>    <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">exception_handling</span>
<a name="l-88"></a>        <span class="n">branch_exception_o</span><span class="p">.</span><span class="n">cause</span> <span class="o">=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">INSTR_ADDR_MISALIGNED</span><span class="p">;</span>
<a name="l-89"></a>        <span class="n">branch_exception_o</span><span class="p">.</span><span class="n">valid</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-90"></a>        <span class="n">branch_exception_o</span><span class="p">.</span><span class="n">tval</span>  <span class="o">=</span> <span class="p">{{</span><span class="mi">64</span><span class="o">-</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="p">{</span><span class="n">pc_i</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="p">]}},</span> <span class="n">pc_i</span><span class="p">};</span>
<a name="l-91"></a>        <span class="c1">// only throw exception if this is indeed a branch</span>
<a name="l-92"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">branch_valid_i</span> <span class="o">&amp;&amp;</span> <span class="n">target_address</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">!=</span> <span class="mb">1&#39;b0</span><span class="p">)</span> <span class="n">branch_exception_o</span><span class="p">.</span><span class="n">valid</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-93"></a>    <span class="k">end</span>
<a name="l-94"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>