# ##################################################################
#
#  Copyright (c) Extreme Networks Inc. 2021
#  All rights reserved
#
# ##################################################################
#
#  This file defines interrupt controllers common to 5320 series switches
#
# 'mask', 'status' and 'ack' are base registers
# The registers in 'irqs' are the offset to the base registers.
#

intr_controller_cpld: &INTR_CONTROLLER_CPLD
  name:             intrctl_cpld
  compatible:       cpld_intr_controller
  device:           system_cpld_reg
  parent_irq:       smb_cpld_int
  mask:
    register:       0x20
    active_low:     1
  status:
    register:       0x18
  ack:
    register:       0x18
  num_regs:         3
  irqs:
    - name:         fantray_irq
      trigger:      LEVEL
      register:     1
      bitmask:      0x04
    - name:         thermal_irq
      trigger:      LEVEL
      register:     1
      bitmask:      0x08
    - name:         led_mode_irq
      trigger:      EDGE
      register:     1
      bitmask:      0x10
    - name:         bt_pair_irq
      trigger:      EDGE
      register:     1
      bitmask:      0x20
    - name:         poe_irq
      trigger:      LEVEL
      register:     1
      bitmask:      0x40
    - name:         port_irq
      trigger:      LEVEL
      register:     2
      bitmask:      0x03
