#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Feb 24 21:49:00 2025
# Process ID: 16152
# Current directory: C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/SPI/SPI.runs/synth_1
# Command line: vivado.exe -log SPI_Master.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SPI_Master.tcl
# Log file: C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/SPI/SPI.runs/synth_1/SPI_Master.vds
# Journal file: C:/Users/Andreea/Microcontrollers-and-FPGA/FPGA_Projects/VERILOG/SPI/SPI.runs/synth_1\vivado.jou
# Running On        :DESKTOP-S2GG9RF
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i5-1235U
# CPU Frequency     :2496 MHz
# CPU Physical cores:10
# CPU Logical cores :12
# Host memory       :8260 MB
# Swap memory       :16106 MB
# Total Virtual     :24366 MB
# Available Virtual :9901 MB
#-----------------------------------------------------------
source SPI_Master.tcl -notrace
