FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (C) 2007 Lemote Inc. & Institute of Computing Technology
 * Author: Fuxin Zhang, zhangfx@lemote.com
 */
#include <linux/interrupt.h>

#include <asm/irq_cpu.h>
#include <asm/i8259.h>

#include <loongson.h>

/* bench 9854.2.0 ec9cc3bcfaca */
/* bench 9854.2.1 d442f03a3c66 */
/* bench 9854.2.2 ea8c71a8d29f */
/* bench 9854.2.3 56f26be26dff */
/* bench 9854.2.4 4db31af693ef */
/* bench 9854.2.5 229128de43e7 */
/* bench 9854.2.6 ad01f4ce15bd */
/* bench 9854.2.7 9ea5e83d54a2 */
/* bench 9854.2.8 4f5d3b090b3d */
/* bench 9854.2.9 e8f995c50953 */
/* bench 9854.2.10 112893edb53c */
/* bench 9854.2.11 ce1bc215ebad */
/* bench 9854.2.12 1f69eca9c3ce */
/* bench 9854.2.13 ce6400f7b409 */
/* bench 9854.2.14 8ab17143c2f5 */
/* bench 9854.2.15 d374f1fac459 */
/* bench 9854.2.16 41609006db7e */
/* bench 9854.2.17 e516e48bd5cf */
static void i8259_irqdispatch(void)
{
	int irq;

	irq = i8259_irq();
	if (irq >= 0)
		do_IRQ(irq);
	else
		spurious_interrupt();
}

asmlinkage void mach_irq_dispatch(unsigned int pending)
{
	if (pending & CAUSEF_IP7)
		do_IRQ(MIPS_CPU_IRQ_BASE + 7);
	else if (pending & CAUSEF_IP6) /* perf counter loverflow */
/* bench 7891.3.0 35ae040157c7 */
/* bench 7891.3.1 0fcfdc087aa5 */
/* bench 7891.3.2 d43ecd34bb0a */
/* bench 7891.3.3 ce40e10c97d4 */
/* bench 7891.3.4 d87fb6c581e9 */
/* bench 7891.3.5 b44cb21eda76 */
	else if (pending & CAUSEF_IP2)
		bonito_irqdispatch();
	else
		spurious_interrupt();
}

void __init mach_init_irq(void)
{
	int irq;

	/* init all controller
	 *   0-15	  ------> i8259 interrupt
	 *   16-23	  ------> mips cpu interrupt
	 *   32-63	  ------> bonito irq
	 */

	/* most bonito irq should be level triggered */
	LOONGSON_INTEDGE = LOONGSON_ICU_SYSTEMERR | LOONGSON_ICU_MASTERERR |
	    LOONGSON_ICU_RETRYERR | LOONGSON_ICU_MBOXES;

	/* Sets the first-level interrupt dispatcher. */
	mips_cpu_irq_init();
	init_i8259_irqs();
	bonito_irq_init();

	/* bonito irq at IP2 */
	irq = MIPS_CPU_IRQ_BASE + 2;
	if (request_irq(irq, no_action, IRQF_NO_THREAD, "cascade", NULL))
		pr_err("Failed to request irq %d (cascade)\n", irq);
	/* 8259 irq at IP5 */
	irq = MIPS_CPU_IRQ_BASE + 5;
	if (request_irq(irq, no_action, IRQF_NO_THREAD, "cascade", NULL))
		pr_err("Failed to request irq %d (cascade)\n", irq);
}
