###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID lib-33034.eos.ncsu.edu)
#  Generated on:      Mon May  5 19:49:51 2014
#  Command:           ckSynthesis -rguide cts.rguide -report clock.ctsrpt
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: HCLK
#
# Mode: preRoute
#
# Mode                : Setup
# Library Name        : NangateOpenCellLibrary
# Operating Condition : fast
# Process             : 1
# Voltage             : 1.25
# Temperature         : 0
#
###############################################################


Nr. of Subtrees                : 1
Nr. of Sinks                   : 2037
Nr. of Buffer                  : 52
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): memctl_v4/U_hiu/U_ctl_fr_wr_bcnt_reg_0_/CK 193.8(ps)
Min trig. edge delay at sink(R): u_cortexm0ds/u_logic/C3w2z4_reg/CK 172.7(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 172.7~193.8(ps)        0~2000(ps)          
Fall Phase Delay               : 191.1~212.1(ps)        0~2000(ps)          
Trig. Edge Skew                : 21.1(ps)               30(ps)              
Rise Skew                      : 21.1(ps)               
Fall Skew                      : 21(ps)                 
Max. Rise Buffer Tran          : 32.2(ps)               40(ps)              
Max. Fall Buffer Tran          : 24.6(ps)               40(ps)              
Max. Rise Sink Tran            : 34.7(ps)               40(ps)              
Max. Fall Sink Tran            : 23(ps)                 40(ps)              
Min. Rise Buffer Tran          : 10.9(ps)               0(ps)               
Min. Fall Buffer Tran          : 10.2(ps)               0(ps)               
Min. Rise Sink Tran            : 26.7(ps)               0(ps)               
Min. Fall Sink Tran            : 17.9(ps)               0(ps)               



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
HCLK__L1_I0/A                    [120 120](ps)          40(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: HCLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 2037
     Rise Delay	   : [172.7(ps)  193.8(ps)]
     Rise Skew	   : 21.1(ps)
     Fall Delay	   : [191.1(ps)  212.1(ps)]
     Fall Skew	   : 21(ps)


  Main Tree from HCLK w/o tracing through gates: 
     nrSink : 2037
     nrGate : 0
     Rise Delay [172.7(ps)  193.8(ps)] Skew [21.1(ps)]
     Fall Delay [191.1(ps)  212.1(ps)] Skew=[21(ps)]


HCLK (0 0) load=0.0185295(pf) 

HCLK__L1_I0/A (0.0025 0.0025) 
HCLK__L1_I0/ZN (0.0359 0.0027) load=0.013781(pf) 

HCLK__L2_I0/A (0.0387 0.0055) 
HCLK__L2_I0/Z (0.1036 0.0731) load=0.0389882(pf) 

HCLK__L3_I1/A (0.1066 0.0761) 
HCLK__L3_I1/ZN (0.107 0.1297) load=0.0823724(pf) 

HCLK__L3_I0/A (0.1065 0.076) 
HCLK__L3_I0/ZN (0.1144 0.1361) load=0.119904(pf) 

HCLK__L4_I7/A (0.1102 0.1329) 
HCLK__L4_I7/ZN (0.1609 0.1313) load=0.0840545(pf) 

HCLK__L4_I6/A (0.1142 0.1369) 
HCLK__L4_I6/ZN (0.1618 0.1327) load=0.067956(pf) 

HCLK__L4_I5/A (0.1133 0.136) 
HCLK__L4_I5/ZN (0.1639 0.1342) load=0.0829776(pf) 

HCLK__L4_I4/A (0.1177 0.1394) 
HCLK__L4_I4/ZN (0.1657 0.137) load=0.0672442(pf) 

HCLK__L4_I3/A (0.1217 0.1433) 
HCLK__L4_I3/ZN (0.1623 0.1343) load=0.032943(pf) 

HCLK__L4_I2/A (0.1226 0.1443) 
HCLK__L4_I2/ZN (0.1644 0.1362) load=0.0376402(pf) 

HCLK__L4_I1/A (0.1189 0.1406) 
HCLK__L4_I1/ZN (0.1632 0.1348) load=0.0484166(pf) 

HCLK__L4_I0/A (0.1236 0.1453) 
HCLK__L4_I0/ZN (0.1645 0.1364) load=0.033787(pf) 

HCLK__L5_I39/A (0.1654 0.1358) 
HCLK__L5_I39/ZN (0.1775 0.1973) load=0.0826085(pf) 

HCLK__L5_I38/A (0.1636 0.134) 
HCLK__L5_I38/ZN (0.1728 0.1934) load=0.0751761(pf) 

HCLK__L5_I37/A (0.1651 0.1355) 
HCLK__L5_I37/ZN (0.1761 0.1962) load=0.0798998(pf) 

HCLK__L5_I36/A (0.1647 0.135) 
HCLK__L5_I36/ZN (0.1759 0.196) load=0.0801842(pf) 

HCLK__L5_I35/A (0.1669 0.1371) 
HCLK__L5_I35/ZN (0.1769 0.1974) load=0.077396(pf) 

HCLK__L5_I34/A (0.1691 0.1394) 
HCLK__L5_I34/ZN (0.1768 0.1978) load=0.070976(pf) 

HCLK__L5_I33/A (0.1699 0.1402) 
HCLK__L5_I33/ZN (0.1774 0.1985) load=0.0705056(pf) 

HCLK__L5_I32/A (0.1674 0.1376) 
HCLK__L5_I32/ZN (0.1786 0.1987) load=0.0803649(pf) 

HCLK__L5_I31/A (0.1649 0.1358) 
HCLK__L5_I31/ZN (0.1769 0.1959) load=0.0827343(pf) 

HCLK__L5_I30/A (0.1638 0.1347) 
HCLK__L5_I30/ZN (0.1752 0.1944) load=0.0812484(pf) 

HCLK__L5_I29/A (0.1628 0.1337) 
HCLK__L5_I29/ZN (0.1771 0.1955) load=0.0886832(pf) 

HCLK__L5_I28/A (0.1657 0.1365) 
HCLK__L5_I28/ZN (0.1758 0.1954) load=0.077848(pf) 

HCLK__L5_I27/A (0.1683 0.1391) 
HCLK__L5_I27/ZN (0.1774 0.1973) load=0.0754126(pf) 

HCLK__L5_I26/A (0.1676 0.1379) 
HCLK__L5_I26/ZN (0.1772 0.1978) load=0.0767602(pf) 

HCLK__L5_I25/A (0.1675 0.1378) 
HCLK__L5_I25/ZN (0.1773 0.1978) load=0.0771681(pf) 

HCLK__L5_I24/A (0.1662 0.1364) 
HCLK__L5_I24/ZN (0.1773 0.1975) load=0.0807978(pf) 

HCLK__L5_I23/A (0.1669 0.1372) 
HCLK__L5_I23/ZN (0.1753 0.1963) load=0.0737765(pf) 

HCLK__L5_I22/A (0.1672 0.1375) 
HCLK__L5_I22/ZN (0.1777 0.198) load=0.0790989(pf) 

HCLK__L5_I21/A (0.167 0.1373) 
HCLK__L5_I21/ZN (0.1758 0.1966) load=0.0747326(pf) 

HCLK__L5_I20/A (0.1669 0.1372) 
HCLK__L5_I20/ZN (0.1772 0.1976) load=0.0787192(pf) 

HCLK__L5_I19/A (0.1674 0.1377) 
HCLK__L5_I19/ZN (0.1772 0.1977) load=0.0772305(pf) 

HCLK__L5_I18/A (0.1686 0.1399) 
HCLK__L5_I18/ZN (0.1791 0.198) load=0.0762039(pf) 

HCLK__L5_I17/A (0.1682 0.1395) 
HCLK__L5_I17/ZN (0.1793 0.198) load=0.0778293(pf) 

HCLK__L5_I16/A (0.1704 0.1417) 
HCLK__L5_I16/ZN (0.1829 0.2012) load=0.0814316(pf) 

HCLK__L5_I15/A (0.1698 0.1411) 
HCLK__L5_I15/ZN (0.1826 0.2008) load=0.0820846(pf) 

HCLK__L5_I14/A (0.1692 0.1405) 
HCLK__L5_I14/ZN (0.1813 0.1997) load=0.0803121(pf) 

HCLK__L5_I13/A (0.1688 0.1401) 
HCLK__L5_I13/ZN (0.1814 0.1997) load=0.0817567(pf) 

HCLK__L5_I12/A (0.1633 0.1353) 
HCLK__L5_I12/ZN (0.1737 0.1915) load=0.0779984(pf) 

HCLK__L5_I11/A (0.1633 0.1353) 
HCLK__L5_I11/ZN (0.1731 0.1911) load=0.0765172(pf) 

HCLK__L5_I10/A (0.1629 0.1349) 
HCLK__L5_I10/ZN (0.1729 0.1908) load=0.0770179(pf) 

HCLK__L5_I9/A (0.1667 0.1385) 
HCLK__L5_I9/ZN (0.1728 0.192) load=0.0668684(pf) 

HCLK__L5_I8/A (0.1662 0.138) 
HCLK__L5_I8/ZN (0.1773 0.1951) load=0.0796973(pf) 

HCLK__L5_I7/A (0.1653 0.1371) 
HCLK__L5_I7/ZN (0.1766 0.1943) load=0.0802494(pf) 

HCLK__L5_I6/A (0.1661 0.1377) 
HCLK__L5_I6/ZN (0.1783 0.196) load=0.0817451(pf) 

HCLK__L5_I5/A (0.1657 0.1373) 
HCLK__L5_I5/ZN (0.1769 0.1949) load=0.0791921(pf) 

HCLK__L5_I4/A (0.1655 0.1371) 
HCLK__L5_I4/ZN (0.1744 0.1931) load=0.073274(pf) 

HCLK__L5_I3/A (0.1643 0.1359) 
HCLK__L5_I3/ZN (0.1722 0.1911) load=0.0707252(pf) 

HCLK__L5_I2/A (0.1667 0.1386) 
HCLK__L5_I2/ZN (0.1766 0.1946) load=0.0768992(pf) 

HCLK__L5_I1/A (0.1669 0.1388) 
HCLK__L5_I1/ZN (0.1738 0.1927) load=0.0691937(pf) 

HCLK__L5_I0/A (0.1658 0.1377) 
HCLK__L5_I0/ZN (0.1755 0.1936) load=0.0763419(pf) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__33_/CK (0.1837 0.2035) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__31_/CK (0.1826 0.2024) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__34_/CK (0.1827 0.2025) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__31_/CK (0.1827 0.2025) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__34_/CK (0.1836 0.2034) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__30_/CK (0.181 0.2008) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__31_/CK (0.1818 0.2015) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__34_/CK (0.1836 0.2034) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__35_/CK (0.1788 0.1986) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_19_/CK (0.1798 0.1996) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_20_/CK (0.1835 0.2033) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_21_/CK (0.1835 0.2033) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_22_/CK (0.1796 0.1994) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_23_/CK (0.1788 0.1986) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_26_/CK (0.1801 0.1999) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_27_/CK (0.1828 0.2026) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_28_/CK (0.1836 0.2033) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_29_/CK (0.1787 0.1985) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_30_/CK (0.1807 0.2005) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_31_/CK (0.1821 0.2019) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_34_/CK (0.1827 0.2025) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_35_/CK (0.1819 0.2017) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_17_/CK (0.1791 0.1989) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_18_/CK (0.1784 0.1982) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_19_/CK (0.1846 0.2044) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_20_/CK (0.1843 0.2041) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_21_/CK (0.1835 0.2033) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_22_/CK (0.1846 0.2044) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_23_/CK (0.1777 0.1975) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_24_/CK (0.1781 0.1979) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_25_/CK (0.1833 0.2031) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_26_/CK (0.1845 0.2043) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_27_/CK (0.1845 0.2043) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_28_/CK (0.1842 0.204) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_29_/CK (0.1792 0.199) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_30_/CK (0.1835 0.2033) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_31_/CK (0.1835 0.2033) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_32_/CK (0.1841 0.2039) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_33_/CK (0.1838 0.2036) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_34_/CK (0.184 0.2037) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_35_/CK (0.1792 0.199) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_36_/CK (0.1793 0.1991) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_38_/CK (0.1793 0.1991) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_39_/CK (0.1833 0.2031) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_40_/CK (0.1786 0.1984) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_41_/CK (0.179 0.1988) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_44_/CK (0.1791 0.1989) 

u_cortexm0ds/u_logic/E9c3z4_reg/CK (0.1791 0.1989) 

u_cortexm0ds/u_logic/O2c3z4_reg/CK (0.1791 0.1989) 

u_cortexm0ds/u_logic/Rnb3z4_reg/CK (0.179 0.1988) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_37_/CK (0.1781 0.1979) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__30_/CK (0.1819 0.2016) 

u_cortexm0ds/u_logic/W5c3z4_reg/CK (0.1791 0.1989) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_34_/CK (0.1818 0.2016) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_43_/CK (0.1791 0.1989) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_33_/CK (0.1837 0.2035) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_29_/CK (0.1742 0.1948) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__35_/CK (0.1776 0.1982) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__30_/CK (0.1776 0.1982) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_7_/CK (0.1758 0.1964) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__45_/CK (0.1751 0.1957) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_14_/CK (0.1768 0.1974) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_42_/CK (0.1751 0.1957) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_9_/CK (0.1758 0.1964) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__9_/CK (0.1758 0.1964) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__9_/CK (0.175 0.1956) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_47_/CK (0.1754 0.196) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_12_/CK (0.1756 0.1962) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_45_/CK (0.1753 0.1959) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_43_/CK (0.1737 0.1943) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_38_/CK (0.1775 0.1981) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_45_/CK (0.1759 0.1965) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_44_/CK (0.1771 0.1978) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_43_/CK (0.1768 0.1974) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_17_/CK (0.174 0.1946) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_16_/CK (0.175 0.1956) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_14_/CK (0.175 0.1956) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_12_/CK (0.1749 0.1955) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_11_/CK (0.1753 0.1959) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__7_/CK (0.1747 0.1953) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__45_/CK (0.174 0.1946) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__43_/CK (0.1763 0.1969) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__38_/CK (0.177 0.1976) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__14_/CK (0.175 0.1956) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__7_/CK (0.1751 0.1957) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__45_/CK (0.175 0.1956) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__44_/CK (0.1744 0.195) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__43_/CK (0.1751 0.1957) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__42_/CK (0.1756 0.1961) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__38_/CK (0.1764 0.197) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__35_/CK (0.1774 0.198) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__29_/CK (0.1738 0.1944) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__7_/CK (0.1755 0.1961) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__5_/CK (0.1757 0.1963) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__49_/CK (0.1758 0.1964) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__44_/CK (0.1756 0.1962) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__43_/CK (0.1766 0.1972) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__46_/CK (0.1758 0.1964) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__38_/CK (0.1775 0.1981) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_38_/CK (0.1776 0.1982) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_24_/CK (0.1776 0.1982) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_7_/CK (0.1752 0.1958) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__16_/CK (0.1753 0.1959) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__14_/CK (0.1753 0.1959) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_15_/CK (0.1753 0.1959) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_15_/CK (0.1768 0.1974) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_empty_reg/CK (0.1752 0.1958) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__18_/CK (0.1754 0.196) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__18_/CK (0.1754 0.196) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_14_/CK (0.1754 0.196) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__37_/CK (0.1793 0.1994) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_44_/CK (0.1795 0.1996) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__24_/CK (0.1774 0.1975) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__25_/CK (0.177 0.1971) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__44_/CK (0.1791 0.1992) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__37_/CK (0.1796 0.1997) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__37_/CK (0.1789 0.199) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__40_/CK (0.1796 0.1997) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__36_/CK (0.1797 0.1998) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__26_/CK (0.1787 0.1988) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__29_/CK (0.1797 0.1998) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_37_/CK (0.1787 0.1988) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__40_/CK (0.178 0.1981) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_18_/CK (0.178 0.1981) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__36_/CK (0.1777 0.1978) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_32_/CK (0.1795 0.1996) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_28_/CK (0.1786 0.1987) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_20_/CK (0.1786 0.1987) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_32_/CK (0.179 0.1991) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_25_/CK (0.1787 0.1988) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__33_/CK (0.1794 0.1995) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__32_/CK (0.1793 0.1994) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__28_/CK (0.1794 0.1995) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__27_/CK (0.1795 0.1996) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__20_/CK (0.1786 0.1987) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__32_/CK (0.1794 0.1995) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__28_/CK (0.1794 0.1995) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__33_/CK (0.1794 0.1995) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__32_/CK (0.1793 0.1994) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__28_/CK (0.1793 0.1994) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__25_/CK (0.1785 0.1986) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__20_/CK (0.1786 0.1987) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_31_/CK (0.1783 0.1984) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_33_/CK (0.1796 0.1996) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__26_/CK (0.1779 0.198) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__27_/CK (0.1781 0.1982) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_30_/CK (0.1784 0.1985) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_35_/CK (0.1786 0.1987) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__17_/CK (0.1781 0.1982) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__17_/CK (0.178 0.1981) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_18_/CK (0.178 0.1981) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_37_/CK (0.1777 0.1978) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_40_/CK (0.1778 0.1979) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_36_/CK (0.1777 0.1978) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_27_/CK (0.1781 0.1982) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_26_/CK (0.1775 0.1976) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_40_/CK (0.1776 0.1977) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_36_/CK (0.1771 0.1972) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__40_/CK (0.1777 0.1978) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__36_/CK (0.1773 0.1974) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__27_/CK (0.1777 0.1978) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__26_/CK (0.1777 0.1978) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__19_/CK (0.1768 0.1969) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__18_/CK (0.1779 0.198) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__25_/CK (0.1786 0.1987) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__22_/CK (0.1771 0.1972) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__29_/CK (0.1795 0.1996) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_3_/CK (0.1812 0.2013) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__8_/CK (0.1793 0.1994) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_count_reg_1_/CK (0.1804 0.2005) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_6_/CK (0.1794 0.1995) 

memctl_v4/U_miu/U_refctl_count_reg_3_/CK (0.18 0.2002) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_2_/CK (0.1785 0.1986) 

memctl_v4/U_hiu/U_ctl_fd_amba_bcnt_reg_2_/CK (0.1813 0.2014) 

memctl_v4/U_hiu/U_ctl_fd_amba_bcnt_reg_1_/CK (0.1814 0.2015) 

memctl_v4/U_hiu/U_ctl_fd_amba_bcnt_reg_0_/CK (0.1814 0.2015) 

memctl_v4/U_hiu/U_afifo_f_push2_pending_reg/CK (0.181 0.2012) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_0_/CK (0.1785 0.1986) 

memctl_v4/U_hiu/U_afifo_f_core_ready_reg/CK (0.1814 0.2015) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_5_/CK (0.1782 0.1983) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_49_/CK (0.1786 0.1987) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_46_/CK (0.1785 0.1986) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_3_/CK (0.1813 0.2014) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_2_/CK (0.1807 0.2008) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_8_/CK (0.1794 0.1995) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_5_/CK (0.1785 0.1986) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_4_/CK (0.1784 0.1985) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_49_/CK (0.1811 0.2012) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_2_/CK (0.1809 0.201) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_0_/CK (0.1782 0.1983) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__9_/CK (0.179 0.1991) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__8_/CK (0.1787 0.1988) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__5_/CK (0.1783 0.1984) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__4_/CK (0.1763 0.1964) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__49_/CK (0.1789 0.199) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__42_/CK (0.1789 0.199) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__3_/CK (0.1811 0.2013) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__2_/CK (0.1809 0.201) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__5_/CK (0.1789 0.199) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__4_/CK (0.1793 0.1994) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__49_/CK (0.1784 0.1985) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__46_/CK (0.179 0.1991) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__3_/CK (0.1784 0.1985) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__2_/CK (0.1783 0.1984) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__0_/CK (0.1788 0.1989) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__8_/CK (0.1793 0.1994) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__4_/CK (0.178 0.1981) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__42_/CK (0.1789 0.199) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__3_/CK (0.1812 0.2013) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__2_/CK (0.1811 0.2013) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__0_/CK (0.179 0.1991) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_4_/CK (0.1804 0.2005) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__0_/CK (0.1801 0.2003) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_0_/CK (0.18 0.2001) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_count_reg_0_/CK (0.1803 0.2004) 

memctl_v4/U_miu/U_refctl_count_reg_5_/CK (0.1803 0.2004) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__6_/CK (0.1791 0.1992) 

memctl_v4/U_miu/U_refctl_count_reg_0_/CK (0.179 0.1991) 

memctl_v4/U_miu/U_refctl_count_reg_4_/CK (0.1802 0.2003) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_8_/CK (0.1792 0.1993) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__46_/CK (0.179 0.1991) 

memctl_v4/U_miu/U_refctl_count_reg_7_/CK (0.1804 0.2005) 

memctl_v4/U_miu/U_refctl_count_reg_6_/CK (0.1804 0.2005) 

memctl_v4/U_miu/U_refctl_count_reg_2_/CK (0.179 0.1991) 

memctl_v4/U_hiu/U_ctl_fr_prv_1wrap_reg/CK (0.1788 0.1993) 

memctl_v4/U_miu/U_cr_smskr0_reg_9_/CK (0.181 0.2015) 

memctl_v4/U_miu/U_dsdc_init_cnt_reg_5_/CK (0.1805 0.201) 

memctl_v4/U_miu/U_cr_smskr0_reg_2_/CK (0.181 0.2015) 

memctl_v4/U_miu/U_cr_smskr0_reg_10_/CK (0.181 0.2015) 

memctl_v4/U_hiu/U_ctl_f_bh_state_reg_0_/CK (0.1787 0.1993) 

memctl_v4/U_miu/U_cr_stmg1r_reg_5_/CK (0.1807 0.2013) 

memctl_v4/U_miu/U_cr_stmg1r_reg_3_/CK (0.1809 0.2014) 

memctl_v4/U_miu/U_refctl_count_reg_9_/CK (0.1781 0.1986) 

memctl_v4/U_miu/U_refctl_count_reg_8_/CK (0.1779 0.1984) 

memctl_v4/U_miu/U_refctl_count_reg_15_/CK (0.1778 0.1983) 

memctl_v4/U_miu/U_refctl_count_reg_14_/CK (0.1779 0.1984) 

memctl_v4/U_miu/U_refctl_count_reg_13_/CK (0.1773 0.1978) 

memctl_v4/U_miu/U_refctl_count_reg_12_/CK (0.1783 0.1988) 

memctl_v4/U_miu/U_refctl_count_reg_11_/CK (0.1778 0.1983) 

memctl_v4/U_miu/U_refctl_count_reg_10_/CK (0.1784 0.1989) 

memctl_v4/U_miu/U_dsdc_init_cnt_reg_3_/CK (0.179 0.1995) 

memctl_v4/U_miu/U_dsdc_init_cnt_reg_2_/CK (0.1788 0.1993) 

memctl_v4/U_miu/U_dsdc_init_cnt_reg_1_/CK (0.1784 0.1989) 

memctl_v4/U_miu/U_dsdc_init_cnt_reg_0_/CK (0.1798 0.2003) 

memctl_v4/U_miu/U_cr_stmg1r_reg_2_/CK (0.1796 0.2001) 

memctl_v4/U_miu/U_cr_stmg1r_reg_1_/CK (0.1796 0.2001) 

memctl_v4/U_miu/U_cr_stmg1r_reg_0_/CK (0.1801 0.2006) 

memctl_v4/U_miu/U_cr_srefr_reg_9_/CK (0.1797 0.2002) 

memctl_v4/U_miu/U_cr_srefr_reg_8_/CK (0.1798 0.2003) 

memctl_v4/U_miu/U_cr_srefr_reg_12_/CK (0.1792 0.1997) 

memctl_v4/U_miu/U_cr_srefr_reg_11_/CK (0.1797 0.2002) 

memctl_v4/U_miu/U_cr_srefr_reg_10_/CK (0.1795 0.2) 

memctl_v4/U_miu/U_cr_smskr0_reg_1_/CK (0.1798 0.2003) 

memctl_v4/U_miu/U_cr_smskr0_reg_0_/CK (0.1798 0.2003) 

memctl_v4/U_hiu/U_ctl_fr_wr_bcnt_reg_5_/CK (0.1787 0.1992) 

memctl_v4/U_hiu/U_ctl_fr_wr_bcnt_reg_4_/CK (0.1783 0.1988) 

memctl_v4/U_hiu/U_ctl_fr_wr_bcnt_reg_3_/CK (0.1787 0.1992) 

memctl_v4/U_hiu/U_ctl_fr_wr_bcnt_reg_2_/CK (0.1786 0.1991) 

memctl_v4/U_hiu/U_ctl_fr_wr_bcnt_reg_1_/CK (0.1787 0.1992) 

memctl_v4/U_hiu/U_ctl_f_bh_state_reg_1_/CK (0.1788 0.1993) 

memctl_v4/U_hiu/U_afifo_f_new_req_reg/CK (0.1787 0.1992) 

memctl_v4/U_hiu/U_afifo_f_clr_pers_reg/CK (0.1788 0.1993) 

memctl_v4/U_hiu/U_afifo_U_acore_f_push_req_n_reg/CK (0.1786 0.1991) 

memctl_v4/U_hiu/U_afifo_U_acore_f_afull_reg/CK (0.1785 0.199) 

memctl_v4/U_miu/U_cr_srefr_reg_15_/CK (0.1789 0.1994) 

memctl_v4/U_miu/U_cr_smskr0_reg_8_/CK (0.1808 0.2013) 

memctl_v4/U_miu/U_cr_srefr_reg_14_/CK (0.179 0.1995) 

memctl_v4/U_miu/U_cr_stmg1r_reg_4_/CK (0.1804 0.2009) 

memctl_v4/U_miu/U_dsdc_init_cnt_reg_4_/CK (0.1804 0.2009) 

memctl_v4/U_miu/U_dsdc_init_cnt_reg_12_/CK (0.179 0.1995) 

memctl_v4/U_hiu/U_afifo_f_ready_reg/CK (0.1788 0.1993) 

memctl_v4/U_miu/U_dsdc_init_cnt_reg_6_/CK (0.1806 0.2011) 

memctl_v4/U_miu/U_cr_stmg1r_reg_6_/CK (0.1808 0.2013) 

memctl_v4/U_miu/U_dsdc_init_cnt_reg_11_/CK (0.1807 0.2012) 

memctl_v4/U_miu/U_dsdc_init_cnt_reg_9_/CK (0.1807 0.2012) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_6_/CK (0.1796 0.2006) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__47_/CK (0.1796 0.2006) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__47_/CK (0.1796 0.2006) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__48_/CK (0.1795 0.2005) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__11_/CK (0.179 0.2) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_48_/CK (0.179 0.2) 

memctl_v4/U_miu/U_dsdc_r_row_addr_reg_15_/CK (0.1812 0.2022) 

memctl_v4/U_miu/U_addrdec_bcawp_reg_3_/CK (0.1806 0.2016) 

memctl_v4/U_miu/U_addrdec_bcawp_reg_2_/CK (0.1802 0.2012) 

memctl_v4/U_miu/U_addrdec_bcawp_reg_1_/CK (0.1805 0.2015) 

memctl_v4/U_miu/U_addrdec_bcawp_reg_0_/CK (0.1808 0.2018) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_41_/CK (0.1801 0.2011) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_15_/CK (0.1773 0.1983) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_12_/CK (0.1803 0.2013) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_11_/CK (0.1797 0.2007) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_48_/CK (0.18 0.201) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_47_/CK (0.1799 0.2009) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_13_/CK (0.1799 0.2009) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__16_/CK (0.179 0.2) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__15_/CK (0.1791 0.2002) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__13_/CK (0.1796 0.2006) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__48_/CK (0.1792 0.2002) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__16_/CK (0.1789 0.1999) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__13_/CK (0.1786 0.1996) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__11_/CK (0.1788 0.1998) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__6_/CK (0.1796 0.2006) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__15_/CK (0.1784 0.1994) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__14_/CK (0.179 0.2) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__13_/CK (0.1788 0.1998) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__12_/CK (0.1801 0.2011) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__11_/CK (0.1789 0.1999) 

memctl_v4/U_miu/U_addrdec_row_addr_mask_hi_reg_1_/CK (0.181 0.202) 

memctl_v4/U_miu/U_addrdec_row_addr_mask_hi_reg_2_/CK (0.1812 0.2022) 

memctl_v4/U_miu/U_addrdec_row_addr_mask_hi_reg_3_/CK (0.1811 0.2021) 

memctl_v4/U_miu/U_addrdec_row_addr_mask_hi_reg_4_/CK (0.1812 0.2022) 

memctl_v4/U_miu/U_addrdec_bank_addr_mask_reg_1_/CK (0.1769 0.1979) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_13_/CK (0.1769 0.1979) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_out_ptr_reg_1_/CK (0.179 0.2) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__48_/CK (0.179 0.2) 

memctl_v4/U_miu/U_addrdec_bcawp_reg_4_/CK (0.1807 0.2017) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_42_/CK (0.1791 0.2001) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_in_ptr_reg_0_/CK (0.18 0.201) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__6_/CK (0.1797 0.2007) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_16_/CK (0.18 0.2011) 

memctl_v4/U_miu/U_cr_sconr_reg_9_/CK (0.177 0.198) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_out_ptr_reg_0_/CK (0.1801 0.2011) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__15_/CK (0.1789 0.1999) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_in_ptr_reg_1_/CK (0.1801 0.2011) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__39_/CK (0.1819 0.203) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__20_/CK (0.1816 0.2027) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__24_/CK (0.1813 0.2024) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_17_/CK (0.182 0.2031) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__12_/CK (0.182 0.2031) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__19_/CK (0.1811 0.2022) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__17_/CK (0.1818 0.2029) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__24_/CK (0.1809 0.202) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__23_/CK (0.1815 0.2026) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__12_/CK (0.1819 0.203) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_24_/CK (0.1816 0.2027) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_19_/CK (0.1808 0.2019) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__41_/CK (0.1818 0.203) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__41_/CK (0.1817 0.2028) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__39_/CK (0.1814 0.2025) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__23_/CK (0.1816 0.2028) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__39_/CK (0.182 0.2031) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__19_/CK (0.181 0.2021) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__21_/CK (0.182 0.2031) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_39_/CK (0.1816 0.2027) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_25_/CK (0.1812 0.2023) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__41_/CK (0.1817 0.2028) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_2__22_/CK (0.1808 0.2019) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__22_/CK (0.1801 0.2012) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_41_/CK (0.1817 0.2028) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_39_/CK (0.1818 0.2029) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__21_/CK (0.182 0.2031) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_1__23_/CK (0.1798 0.2009) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_22_/CK (0.1796 0.2007) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__21_/CK (0.182 0.2031) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_21_/CK (0.1817 0.2028) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_23_/CK (0.179 0.2002) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_0__15_/CK (0.1789 0.2) 

memctl_v4/U_miu/U_dsdc_r_row_addr_reg_5_/CK (0.1791 0.2002) 

memctl_v4/U_miu/U_dsdc_r_row_addr_reg_14_/CK (0.1791 0.2002) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_0__5_/CK (0.179 0.2001) 

memctl_v4/U_miu/U_dsdc_r_row_addr_reg_1_/CK (0.1789 0.2) 

memctl_v4/U_miu/U_addrdec_row_addr_mask_hi_reg_0_/CK (0.179 0.2001) 

memctl_v4/U_miu/U_dsdc_r_row_addr_reg_13_/CK (0.1788 0.1999) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_0__9_/CK (0.1787 0.1998) 

memctl_v4/U_miu/U_dsdc_r_row_addr_reg_0_/CK (0.1788 0.1999) 

memctl_v4/U_miu/U_dsdc_r_row_addr_reg_9_/CK (0.1782 0.1993) 

memctl_v4/U_miu/U_dsdc_r_row_addr_reg_7_/CK (0.1784 0.1995) 

memctl_v4/U_miu/U_dsdc_r_row_addr_reg_3_/CK (0.1789 0.2) 

memctl_v4/U_miu/U_dsdc_r_row_addr_reg_4_/CK (0.1792 0.2003) 

memctl_v4/U_miu/U_dsdc_r_row_addr_reg_12_/CK (0.1791 0.2002) 

memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__47_/CK (0.1847 0.2048) 

memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_47_/CK (0.1851 0.2052) 

memctl_v4/U_miu/U_cr_sconr_reg_10_/CK (0.1838 0.2039) 

memctl_v4/U_miu/U_refctl_count_reg_1_/CK (0.1855 0.2056) 

memctl_v4/U_miu/U_cr_sconr_reg_12_/CK (0.1842 0.2043) 

memctl_v4/U_miu/U_cr_exn_mode_reg_reg_0_/CK (0.1838 0.2039) 

memctl_v4/U_miu/U_cr_exn_mode_reg_reg_2_/CK (0.1838 0.2039) 

memctl_v4/U_miu/U_cr_sconr_reg_11_/CK (0.1837 0.2038) 

memctl_v4/U_miu/U_cr_srefr_reg_0_/CK (0.1857 0.2058) 

memctl_v4/U_miu/U_cr_sconr_reg_3_/CK (0.1838 0.2039) 

memctl_v4/U_miu/U_cr_exn_mode_reg_reg_7_/CK (0.1823 0.2024) 

memctl_v4/U_miu/U_cr_sconr_reg_4_/CK (0.1841 0.2042) 

memctl_v4/U_miu/U_cr_syflash_opcode_reg_0_/CK (0.1841 0.2042) 

memctl_v4/U_miu/U_cr_syflash_opcode_reg_2_/CK (0.1831 0.2032) 

memctl_v4/U_miu/U_cr_sconr_reg_8_/CK (0.1826 0.2027) 

memctl_v4/U_miu/U_cr_syflash_opcode_reg_1_/CK (0.1841 0.2042) 

memctl_v4/U_miu/U_cr_stmg0r_reg_7_/CK (0.1817 0.2018) 

memctl_v4/U_miu/U_cr_sconr_reg_5_/CK (0.1826 0.2027) 

memctl_v4/U_miu/U_cr_smskr0_reg_7_/CK (0.1817 0.2018) 

memctl_v4/U_miu/U_cr_sctlr_reg_7_/CK (0.1816 0.2017) 

memctl_v4/U_miu/U_cr_sconr_reg_7_/CK (0.1826 0.2027) 

memctl_v4/U_miu/U_cr_syflash_opcode_reg_8_/CK (0.1813 0.2014) 

memctl_v4/U_miu/U_cr_exn_mode_reg_reg_12_/CK (0.1826 0.2027) 

memctl_v4/U_miu/U_cr_exn_mode_reg_reg_10_/CK (0.1812 0.2013) 

memctl_v4/U_miu/U_cr_smskr0_reg_6_/CK (0.1812 0.2013) 

memctl_v4/U_miu/U_cr_syflash_opcode_reg_12_/CK (0.1811 0.2012) 

memctl_v4/U_miu/U_cr_smskr0_reg_5_/CK (0.1813 0.2013) 

memctl_v4/U_miu/U_cr_syflash_opcode_reg_10_/CK (0.1812 0.2012) 

memctl_v4/U_miu/U_cr_srefr_reg_7_/CK (0.1866 0.2066) 

memctl_v4/U_miu/U_cr_syflash_opcode_reg_9_/CK (0.1793 0.1994) 

memctl_v4/U_miu/U_cr_exn_mode_reg_reg_5_/CK (0.1825 0.2026) 

memctl_v4/U_miu/U_cr_syflash_opcode_reg_7_/CK (0.1813 0.2014) 

memctl_v4/U_miu/U_cr_syflash_opcode_reg_6_/CK (0.1804 0.2005) 

memctl_v4/U_miu/U_cr_syflash_opcode_reg_5_/CK (0.1793 0.1994) 

memctl_v4/U_miu/U_cr_syflash_opcode_reg_3_/CK (0.1863 0.2064) 

memctl_v4/U_miu/U_cr_srefr_reg_5_/CK (0.1865 0.2066) 

memctl_v4/U_miu/U_cr_srefr_reg_4_/CK (0.1865 0.2066) 

memctl_v4/U_miu/U_cr_srefr_reg_3_/CK (0.1864 0.2064) 

memctl_v4/U_miu/U_cr_srefr_reg_2_/CK (0.1863 0.2064) 

memctl_v4/U_miu/U_cr_srefr_reg_1_/CK (0.1861 0.2062) 

memctl_v4/U_miu/U_cr_smskr0_reg_3_/CK (0.1865 0.2066) 

memctl_v4/U_miu/U_cr_exn_mode_reg_reg_4_/CK (0.1825 0.2025) 

memctl_v4/U_miu/U_cr_exn_mode_reg_reg_1_/CK (0.1816 0.2017) 

memctl_v4/U_miu/U_cr_smskr0_reg_4_/CK (0.1866 0.2067) 

memctl_v4/U_miu/U_cr_exn_mode_reg_reg_6_/CK (0.1807 0.2008) 

memctl_v4/U_miu/U_cr_syflash_opcode_reg_4_/CK (0.1813 0.2014) 

memctl_v4/U_miu/U_cr_exn_mode_reg_reg_9_/CK (0.1807 0.2008) 

memctl_v4/U_miu/U_cr_syflash_opcode_reg_11_/CK (0.181 0.2011) 

memctl_v4/U_miu/U_addrdec_rom_select_reg_0_/CK (0.1815 0.2016) 

memctl_v4/U_miu/U_addrdec_flash_select_reg_0_/CK (0.1815 0.2016) 

memctl_v4/U_miu/U_cr_srefr_reg_6_/CK (0.1866 0.2067) 

memctl_v4/U_miu/U_cr_exn_mode_reg_reg_11_/CK (0.1826 0.2027) 

memctl_v4/U_miu/U_addrdec_s_data_width_prog_buf_reg_0_/CK (0.1844 0.2045) 

memctl_v4/U_miu/U_cr_exn_mode_reg_reg_3_/CK (0.1824 0.2025) 

memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_2__2_/CK (0.1846 0.2036) 

memctl_v4/U_miu/U_dsdc_r_bm_open_bank_reg_1_/CK (0.1846 0.2036) 

memctl_v4/U_miu/U_dsdc_r_cas_latency_reg_3_/CK (0.1825 0.2015) 

memctl_v4/U_miu/U_dsdc_r_cas_latency_reg_2_/CK (0.1825 0.2014) 

memctl_v4/U_miu/U_dsdc_r_cas_latency_reg_1_/CK (0.1824 0.2014) 

memctl_v4/U_miu/U_dsdc_delta_delay_reg_2_/CK (0.1825 0.2015) 

memctl_v4/U_miu/U_dsdc_delta_delay_reg_1_/CK (0.1825 0.2015) 

memctl_v4/U_miu/U_dsdc_delta_delay_reg_0_/CK (0.1823 0.2013) 

memctl_v4/U_miu/U_dsdc_bm_bank_age_reg_2__4_/CK (0.1846 0.2036) 

memctl_v4/U_miu/U_dsdc_bm_bank_age_reg_2__3_/CK (0.1847 0.2037) 

memctl_v4/U_miu/U_dsdc_bm_bank_age_reg_2__2_/CK (0.1847 0.2037) 

memctl_v4/U_miu/U_dsdc_bm_bank_age_reg_1__1_/CK (0.1846 0.2035) 

memctl_v4/U_miu/U_dsdc_bm_bank_age_reg_1__2_/CK (0.1838 0.2028) 

memctl_v4/U_miu/U_dsdc_bm_bank_age_reg_1__3_/CK (0.1841 0.2031) 

memctl_v4/U_miu/U_dsdc_bm_bank_age_reg_1__4_/CK (0.1841 0.2031) 

memctl_v4/U_miu/U_dsdc_bm_ras_cnt_max_reg_0_/CK (0.18 0.199) 

memctl_v4/U_miu/U_dsdc_bm_ras_cnt_max_reg_1_/CK (0.181 0.2) 

memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_0__0_/CK (0.1825 0.2014) 

memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_0__1_/CK (0.1825 0.2015) 

memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_2__0_/CK (0.184 0.203) 

memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_2__1_/CK (0.1832 0.2022) 

memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_2__3_/CK (0.1826 0.2016) 

memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_3__0_/CK (0.1835 0.2025) 

memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_3__1_/CK (0.1829 0.2019) 

memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_3__2_/CK (0.1826 0.2015) 

memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_3__3_/CK (0.1826 0.2016) 

memctl_v4/U_miu/U_dsdc_cas_cnt_reg_0_/CK (0.1805 0.1994) 

memctl_v4/U_miu/U_dsdc_cas_cnt_reg_1_/CK (0.1812 0.2002) 

memctl_v4/U_miu/U_dsdc_cas_cnt_reg_2_/CK (0.1771 0.1961) 

memctl_v4/U_miu/U_dsdc_cas_cnt_reg_3_/CK (0.1826 0.2015) 

memctl_v4/U_miu/U_dsdc_cas_cnt_reg_4_/CK (0.1826 0.2015) 

memctl_v4/U_miu/U_dsdc_cas_cnt_reg_5_/CK (0.1818 0.2008) 

memctl_v4/U_miu/U_dsdc_cas_latency_cnt_reg_0_/CK (0.1815 0.2005) 

memctl_v4/U_miu/U_dsdc_cas_latency_cnt_reg_1_/CK (0.1817 0.2007) 

memctl_v4/U_miu/U_dsdc_cas_latency_cnt_reg_2_/CK (0.182 0.201) 

memctl_v4/U_miu/U_dsdc_cas_latency_cnt_reg_3_/CK (0.1823 0.2013) 

memctl_v4/U_miu/U_dsdc_data_cnt_reg_0_/CK (0.1816 0.2006) 

memctl_v4/U_miu/U_dsdc_data_cnt_reg_1_/CK (0.1775 0.1965) 

memctl_v4/U_miu/U_dsdc_data_cnt_reg_2_/CK (0.1775 0.1965) 

memctl_v4/U_miu/U_dsdc_data_cnt_reg_3_/CK (0.1775 0.1965) 

memctl_v4/U_miu/U_dsdc_data_cnt_reg_4_/CK (0.1775 0.1965) 

memctl_v4/U_miu/U_dsdc_data_cnt_reg_5_/CK (0.1775 0.1965) 

memctl_v4/U_miu/U_dsdc_r_burst_size_reg_1_/CK (0.1772 0.1962) 

memctl_v4/U_miu/U_dsdc_r_burst_size_reg_2_/CK (0.1773 0.1963) 

memctl_v4/U_miu/U_dsdc_r_burst_size_reg_3_/CK (0.181 0.1999) 

memctl_v4/U_miu/U_dsdc_r_burst_size_reg_4_/CK (0.1812 0.2002) 

memctl_v4/U_miu/U_dsdc_r_burst_size_reg_5_/CK (0.178 0.197) 

memctl_v4/U_miu/U_dsdc_r_cas_latency_reg_0_/CK (0.1823 0.2013) 

memctl_v4/U_miu/U_dsdc_r_close_bank_addr_reg_0_/CK (0.1845 0.2035) 

memctl_v4/U_miu/U_dsdc_r_wrapped_burst_reg/CK (0.1804 0.1993) 

memctl_v4/U_miu/U_dsdc_wrapped_pop_flag_reg/CK (0.1808 0.1998) 

memctl_v4/U_miu/U_dsdc_r_burst_size_reg_0_/CK (0.1791 0.1981) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_1__9_/CK (0.1804 0.1996) 

memctl_v4/U_miu/U_dsdc_bm_bank_age_reg_3__2_/CK (0.1779 0.1971) 

memctl_v4/U_miu/U_dsdc_bm_bank_age_reg_3__4_/CK (0.1775 0.1967) 

memctl_v4/U_miu/U_dsdc_bm_bank_age_reg_3__3_/CK (0.1778 0.197) 

memctl_v4/U_miu/U_dsdc_bm_bank_age_reg_3__1_/CK (0.178 0.1972) 

memctl_v4/U_miu/U_dsdc_bm_bank_age_reg_3__0_/CK (0.1775 0.1967) 

memctl_v4/U_miu/U_dsdc_bm_bank_age_reg_2__1_/CK (0.1781 0.1973) 

memctl_v4/U_miu/U_dsdc_bm_bank_age_reg_2__0_/CK (0.1781 0.1973) 

memctl_v4/U_miu/U_dsdc_bm_bank_age_reg_0__4_/CK (0.1778 0.197) 

memctl_v4/U_miu/U_dsdc_bm_bank_age_reg_0__3_/CK (0.1778 0.197) 

memctl_v4/U_miu/U_dsdc_bm_bank_age_reg_0__2_/CK (0.1773 0.1965) 

memctl_v4/U_miu/U_dsdc_bm_bank_age_reg_0__0_/CK (0.1752 0.1944) 

memctl_v4/U_miu/U_dsdc_bm_bank_age_reg_0__1_/CK (0.1771 0.1963) 

memctl_v4/U_miu/U_dsdc_bm_bank_age_reg_1__0_/CK (0.1768 0.196) 

memctl_v4/U_miu/U_dsdc_bm_bank_status_reg_0_/CK (0.1764 0.1956) 

memctl_v4/U_miu/U_dsdc_bm_bank_status_reg_3_/CK (0.176 0.1952) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_0__0_/CK (0.179 0.1982) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_0__11_/CK (0.1809 0.2001) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_0__13_/CK (0.181 0.2002) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_0__14_/CK (0.1781 0.1973) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_0__1_/CK (0.1809 0.2001) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_0__2_/CK (0.1769 0.1961) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_0__3_/CK (0.181 0.2002) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_1__11_/CK (0.1806 0.1998) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_1__13_/CK (0.1803 0.1995) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_1__14_/CK (0.1782 0.1974) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_1__15_/CK (0.1807 0.1999) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_1__1_/CK (0.1806 0.1998) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_1__2_/CK (0.1781 0.1973) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_1__3_/CK (0.1789 0.1981) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_2__0_/CK (0.179 0.1982) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_2__11_/CK (0.1806 0.1998) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_2__13_/CK (0.1803 0.1995) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_2__14_/CK (0.1785 0.1977) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_2__15_/CK (0.1809 0.2001) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_2__1_/CK (0.1809 0.2001) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_2__2_/CK (0.1773 0.1965) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_2__3_/CK (0.1795 0.1987) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_2__9_/CK (0.1809 0.2001) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_3__11_/CK (0.1793 0.1985) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_3__13_/CK (0.1802 0.1994) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_3__15_/CK (0.1803 0.1995) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_3__1_/CK (0.1802 0.1994) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_3__2_/CK (0.1783 0.1975) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_3__3_/CK (0.1798 0.199) 

memctl_v4/U_miu/U_dsdc_r_bm_close_all_reg/CK (0.1768 0.196) 

memctl_v4/U_miu/U_dsdc_r_bm_close_bank_reg_3_/CK (0.1769 0.1961) 

memctl_v4/U_miu/U_dsdc_r_bm_open_bank_reg_0_/CK (0.1762 0.1954) 

memctl_v4/U_miu/U_dsdc_r_bm_open_bank_reg_2_/CK (0.1767 0.1959) 

memctl_v4/U_miu/U_dsdc_r_bm_open_bank_reg_3_/CK (0.1766 0.1958) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_3__14_/CK (0.1782 0.1974) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_1__7_/CK (0.1804 0.1996) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_3__9_/CK (0.1804 0.1996) 

memctl_v4/U_miu/U_dsdc_r_bm_close_bank_reg_0_/CK (0.1769 0.1961) 

memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_1__1_/CK (0.1788 0.1972) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_1__4_/CK (0.182 0.2004) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_1__0_/CK (0.1819 0.2003) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_3__10_/CK (0.1819 0.2003) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_1__5_/CK (0.1799 0.1984) 

memctl_v4/U_miu/U_dsdc_row_cnt_reg_9_/CK (0.1801 0.1985) 

memctl_v4/U_miu/U_dsdc_row_cnt_reg_7_/CK (0.1799 0.1983) 

memctl_v4/U_miu/U_dsdc_row_cnt_reg_6_/CK (0.1799 0.1983) 

memctl_v4/U_miu/U_dsdc_row_cnt_reg_5_/CK (0.1796 0.198) 

memctl_v4/U_miu/U_dsdc_row_cnt_reg_4_/CK (0.1797 0.1981) 

memctl_v4/U_miu/U_dsdc_r_row_addr_reg_8_/CK (0.1825 0.2009) 

memctl_v4/U_miu/U_dsdc_r_row_addr_reg_6_/CK (0.1827 0.2011) 

memctl_v4/U_miu/U_dsdc_r_row_addr_reg_2_/CK (0.182 0.2004) 

memctl_v4/U_miu/U_dsdc_r_row_addr_reg_11_/CK (0.1826 0.201) 

memctl_v4/U_miu/U_dsdc_r_row_addr_reg_10_/CK (0.1825 0.2009) 

memctl_v4/U_miu/U_dsdc_r_close_bank_addr_reg_1_/CK (0.1791 0.1975) 

memctl_v4/U_miu/U_dsdc_r_bm_close_bank_reg_2_/CK (0.1793 0.1977) 

memctl_v4/U_miu/U_dsdc_r_bm_close_bank_reg_1_/CK (0.1793 0.1977) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_3__8_/CK (0.1808 0.1992) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_3__7_/CK (0.1823 0.2008) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_3__6_/CK (0.1789 0.1973) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_3__5_/CK (0.1822 0.2007) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_3__12_/CK (0.1818 0.2002) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_3__0_/CK (0.1819 0.2003) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_2__8_/CK (0.1805 0.1989) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_2__7_/CK (0.1824 0.2009) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_2__6_/CK (0.1798 0.1982) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_2__5_/CK (0.1825 0.2009) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_2__4_/CK (0.182 0.2004) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_2__12_/CK (0.1822 0.2006) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_2__10_/CK (0.1815 0.1999) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_1__8_/CK (0.1785 0.1969) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_1__6_/CK (0.1794 0.1978) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_1__12_/CK (0.1811 0.1995) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_1__10_/CK (0.1811 0.1995) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_0__8_/CK (0.1794 0.1978) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_0__7_/CK (0.1826 0.201) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_0__6_/CK (0.1797 0.1981) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_0__4_/CK (0.182 0.2004) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_0__12_/CK (0.1784 0.1968) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_0__10_/CK (0.1819 0.2003) 

memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_3__3_/CK (0.1801 0.1985) 

memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_3__2_/CK (0.1785 0.1969) 

memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_3__1_/CK (0.1799 0.1983) 

memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_3__0_/CK (0.1797 0.1981) 

memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_2__3_/CK (0.18 0.1984) 

memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_2__2_/CK (0.1781 0.1965) 

memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_2__1_/CK (0.1791 0.1975) 

memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_2__0_/CK (0.1787 0.1971) 

memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_1__3_/CK (0.1777 0.1961) 

memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_1__2_/CK (0.1779 0.1963) 

memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_1__1_/CK (0.1773 0.1957) 

memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_1__0_/CK (0.1778 0.1962) 

memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_0__0_/CK (0.18 0.1984) 

memctl_v4/U_miu/U_dsdc_bm_bank_status_reg_2_/CK (0.1793 0.1977) 

memctl_v4/U_miu/U_dsdc_bm_bank_status_reg_1_/CK (0.1793 0.1977) 

memctl_v4/U_miu/U_dsdc_bm_row_addr_reg_3__4_/CK (0.182 0.2004) 

memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_1__2_/CK (0.1791 0.1975) 

memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_1__0_/CK (0.1786 0.197) 

memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_1__3_/CK (0.1789 0.1973) 

memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_0__3_/CK (0.1782 0.1978) 

memctl_v4/U_miu/U_dsdc_bm_ras_cnt_max_reg_3_/CK (0.1783 0.1979) 

memctl_v4/U_miu/U_dsdc_bm_ras_cnt_max_reg_2_/CK (0.1783 0.1979) 

memctl_v4/U_miu/U_cr_exn_mode_reg_reg_8_/CK (0.1802 0.1998) 

memctl_v4/U_miu/U_cr_sconr_reg_6_/CK (0.1802 0.1998) 

memctl_v4/U_miu/U_cr_stmg0r_reg_5_/CK (0.18 0.1996) 

memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_0__3_/CK (0.178 0.1976) 

memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_0__1_/CK (0.1779 0.1975) 

memctl_v4/U_miu/U_dsdc_row_cnt_reg_10_/CK (0.1777 0.1973) 

memctl_v4/U_miu/U_dsdc_row_cnt_reg_11_/CK (0.1772 0.1968) 

memctl_v4/U_miu/U_dsdc_row_cnt_reg_8_/CK (0.1775 0.1971) 

memctl_v4/U_miu/U_dsdc_r_chip_slct_reg_0_/CK (0.1769 0.1965) 

memctl_v4/U_miu/U_addrdec_sdram_select_reg_0_/CK (0.1771 0.1967) 

memctl_v4/U_miu/U_addrdec_sram_select_reg_0_/CK (0.1795 0.1991) 

memctl_v4/U_miu/U_cr_cas_latency_o_reg_0_/CK (0.1799 0.1995) 

memctl_v4/U_miu/U_cr_cas_latency_o_reg_1_/CK (0.1796 0.1992) 

memctl_v4/U_miu/U_cr_cas_latency_o_reg_2_/CK (0.1794 0.199) 

memctl_v4/U_miu/U_cr_sctlr_reg_6_/CK (0.1792 0.1988) 

memctl_v4/U_miu/U_cr_stmg0r_reg_2_/CK (0.1801 0.1997) 

memctl_v4/U_miu/U_cr_stmg0r_reg_3_/CK (0.1803 0.1999) 

memctl_v4/U_miu/U_cr_stmg0r_reg_4_/CK (0.1797 0.1993) 

memctl_v4/U_miu/U_dsdc_bm_num_open_bank_reg_0_/CK (0.1769 0.1965) 

memctl_v4/U_miu/U_dsdc_bm_num_open_bank_reg_1_/CK (0.1773 0.1969) 

memctl_v4/U_miu/U_dsdc_bm_num_open_bank_reg_2_/CK (0.1768 0.1964) 

memctl_v4/U_miu/U_dsdc_bm_num_open_bank_reg_3_/CK (0.1781 0.1977) 

memctl_v4/U_miu/U_dsdc_bm_num_open_bank_reg_4_/CK (0.1779 0.1975) 

memctl_v4/U_miu/U_dsdc_i_col_addr_reg_1_/CK (0.1804 0.2) 

memctl_v4/U_miu/U_dsdc_rcd_cnt_reg_2_/CK (0.1788 0.1984) 

memctl_v4/U_miu/U_dsdc_row_cnt_reg_0_/CK (0.1773 0.1969) 

memctl_v4/U_miu/U_dsdc_row_cnt_reg_1_/CK (0.1775 0.1971) 

memctl_v4/U_miu/U_dsdc_row_cnt_reg_2_/CK (0.1774 0.197) 

memctl_v4/U_miu/U_dsdc_write_start_reg/CK (0.177 0.1966) 

memctl_v4/U_miu/U_dsdc_row_cnt_reg_15_/CK (0.1761 0.1957) 

memctl_v4/U_miu/U_dsdc_row_cnt_reg_14_/CK (0.1773 0.1969) 

memctl_v4/U_miu/U_dsdc_row_cnt_reg_3_/CK (0.1774 0.197) 

memctl_v4/U_miu/U_dsdc_row_cnt_reg_13_/CK (0.1764 0.196) 

memctl_v4/U_miu/U_dsdc_row_cnt_reg_12_/CK (0.1775 0.1971) 

memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_0__2_/CK (0.1782 0.1978) 

memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_0__2_/CK (0.178 0.1976) 

memctl_v4/U_miu/U_cr_open_banks_o_reg_3_/CK (0.1795 0.1991) 

memctl_v4/U_miu/U_dsdc_rcd_cnt_reg_0_/CK (0.1795 0.1991) 

memctl_v4/U_miu/U_cr_sctlr_reg_5_/CK (0.1794 0.1991) 

memctl_v4/U_miu/U_cr_stmg0r_reg_6_/CK (0.1794 0.199) 

memctl_v4/U_miu/U_dsdc_rcd_cnt_reg_1_/CK (0.1793 0.1989) 

memctl_v4/U_miu/U_dsdc_r_col_addr_reg_1_/CK (0.1804 0.2) 

memctl_v4/U_miu/U_dsdc_wr_cnt_reg_1_/CK (0.1773 0.1969) 

memctl_v4/U_miu/U_dsdc_r_rw_reg/CK (0.1767 0.1963) 

memctl_v4/U_miu/U_dsdc_terminate_reg/CK (0.1768 0.1964) 

memctl_v4/U_miu/U_dsdc_wr_cnt_reg_0_/CK (0.1773 0.1969) 

memctl_v4/U_miu/U_dsdc_rp_cnt2_reg_0_/CK (0.1773 0.1969) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_48_/CK (0.1815 0.2014) 

memctl_v4/U_hiu/U_ctl_fd_non_single_reg/CK (0.1828 0.2027) 

u_cortexm0ds/u_logic/Uic3z4_reg/CK (0.1787 0.1986) 

memctl_v4/U_hiu/U_ctl_fd_incr_reg/CK (0.1827 0.2027) 

memctl_v4/U_hiu/U_ctl_fd_haddr_reg_1_/CK (0.1794 0.1993) 

memctl_v4/U_hiu/U_ctl_fd_miu_col_width_reg_1_/CK (0.1794 0.1993) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_13_/CK (0.1813 0.2012) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_16_/CK (0.181 0.2009) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_42_/CK (0.181 0.2009) 

u_cortexm0ds/u_logic/Ble3z4_reg/CK (0.1814 0.2013) 

u_cortexm0ds/u_logic/C7f3z4_reg/CK (0.1779 0.1978) 

u_cortexm0ds/u_logic/F4c3z4_reg/CK (0.1787 0.1986) 

u_cortexm0ds/u_logic/Gxk2z4_reg/CK (0.1792 0.1991) 

u_cortexm0ds/u_logic/Gzb3z4_reg/CK (0.1809 0.2009) 

u_cortexm0ds/u_logic/H2f3z4_reg/CK (0.1791 0.199) 

u_cortexm0ds/u_logic/I6h3z4_reg/CK (0.178 0.1979) 

u_cortexm0ds/u_logic/Ipb3z4_reg/CK (0.1811 0.201) 

u_cortexm0ds/u_logic/Lul2z4_reg/CK (0.1787 0.1986) 

u_cortexm0ds/u_logic/Oar2z4_reg/CK (0.1815 0.2014) 

u_cortexm0ds/u_logic/Q0f3z4_reg/CK (0.1812 0.2011) 

u_cortexm0ds/u_logic/Q4h3z4_reg/CK (0.181 0.2009) 

u_cortexm0ds/u_logic/Qnn2z4_reg/CK (0.1815 0.2014) 

u_cortexm0ds/u_logic/Qsb3z4_reg/CK (0.1791 0.199) 

u_cortexm0ds/u_logic/Rym2z4_reg/CK (0.181 0.2009) 

u_cortexm0ds/u_logic/T8f3z4_reg/CK (0.1798 0.1998) 

u_cortexm0ds/u_logic/Vac3z4_reg/CK (0.181 0.2009) 

u_cortexm0ds/u_logic/Wuq2z4_reg/CK (0.181 0.2009) 

u_cortexm0ds/u_logic/X0c3z4_reg/CK (0.1787 0.1986) 

u_cortexm0ds/u_logic/Y9l2z4_reg/CK (0.1811 0.201) 

u_cortexm0ds/u_logic/Yvb3z4_reg/CK (0.1783 0.1982) 

u_cortexm0ds/u_logic/Zqb3z4_reg/CK (0.1779 0.1978) 

u_cortexm0ds/u_logic/Etq2z4_reg/CK (0.1807 0.2006) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_6_/CK (0.1821 0.202) 

u_cortexm0ds/u_logic/W8r2z4_reg/CK (0.1815 0.2014) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_8_/CK (0.1824 0.2023) 

u_cortexm0ds/u_logic/Ztc3z4_reg/CK (0.1789 0.1988) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_7_/CK (0.1818 0.2017) 

u_cortexm0ds/u_logic/Dpc3z4_reg/CK (0.1793 0.1992) 

u_cortexm0ds/u_logic/Ipn2z4_reg/CK (0.1787 0.1986) 

u_cortexm0ds/u_logic/Jje3z4_reg/CK (0.1813 0.2012) 

u_cortexm0ds/u_logic/Vve3z4_reg/CK (0.1794 0.1993) 

u_cortexm0ds/u_logic/Hub3z4_reg/CK (0.1789 0.1988) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_4_/CK (0.1825 0.2024) 

memctl_v4/U_hiu/U_afifo_f_data2_reg_5_/CK (0.182 0.2019) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_46_/CK (0.182 0.2019) 

memctl_v4/U_hiu/U_ctl_fd_amba_bcnt_reg_3_/CK (0.1827 0.2026) 

memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_9_/CK (0.1816 0.2015) 

u_cortexm0ds/u_logic/Ltg3z4_reg/CK (0.1813 0.2019) 

u_cortexm0ds/u_logic/Oir2z4_reg/CK (0.1801 0.2007) 

u_cortexm0ds/u_logic/Z203z4_reg/CK (0.1813 0.2019) 

u_cortexm0ds/u_logic/Tvh3z4_reg/CK (0.1813 0.2019) 

u_cortexm0ds/u_logic/Ec33z4_reg/CK (0.1814 0.202) 

u_cortexm0ds/u_logic/Wce3z4_reg/CK (0.1799 0.2005) 

u_cortexm0ds/u_logic/Vzz2z4_reg/CK (0.1803 0.2009) 

u_cortexm0ds/u_logic/Ug43z4_reg/CK (0.1787 0.1993) 

u_cortexm0ds/u_logic/Szr2z4_reg/CK (0.1799 0.2004) 

u_cortexm0ds/u_logic/R6n2z4_reg/CK (0.1796 0.2002) 

u_cortexm0ds/u_logic/Pw03z4_reg/CK (0.1801 0.2007) 

u_cortexm0ds/u_logic/Psh3z4_reg/CK (0.1805 0.2011) 

u_cortexm0ds/u_logic/L733z4_reg/CK (0.1795 0.2001) 

u_cortexm0ds/u_logic/J7q2z4_reg/CK (0.1799 0.2005) 

u_cortexm0ds/u_logic/Ixh3z4_reg/CK (0.1789 0.1995) 

u_cortexm0ds/u_logic/If33z4_reg/CK (0.1785 0.1991) 

u_cortexm0ds/u_logic/I113z4_reg/CK (0.1785 0.1991) 

u_cortexm0ds/u_logic/Eyr2z4_reg/CK (0.1804 0.201) 

u_cortexm0ds/u_logic/Euh3z4_reg/CK (0.1805 0.2011) 

u_cortexm0ds/u_logic/Ebh3z4_reg/CK (0.1782 0.1988) 

u_cortexm0ds/u_logic/Dq53z4_reg/CK (0.1804 0.201) 

u_cortexm0ds/u_logic/Dkr2z4_reg/CK (0.1798 0.2004) 

u_cortexm0ds/u_logic/Cao2z4_reg/CK (0.1787 0.1993) 

u_cortexm0ds/u_logic/C5n2z4_reg/CK (0.1797 0.2003) 

u_cortexm0ds/u_logic/Avg3z4_reg/CK (0.1793 0.1999) 

u_cortexm0ds/u_logic/A933z4_reg/CK (0.1814 0.202) 

u_cortexm0ds/u_logic/Cn43z4_reg/CK (0.1812 0.2018) 

u_cortexm0ds/u_logic/D1p2z4_reg/CK (0.1774 0.198) 

u_cortexm0ds/u_logic/Eyg3z4_reg/CK (0.1802 0.2008) 

u_cortexm0ds/u_logic/H4p2z4_reg/CK (0.1776 0.1982) 

u_cortexm0ds/u_logic/Ixn2z4_reg/CK (0.1806 0.2012) 

u_cortexm0ds/u_logic/Kig3z4_reg/CK (0.1814 0.202) 

u_cortexm0ds/u_logic/L7p2z4_reg/CK (0.1776 0.1982) 

u_cortexm0ds/u_logic/Llq2z4_reg/CK (0.1775 0.1981) 

u_cortexm0ds/u_logic/M0i3z4_reg/CK (0.1798 0.2003) 

u_cortexm0ds/u_logic/Pa33z4_reg/CK (0.1799 0.2005) 

u_cortexm0ds/u_logic/Pwg3z4_reg/CK (0.1805 0.2011) 

u_cortexm0ds/u_logic/Rbo2z4_reg/CK (0.1789 0.1995) 

u_cortexm0ds/u_logic/S2p2z4_reg/CK (0.1806 0.2012) 

u_cortexm0ds/u_logic/Tch3z4_reg/CK (0.1783 0.1989) 

u_cortexm0ds/u_logic/Td33z4_reg/CK (0.1808 0.2014) 

u_cortexm0ds/u_logic/Tvn2z4_reg/CK (0.1773 0.1979) 

u_cortexm0ds/u_logic/Tz03z4_reg/CK (0.1794 0.2) 

u_cortexm0ds/u_logic/Xyh3z4_reg/CK (0.1775 0.1981) 

u_cortexm0ds/u_logic/Y8q2z4_reg/CK (0.1797 0.2003) 

u_cortexm0ds/u_logic/Yj43z4_reg/CK (0.1811 0.2017) 

u_cortexm0ds/u_logic/Ym93z4_reg/CK (0.1797 0.2003) 

u_cortexm0ds/u_logic/Zfh3z4_reg/CK (0.1797 0.2003) 

u_cortexm0ds/u_logic/Zjg3z4_reg/CK (0.1809 0.2015) 

u_cortexm0ds/u_logic/Zgr2z4_reg/CK (0.1803 0.2009) 

u_cortexm0ds/u_logic/Bk33z4_reg/CK (0.1803 0.2009) 

u_cortexm0ds/u_logic/X213z4_reg/CK (0.181 0.2015) 

u_cortexm0ds/u_logic/U9e3z4_reg/CK (0.1839 0.2043) 

u_cortexm0ds/u_logic/Fli3z4_reg/CK (0.181 0.2015) 

u_cortexm0ds/u_logic/Fvz2z4_reg/CK (0.1838 0.2043) 

u_cortexm0ds/u_logic/Nl53z4_reg/CK (0.1838 0.2043) 

u_cortexm0ds/u_logic/U5q2z4_reg/CK (0.1824 0.2028) 

u_cortexm0ds/u_logic/Hue3z4_reg/CK (0.1831 0.2036) 

u_cortexm0ds/u_logic/Xg33z4_reg/CK (0.1825 0.203) 

u_cortexm0ds/u_logic/H133z4_reg/CK (0.1836 0.2041) 

u_cortexm0ds/u_logic/Kzf3z4_reg/CK (0.181 0.2015) 

u_cortexm0ds/u_logic/Ec43z4_reg/CK (0.1834 0.2039) 

u_cortexm0ds/u_logic/O2g3z4_reg/CK (0.1818 0.2023) 

u_cortexm0ds/u_logic/Qa43z4_reg/CK (0.1828 0.2032) 

u_cortexm0ds/u_logic/Z0g3z4_reg/CK (0.1809 0.2014) 

u_cortexm0ds/u_logic/X6m2z4_reg/CK (0.1792 0.1997) 

u_cortexm0ds/u_logic/Zj53z4_reg/CK (0.1828 0.2033) 

u_cortexm0ds/u_logic/Ytm2z4_reg/CK (0.1841 0.2045) 

u_cortexm0ds/u_logic/X533z4_reg/CK (0.1793 0.1998) 

u_cortexm0ds/u_logic/Wmp2z4_reg/CK (0.1842 0.2047) 

u_cortexm0ds/u_logic/V233z4_reg/CK (0.1838 0.2043) 

u_cortexm0ds/u_logic/Uuf3z4_reg/CK (0.1806 0.2011) 

u_cortexm0ds/u_logic/Umi3z4_reg/CK (0.1804 0.2008) 

u_cortexm0ds/u_logic/U5r2z4_reg/CK (0.179 0.1995) 

u_cortexm0ds/u_logic/Twz2z4_reg/CK (0.1789 0.1994) 

u_cortexm0ds/u_logic/Sz23z4_reg/CK (0.1806 0.2011) 

u_cortexm0ds/u_logic/Slr2z4_reg/CK (0.1843 0.2047) 

u_cortexm0ds/u_logic/Sd43z4_reg/CK (0.1793 0.1998) 

u_cortexm0ds/u_logic/S8k2z4_reg/CK (0.1794 0.1999) 

u_cortexm0ds/u_logic/Rtz2z4_reg/CK (0.1814 0.2018) 

u_cortexm0ds/u_logic/Rkd3z4_reg/CK (0.1843 0.2047) 

u_cortexm0ds/u_logic/Q7j2z4_reg/CK (0.1788 0.1993) 

u_cortexm0ds/u_logic/Q713z4_reg/CK (0.1808 0.2013) 

u_cortexm0ds/u_logic/Po53z4_reg/CK (0.1809 0.2014) 

u_cortexm0ds/u_logic/Okn2z4_reg/CK (0.1809 0.2014) 

u_cortexm0ds/u_logic/Nt03z4_reg/CK (0.1787 0.1992) 

u_cortexm0ds/u_logic/Mvm2z4_reg/CK (0.1842 0.2046) 

u_cortexm0ds/u_logic/Lq03z4_reg/CK (0.184 0.2045) 

u_cortexm0ds/u_logic/Lgi3z4_reg/CK (0.1794 0.1999) 

u_cortexm0ds/u_logic/Joi3z4_reg/CK (0.1803 0.2008) 

u_cortexm0ds/u_logic/J5m2z4_reg/CK (0.1794 0.1999) 

u_cortexm0ds/u_logic/J433z4_reg/CK (0.1785 0.199) 

u_cortexm0ds/u_logic/Ilp2z4_reg/CK (0.184 0.2045) 

u_cortexm0ds/u_logic/I7r2z4_reg/CK (0.1793 0.1998) 

u_cortexm0ds/u_logic/Hyz2z4_reg/CK (0.181 0.2015) 

u_cortexm0ds/u_logic/Gf43z4_reg/CK (0.181 0.2015) 

u_cortexm0ds/u_logic/G1s2z4_reg/CK (0.1842 0.2047) 

u_cortexm0ds/u_logic/Fn33z4_reg/CK (0.1806 0.2011) 

u_cortexm0ds/u_logic/Cmn2z4_reg/CK (0.1808 0.2013) 

u_cortexm0ds/u_logic/Bv03z4_reg/CK (0.1793 0.1998) 

u_cortexm0ds/u_logic/Bn53z4_reg/CK (0.1796 0.2001) 

u_cortexm0ds/u_logic/B6j2z4_reg/CK (0.1841 0.2046) 

u_cortexm0ds/u_logic/Zr03z4_reg/CK (0.184 0.2044) 

u_cortexm0ds/u_logic/Ibe3z4_reg/CK (0.1839 0.2044) 

u_cortexm0ds/u_logic/Wnu2z4_reg/CK (0.1847 0.2049) 

u_cortexm0ds/u_logic/Mzp2z4_reg/CK (0.1818 0.202) 

u_cortexm0ds/u_logic/Naq2z4_reg/CK (0.1847 0.2049) 

u_cortexm0ds/u_logic/Ro43z4_reg/CK (0.1792 0.1994) 

u_cortexm0ds/u_logic/Imu2z4_reg/CK (0.1848 0.205) 

u_cortexm0ds/u_logic/E153z4_reg/CK (0.1791 0.1993) 

u_cortexm0ds/u_logic/Rds2z4_reg/CK (0.1808 0.201) 

u_cortexm0ds/u_logic/E913z4_reg/CK (0.1796 0.1998) 

u_cortexm0ds/u_logic/M413z4_reg/CK (0.1796 0.1998) 

u_cortexm0ds/u_logic/Ycu2z4_reg/CK (0.1826 0.2028) 

u_cortexm0ds/u_logic/Zu43z4_reg/CK (0.1781 0.1982) 

u_cortexm0ds/u_logic/Z863z4_reg/CK (0.1789 0.1991) 

u_cortexm0ds/u_logic/Yg23z4_reg/CK (0.1845 0.2047) 

u_cortexm0ds/u_logic/Vcv2z4_reg/CK (0.1848 0.205) 

u_cortexm0ds/u_logic/Tyd3z4_reg/CK (0.1833 0.2035) 

u_cortexm0ds/u_logic/To33z4_reg/CK (0.1803 0.2005) 

u_cortexm0ds/u_logic/T263z4_reg/CK (0.178 0.1982) 

u_cortexm0ds/u_logic/Sa23z4_reg/CK (0.1838 0.204) 

u_cortexm0ds/u_logic/S703z4_reg/CK (0.1781 0.1983) 

u_cortexm0ds/u_logic/Rpe3z4_reg/CK (0.1804 0.2006) 

u_cortexm0ds/u_logic/Qz43z4_reg/CK (0.1788 0.199) 

u_cortexm0ds/u_logic/Ql33z4_reg/CK (0.1805 0.2007) 

u_cortexm0ds/u_logic/Q6e3z4_reg/CK (0.1786 0.1988) 

u_cortexm0ds/u_logic/Pz53z4_reg/CK (0.1816 0.2018) 

u_cortexm0ds/u_logic/Pvd3z4_reg/CK (0.1841 0.2043) 

u_cortexm0ds/u_logic/Na63z4_reg/CK (0.1789 0.1991) 

u_cortexm0ds/u_logic/Mi23z4_reg/CK (0.1791 0.1993) 

u_cortexm0ds/u_logic/M3u2z4_reg/CK (0.1845 0.2047) 

u_cortexm0ds/u_logic/L763z4_reg/CK (0.1837 0.2039) 

u_cortexm0ds/u_logic/Kt43z4_reg/CK (0.178 0.1982) 

u_cortexm0ds/u_logic/Kf23z4_reg/CK (0.1823 0.2024) 

u_cortexm0ds/u_logic/Kc03z4_reg/CK (0.1785 0.1987) 

u_cortexm0ds/u_logic/K7s2z4_reg/CK (0.183 0.2032) 

u_cortexm0ds/u_logic/J0n2z4_reg/CK (0.1843 0.2045) 

u_cortexm0ds/u_logic/I463z4_reg/CK (0.1836 0.2038) 

u_cortexm0ds/u_logic/Hc23z4_reg/CK (0.1835 0.2037) 

u_cortexm0ds/u_logic/H903z4_reg/CK (0.1794 0.1996) 

u_cortexm0ds/u_logic/Gq43z4_reg/CK (0.1814 0.2016) 

u_cortexm0ds/u_logic/Fre3z4_reg/CK (0.1804 0.2006) 

u_cortexm0ds/u_logic/F8e3z4_reg/CK (0.1807 0.2009) 

u_cortexm0ds/u_logic/Exd3z4_reg/CK (0.1807 0.2009) 

u_cortexm0ds/u_logic/Dcs2z4_reg/CK (0.1808 0.201) 

u_cortexm0ds/u_logic/D603z4_reg/CK (0.181 0.2012) 

u_cortexm0ds/u_logic/Cy43z4_reg/CK (0.1837 0.2039) 

u_cortexm0ds/u_logic/Cy13z4_reg/CK (0.178 0.1982) 

u_cortexm0ds/u_logic/B613z4_reg/CK (0.1807 0.2009) 

u_cortexm0ds/u_logic/Aud3z4_reg/CK (0.1839 0.2041) 

u_cortexm0ds/u_logic/Asr2z4_reg/CK (0.1846 0.2048) 

u_cortexm0ds/u_logic/Qwr2z4_reg/CK (0.1797 0.1999) 

u_cortexm0ds/u_logic/Lph3z4_reg/CK (0.1793 0.1995) 

u_cortexm0ds/u_logic/Hq33z4_reg/CK (0.1795 0.1997) 

u_cortexm0ds/u_logic/Arh3z4_reg/CK (0.1794 0.1996) 

u_cortexm0ds/u_logic/Vr33z4_reg/CK (0.1795 0.1997) 

u_cortexm0ds/u_logic/Tse3z4_reg/CK (0.1805 0.2007) 

u_cortexm0ds/u_logic/F4q2z4_reg/CK (0.1805 0.2007) 

u_cortexm0ds/u_logic/Cc53z4_reg/CK (0.1777 0.1987) 

u_cortexm0ds/u_logic/I453z4_reg/CK (0.1775 0.1985) 

u_cortexm0ds/u_logic/Kt33z4_reg/CK (0.1772 0.1982) 

u_cortexm0ds/u_logic/M4j2z4_reg/CK (0.1788 0.1997) 

u_cortexm0ds/u_logic/Ehz2z4_reg/CK (0.1773 0.1983) 

u_cortexm0ds/u_logic/Wd23z4_reg/CK (0.1764 0.1974) 

u_cortexm0ds/u_logic/T253z4_reg/CK (0.177 0.198) 

u_cortexm0ds/u_logic/Mi33z4_reg/CK (0.1805 0.2015) 

u_cortexm0ds/u_logic/Yr13z4_reg/CK (0.1805 0.2015) 

u_cortexm0ds/u_logic/Zu33z4_reg/CK (0.178 0.199) 

u_cortexm0ds/u_logic/Vxf3z4_reg/CK (0.1804 0.2014) 

u_cortexm0ds/u_logic/Qji3z4_reg/CK (0.1805 0.2015) 

u_cortexm0ds/u_logic/B943z4_reg/CK (0.1805 0.2015) 

u_cortexm0ds/u_logic/Av13z4_reg/CK (0.1797 0.2007) 

u_cortexm0ds/u_logic/Csz2z4_reg/CK (0.1769 0.1979) 

u_cortexm0ds/u_logic/D923z4_reg/CK (0.1803 0.2013) 

u_cortexm0ds/u_logic/E163z4_reg/CK (0.1805 0.2015) 

u_cortexm0ds/u_logic/Eif3z4_reg/CK (0.1794 0.2004) 

u_cortexm0ds/u_logic/Fio2z4_reg/CK (0.1776 0.1986) 

u_cortexm0ds/u_logic/Fn13z4_reg/CK (0.1767 0.1977) 

u_cortexm0ds/u_logic/Ftf3z4_reg/CK (0.1783 0.1993) 

u_cortexm0ds/u_logic/Gf53z4_reg/CK (0.1762 0.1972) 

u_cortexm0ds/u_logic/Hc13z4_reg/CK (0.178 0.199) 

u_cortexm0ds/u_logic/Hnr2z4_reg/CK (0.1804 0.2014) 

u_cortexm0ds/u_logic/Jq13z4_reg/CK (0.1802 0.2012) 

u_cortexm0ds/u_logic/Ki53z4_reg/CK (0.1802 0.2012) 

u_cortexm0ds/u_logic/M743z4_reg/CK (0.1756 0.1966) 

u_cortexm0ds/u_logic/Na53z4_reg/CK (0.178 0.199) 

u_cortexm0ds/u_logic/Neu2z4_reg/CK (0.1805 0.2015) 

u_cortexm0ds/u_logic/Nqz2z4_reg/CK (0.1761 0.1971) 

u_cortexm0ds/u_logic/O723z4_reg/CK (0.1805 0.2015) 

u_cortexm0ds/u_logic/Ow13z4_reg/CK (0.1775 0.1985) 

u_cortexm0ds/u_logic/Ow43z4_reg/CK (0.1778 0.1988) 

u_cortexm0ds/u_logic/Qrf3z4_reg/CK (0.1793 0.2003) 

u_cortexm0ds/u_logic/Rd53z4_reg/CK (0.1779 0.1989) 

u_cortexm0ds/u_logic/Sa13z4_reg/CK (0.1766 0.1976) 

u_cortexm0ds/u_logic/Tjf3z4_reg/CK (0.179 0.2) 

u_cortexm0ds/u_logic/Ujo2z4_reg/CK (0.178 0.199) 

u_cortexm0ds/u_logic/Uo13z4_reg/CK (0.1763 0.1973) 

u_cortexm0ds/u_logic/V0k2z4_reg/CK (0.1767 0.1977) 

u_cortexm0ds/u_logic/Vg53z4_reg/CK (0.1766 0.1976) 

u_cortexm0ds/u_logic/Vr43z4_reg/CK (0.1804 0.2014) 

u_cortexm0ds/u_logic/Wa03z4_reg/CK (0.1778 0.1988) 

u_cortexm0ds/u_logic/Wd13z4_reg/CK (0.1758 0.1968) 

u_cortexm0ds/u_logic/X543z4_reg/CK (0.1767 0.1977) 

u_cortexm0ds/u_logic/X563z4_reg/CK (0.1764 0.1974) 

u_cortexm0ds/u_logic/Zpj2z4_reg/CK (0.1803 0.2013) 

u_cortexm0ds/u_logic/Pst2z4_reg/CK (0.1767 0.1977) 

u_cortexm0ds/u_logic/Gfq2z4_reg/CK (0.1777 0.1986) 

u_cortexm0ds/u_logic/Mt13z4_reg/CK (0.1805 0.2015) 

u_cortexm0ds/u_logic/P9h3z4_reg/CK (0.183 0.2033) 

u_cortexm0ds/u_logic/Ey03z4_reg/CK (0.1831 0.2034) 

u_cortexm0ds/u_logic/B173z4_reg/CK (0.1821 0.2024) 

u_cortexm0ds/u_logic/O403z4_reg/CK (0.1821 0.2024) 

u_cortexm0ds/u_logic/Lw53z4_reg/CK (0.1836 0.2039) 

u_cortexm0ds/u_logic/Ht53z4_reg/CK (0.1829 0.2032) 

u_cortexm0ds/u_logic/Ay53z4_reg/CK (0.1821 0.2024) 

u_cortexm0ds/u_logic/A8h3z4_reg/CK (0.1836 0.2039) 

u_cortexm0ds/u_logic/Vgg3z4_reg/CK (0.1833 0.2036) 

u_cortexm0ds/u_logic/Jbu2z4_reg/CK (0.1819 0.2022) 

u_cortexm0ds/u_logic/G123z4_reg/CK (0.1822 0.2025) 

u_cortexm0ds/u_logic/Sr53z4_reg/CK (0.1827 0.203) 

u_cortexm0ds/u_logic/K423z4_reg/CK (0.1825 0.2028) 

u_cortexm0ds/u_logic/Z523z4_reg/CK (0.1817 0.202) 

u_cortexm0ds/u_logic/Rz13z4_reg/CK (0.1818 0.2021) 

u_cortexm0ds/u_logic/V223z4_reg/CK (0.1837 0.204) 

u_cortexm0ds/u_logic/J5o2z4_reg/CK (0.1818 0.2021) 

u_cortexm0ds/u_logic/Ohv2z4_reg/CK (0.1798 0.2001) 

u_cortexm0ds/u_logic/Zxo2z4_reg/CK (0.1798 0.2001) 

u_cortexm0ds/u_logic/Zfv2z4_reg/CK (0.1799 0.2002) 

u_cortexm0ds/u_logic/Zb83z4_reg/CK (0.1821 0.2024) 

u_cortexm0ds/u_logic/Wu53z4_reg/CK (0.1837 0.204) 

u_cortexm0ds/u_logic/Uj93z4_reg/CK (0.1799 0.2002) 

u_cortexm0ds/u_logic/U9u2z4_reg/CK (0.1821 0.2024) 

u_cortexm0ds/u_logic/U573z4_reg/CK (0.1801 0.2004) 

u_cortexm0ds/u_logic/Sog3z4_reg/CK (0.1798 0.2001) 

u_cortexm0ds/u_logic/Rdg3z4_reg/CK (0.1788 0.1991) 

u_cortexm0ds/u_logic/Q6u2z4_reg/CK (0.1802 0.2005) 

u_cortexm0ds/u_logic/Psn2z4_reg/CK (0.1797 0.2) 

u_cortexm0ds/u_logic/Poq2z4_reg/CK (0.1796 0.1999) 

u_cortexm0ds/u_logic/Pap2z4_reg/CK (0.1798 0.2001) 

u_cortexm0ds/u_logic/Olg3z4_reg/CK (0.1819 0.2022) 

u_cortexm0ds/u_logic/Od83z4_reg/CK (0.1784 0.1987) 

u_cortexm0ds/u_logic/Nl43z4_reg/CK (0.1837 0.204) 

u_cortexm0ds/u_logic/Nag3z4_reg/CK (0.18 0.2003) 

u_cortexm0ds/u_logic/Kwo2z4_reg/CK (0.1838 0.2041) 

u_cortexm0ds/u_logic/Kev2z4_reg/CK (0.1796 0.1999) 

u_cortexm0ds/u_logic/Ka83z4_reg/CK (0.182 0.2023) 

u_cortexm0ds/u_logic/K103z4_reg/CK (0.1838 0.2041) 

u_cortexm0ds/u_logic/Ji43z4_reg/CK (0.1838 0.2041) 

u_cortexm0ds/u_logic/Hqg3z4_reg/CK (0.181 0.2013) 

u_cortexm0ds/u_logic/Fi93z4_reg/CK (0.18 0.2003) 

u_cortexm0ds/u_logic/F8u2z4_reg/CK (0.1793 0.1996) 

u_cortexm0ds/u_logic/F473z4_reg/CK (0.1801 0.2004) 

u_cortexm0ds/u_logic/Dng3z4_reg/CK (0.1797 0.2) 

u_cortexm0ds/u_logic/Djv2z4_reg/CK (0.1798 0.2) 

u_cortexm0ds/u_logic/Df83z4_reg/CK (0.1792 0.1995) 

u_cortexm0ds/u_logic/Ccg3z4_reg/CK (0.182 0.2023) 

u_cortexm0ds/u_logic/B5u2z4_reg/CK (0.1819 0.2022) 

u_cortexm0ds/u_logic/Arn2z4_reg/CK (0.1821 0.2024) 

u_cortexm0ds/u_logic/Anq2z4_reg/CK (0.1805 0.2008) 

u_cortexm0ds/u_logic/A9p2z4_reg/CK (0.1813 0.2016) 

u_cortexm0ds/u_logic/Gfg3z4_reg/CK (0.1802 0.2005) 

u_cortexm0ds/u_logic/Xti2z4_reg/CK (0.1822 0.203) 

u_cortexm0ds/u_logic/Pgf3z4_reg/CK (0.1778 0.1986) 

u_cortexm0ds/u_logic/Tvt2z4_reg/CK (0.1777 0.1985) 

u_cortexm0ds/u_logic/Pbl2z4_reg/CK (0.1808 0.2016) 

u_cortexm0ds/u_logic/Ilf3z4_reg/CK (0.1778 0.1986) 

u_cortexm0ds/u_logic/Orj2z4_reg/CK (0.1808 0.2016) 

u_cortexm0ds/u_logic/Z3k2z4_reg/CK (0.1819 0.2027) 

u_cortexm0ds/u_logic/Yx73z4_reg/CK (0.1809 0.2017) 

u_cortexm0ds/u_logic/Y1v2z4_reg/CK (0.1814 0.2022) 

u_cortexm0ds/u_logic/Xmf3z4_reg/CK (0.1771 0.1979) 

u_cortexm0ds/u_logic/Wor2z4_reg/CK (0.1781 0.1989) 

u_cortexm0ds/u_logic/Wnv2z4_reg/CK (0.1784 0.1992) 

u_cortexm0ds/u_logic/Wbf3z4_reg/CK (0.1796 0.2004) 

u_cortexm0ds/u_logic/Vmj2z4_reg/CK (0.1777 0.1985) 

u_cortexm0ds/u_logic/Tr63z4_reg/CK (0.1765 0.1972) 

u_cortexm0ds/u_logic/Tel2z4_reg/CK (0.1822 0.203) 

u_cortexm0ds/u_logic/Qml2z4_reg/CK (0.1822 0.203) 

u_cortexm0ds/u_logic/Po63z4_reg/CK (0.182 0.2028) 

u_cortexm0ds/u_logic/Nz83z4_reg/CK (0.1816 0.2024) 

u_cortexm0ds/u_logic/Nz73z4_reg/CK (0.1798 0.2006) 

u_cortexm0ds/u_logic/N3v2z4_reg/CK (0.1806 0.2014) 

u_cortexm0ds/u_logic/Mof3z4_reg/CK (0.1783 0.1991) 

u_cortexm0ds/u_logic/Ll73z4_reg/CK (0.1821 0.2029) 

u_cortexm0ds/u_logic/Ldf3z4_reg/CK (0.1795 0.2003) 

u_cortexm0ds/u_logic/Isi2z4_reg/CK (0.1822 0.2029) 

u_cortexm0ds/u_logic/Hmv2z4_reg/CK (0.1786 0.1994) 

u_cortexm0ds/u_logic/Gju2z4_reg/CK (0.1822 0.2029) 

u_cortexm0ds/u_logic/Gf63z4_reg/CK (0.1822 0.203) 

u_cortexm0ds/u_logic/Eq63z4_reg/CK (0.1822 0.2029) 

u_cortexm0ds/u_logic/Edl2z4_reg/CK (0.1807 0.2015) 

u_cortexm0ds/u_logic/Cgt2z4_reg/CK (0.182 0.2028) 

u_cortexm0ds/u_logic/Cc63z4_reg/CK (0.1822 0.2029) 

u_cortexm0ds/u_logic/C5v2z4_reg/CK (0.1779 0.1987) 

u_cortexm0ds/u_logic/C193z4_reg/CK (0.1821 0.2029) 

u_cortexm0ds/u_logic/C183z4_reg/CK (0.1765 0.1973) 

u_cortexm0ds/u_logic/Bqf3z4_reg/CK (0.1791 0.1999) 

u_cortexm0ds/u_logic/Aff3z4_reg/CK (0.1797 0.2005) 

u_cortexm0ds/u_logic/Eut2z4_reg/CK (0.1808 0.2015) 

u_cortexm0ds/u_logic/U2s2z4_reg/CK (0.1788 0.1996) 

u_cortexm0ds/u_logic/B1q2z4_reg/CK (0.1788 0.1996) 

u_cortexm0ds/u_logic/K2k2z4_reg/CK (0.1813 0.2021) 

u_cortexm0ds/u_logic/R293z4_reg/CK (0.1765 0.1973) 

u_cortexm0ds/u_logic/Wj83z4_reg/CK (0.1791 0.1999) 

u_cortexm0ds/u_logic/Yfn2z4_reg/CK (0.1798 0.2006) 

u_cortexm0ds/u_logic/Na73z4_reg/CK (0.179 0.1998) 

u_cortexm0ds/u_logic/Y873z4_reg/CK (0.179 0.1998) 

u_cortexm0ds/u_logic/Ajn2z4_reg/CK (0.1798 0.2006) 

u_cortexm0ds/u_logic/Hi83z4_reg/CK (0.1789 0.1997) 

u_cortexm0ds/u_logic/No93z4_reg/CK (0.1789 0.1997) 

u_cortexm0ds/u_logic/Fpi2z4_reg/CK (0.1798 0.2005) 

u_cortexm0ds/u_logic/Rr93z4_reg/CK (0.1799 0.2003) 

u_cortexm0ds/u_logic/Wrg3z4_reg/CK (0.1798 0.2002) 

u_cortexm0ds/u_logic/Sg83z4_reg/CK (0.1797 0.2001) 

u_cortexm0ds/u_logic/Lsd3z4_reg/CK (0.1791 0.1995) 

u_cortexm0ds/u_logic/An83z4_reg/CK (0.1799 0.2003) 

u_cortexm0ds/u_logic/Bf93z4_reg/CK (0.1792 0.1996) 

u_cortexm0ds/u_logic/Ccq2z4_reg/CK (0.1793 0.1997) 

u_cortexm0ds/u_logic/Cgu2z4_reg/CK (0.1794 0.1998) 

u_cortexm0ds/u_logic/Cvr2z4_reg/CK (0.1792 0.1996) 

u_cortexm0ds/u_logic/Dq83z4_reg/CK (0.1791 0.1995) 

u_cortexm0ds/u_logic/E0d3z4_reg/CK (0.1794 0.1998) 

u_cortexm0ds/u_logic/Ecp2z4_reg/CK (0.1797 0.2001) 

u_cortexm0ds/u_logic/Eqq2z4_reg/CK (0.1797 0.2001) 

u_cortexm0ds/u_logic/Eun2z4_reg/CK (0.1798 0.2002) 

u_cortexm0ds/u_logic/Ft83z4_reg/CK (0.1796 0.2) 

u_cortexm0ds/u_logic/Fxv2z4_reg/CK (0.1793 0.1997) 

u_cortexm0ds/u_logic/Gcr2z4_reg/CK (0.1788 0.1992) 

u_cortexm0ds/u_logic/Gt93z4_reg/CK (0.18 0.2004) 

u_cortexm0ds/u_logic/Ii73z4_reg/CK (0.1789 0.1993) 

u_cortexm0ds/u_logic/J773z4_reg/CK (0.1791 0.1995) 

u_cortexm0ds/u_logic/Jl93z4_reg/CK (0.1793 0.1997) 

u_cortexm0ds/u_logic/Ll83z4_reg/CK (0.1793 0.1997) 

u_cortexm0ds/u_logic/M3e3z4_reg/CK (0.1789 0.1993) 

u_cortexm0ds/u_logic/Md93z4_reg/CK (0.1792 0.1996) 

u_cortexm0ds/u_logic/Mz63z4_reg/CK (0.1794 0.1998) 

u_cortexm0ds/u_logic/N8o2z4_reg/CK (0.1795 0.1999) 

u_cortexm0ds/u_logic/Oas2z4_reg/CK (0.18 0.2004) 

u_cortexm0ds/u_logic/Otr2z4_reg/CK (0.179 0.1994) 

u_cortexm0ds/u_logic/Ozo2z4_reg/CK (0.1798 0.2002) 

u_cortexm0ds/u_logic/Q273z4_reg/CK (0.1798 0.2002) 

u_cortexm0ds/u_logic/Qg93z4_reg/CK (0.1798 0.2002) 

u_cortexm0ds/u_logic/Qyc3z4_reg/CK (0.1787 0.1991) 

u_cortexm0ds/u_logic/Rd73z4_reg/CK (0.18 0.2004) 

u_cortexm0ds/u_logic/Rdq2z4_reg/CK (0.1795 0.1999) 

u_cortexm0ds/u_logic/Rhu2z4_reg/CK (0.1801 0.2005) 

u_cortexm0ds/u_logic/Rr83z4_reg/CK (0.1796 0.2) 

u_cortexm0ds/u_logic/Rvv2z4_reg/CK (0.1782 0.1986) 

u_cortexm0ds/u_logic/Skv2z4_reg/CK (0.1791 0.1995) 

u_cortexm0ds/u_logic/Uku2z4_reg/CK (0.1802 0.2006) 

u_cortexm0ds/u_logic/V883z4_reg/CK (0.1797 0.2001) 

u_cortexm0ds/u_logic/Vdr2z4_reg/CK (0.1796 0.2) 

u_cortexm0ds/u_logic/Wj73z4_reg/CK (0.1772 0.1976) 

u_cortexm0ds/u_logic/Y1n2z4_reg/CK (0.18 0.2004) 

u_cortexm0ds/u_logic/Y6o2z4_reg/CK (0.179 0.1994) 

u_cortexm0ds/u_logic/N3n2z4_reg/CK (0.1783 0.1987) 

u_cortexm0ds/u_logic/Hpd3z4_reg/CK (0.179 0.1994) 

u_cortexm0ds/u_logic/Cc73z4_reg/CK (0.179 0.1994) 

u_cortexm0ds/u_logic/Wqd3z4_reg/CK (0.1798 0.2002) 

u_cortexm0ds/u_logic/Lpv2z4_reg/CK (0.1796 0.2) 

u_cortexm0ds/u_logic/I0e3z4_reg/CK (0.1798 0.2002) 

u_cortexm0ds/u_logic/X1e3z4_reg/CK (0.1798 0.2002) 

u_cortexm0ds/u_logic/Arv2z4_reg/CK (0.1802 0.2006) 

u_cortexm0ds/u_logic/Kfr2z4_reg/CK (0.1799 0.2003) 

u_cortexm0ds/u_logic/Z8s2z4_reg/CK (0.1802 0.2006) 

u_cortexm0ds/u_logic/Ug73z4_reg/CK (0.182 0.2025) 

u_cortexm0ds/u_logic/I4s2z4_reg/CK (0.1822 0.2027) 

u_cortexm0ds/u_logic/F9j2z4_reg/CK (0.1792 0.1997) 

u_cortexm0ds/u_logic/Vu93z4_reg/CK (0.1782 0.1987) 

u_cortexm0ds/u_logic/Duv2z4_reg/CK (0.182 0.2025) 

u_cortexm0ds/u_logic/G4r2z4_reg/CK (0.1788 0.1993) 

u_cortexm0ds/u_logic/T9v2z4_reg/CK (0.1779 0.1984) 

u_cortexm0ds/u_logic/Gf73z4_reg/CK (0.178 0.1985) 

u_cortexm0ds/u_logic/Po83z4_reg/CK (0.1798 0.2003) 

u_cortexm0ds/u_logic/Cq93z4_reg/CK (0.1801 0.2006) 

u_cortexm0ds/u_logic/Mhn2z4_reg/CK (0.1792 0.1997) 

u_cortexm0ds/u_logic/Gjt2z4_reg/CK (0.1797 0.2002) 

u_cortexm0ds/u_logic/Eol2z4_reg/CK (0.1798 0.2003) 

u_cortexm0ds/u_logic/Spl2z4_reg/CK (0.1796 0.2001) 

u_cortexm0ds/u_logic/Grl2z4_reg/CK (0.1797 0.2002) 

u_cortexm0ds/u_logic/Q2q2z4_reg/CK (0.1805 0.201) 

u_cortexm0ds/u_logic/B5e3z4_reg/CK (0.1827 0.2032) 

u_cortexm0ds/u_logic/E1r2z4_reg/CK (0.1785 0.199) 

u_cortexm0ds/u_logic/F483z4_reg/CK (0.1827 0.2032) 

u_cortexm0ds/u_logic/F8v2z4_reg/CK (0.1823 0.2028) 

u_cortexm0ds/u_logic/G493z4_reg/CK (0.1834 0.2039) 

u_cortexm0ds/u_logic/Gip2z4_reg/CK (0.1824 0.2029) 

u_cortexm0ds/u_logic/H2m2z4_reg/CK (0.1779 0.1984) 

u_cortexm0ds/u_logic/H783z4_reg/CK (0.1784 0.1989) 

u_cortexm0ds/u_logic/Hbv2z4_reg/CK (0.1777 0.1982) 

u_cortexm0ds/u_logic/Ipm2z4_reg/CK (0.1777 0.1981) 

u_cortexm0ds/u_logic/It63z4_reg/CK (0.1834 0.2039) 

u_cortexm0ds/u_logic/Ixt2z4_reg/CK (0.1777 0.1982) 

u_cortexm0ds/u_logic/K0u2z4_reg/CK (0.1776 0.1981) 

u_cortexm0ds/u_logic/Ka93z4_reg/CK (0.1786 0.1991) 

u_cortexm0ds/u_logic/Ksm2z4_reg/CK (0.1834 0.2039) 

u_cortexm0ds/u_logic/Kw63z4_reg/CK (0.1788 0.1993) 

u_cortexm0ds/u_logic/Psv2z4_reg/CK (0.1789 0.1994) 

u_cortexm0ds/u_logic/R283z4_reg/CK (0.1833 0.2038) 

u_cortexm0ds/u_logic/R6v2z4_reg/CK (0.1811 0.2016) 

u_cortexm0ds/u_logic/S2r2z4_reg/CK (0.1777 0.1982) 

u_cortexm0ds/u_logic/Sgp2z4_reg/CK (0.1832 0.2037) 

u_cortexm0ds/u_logic/Snd3z4_reg/CK (0.1829 0.2034) 

u_cortexm0ds/u_logic/T0m2z4_reg/CK (0.1795 0.2) 

u_cortexm0ds/u_logic/T583z4_reg/CK (0.1781 0.1986) 

u_cortexm0ds/u_logic/Ujp2z4_reg/CK (0.1832 0.2036) 

u_cortexm0ds/u_logic/V3m2z4_reg/CK (0.1793 0.1998) 

u_cortexm0ds/u_logic/W5s2z4_reg/CK (0.1816 0.2021) 

u_cortexm0ds/u_logic/W893z4_reg/CK (0.183 0.2035) 

u_cortexm0ds/u_logic/Wqm2z4_reg/CK (0.1812 0.2017) 

u_cortexm0ds/u_logic/Wyt2z4_reg/CK (0.1833 0.2038) 

u_cortexm0ds/u_logic/Y1u2z4_reg/CK (0.1784 0.1989) 

u_cortexm0ds/u_logic/Yb93z4_reg/CK (0.179 0.1995) 

u_cortexm0ds/u_logic/Yx63z4_reg/CK (0.179 0.1995) 

u_cortexm0ds/u_logic/Wu63z4_reg/CK (0.183 0.2035) 

u_cortexm0ds/u_logic/Cxc3z4_reg/CK (0.1808 0.2013) 

u_cortexm0ds/u_logic/Lqr2z4_reg/CK (0.1797 0.2002) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__25_/CK (0.1835 0.2024) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_14_/CK (0.1801 0.199) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__27_/CK (0.1833 0.2022) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_33_/CK (0.1807 0.1996) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__11_/CK (0.1808 0.1997) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__16_/CK (0.1803 0.1992) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__21_/CK (0.1827 0.2016) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__27_/CK (0.1834 0.2023) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__11_/CK (0.1811 0.2) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__12_/CK (0.1816 0.2005) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__13_/CK (0.1808 0.1997) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__15_/CK (0.1838 0.2027) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__16_/CK (0.1798 0.1987) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__27_/CK (0.1832 0.2021) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__11_/CK (0.1808 0.1997) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__12_/CK (0.1832 0.2021) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__15_/CK (0.1837 0.2026) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__16_/CK (0.1804 0.1993) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__18_/CK (0.1836 0.2025) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__21_/CK (0.1829 0.2018) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__25_/CK (0.1837 0.2026) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__11_/CK (0.1804 0.1993) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__12_/CK (0.1836 0.2025) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__15_/CK (0.183 0.2019) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__16_/CK (0.1803 0.1992) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__22_/CK (0.1837 0.2026) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__27_/CK (0.1833 0.2022) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__21_/CK (0.1837 0.2026) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__27_/CK (0.1835 0.2024) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__11_/CK (0.1804 0.1993) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__16_/CK (0.1839 0.2029) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__21_/CK (0.1835 0.2024) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_10_/CK (0.1801 0.199) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_13_/CK (0.1816 0.2005) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_14_/CK (0.1797 0.1986) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_17_/CK (0.1806 0.1995) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_18_/CK (0.182 0.2009) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_2_/CK (0.1814 0.2003) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_5_/CK (0.1816 0.2005) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_6_/CK (0.1817 0.2006) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_17_/CK (0.1811 0.2) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_18_/CK (0.1813 0.2002) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_2_/CK (0.1816 0.2005) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__6_/CK (0.1814 0.2003) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__6_/CK (0.1808 0.1997) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__22_/CK (0.1837 0.2026) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__14_/CK (0.184 0.2029) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__16_/CK (0.184 0.2029) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__10_/CK (0.184 0.2029) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__11_/CK (0.184 0.2029) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__21_/CK (0.1831 0.202) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__17_/CK (0.184 0.2029) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_26_/CK (0.1804 0.1993) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_15_/CK (0.1809 0.1998) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_3_/CK (0.1858 0.2043) 

memctl_v4/U_miu/U_cr_stmg0r_reg_31_/CK (0.1837 0.2022) 

memctl_v4/U_miu/U_cr_stmg0r_reg_27_/CK (0.1861 0.2046) 

memctl_v4/U_miu/U_cr_stmg0r_reg_28_/CK (0.1848 0.2033) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_19_/CK (0.1865 0.2049) 

memctl_v4/U_miu/miu_rd_data_reg_reg_10_/CK (0.1936 0.2119) 

memctl_v4/U_hiu/U_ctl_fr_wr_bcnt_reg_0_/CK (0.1938 0.2121) 

memctl_v4/U_miu/U_cr_srefr_reg_24_/CK (0.1812 0.1999) 

memctl_v4/U_miu/U_cr_cr_cs_reg_1_/CK (0.1938 0.2121) 

memctl_v4/U_miu/cr_push_reg_n_reg/CK (0.1938 0.212) 

memctl_v4/U_miu/miu_rd_data_reg_reg_31_/CK (0.1935 0.2118) 

memctl_v4/U_miu/U_cr_srefr_reg_27_/CK (0.181 0.1996) 

memctl_v4/U_miu/miu_rd_data_reg_reg_9_/CK (0.1886 0.2069) 

memctl_v4/U_miu/miu_rd_data_reg_reg_8_/CK (0.1927 0.211) 

memctl_v4/U_miu/miu_rd_data_reg_reg_7_/CK (0.1936 0.2118) 

memctl_v4/U_miu/miu_rd_data_reg_reg_6_/CK (0.1868 0.2052) 

memctl_v4/U_miu/miu_rd_data_reg_reg_5_/CK (0.1915 0.2098) 

memctl_v4/U_miu/miu_rd_data_reg_reg_4_/CK (0.1916 0.2099) 

memctl_v4/U_miu/miu_rd_data_reg_reg_3_/CK (0.1915 0.2098) 

memctl_v4/U_miu/miu_rd_data_reg_reg_30_/CK (0.1881 0.2065) 

memctl_v4/U_miu/miu_rd_data_reg_reg_2_/CK (0.1937 0.2119) 

memctl_v4/U_miu/miu_rd_data_reg_reg_29_/CK (0.1898 0.2081) 

memctl_v4/U_miu/miu_rd_data_reg_reg_27_/CK (0.1936 0.2118) 

memctl_v4/U_miu/miu_rd_data_reg_reg_26_/CK (0.1934 0.2117) 

memctl_v4/U_miu/miu_rd_data_reg_reg_25_/CK (0.1891 0.2074) 

memctl_v4/U_miu/miu_rd_data_reg_reg_24_/CK (0.1925 0.2108) 

memctl_v4/U_miu/miu_rd_data_reg_reg_23_/CK (0.1936 0.2118) 

memctl_v4/U_miu/miu_rd_data_reg_reg_22_/CK (0.1888 0.2072) 

memctl_v4/U_miu/miu_rd_data_reg_reg_21_/CK (0.1918 0.2101) 

memctl_v4/U_miu/miu_rd_data_reg_reg_20_/CK (0.1922 0.2105) 

memctl_v4/U_miu/miu_rd_data_reg_reg_1_/CK (0.1909 0.2092) 

memctl_v4/U_miu/miu_rd_data_reg_reg_19_/CK (0.191 0.2093) 

memctl_v4/U_miu/miu_rd_data_reg_reg_16_/CK (0.193 0.2113) 

memctl_v4/U_miu/miu_rd_data_reg_reg_15_/CK (0.1931 0.2114) 

memctl_v4/U_miu/miu_rd_data_reg_reg_14_/CK (0.19 0.2084) 

memctl_v4/U_miu/miu_rd_data_reg_reg_11_/CK (0.1918 0.2101) 

memctl_v4/U_miu/miu_rd_data_reg_reg_0_/CK (0.1936 0.2118) 

memctl_v4/U_miu/U_dsdc_miu_push_n_reg/CK (0.1936 0.2119) 

memctl_v4/U_miu/U_cr_srefr_reg_31_/CK (0.1812 0.1998) 

memctl_v4/U_miu/U_cr_srefr_reg_26_/CK (0.1812 0.1999) 

memctl_v4/U_miu/U_cr_srefr_reg_25_/CK (0.1809 0.1995) 

memctl_v4/U_miu/U_cr_srefr_reg_13_/CK (0.1815 0.2001) 

memctl_v4/U_miu/U_cr_sdram_data_width_reg_0_/CK (0.1812 0.1999) 

memctl_v4/U_miu/U_cr_s_sda_d_reg/CK (0.1812 0.1999) 

memctl_v4/U_miu/U_cr_cr_cs_reg_2_/CK (0.1815 0.2001) 

memctl_v4/U_miu/U_cr_cr_cs_reg_0_/CK (0.1814 0.2) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_6_/CK (0.1879 0.2062) 

memctl_v4/U_miu/U_cr_srefr_reg_30_/CK (0.1819 0.2004) 

memctl_v4/U_miu/miu_rd_data_reg_reg_18_/CK (0.1936 0.2118) 

memctl_v4/U_miu/U_cr_srefr_reg_29_/CK (0.1826 0.2012) 

memctl_v4/U_miu/U_cr_srefr_reg_28_/CK (0.184 0.2025) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_19_/CK (0.1856 0.204) 

memctl_v4/U_miu/U_cr_stmg0r_reg_25_/CK (0.1819 0.2005) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__2_/CK (0.1854 0.2037) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__20_/CK (0.1843 0.2026) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__20_/CK (0.1842 0.2025) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__14_/CK (0.1853 0.2036) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__10_/CK (0.1852 0.2035) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__14_/CK (0.1852 0.2035) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__24_/CK (0.1851 0.2034) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__9_/CK (0.1854 0.2037) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__6_/CK (0.1849 0.2032) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__2_/CK (0.1845 0.2028) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__24_/CK (0.1852 0.2035) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__23_/CK (0.1851 0.2034) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__20_/CK (0.1854 0.2037) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__19_/CK (0.1834 0.2017) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__17_/CK (0.1851 0.2034) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__13_/CK (0.1851 0.2034) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__12_/CK (0.1855 0.2038) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__10_/CK (0.1853 0.2036) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__9_/CK (0.1853 0.2036) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__6_/CK (0.1832 0.2015) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__2_/CK (0.1838 0.2021) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__23_/CK (0.1841 0.2024) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__19_/CK (0.1838 0.2021) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__17_/CK (0.1852 0.2035) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__15_/CK (0.1854 0.2037) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__14_/CK (0.1855 0.2038) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__13_/CK (0.1849 0.2032) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__12_/CK (0.1855 0.2038) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__10_/CK (0.1854 0.2037) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__2_/CK (0.1851 0.2034) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__24_/CK (0.1841 0.2024) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__23_/CK (0.1841 0.2024) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__17_/CK (0.1852 0.2035) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__13_/CK (0.1853 0.2036) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__23_/CK (0.1855 0.2038) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__2_/CK (0.1844 0.2027) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__24_/CK (0.1841 0.2024) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__23_/CK (0.184 0.2023) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__17_/CK (0.1843 0.2026) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__14_/CK (0.184 0.2023) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__10_/CK (0.1851 0.2034) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__9_/CK (0.1854 0.2037) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__6_/CK (0.1836 0.2019) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__2_/CK (0.1836 0.2019) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__24_/CK (0.1841 0.2024) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__23_/CK (0.1837 0.202) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__19_/CK (0.1855 0.2038) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__17_/CK (0.1847 0.203) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__13_/CK (0.1839 0.2022) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__10_/CK (0.184 0.2023) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__18_/CK (0.1854 0.2037) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__12_/CK (0.1854 0.2037) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__14_/CK (0.1853 0.2036) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__13_/CK (0.1854 0.2037) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__5_/CK (0.1842 0.2025) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_3_/CK (0.1862 0.2044) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__19_/CK (0.1862 0.2044) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__19_/CK (0.1862 0.2044) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__20_/CK (0.1872 0.2054) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__24_/CK (0.187 0.2052) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_9_/CK (0.1863 0.2045) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__7_/CK (0.1844 0.2026) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_7_/CK (0.186 0.2042) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_4_/CK (0.1847 0.2029) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_23_/CK (0.1858 0.204) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_20_/CK (0.1847 0.2029) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_9_/CK (0.1856 0.2038) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_7_/CK (0.1857 0.2039) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_4_/CK (0.1854 0.2036) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_23_/CK (0.1856 0.2038) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_20_/CK (0.1853 0.2035) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__8_/CK (0.1841 0.2023) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__7_/CK (0.1841 0.2023) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__5_/CK (0.1875 0.2058) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__4_/CK (0.1841 0.2023) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__3_/CK (0.1873 0.2055) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__8_/CK (0.1875 0.2057) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__7_/CK (0.1841 0.2023) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__5_/CK (0.1875 0.2057) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__4_/CK (0.184 0.2022) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__3_/CK (0.1838 0.202) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__9_/CK (0.1862 0.2044) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__8_/CK (0.1846 0.2028) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__7_/CK (0.1845 0.2027) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__6_/CK (0.1861 0.2043) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__5_/CK (0.1859 0.2041) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__4_/CK (0.1841 0.2023) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__3_/CK (0.1833 0.2015) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__20_/CK (0.1875 0.2057) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__9_/CK (0.1864 0.2046) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__8_/CK (0.1846 0.2028) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__5_/CK (0.186 0.2042) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__4_/CK (0.1842 0.2024) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__3_/CK (0.1847 0.2029) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__20_/CK (0.1874 0.2056) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__9_/CK (0.1866 0.2049) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__8_/CK (0.184 0.2022) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__7_/CK (0.1851 0.2033) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__5_/CK (0.1851 0.2033) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__4_/CK (0.1826 0.2008) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__3_/CK (0.185 0.2032) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__19_/CK (0.1861 0.2043) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__8_/CK (0.1872 0.2054) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__7_/CK (0.1837 0.2019) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__4_/CK (0.1868 0.205) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__3_/CK (0.1868 0.205) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_25_/CK (0.1856 0.2038) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_8_/CK (0.1862 0.2044) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_5_/CK (0.1863 0.2045) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_24_/CK (0.1862 0.2044) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_8_/CK (0.1862 0.2044) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_24_/CK (0.1863 0.2045) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__29_/CK (0.1907 0.209) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__28_/CK (0.1907 0.209) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__25_/CK (0.189 0.2074) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__18_/CK (0.1883 0.2066) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__26_/CK (0.183 0.2013) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_33_/CK (0.1909 0.2092) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_26_/CK (0.1909 0.2092) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__33_/CK (0.186 0.2044) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__31_/CK (0.1859 0.2042) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__30_/CK (0.1858 0.2042) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__29_/CK (0.183 0.2013) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__28_/CK (0.1861 0.2044) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__27_/CK (0.1893 0.2076) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__26_/CK (0.1861 0.2044) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__25_/CK (0.1869 0.2052) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__22_/CK (0.1861 0.2044) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__31_/CK (0.186 0.2043) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__30_/CK (0.1859 0.2043) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__29_/CK (0.1829 0.2013) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__28_/CK (0.1861 0.2044) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__26_/CK (0.186 0.2044) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__25_/CK (0.1862 0.2045) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__22_/CK (0.186 0.2044) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__33_/CK (0.1902 0.2086) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__31_/CK (0.1886 0.2069) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__30_/CK (0.1901 0.2085) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__29_/CK (0.1907 0.209) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__28_/CK (0.1903 0.2086) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__31_/CK (0.1893 0.2076) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__30_/CK (0.1899 0.2082) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__29_/CK (0.191 0.2093) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__28_/CK (0.1906 0.209) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__26_/CK (0.1902 0.2085) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__33_/CK (0.1902 0.2085) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__32_/CK (0.1909 0.2093) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__31_/CK (0.1852 0.2035) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__30_/CK (0.1894 0.2078) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__26_/CK (0.183 0.2014) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__22_/CK (0.1862 0.2045) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__0_/CK (0.1909 0.2093) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__31_/CK (0.1858 0.2042) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__30_/CK (0.1853 0.2036) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__29_/CK (0.1817 0.2001) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__28_/CK (0.1834 0.2017) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__26_/CK (0.183 0.2014) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__25_/CK (0.1877 0.206) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__22_/CK (0.1862 0.2045) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__18_/CK (0.1862 0.2046) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__15_/CK (0.1862 0.2046) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__0_/CK (0.191 0.2093) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__18_/CK (0.1861 0.2044) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__18_/CK (0.1861 0.2044) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__15_/CK (0.1861 0.2045) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__1_/CK (0.1902 0.2086) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__0_/CK (0.191 0.2093) 

memctl_v4/U_hiu/U_ctl_f_bh_state_reg_2_/CK (0.1841 0.2024) 

memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_4_/CK (0.1851 0.2034) 

memctl_v4/U_hiu/U_rbuf_f_top_data_reg_7_/CK (0.185 0.2033) 

memctl_v4/U_hiu/U_rbuf_f_top_data_reg_5_/CK (0.185 0.2033) 

memctl_v4/U_hiu/U_ctl_f_data_width_reg_0_/CK (0.1825 0.2008) 

u_cortexm0ds/u_logic/Zva3z4_reg/CK (0.1841 0.2024) 

u_cortexm0ds/u_logic/She3z4_reg/CK (0.183 0.2013) 

u_cortexm0ds/u_logic/Rsa3z4_reg/CK (0.1831 0.2014) 

u_cortexm0ds/u_logic/M5f3z4_reg/CK (0.1841 0.2024) 

u_cortexm0ds/u_logic/K7g3z4_reg/CK (0.1831 0.2014) 

u_cortexm0ds/u_logic/Iua3z4_reg/CK (0.1831 0.2014) 

u_cortexm0ds/u_logic/Dhb3z4_reg/CK (0.1841 0.2024) 

memctl_v4/U_hiu/U_rbuf_f_top_data_reg_2_/CK (0.1849 0.2032) 

memctl_v4/U_hiu/U_rbuf_f_top_data_reg_15_/CK (0.1842 0.2025) 

memctl_v4/U_hiu/U_rbuf_f_top_data_reg_10_/CK (0.1828 0.2011) 

memctl_v4/U_hiu/U_rbuf_f_rbuf_state_reg_1_/CK (0.1837 0.202) 

memctl_v4/U_hiu/U_rbuf_f_rbuf_state_reg_0_/CK (0.1828 0.2011) 

memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_7_/CK (0.1845 0.2028) 

memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_5_/CK (0.1848 0.2031) 

memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_3_/CK (0.1849 0.2032) 

memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_15_/CK (0.1837 0.202) 

memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_10_/CK (0.184 0.2023) 

memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_0_/CK (0.185 0.2033) 

memctl_v4/U_hiu/U_rbuf_f_1st_half_reg/CK (0.1826 0.2009) 

memctl_v4/U_hiu/U_ctl_o_two_to_one_reg/CK (0.1823 0.2006) 

memctl_v4/U_hiu/U_ctl_fr_prv_1wrap_tm_reg/CK (0.1829 0.2012) 

memctl_v4/U_hiu/U_ctl_fd_zero_wait_ok_reg/CK (0.1832 0.2015) 

memctl_v4/U_hiu/U_ctl_fd_wr_width_reg/CK (0.1837 0.202) 

memctl_v4/U_hiu/U_ctl_fd_reg_access_reg/CK (0.1835 0.2018) 

memctl_v4/U_hiu/U_ctl_fd_rd_ready_reg/CK (0.1837 0.202) 

memctl_v4/U_hiu/U_ctl_fd_rd_bz_reg/CK (0.1839 0.2022) 

memctl_v4/U_hiu/U_ctl_fd_narrow_trans_reg/CK (0.1841 0.2024) 

memctl_v4/U_hiu/U_ctl_fd_miu_data_width_reg_1_/CK (0.1838 0.2021) 

memctl_v4/U_hiu/U_ctl_fd_miu_data_width_reg_0_/CK (0.1841 0.2024) 

memctl_v4/U_hiu/U_ctl_fd_miu_col_width_reg_3_/CK (0.184 0.2023) 

memctl_v4/U_hiu/U_ctl_fd_miu_col_width_reg_2_/CK (0.184 0.2023) 

memctl_v4/U_hiu/U_ctl_fd_miu_col_width_reg_0_/CK (0.1841 0.2024) 

memctl_v4/U_hiu/U_ctl_fd_double_reg/CK (0.1824 0.2007) 

memctl_v4/U_hiu/U_ctl_fd_df_push_n_reg/CK (0.1828 0.2011) 

memctl_v4/U_hiu/U_ctl_f_sel_buf_reg/CK (0.1827 0.201) 

memctl_v4/U_hiu/U_ctl_f_hiu_terminate_reg/CK (0.1829 0.2012) 

memctl_v4/U_hiu/U_ctl_f_col_width_reg_3_/CK (0.1834 0.2017) 

memctl_v4/U_hiu/U_ctl_f_col_width_reg_2_/CK (0.184 0.2023) 

memctl_v4/U_hiu/U_ctl_f_col_width_reg_1_/CK (0.1822 0.2005) 

memctl_v4/U_hiu/U_ctl_f_col_width_reg_0_/CK (0.1839 0.2022) 

memctl_v4/U_hiu/U_ctl_f_burst_done_reg/CK (0.1829 0.2012) 

memctl_v4/U_hiu/U_ctl_f_burst_done2_reg/CK (0.1829 0.2012) 

memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_2_/CK (0.1851 0.2034) 

memctl_v4/U_hiu/U_rbuf_f_top_data_reg_3_/CK (0.185 0.2033) 

memctl_v4/U_hiu/U_rbuf_f_top_data_reg_0_/CK (0.185 0.2033) 

u_cortexm0ds/u_logic/Cma3z4_reg/CK (0.1851 0.2034) 

u_cortexm0ds/u_logic/Xeo2z4_reg/CK (0.1851 0.2034) 

memctl_v4/U_miu/U_dsdc_rcar_cnt2_reg_2_/CK (0.1807 0.1985) 

memctl_v4/U_miu/U_dsdc_rp_cnt2_reg_2_/CK (0.1784 0.1961) 

memctl_v4/U_miu/U_refctl_ref_req_reg/CK (0.1784 0.1962) 

memctl_v4/U_miu/U_dsdc_rcar_cnt2_reg_1_/CK (0.1807 0.1985) 

memctl_v4/U_miu/U_dsdc_wr_cnt_reg_2_/CK (0.1783 0.1961) 

memctl_v4/U_miu/U_dsdc_operation_cs_reg_4_/CK (0.1804 0.1982) 

memctl_v4/U_miu/U_dsdc_wtr_cnt_reg_1_/CK (0.18 0.1978) 

memctl_v4/U_miu/U_dsdc_rcar_cnt2_reg_3_/CK (0.1801 0.1979) 

memctl_v4/U_miu/U_dsdc_rcar_cnt2_reg_0_/CK (0.1799 0.1977) 

memctl_v4/U_miu/U_dsdc_operation_cs_reg_1_/CK (0.1796 0.1974) 

memctl_v4/U_miu/U_dsdc_operation_cs_reg_2_/CK (0.18 0.1977) 

memctl_v4/U_miu/U_dsdc_wtr_cnt_reg_0_/CK (0.18 0.1978) 

memctl_v4/U_miu/U_dsdc_wtr_cnt_reg_2_/CK (0.1793 0.1971) 

memctl_v4/U_miu/U_dsdc_t_xp_cnt_reg_1_/CK (0.1792 0.197) 

memctl_v4/U_miu/U_dsdc_operation_cs_reg_3_/CK (0.1795 0.1973) 

memctl_v4/U_miu/U_dmc_miu_push_n_reg/CK (0.1787 0.1965) 

memctl_v4/U_miu/U_dsdc_t_xp_cnt_reg_0_/CK (0.1776 0.1954) 

memctl_v4/U_miu/U_dmc_miu_pop_n_reg/CK (0.1781 0.1959) 

memctl_v4/U_miu/U_dsdc_term_cnt_reg_2_/CK (0.1782 0.196) 

memctl_v4/U_miu/U_dsdc_term_cnt_reg_4_/CK (0.1784 0.1962) 

memctl_v4/U_miu/U_dsdc_term_cnt_reg_1_/CK (0.1785 0.1963) 

memctl_v4/U_miu/U_dsdc_term_cnt_reg_0_/CK (0.1785 0.1963) 

memctl_v4/U_miu/U_dsdc_access_cs_reg_4_/CK (0.1779 0.1957) 

memctl_v4/U_miu/U_dsdc_access_cs_reg_0_/CK (0.1781 0.1959) 

memctl_v4/U_miu/U_dmc_terminate_reg/CK (0.1769 0.1947) 

memctl_v4/U_miu/U_dmc_dmc_cs_reg_2_/CK (0.1748 0.1926) 

memctl_v4/U_miu/U_dmc_dmc_cs_reg_1_/CK (0.1743 0.1921) 

memctl_v4/U_miu/U_dmc_dmc_cs_reg_0_/CK (0.1743 0.1921) 

memctl_v4/U_miu/U_dmc_data_cnt_reg_0_/CK (0.1779 0.1957) 

memctl_v4/U_miu/U_dmc_data_cnt_reg_1_/CK (0.178 0.1958) 

memctl_v4/U_miu/U_dmc_data_cnt_reg_2_/CK (0.1744 0.1922) 

memctl_v4/U_miu/U_dmc_data_cnt_reg_3_/CK (0.1744 0.1922) 

memctl_v4/U_miu/U_dmc_data_cnt_reg_4_/CK (0.1743 0.1921) 

memctl_v4/U_miu/U_dmc_data_cnt_reg_5_/CK (0.1774 0.1952) 

memctl_v4/U_miu/U_dsdc_access_cs_reg_1_/CK (0.1772 0.195) 

memctl_v4/U_miu/U_dsdc_access_cs_reg_2_/CK (0.1769 0.1947) 

memctl_v4/U_miu/U_dsdc_access_cs_reg_3_/CK (0.1767 0.1945) 

memctl_v4/U_miu/U_dsdc_data_flag_reg/CK (0.1777 0.1955) 

memctl_v4/U_miu/U_dsdc_early_term_flag_reg/CK (0.1776 0.1954) 

memctl_v4/U_miu/U_dsdc_term_cnt_reg_3_/CK (0.1781 0.1959) 

memctl_v4/U_miu/U_dsdc_operation_cs_reg_0_/CK (0.1809 0.1986) 

memctl_v4/U_miu/U_dsdc_rcar_cnt1_reg_2_/CK (0.1809 0.1987) 

memctl_v4/U_miu/U_dsdc_xsr_cnt_reg_8_/CK (0.1809 0.1987) 

memctl_v4/U_miu/U_dsdc_rcar_cnt1_reg_3_/CK (0.1809 0.1987) 

memctl_v4/U_miu/U_cr_stmg0r_reg_1_/CK (0.1832 0.2011) 

memctl_v4/U_miu/U_cr_stmg0r_reg_0_/CK (0.1833 0.2011) 

memctl_v4/U_miu/U_cr_stmg0r_reg_12_/CK (0.182 0.1998) 

memctl_v4/U_miu/U_cr_sctlr_reg_2_/CK (0.1835 0.2014) 

memctl_v4/U_miu/U_cr_stmg0r_reg_11_/CK (0.1835 0.2014) 

memctl_v4/U_miu/U_refctl_current_state_reg_1_/CK (0.182 0.1999) 

memctl_v4/U_miu/U_refctl_current_state_reg_0_/CK (0.1811 0.1989) 

memctl_v4/U_miu/U_cr_stmg0r_reg_10_/CK (0.1821 0.1999) 

memctl_v4/U_miu/U_dsdc_ref_ack_reg/CK (0.1839 0.2018) 

memctl_v4/U_miu/U_cr_stmg0r_reg_9_/CK (0.1821 0.1999) 

memctl_v4/U_miu/U_cr_open_banks_o_reg_0_/CK (0.1838 0.2017) 

memctl_v4/U_miu/U_cr_sctlr_reg_11_/CK (0.1839 0.2018) 

memctl_v4/U_miu/U_cr_sconr_reg_16_/CK (0.1777 0.1956) 

memctl_v4/U_miu/U_cr_stmg1r_reg_19_/CK (0.1777 0.1956) 

memctl_v4/U_miu/U_cr_stmg1r_reg_14_/CK (0.1777 0.1956) 

memctl_v4/U_miu/U_dsdc_rp_cnt1_reg_0_/CK (0.1841 0.202) 

memctl_v4/U_miu/U_dsdc_num_init_ref_cnt_reg_3_/CK (0.1776 0.1955) 

memctl_v4/U_miu/U_dsdc_mrd_cnt_reg_1_/CK (0.1776 0.1955) 

memctl_v4/U_miu/U_dsdc_mrd_cnt_reg_0_/CK (0.1777 0.1955) 

memctl_v4/U_miu/U_dsdc_miu_pop_n_reg/CK (0.1746 0.1925) 

memctl_v4/U_miu/U_dsdc_init_cnt_reg_8_/CK (0.1795 0.1974) 

memctl_v4/U_miu/U_dsdc_init_cnt_reg_15_/CK (0.1772 0.1951) 

memctl_v4/U_miu/U_dsdc_init_cnt_reg_14_/CK (0.1784 0.1963) 

memctl_v4/U_miu/U_dsdc_auto_ref_en_reg/CK (0.1731 0.1911) 

memctl_v4/U_miu/U_cr_stmg1r_reg_9_/CK (0.1791 0.1969) 

memctl_v4/U_miu/U_cr_stmg1r_reg_8_/CK (0.18 0.1979) 

memctl_v4/U_miu/U_cr_stmg1r_reg_15_/CK (0.1774 0.1952) 

memctl_v4/U_miu/U_cr_stmg1r_reg_11_/CK (0.1798 0.1977) 

memctl_v4/U_miu/U_cr_stmg0r_reg_15_/CK (0.1774 0.1953) 

memctl_v4/U_miu/U_cr_stmg0r_reg_14_/CK (0.1776 0.1955) 

memctl_v4/U_miu/U_cr_stmg0r_reg_13_/CK (0.1745 0.1925) 

memctl_v4/U_miu/U_cr_sctlr_reg_9_/CK (0.1745 0.1925) 

memctl_v4/U_miu/U_cr_sctlr_reg_1_/CK (0.1841 0.202) 

memctl_v4/U_miu/U_cr_sctlr_reg_18_/CK (0.1777 0.1956) 

memctl_v4/U_miu/U_cr_sctlr_reg_16_/CK (0.1775 0.1954) 

memctl_v4/U_miu/U_cr_sctlr_reg_15_/CK (0.1745 0.1924) 

memctl_v4/U_miu/U_cr_sctlr_reg_14_/CK (0.1749 0.1929) 

memctl_v4/U_miu/U_cr_sctlr_reg_13_/CK (0.1759 0.1938) 

memctl_v4/U_miu/U_cr_sctlr_reg_0_/CK (0.1841 0.202) 

memctl_v4/U_miu/U_cr_open_banks_o_reg_4_/CK (0.184 0.2019) 

memctl_v4/U_miu/U_cr_sctlr_reg_17_/CK (0.1777 0.1956) 

memctl_v4/U_miu/U_dsdc_rp_cnt2_reg_1_/CK (0.1838 0.2017) 

memctl_v4/U_miu/U_dsdc_rp_cnt1_reg_2_/CK (0.1841 0.202) 

memctl_v4/U_miu/U_dsdc_rp_cnt1_reg_1_/CK (0.1841 0.202) 

memctl_v4/U_miu/U_dsdc_init_cnt_reg_7_/CK (0.1807 0.1986) 

memctl_v4/U_miu/U_cr_stmg0r_reg_8_/CK (0.1822 0.2001) 

memctl_v4/U_miu/U_cr_sctlr_reg_4_/CK (0.1833 0.2012) 

memctl_v4/U_miu/U_cr_sctlr_reg_12_/CK (0.1827 0.2006) 

memctl_v4/U_miu/U_cr_sctlr_reg_8_/CK (0.1829 0.2008) 

memctl_v4/U_miu/U_cr_stmg1r_reg_7_/CK (0.1833 0.2012) 

memctl_v4/U_miu/U_cr_sctlr_reg_3_/CK (0.1838 0.2017) 

memctl_v4/U_miu/U_cr_open_banks_o_reg_1_/CK (0.1838 0.2017) 

memctl_v4/U_miu/U_cr_open_banks_o_reg_2_/CK (0.1838 0.2017) 

memctl_v4/U_miu/U_cr_sctlr_reg_10_/CK (0.1833 0.2011) 

memctl_v4/U_miu/U_dsdc_rcar_cnt1_reg_1_/CK (0.1745 0.1924) 

memctl_v4/U_miu/U_dsdc_num_init_ref_cnt_reg_0_/CK (0.1744 0.1923) 

memctl_v4/U_miu/U_dsdc_rcar_cnt1_reg_0_/CK (0.1744 0.1923) 

memctl_v4/U_miu/U_dsdc_xsr_cnt_reg_7_/CK (0.1758 0.1937) 

memctl_v4/U_miu/U_dsdc_xsr_cnt_reg_6_/CK (0.1758 0.1937) 

memctl_v4/U_miu/U_dsdc_xsr_cnt_reg_3_/CK (0.1759 0.1938) 

memctl_v4/U_miu/U_dsdc_xsr_cnt_reg_2_/CK (0.176 0.1939) 

memctl_v4/U_miu/U_dsdc_num_init_ref_cnt_reg_1_/CK (0.1744 0.1923) 

memctl_v4/U_miu/U_dsdc_xsr_cnt_reg_4_/CK (0.1759 0.1938) 

memctl_v4/U_miu/U_dsdc_num_init_ref_cnt_reg_2_/CK (0.1742 0.1921) 

memctl_v4/U_miu/U_cr_stmg0r_reg_24_/CK (0.1771 0.195) 

memctl_v4/U_miu/U_dsdc_xsr_cnt_reg_5_/CK (0.1757 0.1936) 

memctl_v4/U_miu/U_cr_stmg1r_reg_16_/CK (0.174 0.1919) 

memctl_v4/U_miu/U_cr_stmg1r_reg_17_/CK (0.1741 0.192) 

memctl_v4/U_miu/U_cr_stmg0r_reg_17_/CK (0.1753 0.1932) 

memctl_v4/U_miu/U_dsdc_xsr_cnt_reg_0_/CK (0.1752 0.1931) 

memctl_v4/U_miu/U_cr_stmg0r_reg_16_/CK (0.1751 0.193) 

memctl_v4/U_miu/U_dsdc_init_cnt_reg_10_/CK (0.1787 0.1966) 

memctl_v4/U_miu/U_cr_s_sda_d1_reg/CK (0.1779 0.1958) 

memctl_v4/U_miu/U_cr_stmg0r_reg_21_/CK (0.1751 0.193) 

memctl_v4/U_miu/U_cr_stmg1r_reg_21_/CK (0.1749 0.1928) 

memctl_v4/U_miu/U_cr_stmg0r_reg_20_/CK (0.175 0.1929) 

memctl_v4/U_miu/U_cr_stmg0r_reg_22_/CK (0.1751 0.193) 

memctl_v4/U_miu/U_cr_sctlr_reg_19_/CK (0.1781 0.196) 

memctl_v4/U_miu/U_cr_sconr_reg_13_/CK (0.1777 0.1956) 

memctl_v4/U_miu/U_cr_sconr_reg_15_/CK (0.1787 0.1966) 

memctl_v4/U_miu/U_cr_sconr_reg_17_/CK (0.1782 0.1961) 

memctl_v4/U_miu/U_cr_sconr_reg_18_/CK (0.1777 0.1956) 

memctl_v4/U_miu/U_cr_sconr_reg_20_/CK (0.1776 0.1955) 

memctl_v4/U_miu/U_cr_srefr_reg_16_/CK (0.1748 0.1927) 

memctl_v4/U_miu/U_cr_srefr_reg_17_/CK (0.1777 0.1956) 

memctl_v4/U_miu/U_cr_srefr_reg_18_/CK (0.1749 0.1928) 

memctl_v4/U_miu/U_cr_srefr_reg_19_/CK (0.1776 0.1955) 

memctl_v4/U_miu/U_cr_srefr_reg_20_/CK (0.1776 0.1956) 

memctl_v4/U_miu/U_cr_srefr_reg_21_/CK (0.1754 0.1933) 

memctl_v4/U_miu/U_cr_srefr_reg_22_/CK (0.1757 0.1936) 

memctl_v4/U_miu/U_cr_srefr_reg_23_/CK (0.176 0.1939) 

memctl_v4/U_miu/U_cr_stmg0r_reg_19_/CK (0.1748 0.1927) 

memctl_v4/U_miu/U_cr_stmg0r_reg_23_/CK (0.1737 0.1916) 

memctl_v4/U_miu/U_cr_stmg0r_reg_26_/CK (0.1766 0.1945) 

memctl_v4/U_miu/U_cr_stmg0r_reg_29_/CK (0.1764 0.1943) 

memctl_v4/U_miu/U_cr_stmg0r_reg_30_/CK (0.1764 0.1943) 

memctl_v4/U_miu/U_cr_stmg1r_reg_10_/CK (0.1787 0.1966) 

memctl_v4/U_miu/U_cr_stmg1r_reg_12_/CK (0.1783 0.1962) 

memctl_v4/U_miu/U_cr_stmg1r_reg_13_/CK (0.1786 0.1965) 

memctl_v4/U_miu/U_cr_stmg1r_reg_18_/CK (0.1738 0.1917) 

memctl_v4/U_miu/U_cr_stmg1r_reg_20_/CK (0.1736 0.1915) 

memctl_v4/U_miu/U_dsdc_init_cnt_reg_13_/CK (0.1785 0.1964) 

memctl_v4/U_miu/U_dsdc_xsr_cnt_reg_1_/CK (0.1747 0.1926) 

memctl_v4/U_miu/U_cr_stmg0r_reg_18_/CK (0.1751 0.193) 

u_cortexm0ds/u_logic/Kf13z4_reg/CK (0.1792 0.1983) 

u_cortexm0ds/u_logic/Yg13z4_reg/CK (0.1791 0.1983) 

u_cortexm0ds/u_logic/E143z4_reg/CK (0.1791 0.1983) 

u_cortexm0ds/u_logic/M1j2z4_reg/CK (0.1779 0.197) 

u_cortexm0ds/u_logic/Yoz2z4_reg/CK (0.1785 0.1977) 

u_cortexm0ds/u_logic/Yaz2z4_reg/CK (0.1783 0.1974) 

u_cortexm0ds/u_logic/Wzy2z4_reg/CK (0.1776 0.1967) 

u_cortexm0ds/u_logic/T1d3z4_reg/CK (0.1779 0.197) 

u_cortexm0ds/u_logic/Svk2z4_reg/CK (0.1781 0.1973) 

u_cortexm0ds/u_logic/Sjj2z4_reg/CK (0.1777 0.1968) 

u_cortexm0ds/u_logic/Rni2z4_reg/CK (0.1778 0.1969) 

u_cortexm0ds/u_logic/O5t2z4_reg/CK (0.175 0.1942) 

u_cortexm0ds/u_logic/J5i3z4_reg/CK (0.1787 0.1979) 

u_cortexm0ds/u_logic/I443z4_reg/CK (0.179 0.1981) 

u_cortexm0ds/u_logic/H3d3z4_reg/CK (0.1782 0.1973) 

u_cortexm0ds/u_logic/Fgm2z4_reg/CK (0.1779 0.1971) 

u_cortexm0ds/u_logic/Ffj2z4_reg/CK (0.175 0.1942) 

u_cortexm0ds/u_logic/Emi2z4_reg/CK (0.1748 0.194) 

u_cortexm0ds/u_logic/Djh3z4_reg/CK (0.1789 0.198) 

u_cortexm0ds/u_logic/Aok2z4_reg/CK (0.1745 0.1937) 

u_cortexm0ds/u_logic/Ark2z4_reg/CK (0.176 0.1952) 

u_cortexm0ds/u_logic/Fij2z4_reg/CK (0.1763 0.1955) 

u_cortexm0ds/u_logic/Nsk2z4_reg/CK (0.1765 0.1957) 

u_cortexm0ds/u_logic/Sgj2z4_reg/CK (0.1753 0.1945) 

u_cortexm0ds/u_logic/Pdi2z4_reg/CK (0.1767 0.1958) 

u_cortexm0ds/u_logic/Npk2z4_reg/CK (0.1768 0.196) 

u_cortexm0ds/u_logic/Uup2z4_reg/CK (0.1792 0.1983) 

u_cortexm0ds/u_logic/Cyq2z4_reg/CK (0.1789 0.198) 

u_cortexm0ds/u_logic/Zcn2z4_reg/CK (0.1791 0.1983) 

u_cortexm0ds/u_logic/G6d3z4_reg/CK (0.1792 0.1984) 

u_cortexm0ds/u_logic/K9z2z4_reg/CK (0.1792 0.1984) 

u_cortexm0ds/u_logic/Tiz2z4_reg/CK (0.1791 0.1982) 

u_cortexm0ds/u_logic/Wo03z4_reg/CK (0.1855 0.2033) 

u_cortexm0ds/u_logic/Ow23z4_reg/CK (0.1858 0.2036) 

u_cortexm0ds/u_logic/Qi03z4_reg/CK (0.1814 0.1991) 

u_cortexm0ds/u_logic/Zu23z4_reg/CK (0.1835 0.2013) 

u_cortexm0ds/u_logic/Z853z4_reg/CK (0.1813 0.1991) 

u_cortexm0ds/u_logic/Ymo2z4_reg/CK (0.1794 0.1972) 

u_cortexm0ds/u_logic/Yd03z4_reg/CK (0.1859 0.2036) 

u_cortexm0ds/u_logic/Y6i3z4_reg/CK (0.1832 0.2009) 

u_cortexm0ds/u_logic/Xhl2z4_reg/CK (0.1853 0.203) 

u_cortexm0ds/u_logic/X553z4_reg/CK (0.1849 0.2026) 

u_cortexm0ds/u_logic/X2j2z4_reg/CK (0.186 0.2038) 

u_cortexm0ds/u_logic/Wlz2z4_reg/CK (0.1821 0.1999) 

u_cortexm0ds/u_logic/V1l2z4_reg/CK (0.1839 0.2016) 

u_cortexm0ds/u_logic/To23z4_reg/CK (0.1821 0.1999) 

u_cortexm0ds/u_logic/Sl03z4_reg/CK (0.1829 0.2006) 

u_cortexm0ds/u_logic/Rhi2z4_reg/CK (0.183 0.2008) 

u_cortexm0ds/u_logic/Rek2z4_reg/CK (0.1789 0.1967) 

u_cortexm0ds/u_logic/Qz33z4_reg/CK (0.1821 0.1998) 

u_cortexm0ds/u_logic/Pfz2z4_reg/CK (0.186 0.2038) 

u_cortexm0ds/u_logic/Ow33z4_reg/CK (0.1849 0.2026) 

u_cortexm0ds/u_logic/Ohh3z4_reg/CK (0.1834 0.2012) 

u_cortexm0ds/u_logic/O5k2z4_reg/CK (0.1857 0.2035) 

u_cortexm0ds/u_logic/Noo2z4_reg/CK (0.1823 0.2001) 

u_cortexm0ds/u_logic/Nf03z4_reg/CK (0.1832 0.2009) 

u_cortexm0ds/u_logic/N8i3z4_reg/CK (0.1789 0.1967) 

u_cortexm0ds/u_logic/Mcz2z4_reg/CK (0.1843 0.2021) 

u_cortexm0ds/u_logic/L753z4_reg/CK (0.1806 0.1983) 

u_cortexm0ds/u_logic/Knz2z4_reg/CK (0.182 0.1997) 

u_cortexm0ds/u_logic/Iwp2z4_reg/CK (0.1819 0.1996) 

u_cortexm0ds/u_logic/Ikz2z4_reg/CK (0.185 0.2027) 

u_cortexm0ds/u_logic/Igl2z4_reg/CK (0.1855 0.2033) 

u_cortexm0ds/u_logic/Hq23z4_reg/CK (0.1819 0.1997) 

u_cortexm0ds/u_logic/Hmh3z4_reg/CK (0.1861 0.2038) 

u_cortexm0ds/u_logic/Hak2z4_reg/CK (0.1839 0.2016) 

u_cortexm0ds/u_logic/Fn23z4_reg/CK (0.1841 0.2018) 

u_cortexm0ds/u_logic/Ek03z4_reg/CK (0.1806 0.1984) 

u_cortexm0ds/u_logic/Dy23z4_reg/CK (0.1854 0.2032) 

u_cortexm0ds/u_logic/D7k2z4_reg/CK (0.1856 0.2034) 

u_cortexm0ds/u_logic/Cy33z4_reg/CK (0.182 0.1998) 

u_cortexm0ds/u_logic/Cqo2z4_reg/CK (0.1825 0.2002) 

u_cortexm0ds/u_logic/Cll2z4_reg/CK (0.185 0.2027) 

u_cortexm0ds/u_logic/Ch03z4_reg/CK (0.185 0.2027) 

u_cortexm0ds/u_logic/Cai3z4_reg/CK (0.183 0.2008) 

u_cortexm0ds/u_logic/Bk23z4_reg/CK (0.1861 0.2038) 

u_cortexm0ds/u_logic/Aez2z4_reg/CK (0.1825 0.2003) 

u_cortexm0ds/u_logic/Kt23z4_reg/CK (0.1835 0.2013) 

u_cortexm0ds/u_logic/T243z4_reg/CK (0.1835 0.2013) 

u_cortexm0ds/u_logic/Wnh3z4_reg/CK (0.1833 0.2011) 

u_cortexm0ds/u_logic/Vr23z4_reg/CK (0.1835 0.2012) 

u_cortexm0ds/u_logic/Skh3z4_reg/CK (0.1835 0.2013) 

u_cortexm0ds/u_logic/Ql23z4_reg/CK (0.1834 0.2012) 

u_cortexm0ds/u_logic/Hn03z4_reg/CK (0.1856 0.2033) 

u_cortexm0ds/u_logic/Mi13z4_reg/CK (0.1845 0.2021) 

u_cortexm0ds/u_logic/Bk13z4_reg/CK (0.1845 0.2021) 

u_cortexm0ds/u_logic/Art2z4_reg/CK (0.183 0.2006) 

u_cortexm0ds/u_logic/Uyu2z4_reg/CK (0.1833 0.2009) 

u_cortexm0ds/u_logic/J0v2z4_reg/CK (0.1827 0.2003) 

u_cortexm0ds/u_logic/Kjk2z4_reg/CK (0.1813 0.1989) 

u_cortexm0ds/u_logic/Jw73z4_reg/CK (0.1825 0.2002) 

u_cortexm0ds/u_logic/Wnt2z4_reg/CK (0.1815 0.1992) 

u_cortexm0ds/u_logic/Rro2z4_reg/CK (0.1822 0.1999) 

u_cortexm0ds/u_logic/Skm2z4_reg/CK (0.1783 0.196) 

u_cortexm0ds/u_logic/Zkk2z4_reg/CK (0.1779 0.1955) 

u_cortexm0ds/u_logic/Yx83z4_reg/CK (0.1841 0.2017) 

u_cortexm0ds/u_logic/Wj63z4_reg/CK (0.1783 0.1959) 

u_cortexm0ds/u_logic/Vuo2z4_reg/CK (0.1846 0.2022) 

u_cortexm0ds/u_logic/Vhk2z4_reg/CK (0.1783 0.1959) 

u_cortexm0ds/u_logic/Uu83z4_reg/CK (0.1782 0.1959) 

u_cortexm0ds/u_logic/Unm2z4_reg/CK (0.1817 0.1993) 

u_cortexm0ds/u_logic/Ukt2z4_reg/CK (0.1814 0.1991) 

u_cortexm0ds/u_logic/Ug63z4_reg/CK (0.1783 0.196) 

u_cortexm0ds/u_logic/Txj2z4_reg/CK (0.1782 0.1959) 

u_cortexm0ds/u_logic/Rvu2z4_reg/CK (0.1813 0.199) 

u_cortexm0ds/u_logic/Ruj2z4_reg/CK (0.1782 0.1958) 

u_cortexm0ds/u_logic/Rr73z4_reg/CK (0.1816 0.1993) 

u_cortexm0ds/u_logic/Rht2z4_reg/CK (0.1811 0.1987) 

u_cortexm0ds/u_logic/Rd63z4_reg/CK (0.1781 0.1958) 

u_cortexm0ds/u_logic/Ql13z4_reg/CK (0.1844 0.2021) 

u_cortexm0ds/u_logic/Psu2z4_reg/CK (0.1813 0.1989) 

u_cortexm0ds/u_logic/Po73z4_reg/CK (0.1813 0.1989) 

u_cortexm0ds/u_logic/Ll63z4_reg/CK (0.1844 0.2021) 

u_cortexm0ds/u_logic/Kiq2z4_reg/CK (0.1845 0.2022) 

u_cortexm0ds/u_logic/Jw83z4_reg/CK (0.1837 0.2014) 

u_cortexm0ds/u_logic/Jlo2z4_reg/CK (0.1845 0.2022) 

u_cortexm0ds/u_logic/Imt2z4_reg/CK (0.1816 0.1993) 

u_cortexm0ds/u_logic/Ii63z4_reg/CK (0.1782 0.1959) 

u_cortexm0ds/u_logic/Gto2z4_reg/CK (0.1839 0.2015) 

u_cortexm0ds/u_logic/Gmm2z4_reg/CK (0.1816 0.1993) 

u_cortexm0ds/u_logic/Glj2z4_reg/CK (0.1805 0.1982) 

u_cortexm0ds/u_logic/Ggk2z4_reg/CK (0.1776 0.1953) 

u_cortexm0ds/u_logic/Fxu2z4_reg/CK (0.1766 0.1943) 

u_cortexm0ds/u_logic/Fwj2z4_reg/CK (0.1793 0.197) 

u_cortexm0ds/u_logic/Ft73z4_reg/CK (0.1818 0.1995) 

u_cortexm0ds/u_logic/Ejm2z4_reg/CK (0.1815 0.1992) 

u_cortexm0ds/u_logic/Duu2z4_reg/CK (0.1812 0.1989) 

u_cortexm0ds/u_logic/Dtj2z4_reg/CK (0.181 0.1987) 

u_cortexm0ds/u_logic/Dq73z4_reg/CK (0.1802 0.1979) 

u_cortexm0ds/u_logic/Aru2z4_reg/CK (0.1787 0.1963) 

u_cortexm0ds/u_logic/An73z4_reg/CK (0.1805 0.1982) 

u_cortexm0ds/u_logic/An63z4_reg/CK (0.1844 0.202) 

u_cortexm0ds/u_logic/Uu73z4_reg/CK (0.1816 0.1993) 

u_cortexm0ds/u_logic/Lpt2z4_reg/CK (0.183 0.2006) 

u_cortexm0ds/u_logic/Vgq2z4_reg/CK (0.1835 0.2012) 

u_cortexm0ds/u_logic/Koj2z4_reg/CK (0.1816 0.1993) 

u_cortexm0ds/u_logic/Lpu2z4_reg/CK (0.1808 0.1985) 

memctl_v4/U_miu/miu_rd_data_reg_reg_13_/CK (0.1857 0.2033) 

memctl_v4/U_miu/miu_rd_data_reg_reg_17_/CK (0.1856 0.2032) 

memctl_v4/U_miu/miu_rd_data_reg_reg_12_/CK (0.1858 0.2034) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__1_/CK (0.1871 0.2046) 

memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_8_/CK (0.1908 0.2084) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_13_/CK (0.1844 0.202) 

memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_1_/CK (0.1908 0.2084) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_10_/CK (0.1841 0.2017) 

memctl_v4/U_hiu/U_rbuf_f_top_data_reg_4_/CK (0.1908 0.2084) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_21_/CK (0.1851 0.2027) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_16_/CK (0.1848 0.2023) 

memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_6_/CK (0.1907 0.2083) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_11_/CK (0.1848 0.2023) 

memctl_v4/U_hiu/U_rbuf_f_top_data_reg_8_/CK (0.1908 0.2084) 

memctl_v4/U_hiu/U_rbuf_f_top_data_reg_13_/CK (0.1907 0.2083) 

memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_9_/CK (0.19 0.2076) 

memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_12_/CK (0.19 0.2076) 

memctl_v4/U_hiu/U_rbuf_f_top_data_reg_9_/CK (0.1904 0.208) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_1_/CK (0.19 0.2076) 

memctl_v4/U_hiu/U_rbuf_f_top_data_reg_1_/CK (0.1909 0.2085) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_12_/CK (0.1836 0.2012) 

memctl_v4/U_hiu/U_rbuf_f_top_data_reg_6_/CK (0.1858 0.2034) 

memctl_v4/U_hiu/U_rbuf_f_top_data_reg_14_/CK (0.1909 0.2085) 

memctl_v4/U_hiu/U_rbuf_f_top_data_reg_12_/CK (0.1859 0.2034) 

memctl_v4/U_hiu/U_rbuf_f_top_data_reg_11_/CK (0.191 0.2086) 

memctl_v4/U_hiu/U_dfifo_f_1st_half_reg/CK (0.1855 0.2031) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_empty_reg/CK (0.1789 0.1966) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_32_/CK (0.1842 0.2017) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_31_/CK (0.1853 0.2028) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_30_/CK (0.1851 0.2026) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_29_/CK (0.1822 0.1998) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_28_/CK (0.1844 0.202) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_27_/CK (0.1837 0.2013) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_22_/CK (0.1854 0.203) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_1_/CK (0.1784 0.1961) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_12_/CK (0.181 0.1986) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_11_/CK (0.1853 0.2028) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_0_/CK (0.1783 0.196) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_31_/CK (0.1866 0.2041) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_30_/CK (0.1874 0.205) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_29_/CK (0.1889 0.2065) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_28_/CK (0.188 0.2056) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_27_/CK (0.1885 0.2061) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_25_/CK (0.1864 0.2039) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_22_/CK (0.1793 0.1969) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_21_/CK (0.1804 0.198) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_0_/CK (0.1896 0.2071) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__0_/CK (0.1871 0.2047) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_1__21_/CK (0.1861 0.2036) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_16_/CK (0.1839 0.2015) 

memctl_v4/U_miu/miu_rd_data_reg_reg_28_/CK (0.1856 0.2032) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_data_out_reg_15_/CK (0.1835 0.2011) 

u_cortexm0ds/u_logic/Zoy2z4_reg/CK (0.1797 0.1977) 

u_cortexm0ds/u_logic/Pty2z4_reg/CK (0.1796 0.1976) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_data_reg_32_/CK (0.1792 0.1972) 

memctl_v4/U_hiu/U_dfifo_U_dcore_f_buf_has_data_reg/CK (0.1792 0.1972) 

u_cortexm0ds/u_logic/Nbm2z4_reg/CK (0.1795 0.1975) 

u_cortexm0ds/u_logic/Viy2z4_reg/CK (0.1794 0.1974) 

u_cortexm0ds/u_logic/I3y2z4_reg/CK (0.1794 0.1974) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_count_reg_0_/CK (0.1793 0.1973) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_count_reg_1_/CK (0.1785 0.1965) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_count_reg_2_/CK (0.179 0.197) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__1_/CK (0.1792 0.1972) 

memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_11_/CK (0.179 0.197) 

memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_14_/CK (0.1791 0.1971) 

u_cortexm0ds/u_logic/Ahw2z4_reg/CK (0.1783 0.1963) 

u_cortexm0ds/u_logic/Ara3z4_reg/CK (0.1792 0.1972) 

u_cortexm0ds/u_logic/B2i3z4_reg/CK (0.1791 0.1971) 

u_cortexm0ds/u_logic/Bby2z4_reg/CK (0.1793 0.1973) 

u_cortexm0ds/u_logic/Bdm2z4_reg/CK (0.1787 0.1967) 

u_cortexm0ds/u_logic/Byw2z4_reg/CK (0.1775 0.1955) 

u_cortexm0ds/u_logic/Ckw2z4_reg/CK (0.1772 0.1952) 

u_cortexm0ds/u_logic/Ddi3z4_reg/CK (0.1789 0.1969) 

u_cortexm0ds/u_logic/Dwl2z4_reg/CK (0.1773 0.1953) 

u_cortexm0ds/u_logic/F0y2z4_reg/CK (0.1799 0.1979) 

u_cortexm0ds/u_logic/Gdo2z4_reg/CK (0.1788 0.1968) 

u_cortexm0ds/u_logic/I1h3z4_reg/CK (0.179 0.197) 

u_cortexm0ds/u_logic/Jhy2z4_reg/CK (0.1799 0.1979) 

u_cortexm0ds/u_logic/Jpa3z4_reg/CK (0.1786 0.1966) 

u_cortexm0ds/u_logic/K6y2z4_reg/CK (0.1788 0.1968) 

u_cortexm0ds/u_logic/Kyi2z4_reg/CK (0.1799 0.1979) 

u_cortexm0ds/u_logic/L8m2z4_reg/CK (0.1787 0.1967) 

u_cortexm0ds/u_logic/Lbn2z4_reg/CK (0.179 0.197) 

u_cortexm0ds/u_logic/Lny2z4_reg/CK (0.1797 0.1977) 

u_cortexm0ds/u_logic/Mfw2z4_reg/CK (0.1783 0.1963) 

u_cortexm0ds/u_logic/O0o2z4_reg/CK (0.1788 0.1968) 

u_cortexm0ds/u_logic/Oiw2z4_reg/CK (0.1779 0.1959) 

u_cortexm0ds/u_logic/Owq2z4_reg/CK (0.1798 0.1978) 

u_cortexm0ds/u_logic/Qem2z4_reg/CK (0.1795 0.1975) 

u_cortexm0ds/u_logic/Qlw2z4_reg/CK (0.1773 0.1953) 

u_cortexm0ds/u_logic/S3i3z4_reg/CK (0.1792 0.1972) 

u_cortexm0ds/u_logic/T1y2z4_reg/CK (0.1791 0.1971) 

u_cortexm0ds/u_logic/Ufy2z4_reg/CK (0.1793 0.1973) 

u_cortexm0ds/u_logic/Urw2z4_reg/CK (0.1788 0.1968) 

u_cortexm0ds/u_logic/Xly2z4_reg/CK (0.1796 0.1976) 

u_cortexm0ds/u_logic/Xuw2z4_reg/CK (0.1793 0.1973) 

u_cortexm0ds/u_logic/Xyn2z4_reg/CK (0.1787 0.1967) 

u_cortexm0ds/u_logic/Y7y2z4_reg/CK (0.1788 0.1968) 

u_cortexm0ds/u_logic/Z2h3z4_reg/CK (0.1789 0.1969) 

u_cortexm0ds/u_logic/Ydw2z4_reg/CK (0.1774 0.1954) 

memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_13_/CK (0.1792 0.1972) 

u_cortexm0ds/u_logic/Swy2z4_reg/CK (0.1797 0.1977) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__33_/CK (0.1799 0.1986) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_0__32_/CK (0.1795 0.1982) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__33_/CK (0.1791 0.1978) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__33_/CK (0.1799 0.1986) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__32_/CK (0.1799 0.1986) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__32_/CK (0.1798 0.1985) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_in_ptr_reg_1_/CK (0.1797 0.1984) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_in_ptr_reg_2_/CK (0.1793 0.198) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__32_/CK (0.1789 0.1976) 

u_cortexm0ds/u_logic/Gji2z4_reg/CK (0.1756 0.1943) 

u_cortexm0ds/u_logic/Y6t2z4_reg/CK (0.1755 0.1942) 

u_cortexm0ds/u_logic/L8t2z4_reg/CK (0.1756 0.1943) 

u_cortexm0ds/u_logic/Aii3z4_reg/CK (0.1754 0.1941) 

u_cortexm0ds/u_logic/Tki2z4_reg/CK (0.1754 0.1941) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_3__1_/CK (0.1788 0.1975) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__0_/CK (0.1782 0.1969) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__0_/CK (0.1781 0.1968) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_out_ptr_reg_0_/CK (0.1784 0.1971) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_out_ptr_reg_1_/CK (0.1788 0.1975) 

u_cortexm0ds/u_logic/Bsy2z4_reg/CK (0.1764 0.1951) 

u_cortexm0ds/u_logic/Dvy2z4_reg/CK (0.1753 0.194) 

u_cortexm0ds/u_logic/F1x2z4_reg/CK (0.1767 0.1954) 

u_cortexm0ds/u_logic/Fey2z4_reg/CK (0.1791 0.1978) 

u_cortexm0ds/u_logic/Gqw2z4_reg/CK (0.1776 0.1963) 

u_cortexm0ds/u_logic/H9i2z4_reg/CK (0.1765 0.1952) 

u_cortexm0ds/u_logic/Hyy2z4_reg/CK (0.1766 0.1952) 

u_cortexm0ds/u_logic/Itw2z4_reg/CK (0.1781 0.1968) 

u_cortexm0ds/u_logic/M9y2z4_reg/CK (0.179 0.1977) 

u_cortexm0ds/u_logic/Mww2z4_reg/CK (0.179 0.1977) 

u_cortexm0ds/u_logic/Nqy2z4_reg/CK (0.1765 0.1952) 

u_cortexm0ds/u_logic/Qcy2z4_reg/CK (0.1791 0.1978) 

u_cortexm0ds/u_logic/Qzw2z4_reg/CK (0.1791 0.1978) 

u_cortexm0ds/u_logic/Sow2z4_reg/CK (0.1771 0.1958) 

u_cortexm0ds/u_logic/W4y2z4_reg/CK (0.1791 0.1978) 

u_cortexm0ds/u_logic/U2x2z4_reg/CK (0.1766 0.1953) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_4__1_/CK (0.1786 0.1973) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_in_ptr_reg_0_/CK (0.1785 0.1972) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_2__32_/CK (0.1788 0.1975) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_mem_reg_5__1_/CK (0.1788 0.1975) 

memctl_v4/U_hiu/U_dfifo_U_dcore_U_sub_fifo_out_ptr_reg_2_/CK (0.1789 0.1976) 

u_cortexm0ds/u_logic/Enw2z4_reg/CK (0.1789 0.1976) 

u_cortexm0ds/u_logic/Rxl2z4_reg/CK (0.1757 0.1946) 

u_cortexm0ds/u_logic/Qdj2z4_reg/CK (0.1757 0.1946) 

u_cortexm0ds/u_logic/Jky2z4_reg/CK (0.1757 0.1946) 

u_cortexm0ds/u_logic/Jcw2z4_reg/CK (0.1756 0.1945) 

u_cortexm0ds/u_logic/Vaw2z4_reg/CK (0.1753 0.1942) 

u_cortexm0ds/u_logic/Gtp2z4_reg/CK (0.1752 0.1941) 

u_cortexm0ds/u_logic/Y9t2z4_reg/CK (0.175 0.1939) 

u_cortexm0ds/u_logic/Rbi3z4_reg/CK (0.175 0.1939) 

u_cortexm0ds/u_logic/I6w2z4_reg/CK (0.175 0.1939) 

u_cortexm0ds/u_logic/U4z2z4_reg/CK (0.1763 0.1953) 

u_cortexm0ds/u_logic/Wai2z4_reg/CK (0.1761 0.195) 

u_cortexm0ds/u_logic/Idk2z4_reg/CK (0.1763 0.1952) 

u_cortexm0ds/u_logic/C3w2z4_reg/CK (0.1727 0.1916) 

u_cortexm0ds/u_logic/Zei2z4_reg/CK (0.176 0.1949) 

u_cortexm0ds/u_logic/Z7i2z4_reg/CK (0.1732 0.1921) 

u_cortexm0ds/u_logic/Wxp2z4_reg/CK (0.1734 0.1923) 

u_cortexm0ds/u_logic/W7z2z4_reg/CK (0.1754 0.1943) 

u_cortexm0ds/u_logic/Vvx2z4_reg/CK (0.1743 0.1932) 

u_cortexm0ds/u_logic/U5x2z4_reg/CK (0.1747 0.1936) 

u_cortexm0ds/u_logic/Tyx2z4_reg/CK (0.1737 0.1926) 

u_cortexm0ds/u_logic/Thm2z4_reg/CK (0.1761 0.195) 

u_cortexm0ds/u_logic/Qzq2z4_reg/CK (0.1754 0.1943) 

u_cortexm0ds/u_logic/Pet2z4_reg/CK (0.1749 0.1938) 

u_cortexm0ds/u_logic/Omk2z4_reg/CK (0.1745 0.1934) 

u_cortexm0ds/u_logic/Nen2z4_reg/CK (0.1743 0.1932) 

u_cortexm0ds/u_logic/Jux2z4_reg/CK (0.1747 0.1936) 

u_cortexm0ds/u_logic/J0l2z4_reg/CK (0.1745 0.1934) 

u_cortexm0ds/u_logic/Igi2z4_reg/CK (0.1762 0.1951) 

u_cortexm0ds/u_logic/I6z2z4_reg/CK (0.1754 0.1943) 

u_cortexm0ds/u_logic/Hxx2z4_reg/CK (0.1742 0.1931) 

u_cortexm0ds/u_logic/Gci2z4_reg/CK (0.1763 0.1952) 

u_cortexm0ds/u_logic/G9w2z4_reg/CK (0.175 0.1939) 

u_cortexm0ds/u_logic/Fzl2z4_reg/CK (0.1757 0.1946) 

u_cortexm0ds/u_logic/Fcj2z4_reg/CK (0.1747 0.1936) 

u_cortexm0ds/u_logic/C3z2z4_reg/CK (0.1751 0.194) 

u_cortexm0ds/u_logic/A4t2z4_reg/CK (0.1751 0.194) 

u_cortexm0ds/u_logic/Auk2z4_reg/CK (0.1749 0.1938) 

u_cortexm0ds/u_logic/I2t2z4_reg/CK (0.1749 0.1938) 

u_cortexm0ds/u_logic/K1z2z4_reg/CK (0.1751 0.194) 

u_cortexm0ds/u_logic/S4w2z4_reg/CK (0.175 0.1939) 

u_cortexm0ds/u_logic/Yzi2z4_reg/CK (0.1755 0.1944) 

u_cortexm0ds/u_logic/Qxa3z4_reg/CK (0.1788 0.1968) 

u_cortexm0ds/u_logic/Z8b3z4_reg/CK (0.1807 0.1987) 

u_cortexm0ds/u_logic/Aea3z4_reg/CK (0.1775 0.1955) 

u_cortexm0ds/u_logic/Bec3z4_reg/CK (0.1789 0.1969) 

u_cortexm0ds/u_logic/D4a3z4_reg/CK (0.1797 0.1977) 

u_cortexm0ds/u_logic/F2o2z4_reg/CK (0.1779 0.1959) 

u_cortexm0ds/u_logic/Fhc3z4_reg/CK (0.1785 0.1965) 

u_cortexm0ds/u_logic/Gha3z4_reg/CK (0.1771 0.1951) 

u_cortexm0ds/u_logic/Gza3z4_reg/CK (0.1806 0.1986) 

u_cortexm0ds/u_logic/Hzj2z4_reg/CK (0.183 0.201) 

u_cortexm0ds/u_logic/Ieh3z4_reg/CK (0.1799 0.1979) 

u_cortexm0ds/u_logic/Jca3z4_reg/CK (0.18 0.198) 

u_cortexm0ds/u_logic/K3l2z4_reg/CK (0.1833 0.2013) 

u_cortexm0ds/u_logic/Kxe3z4_reg/CK (0.1805 0.1985) 

u_cortexm0ds/u_logic/L7a3z4_reg/CK (0.181 0.1989) 

u_cortexm0ds/u_logic/Lee3z4_reg/CK (0.1829 0.2009) 

u_cortexm0ds/u_logic/Mbt2z4_reg/CK (0.1834 0.2013) 

u_cortexm0ds/u_logic/Mvi2z4_reg/CK (0.183 0.2009) 

u_cortexm0ds/u_logic/Nfb3z4_reg/CK (0.1807 0.1987) 

u_cortexm0ds/u_logic/Qfc3z4_reg/CK (0.1789 0.1969) 

u_cortexm0ds/u_logic/S5b3z4_reg/CK (0.177 0.195) 

u_cortexm0ds/u_logic/Taa3z4_reg/CK (0.1803 0.1982) 

u_cortexm0ds/u_logic/Tna3z4_reg/CK (0.1776 0.1956) 

u_cortexm0ds/u_logic/Tqc3z4_reg/CK (0.1831 0.2011) 

u_cortexm0ds/u_logic/V3o2z4_reg/CK (0.18 0.198) 

u_cortexm0ds/u_logic/W0b3z4_reg/CK (0.1769 0.1949) 

u_cortexm0ds/u_logic/W3f3z4_reg/CK (0.181 0.1989) 

u_cortexm0ds/u_logic/Wia3z4_reg/CK (0.1794 0.1974) 

u_cortexm0ds/u_logic/Ylc3z4_reg/CK (0.1829 0.2008) 

u_cortexm0ds/u_logic/Ypi3z4_reg/CK (0.1833 0.2012) 

u_cortexm0ds/u_logic/Jsc3z4_reg/CK (0.1832 0.2012) 

u_cortexm0ds/u_logic/J7b3z4_reg/CK (0.1807 0.1987) 

u_cortexm0ds/u_logic/Qfa3z4_reg/CK (0.1784 0.1964) 

u_cortexm0ds/u_logic/M2b3z4_reg/CK (0.1781 0.1961) 

u_cortexm0ds/u_logic/Ogo2z4_reg/CK (0.1799 0.1979) 

u_cortexm0ds/u_logic/Mka3z4_reg/CK (0.1785 0.1965) 

u_cortexm0ds/u_logic/Uei3z4_reg/CK (0.1797 0.1977) 

u_cortexm0ds/u_logic/C4b3z4_reg/CK (0.1795 0.1975) 

u_cortexm0ds/u_logic/U5a3z4_reg/CK (0.1797 0.1977) 

u_cortexm0ds/u_logic/T5g3z4_reg/CK (0.1791 0.1971) 

u_cortexm0ds/u_logic/Bge3z4_reg/CK (0.1793 0.1973) 

u_cortexm0ds/u_logic/Pxb3z4_reg/CK (0.1827 0.2006) 

u_cortexm0ds/u_logic/C9a3z4_reg/CK (0.179 0.197) 

u_cortexm0ds/u_logic/Ywi2z4_reg/CK (0.183 0.201) 

u_cortexm0ds/u_logic/Nnc3z4_reg/CK (0.183 0.201) 

u_cortexm0ds/u_logic/Aze3z4_reg/CK (0.1807 0.1987) 

u_cortexm0ds/u_logic/Jkc3z4_reg/CK (0.1818 0.1998) 

u_cortexm0ds/u_logic/D4g3z4_reg/CK (0.1813 0.1993) 

u_cortexm0ds/u_logic/Mcc3z4_reg/CK (0.1823 0.2003) 

u_cortexm0ds/u_logic/W5p2z4_reg/CK (0.1753 0.1942) 

u_cortexm0ds/u_logic/Tzg3z4_reg/CK (0.1753 0.1942) 

u_cortexm0ds/u_logic/Zad3z4_reg/CK (0.1804 0.1993) 

u_cortexm0ds/u_logic/Nox2z4_reg/CK (0.1753 0.1942) 

u_cortexm0ds/u_logic/Jwf3z4_reg/CK (0.175 0.1939) 

u_cortexm0ds/u_logic/Lns2z4_reg/CK (0.1751 0.1939) 

u_cortexm0ds/u_logic/Cps2z4_reg/CK (0.1751 0.194) 

u_cortexm0ds/u_logic/Jxs2z4_reg/CK (0.1775 0.1964) 

u_cortexm0ds/u_logic/Z4l2z4_reg/CK (0.1796 0.1984) 

u_cortexm0ds/u_logic/Xdb3z4_reg/CK (0.1792 0.198) 

u_cortexm0ds/u_logic/Vgs2z4_reg/CK (0.1766 0.1955) 

u_cortexm0ds/u_logic/Vfd3z4_reg/CK (0.18 0.1988) 

u_cortexm0ds/u_logic/Usl2z4_reg/CK (0.1804 0.1993) 

u_cortexm0ds/u_logic/Uls2z4_reg/CK (0.1751 0.194) 

u_cortexm0ds/u_logic/Tqs2z4_reg/CK (0.1779 0.1967) 

u_cortexm0ds/u_logic/Tib3z4_reg/CK (0.1761 0.195) 

u_cortexm0ds/u_logic/T7d3z4_reg/CK (0.1804 0.1993) 

u_cortexm0ds/u_logic/Svs2z4_reg/CK (0.1791 0.198) 

u_cortexm0ds/u_logic/Q6l2z4_reg/CK (0.1789 0.1978) 

u_cortexm0ds/u_logic/Plx2z4_reg/CK (0.1746 0.1935) 

u_cortexm0ds/u_logic/Pcd3z4_reg/CK (0.1803 0.1991) 

u_cortexm0ds/u_logic/Pab3z4_reg/CK (0.177 0.1958) 

u_cortexm0ds/u_logic/Mis2z4_reg/CK (0.175 0.1939) 

u_cortexm0ds/u_logic/Lhd3z4_reg/CK (0.18 0.1989) 

u_cortexm0ds/u_logic/Kss2z4_reg/CK (0.1791 0.1979) 

u_cortexm0ds/u_logic/Kkb3z4_reg/CK (0.1783 0.1971) 

u_cortexm0ds/u_logic/J9d3z4_reg/CK (0.1802 0.1991) 

u_cortexm0ds/u_logic/H8l2z4_reg/CK (0.1791 0.198) 

u_cortexm0ds/u_logic/Gcb3z4_reg/CK (0.1789 0.1978) 

u_cortexm0ds/u_logic/G8n2z4_reg/CK (0.1789 0.1977) 

u_cortexm0ds/u_logic/Dkx2z4_reg/CK (0.1742 0.1931) 

u_cortexm0ds/u_logic/Bus2z4_reg/CK (0.1792 0.198) 

u_cortexm0ds/u_logic/Bmb3z4_reg/CK (0.18 0.1988) 

u_cortexm0ds/u_logic/Bjd3z4_reg/CK (0.1802 0.199) 

u_cortexm0ds/u_logic/Azs2z4_reg/CK (0.1792 0.198) 

u_cortexm0ds/u_logic/Axm2z4_reg/CK (0.1797 0.1986) 

u_cortexm0ds/u_logic/B9g3z4_reg/CK (0.1752 0.1941) 

u_cortexm0ds/u_logic/Bnx2z4_reg/CK (0.175 0.1939) 

u_cortexm0ds/u_logic/Foe3z4_reg/CK (0.1752 0.1942) 

u_cortexm0ds/u_logic/Zjq2z4_reg/CK (0.1751 0.194) 

u_cortexm0ds/u_logic/Fed3z4_reg/CK (0.1802 0.199) 

u_cortexm0ds/u_logic/N7c3z4_reg/CK (0.1804 0.1993) 

u_cortexm0ds/u_logic/Dks2z4_reg/CK (0.1771 0.1952) 

u_cortexm0ds/u_logic/Tdp2z4_reg/CK (0.1775 0.1956) 

u_cortexm0ds/u_logic/Trq2z4_reg/CK (0.1774 0.1955) 

u_cortexm0ds/u_logic/Cam2z4_reg/CK (0.1774 0.1955) 

u_cortexm0ds/u_logic/Mjl2z4_reg/CK (0.1767 0.1948) 

u_cortexm0ds/u_logic/U7w2z4_reg/CK (0.177 0.1951) 

u_cortexm0ds/u_logic/Kop2z4_reg/CK (0.1767 0.1948) 

u_cortexm0ds/u_logic/Lz93z4_reg/CK (0.177 0.1951) 

u_cortexm0ds/u_logic/Ffs2z4_reg/CK (0.1767 0.1948) 

u_cortexm0ds/u_logic/Uqi2z4_reg/CK (0.177 0.1951) 

u_cortexm0ds/u_logic/V4d3z4_reg/CK (0.1783 0.1964) 

u_cortexm0ds/u_logic/Zpx2z4_reg/CK (0.1796 0.1977) 

u_cortexm0ds/u_logic/Ycx2z4_reg/CK (0.1781 0.1962) 

u_cortexm0ds/u_logic/Xyk2z4_reg/CK (0.1797 0.1978) 

u_cortexm0ds/u_logic/Xx93z4_reg/CK (0.1797 0.1978) 

u_cortexm0ds/u_logic/Xsx2z4_reg/CK (0.1799 0.198) 

u_cortexm0ds/u_logic/X9n2z4_reg/CK (0.1771 0.1952) 

u_cortexm0ds/u_logic/Wbk2z4_reg/CK (0.1767 0.1948) 

u_cortexm0ds/u_logic/Uyv2z4_reg/CK (0.1762 0.1943) 

u_cortexm0ds/u_logic/Ufx2z4_reg/CK (0.1782 0.1963) 

u_cortexm0ds/u_logic/U593z4_reg/CK (0.1799 0.198) 

u_cortexm0ds/u_logic/Tme3z4_reg/CK (0.1801 0.1983) 

u_cortexm0ds/u_logic/Rix2z4_reg/CK (0.1802 0.1983) 

u_cortexm0ds/u_logic/R8x2z4_reg/CK (0.1764 0.1945) 

u_cortexm0ds/u_logic/Qrp2z4_reg/CK (0.1785 0.1966) 

u_cortexm0ds/u_logic/P2a3z4_reg/CK (0.1769 0.195) 

u_cortexm0ds/u_logic/Ovc3z4_reg/CK (0.1792 0.1973) 

u_cortexm0ds/u_logic/Nbx2z4_reg/CK (0.1771 0.1952) 

u_cortexm0ds/u_logic/Lrx2z4_reg/CK (0.1798 0.198) 

u_cortexm0ds/u_logic/Kaf3z4_reg/CK (0.18 0.1981) 

u_cortexm0ds/u_logic/Jw93z4_reg/CK (0.1798 0.1979) 

u_cortexm0ds/u_logic/Jex2z4_reg/CK (0.1783 0.1964) 

u_cortexm0ds/u_logic/J6i2z4_reg/CK (0.177 0.1951) 

u_cortexm0ds/u_logic/J4x2z4_reg/CK (0.1798 0.1979) 

u_cortexm0ds/u_logic/I793z4_reg/CK (0.1801 0.1982) 

u_cortexm0ds/u_logic/Gmd3z4_reg/CK (0.1785 0.1966) 

u_cortexm0ds/u_logic/G7x2z4_reg/CK (0.1764 0.1945) 

u_cortexm0ds/u_logic/Efp2z4_reg/CK (0.1788 0.1969) 

u_cortexm0ds/u_logic/Cax2z4_reg/CK (0.176 0.1941) 

u_cortexm0ds/u_logic/B1a3z4_reg/CK (0.1768 0.1949) 

u_cortexm0ds/u_logic/Aqp2z4_reg/CK (0.1784 0.1965) 

u_cortexm0ds/u_logic/Fhx2z4_reg/CK (0.1786 0.1967) 

u_cortexm0ds/u_logic/R1w2z4_reg/CK (0.1777 0.1958) 

u_cortexm0ds/u_logic/Uaj2z4_reg/CK (0.1777 0.1958) 

u_cortexm0ds/u_logic/G0w2z4_reg/CK (0.1778 0.1959) 

u_cortexm0ds/u_logic/Adt2z4_reg/CK (0.1778 0.1959) 

u_cortexm0ds/u_logic/R0t2z4_reg/CK (0.1778 0.1959) 

