<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='turbocodes.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: turbocodes
    <br/>
    Created: Feb 16, 2005
    <br/>
    Updated: Nov 19, 2014
    <br/>
    SVN Updated: Jul 17, 2012
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     ECC core
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     This project features a double binary, DVB-RCS turbo decoder using the SOVA algorithm.
     <br/>
     Two models are included:
     <br/>
     - a MyHDL model, along with a complete testbench,
     <br/>
     - a synthesizable VHDL model.
     <br/>
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     Double binary, DVB-RCS code
     <br/>
     Soft Output Viterbi Algorithm
     <br/>
     MyHDL cycle/bit accurate model and testbench
     <br/>
     Synthesizable VHDL model
     <br/>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     Release 0.3:
     <br/>
     - Synthesizable VHDL model
     <br/>
     - Fixed ponderation filtering
     <br/>
     Release 0.2:
     <br/>
     - DVB-RCS interleaver
     <br/>
     - DVB-RCS puncturing (decoder only)
     <br/>
     - Controllable SNR for the noiser
     <br/>
     Release 0.1: MyHDL model posted
     <br/>
     - Simulation system consists of a random data pattern generator, turbo coder, transmission channel (gaussian noiser with controlable standard deviation), turbo decoder and Bit Error Rate monitors
     <br/>
     - Turbo decoder generic parameters are: number of iterations, number of bits for the coding of the systematic and redundant data in the decoder, number of bits for the coding of the extrinsic information, first and second trellis' length, number of bits for the coding of the accumulated distances, length of the interleaver matrix side
     <br/>
     - No puncturing
     <br/>
     - No coder/decoder synchronization
     <br/>
     - No wishbone I/F
     <br/>
     - No in-operation BER monitoring
     <br/>
     - Simple line-write/column-read interleaver
     <br/>
     - Basic documentation (block diagrams)
     <br/>
    </p>
   </div>
   <div id="d_Results">
    <h2>
     
     
     Results
    </h2>
    <p id="p_Results">
     Decoder input signal width: 4 bits
     <br/>
     Extrinsic information signal width: 5 bits
     <br/>
     First trellis' length: 24
     <br/>
     Second trellis' length: 12
     <br/>
     Accumulated distances signal width: 9 bits
     <br/>
     Interleaver frame size: 64 bit couples
     <br/>
     Signal-to-noise ratio: 5.1 dB
     <br/>
     Code rate: 1 / 2
     <br/>
     Bit Error Rate:
     <br/>
     0.0368951613 @ iteration 0 (no decoding)
     <br/>
     0.0027355688 @ iteration 1
     <br/>
     0.0001380629 @ iteration 2
     <br/>
     0.0000722789 @ iteration 3
     <br/>
     0.0000255319 @ iteration 4
     <br/>
     0.0000212947 @ iteration 5
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
