// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_hw_HH_
#define _matmul_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_hw_mux_42_bkb.h"
#include "matmul_hw_mul_32scud.h"

namespace ap_rtl {

struct matmul_hw : public sc_module {
    // Port declarations 27
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > a_2_Addr_A;
    sc_out< sc_logic > a_2_EN_A;
    sc_out< sc_lv<4> > a_2_WEN_A;
    sc_out< sc_lv<32> > a_2_Din_A;
    sc_in< sc_lv<32> > a_2_Dout_A;
    sc_out< sc_logic > a_2_Clk_A;
    sc_out< sc_logic > a_2_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    matmul_hw(sc_module_name name);
    SC_HAS_PROCESS(matmul_hw);

    ~matmul_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_hw_mux_42_bkb<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_bkb_U1;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U2;
    matmul_hw_mux_42_bkb<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_bkb_U3;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U4;
    matmul_hw_mux_42_bkb<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_bkb_U5;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U6;
    matmul_hw_mux_42_bkb<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_bkb_U7;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U8;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > indvar_flatten_reg_250;
    sc_signal< sc_lv<3> > i_reg_261;
    sc_signal< sc_lv<3> > j_reg_272;
    sc_signal< sc_lv<32> > reg_283;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1254;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<1> > tmp_5_reg_1332;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_287_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1254;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1254;
    sc_signal< sc_lv<5> > indvar_flatten_next_fu_293_p2;
    sc_signal< sc_lv<5> > indvar_flatten_next_reg_1258;
    sc_signal< sc_lv<3> > j_mid2_fu_311_p3;
    sc_signal< sc_lv<3> > j_mid2_reg_1263;
    sc_signal< sc_lv<1> > tmp_mid2_fu_331_p3;
    sc_signal< sc_lv<1> > tmp_mid2_reg_1273;
    sc_signal< sc_lv<3> > i2_mid2_v_fu_339_p3;
    sc_signal< sc_lv<3> > i2_mid2_v_reg_1293;
    sc_signal< sc_lv<5> > tmp_7_fu_347_p3;
    sc_signal< sc_lv<5> > tmp_7_reg_1298;
    sc_signal< sc_lv<2> > tmp_fu_365_p1;
    sc_signal< sc_lv<2> > tmp_reg_1316;
    sc_signal< sc_lv<1> > tmp_5_fu_395_p2;
    sc_signal< sc_lv<1> > sel_tmp_fu_414_p2;
    sc_signal< sc_lv<1> > sel_tmp_reg_1345;
    sc_signal< sc_lv<1> > sel_tmp2_fu_427_p2;
    sc_signal< sc_lv<1> > sel_tmp2_reg_1355;
    sc_signal< sc_lv<1> > sel_tmp4_fu_440_p2;
    sc_signal< sc_lv<1> > sel_tmp4_reg_1368;
    sc_signal< sc_lv<32> > tmp_2_fu_529_p6;
    sc_signal< sc_lv<32> > tmp_2_reg_1384;
    sc_signal< sc_lv<32> > a_row_0_1_fu_591_p3;
    sc_signal< sc_lv<32> > tmp_3_fu_702_p6;
    sc_signal< sc_lv<32> > tmp_3_reg_1404;
    sc_signal< sc_lv<32> > a_row_1_1_fu_772_p3;
    sc_signal< sc_lv<6> > tmp_19_fu_796_p2;
    sc_signal< sc_lv<6> > tmp_19_reg_1424;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter1_tmp_19_reg_1424;
    sc_signal< sc_lv<32> > tmp_4_fu_898_p6;
    sc_signal< sc_lv<32> > tmp_4_reg_1429;
    sc_signal< sc_lv<3> > j_1_fu_911_p2;
    sc_signal< sc_lv<3> > j_1_reg_1434;
    sc_signal< sc_lv<32> > a_row_3_1_fu_959_p3;
    sc_signal< sc_lv<32> > a_row_3_1_reg_1439;
    sc_signal< sc_lv<32> > a_row_2_1_fu_966_p3;
    sc_signal< sc_lv<32> > tmp_6_fu_1069_p6;
    sc_signal< sc_lv<32> > tmp_6_reg_1449;
    sc_signal< sc_lv<32> > grp_fu_697_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_1454;
    sc_signal< sc_lv<32> > grp_fu_893_p2;
    sc_signal< sc_lv<32> > tmp_11_1_reg_1459;
    sc_signal< sc_lv<32> > grp_fu_1064_p2;
    sc_signal< sc_lv<32> > tmp_11_2_reg_1464;
    sc_signal< sc_lv<32> > tmp7_fu_1116_p2;
    sc_signal< sc_lv<32> > tmp7_reg_1469;
    sc_signal< sc_lv<32> > grp_fu_1112_p2;
    sc_signal< sc_lv<32> > tmp_11_3_reg_1474;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<5> > indvar_flatten_phi_fu_254_p4;
    sc_signal< sc_lv<3> > i_phi_fu_265_p4;
    sc_signal< sc_lv<3> > j_phi_fu_276_p4;
    sc_signal< sc_lv<64> > tmp_9_fu_355_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_360_p1;
    sc_signal< sc_lv<64> > tmp_11_fu_386_p3;
    sc_signal< sc_lv<64> > tmp_16_cast_fu_409_p1;
    sc_signal< sc_lv<64> > tmp_13_fu_582_p3;
    sc_signal< sc_lv<64> > tmp_17_fu_598_p3;
    sc_signal< sc_lv<64> > tmp_15_fu_763_p3;
    sc_signal< sc_lv<64> > tmp_18_cast_fu_791_p1;
    sc_signal< sc_lv<64> > tmp_19_cast_fu_1120_p1;
    sc_signal< sc_lv<32> > a_row_0_2_fu_86;
    sc_signal< sc_lv<32> > a_row_1_2_fu_90;
    sc_signal< sc_lv<32> > a_row_2_2_fu_94;
    sc_signal< sc_lv<32> > a_row_3_2_fu_98;
    sc_signal< sc_lv<32> > b_copy_0_3_11_fu_102;
    sc_signal< sc_lv<32> > b_copy_0_3_18_fu_522_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_8_fu_106;
    sc_signal< sc_lv<32> > b_copy_0_3_17_fu_515_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_12_fu_110;
    sc_signal< sc_lv<32> > b_copy_0_3_16_fu_508_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_1_fu_114;
    sc_signal< sc_lv<32> > b_copy_0_3_3_fu_501_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_11_fu_118;
    sc_signal< sc_lv<32> > b_copy_1_3_18_fu_690_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_8_fu_122;
    sc_signal< sc_lv<32> > b_copy_1_3_17_fu_683_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_12_fu_126;
    sc_signal< sc_lv<32> > b_copy_1_3_16_fu_676_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_1_fu_130;
    sc_signal< sc_lv<32> > b_copy_1_3_3_fu_669_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_11_fu_134;
    sc_signal< sc_lv<32> > b_copy_2_3_18_fu_886_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_8_fu_138;
    sc_signal< sc_lv<32> > b_copy_2_3_17_fu_879_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_12_fu_142;
    sc_signal< sc_lv<32> > b_copy_2_3_16_fu_872_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_1_fu_146;
    sc_signal< sc_lv<32> > b_copy_2_3_3_fu_865_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_11_fu_150;
    sc_signal< sc_lv<32> > b_copy_3_3_18_fu_1057_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_8_fu_154;
    sc_signal< sc_lv<32> > b_copy_3_3_17_fu_1050_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_12_fu_158;
    sc_signal< sc_lv<32> > b_copy_3_3_16_fu_1043_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_1_fu_162;
    sc_signal< sc_lv<32> > b_copy_3_3_3_fu_1036_p3;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > a_2_Addr_A_orig;
    sc_signal< sc_lv<1> > exitcond_fu_305_p2;
    sc_signal< sc_lv<3> > i_1_fu_299_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_319_p2;
    sc_signal< sc_lv<1> > tmp1_fu_325_p2;
    sc_signal< sc_lv<5> > tmp_10_fu_381_p2;
    sc_signal< sc_lv<4> > tmp_8_cast_fu_400_p1;
    sc_signal< sc_lv<4> > tmp_16_fu_403_p2;
    sc_signal< sc_lv<32> > b_copy_0_3_fu_419_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_4_fu_432_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_5_fu_453_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_6_fu_461_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_9_fu_477_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_2_fu_445_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_7_fu_469_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_14_fu_485_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_15_fu_493_p3;
    sc_signal< sc_lv<32> > tmp_2_fu_529_p1;
    sc_signal< sc_lv<32> > tmp_2_fu_529_p2;
    sc_signal< sc_lv<32> > tmp_2_fu_529_p3;
    sc_signal< sc_lv<32> > tmp_2_fu_529_p4;
    sc_signal< sc_lv<5> > tmp_12_fu_577_p2;
    sc_signal< sc_lv<32> > b_copy_1_3_fu_606_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_4_fu_613_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_5_fu_627_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_6_fu_634_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_9_fu_648_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_2_fu_620_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_7_fu_641_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_14_fu_655_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_15_fu_662_p3;
    sc_signal< sc_lv<32> > grp_fu_697_p1;
    sc_signal< sc_lv<32> > tmp_3_fu_702_p1;
    sc_signal< sc_lv<32> > tmp_3_fu_702_p2;
    sc_signal< sc_lv<32> > tmp_3_fu_702_p3;
    sc_signal< sc_lv<32> > tmp_3_fu_702_p4;
    sc_signal< sc_lv<5> > tmp_14_fu_758_p2;
    sc_signal< sc_lv<5> > tmp_8_cast5_fu_782_p1;
    sc_signal< sc_lv<5> > tmp_18_fu_785_p2;
    sc_signal< sc_lv<6> > tmp_9_cast_fu_755_p1;
    sc_signal< sc_lv<6> > tmp_8_cast6_fu_779_p1;
    sc_signal< sc_lv<32> > b_copy_2_3_fu_802_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_4_fu_809_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_5_fu_823_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_6_fu_830_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_9_fu_844_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_2_fu_816_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_7_fu_837_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_14_fu_851_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_15_fu_858_p3;
    sc_signal< sc_lv<32> > grp_fu_893_p1;
    sc_signal< sc_lv<32> > tmp_4_fu_898_p1;
    sc_signal< sc_lv<32> > tmp_4_fu_898_p2;
    sc_signal< sc_lv<32> > tmp_4_fu_898_p3;
    sc_signal< sc_lv<32> > tmp_4_fu_898_p4;
    sc_signal< sc_lv<32> > b_copy_3_3_fu_973_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_4_fu_980_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_5_fu_994_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_6_fu_1001_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_9_fu_1015_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_2_fu_987_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_7_fu_1008_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_14_fu_1022_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_15_fu_1029_p3;
    sc_signal< sc_lv<32> > grp_fu_1064_p1;
    sc_signal< sc_lv<32> > tmp_6_fu_1069_p1;
    sc_signal< sc_lv<32> > tmp_6_fu_1069_p2;
    sc_signal< sc_lv<32> > tmp_6_fu_1069_p3;
    sc_signal< sc_lv<32> > tmp_6_fu_1069_p4;
    sc_signal< sc_lv<32> > tmp8_fu_1124_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state14;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_state14;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<59> ap_const_lv59_0;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<61> ap_const_lv61_1;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_2_Addr_A();
    void thread_a_2_Addr_A_orig();
    void thread_a_2_Clk_A();
    void thread_a_2_Din_A();
    void thread_a_2_EN_A();
    void thread_a_2_Rst_A();
    void thread_a_2_WEN_A();
    void thread_a_row_0_1_fu_591_p3();
    void thread_a_row_1_1_fu_772_p3();
    void thread_a_row_2_1_fu_966_p3();
    void thread_a_row_3_1_fu_959_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state14();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_copy_0_3_14_fu_485_p3();
    void thread_b_copy_0_3_15_fu_493_p3();
    void thread_b_copy_0_3_16_fu_508_p3();
    void thread_b_copy_0_3_17_fu_515_p3();
    void thread_b_copy_0_3_18_fu_522_p3();
    void thread_b_copy_0_3_2_fu_445_p3();
    void thread_b_copy_0_3_3_fu_501_p3();
    void thread_b_copy_0_3_4_fu_432_p3();
    void thread_b_copy_0_3_5_fu_453_p3();
    void thread_b_copy_0_3_6_fu_461_p3();
    void thread_b_copy_0_3_7_fu_469_p3();
    void thread_b_copy_0_3_9_fu_477_p3();
    void thread_b_copy_0_3_fu_419_p3();
    void thread_b_copy_1_3_14_fu_655_p3();
    void thread_b_copy_1_3_15_fu_662_p3();
    void thread_b_copy_1_3_16_fu_676_p3();
    void thread_b_copy_1_3_17_fu_683_p3();
    void thread_b_copy_1_3_18_fu_690_p3();
    void thread_b_copy_1_3_2_fu_620_p3();
    void thread_b_copy_1_3_3_fu_669_p3();
    void thread_b_copy_1_3_4_fu_613_p3();
    void thread_b_copy_1_3_5_fu_627_p3();
    void thread_b_copy_1_3_6_fu_634_p3();
    void thread_b_copy_1_3_7_fu_641_p3();
    void thread_b_copy_1_3_9_fu_648_p3();
    void thread_b_copy_1_3_fu_606_p3();
    void thread_b_copy_2_3_14_fu_851_p3();
    void thread_b_copy_2_3_15_fu_858_p3();
    void thread_b_copy_2_3_16_fu_872_p3();
    void thread_b_copy_2_3_17_fu_879_p3();
    void thread_b_copy_2_3_18_fu_886_p3();
    void thread_b_copy_2_3_2_fu_816_p3();
    void thread_b_copy_2_3_3_fu_865_p3();
    void thread_b_copy_2_3_4_fu_809_p3();
    void thread_b_copy_2_3_5_fu_823_p3();
    void thread_b_copy_2_3_6_fu_830_p3();
    void thread_b_copy_2_3_7_fu_837_p3();
    void thread_b_copy_2_3_9_fu_844_p3();
    void thread_b_copy_2_3_fu_802_p3();
    void thread_b_copy_3_3_14_fu_1022_p3();
    void thread_b_copy_3_3_15_fu_1029_p3();
    void thread_b_copy_3_3_16_fu_1043_p3();
    void thread_b_copy_3_3_17_fu_1050_p3();
    void thread_b_copy_3_3_18_fu_1057_p3();
    void thread_b_copy_3_3_2_fu_987_p3();
    void thread_b_copy_3_3_3_fu_1036_p3();
    void thread_b_copy_3_3_4_fu_980_p3();
    void thread_b_copy_3_3_5_fu_994_p3();
    void thread_b_copy_3_3_6_fu_1001_p3();
    void thread_b_copy_3_3_7_fu_1008_p3();
    void thread_b_copy_3_3_9_fu_1015_p3();
    void thread_b_copy_3_3_fu_973_p3();
    void thread_exitcond_flatten_fu_287_p2();
    void thread_exitcond_fu_305_p2();
    void thread_grp_fu_1064_p1();
    void thread_grp_fu_697_p1();
    void thread_grp_fu_893_p1();
    void thread_i2_mid2_v_fu_339_p3();
    void thread_i_1_fu_299_p2();
    void thread_i_phi_fu_265_p4();
    void thread_indvar_flatten_next_fu_293_p2();
    void thread_indvar_flatten_phi_fu_254_p4();
    void thread_j_1_fu_911_p2();
    void thread_j_mid2_fu_311_p3();
    void thread_j_phi_fu_276_p4();
    void thread_sel_tmp2_fu_427_p2();
    void thread_sel_tmp4_fu_440_p2();
    void thread_sel_tmp_fu_414_p2();
    void thread_tmp1_fu_325_p2();
    void thread_tmp7_fu_1116_p2();
    void thread_tmp8_fu_1124_p2();
    void thread_tmp_10_fu_381_p2();
    void thread_tmp_11_fu_386_p3();
    void thread_tmp_12_fu_577_p2();
    void thread_tmp_13_fu_582_p3();
    void thread_tmp_14_fu_758_p2();
    void thread_tmp_15_fu_763_p3();
    void thread_tmp_16_cast_fu_409_p1();
    void thread_tmp_16_fu_403_p2();
    void thread_tmp_17_fu_598_p3();
    void thread_tmp_18_cast_fu_791_p1();
    void thread_tmp_18_fu_785_p2();
    void thread_tmp_19_cast_fu_1120_p1();
    void thread_tmp_19_fu_796_p2();
    void thread_tmp_2_fu_529_p1();
    void thread_tmp_2_fu_529_p2();
    void thread_tmp_2_fu_529_p3();
    void thread_tmp_2_fu_529_p4();
    void thread_tmp_3_fu_702_p1();
    void thread_tmp_3_fu_702_p2();
    void thread_tmp_3_fu_702_p3();
    void thread_tmp_3_fu_702_p4();
    void thread_tmp_4_fu_898_p1();
    void thread_tmp_4_fu_898_p2();
    void thread_tmp_4_fu_898_p3();
    void thread_tmp_4_fu_898_p4();
    void thread_tmp_5_fu_395_p2();
    void thread_tmp_6_fu_1069_p1();
    void thread_tmp_6_fu_1069_p2();
    void thread_tmp_6_fu_1069_p3();
    void thread_tmp_6_fu_1069_p4();
    void thread_tmp_7_fu_347_p3();
    void thread_tmp_8_cast5_fu_782_p1();
    void thread_tmp_8_cast6_fu_779_p1();
    void thread_tmp_8_cast_fu_400_p1();
    void thread_tmp_8_fu_360_p1();
    void thread_tmp_9_cast_fu_755_p1();
    void thread_tmp_9_fu_355_p1();
    void thread_tmp_fu_365_p1();
    void thread_tmp_mid1_fu_319_p2();
    void thread_tmp_mid2_fu_331_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
