
final_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ac8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002a58  08008c98  08008c98  00009c98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b6f0  0800b6f0  0000d07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b6f0  0800b6f0  0000c6f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b6f8  0800b6f8  0000d07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b6f8  0800b6f8  0000c6f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b6fc  0800b6fc  0000c6fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  0800b700  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000041e4  2000007c  0800b77c  0000d07c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004260  0800b77c  0000d260  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d07c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011516  00000000  00000000  0000d0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031d0  00000000  00000000  0001e5c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ff0  00000000  00000000  00021798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c48  00000000  00000000  00022788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025f54  00000000  00000000  000233d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013a14  00000000  00000000  00049324  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e4226  00000000  00000000  0005cd38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00140f5e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000495c  00000000  00000000  00140fa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00145900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008c80 	.word	0x08008c80

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000080 	.word	0x20000080
 800020c:	08008c80 	.word	0x08008c80

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005ec:	b480      	push	{r7}
 80005ee:	b085      	sub	sp, #20
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	4a07      	ldr	r2, [pc, #28]	@ (8000618 <vApplicationGetIdleTaskMemory+0x2c>)
 80005fc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005fe:	68bb      	ldr	r3, [r7, #8]
 8000600:	4a06      	ldr	r2, [pc, #24]	@ (800061c <vApplicationGetIdleTaskMemory+0x30>)
 8000602:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	2280      	movs	r2, #128	@ 0x80
 8000608:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800060a:	bf00      	nop
 800060c:	3714      	adds	r7, #20
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	20000098 	.word	0x20000098
 800061c:	200000ec 	.word	0x200000ec

08000620 <_write>:

/**
 * @brief Printf redirect to UART (thread-safe with mutex)
 */
int _write(int file, char *ptr, int len)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b084      	sub	sp, #16
 8000624:	af00      	add	r7, sp, #0
 8000626:	60f8      	str	r0, [r7, #12]
 8000628:	60b9      	str	r1, [r7, #8]
 800062a:	607a      	str	r2, [r7, #4]
    if (uartMutexHandle != NULL) {
 800062c:	4b10      	ldr	r3, [pc, #64]	@ (8000670 <_write+0x50>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	2b00      	cmp	r3, #0
 8000632:	d006      	beq.n	8000642 <_write+0x22>
        osMutexWait(uartMutexHandle, osWaitForever);
 8000634:	4b0e      	ldr	r3, [pc, #56]	@ (8000670 <_write+0x50>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	f04f 31ff 	mov.w	r1, #4294967295
 800063c:	4618      	mov	r0, r3
 800063e:	f003 fc55 	bl	8003eec <osMutexWait>
    }
    HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	b29a      	uxth	r2, r3
 8000646:	f04f 33ff 	mov.w	r3, #4294967295
 800064a:	68b9      	ldr	r1, [r7, #8]
 800064c:	4809      	ldr	r0, [pc, #36]	@ (8000674 <_write+0x54>)
 800064e:	f002 ffe1 	bl	8003614 <HAL_UART_Transmit>
    if (uartMutexHandle != NULL) {
 8000652:	4b07      	ldr	r3, [pc, #28]	@ (8000670 <_write+0x50>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d004      	beq.n	8000664 <_write+0x44>
        osMutexRelease(uartMutexHandle);
 800065a:	4b05      	ldr	r3, [pc, #20]	@ (8000670 <_write+0x50>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	4618      	mov	r0, r3
 8000660:	f003 fc92 	bl	8003f88 <osMutexRelease>
    }
    return len;
 8000664:	687b      	ldr	r3, [r7, #4]
}
 8000666:	4618      	mov	r0, r3
 8000668:	3710      	adds	r7, #16
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	20000394 	.word	0x20000394
 8000674:	20000334 	.word	0x20000334

08000678 <mode_to_string>:

/**
 * @brief Convert mode enum to string
 */
const char* mode_to_string(EncryptionMode_t mode)
{
 8000678:	b480      	push	{r7}
 800067a:	b083      	sub	sp, #12
 800067c:	af00      	add	r7, sp, #0
 800067e:	4603      	mov	r3, r0
 8000680:	71fb      	strb	r3, [r7, #7]
    switch(mode) {
 8000682:	79fb      	ldrb	r3, [r7, #7]
 8000684:	2b02      	cmp	r3, #2
 8000686:	d00a      	beq.n	800069e <mode_to_string+0x26>
 8000688:	2b02      	cmp	r3, #2
 800068a:	dc0a      	bgt.n	80006a2 <mode_to_string+0x2a>
 800068c:	2b00      	cmp	r3, #0
 800068e:	d002      	beq.n	8000696 <mode_to_string+0x1e>
 8000690:	2b01      	cmp	r3, #1
 8000692:	d002      	beq.n	800069a <mode_to_string+0x22>
 8000694:	e005      	b.n	80006a2 <mode_to_string+0x2a>
        case MODE_PLAINTEXT: return "PLAINTEXT";
 8000696:	4b06      	ldr	r3, [pc, #24]	@ (80006b0 <mode_to_string+0x38>)
 8000698:	e004      	b.n	80006a4 <mode_to_string+0x2c>
        case MODE_AES: return "AES-128";
 800069a:	4b06      	ldr	r3, [pc, #24]	@ (80006b4 <mode_to_string+0x3c>)
 800069c:	e002      	b.n	80006a4 <mode_to_string+0x2c>
        case MODE_CHACHA20: return "CHACHA20";
 800069e:	4b06      	ldr	r3, [pc, #24]	@ (80006b8 <mode_to_string+0x40>)
 80006a0:	e000      	b.n	80006a4 <mode_to_string+0x2c>
        default: return "UNKNOWN";
 80006a2:	4b06      	ldr	r3, [pc, #24]	@ (80006bc <mode_to_string+0x44>)
    }
}
 80006a4:	4618      	mov	r0, r3
 80006a6:	370c      	adds	r7, #12
 80006a8:	46bd      	mov	sp, r7
 80006aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ae:	4770      	bx	lr
 80006b0:	08008c98 	.word	0x08008c98
 80006b4:	08008ca4 	.word	0x08008ca4
 80006b8:	08008cac 	.word	0x08008cac
 80006bc:	08008cb8 	.word	0x08008cb8

080006c0 <print_hex>:

/**
 * @brief Print data in hex format
 */
void print_hex(const char* label, const uint8_t* data, size_t length)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b086      	sub	sp, #24
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	60f8      	str	r0, [r7, #12]
 80006c8:	60b9      	str	r1, [r7, #8]
 80006ca:	607a      	str	r2, [r7, #4]
    printf("%s [%u bytes]: ", label, (unsigned int)length);
 80006cc:	687a      	ldr	r2, [r7, #4]
 80006ce:	68f9      	ldr	r1, [r7, #12]
 80006d0:	4814      	ldr	r0, [pc, #80]	@ (8000724 <print_hex+0x64>)
 80006d2:	f007 facd 	bl	8007c70 <iprintf>
    for (size_t i = 0; i < length; i++) {
 80006d6:	2300      	movs	r3, #0
 80006d8:	617b      	str	r3, [r7, #20]
 80006da:	e018      	b.n	800070e <print_hex+0x4e>
        printf("%02X ", data[i]);
 80006dc:	68ba      	ldr	r2, [r7, #8]
 80006de:	697b      	ldr	r3, [r7, #20]
 80006e0:	4413      	add	r3, r2
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	4619      	mov	r1, r3
 80006e6:	4810      	ldr	r0, [pc, #64]	@ (8000728 <print_hex+0x68>)
 80006e8:	f007 fac2 	bl	8007c70 <iprintf>
        if ((i + 1) % 16 == 0 && i != length - 1) {
 80006ec:	697b      	ldr	r3, [r7, #20]
 80006ee:	3301      	adds	r3, #1
 80006f0:	f003 030f 	and.w	r3, r3, #15
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d107      	bne.n	8000708 <print_hex+0x48>
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	3b01      	subs	r3, #1
 80006fc:	697a      	ldr	r2, [r7, #20]
 80006fe:	429a      	cmp	r2, r3
 8000700:	d002      	beq.n	8000708 <print_hex+0x48>
            printf("\r\n                    ");
 8000702:	480a      	ldr	r0, [pc, #40]	@ (800072c <print_hex+0x6c>)
 8000704:	f007 fab4 	bl	8007c70 <iprintf>
    for (size_t i = 0; i < length; i++) {
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	3301      	adds	r3, #1
 800070c:	617b      	str	r3, [r7, #20]
 800070e:	697a      	ldr	r2, [r7, #20]
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	429a      	cmp	r2, r3
 8000714:	d3e2      	bcc.n	80006dc <print_hex+0x1c>
        }
    }
    printf("\r\n");
 8000716:	4806      	ldr	r0, [pc, #24]	@ (8000730 <print_hex+0x70>)
 8000718:	f007 fb12 	bl	8007d40 <puts>
}
 800071c:	bf00      	nop
 800071e:	3718      	adds	r7, #24
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	08008cc0 	.word	0x08008cc0
 8000728:	08008cd0 	.word	0x08008cd0
 800072c:	08008cd8 	.word	0x08008cd8
 8000730:	08008cf0 	.word	0x08008cf0

08000734 <read_voltage_mv>:

/**
 * @brief Read voltage from ADC in millivolts
 */
float read_voltage_mv(void)
{
 8000734:	b480      	push	{r7}
 8000736:	b083      	sub	sp, #12
 8000738:	af00      	add	r7, sp, #0
    uint32_t adc_raw = adcValue;
 800073a:	4b0d      	ldr	r3, [pc, #52]	@ (8000770 <read_voltage_mv+0x3c>)
 800073c:	881b      	ldrh	r3, [r3, #0]
 800073e:	b29b      	uxth	r3, r3
 8000740:	607b      	str	r3, [r7, #4]
    return (adc_raw * VREF_MV) / (float)ADC_RESOLUTION;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8000748:	fb02 f303 	mul.w	r3, r2, r3
 800074c:	ee07 3a90 	vmov	s15, r3
 8000750:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000754:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8000774 <read_voltage_mv+0x40>
 8000758:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800075c:	eef0 7a66 	vmov.f32	s15, s13
}
 8000760:	eeb0 0a67 	vmov.f32	s0, s15
 8000764:	370c      	adds	r7, #12
 8000766:	46bd      	mov	sp, r7
 8000768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076c:	4770      	bx	lr
 800076e:	bf00      	nop
 8000770:	200003a0 	.word	0x200003a0
 8000774:	457ff000 	.word	0x457ff000

08000778 <HAL_GPIO_EXTI_Callback>:
/**
 * @brief Button interrupt callback - FIXED VERSION
 * Ensures proper toggle behavior for both buttons
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000778:	b480      	push	{r7}
 800077a:	b083      	sub	sp, #12
 800077c:	af00      	add	r7, sp, #0
 800077e:	4603      	mov	r3, r0
 8000780:	80fb      	strh	r3, [r7, #6]
    // Increment debug counter
    debugISRCounter++;
 8000782:	4b1a      	ldr	r3, [pc, #104]	@ (80007ec <HAL_GPIO_EXTI_Callback+0x74>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	3301      	adds	r3, #1
 8000788:	4a18      	ldr	r2, [pc, #96]	@ (80007ec <HAL_GPIO_EXTI_Callback+0x74>)
 800078a:	6013      	str	r3, [r2, #0]

    if (GPIO_Pin == BUTTON_AES_PIN) {
 800078c:	88fb      	ldrh	r3, [r7, #6]
 800078e:	2b40      	cmp	r3, #64	@ 0x40
 8000790:	d111      	bne.n	80007b6 <HAL_GPIO_EXTI_Callback+0x3e>
        debugPA6Counter++;
 8000792:	4b17      	ldr	r3, [pc, #92]	@ (80007f0 <HAL_GPIO_EXTI_Callback+0x78>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	3301      	adds	r3, #1
 8000798:	4a15      	ldr	r2, [pc, #84]	@ (80007f0 <HAL_GPIO_EXTI_Callback+0x78>)
 800079a:	6013      	str	r3, [r2, #0]

        // If currently in AES mode, go back to plaintext
        if (currentMode == MODE_AES) {
 800079c:	4b15      	ldr	r3, [pc, #84]	@ (80007f4 <HAL_GPIO_EXTI_Callback+0x7c>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	b2db      	uxtb	r3, r3
 80007a2:	2b01      	cmp	r3, #1
 80007a4:	d103      	bne.n	80007ae <HAL_GPIO_EXTI_Callback+0x36>
            pendingMode = MODE_PLAINTEXT;
 80007a6:	4b14      	ldr	r3, [pc, #80]	@ (80007f8 <HAL_GPIO_EXTI_Callback+0x80>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	701a      	strb	r2, [r3, #0]
        // Otherwise, switch to ChaCha20 (from plaintext or AES)
        else {
            pendingMode = MODE_CHACHA20;
        }
    }
}
 80007ac:	e017      	b.n	80007de <HAL_GPIO_EXTI_Callback+0x66>
            pendingMode = MODE_AES;
 80007ae:	4b12      	ldr	r3, [pc, #72]	@ (80007f8 <HAL_GPIO_EXTI_Callback+0x80>)
 80007b0:	2201      	movs	r2, #1
 80007b2:	701a      	strb	r2, [r3, #0]
}
 80007b4:	e013      	b.n	80007de <HAL_GPIO_EXTI_Callback+0x66>
    else if (GPIO_Pin == BUTTON_CHACHA_PIN) {
 80007b6:	88fb      	ldrh	r3, [r7, #6]
 80007b8:	2b80      	cmp	r3, #128	@ 0x80
 80007ba:	d110      	bne.n	80007de <HAL_GPIO_EXTI_Callback+0x66>
        debugPA7Counter++;
 80007bc:	4b0f      	ldr	r3, [pc, #60]	@ (80007fc <HAL_GPIO_EXTI_Callback+0x84>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	3301      	adds	r3, #1
 80007c2:	4a0e      	ldr	r2, [pc, #56]	@ (80007fc <HAL_GPIO_EXTI_Callback+0x84>)
 80007c4:	6013      	str	r3, [r2, #0]
        if (currentMode == MODE_CHACHA20) {
 80007c6:	4b0b      	ldr	r3, [pc, #44]	@ (80007f4 <HAL_GPIO_EXTI_Callback+0x7c>)
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	b2db      	uxtb	r3, r3
 80007cc:	2b02      	cmp	r3, #2
 80007ce:	d103      	bne.n	80007d8 <HAL_GPIO_EXTI_Callback+0x60>
            pendingMode = MODE_PLAINTEXT;
 80007d0:	4b09      	ldr	r3, [pc, #36]	@ (80007f8 <HAL_GPIO_EXTI_Callback+0x80>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	701a      	strb	r2, [r3, #0]
}
 80007d6:	e002      	b.n	80007de <HAL_GPIO_EXTI_Callback+0x66>
            pendingMode = MODE_CHACHA20;
 80007d8:	4b07      	ldr	r3, [pc, #28]	@ (80007f8 <HAL_GPIO_EXTI_Callback+0x80>)
 80007da:	2202      	movs	r2, #2
 80007dc:	701a      	strb	r2, [r3, #0]
}
 80007de:	bf00      	nop
 80007e0:	370c      	adds	r7, #12
 80007e2:	46bd      	mov	sp, r7
 80007e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	200003a8 	.word	0x200003a8
 80007f0:	200003ac 	.word	0x200003ac
 80007f4:	20000398 	.word	0x20000398
 80007f8:	20000399 	.word	0x20000399
 80007fc:	200003b0 	.word	0x200003b0

08000800 <add_pkcs7_padding>:

/**
 * @brief Add PKCS#7 padding
 */
static int add_pkcs7_padding(uint8_t *data, size_t data_len, size_t buffer_size)
{
 8000800:	b480      	push	{r7}
 8000802:	b087      	sub	sp, #28
 8000804:	af00      	add	r7, sp, #0
 8000806:	60f8      	str	r0, [r7, #12]
 8000808:	60b9      	str	r1, [r7, #8]
 800080a:	607a      	str	r2, [r7, #4]
    size_t padding_len = 16 - (data_len % 16);
 800080c:	68bb      	ldr	r3, [r7, #8]
 800080e:	f003 030f 	and.w	r3, r3, #15
 8000812:	f1c3 0310 	rsb	r3, r3, #16
 8000816:	613b      	str	r3, [r7, #16]

    if (data_len + padding_len > buffer_size) {
 8000818:	68ba      	ldr	r2, [r7, #8]
 800081a:	693b      	ldr	r3, [r7, #16]
 800081c:	4413      	add	r3, r2
 800081e:	687a      	ldr	r2, [r7, #4]
 8000820:	429a      	cmp	r2, r3
 8000822:	d202      	bcs.n	800082a <add_pkcs7_padding+0x2a>
        return -1;
 8000824:	f04f 33ff 	mov.w	r3, #4294967295
 8000828:	e014      	b.n	8000854 <add_pkcs7_padding+0x54>
    }

    for (size_t i = 0; i < padding_len; i++) {
 800082a:	2300      	movs	r3, #0
 800082c:	617b      	str	r3, [r7, #20]
 800082e:	e00a      	b.n	8000846 <add_pkcs7_padding+0x46>
        data[data_len + i] = (uint8_t)padding_len;
 8000830:	68ba      	ldr	r2, [r7, #8]
 8000832:	697b      	ldr	r3, [r7, #20]
 8000834:	4413      	add	r3, r2
 8000836:	68fa      	ldr	r2, [r7, #12]
 8000838:	4413      	add	r3, r2
 800083a:	693a      	ldr	r2, [r7, #16]
 800083c:	b2d2      	uxtb	r2, r2
 800083e:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < padding_len; i++) {
 8000840:	697b      	ldr	r3, [r7, #20]
 8000842:	3301      	adds	r3, #1
 8000844:	617b      	str	r3, [r7, #20]
 8000846:	697a      	ldr	r2, [r7, #20]
 8000848:	693b      	ldr	r3, [r7, #16]
 800084a:	429a      	cmp	r2, r3
 800084c:	d3f0      	bcc.n	8000830 <add_pkcs7_padding+0x30>
    }

    return data_len + padding_len;
 800084e:	68ba      	ldr	r2, [r7, #8]
 8000850:	693b      	ldr	r3, [r7, #16]
 8000852:	4413      	add	r3, r2
}
 8000854:	4618      	mov	r0, r3
 8000856:	371c      	adds	r7, #28
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr

08000860 <calculate_checksum>:

/**
 * @brief Calculate XOR checksum
 */
static uint8_t calculate_checksum(const uint8_t *data, size_t length)
{
 8000860:	b480      	push	{r7}
 8000862:	b085      	sub	sp, #20
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
 8000868:	6039      	str	r1, [r7, #0]
    uint8_t checksum = 0;
 800086a:	2300      	movs	r3, #0
 800086c:	73fb      	strb	r3, [r7, #15]
    for (size_t i = 0; i < length; i++) {
 800086e:	2300      	movs	r3, #0
 8000870:	60bb      	str	r3, [r7, #8]
 8000872:	e009      	b.n	8000888 <calculate_checksum+0x28>
        checksum ^= data[i];
 8000874:	687a      	ldr	r2, [r7, #4]
 8000876:	68bb      	ldr	r3, [r7, #8]
 8000878:	4413      	add	r3, r2
 800087a:	781a      	ldrb	r2, [r3, #0]
 800087c:	7bfb      	ldrb	r3, [r7, #15]
 800087e:	4053      	eors	r3, r2
 8000880:	73fb      	strb	r3, [r7, #15]
    for (size_t i = 0; i < length; i++) {
 8000882:	68bb      	ldr	r3, [r7, #8]
 8000884:	3301      	adds	r3, #1
 8000886:	60bb      	str	r3, [r7, #8]
 8000888:	68ba      	ldr	r2, [r7, #8]
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	429a      	cmp	r2, r3
 800088e:	d3f1      	bcc.n	8000874 <calculate_checksum+0x14>
    }
    return checksum;
 8000890:	7bfb      	ldrb	r3, [r7, #15]
}
 8000892:	4618      	mov	r0, r3
 8000894:	3714      	adds	r7, #20
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr
	...

080008a0 <generate_random_iv>:

/**
 * @brief Generate IV
 */
static void generate_random_iv(uint8_t *iv)
{
 80008a0:	b4b0      	push	{r4, r5, r7}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
    static uint32_t counter = 0;
    counter++;
 80008a8:	4b16      	ldr	r3, [pc, #88]	@ (8000904 <generate_random_iv+0x64>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	3301      	adds	r3, #1
 80008ae:	4a15      	ldr	r2, [pc, #84]	@ (8000904 <generate_random_iv+0x64>)
 80008b0:	6013      	str	r3, [r2, #0]

    memcpy(iv, aes_iv, 16);
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	4a14      	ldr	r2, [pc, #80]	@ (8000908 <generate_random_iv+0x68>)
 80008b6:	461c      	mov	r4, r3
 80008b8:	4615      	mov	r5, r2
 80008ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008bc:	6020      	str	r0, [r4, #0]
 80008be:	6061      	str	r1, [r4, #4]
 80008c0:	60a2      	str	r2, [r4, #8]
 80008c2:	60e3      	str	r3, [r4, #12]
    iv[12] = (counter >> 24) & 0xFF;
 80008c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000904 <generate_random_iv+0x64>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	0e1a      	lsrs	r2, r3, #24
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	330c      	adds	r3, #12
 80008ce:	b2d2      	uxtb	r2, r2
 80008d0:	701a      	strb	r2, [r3, #0]
    iv[13] = (counter >> 16) & 0xFF;
 80008d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000904 <generate_random_iv+0x64>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	0c1a      	lsrs	r2, r3, #16
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	330d      	adds	r3, #13
 80008dc:	b2d2      	uxtb	r2, r2
 80008de:	701a      	strb	r2, [r3, #0]
    iv[14] = (counter >> 8) & 0xFF;
 80008e0:	4b08      	ldr	r3, [pc, #32]	@ (8000904 <generate_random_iv+0x64>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	0a1a      	lsrs	r2, r3, #8
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	330e      	adds	r3, #14
 80008ea:	b2d2      	uxtb	r2, r2
 80008ec:	701a      	strb	r2, [r3, #0]
    iv[15] = counter & 0xFF;
 80008ee:	4b05      	ldr	r3, [pc, #20]	@ (8000904 <generate_random_iv+0x64>)
 80008f0:	681a      	ldr	r2, [r3, #0]
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	330f      	adds	r3, #15
 80008f6:	b2d2      	uxtb	r2, r2
 80008f8:	701a      	strb	r2, [r3, #0]
}
 80008fa:	bf00      	nop
 80008fc:	370c      	adds	r7, #12
 80008fe:	46bd      	mov	sp, r7
 8000900:	bcb0      	pop	{r4, r5, r7}
 8000902:	4770      	bx	lr
 8000904:	200003b4 	.word	0x200003b4
 8000908:	20000000 	.word	0x20000000

0800090c <aes_encrypt_data>:
 * @brief Encrypt data using AES-128 ECB
 */
static int aes_encrypt_data(const uint8_t *plaintext, size_t plain_len,
                           uint8_t *ciphertext, size_t *cipher_len,
                           uint8_t *iv)
{
 800090c:	b590      	push	{r4, r7, lr}
 800090e:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 8000912:	af00      	add	r7, sp, #0
 8000914:	f507 7412 	add.w	r4, r7, #584	@ 0x248
 8000918:	f5a4 740f 	sub.w	r4, r4, #572	@ 0x23c
 800091c:	6020      	str	r0, [r4, #0]
 800091e:	f507 7012 	add.w	r0, r7, #584	@ 0x248
 8000922:	f5a0 7010 	sub.w	r0, r0, #576	@ 0x240
 8000926:	6001      	str	r1, [r0, #0]
 8000928:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 800092c:	f5a1 7111 	sub.w	r1, r1, #580	@ 0x244
 8000930:	600a      	str	r2, [r1, #0]
 8000932:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 8000936:	f5a2 7212 	sub.w	r2, r2, #584	@ 0x248
 800093a:	6013      	str	r3, [r2, #0]
    int ret;
    int padded_len;

    (void)iv;  // IV not used in ECB mode

    if (plain_len > MAX_PLAINTEXT_SIZE) {
 800093c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8000940:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800094a:	d902      	bls.n	8000952 <aes_encrypt_data+0x46>
        return -1;
 800094c:	f04f 33ff 	mov.w	r3, #4294967295
 8000950:	e079      	b.n	8000a46 <aes_encrypt_data+0x13a>
    }

    memcpy(padded_buffer, plaintext, plain_len);
 8000952:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8000956:	f5a3 7210 	sub.w	r2, r3, #576	@ 0x240
 800095a:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800095e:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8000962:	f107 0014 	add.w	r0, r7, #20
 8000966:	6812      	ldr	r2, [r2, #0]
 8000968:	6819      	ldr	r1, [r3, #0]
 800096a:	f007 fba4 	bl	80080b6 <memcpy>

    padded_len = add_pkcs7_padding(padded_buffer, plain_len, MAX_ENCRYPTED_SIZE);
 800096e:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8000972:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 8000976:	f107 0014 	add.w	r0, r7, #20
 800097a:	f44f 7288 	mov.w	r2, #272	@ 0x110
 800097e:	6819      	ldr	r1, [r3, #0]
 8000980:	f7ff ff3e 	bl	8000800 <add_pkcs7_padding>
 8000984:	f8c7 0240 	str.w	r0, [r7, #576]	@ 0x240
    if (padded_len < 0) {
 8000988:	f8d7 3240 	ldr.w	r3, [r7, #576]	@ 0x240
 800098c:	2b00      	cmp	r3, #0
 800098e:	da02      	bge.n	8000996 <aes_encrypt_data+0x8a>
        return -2;
 8000990:	f06f 0301 	mvn.w	r3, #1
 8000994:	e057      	b.n	8000a46 <aes_encrypt_data+0x13a>
    }

    mbedtls_aes_init(&aes);
 8000996:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 800099a:	4618      	mov	r0, r3
 800099c:	f005 fbd2 	bl	8006144 <mbedtls_aes_init>

    ret = mbedtls_aes_setkey_enc(&aes, aes_key, 128);
 80009a0:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 80009a4:	2280      	movs	r2, #128	@ 0x80
 80009a6:	492a      	ldr	r1, [pc, #168]	@ (8000a50 <aes_encrypt_data+0x144>)
 80009a8:	4618      	mov	r0, r3
 80009aa:	f005 fbeb 	bl	8006184 <mbedtls_aes_setkey_enc>
 80009ae:	f8c7 023c 	str.w	r0, [r7, #572]	@ 0x23c
    if (ret != 0) {
 80009b2:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d007      	beq.n	80009ca <aes_encrypt_data+0xbe>
        mbedtls_aes_free(&aes);
 80009ba:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 80009be:	4618      	mov	r0, r3
 80009c0:	f005 fbce 	bl	8006160 <mbedtls_aes_free>
        return ret;
 80009c4:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 80009c8:	e03d      	b.n	8000a46 <aes_encrypt_data+0x13a>
    }

    // Encrypt block by block (ECB mode)
    for (int i = 0; i < padded_len; i += 16) {
 80009ca:	2300      	movs	r3, #0
 80009cc:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
 80009d0:	e025      	b.n	8000a1e <aes_encrypt_data+0x112>
        ret = mbedtls_aes_crypt_ecb(&aes, MBEDTLS_AES_ENCRYPT,
                                     &padded_buffer[i], &ciphertext[i]);
 80009d2:	f107 0214 	add.w	r2, r7, #20
 80009d6:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 80009da:	18d1      	adds	r1, r2, r3
        ret = mbedtls_aes_crypt_ecb(&aes, MBEDTLS_AES_ENCRYPT,
 80009dc:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
                                     &padded_buffer[i], &ciphertext[i]);
 80009e0:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 80009e4:	f5a2 7211 	sub.w	r2, r2, #580	@ 0x244
 80009e8:	6812      	ldr	r2, [r2, #0]
 80009ea:	4413      	add	r3, r2
        ret = mbedtls_aes_crypt_ecb(&aes, MBEDTLS_AES_ENCRYPT,
 80009ec:	f507 7092 	add.w	r0, r7, #292	@ 0x124
 80009f0:	460a      	mov	r2, r1
 80009f2:	2101      	movs	r1, #1
 80009f4:	f006 fb60 	bl	80070b8 <mbedtls_aes_crypt_ecb>
 80009f8:	f8c7 023c 	str.w	r0, [r7, #572]	@ 0x23c
        if (ret != 0) {
 80009fc:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d007      	beq.n	8000a14 <aes_encrypt_data+0x108>
            mbedtls_aes_free(&aes);
 8000a04:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f005 fba9 	bl	8006160 <mbedtls_aes_free>
            return ret;
 8000a0e:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 8000a12:	e018      	b.n	8000a46 <aes_encrypt_data+0x13a>
    for (int i = 0; i < padded_len; i += 16) {
 8000a14:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8000a18:	3310      	adds	r3, #16
 8000a1a:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
 8000a1e:	f8d7 2244 	ldr.w	r2, [r7, #580]	@ 0x244
 8000a22:	f8d7 3240 	ldr.w	r3, [r7, #576]	@ 0x240
 8000a26:	429a      	cmp	r2, r3
 8000a28:	dbd3      	blt.n	80009d2 <aes_encrypt_data+0xc6>
        }
    }

    mbedtls_aes_free(&aes);
 8000a2a:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f005 fb96 	bl	8006160 <mbedtls_aes_free>

    *cipher_len = padded_len;
 8000a34:	f8d7 2240 	ldr.w	r2, [r7, #576]	@ 0x240
 8000a38:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8000a3c:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	601a      	str	r2, [r3, #0]
    return 0;
 8000a44:	2300      	movs	r3, #0
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	f507 7713 	add.w	r7, r7, #588	@ 0x24c
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd90      	pop	{r4, r7, pc}
 8000a50:	0800943c 	.word	0x0800943c

08000a54 <chacha20_encrypt_data>:
/**
 * @brief Encrypt data using ChaCha20
 */
static int chacha20_encrypt_data(const uint8_t *plaintext, size_t plain_len,
                                uint8_t *ciphertext, size_t *cipher_len)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b0aa      	sub	sp, #168	@ 0xa8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	60f8      	str	r0, [r7, #12]
 8000a5c:	60b9      	str	r1, [r7, #8]
 8000a5e:	607a      	str	r2, [r7, #4]
 8000a60:	603b      	str	r3, [r7, #0]
    mbedtls_chacha20_context chacha;
    int ret;
    static uint32_t counter = 0;
    uint8_t nonce[12];

    if (plain_len > MAX_PLAINTEXT_SIZE) {
 8000a62:	68bb      	ldr	r3, [r7, #8]
 8000a64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000a68:	d902      	bls.n	8000a70 <chacha20_encrypt_data+0x1c>
        return -1;
 8000a6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a6e:	e06a      	b.n	8000b46 <chacha20_encrypt_data+0xf2>
    }

    // Create unique nonce by incrementing counter
    memcpy(nonce, chacha20_nonce, 12);
 8000a70:	4a37      	ldr	r2, [pc, #220]	@ (8000b50 <chacha20_encrypt_data+0xfc>)
 8000a72:	f107 0314 	add.w	r3, r7, #20
 8000a76:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a78:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    counter++;
 8000a7c:	4b35      	ldr	r3, [pc, #212]	@ (8000b54 <chacha20_encrypt_data+0x100>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	3301      	adds	r3, #1
 8000a82:	4a34      	ldr	r2, [pc, #208]	@ (8000b54 <chacha20_encrypt_data+0x100>)
 8000a84:	6013      	str	r3, [r2, #0]
    nonce[8] = (counter >> 24) & 0xFF;
 8000a86:	4b33      	ldr	r3, [pc, #204]	@ (8000b54 <chacha20_encrypt_data+0x100>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	0e1b      	lsrs	r3, r3, #24
 8000a8c:	b2db      	uxtb	r3, r3
 8000a8e:	773b      	strb	r3, [r7, #28]
    nonce[9] = (counter >> 16) & 0xFF;
 8000a90:	4b30      	ldr	r3, [pc, #192]	@ (8000b54 <chacha20_encrypt_data+0x100>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	0c1b      	lsrs	r3, r3, #16
 8000a96:	b2db      	uxtb	r3, r3
 8000a98:	777b      	strb	r3, [r7, #29]
    nonce[10] = (counter >> 8) & 0xFF;
 8000a9a:	4b2e      	ldr	r3, [pc, #184]	@ (8000b54 <chacha20_encrypt_data+0x100>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	0a1b      	lsrs	r3, r3, #8
 8000aa0:	b2db      	uxtb	r3, r3
 8000aa2:	77bb      	strb	r3, [r7, #30]
    nonce[11] = counter & 0xFF;
 8000aa4:	4b2b      	ldr	r3, [pc, #172]	@ (8000b54 <chacha20_encrypt_data+0x100>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	b2db      	uxtb	r3, r3
 8000aaa:	77fb      	strb	r3, [r7, #31]

    mbedtls_chacha20_init(&chacha);
 8000aac:	f107 0320 	add.w	r3, r7, #32
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f006 fce2 	bl	800747a <mbedtls_chacha20_init>

    ret = mbedtls_chacha20_setkey(&chacha, chacha20_key);
 8000ab6:	f107 0320 	add.w	r3, r7, #32
 8000aba:	4927      	ldr	r1, [pc, #156]	@ (8000b58 <chacha20_encrypt_data+0x104>)
 8000abc:	4618      	mov	r0, r3
 8000abe:	f006 fd03 	bl	80074c8 <mbedtls_chacha20_setkey>
 8000ac2:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
    if (ret != 0) {
 8000ac6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d007      	beq.n	8000ade <chacha20_encrypt_data+0x8a>
        mbedtls_chacha20_free(&chacha);
 8000ace:	f107 0320 	add.w	r3, r7, #32
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f006 fce8 	bl	80074a8 <mbedtls_chacha20_free>
        return ret;
 8000ad8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000adc:	e033      	b.n	8000b46 <chacha20_encrypt_data+0xf2>
    }

    ret = mbedtls_chacha20_starts(&chacha, nonce, 0);
 8000ade:	f107 0114 	add.w	r1, r7, #20
 8000ae2:	f107 0320 	add.w	r3, r7, #32
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f006 fdb5 	bl	8007658 <mbedtls_chacha20_starts>
 8000aee:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
    if (ret != 0) {
 8000af2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d007      	beq.n	8000b0a <chacha20_encrypt_data+0xb6>
        mbedtls_chacha20_free(&chacha);
 8000afa:	f107 0320 	add.w	r3, r7, #32
 8000afe:	4618      	mov	r0, r3
 8000b00:	f006 fcd2 	bl	80074a8 <mbedtls_chacha20_free>
        return ret;
 8000b04:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000b08:	e01d      	b.n	8000b46 <chacha20_encrypt_data+0xf2>
    }

    ret = mbedtls_chacha20_update(&chacha, plain_len, plaintext, ciphertext);
 8000b0a:	f107 0020 	add.w	r0, r7, #32
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	68fa      	ldr	r2, [r7, #12]
 8000b12:	68b9      	ldr	r1, [r7, #8]
 8000b14:	f006 fdf6 	bl	8007704 <mbedtls_chacha20_update>
 8000b18:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
    if (ret != 0) {
 8000b1c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d007      	beq.n	8000b34 <chacha20_encrypt_data+0xe0>
        mbedtls_chacha20_free(&chacha);
 8000b24:	f107 0320 	add.w	r3, r7, #32
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f006 fcbd 	bl	80074a8 <mbedtls_chacha20_free>
        return ret;
 8000b2e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000b32:	e008      	b.n	8000b46 <chacha20_encrypt_data+0xf2>
    }

    mbedtls_chacha20_free(&chacha);
 8000b34:	f107 0320 	add.w	r3, r7, #32
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f006 fcb5 	bl	80074a8 <mbedtls_chacha20_free>

    *cipher_len = plain_len;  // ChaCha20 doesn't require padding
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	68ba      	ldr	r2, [r7, #8]
 8000b42:	601a      	str	r2, [r3, #0]
    return 0;
 8000b44:	2300      	movs	r3, #0
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	37a8      	adds	r7, #168	@ 0xa8
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	0800946c 	.word	0x0800946c
 8000b54:	200003b8 	.word	0x200003b8
 8000b58:	0800944c 	.word	0x0800944c

08000b5c <create_encrypted_frame>:
 * @brief Create encrypted frame with header and checksum
 */
int create_encrypted_frame(const uint8_t *encrypted, size_t enc_len,
                          uint8_t *frame, size_t *frame_len,
                          EncryptionMode_t mode)
{
 8000b5c:	b5b0      	push	{r4, r5, r7, lr}
 8000b5e:	b08a      	sub	sp, #40	@ 0x28
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	60f8      	str	r0, [r7, #12]
 8000b64:	60b9      	str	r1, [r7, #8]
 8000b66:	607a      	str	r2, [r7, #4]
 8000b68:	603b      	str	r3, [r7, #0]
    uint8_t iv_copy[16];
    size_t index = 0;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	627b      	str	r3, [r7, #36]	@ 0x24

    frame[index++] = FRAME_START_BYTE;
 8000b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b70:	1c5a      	adds	r2, r3, #1
 8000b72:	627a      	str	r2, [r7, #36]	@ 0x24
 8000b74:	687a      	ldr	r2, [r7, #4]
 8000b76:	4413      	add	r3, r2
 8000b78:	22aa      	movs	r2, #170	@ 0xaa
 8000b7a:	701a      	strb	r2, [r3, #0]
    frame[index++] = (uint8_t)mode;  // Mode identifier
 8000b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b7e:	1c5a      	adds	r2, r3, #1
 8000b80:	627a      	str	r2, [r7, #36]	@ 0x24
 8000b82:	687a      	ldr	r2, [r7, #4]
 8000b84:	4413      	add	r3, r2
 8000b86:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8000b8a:	701a      	strb	r2, [r3, #0]
    frame[index++] = (enc_len >> 8) & 0xFF;
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	0a19      	lsrs	r1, r3, #8
 8000b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b92:	1c5a      	adds	r2, r3, #1
 8000b94:	627a      	str	r2, [r7, #36]	@ 0x24
 8000b96:	687a      	ldr	r2, [r7, #4]
 8000b98:	4413      	add	r3, r2
 8000b9a:	b2ca      	uxtb	r2, r1
 8000b9c:	701a      	strb	r2, [r3, #0]
    frame[index++] = enc_len & 0xFF;
 8000b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ba0:	1c5a      	adds	r2, r3, #1
 8000ba2:	627a      	str	r2, [r7, #36]	@ 0x24
 8000ba4:	687a      	ldr	r2, [r7, #4]
 8000ba6:	4413      	add	r3, r2
 8000ba8:	68ba      	ldr	r2, [r7, #8]
 8000baa:	b2d2      	uxtb	r2, r2
 8000bac:	701a      	strb	r2, [r3, #0]

    generate_random_iv(iv_copy);
 8000bae:	f107 0310 	add.w	r3, r7, #16
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f7ff fe74 	bl	80008a0 <generate_random_iv>
    memcpy(&frame[index], iv_copy, 16);
 8000bb8:	687a      	ldr	r2, [r7, #4]
 8000bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bbc:	4413      	add	r3, r2
 8000bbe:	461d      	mov	r5, r3
 8000bc0:	f107 0410 	add.w	r4, r7, #16
 8000bc4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000bc6:	6028      	str	r0, [r5, #0]
 8000bc8:	6069      	str	r1, [r5, #4]
 8000bca:	60aa      	str	r2, [r5, #8]
 8000bcc:	60eb      	str	r3, [r5, #12]
    index += 16;
 8000bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bd0:	3310      	adds	r3, #16
 8000bd2:	627b      	str	r3, [r7, #36]	@ 0x24

    memcpy(&frame[index], encrypted, enc_len);
 8000bd4:	687a      	ldr	r2, [r7, #4]
 8000bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bd8:	4413      	add	r3, r2
 8000bda:	68ba      	ldr	r2, [r7, #8]
 8000bdc:	68f9      	ldr	r1, [r7, #12]
 8000bde:	4618      	mov	r0, r3
 8000be0:	f007 fa69 	bl	80080b6 <memcpy>
    index += enc_len;
 8000be4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000be6:	68bb      	ldr	r3, [r7, #8]
 8000be8:	4413      	add	r3, r2
 8000bea:	627b      	str	r3, [r7, #36]	@ 0x24

    uint8_t checksum = calculate_checksum(&frame[1], index - 1);
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	1c5a      	adds	r2, r3, #1
 8000bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bf2:	3b01      	subs	r3, #1
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	4610      	mov	r0, r2
 8000bf8:	f7ff fe32 	bl	8000860 <calculate_checksum>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    frame[index++] = checksum;
 8000c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c04:	1c5a      	adds	r2, r3, #1
 8000c06:	627a      	str	r2, [r7, #36]	@ 0x24
 8000c08:	687a      	ldr	r2, [r7, #4]
 8000c0a:	4413      	add	r3, r2
 8000c0c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000c10:	701a      	strb	r2, [r3, #0]
    frame[index++] = FRAME_END_BYTE;
 8000c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c14:	1c5a      	adds	r2, r3, #1
 8000c16:	627a      	str	r2, [r7, #36]	@ 0x24
 8000c18:	687a      	ldr	r2, [r7, #4]
 8000c1a:	4413      	add	r3, r2
 8000c1c:	2255      	movs	r2, #85	@ 0x55
 8000c1e:	701a      	strb	r2, [r3, #0]

    *frame_len = index;
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c24:	601a      	str	r2, [r3, #0]
    return 0;
 8000c26:	2300      	movs	r3, #0
}
 8000c28:	4618      	mov	r0, r3
 8000c2a:	3728      	adds	r7, #40	@ 0x28
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bdb0      	pop	{r4, r5, r7, pc}

08000c30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c30:	b5b0      	push	{r4, r5, r7, lr}
 8000c32:	b0a6      	sub	sp, #152	@ 0x98
 8000c34:	af00      	add	r7, sp, #0
  HAL_Init();
 8000c36:	f000 ffdb 	bl	8001bf0 <HAL_Init>
  SystemClock_Config();
 8000c3a:	f000 f937 	bl	8000eac <SystemClock_Config>
  MX_GPIO_Init();
 8000c3e:	f000 fa1f 	bl	8001080 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000c42:	f000 f9f3 	bl	800102c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000c46:	f000 f99f 	bl	8000f88 <MX_ADC1_Init>
  MX_MBEDTLS_Init();
 8000c4a:	f003 f89f 	bl	8003d8c <MX_MBEDTLS_Init>

  /* USER CODE BEGIN 2 */

  // Start ADC in continuous conversion mode
  if (HAL_ADC_Start(&hadc1) != HAL_OK) {
 8000c4e:	486e      	ldr	r0, [pc, #440]	@ (8000e08 <main+0x1d8>)
 8000c50:	f001 f8a8 	bl	8001da4 <HAL_ADC_Start>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <main+0x2e>
    Error_Handler();
 8000c5a:	f000 fded 	bl	8001838 <Error_Handler>
  }

  HAL_Delay(1000);
 8000c5e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c62:	f001 f837 	bl	8001cd4 <HAL_Delay>

  printf("\r\n\r\n");
 8000c66:	4869      	ldr	r0, [pc, #420]	@ (8000e0c <main+0x1dc>)
 8000c68:	f007 f86a 	bl	8007d40 <puts>
  printf("========================================================\r\n");
 8000c6c:	4868      	ldr	r0, [pc, #416]	@ (8000e10 <main+0x1e0>)
 8000c6e:	f007 f867 	bl	8007d40 <puts>
  printf("  STM32 Multi-Mode Encrypted Voltage Monitor\r\n");
 8000c72:	4868      	ldr	r0, [pc, #416]	@ (8000e14 <main+0x1e4>)
 8000c74:	f007 f864 	bl	8007d40 <puts>
  printf("========================================================\r\n");
 8000c78:	4865      	ldr	r0, [pc, #404]	@ (8000e10 <main+0x1e0>)
 8000c7a:	f007 f861 	bl	8007d40 <puts>
  printf("Build: %s %s\r\n", __DATE__, __TIME__);
 8000c7e:	4a66      	ldr	r2, [pc, #408]	@ (8000e18 <main+0x1e8>)
 8000c80:	4966      	ldr	r1, [pc, #408]	@ (8000e1c <main+0x1ec>)
 8000c82:	4867      	ldr	r0, [pc, #412]	@ (8000e20 <main+0x1f0>)
 8000c84:	f006 fff4 	bl	8007c70 <iprintf>
  printf("Supported Modes:\r\n");
 8000c88:	4866      	ldr	r0, [pc, #408]	@ (8000e24 <main+0x1f4>)
 8000c8a:	f007 f859 	bl	8007d40 <puts>
  printf("  - PLAINTEXT (default)\r\n");
 8000c8e:	4866      	ldr	r0, [pc, #408]	@ (8000e28 <main+0x1f8>)
 8000c90:	f007 f856 	bl	8007d40 <puts>
  printf("  - AES-128 ECB\r\n");
 8000c94:	4865      	ldr	r0, [pc, #404]	@ (8000e2c <main+0x1fc>)
 8000c96:	f007 f853 	bl	8007d40 <puts>
  printf("  - ChaCha20\r\n");
 8000c9a:	4865      	ldr	r0, [pc, #404]	@ (8000e30 <main+0x200>)
 8000c9c:	f007 f850 	bl	8007d40 <puts>
  printf("ADC Resolution: 12-bit (0-4095)\r\n");
 8000ca0:	4864      	ldr	r0, [pc, #400]	@ (8000e34 <main+0x204>)
 8000ca2:	f007 f84d 	bl	8007d40 <puts>
  printf("Voltage Range: 0.00V - 3.30V\r\n");
 8000ca6:	4864      	ldr	r0, [pc, #400]	@ (8000e38 <main+0x208>)
 8000ca8:	f007 f84a 	bl	8007d40 <puts>
  printf("UART Baud Rate: 115200\r\n");
 8000cac:	4863      	ldr	r0, [pc, #396]	@ (8000e3c <main+0x20c>)
 8000cae:	f007 f847 	bl	8007d40 <puts>
  printf("\r\n");
 8000cb2:	4863      	ldr	r0, [pc, #396]	@ (8000e40 <main+0x210>)
 8000cb4:	f007 f844 	bl	8007d40 <puts>
  printf("Controls:\r\n");
 8000cb8:	4862      	ldr	r0, [pc, #392]	@ (8000e44 <main+0x214>)
 8000cba:	f007 f841 	bl	8007d40 <puts>
  printf("  - PA6: Toggle AES encryption ON/OFF\r\n");
 8000cbe:	4862      	ldr	r0, [pc, #392]	@ (8000e48 <main+0x218>)
 8000cc0:	f007 f83e 	bl	8007d40 <puts>
  printf("  - PA7: Toggle ChaCha20 encryption ON/OFF\r\n");
 8000cc4:	4861      	ldr	r0, [pc, #388]	@ (8000e4c <main+0x21c>)
 8000cc6:	f007 f83b 	bl	8007d40 <puts>
  printf("  - Single press to switch modes\r\n");
 8000cca:	4861      	ldr	r0, [pc, #388]	@ (8000e50 <main+0x220>)
 8000ccc:	f007 f838 	bl	8007d40 <puts>
  printf("\r\n");
 8000cd0:	485b      	ldr	r0, [pc, #364]	@ (8000e40 <main+0x210>)
 8000cd2:	f007 f835 	bl	8007d40 <puts>
  printf("Operation:\r\n");
 8000cd6:	485f      	ldr	r0, [pc, #380]	@ (8000e54 <main+0x224>)
 8000cd8:	f007 f832 	bl	8007d40 <puts>
  printf("  - Continuous ADC readings from potentiometer\r\n");
 8000cdc:	485e      	ldr	r0, [pc, #376]	@ (8000e58 <main+0x228>)
 8000cde:	f007 f82f 	bl	8007d40 <puts>
  printf("  - Press PA6 once to encrypt with AES\r\n");
 8000ce2:	485e      	ldr	r0, [pc, #376]	@ (8000e5c <main+0x22c>)
 8000ce4:	f007 f82c 	bl	8007d40 <puts>
  printf("  - Press PA6 again to return to plaintext\r\n");
 8000ce8:	485d      	ldr	r0, [pc, #372]	@ (8000e60 <main+0x230>)
 8000cea:	f007 f829 	bl	8007d40 <puts>
  printf("  - Press PA7 once to encrypt with ChaCha20\r\n");
 8000cee:	485d      	ldr	r0, [pc, #372]	@ (8000e64 <main+0x234>)
 8000cf0:	f007 f826 	bl	8007d40 <puts>
  printf("  - Press PA7 again to return to plaintext\r\n");
 8000cf4:	485c      	ldr	r0, [pc, #368]	@ (8000e68 <main+0x238>)
 8000cf6:	f007 f823 	bl	8007d40 <puts>
  printf("  - Can switch directly between encryption modes\r\n");
 8000cfa:	485c      	ldr	r0, [pc, #368]	@ (8000e6c <main+0x23c>)
 8000cfc:	f007 f820 	bl	8007d40 <puts>
  printf("\r\n");
 8000d00:	484f      	ldr	r0, [pc, #316]	@ (8000e40 <main+0x210>)
 8000d02:	f007 f81d 	bl	8007d40 <puts>
  printf("Current Mode: PLAINTEXT\r\n");
 8000d06:	485a      	ldr	r0, [pc, #360]	@ (8000e70 <main+0x240>)
 8000d08:	f007 f81a 	bl	8007d40 <puts>
  printf("========================================================\r\n\r\n");
 8000d0c:	4859      	ldr	r0, [pc, #356]	@ (8000e74 <main+0x244>)
 8000d0e:	f007 f817 	bl	8007d40 <puts>

  /* USER CODE END 2 */

  /* Create mutexes */
  osMutexDef(uartMutex);
 8000d12:	2300      	movs	r3, #0
 8000d14:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8000d18:	2300      	movs	r3, #0
 8000d1a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uartMutexHandle = osMutexCreate(osMutex(uartMutex));
 8000d1e:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8000d22:	4618      	mov	r0, r3
 8000d24:	f003 f8ca 	bl	8003ebc <osMutexCreate>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	4a53      	ldr	r2, [pc, #332]	@ (8000e78 <main+0x248>)
 8000d2c:	6013      	str	r3, [r2, #0]

  /* Create queues */
  osMessageQDef(preEncryptQueue, PRE_ENCRYPT_QUEUE_SIZE, ADC_Reading_t);
 8000d2e:	4b53      	ldr	r3, [pc, #332]	@ (8000e7c <main+0x24c>)
 8000d30:	f107 0480 	add.w	r4, r7, #128	@ 0x80
 8000d34:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d36:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  preEncryptQueueHandle = osMessageCreate(osMessageQ(preEncryptQueue), NULL);
 8000d3a:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8000d3e:	2100      	movs	r1, #0
 8000d40:	4618      	mov	r0, r3
 8000d42:	f003 f957 	bl	8003ff4 <osMessageCreate>
 8000d46:	4603      	mov	r3, r0
 8000d48:	4a4d      	ldr	r2, [pc, #308]	@ (8000e80 <main+0x250>)
 8000d4a:	6013      	str	r3, [r2, #0]

  osMessageQDef(postEncryptQueue, POST_ENCRYPT_QUEUE_SIZE, EncryptedData_t*);
 8000d4c:	4b4d      	ldr	r3, [pc, #308]	@ (8000e84 <main+0x254>)
 8000d4e:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 8000d52:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d54:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  postEncryptQueueHandle = osMessageCreate(osMessageQ(postEncryptQueue), NULL);
 8000d58:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f003 f948 	bl	8003ff4 <osMessageCreate>
 8000d64:	4603      	mov	r3, r0
 8000d66:	4a48      	ldr	r2, [pc, #288]	@ (8000e88 <main+0x258>)
 8000d68:	6013      	str	r3, [r2, #0]

  /* Create threads */
  osThreadDef(ADCRead, ADCReadTask, osPriorityNormal, 0, 256);
 8000d6a:	4b48      	ldr	r3, [pc, #288]	@ (8000e8c <main+0x25c>)
 8000d6c:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8000d70:	461d      	mov	r5, r3
 8000d72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d76:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d7a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ADCReadTaskHandle = osThreadCreate(osThread(ADCRead), NULL);
 8000d7e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000d82:	2100      	movs	r1, #0
 8000d84:	4618      	mov	r0, r3
 8000d86:	f003 f839 	bl	8003dfc <osThreadCreate>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	4a40      	ldr	r2, [pc, #256]	@ (8000e90 <main+0x260>)
 8000d8e:	6013      	str	r3, [r2, #0]

  osThreadDef(AES, AESTask, osPriorityNormal, 0, 512);
 8000d90:	4b40      	ldr	r3, [pc, #256]	@ (8000e94 <main+0x264>)
 8000d92:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000d96:	461d      	mov	r5, r3
 8000d98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d9c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000da0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  AESTaskHandle = osThreadCreate(osThread(AES), NULL);
 8000da4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000da8:	2100      	movs	r1, #0
 8000daa:	4618      	mov	r0, r3
 8000dac:	f003 f826 	bl	8003dfc <osThreadCreate>
 8000db0:	4603      	mov	r3, r0
 8000db2:	4a39      	ldr	r2, [pc, #228]	@ (8000e98 <main+0x268>)
 8000db4:	6013      	str	r3, [r2, #0]

  osThreadDef(ChaCha20, ChaCha20Task, osPriorityNormal, 0, 512);
 8000db6:	4b39      	ldr	r3, [pc, #228]	@ (8000e9c <main+0x26c>)
 8000db8:	f107 041c 	add.w	r4, r7, #28
 8000dbc:	461d      	mov	r5, r3
 8000dbe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dc0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dc2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dc6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ChaCha20TaskHandle = osThreadCreate(osThread(ChaCha20), NULL);
 8000dca:	f107 031c 	add.w	r3, r7, #28
 8000dce:	2100      	movs	r1, #0
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f003 f813 	bl	8003dfc <osThreadCreate>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	4a31      	ldr	r2, [pc, #196]	@ (8000ea0 <main+0x270>)
 8000dda:	6013      	str	r3, [r2, #0]

  osThreadDef(UARTTransmit, UARTTransmitTask, osPriorityHigh, 0, 512);
 8000ddc:	4b31      	ldr	r3, [pc, #196]	@ (8000ea4 <main+0x274>)
 8000dde:	463c      	mov	r4, r7
 8000de0:	461d      	mov	r5, r3
 8000de2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000de4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000de6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UARTTransmitTaskHandle = osThreadCreate(osThread(UARTTransmit), NULL);
 8000dee:	463b      	mov	r3, r7
 8000df0:	2100      	movs	r1, #0
 8000df2:	4618      	mov	r0, r3
 8000df4:	f003 f802 	bl	8003dfc <osThreadCreate>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	4a2b      	ldr	r2, [pc, #172]	@ (8000ea8 <main+0x278>)
 8000dfc:	6013      	str	r3, [r2, #0]

  /* Start scheduler */
  osKernelStart();
 8000dfe:	f002 fff6 	bl	8003dee <osKernelStart>

  while (1)
 8000e02:	bf00      	nop
 8000e04:	e7fd      	b.n	8000e02 <main+0x1d2>
 8000e06:	bf00      	nop
 8000e08:	200002ec 	.word	0x200002ec
 8000e0c:	08008cf4 	.word	0x08008cf4
 8000e10:	08008cf8 	.word	0x08008cf8
 8000e14:	08008d34 	.word	0x08008d34
 8000e18:	08008d64 	.word	0x08008d64
 8000e1c:	08008d70 	.word	0x08008d70
 8000e20:	08008d7c 	.word	0x08008d7c
 8000e24:	08008d8c 	.word	0x08008d8c
 8000e28:	08008da0 	.word	0x08008da0
 8000e2c:	08008dbc 	.word	0x08008dbc
 8000e30:	08008dd0 	.word	0x08008dd0
 8000e34:	08008de0 	.word	0x08008de0
 8000e38:	08008e04 	.word	0x08008e04
 8000e3c:	08008e24 	.word	0x08008e24
 8000e40:	08008cf0 	.word	0x08008cf0
 8000e44:	08008e3c 	.word	0x08008e3c
 8000e48:	08008e48 	.word	0x08008e48
 8000e4c:	08008e70 	.word	0x08008e70
 8000e50:	08008e9c 	.word	0x08008e9c
 8000e54:	08008ec0 	.word	0x08008ec0
 8000e58:	08008ecc 	.word	0x08008ecc
 8000e5c:	08008efc 	.word	0x08008efc
 8000e60:	08008f24 	.word	0x08008f24
 8000e64:	08008f50 	.word	0x08008f50
 8000e68:	08008f80 	.word	0x08008f80
 8000e6c:	08008fac 	.word	0x08008fac
 8000e70:	08008fe0 	.word	0x08008fe0
 8000e74:	08008ffc 	.word	0x08008ffc
 8000e78:	20000394 	.word	0x20000394
 8000e7c:	08009038 	.word	0x08009038
 8000e80:	2000038c 	.word	0x2000038c
 8000e84:	08009048 	.word	0x08009048
 8000e88:	20000390 	.word	0x20000390
 8000e8c:	08009060 	.word	0x08009060
 8000e90:	20000384 	.word	0x20000384
 8000e94:	08009080 	.word	0x08009080
 8000e98:	2000037c 	.word	0x2000037c
 8000e9c:	080090a8 	.word	0x080090a8
 8000ea0:	20000380 	.word	0x20000380
 8000ea4:	080090d4 	.word	0x080090d4
 8000ea8:	20000388 	.word	0x20000388

08000eac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b094      	sub	sp, #80	@ 0x50
 8000eb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eb2:	f107 031c 	add.w	r3, r7, #28
 8000eb6:	2234      	movs	r2, #52	@ 0x34
 8000eb8:	2100      	movs	r1, #0
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f007 f870 	bl	8007fa0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ec0:	f107 0308 	add.w	r3, r7, #8
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	605a      	str	r2, [r3, #4]
 8000eca:	609a      	str	r2, [r3, #8]
 8000ecc:	60da      	str	r2, [r3, #12]
 8000ece:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	607b      	str	r3, [r7, #4]
 8000ed4:	4b2a      	ldr	r3, [pc, #168]	@ (8000f80 <SystemClock_Config+0xd4>)
 8000ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ed8:	4a29      	ldr	r2, [pc, #164]	@ (8000f80 <SystemClock_Config+0xd4>)
 8000eda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ede:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ee0:	4b27      	ldr	r3, [pc, #156]	@ (8000f80 <SystemClock_Config+0xd4>)
 8000ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ee4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ee8:	607b      	str	r3, [r7, #4]
 8000eea:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000eec:	2300      	movs	r3, #0
 8000eee:	603b      	str	r3, [r7, #0]
 8000ef0:	4b24      	ldr	r3, [pc, #144]	@ (8000f84 <SystemClock_Config+0xd8>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000ef8:	4a22      	ldr	r2, [pc, #136]	@ (8000f84 <SystemClock_Config+0xd8>)
 8000efa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000efe:	6013      	str	r3, [r2, #0]
 8000f00:	4b20      	ldr	r3, [pc, #128]	@ (8000f84 <SystemClock_Config+0xd8>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f08:	603b      	str	r3, [r7, #0]
 8000f0a:	683b      	ldr	r3, [r7, #0]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f10:	2301      	movs	r3, #1
 8000f12:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f14:	2310      	movs	r3, #16
 8000f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f18:	2302      	movs	r3, #2
 8000f1a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000f20:	2310      	movs	r3, #16
 8000f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000f24:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000f28:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000f2a:	2304      	movs	r3, #4
 8000f2c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000f2e:	2302      	movs	r3, #2
 8000f30:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000f32:	2302      	movs	r3, #2
 8000f34:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f36:	f107 031c 	add.w	r3, r7, #28
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f002 f87c 	bl	8003038 <HAL_RCC_OscConfig>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000f46:	f000 fc77 	bl	8001838 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f4a:	230f      	movs	r3, #15
 8000f4c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f4e:	2302      	movs	r3, #2
 8000f50:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f52:	2300      	movs	r3, #0
 8000f54:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f5a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f60:	f107 0308 	add.w	r3, r7, #8
 8000f64:	2102      	movs	r1, #2
 8000f66:	4618      	mov	r0, r3
 8000f68:	f001 fd1c 	bl	80029a4 <HAL_RCC_ClockConfig>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000f72:	f000 fc61 	bl	8001838 <Error_Handler>
  }
}
 8000f76:	bf00      	nop
 8000f78:	3750      	adds	r7, #80	@ 0x50
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	40023800 	.word	0x40023800
 8000f84:	40007000 	.word	0x40007000

08000f88 <MX_ADC1_Init>:

/**
  * @brief ADC1 Initialization Function
  */
static void MX_ADC1_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f8e:	463b      	mov	r3, r7
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
 8000f94:	605a      	str	r2, [r3, #4]
 8000f96:	609a      	str	r2, [r3, #8]
 8000f98:	60da      	str	r2, [r3, #12]

  hadc1.Instance = ADC1;
 8000f9a:	4b21      	ldr	r3, [pc, #132]	@ (8001020 <MX_ADC1_Init+0x98>)
 8000f9c:	4a21      	ldr	r2, [pc, #132]	@ (8001024 <MX_ADC1_Init+0x9c>)
 8000f9e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000fa0:	4b1f      	ldr	r3, [pc, #124]	@ (8001020 <MX_ADC1_Init+0x98>)
 8000fa2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000fa6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000fa8:	4b1d      	ldr	r3, [pc, #116]	@ (8001020 <MX_ADC1_Init+0x98>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000fae:	4b1c      	ldr	r3, [pc, #112]	@ (8001020 <MX_ADC1_Init+0x98>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000fb4:	4b1a      	ldr	r3, [pc, #104]	@ (8001020 <MX_ADC1_Init+0x98>)
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000fba:	4b19      	ldr	r3, [pc, #100]	@ (8001020 <MX_ADC1_Init+0x98>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000fc2:	4b17      	ldr	r3, [pc, #92]	@ (8001020 <MX_ADC1_Init+0x98>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000fc8:	4b15      	ldr	r3, [pc, #84]	@ (8001020 <MX_ADC1_Init+0x98>)
 8000fca:	4a17      	ldr	r2, [pc, #92]	@ (8001028 <MX_ADC1_Init+0xa0>)
 8000fcc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fce:	4b14      	ldr	r3, [pc, #80]	@ (8001020 <MX_ADC1_Init+0x98>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000fd4:	4b12      	ldr	r3, [pc, #72]	@ (8001020 <MX_ADC1_Init+0x98>)
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000fda:	4b11      	ldr	r3, [pc, #68]	@ (8001020 <MX_ADC1_Init+0x98>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fe2:	4b0f      	ldr	r3, [pc, #60]	@ (8001020 <MX_ADC1_Init+0x98>)
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fe8:	480d      	ldr	r0, [pc, #52]	@ (8001020 <MX_ADC1_Init+0x98>)
 8000fea:	f000 fe97 	bl	8001d1c <HAL_ADC_Init>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000ff4:	f000 fc20 	bl	8001838 <Error_Handler>
  }

  sConfig.Channel = ADC_CHANNEL_0;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001000:	2300      	movs	r3, #0
 8001002:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001004:	463b      	mov	r3, r7
 8001006:	4619      	mov	r1, r3
 8001008:	4805      	ldr	r0, [pc, #20]	@ (8001020 <MX_ADC1_Init+0x98>)
 800100a:	f000 ffab 	bl	8001f64 <HAL_ADC_ConfigChannel>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001014:	f000 fc10 	bl	8001838 <Error_Handler>
  }
}
 8001018:	bf00      	nop
 800101a:	3710      	adds	r7, #16
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	200002ec 	.word	0x200002ec
 8001024:	40012000 	.word	0x40012000
 8001028:	0f000001 	.word	0x0f000001

0800102c <MX_USART2_UART_Init>:

/**
  * @brief USART2 Initialization Function
  */
static void MX_USART2_UART_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8001030:	4b11      	ldr	r3, [pc, #68]	@ (8001078 <MX_USART2_UART_Init+0x4c>)
 8001032:	4a12      	ldr	r2, [pc, #72]	@ (800107c <MX_USART2_UART_Init+0x50>)
 8001034:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001036:	4b10      	ldr	r3, [pc, #64]	@ (8001078 <MX_USART2_UART_Init+0x4c>)
 8001038:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800103c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800103e:	4b0e      	ldr	r3, [pc, #56]	@ (8001078 <MX_USART2_UART_Init+0x4c>)
 8001040:	2200      	movs	r2, #0
 8001042:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001044:	4b0c      	ldr	r3, [pc, #48]	@ (8001078 <MX_USART2_UART_Init+0x4c>)
 8001046:	2200      	movs	r2, #0
 8001048:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800104a:	4b0b      	ldr	r3, [pc, #44]	@ (8001078 <MX_USART2_UART_Init+0x4c>)
 800104c:	2200      	movs	r2, #0
 800104e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001050:	4b09      	ldr	r3, [pc, #36]	@ (8001078 <MX_USART2_UART_Init+0x4c>)
 8001052:	220c      	movs	r2, #12
 8001054:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001056:	4b08      	ldr	r3, [pc, #32]	@ (8001078 <MX_USART2_UART_Init+0x4c>)
 8001058:	2200      	movs	r2, #0
 800105a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800105c:	4b06      	ldr	r3, [pc, #24]	@ (8001078 <MX_USART2_UART_Init+0x4c>)
 800105e:	2200      	movs	r2, #0
 8001060:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001062:	4805      	ldr	r0, [pc, #20]	@ (8001078 <MX_USART2_UART_Init+0x4c>)
 8001064:	f002 fa86 	bl	8003574 <HAL_UART_Init>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800106e:	f000 fbe3 	bl	8001838 <Error_Handler>
  }
}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20000334 	.word	0x20000334
 800107c:	40004400 	.word	0x40004400

08001080 <MX_GPIO_Init>:

/**
  * @brief GPIO Initialization Function
  */
static void MX_GPIO_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b08a      	sub	sp, #40	@ 0x28
 8001084:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001086:	f107 0314 	add.w	r3, r7, #20
 800108a:	2200      	movs	r2, #0
 800108c:	601a      	str	r2, [r3, #0]
 800108e:	605a      	str	r2, [r3, #4]
 8001090:	609a      	str	r2, [r3, #8]
 8001092:	60da      	str	r2, [r3, #12]
 8001094:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	613b      	str	r3, [r7, #16]
 800109a:	4b38      	ldr	r3, [pc, #224]	@ (800117c <MX_GPIO_Init+0xfc>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109e:	4a37      	ldr	r2, [pc, #220]	@ (800117c <MX_GPIO_Init+0xfc>)
 80010a0:	f043 0304 	orr.w	r3, r3, #4
 80010a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010a6:	4b35      	ldr	r3, [pc, #212]	@ (800117c <MX_GPIO_Init+0xfc>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010aa:	f003 0304 	and.w	r3, r3, #4
 80010ae:	613b      	str	r3, [r7, #16]
 80010b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010b2:	2300      	movs	r3, #0
 80010b4:	60fb      	str	r3, [r7, #12]
 80010b6:	4b31      	ldr	r3, [pc, #196]	@ (800117c <MX_GPIO_Init+0xfc>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ba:	4a30      	ldr	r2, [pc, #192]	@ (800117c <MX_GPIO_Init+0xfc>)
 80010bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010c2:	4b2e      	ldr	r3, [pc, #184]	@ (800117c <MX_GPIO_Init+0xfc>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ce:	2300      	movs	r3, #0
 80010d0:	60bb      	str	r3, [r7, #8]
 80010d2:	4b2a      	ldr	r3, [pc, #168]	@ (800117c <MX_GPIO_Init+0xfc>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d6:	4a29      	ldr	r2, [pc, #164]	@ (800117c <MX_GPIO_Init+0xfc>)
 80010d8:	f043 0301 	orr.w	r3, r3, #1
 80010dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010de:	4b27      	ldr	r3, [pc, #156]	@ (800117c <MX_GPIO_Init+0xfc>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e2:	f003 0301 	and.w	r3, r3, #1
 80010e6:	60bb      	str	r3, [r7, #8]
 80010e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ea:	2300      	movs	r3, #0
 80010ec:	607b      	str	r3, [r7, #4]
 80010ee:	4b23      	ldr	r3, [pc, #140]	@ (800117c <MX_GPIO_Init+0xfc>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f2:	4a22      	ldr	r2, [pc, #136]	@ (800117c <MX_GPIO_Init+0xfc>)
 80010f4:	f043 0302 	orr.w	r3, r3, #2
 80010f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010fa:	4b20      	ldr	r3, [pc, #128]	@ (800117c <MX_GPIO_Init+0xfc>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fe:	f003 0302 	and.w	r3, r3, #2
 8001102:	607b      	str	r3, [r7, #4]
 8001104:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001106:	2200      	movs	r2, #0
 8001108:	2120      	movs	r1, #32
 800110a:	481d      	ldr	r0, [pc, #116]	@ (8001180 <MX_GPIO_Init+0x100>)
 800110c:	f001 fbfe 	bl	800290c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001110:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001114:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001116:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800111a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111c:	2300      	movs	r3, #0
 800111e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001120:	f107 0314 	add.w	r3, r7, #20
 8001124:	4619      	mov	r1, r3
 8001126:	4817      	ldr	r0, [pc, #92]	@ (8001184 <MX_GPIO_Init+0x104>)
 8001128:	f001 fa5c 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800112c:	2320      	movs	r3, #32
 800112e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001130:	2301      	movs	r3, #1
 8001132:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001134:	2300      	movs	r3, #0
 8001136:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001138:	2300      	movs	r3, #0
 800113a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800113c:	f107 0314 	add.w	r3, r7, #20
 8001140:	4619      	mov	r1, r3
 8001142:	480f      	ldr	r0, [pc, #60]	@ (8001180 <MX_GPIO_Init+0x100>)
 8001144:	f001 fa4e 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 (External Buttons with Interrupts) */
  GPIO_InitStruct.Pin = BUTTON_AES_PIN | BUTTON_CHACHA_PIN;
 8001148:	23c0      	movs	r3, #192	@ 0xc0
 800114a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800114c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001150:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;  // Enable pull-up for buttons
 8001152:	2301      	movs	r3, #1
 8001154:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_GPIO_PORT, &GPIO_InitStruct);
 8001156:	f107 0314 	add.w	r3, r7, #20
 800115a:	4619      	mov	r1, r3
 800115c:	4808      	ldr	r0, [pc, #32]	@ (8001180 <MX_GPIO_Init+0x100>)
 800115e:	f001 fa41 	bl	80025e4 <HAL_GPIO_Init>

  /* EXTI interrupt init for PA6 and PA7 */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 6, 0);  // Priority 6 (lower priority than FreeRTOS max)
 8001162:	2200      	movs	r2, #0
 8001164:	2106      	movs	r1, #6
 8001166:	2017      	movs	r0, #23
 8001168:	f001 fa05 	bl	8002576 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800116c:	2017      	movs	r0, #23
 800116e:	f001 fa1e 	bl	80025ae <HAL_NVIC_EnableIRQ>
}
 8001172:	bf00      	nop
 8001174:	3728      	adds	r7, #40	@ 0x28
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	40023800 	.word	0x40023800
 8001180:	40020000 	.word	0x40020000
 8001184:	40020800 	.word	0x40020800

08001188 <ADCReadTask>:

/**
 * @brief ADC Read Task - Continuously reads ADC and queues data
 */
void ADCReadTask(void const * argument)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b088      	sub	sp, #32
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
    ADC_Reading_t reading;
    uint32_t queueFailCount = 0;
 8001190:	2300      	movs	r3, #0
 8001192:	61fb      	str	r3, [r7, #28]

    printf("[ADC_TASK] Started\r\n");
 8001194:	482c      	ldr	r0, [pc, #176]	@ (8001248 <ADCReadTask+0xc0>)
 8001196:	f006 fdd3 	bl	8007d40 <puts>
    osDelay(100);
 800119a:	2064      	movs	r0, #100	@ 0x64
 800119c:	f002 fe7a 	bl	8003e94 <osDelay>

    for(;;)
    {
        // Read ADC value
        adcValue = HAL_ADC_GetValue(&hadc1);
 80011a0:	482a      	ldr	r0, [pc, #168]	@ (800124c <ADCReadTask+0xc4>)
 80011a2:	f000 fed1 	bl	8001f48 <HAL_ADC_GetValue>
 80011a6:	4603      	mov	r3, r0
 80011a8:	b29a      	uxth	r2, r3
 80011aa:	4b29      	ldr	r3, [pc, #164]	@ (8001250 <ADCReadTask+0xc8>)
 80011ac:	801a      	strh	r2, [r3, #0]
        voltageReading = read_voltage_mv();
 80011ae:	f7ff fac1 	bl	8000734 <read_voltage_mv>
 80011b2:	eef0 7a40 	vmov.f32	s15, s0
 80011b6:	4b27      	ldr	r3, [pc, #156]	@ (8001254 <ADCReadTask+0xcc>)
 80011b8:	edc3 7a00 	vstr	s15, [r3]

        // Prepare reading structure
        reading.voltage = voltageReading;
 80011bc:	4b25      	ldr	r3, [pc, #148]	@ (8001254 <ADCReadTask+0xcc>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	60bb      	str	r3, [r7, #8]
        reading.adcValue = adcValue;
 80011c2:	4b23      	ldr	r3, [pc, #140]	@ (8001250 <ADCReadTask+0xc8>)
 80011c4:	881b      	ldrh	r3, [r3, #0]
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	81bb      	strh	r3, [r7, #12]
        reading.timestamp = HAL_GetTick();
 80011ca:	f000 fd77 	bl	8001cbc <HAL_GetTick>
 80011ce:	4603      	mov	r3, r0
 80011d0:	613b      	str	r3, [r7, #16]
        reading.sequenceNumber = sequenceCounter++;
 80011d2:	4b21      	ldr	r3, [pc, #132]	@ (8001258 <ADCReadTask+0xd0>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	1c5a      	adds	r2, r3, #1
 80011d8:	491f      	ldr	r1, [pc, #124]	@ (8001258 <ADCReadTask+0xd0>)
 80011da:	600a      	str	r2, [r1, #0]
 80011dc:	617b      	str	r3, [r7, #20]

        // Only queue if someone will process it
        // Check current and pending modes
        EncryptionMode_t activeMode = (pendingMode != currentMode) ? pendingMode : currentMode;
 80011de:	4b1f      	ldr	r3, [pc, #124]	@ (800125c <ADCReadTask+0xd4>)
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	b2da      	uxtb	r2, r3
 80011e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001260 <ADCReadTask+0xd8>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	429a      	cmp	r2, r3
 80011ec:	d003      	beq.n	80011f6 <ADCReadTask+0x6e>
 80011ee:	4b1b      	ldr	r3, [pc, #108]	@ (800125c <ADCReadTask+0xd4>)
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	e002      	b.n	80011fc <ADCReadTask+0x74>
 80011f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001260 <ADCReadTask+0xd8>)
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	76fb      	strb	r3, [r7, #27]

        // Only queue for encryption tasks if in encryption mode
        if (activeMode != MODE_PLAINTEXT) {
 80011fe:	7efb      	ldrb	r3, [r7, #27]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d01d      	beq.n	8001240 <ADCReadTask+0xb8>
            if (osMessagePut(preEncryptQueueHandle, (uint32_t)&reading, 10) != osOK) {
 8001204:	4b17      	ldr	r3, [pc, #92]	@ (8001264 <ADCReadTask+0xdc>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f107 0108 	add.w	r1, r7, #8
 800120c:	220a      	movs	r2, #10
 800120e:	4618      	mov	r0, r3
 8001210:	f002 ff18 	bl	8004044 <osMessagePut>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d012      	beq.n	8001240 <ADCReadTask+0xb8>
                queueFailCount++;
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	3301      	adds	r3, #1
 800121e:	61fb      	str	r3, [r7, #28]
                if (queueFailCount % 10 == 0) {
 8001220:	69f9      	ldr	r1, [r7, #28]
 8001222:	4b11      	ldr	r3, [pc, #68]	@ (8001268 <ADCReadTask+0xe0>)
 8001224:	fba3 2301 	umull	r2, r3, r3, r1
 8001228:	08da      	lsrs	r2, r3, #3
 800122a:	4613      	mov	r3, r2
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	4413      	add	r3, r2
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	1aca      	subs	r2, r1, r3
 8001234:	2a00      	cmp	r2, #0
 8001236:	d103      	bne.n	8001240 <ADCReadTask+0xb8>
                    printf("[ADC_TASK] Warning: Pre-encrypt queue full! (fails: %lu)\r\n", queueFailCount);
 8001238:	69f9      	ldr	r1, [r7, #28]
 800123a:	480c      	ldr	r0, [pc, #48]	@ (800126c <ADCReadTask+0xe4>)
 800123c:	f006 fd18 	bl	8007c70 <iprintf>
            }
        }
        // In plaintext mode, data is read directly by UART task via globals

        // Sample every 250ms (4 samples per second)
        osDelay(250);
 8001240:	20fa      	movs	r0, #250	@ 0xfa
 8001242:	f002 fe27 	bl	8003e94 <osDelay>
    {
 8001246:	e7ab      	b.n	80011a0 <ADCReadTask+0x18>
 8001248:	080090f0 	.word	0x080090f0
 800124c:	200002ec 	.word	0x200002ec
 8001250:	200003a0 	.word	0x200003a0
 8001254:	200003a4 	.word	0x200003a4
 8001258:	2000039c 	.word	0x2000039c
 800125c:	20000399 	.word	0x20000399
 8001260:	20000398 	.word	0x20000398
 8001264:	2000038c 	.word	0x2000038c
 8001268:	cccccccd 	.word	0xcccccccd
 800126c:	08009104 	.word	0x08009104

08001270 <AESTask>:

/**
 * @brief AES Task - Processes data when in AES mode
 */
void AESTask(void const * argument)
{
 8001270:	b590      	push	{r4, r7, lr}
 8001272:	b0f7      	sub	sp, #476	@ 0x1dc
 8001274:	af04      	add	r7, sp, #16
 8001276:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800127a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800127e:	6018      	str	r0, [r3, #0]
    uint8_t encrypted[MAX_ENCRYPTED_SIZE];
    size_t enc_len;
    EncryptedData_t *encData;
    int ret;

    printf("[AES_TASK] Started\r\n");
 8001280:	4875      	ldr	r0, [pc, #468]	@ (8001458 <AESTask+0x1e8>)
 8001282:	f006 fd5d 	bl	8007d40 <puts>
    osDelay(150);
 8001286:	2096      	movs	r0, #150	@ 0x96
 8001288:	f002 fe04 	bl	8003e94 <osDelay>

    for(;;)
    {
        // Check for mode change request FIRST
        if (pendingMode != MODE_AES && currentMode == MODE_AES) {
 800128c:	4b73      	ldr	r3, [pc, #460]	@ (800145c <AESTask+0x1ec>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	b2db      	uxtb	r3, r3
 8001292:	2b01      	cmp	r3, #1
 8001294:	d014      	beq.n	80012c0 <AESTask+0x50>
 8001296:	4b72      	ldr	r3, [pc, #456]	@ (8001460 <AESTask+0x1f0>)
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	b2db      	uxtb	r3, r3
 800129c:	2b01      	cmp	r3, #1
 800129e:	d10f      	bne.n	80012c0 <AESTask+0x50>
            currentMode = pendingMode;
 80012a0:	4b6e      	ldr	r3, [pc, #440]	@ (800145c <AESTask+0x1ec>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	b2da      	uxtb	r2, r3
 80012a6:	4b6e      	ldr	r3, [pc, #440]	@ (8001460 <AESTask+0x1f0>)
 80012a8:	701a      	strb	r2, [r3, #0]
            printf("\r\n>>> Switching to %s mode <<<\r\n\r\n",
 80012aa:	4b6d      	ldr	r3, [pc, #436]	@ (8001460 <AESTask+0x1f0>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7ff f9e1 	bl	8000678 <mode_to_string>
 80012b6:	4603      	mov	r3, r0
 80012b8:	4619      	mov	r1, r3
 80012ba:	486a      	ldr	r0, [pc, #424]	@ (8001464 <AESTask+0x1f4>)
 80012bc:	f006 fcd8 	bl	8007c70 <iprintf>
                   mode_to_string(currentMode));
        }

        // Check if we should be active
        if (currentMode == MODE_AES || pendingMode == MODE_AES) {
 80012c0:	4b67      	ldr	r3, [pc, #412]	@ (8001460 <AESTask+0x1f0>)
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	d005      	beq.n	80012d6 <AESTask+0x66>
 80012ca:	4b64      	ldr	r3, [pc, #400]	@ (800145c <AESTask+0x1ec>)
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	f040 80ba 	bne.w	800144a <AESTask+0x1da>
            // Wait for data from pre-encrypt queue
            evt = osMessageGet(preEncryptQueueHandle, 100);
 80012d6:	4b64      	ldr	r3, [pc, #400]	@ (8001468 <AESTask+0x1f8>)
 80012d8:	6819      	ldr	r1, [r3, #0]
 80012da:	f507 73d6 	add.w	r3, r7, #428	@ 0x1ac
 80012de:	2264      	movs	r2, #100	@ 0x64
 80012e0:	4618      	mov	r0, r3
 80012e2:	f002 feef 	bl	80040c4 <osMessageGet>

            if (evt.status == osEventMessage) {
 80012e6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80012ea:	2b10      	cmp	r3, #16
 80012ec:	f040 80b1 	bne.w	8001452 <AESTask+0x1e2>
                // Copy reading from queue
                memcpy(&reading, (void*)evt.value.p, sizeof(ADC_Reading_t));
 80012f0:	f8d7 11b0 	ldr.w	r1, [r7, #432]	@ 0x1b0
 80012f4:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
 80012f8:	2210      	movs	r2, #16
 80012fa:	4618      	mov	r0, r3
 80012fc:	f006 fedb 	bl	80080b6 <memcpy>

                // Update mode if pending
                if (pendingMode == MODE_AES && currentMode != MODE_AES) {
 8001300:	4b56      	ldr	r3, [pc, #344]	@ (800145c <AESTask+0x1ec>)
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	b2db      	uxtb	r3, r3
 8001306:	2b01      	cmp	r3, #1
 8001308:	d10a      	bne.n	8001320 <AESTask+0xb0>
 800130a:	4b55      	ldr	r3, [pc, #340]	@ (8001460 <AESTask+0x1f0>)
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	b2db      	uxtb	r3, r3
 8001310:	2b01      	cmp	r3, #1
 8001312:	d005      	beq.n	8001320 <AESTask+0xb0>
                    currentMode = MODE_AES;
 8001314:	4b52      	ldr	r3, [pc, #328]	@ (8001460 <AESTask+0x1f0>)
 8001316:	2201      	movs	r2, #1
 8001318:	701a      	strb	r2, [r3, #0]
                    printf("\r\n>>> AES encryption activated <<<\r\n\r\n");
 800131a:	4854      	ldr	r0, [pc, #336]	@ (800146c <AESTask+0x1fc>)
 800131c:	f006 fd10 	bl	8007d40 <puts>
                }

                // Format plaintext
                int voltage_int = (int)(reading.voltage / 1000.0f);
 8001320:	ed97 7a67 	vldr	s14, [r7, #412]	@ 0x19c
 8001324:	eddf 6a52 	vldr	s13, [pc, #328]	@ 8001470 <AESTask+0x200>
 8001328:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800132c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001330:	ee17 3a90 	vmov	r3, s15
 8001334:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
                int voltage_frac = (int)((reading.voltage / 1000.0f - voltage_int) * 100);
 8001338:	edd7 7a67 	vldr	s15, [r7, #412]	@ 0x19c
 800133c:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 8001470 <AESTask+0x200>
 8001340:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001344:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8001348:	ee07 3a90 	vmov	s15, r3
 800134c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001350:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001354:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8001474 <AESTask+0x204>
 8001358:	ee67 7a87 	vmul.f32	s15, s15, s14
 800135c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001360:	ee17 3a90 	vmov	r3, s15
 8001364:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0

                snprintf(plaintext, sizeof(plaintext),
                         "Voltage: %d.%02dV, ADC: %u, Seq: %lu",
                         voltage_int, voltage_frac, reading.adcValue, reading.sequenceNumber);
 8001368:	f8b7 31a0 	ldrh.w	r3, [r7, #416]	@ 0x1a0
                snprintf(plaintext, sizeof(plaintext),
 800136c:	461a      	mov	r2, r3
 800136e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001372:	f507 708e 	add.w	r0, r7, #284	@ 0x11c
 8001376:	9302      	str	r3, [sp, #8]
 8001378:	9201      	str	r2, [sp, #4]
 800137a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800137e:	9300      	str	r3, [sp, #0]
 8001380:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8001384:	4a3c      	ldr	r2, [pc, #240]	@ (8001478 <AESTask+0x208>)
 8001386:	2180      	movs	r1, #128	@ 0x80
 8001388:	f006 fce2 	bl	8007d50 <sniprintf>

                printf("[AES_TASK] Plaintext: %s\r\n", plaintext);
 800138c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001390:	4619      	mov	r1, r3
 8001392:	483a      	ldr	r0, [pc, #232]	@ (800147c <AESTask+0x20c>)
 8001394:	f006 fc6c 	bl	8007c70 <iprintf>

                // Encrypt the data
                ret = aes_encrypt_data((uint8_t*)plaintext, strlen(plaintext),
 8001398:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800139c:	4618      	mov	r0, r3
 800139e:	f7fe ff37 	bl	8000210 <strlen>
 80013a2:	4601      	mov	r1, r0
 80013a4:	f107 0308 	add.w	r3, r7, #8
 80013a8:	f107 020c 	add.w	r2, r7, #12
 80013ac:	f507 708e 	add.w	r0, r7, #284	@ 0x11c
 80013b0:	2400      	movs	r4, #0
 80013b2:	9400      	str	r4, [sp, #0]
 80013b4:	f7ff faaa 	bl	800090c <aes_encrypt_data>
 80013b8:	f8c7 01bc 	str.w	r0, [r7, #444]	@ 0x1bc
                                      encrypted, &enc_len, NULL);

                if (ret == 0) {
 80013bc:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d13c      	bne.n	800143e <AESTask+0x1ce>
                    // Allocate memory for encrypted data
                    encData = (EncryptedData_t*)pvPortMalloc(sizeof(EncryptedData_t));
 80013c4:	f44f 7003 	mov.w	r0, #524	@ 0x20c
 80013c8:	f004 fd26 	bl	8005e18 <pvPortMalloc>
 80013cc:	f8c7 01b8 	str.w	r0, [r7, #440]	@ 0x1b8

                    if (encData != NULL) {
 80013d0:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d02e      	beq.n	8001436 <AESTask+0x1c6>
                        // Create frame with encrypted data
                        create_encrypted_frame(encrypted, enc_len,
 80013d8:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80013dc:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80013e0:	6819      	ldr	r1, [r3, #0]
                                             encData->data, &encData->length,
 80013e2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
                        create_encrypted_frame(encrypted, enc_len,
 80013e6:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 80013ea:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80013ee:	f107 000c 	add.w	r0, r7, #12
 80013f2:	2401      	movs	r4, #1
 80013f4:	9400      	str	r4, [sp, #0]
 80013f6:	f7ff fbb1 	bl	8000b5c <create_encrypted_frame>
                                             MODE_AES);
                        encData->sequenceNumber = reading.sequenceNumber;
 80013fa:	f8d7 21a8 	ldr.w	r2, [r7, #424]	@ 0x1a8
 80013fe:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001402:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
                        encData->mode = MODE_AES;
 8001406:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 800140a:	2201      	movs	r2, #1
 800140c:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208

                        // Queue for transmission
                        if (osMessagePut(postEncryptQueueHandle, (uint32_t)encData, 100) != osOK) {
 8001410:	4b1b      	ldr	r3, [pc, #108]	@ (8001480 <AESTask+0x210>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001418:	2264      	movs	r2, #100	@ 0x64
 800141a:	4618      	mov	r0, r3
 800141c:	f002 fe12 	bl	8004044 <osMessagePut>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d015      	beq.n	8001452 <AESTask+0x1e2>
                            printf("[AES_TASK] Error: Post-encrypt queue full!\r\n");
 8001426:	4817      	ldr	r0, [pc, #92]	@ (8001484 <AESTask+0x214>)
 8001428:	f006 fc8a 	bl	8007d40 <puts>
                            vPortFree(encData);
 800142c:	f8d7 01b8 	ldr.w	r0, [r7, #440]	@ 0x1b8
 8001430:	f004 fd8c 	bl	8005f4c <vPortFree>
            if (evt.status == osEventMessage) {
 8001434:	e00d      	b.n	8001452 <AESTask+0x1e2>
                        }
                    } else {
                        printf("[AES_TASK] Error: Memory allocation failed!\r\n");
 8001436:	4814      	ldr	r0, [pc, #80]	@ (8001488 <AESTask+0x218>)
 8001438:	f006 fc82 	bl	8007d40 <puts>
            if (evt.status == osEventMessage) {
 800143c:	e009      	b.n	8001452 <AESTask+0x1e2>
                    }
                } else {
                    printf("[AES_TASK] Error: Encryption failed: %d\r\n", ret);
 800143e:	f8d7 11bc 	ldr.w	r1, [r7, #444]	@ 0x1bc
 8001442:	4812      	ldr	r0, [pc, #72]	@ (800148c <AESTask+0x21c>)
 8001444:	f006 fc14 	bl	8007c70 <iprintf>
            if (evt.status == osEventMessage) {
 8001448:	e003      	b.n	8001452 <AESTask+0x1e2>
                }
            }
        } else {
            // Not our turn, sleep longer
            osDelay(100);
 800144a:	2064      	movs	r0, #100	@ 0x64
 800144c:	f002 fd22 	bl	8003e94 <osDelay>
 8001450:	e71c      	b.n	800128c <AESTask+0x1c>
            if (evt.status == osEventMessage) {
 8001452:	bf00      	nop
        if (pendingMode != MODE_AES && currentMode == MODE_AES) {
 8001454:	e71a      	b.n	800128c <AESTask+0x1c>
 8001456:	bf00      	nop
 8001458:	08009140 	.word	0x08009140
 800145c:	20000399 	.word	0x20000399
 8001460:	20000398 	.word	0x20000398
 8001464:	08009154 	.word	0x08009154
 8001468:	2000038c 	.word	0x2000038c
 800146c:	08009178 	.word	0x08009178
 8001470:	447a0000 	.word	0x447a0000
 8001474:	42c80000 	.word	0x42c80000
 8001478:	080091a0 	.word	0x080091a0
 800147c:	080091c8 	.word	0x080091c8
 8001480:	20000390 	.word	0x20000390
 8001484:	080091e4 	.word	0x080091e4
 8001488:	08009210 	.word	0x08009210
 800148c:	08009240 	.word	0x08009240

08001490 <ChaCha20Task>:

/**
 * @brief ChaCha20 Task - Processes data when in ChaCha20 mode
 */
void ChaCha20Task(void const * argument)
{
 8001490:	b590      	push	{r4, r7, lr}
 8001492:	b0f7      	sub	sp, #476	@ 0x1dc
 8001494:	af04      	add	r7, sp, #16
 8001496:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800149a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800149e:	6018      	str	r0, [r3, #0]
    uint8_t encrypted[MAX_ENCRYPTED_SIZE];
    size_t enc_len;
    EncryptedData_t *encData;
    int ret;

    printf("[CHACHA20_TASK] Started\r\n");
 80014a0:	4874      	ldr	r0, [pc, #464]	@ (8001674 <ChaCha20Task+0x1e4>)
 80014a2:	f006 fc4d 	bl	8007d40 <puts>
    osDelay(200);
 80014a6:	20c8      	movs	r0, #200	@ 0xc8
 80014a8:	f002 fcf4 	bl	8003e94 <osDelay>

    for(;;)
    {
        // Check for mode change request FIRST
        if (pendingMode != MODE_CHACHA20 && currentMode == MODE_CHACHA20) {
 80014ac:	4b72      	ldr	r3, [pc, #456]	@ (8001678 <ChaCha20Task+0x1e8>)
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	2b02      	cmp	r3, #2
 80014b4:	d014      	beq.n	80014e0 <ChaCha20Task+0x50>
 80014b6:	4b71      	ldr	r3, [pc, #452]	@ (800167c <ChaCha20Task+0x1ec>)
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	2b02      	cmp	r3, #2
 80014be:	d10f      	bne.n	80014e0 <ChaCha20Task+0x50>
            currentMode = pendingMode;
 80014c0:	4b6d      	ldr	r3, [pc, #436]	@ (8001678 <ChaCha20Task+0x1e8>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	b2da      	uxtb	r2, r3
 80014c6:	4b6d      	ldr	r3, [pc, #436]	@ (800167c <ChaCha20Task+0x1ec>)
 80014c8:	701a      	strb	r2, [r3, #0]
            printf("\r\n>>> Switching to %s mode <<<\r\n\r\n",
 80014ca:	4b6c      	ldr	r3, [pc, #432]	@ (800167c <ChaCha20Task+0x1ec>)
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff f8d1 	bl	8000678 <mode_to_string>
 80014d6:	4603      	mov	r3, r0
 80014d8:	4619      	mov	r1, r3
 80014da:	4869      	ldr	r0, [pc, #420]	@ (8001680 <ChaCha20Task+0x1f0>)
 80014dc:	f006 fbc8 	bl	8007c70 <iprintf>
                   mode_to_string(currentMode));
        }

        // Check if we should be active
        if (currentMode == MODE_CHACHA20 || pendingMode == MODE_CHACHA20) {
 80014e0:	4b66      	ldr	r3, [pc, #408]	@ (800167c <ChaCha20Task+0x1ec>)
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d005      	beq.n	80014f6 <ChaCha20Task+0x66>
 80014ea:	4b63      	ldr	r3, [pc, #396]	@ (8001678 <ChaCha20Task+0x1e8>)
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	2b02      	cmp	r3, #2
 80014f2:	f040 80b8 	bne.w	8001666 <ChaCha20Task+0x1d6>
            // Wait for data from pre-encrypt queue
            evt = osMessageGet(preEncryptQueueHandle, 100);
 80014f6:	4b63      	ldr	r3, [pc, #396]	@ (8001684 <ChaCha20Task+0x1f4>)
 80014f8:	6819      	ldr	r1, [r3, #0]
 80014fa:	f507 73d6 	add.w	r3, r7, #428	@ 0x1ac
 80014fe:	2264      	movs	r2, #100	@ 0x64
 8001500:	4618      	mov	r0, r3
 8001502:	f002 fddf 	bl	80040c4 <osMessageGet>

            if (evt.status == osEventMessage) {
 8001506:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800150a:	2b10      	cmp	r3, #16
 800150c:	f040 80af 	bne.w	800166e <ChaCha20Task+0x1de>
                // Copy reading from queue
                memcpy(&reading, (void*)evt.value.p, sizeof(ADC_Reading_t));
 8001510:	f8d7 11b0 	ldr.w	r1, [r7, #432]	@ 0x1b0
 8001514:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
 8001518:	2210      	movs	r2, #16
 800151a:	4618      	mov	r0, r3
 800151c:	f006 fdcb 	bl	80080b6 <memcpy>

                // Update mode if pending
                if (pendingMode == MODE_CHACHA20 && currentMode != MODE_CHACHA20) {
 8001520:	4b55      	ldr	r3, [pc, #340]	@ (8001678 <ChaCha20Task+0x1e8>)
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	b2db      	uxtb	r3, r3
 8001526:	2b02      	cmp	r3, #2
 8001528:	d10a      	bne.n	8001540 <ChaCha20Task+0xb0>
 800152a:	4b54      	ldr	r3, [pc, #336]	@ (800167c <ChaCha20Task+0x1ec>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	b2db      	uxtb	r3, r3
 8001530:	2b02      	cmp	r3, #2
 8001532:	d005      	beq.n	8001540 <ChaCha20Task+0xb0>
                    currentMode = MODE_CHACHA20;
 8001534:	4b51      	ldr	r3, [pc, #324]	@ (800167c <ChaCha20Task+0x1ec>)
 8001536:	2202      	movs	r2, #2
 8001538:	701a      	strb	r2, [r3, #0]
                    printf("\r\n>>> ChaCha20 encryption activated <<<\r\n\r\n");
 800153a:	4853      	ldr	r0, [pc, #332]	@ (8001688 <ChaCha20Task+0x1f8>)
 800153c:	f006 fc00 	bl	8007d40 <puts>
                }

                // Format plaintext
                int voltage_int = (int)(reading.voltage / 1000.0f);
 8001540:	ed97 7a67 	vldr	s14, [r7, #412]	@ 0x19c
 8001544:	eddf 6a51 	vldr	s13, [pc, #324]	@ 800168c <ChaCha20Task+0x1fc>
 8001548:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800154c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001550:	ee17 3a90 	vmov	r3, s15
 8001554:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
                int voltage_frac = (int)((reading.voltage / 1000.0f - voltage_int) * 100);
 8001558:	edd7 7a67 	vldr	s15, [r7, #412]	@ 0x19c
 800155c:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 800168c <ChaCha20Task+0x1fc>
 8001560:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001564:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8001568:	ee07 3a90 	vmov	s15, r3
 800156c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001570:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001574:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8001690 <ChaCha20Task+0x200>
 8001578:	ee67 7a87 	vmul.f32	s15, s15, s14
 800157c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001580:	ee17 3a90 	vmov	r3, s15
 8001584:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0

                snprintf(plaintext, sizeof(plaintext),
                         "Voltage: %d.%02dV, ADC: %u, Seq: %lu",
                         voltage_int, voltage_frac, reading.adcValue, reading.sequenceNumber);
 8001588:	f8b7 31a0 	ldrh.w	r3, [r7, #416]	@ 0x1a0
                snprintf(plaintext, sizeof(plaintext),
 800158c:	461a      	mov	r2, r3
 800158e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001592:	f507 708e 	add.w	r0, r7, #284	@ 0x11c
 8001596:	9302      	str	r3, [sp, #8]
 8001598:	9201      	str	r2, [sp, #4]
 800159a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800159e:	9300      	str	r3, [sp, #0]
 80015a0:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 80015a4:	4a3b      	ldr	r2, [pc, #236]	@ (8001694 <ChaCha20Task+0x204>)
 80015a6:	2180      	movs	r1, #128	@ 0x80
 80015a8:	f006 fbd2 	bl	8007d50 <sniprintf>

                printf("[CHACHA20_TASK] Plaintext: %s\r\n", plaintext);
 80015ac:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80015b0:	4619      	mov	r1, r3
 80015b2:	4839      	ldr	r0, [pc, #228]	@ (8001698 <ChaCha20Task+0x208>)
 80015b4:	f006 fb5c 	bl	8007c70 <iprintf>

                // Encrypt the data
                ret = chacha20_encrypt_data((uint8_t*)plaintext, strlen(plaintext),
 80015b8:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80015bc:	4618      	mov	r0, r3
 80015be:	f7fe fe27 	bl	8000210 <strlen>
 80015c2:	4601      	mov	r1, r0
 80015c4:	f107 0308 	add.w	r3, r7, #8
 80015c8:	f107 020c 	add.w	r2, r7, #12
 80015cc:	f507 708e 	add.w	r0, r7, #284	@ 0x11c
 80015d0:	f7ff fa40 	bl	8000a54 <chacha20_encrypt_data>
 80015d4:	f8c7 01bc 	str.w	r0, [r7, #444]	@ 0x1bc
                                           encrypted, &enc_len);

                if (ret == 0) {
 80015d8:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d13c      	bne.n	800165a <ChaCha20Task+0x1ca>
                    // Allocate memory for encrypted data
                    encData = (EncryptedData_t*)pvPortMalloc(sizeof(EncryptedData_t));
 80015e0:	f44f 7003 	mov.w	r0, #524	@ 0x20c
 80015e4:	f004 fc18 	bl	8005e18 <pvPortMalloc>
 80015e8:	f8c7 01b8 	str.w	r0, [r7, #440]	@ 0x1b8

                    if (encData != NULL) {
 80015ec:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d02e      	beq.n	8001652 <ChaCha20Task+0x1c2>
                        // Create frame with encrypted data
                        create_encrypted_frame(encrypted, enc_len,
 80015f4:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80015f8:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80015fc:	6819      	ldr	r1, [r3, #0]
                                             encData->data, &encData->length,
 80015fe:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
                        create_encrypted_frame(encrypted, enc_len,
 8001602:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001606:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800160a:	f107 000c 	add.w	r0, r7, #12
 800160e:	2402      	movs	r4, #2
 8001610:	9400      	str	r4, [sp, #0]
 8001612:	f7ff faa3 	bl	8000b5c <create_encrypted_frame>
                                             MODE_CHACHA20);
                        encData->sequenceNumber = reading.sequenceNumber;
 8001616:	f8d7 21a8 	ldr.w	r2, [r7, #424]	@ 0x1a8
 800161a:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 800161e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
                        encData->mode = MODE_CHACHA20;
 8001622:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001626:	2202      	movs	r2, #2
 8001628:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208

                        // Queue for transmission
                        if (osMessagePut(postEncryptQueueHandle, (uint32_t)encData, 100) != osOK) {
 800162c:	4b1b      	ldr	r3, [pc, #108]	@ (800169c <ChaCha20Task+0x20c>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001634:	2264      	movs	r2, #100	@ 0x64
 8001636:	4618      	mov	r0, r3
 8001638:	f002 fd04 	bl	8004044 <osMessagePut>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d015      	beq.n	800166e <ChaCha20Task+0x1de>
                            printf("[CHACHA20_TASK] Error: Post-encrypt queue full!\r\n");
 8001642:	4817      	ldr	r0, [pc, #92]	@ (80016a0 <ChaCha20Task+0x210>)
 8001644:	f006 fb7c 	bl	8007d40 <puts>
                            vPortFree(encData);
 8001648:	f8d7 01b8 	ldr.w	r0, [r7, #440]	@ 0x1b8
 800164c:	f004 fc7e 	bl	8005f4c <vPortFree>
            if (evt.status == osEventMessage) {
 8001650:	e00d      	b.n	800166e <ChaCha20Task+0x1de>
                        }
                    } else {
                        printf("[CHACHA20_TASK] Error: Memory allocation failed!\r\n");
 8001652:	4814      	ldr	r0, [pc, #80]	@ (80016a4 <ChaCha20Task+0x214>)
 8001654:	f006 fb74 	bl	8007d40 <puts>
            if (evt.status == osEventMessage) {
 8001658:	e009      	b.n	800166e <ChaCha20Task+0x1de>
                    }
                } else {
                    printf("[CHACHA20_TASK] Error: Encryption failed: %d\r\n", ret);
 800165a:	f8d7 11bc 	ldr.w	r1, [r7, #444]	@ 0x1bc
 800165e:	4812      	ldr	r0, [pc, #72]	@ (80016a8 <ChaCha20Task+0x218>)
 8001660:	f006 fb06 	bl	8007c70 <iprintf>
            if (evt.status == osEventMessage) {
 8001664:	e003      	b.n	800166e <ChaCha20Task+0x1de>
                }
            }
        } else {
            // Not our turn, sleep longer
            osDelay(100);
 8001666:	2064      	movs	r0, #100	@ 0x64
 8001668:	f002 fc14 	bl	8003e94 <osDelay>
 800166c:	e71e      	b.n	80014ac <ChaCha20Task+0x1c>
            if (evt.status == osEventMessage) {
 800166e:	bf00      	nop
        if (pendingMode != MODE_CHACHA20 && currentMode == MODE_CHACHA20) {
 8001670:	e71c      	b.n	80014ac <ChaCha20Task+0x1c>
 8001672:	bf00      	nop
 8001674:	0800926c 	.word	0x0800926c
 8001678:	20000399 	.word	0x20000399
 800167c:	20000398 	.word	0x20000398
 8001680:	08009154 	.word	0x08009154
 8001684:	2000038c 	.word	0x2000038c
 8001688:	08009288 	.word	0x08009288
 800168c:	447a0000 	.word	0x447a0000
 8001690:	42c80000 	.word	0x42c80000
 8001694:	080091a0 	.word	0x080091a0
 8001698:	080092b4 	.word	0x080092b4
 800169c:	20000390 	.word	0x20000390
 80016a0:	080092d4 	.word	0x080092d4
 80016a4:	08009308 	.word	0x08009308
 80016a8:	0800933c 	.word	0x0800933c

080016ac <UARTTransmitTask>:

/**
 * @brief UART Transmit Task - Handles all UART output
 */
void UARTTransmitTask(void const * argument)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b0ac      	sub	sp, #176	@ 0xb0
 80016b0:	af04      	add	r7, sp, #16
 80016b2:	6078      	str	r0, [r7, #4]
    osEvent evt;
    EncryptedData_t *encData;
    char plaintext[128];

    printf("[UART_TASK] Started\r\n");
 80016b4:	4851      	ldr	r0, [pc, #324]	@ (80017fc <UARTTransmitTask+0x150>)
 80016b6:	f006 fb43 	bl	8007d40 <puts>
    osDelay(250);
 80016ba:	20fa      	movs	r0, #250	@ 0xfa
 80016bc:	f002 fbea 	bl	8003e94 <osDelay>

    for(;;)
    {
        // Check for mode transitions and report them
        static EncryptionMode_t lastReportedMode = MODE_PLAINTEXT;
        if (currentMode != lastReportedMode) {
 80016c0:	4b4f      	ldr	r3, [pc, #316]	@ (8001800 <UARTTransmitTask+0x154>)
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	b2da      	uxtb	r2, r3
 80016c6:	4b4f      	ldr	r3, [pc, #316]	@ (8001804 <UARTTransmitTask+0x158>)
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	429a      	cmp	r2, r3
 80016cc:	d00f      	beq.n	80016ee <UARTTransmitTask+0x42>
            printf("\r\n>>> MODE CHANGED TO: %s <<<\r\n\r\n", mode_to_string(currentMode));
 80016ce:	4b4c      	ldr	r3, [pc, #304]	@ (8001800 <UARTTransmitTask+0x154>)
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	b2db      	uxtb	r3, r3
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7fe ffcf 	bl	8000678 <mode_to_string>
 80016da:	4603      	mov	r3, r0
 80016dc:	4619      	mov	r1, r3
 80016de:	484a      	ldr	r0, [pc, #296]	@ (8001808 <UARTTransmitTask+0x15c>)
 80016e0:	f006 fac6 	bl	8007c70 <iprintf>
            lastReportedMode = currentMode;
 80016e4:	4b46      	ldr	r3, [pc, #280]	@ (8001800 <UARTTransmitTask+0x154>)
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	b2da      	uxtb	r2, r3
 80016ea:	4b46      	ldr	r3, [pc, #280]	@ (8001804 <UARTTransmitTask+0x158>)
 80016ec:	701a      	strb	r2, [r3, #0]
        }

        if (currentMode == MODE_PLAINTEXT) {
 80016ee:	4b44      	ldr	r3, [pc, #272]	@ (8001800 <UARTTransmitTask+0x154>)
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d142      	bne.n	800177e <UARTTransmitTask+0xd2>
            // In plaintext mode, read directly from volatile globals
            // Don't use queue to avoid blocking
            int voltage_int = (int)(voltageReading / 1000.0f);
 80016f8:	4b44      	ldr	r3, [pc, #272]	@ (800180c <UARTTransmitTask+0x160>)
 80016fa:	ed93 7a00 	vldr	s14, [r3]
 80016fe:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8001810 <UARTTransmitTask+0x164>
 8001702:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001706:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800170a:	ee17 3a90 	vmov	r3, s15
 800170e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
            int voltage_frac = (int)((voltageReading / 1000.0f - voltage_int) * 100);
 8001712:	4b3e      	ldr	r3, [pc, #248]	@ (800180c <UARTTransmitTask+0x160>)
 8001714:	edd3 7a00 	vldr	s15, [r3]
 8001718:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8001810 <UARTTransmitTask+0x164>
 800171c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001720:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001724:	ee07 3a90 	vmov	s15, r3
 8001728:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800172c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001730:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8001814 <UARTTransmitTask+0x168>
 8001734:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001738:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800173c:	ee17 3a90 	vmov	r3, s15
 8001740:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

            snprintf(plaintext, sizeof(plaintext),
 8001744:	4b34      	ldr	r3, [pc, #208]	@ (8001818 <UARTTransmitTask+0x16c>)
 8001746:	881b      	ldrh	r3, [r3, #0]
 8001748:	b29b      	uxth	r3, r3
 800174a:	461a      	mov	r2, r3
 800174c:	4b33      	ldr	r3, [pc, #204]	@ (800181c <UARTTransmitTask+0x170>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f107 0008 	add.w	r0, r7, #8
 8001754:	9302      	str	r3, [sp, #8]
 8001756:	9201      	str	r2, [sp, #4]
 8001758:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800175c:	9300      	str	r3, [sp, #0]
 800175e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001762:	4a2f      	ldr	r2, [pc, #188]	@ (8001820 <UARTTransmitTask+0x174>)
 8001764:	2180      	movs	r1, #128	@ 0x80
 8001766:	f006 faf3 	bl	8007d50 <sniprintf>
                     "Voltage: %d.%02dV, ADC: %u, Seq: %lu",
                     voltage_int, voltage_frac, adcValue, sequenceCounter);

            printf("[PLAINTEXT] %s\r\n", plaintext);
 800176a:	f107 0308 	add.w	r3, r7, #8
 800176e:	4619      	mov	r1, r3
 8001770:	482c      	ldr	r0, [pc, #176]	@ (8001824 <UARTTransmitTask+0x178>)
 8001772:	f006 fa7d 	bl	8007c70 <iprintf>

            osDelay(250); // Match ADC reading rate
 8001776:	20fa      	movs	r0, #250	@ 0xfa
 8001778:	f002 fb8c 	bl	8003e94 <osDelay>
 800177c:	e03a      	b.n	80017f4 <UARTTransmitTask+0x148>

        } else {
            // In encrypted mode, get from post-encrypt queue
            evt = osMessageGet(postEncryptQueueHandle, 500); // Longer timeout
 800177e:	4b2a      	ldr	r3, [pc, #168]	@ (8001828 <UARTTransmitTask+0x17c>)
 8001780:	6819      	ldr	r1, [r3, #0]
 8001782:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001786:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800178a:	4618      	mov	r0, r3
 800178c:	f002 fc9a 	bl	80040c4 <osMessageGet>

            if (evt.status == osEventMessage) {
 8001790:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001794:	2b10      	cmp	r3, #16
 8001796:	d122      	bne.n	80017de <UARTTransmitTask+0x132>
                encData = (EncryptedData_t*)evt.value.p;
 8001798:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800179c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

                // Print mode and sequence
                printf("[%s] Seq: %lu - ", mode_to_string(encData->mode),
 80017a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80017a4:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7fe ff65 	bl	8000678 <mode_to_string>
 80017ae:	4601      	mov	r1, r0
 80017b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80017b4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80017b8:	461a      	mov	r2, r3
 80017ba:	481c      	ldr	r0, [pc, #112]	@ (800182c <UARTTransmitTask+0x180>)
 80017bc:	f006 fa58 	bl	8007c70 <iprintf>
                       encData->sequenceNumber);

                // Print encrypted frame in hex
                print_hex("Encrypted Frame", encData->data, encData->length);
 80017c0:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 80017c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80017c8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80017cc:	461a      	mov	r2, r3
 80017ce:	4818      	ldr	r0, [pc, #96]	@ (8001830 <UARTTransmitTask+0x184>)
 80017d0:	f7fe ff76 	bl	80006c0 <print_hex>

                // Free allocated memory
                vPortFree(encData);
 80017d4:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 80017d8:	f004 fbb8 	bl	8005f4c <vPortFree>
 80017dc:	e00a      	b.n	80017f4 <UARTTransmitTask+0x148>
            } else {
                // Timeout waiting for encrypted data
                printf("[UART_TASK] Timeout waiting for encrypted data in %s mode\r\n",
 80017de:	4b08      	ldr	r3, [pc, #32]	@ (8001800 <UARTTransmitTask+0x154>)
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	4618      	mov	r0, r3
 80017e6:	f7fe ff47 	bl	8000678 <mode_to_string>
 80017ea:	4603      	mov	r3, r0
 80017ec:	4619      	mov	r1, r3
 80017ee:	4811      	ldr	r0, [pc, #68]	@ (8001834 <UARTTransmitTask+0x188>)
 80017f0:	f006 fa3e 	bl	8007c70 <iprintf>
                       mode_to_string(currentMode));
            }
        }

        osDelay(10);
 80017f4:	200a      	movs	r0, #10
 80017f6:	f002 fb4d 	bl	8003e94 <osDelay>
    {
 80017fa:	e761      	b.n	80016c0 <UARTTransmitTask+0x14>
 80017fc:	0800936c 	.word	0x0800936c
 8001800:	20000398 	.word	0x20000398
 8001804:	200003bc 	.word	0x200003bc
 8001808:	08009384 	.word	0x08009384
 800180c:	200003a4 	.word	0x200003a4
 8001810:	447a0000 	.word	0x447a0000
 8001814:	42c80000 	.word	0x42c80000
 8001818:	200003a0 	.word	0x200003a0
 800181c:	2000039c 	.word	0x2000039c
 8001820:	080091a0 	.word	0x080091a0
 8001824:	080093a8 	.word	0x080093a8
 8001828:	20000390 	.word	0x20000390
 800182c:	080093bc 	.word	0x080093bc
 8001830:	080093d0 	.word	0x080093d0
 8001834:	080093e0 	.word	0x080093e0

08001838 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800183c:	b672      	cpsid	i
}
 800183e:	bf00      	nop
    __disable_irq();
    printf("ERROR: System fault!\r\n");
 8001840:	4805      	ldr	r0, [pc, #20]	@ (8001858 <Error_Handler+0x20>)
 8001842:	f006 fa7d 	bl	8007d40 <puts>
    while (1)
    {
        HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001846:	2120      	movs	r1, #32
 8001848:	4804      	ldr	r0, [pc, #16]	@ (800185c <Error_Handler+0x24>)
 800184a:	f001 f878 	bl	800293e <HAL_GPIO_TogglePin>
        HAL_Delay(100);
 800184e:	2064      	movs	r0, #100	@ 0x64
 8001850:	f000 fa40 	bl	8001cd4 <HAL_Delay>
        HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001854:	bf00      	nop
 8001856:	e7f6      	b.n	8001846 <Error_Handler+0xe>
 8001858:	0800941c 	.word	0x0800941c
 800185c:	40020000 	.word	0x40020000

08001860 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001866:	2300      	movs	r3, #0
 8001868:	607b      	str	r3, [r7, #4]
 800186a:	4b12      	ldr	r3, [pc, #72]	@ (80018b4 <HAL_MspInit+0x54>)
 800186c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800186e:	4a11      	ldr	r2, [pc, #68]	@ (80018b4 <HAL_MspInit+0x54>)
 8001870:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001874:	6453      	str	r3, [r2, #68]	@ 0x44
 8001876:	4b0f      	ldr	r3, [pc, #60]	@ (80018b4 <HAL_MspInit+0x54>)
 8001878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800187a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800187e:	607b      	str	r3, [r7, #4]
 8001880:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001882:	2300      	movs	r3, #0
 8001884:	603b      	str	r3, [r7, #0]
 8001886:	4b0b      	ldr	r3, [pc, #44]	@ (80018b4 <HAL_MspInit+0x54>)
 8001888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800188a:	4a0a      	ldr	r2, [pc, #40]	@ (80018b4 <HAL_MspInit+0x54>)
 800188c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001890:	6413      	str	r3, [r2, #64]	@ 0x40
 8001892:	4b08      	ldr	r3, [pc, #32]	@ (80018b4 <HAL_MspInit+0x54>)
 8001894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001896:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800189a:	603b      	str	r3, [r7, #0]
 800189c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800189e:	2200      	movs	r2, #0
 80018a0:	210f      	movs	r1, #15
 80018a2:	f06f 0001 	mvn.w	r0, #1
 80018a6:	f000 fe66 	bl	8002576 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018aa:	bf00      	nop
 80018ac:	3708      	adds	r7, #8
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	40023800 	.word	0x40023800

080018b8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b08a      	sub	sp, #40	@ 0x28
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c0:	f107 0314 	add.w	r3, r7, #20
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	60da      	str	r2, [r3, #12]
 80018ce:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a17      	ldr	r2, [pc, #92]	@ (8001934 <HAL_ADC_MspInit+0x7c>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d127      	bne.n	800192a <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	613b      	str	r3, [r7, #16]
 80018de:	4b16      	ldr	r3, [pc, #88]	@ (8001938 <HAL_ADC_MspInit+0x80>)
 80018e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018e2:	4a15      	ldr	r2, [pc, #84]	@ (8001938 <HAL_ADC_MspInit+0x80>)
 80018e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80018ea:	4b13      	ldr	r3, [pc, #76]	@ (8001938 <HAL_ADC_MspInit+0x80>)
 80018ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018f2:	613b      	str	r3, [r7, #16]
 80018f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018f6:	2300      	movs	r3, #0
 80018f8:	60fb      	str	r3, [r7, #12]
 80018fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001938 <HAL_ADC_MspInit+0x80>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fe:	4a0e      	ldr	r2, [pc, #56]	@ (8001938 <HAL_ADC_MspInit+0x80>)
 8001900:	f043 0301 	orr.w	r3, r3, #1
 8001904:	6313      	str	r3, [r2, #48]	@ 0x30
 8001906:	4b0c      	ldr	r3, [pc, #48]	@ (8001938 <HAL_ADC_MspInit+0x80>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190a:	f003 0301 	and.w	r3, r3, #1
 800190e:	60fb      	str	r3, [r7, #12]
 8001910:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001912:	2301      	movs	r3, #1
 8001914:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001916:	2303      	movs	r3, #3
 8001918:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191a:	2300      	movs	r3, #0
 800191c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800191e:	f107 0314 	add.w	r3, r7, #20
 8001922:	4619      	mov	r1, r3
 8001924:	4805      	ldr	r0, [pc, #20]	@ (800193c <HAL_ADC_MspInit+0x84>)
 8001926:	f000 fe5d 	bl	80025e4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800192a:	bf00      	nop
 800192c:	3728      	adds	r7, #40	@ 0x28
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40012000 	.word	0x40012000
 8001938:	40023800 	.word	0x40023800
 800193c:	40020000 	.word	0x40020000

08001940 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b08a      	sub	sp, #40	@ 0x28
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001948:	f107 0314 	add.w	r3, r7, #20
 800194c:	2200      	movs	r2, #0
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	605a      	str	r2, [r3, #4]
 8001952:	609a      	str	r2, [r3, #8]
 8001954:	60da      	str	r2, [r3, #12]
 8001956:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a19      	ldr	r2, [pc, #100]	@ (80019c4 <HAL_UART_MspInit+0x84>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d12b      	bne.n	80019ba <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	613b      	str	r3, [r7, #16]
 8001966:	4b18      	ldr	r3, [pc, #96]	@ (80019c8 <HAL_UART_MspInit+0x88>)
 8001968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196a:	4a17      	ldr	r2, [pc, #92]	@ (80019c8 <HAL_UART_MspInit+0x88>)
 800196c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001970:	6413      	str	r3, [r2, #64]	@ 0x40
 8001972:	4b15      	ldr	r3, [pc, #84]	@ (80019c8 <HAL_UART_MspInit+0x88>)
 8001974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800197a:	613b      	str	r3, [r7, #16]
 800197c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	60fb      	str	r3, [r7, #12]
 8001982:	4b11      	ldr	r3, [pc, #68]	@ (80019c8 <HAL_UART_MspInit+0x88>)
 8001984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001986:	4a10      	ldr	r2, [pc, #64]	@ (80019c8 <HAL_UART_MspInit+0x88>)
 8001988:	f043 0301 	orr.w	r3, r3, #1
 800198c:	6313      	str	r3, [r2, #48]	@ 0x30
 800198e:	4b0e      	ldr	r3, [pc, #56]	@ (80019c8 <HAL_UART_MspInit+0x88>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001992:	f003 0301 	and.w	r3, r3, #1
 8001996:	60fb      	str	r3, [r7, #12]
 8001998:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800199a:	230c      	movs	r3, #12
 800199c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800199e:	2302      	movs	r3, #2
 80019a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a2:	2300      	movs	r3, #0
 80019a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019a6:	2303      	movs	r3, #3
 80019a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019aa:	2307      	movs	r3, #7
 80019ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ae:	f107 0314 	add.w	r3, r7, #20
 80019b2:	4619      	mov	r1, r3
 80019b4:	4805      	ldr	r0, [pc, #20]	@ (80019cc <HAL_UART_MspInit+0x8c>)
 80019b6:	f000 fe15 	bl	80025e4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80019ba:	bf00      	nop
 80019bc:	3728      	adds	r7, #40	@ 0x28
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40004400 	.word	0x40004400
 80019c8:	40023800 	.word	0x40023800
 80019cc:	40020000 	.word	0x40020000

080019d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019d4:	bf00      	nop
 80019d6:	e7fd      	b.n	80019d4 <NMI_Handler+0x4>

080019d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
  // Blink LED rapidly to indicate hard fault
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);  // Rapid blink on fault
 80019de:	2120      	movs	r1, #32
 80019e0:	4806      	ldr	r0, [pc, #24]	@ (80019fc <HardFault_Handler+0x24>)
 80019e2:	f000 ffac 	bl	800293e <HAL_GPIO_TogglePin>
    for(volatile int i = 0; i < 100000; i++);    // Delay
 80019e6:	2300      	movs	r3, #0
 80019e8:	607b      	str	r3, [r7, #4]
 80019ea:	e002      	b.n	80019f2 <HardFault_Handler+0x1a>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	3301      	adds	r3, #1
 80019f0:	607b      	str	r3, [r7, #4]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4a02      	ldr	r2, [pc, #8]	@ (8001a00 <HardFault_Handler+0x28>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	ddf8      	ble.n	80019ec <HardFault_Handler+0x14>
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);  // Rapid blink on fault
 80019fa:	e7f0      	b.n	80019de <HardFault_Handler+0x6>
 80019fc:	40020000 	.word	0x40020000
 8001a00:	0001869f 	.word	0x0001869f

08001a04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a08:	bf00      	nop
 8001a0a:	e7fd      	b.n	8001a08 <MemManage_Handler+0x4>

08001a0c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a10:	bf00      	nop
 8001a12:	e7fd      	b.n	8001a10 <BusFault_Handler+0x4>

08001a14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a18:	bf00      	nop
 8001a1a:	e7fd      	b.n	8001a18 <UsageFault_Handler+0x4>

08001a1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a20:	bf00      	nop
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr

08001a2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a2e:	f000 f931 	bl	8001c94 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001a32:	f003 feb3 	bl	800579c <xTaskGetSchedulerState>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d001      	beq.n	8001a40 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001a3c:	f004 f99c 	bl	8005d78 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a40:	bf00      	nop
 8001a42:	bd80      	pop	{r7, pc}

08001a44 <EXTI15_10_IRQHandler>:
/* please refer to the startup file (startup_stm32f4xx.s).                    */
/******************************************************************************/

/* USER CODE BEGIN 1 */
void EXTI15_10_IRQHandler(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001a48:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001a4c:	f000 ff92 	bl	8002974 <HAL_GPIO_EXTI_IRQHandler>
}
 8001a50:	bf00      	nop
 8001a52:	bd80      	pop	{r7, pc}

08001a54 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts (PA6 and PA7).
  */
void EXTI9_5_IRQHandler(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001a58:	2040      	movs	r0, #64	@ 0x40
 8001a5a:	f000 ff8b 	bl	8002974 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001a5e:	2080      	movs	r0, #128	@ 0x80
 8001a60:	f000 ff88 	bl	8002974 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001a64:	bf00      	nop
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b086      	sub	sp, #24
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	60f8      	str	r0, [r7, #12]
 8001a70:	60b9      	str	r1, [r7, #8]
 8001a72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a74:	2300      	movs	r3, #0
 8001a76:	617b      	str	r3, [r7, #20]
 8001a78:	e00a      	b.n	8001a90 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a7a:	f3af 8000 	nop.w
 8001a7e:	4601      	mov	r1, r0
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	1c5a      	adds	r2, r3, #1
 8001a84:	60ba      	str	r2, [r7, #8]
 8001a86:	b2ca      	uxtb	r2, r1
 8001a88:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	617b      	str	r3, [r7, #20]
 8001a90:	697a      	ldr	r2, [r7, #20]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	dbf0      	blt.n	8001a7a <_read+0x12>
  }

  return len;
 8001a98:	687b      	ldr	r3, [r7, #4]
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	3718      	adds	r7, #24
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}

08001aa2 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001aa2:	b480      	push	{r7}
 8001aa4:	b083      	sub	sp, #12
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001aaa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	370c      	adds	r7, #12
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr

08001aba <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001aba:	b480      	push	{r7}
 8001abc:	b083      	sub	sp, #12
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	6078      	str	r0, [r7, #4]
 8001ac2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001aca:	605a      	str	r2, [r3, #4]
  return 0;
 8001acc:	2300      	movs	r3, #0
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	370c      	adds	r7, #12
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr

08001ada <_isatty>:

int _isatty(int file)
{
 8001ada:	b480      	push	{r7}
 8001adc:	b083      	sub	sp, #12
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ae2:	2301      	movs	r3, #1
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b085      	sub	sp, #20
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	60f8      	str	r0, [r7, #12]
 8001af8:	60b9      	str	r1, [r7, #8]
 8001afa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001afc:	2300      	movs	r3, #0
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3714      	adds	r7, #20
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
	...

08001b0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b086      	sub	sp, #24
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b14:	4a14      	ldr	r2, [pc, #80]	@ (8001b68 <_sbrk+0x5c>)
 8001b16:	4b15      	ldr	r3, [pc, #84]	@ (8001b6c <_sbrk+0x60>)
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b20:	4b13      	ldr	r3, [pc, #76]	@ (8001b70 <_sbrk+0x64>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d102      	bne.n	8001b2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b28:	4b11      	ldr	r3, [pc, #68]	@ (8001b70 <_sbrk+0x64>)
 8001b2a:	4a12      	ldr	r2, [pc, #72]	@ (8001b74 <_sbrk+0x68>)
 8001b2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b2e:	4b10      	ldr	r3, [pc, #64]	@ (8001b70 <_sbrk+0x64>)
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	4413      	add	r3, r2
 8001b36:	693a      	ldr	r2, [r7, #16]
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d207      	bcs.n	8001b4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b3c:	f006 fa8e 	bl	800805c <__errno>
 8001b40:	4603      	mov	r3, r0
 8001b42:	220c      	movs	r2, #12
 8001b44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b46:	f04f 33ff 	mov.w	r3, #4294967295
 8001b4a:	e009      	b.n	8001b60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b4c:	4b08      	ldr	r3, [pc, #32]	@ (8001b70 <_sbrk+0x64>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b52:	4b07      	ldr	r3, [pc, #28]	@ (8001b70 <_sbrk+0x64>)
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4413      	add	r3, r2
 8001b5a:	4a05      	ldr	r2, [pc, #20]	@ (8001b70 <_sbrk+0x64>)
 8001b5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3718      	adds	r7, #24
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	20020000 	.word	0x20020000
 8001b6c:	00000400 	.word	0x00000400
 8001b70:	200003c0 	.word	0x200003c0
 8001b74:	20004260 	.word	0x20004260

08001b78 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b7c:	4b06      	ldr	r3, [pc, #24]	@ (8001b98 <SystemInit+0x20>)
 8001b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b82:	4a05      	ldr	r2, [pc, #20]	@ (8001b98 <SystemInit+0x20>)
 8001b84:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b8c:	bf00      	nop
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	e000ed00 	.word	0xe000ed00

08001b9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001b9c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001bd4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ba0:	f7ff ffea 	bl	8001b78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ba4:	480c      	ldr	r0, [pc, #48]	@ (8001bd8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ba6:	490d      	ldr	r1, [pc, #52]	@ (8001bdc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ba8:	4a0d      	ldr	r2, [pc, #52]	@ (8001be0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001baa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bac:	e002      	b.n	8001bb4 <LoopCopyDataInit>

08001bae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bb2:	3304      	adds	r3, #4

08001bb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bb8:	d3f9      	bcc.n	8001bae <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bba:	4a0a      	ldr	r2, [pc, #40]	@ (8001be4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001bbc:	4c0a      	ldr	r4, [pc, #40]	@ (8001be8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bc0:	e001      	b.n	8001bc6 <LoopFillZerobss>

08001bc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bc4:	3204      	adds	r2, #4

08001bc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bc8:	d3fb      	bcc.n	8001bc2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bca:	f006 fa4d 	bl	8008068 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bce:	f7ff f82f 	bl	8000c30 <main>
  bx  lr
 8001bd2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001bd4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001bd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bdc:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001be0:	0800b700 	.word	0x0800b700
  ldr r2, =_sbss
 8001be4:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001be8:	20004260 	.word	0x20004260

08001bec <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bec:	e7fe      	b.n	8001bec <ADC_IRQHandler>
	...

08001bf0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bf4:	4b0e      	ldr	r3, [pc, #56]	@ (8001c30 <HAL_Init+0x40>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a0d      	ldr	r2, [pc, #52]	@ (8001c30 <HAL_Init+0x40>)
 8001bfa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bfe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c00:	4b0b      	ldr	r3, [pc, #44]	@ (8001c30 <HAL_Init+0x40>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a0a      	ldr	r2, [pc, #40]	@ (8001c30 <HAL_Init+0x40>)
 8001c06:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c0a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c0c:	4b08      	ldr	r3, [pc, #32]	@ (8001c30 <HAL_Init+0x40>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a07      	ldr	r2, [pc, #28]	@ (8001c30 <HAL_Init+0x40>)
 8001c12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c16:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c18:	2003      	movs	r0, #3
 8001c1a:	f000 fca1 	bl	8002560 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c1e:	200f      	movs	r0, #15
 8001c20:	f000 f808 	bl	8001c34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c24:	f7ff fe1c 	bl	8001860 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c28:	2300      	movs	r3, #0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	40023c00 	.word	0x40023c00

08001c34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c3c:	4b12      	ldr	r3, [pc, #72]	@ (8001c88 <HAL_InitTick+0x54>)
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	4b12      	ldr	r3, [pc, #72]	@ (8001c8c <HAL_InitTick+0x58>)
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	4619      	mov	r1, r3
 8001c46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c52:	4618      	mov	r0, r3
 8001c54:	f000 fcb9 	bl	80025ca <HAL_SYSTICK_Config>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e00e      	b.n	8001c80 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2b0f      	cmp	r3, #15
 8001c66:	d80a      	bhi.n	8001c7e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c68:	2200      	movs	r2, #0
 8001c6a:	6879      	ldr	r1, [r7, #4]
 8001c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c70:	f000 fc81 	bl	8002576 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c74:	4a06      	ldr	r2, [pc, #24]	@ (8001c90 <HAL_InitTick+0x5c>)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	e000      	b.n	8001c80 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3708      	adds	r7, #8
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	20000010 	.word	0x20000010
 8001c8c:	20000018 	.word	0x20000018
 8001c90:	20000014 	.word	0x20000014

08001c94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c98:	4b06      	ldr	r3, [pc, #24]	@ (8001cb4 <HAL_IncTick+0x20>)
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	461a      	mov	r2, r3
 8001c9e:	4b06      	ldr	r3, [pc, #24]	@ (8001cb8 <HAL_IncTick+0x24>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4413      	add	r3, r2
 8001ca4:	4a04      	ldr	r2, [pc, #16]	@ (8001cb8 <HAL_IncTick+0x24>)
 8001ca6:	6013      	str	r3, [r2, #0]
}
 8001ca8:	bf00      	nop
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	20000018 	.word	0x20000018
 8001cb8:	200003c4 	.word	0x200003c4

08001cbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  return uwTick;
 8001cc0:	4b03      	ldr	r3, [pc, #12]	@ (8001cd0 <HAL_GetTick+0x14>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	200003c4 	.word	0x200003c4

08001cd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cdc:	f7ff ffee 	bl	8001cbc <HAL_GetTick>
 8001ce0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cec:	d005      	beq.n	8001cfa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cee:	4b0a      	ldr	r3, [pc, #40]	@ (8001d18 <HAL_Delay+0x44>)
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	4413      	add	r3, r2
 8001cf8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001cfa:	bf00      	nop
 8001cfc:	f7ff ffde 	bl	8001cbc <HAL_GetTick>
 8001d00:	4602      	mov	r2, r0
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	68fa      	ldr	r2, [r7, #12]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d8f7      	bhi.n	8001cfc <HAL_Delay+0x28>
  {
  }
}
 8001d0c:	bf00      	nop
 8001d0e:	bf00      	nop
 8001d10:	3710      	adds	r7, #16
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	20000018 	.word	0x20000018

08001d1c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b084      	sub	sp, #16
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d24:	2300      	movs	r3, #0
 8001d26:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d101      	bne.n	8001d32 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e033      	b.n	8001d9a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d109      	bne.n	8001d4e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f7ff fdbc 	bl	80018b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2200      	movs	r2, #0
 8001d44:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d52:	f003 0310 	and.w	r3, r3, #16
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d118      	bne.n	8001d8c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001d62:	f023 0302 	bic.w	r3, r3, #2
 8001d66:	f043 0202 	orr.w	r2, r3, #2
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f000 fa2a 	bl	80021c8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2200      	movs	r2, #0
 8001d78:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7e:	f023 0303 	bic.w	r3, r3, #3
 8001d82:	f043 0201 	orr.w	r2, r3, #1
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	641a      	str	r2, [r3, #64]	@ 0x40
 8001d8a:	e001      	b.n	8001d90 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2200      	movs	r2, #0
 8001d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001d98:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3710      	adds	r7, #16
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
	...

08001da4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b085      	sub	sp, #20
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001dac:	2300      	movs	r3, #0
 8001dae:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d101      	bne.n	8001dbe <HAL_ADC_Start+0x1a>
 8001dba:	2302      	movs	r3, #2
 8001dbc:	e0b2      	b.n	8001f24 <HAL_ADC_Start+0x180>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	f003 0301 	and.w	r3, r3, #1
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d018      	beq.n	8001e06 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	689a      	ldr	r2, [r3, #8]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f042 0201 	orr.w	r2, r2, #1
 8001de2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001de4:	4b52      	ldr	r3, [pc, #328]	@ (8001f30 <HAL_ADC_Start+0x18c>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a52      	ldr	r2, [pc, #328]	@ (8001f34 <HAL_ADC_Start+0x190>)
 8001dea:	fba2 2303 	umull	r2, r3, r2, r3
 8001dee:	0c9a      	lsrs	r2, r3, #18
 8001df0:	4613      	mov	r3, r2
 8001df2:	005b      	lsls	r3, r3, #1
 8001df4:	4413      	add	r3, r2
 8001df6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001df8:	e002      	b.n	8001e00 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	3b01      	subs	r3, #1
 8001dfe:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d1f9      	bne.n	8001dfa <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	f003 0301 	and.w	r3, r3, #1
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d17a      	bne.n	8001f0a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e18:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001e1c:	f023 0301 	bic.w	r3, r3, #1
 8001e20:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d007      	beq.n	8001e46 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001e3e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e52:	d106      	bne.n	8001e62 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e58:	f023 0206 	bic.w	r2, r3, #6
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	645a      	str	r2, [r3, #68]	@ 0x44
 8001e60:	e002      	b.n	8001e68 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2200      	movs	r2, #0
 8001e66:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e70:	4b31      	ldr	r3, [pc, #196]	@ (8001f38 <HAL_ADC_Start+0x194>)
 8001e72:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001e7c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	f003 031f 	and.w	r3, r3, #31
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d12a      	bne.n	8001ee0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a2b      	ldr	r2, [pc, #172]	@ (8001f3c <HAL_ADC_Start+0x198>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d015      	beq.n	8001ec0 <HAL_ADC_Start+0x11c>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a29      	ldr	r2, [pc, #164]	@ (8001f40 <HAL_ADC_Start+0x19c>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d105      	bne.n	8001eaa <HAL_ADC_Start+0x106>
 8001e9e:	4b26      	ldr	r3, [pc, #152]	@ (8001f38 <HAL_ADC_Start+0x194>)
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	f003 031f 	and.w	r3, r3, #31
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d00a      	beq.n	8001ec0 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a25      	ldr	r2, [pc, #148]	@ (8001f44 <HAL_ADC_Start+0x1a0>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d136      	bne.n	8001f22 <HAL_ADC_Start+0x17e>
 8001eb4:	4b20      	ldr	r3, [pc, #128]	@ (8001f38 <HAL_ADC_Start+0x194>)
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f003 0310 	and.w	r3, r3, #16
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d130      	bne.n	8001f22 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d129      	bne.n	8001f22 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	689a      	ldr	r2, [r3, #8]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001edc:	609a      	str	r2, [r3, #8]
 8001ede:	e020      	b.n	8001f22 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a15      	ldr	r2, [pc, #84]	@ (8001f3c <HAL_ADC_Start+0x198>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d11b      	bne.n	8001f22 <HAL_ADC_Start+0x17e>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d114      	bne.n	8001f22 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	689a      	ldr	r2, [r3, #8]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001f06:	609a      	str	r2, [r3, #8]
 8001f08:	e00b      	b.n	8001f22 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f0e:	f043 0210 	orr.w	r2, r3, #16
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f1a:	f043 0201 	orr.w	r2, r3, #1
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001f22:	2300      	movs	r3, #0
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3714      	adds	r7, #20
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr
 8001f30:	20000010 	.word	0x20000010
 8001f34:	431bde83 	.word	0x431bde83
 8001f38:	40012300 	.word	0x40012300
 8001f3c:	40012000 	.word	0x40012000
 8001f40:	40012100 	.word	0x40012100
 8001f44:	40012200 	.word	0x40012200

08001f48 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	370c      	adds	r7, #12
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
	...

08001f64 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b085      	sub	sp, #20
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
 8001f6c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d101      	bne.n	8001f80 <HAL_ADC_ConfigChannel+0x1c>
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	e113      	b.n	80021a8 <HAL_ADC_ConfigChannel+0x244>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2b09      	cmp	r3, #9
 8001f8e:	d925      	bls.n	8001fdc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	68d9      	ldr	r1, [r3, #12]
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	b29b      	uxth	r3, r3
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	4613      	mov	r3, r2
 8001fa0:	005b      	lsls	r3, r3, #1
 8001fa2:	4413      	add	r3, r2
 8001fa4:	3b1e      	subs	r3, #30
 8001fa6:	2207      	movs	r2, #7
 8001fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fac:	43da      	mvns	r2, r3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	400a      	ands	r2, r1
 8001fb4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	68d9      	ldr	r1, [r3, #12]
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	689a      	ldr	r2, [r3, #8]
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	b29b      	uxth	r3, r3
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	4603      	mov	r3, r0
 8001fca:	005b      	lsls	r3, r3, #1
 8001fcc:	4403      	add	r3, r0
 8001fce:	3b1e      	subs	r3, #30
 8001fd0:	409a      	lsls	r2, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	430a      	orrs	r2, r1
 8001fd8:	60da      	str	r2, [r3, #12]
 8001fda:	e022      	b.n	8002022 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	6919      	ldr	r1, [r3, #16]
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	b29b      	uxth	r3, r3
 8001fe8:	461a      	mov	r2, r3
 8001fea:	4613      	mov	r3, r2
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	4413      	add	r3, r2
 8001ff0:	2207      	movs	r2, #7
 8001ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff6:	43da      	mvns	r2, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	400a      	ands	r2, r1
 8001ffe:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	6919      	ldr	r1, [r3, #16]
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	689a      	ldr	r2, [r3, #8]
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	b29b      	uxth	r3, r3
 8002010:	4618      	mov	r0, r3
 8002012:	4603      	mov	r3, r0
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	4403      	add	r3, r0
 8002018:	409a      	lsls	r2, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	430a      	orrs	r2, r1
 8002020:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	2b06      	cmp	r3, #6
 8002028:	d824      	bhi.n	8002074 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	685a      	ldr	r2, [r3, #4]
 8002034:	4613      	mov	r3, r2
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4413      	add	r3, r2
 800203a:	3b05      	subs	r3, #5
 800203c:	221f      	movs	r2, #31
 800203e:	fa02 f303 	lsl.w	r3, r2, r3
 8002042:	43da      	mvns	r2, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	400a      	ands	r2, r1
 800204a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	b29b      	uxth	r3, r3
 8002058:	4618      	mov	r0, r3
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	685a      	ldr	r2, [r3, #4]
 800205e:	4613      	mov	r3, r2
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	4413      	add	r3, r2
 8002064:	3b05      	subs	r3, #5
 8002066:	fa00 f203 	lsl.w	r2, r0, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	430a      	orrs	r2, r1
 8002070:	635a      	str	r2, [r3, #52]	@ 0x34
 8002072:	e04c      	b.n	800210e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	2b0c      	cmp	r3, #12
 800207a:	d824      	bhi.n	80020c6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685a      	ldr	r2, [r3, #4]
 8002086:	4613      	mov	r3, r2
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	4413      	add	r3, r2
 800208c:	3b23      	subs	r3, #35	@ 0x23
 800208e:	221f      	movs	r2, #31
 8002090:	fa02 f303 	lsl.w	r3, r2, r3
 8002094:	43da      	mvns	r2, r3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	400a      	ands	r2, r1
 800209c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	b29b      	uxth	r3, r3
 80020aa:	4618      	mov	r0, r3
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	685a      	ldr	r2, [r3, #4]
 80020b0:	4613      	mov	r3, r2
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	4413      	add	r3, r2
 80020b6:	3b23      	subs	r3, #35	@ 0x23
 80020b8:	fa00 f203 	lsl.w	r2, r0, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	430a      	orrs	r2, r1
 80020c2:	631a      	str	r2, [r3, #48]	@ 0x30
 80020c4:	e023      	b.n	800210e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685a      	ldr	r2, [r3, #4]
 80020d0:	4613      	mov	r3, r2
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	4413      	add	r3, r2
 80020d6:	3b41      	subs	r3, #65	@ 0x41
 80020d8:	221f      	movs	r2, #31
 80020da:	fa02 f303 	lsl.w	r3, r2, r3
 80020de:	43da      	mvns	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	400a      	ands	r2, r1
 80020e6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	b29b      	uxth	r3, r3
 80020f4:	4618      	mov	r0, r3
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685a      	ldr	r2, [r3, #4]
 80020fa:	4613      	mov	r3, r2
 80020fc:	009b      	lsls	r3, r3, #2
 80020fe:	4413      	add	r3, r2
 8002100:	3b41      	subs	r3, #65	@ 0x41
 8002102:	fa00 f203 	lsl.w	r2, r0, r3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	430a      	orrs	r2, r1
 800210c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800210e:	4b29      	ldr	r3, [pc, #164]	@ (80021b4 <HAL_ADC_ConfigChannel+0x250>)
 8002110:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a28      	ldr	r2, [pc, #160]	@ (80021b8 <HAL_ADC_ConfigChannel+0x254>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d10f      	bne.n	800213c <HAL_ADC_ConfigChannel+0x1d8>
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2b12      	cmp	r3, #18
 8002122:	d10b      	bne.n	800213c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a1d      	ldr	r2, [pc, #116]	@ (80021b8 <HAL_ADC_ConfigChannel+0x254>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d12b      	bne.n	800219e <HAL_ADC_ConfigChannel+0x23a>
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a1c      	ldr	r2, [pc, #112]	@ (80021bc <HAL_ADC_ConfigChannel+0x258>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d003      	beq.n	8002158 <HAL_ADC_ConfigChannel+0x1f4>
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	2b11      	cmp	r3, #17
 8002156:	d122      	bne.n	800219e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a11      	ldr	r2, [pc, #68]	@ (80021bc <HAL_ADC_ConfigChannel+0x258>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d111      	bne.n	800219e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800217a:	4b11      	ldr	r3, [pc, #68]	@ (80021c0 <HAL_ADC_ConfigChannel+0x25c>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a11      	ldr	r2, [pc, #68]	@ (80021c4 <HAL_ADC_ConfigChannel+0x260>)
 8002180:	fba2 2303 	umull	r2, r3, r2, r3
 8002184:	0c9a      	lsrs	r2, r3, #18
 8002186:	4613      	mov	r3, r2
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	4413      	add	r3, r2
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002190:	e002      	b.n	8002198 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	3b01      	subs	r3, #1
 8002196:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d1f9      	bne.n	8002192 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80021a6:	2300      	movs	r3, #0
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3714      	adds	r7, #20
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr
 80021b4:	40012300 	.word	0x40012300
 80021b8:	40012000 	.word	0x40012000
 80021bc:	10000012 	.word	0x10000012
 80021c0:	20000010 	.word	0x20000010
 80021c4:	431bde83 	.word	0x431bde83

080021c8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b085      	sub	sp, #20
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021d0:	4b79      	ldr	r3, [pc, #484]	@ (80023b8 <ADC_Init+0x1f0>)
 80021d2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	685a      	ldr	r2, [r3, #4]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	431a      	orrs	r2, r3
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	685a      	ldr	r2, [r3, #4]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80021fc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	6859      	ldr	r1, [r3, #4]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	691b      	ldr	r3, [r3, #16]
 8002208:	021a      	lsls	r2, r3, #8
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	430a      	orrs	r2, r1
 8002210:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	685a      	ldr	r2, [r3, #4]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002220:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	6859      	ldr	r1, [r3, #4]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	689a      	ldr	r2, [r3, #8]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	430a      	orrs	r2, r1
 8002232:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	689a      	ldr	r2, [r3, #8]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002242:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	6899      	ldr	r1, [r3, #8]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	68da      	ldr	r2, [r3, #12]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	430a      	orrs	r2, r1
 8002254:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800225a:	4a58      	ldr	r2, [pc, #352]	@ (80023bc <ADC_Init+0x1f4>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d022      	beq.n	80022a6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	689a      	ldr	r2, [r3, #8]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800226e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	6899      	ldr	r1, [r3, #8]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	430a      	orrs	r2, r1
 8002280:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	689a      	ldr	r2, [r3, #8]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002290:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	6899      	ldr	r1, [r3, #8]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	430a      	orrs	r2, r1
 80022a2:	609a      	str	r2, [r3, #8]
 80022a4:	e00f      	b.n	80022c6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	689a      	ldr	r2, [r3, #8]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80022b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	689a      	ldr	r2, [r3, #8]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80022c4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	689a      	ldr	r2, [r3, #8]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f022 0202 	bic.w	r2, r2, #2
 80022d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	6899      	ldr	r1, [r3, #8]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	7e1b      	ldrb	r3, [r3, #24]
 80022e0:	005a      	lsls	r2, r3, #1
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	430a      	orrs	r2, r1
 80022e8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d01b      	beq.n	800232c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	685a      	ldr	r2, [r3, #4]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002302:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	685a      	ldr	r2, [r3, #4]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002312:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	6859      	ldr	r1, [r3, #4]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800231e:	3b01      	subs	r3, #1
 8002320:	035a      	lsls	r2, r3, #13
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	430a      	orrs	r2, r1
 8002328:	605a      	str	r2, [r3, #4]
 800232a:	e007      	b.n	800233c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	685a      	ldr	r2, [r3, #4]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800233a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800234a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	69db      	ldr	r3, [r3, #28]
 8002356:	3b01      	subs	r3, #1
 8002358:	051a      	lsls	r2, r3, #20
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	430a      	orrs	r2, r1
 8002360:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	689a      	ldr	r2, [r3, #8]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002370:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	6899      	ldr	r1, [r3, #8]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800237e:	025a      	lsls	r2, r3, #9
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	430a      	orrs	r2, r1
 8002386:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	689a      	ldr	r2, [r3, #8]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002396:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	6899      	ldr	r1, [r3, #8]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	695b      	ldr	r3, [r3, #20]
 80023a2:	029a      	lsls	r2, r3, #10
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	430a      	orrs	r2, r1
 80023aa:	609a      	str	r2, [r3, #8]
}
 80023ac:	bf00      	nop
 80023ae:	3714      	adds	r7, #20
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr
 80023b8:	40012300 	.word	0x40012300
 80023bc:	0f000001 	.word	0x0f000001

080023c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	f003 0307 	and.w	r3, r3, #7
 80023ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002404 <__NVIC_SetPriorityGrouping+0x44>)
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023d6:	68ba      	ldr	r2, [r7, #8]
 80023d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023dc:	4013      	ands	r3, r2
 80023de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80023ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023f2:	4a04      	ldr	r2, [pc, #16]	@ (8002404 <__NVIC_SetPriorityGrouping+0x44>)
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	60d3      	str	r3, [r2, #12]
}
 80023f8:	bf00      	nop
 80023fa:	3714      	adds	r7, #20
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr
 8002404:	e000ed00 	.word	0xe000ed00

08002408 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800240c:	4b04      	ldr	r3, [pc, #16]	@ (8002420 <__NVIC_GetPriorityGrouping+0x18>)
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	0a1b      	lsrs	r3, r3, #8
 8002412:	f003 0307 	and.w	r3, r3, #7
}
 8002416:	4618      	mov	r0, r3
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr
 8002420:	e000ed00 	.word	0xe000ed00

08002424 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	4603      	mov	r3, r0
 800242c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800242e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002432:	2b00      	cmp	r3, #0
 8002434:	db0b      	blt.n	800244e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002436:	79fb      	ldrb	r3, [r7, #7]
 8002438:	f003 021f 	and.w	r2, r3, #31
 800243c:	4907      	ldr	r1, [pc, #28]	@ (800245c <__NVIC_EnableIRQ+0x38>)
 800243e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002442:	095b      	lsrs	r3, r3, #5
 8002444:	2001      	movs	r0, #1
 8002446:	fa00 f202 	lsl.w	r2, r0, r2
 800244a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800244e:	bf00      	nop
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	e000e100 	.word	0xe000e100

08002460 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	4603      	mov	r3, r0
 8002468:	6039      	str	r1, [r7, #0]
 800246a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800246c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002470:	2b00      	cmp	r3, #0
 8002472:	db0a      	blt.n	800248a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	b2da      	uxtb	r2, r3
 8002478:	490c      	ldr	r1, [pc, #48]	@ (80024ac <__NVIC_SetPriority+0x4c>)
 800247a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800247e:	0112      	lsls	r2, r2, #4
 8002480:	b2d2      	uxtb	r2, r2
 8002482:	440b      	add	r3, r1
 8002484:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002488:	e00a      	b.n	80024a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	b2da      	uxtb	r2, r3
 800248e:	4908      	ldr	r1, [pc, #32]	@ (80024b0 <__NVIC_SetPriority+0x50>)
 8002490:	79fb      	ldrb	r3, [r7, #7]
 8002492:	f003 030f 	and.w	r3, r3, #15
 8002496:	3b04      	subs	r3, #4
 8002498:	0112      	lsls	r2, r2, #4
 800249a:	b2d2      	uxtb	r2, r2
 800249c:	440b      	add	r3, r1
 800249e:	761a      	strb	r2, [r3, #24]
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr
 80024ac:	e000e100 	.word	0xe000e100
 80024b0:	e000ed00 	.word	0xe000ed00

080024b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b089      	sub	sp, #36	@ 0x24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f003 0307 	and.w	r3, r3, #7
 80024c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	f1c3 0307 	rsb	r3, r3, #7
 80024ce:	2b04      	cmp	r3, #4
 80024d0:	bf28      	it	cs
 80024d2:	2304      	movcs	r3, #4
 80024d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	3304      	adds	r3, #4
 80024da:	2b06      	cmp	r3, #6
 80024dc:	d902      	bls.n	80024e4 <NVIC_EncodePriority+0x30>
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	3b03      	subs	r3, #3
 80024e2:	e000      	b.n	80024e6 <NVIC_EncodePriority+0x32>
 80024e4:	2300      	movs	r3, #0
 80024e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024e8:	f04f 32ff 	mov.w	r2, #4294967295
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	fa02 f303 	lsl.w	r3, r2, r3
 80024f2:	43da      	mvns	r2, r3
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	401a      	ands	r2, r3
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	fa01 f303 	lsl.w	r3, r1, r3
 8002506:	43d9      	mvns	r1, r3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800250c:	4313      	orrs	r3, r2
         );
}
 800250e:	4618      	mov	r0, r3
 8002510:	3724      	adds	r7, #36	@ 0x24
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
	...

0800251c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	3b01      	subs	r3, #1
 8002528:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800252c:	d301      	bcc.n	8002532 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800252e:	2301      	movs	r3, #1
 8002530:	e00f      	b.n	8002552 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002532:	4a0a      	ldr	r2, [pc, #40]	@ (800255c <SysTick_Config+0x40>)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	3b01      	subs	r3, #1
 8002538:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800253a:	210f      	movs	r1, #15
 800253c:	f04f 30ff 	mov.w	r0, #4294967295
 8002540:	f7ff ff8e 	bl	8002460 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002544:	4b05      	ldr	r3, [pc, #20]	@ (800255c <SysTick_Config+0x40>)
 8002546:	2200      	movs	r2, #0
 8002548:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800254a:	4b04      	ldr	r3, [pc, #16]	@ (800255c <SysTick_Config+0x40>)
 800254c:	2207      	movs	r2, #7
 800254e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	3708      	adds	r7, #8
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	e000e010 	.word	0xe000e010

08002560 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f7ff ff29 	bl	80023c0 <__NVIC_SetPriorityGrouping>
}
 800256e:	bf00      	nop
 8002570:	3708      	adds	r7, #8
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}

08002576 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002576:	b580      	push	{r7, lr}
 8002578:	b086      	sub	sp, #24
 800257a:	af00      	add	r7, sp, #0
 800257c:	4603      	mov	r3, r0
 800257e:	60b9      	str	r1, [r7, #8]
 8002580:	607a      	str	r2, [r7, #4]
 8002582:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002584:	2300      	movs	r3, #0
 8002586:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002588:	f7ff ff3e 	bl	8002408 <__NVIC_GetPriorityGrouping>
 800258c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	68b9      	ldr	r1, [r7, #8]
 8002592:	6978      	ldr	r0, [r7, #20]
 8002594:	f7ff ff8e 	bl	80024b4 <NVIC_EncodePriority>
 8002598:	4602      	mov	r2, r0
 800259a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800259e:	4611      	mov	r1, r2
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff ff5d 	bl	8002460 <__NVIC_SetPriority>
}
 80025a6:	bf00      	nop
 80025a8:	3718      	adds	r7, #24
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b082      	sub	sp, #8
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	4603      	mov	r3, r0
 80025b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025bc:	4618      	mov	r0, r3
 80025be:	f7ff ff31 	bl	8002424 <__NVIC_EnableIRQ>
}
 80025c2:	bf00      	nop
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b082      	sub	sp, #8
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f7ff ffa2 	bl	800251c <SysTick_Config>
 80025d8:	4603      	mov	r3, r0
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3708      	adds	r7, #8
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
	...

080025e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b089      	sub	sp, #36	@ 0x24
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80025ee:	2300      	movs	r3, #0
 80025f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80025f2:	2300      	movs	r3, #0
 80025f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80025f6:	2300      	movs	r3, #0
 80025f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025fa:	2300      	movs	r3, #0
 80025fc:	61fb      	str	r3, [r7, #28]
 80025fe:	e165      	b.n	80028cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002600:	2201      	movs	r2, #1
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	fa02 f303 	lsl.w	r3, r2, r3
 8002608:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	697a      	ldr	r2, [r7, #20]
 8002610:	4013      	ands	r3, r2
 8002612:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002614:	693a      	ldr	r2, [r7, #16]
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	429a      	cmp	r2, r3
 800261a:	f040 8154 	bne.w	80028c6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	f003 0303 	and.w	r3, r3, #3
 8002626:	2b01      	cmp	r3, #1
 8002628:	d005      	beq.n	8002636 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002632:	2b02      	cmp	r3, #2
 8002634:	d130      	bne.n	8002698 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	2203      	movs	r2, #3
 8002642:	fa02 f303 	lsl.w	r3, r2, r3
 8002646:	43db      	mvns	r3, r3
 8002648:	69ba      	ldr	r2, [r7, #24]
 800264a:	4013      	ands	r3, r2
 800264c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	68da      	ldr	r2, [r3, #12]
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	fa02 f303 	lsl.w	r3, r2, r3
 800265a:	69ba      	ldr	r2, [r7, #24]
 800265c:	4313      	orrs	r3, r2
 800265e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	69ba      	ldr	r2, [r7, #24]
 8002664:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800266c:	2201      	movs	r2, #1
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	fa02 f303 	lsl.w	r3, r2, r3
 8002674:	43db      	mvns	r3, r3
 8002676:	69ba      	ldr	r2, [r7, #24]
 8002678:	4013      	ands	r3, r2
 800267a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	091b      	lsrs	r3, r3, #4
 8002682:	f003 0201 	and.w	r2, r3, #1
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	fa02 f303 	lsl.w	r3, r2, r3
 800268c:	69ba      	ldr	r2, [r7, #24]
 800268e:	4313      	orrs	r3, r2
 8002690:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	69ba      	ldr	r2, [r7, #24]
 8002696:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f003 0303 	and.w	r3, r3, #3
 80026a0:	2b03      	cmp	r3, #3
 80026a2:	d017      	beq.n	80026d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	005b      	lsls	r3, r3, #1
 80026ae:	2203      	movs	r2, #3
 80026b0:	fa02 f303 	lsl.w	r3, r2, r3
 80026b4:	43db      	mvns	r3, r3
 80026b6:	69ba      	ldr	r2, [r7, #24]
 80026b8:	4013      	ands	r3, r2
 80026ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	689a      	ldr	r2, [r3, #8]
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	005b      	lsls	r3, r3, #1
 80026c4:	fa02 f303 	lsl.w	r3, r2, r3
 80026c8:	69ba      	ldr	r2, [r7, #24]
 80026ca:	4313      	orrs	r3, r2
 80026cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	69ba      	ldr	r2, [r7, #24]
 80026d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f003 0303 	and.w	r3, r3, #3
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d123      	bne.n	8002728 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	08da      	lsrs	r2, r3, #3
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	3208      	adds	r2, #8
 80026e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	f003 0307 	and.w	r3, r3, #7
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	220f      	movs	r2, #15
 80026f8:	fa02 f303 	lsl.w	r3, r2, r3
 80026fc:	43db      	mvns	r3, r3
 80026fe:	69ba      	ldr	r2, [r7, #24]
 8002700:	4013      	ands	r3, r2
 8002702:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	691a      	ldr	r2, [r3, #16]
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	f003 0307 	and.w	r3, r3, #7
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	69ba      	ldr	r2, [r7, #24]
 8002716:	4313      	orrs	r3, r2
 8002718:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	08da      	lsrs	r2, r3, #3
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	3208      	adds	r2, #8
 8002722:	69b9      	ldr	r1, [r7, #24]
 8002724:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	005b      	lsls	r3, r3, #1
 8002732:	2203      	movs	r2, #3
 8002734:	fa02 f303 	lsl.w	r3, r2, r3
 8002738:	43db      	mvns	r3, r3
 800273a:	69ba      	ldr	r2, [r7, #24]
 800273c:	4013      	ands	r3, r2
 800273e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f003 0203 	and.w	r2, r3, #3
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	005b      	lsls	r3, r3, #1
 800274c:	fa02 f303 	lsl.w	r3, r2, r3
 8002750:	69ba      	ldr	r2, [r7, #24]
 8002752:	4313      	orrs	r3, r2
 8002754:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	69ba      	ldr	r2, [r7, #24]
 800275a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002764:	2b00      	cmp	r3, #0
 8002766:	f000 80ae 	beq.w	80028c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800276a:	2300      	movs	r3, #0
 800276c:	60fb      	str	r3, [r7, #12]
 800276e:	4b5d      	ldr	r3, [pc, #372]	@ (80028e4 <HAL_GPIO_Init+0x300>)
 8002770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002772:	4a5c      	ldr	r2, [pc, #368]	@ (80028e4 <HAL_GPIO_Init+0x300>)
 8002774:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002778:	6453      	str	r3, [r2, #68]	@ 0x44
 800277a:	4b5a      	ldr	r3, [pc, #360]	@ (80028e4 <HAL_GPIO_Init+0x300>)
 800277c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800277e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002782:	60fb      	str	r3, [r7, #12]
 8002784:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002786:	4a58      	ldr	r2, [pc, #352]	@ (80028e8 <HAL_GPIO_Init+0x304>)
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	089b      	lsrs	r3, r3, #2
 800278c:	3302      	adds	r3, #2
 800278e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002792:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	f003 0303 	and.w	r3, r3, #3
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	220f      	movs	r2, #15
 800279e:	fa02 f303 	lsl.w	r3, r2, r3
 80027a2:	43db      	mvns	r3, r3
 80027a4:	69ba      	ldr	r2, [r7, #24]
 80027a6:	4013      	ands	r3, r2
 80027a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	4a4f      	ldr	r2, [pc, #316]	@ (80028ec <HAL_GPIO_Init+0x308>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d025      	beq.n	80027fe <HAL_GPIO_Init+0x21a>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4a4e      	ldr	r2, [pc, #312]	@ (80028f0 <HAL_GPIO_Init+0x30c>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d01f      	beq.n	80027fa <HAL_GPIO_Init+0x216>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4a4d      	ldr	r2, [pc, #308]	@ (80028f4 <HAL_GPIO_Init+0x310>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d019      	beq.n	80027f6 <HAL_GPIO_Init+0x212>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4a4c      	ldr	r2, [pc, #304]	@ (80028f8 <HAL_GPIO_Init+0x314>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d013      	beq.n	80027f2 <HAL_GPIO_Init+0x20e>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	4a4b      	ldr	r2, [pc, #300]	@ (80028fc <HAL_GPIO_Init+0x318>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d00d      	beq.n	80027ee <HAL_GPIO_Init+0x20a>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4a4a      	ldr	r2, [pc, #296]	@ (8002900 <HAL_GPIO_Init+0x31c>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d007      	beq.n	80027ea <HAL_GPIO_Init+0x206>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4a49      	ldr	r2, [pc, #292]	@ (8002904 <HAL_GPIO_Init+0x320>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d101      	bne.n	80027e6 <HAL_GPIO_Init+0x202>
 80027e2:	2306      	movs	r3, #6
 80027e4:	e00c      	b.n	8002800 <HAL_GPIO_Init+0x21c>
 80027e6:	2307      	movs	r3, #7
 80027e8:	e00a      	b.n	8002800 <HAL_GPIO_Init+0x21c>
 80027ea:	2305      	movs	r3, #5
 80027ec:	e008      	b.n	8002800 <HAL_GPIO_Init+0x21c>
 80027ee:	2304      	movs	r3, #4
 80027f0:	e006      	b.n	8002800 <HAL_GPIO_Init+0x21c>
 80027f2:	2303      	movs	r3, #3
 80027f4:	e004      	b.n	8002800 <HAL_GPIO_Init+0x21c>
 80027f6:	2302      	movs	r3, #2
 80027f8:	e002      	b.n	8002800 <HAL_GPIO_Init+0x21c>
 80027fa:	2301      	movs	r3, #1
 80027fc:	e000      	b.n	8002800 <HAL_GPIO_Init+0x21c>
 80027fe:	2300      	movs	r3, #0
 8002800:	69fa      	ldr	r2, [r7, #28]
 8002802:	f002 0203 	and.w	r2, r2, #3
 8002806:	0092      	lsls	r2, r2, #2
 8002808:	4093      	lsls	r3, r2
 800280a:	69ba      	ldr	r2, [r7, #24]
 800280c:	4313      	orrs	r3, r2
 800280e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002810:	4935      	ldr	r1, [pc, #212]	@ (80028e8 <HAL_GPIO_Init+0x304>)
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	089b      	lsrs	r3, r3, #2
 8002816:	3302      	adds	r3, #2
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800281e:	4b3a      	ldr	r3, [pc, #232]	@ (8002908 <HAL_GPIO_Init+0x324>)
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	43db      	mvns	r3, r3
 8002828:	69ba      	ldr	r2, [r7, #24]
 800282a:	4013      	ands	r3, r2
 800282c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d003      	beq.n	8002842 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800283a:	69ba      	ldr	r2, [r7, #24]
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	4313      	orrs	r3, r2
 8002840:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002842:	4a31      	ldr	r2, [pc, #196]	@ (8002908 <HAL_GPIO_Init+0x324>)
 8002844:	69bb      	ldr	r3, [r7, #24]
 8002846:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002848:	4b2f      	ldr	r3, [pc, #188]	@ (8002908 <HAL_GPIO_Init+0x324>)
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	43db      	mvns	r3, r3
 8002852:	69ba      	ldr	r2, [r7, #24]
 8002854:	4013      	ands	r3, r2
 8002856:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002860:	2b00      	cmp	r3, #0
 8002862:	d003      	beq.n	800286c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002864:	69ba      	ldr	r2, [r7, #24]
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	4313      	orrs	r3, r2
 800286a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800286c:	4a26      	ldr	r2, [pc, #152]	@ (8002908 <HAL_GPIO_Init+0x324>)
 800286e:	69bb      	ldr	r3, [r7, #24]
 8002870:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002872:	4b25      	ldr	r3, [pc, #148]	@ (8002908 <HAL_GPIO_Init+0x324>)
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002878:	693b      	ldr	r3, [r7, #16]
 800287a:	43db      	mvns	r3, r3
 800287c:	69ba      	ldr	r2, [r7, #24]
 800287e:	4013      	ands	r3, r2
 8002880:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d003      	beq.n	8002896 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800288e:	69ba      	ldr	r2, [r7, #24]
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	4313      	orrs	r3, r2
 8002894:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002896:	4a1c      	ldr	r2, [pc, #112]	@ (8002908 <HAL_GPIO_Init+0x324>)
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800289c:	4b1a      	ldr	r3, [pc, #104]	@ (8002908 <HAL_GPIO_Init+0x324>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	43db      	mvns	r3, r3
 80028a6:	69ba      	ldr	r2, [r7, #24]
 80028a8:	4013      	ands	r3, r2
 80028aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d003      	beq.n	80028c0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80028b8:	69ba      	ldr	r2, [r7, #24]
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	4313      	orrs	r3, r2
 80028be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028c0:	4a11      	ldr	r2, [pc, #68]	@ (8002908 <HAL_GPIO_Init+0x324>)
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	3301      	adds	r3, #1
 80028ca:	61fb      	str	r3, [r7, #28]
 80028cc:	69fb      	ldr	r3, [r7, #28]
 80028ce:	2b0f      	cmp	r3, #15
 80028d0:	f67f ae96 	bls.w	8002600 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80028d4:	bf00      	nop
 80028d6:	bf00      	nop
 80028d8:	3724      	adds	r7, #36	@ 0x24
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	40023800 	.word	0x40023800
 80028e8:	40013800 	.word	0x40013800
 80028ec:	40020000 	.word	0x40020000
 80028f0:	40020400 	.word	0x40020400
 80028f4:	40020800 	.word	0x40020800
 80028f8:	40020c00 	.word	0x40020c00
 80028fc:	40021000 	.word	0x40021000
 8002900:	40021400 	.word	0x40021400
 8002904:	40021800 	.word	0x40021800
 8002908:	40013c00 	.word	0x40013c00

0800290c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	460b      	mov	r3, r1
 8002916:	807b      	strh	r3, [r7, #2]
 8002918:	4613      	mov	r3, r2
 800291a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800291c:	787b      	ldrb	r3, [r7, #1]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d003      	beq.n	800292a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002922:	887a      	ldrh	r2, [r7, #2]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002928:	e003      	b.n	8002932 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800292a:	887b      	ldrh	r3, [r7, #2]
 800292c:	041a      	lsls	r2, r3, #16
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	619a      	str	r2, [r3, #24]
}
 8002932:	bf00      	nop
 8002934:	370c      	adds	r7, #12
 8002936:	46bd      	mov	sp, r7
 8002938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293c:	4770      	bx	lr

0800293e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800293e:	b480      	push	{r7}
 8002940:	b085      	sub	sp, #20
 8002942:	af00      	add	r7, sp, #0
 8002944:	6078      	str	r0, [r7, #4]
 8002946:	460b      	mov	r3, r1
 8002948:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	695b      	ldr	r3, [r3, #20]
 800294e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002950:	887a      	ldrh	r2, [r7, #2]
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	4013      	ands	r3, r2
 8002956:	041a      	lsls	r2, r3, #16
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	43d9      	mvns	r1, r3
 800295c:	887b      	ldrh	r3, [r7, #2]
 800295e:	400b      	ands	r3, r1
 8002960:	431a      	orrs	r2, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	619a      	str	r2, [r3, #24]
}
 8002966:	bf00      	nop
 8002968:	3714      	adds	r7, #20
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr
	...

08002974 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	4603      	mov	r3, r0
 800297c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800297e:	4b08      	ldr	r3, [pc, #32]	@ (80029a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002980:	695a      	ldr	r2, [r3, #20]
 8002982:	88fb      	ldrh	r3, [r7, #6]
 8002984:	4013      	ands	r3, r2
 8002986:	2b00      	cmp	r3, #0
 8002988:	d006      	beq.n	8002998 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800298a:	4a05      	ldr	r2, [pc, #20]	@ (80029a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800298c:	88fb      	ldrh	r3, [r7, #6]
 800298e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002990:	88fb      	ldrh	r3, [r7, #6]
 8002992:	4618      	mov	r0, r3
 8002994:	f7fd fef0 	bl	8000778 <HAL_GPIO_EXTI_Callback>
  }
}
 8002998:	bf00      	nop
 800299a:	3708      	adds	r7, #8
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	40013c00 	.word	0x40013c00

080029a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d101      	bne.n	80029b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e0cc      	b.n	8002b52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029b8:	4b68      	ldr	r3, [pc, #416]	@ (8002b5c <HAL_RCC_ClockConfig+0x1b8>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 030f 	and.w	r3, r3, #15
 80029c0:	683a      	ldr	r2, [r7, #0]
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d90c      	bls.n	80029e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029c6:	4b65      	ldr	r3, [pc, #404]	@ (8002b5c <HAL_RCC_ClockConfig+0x1b8>)
 80029c8:	683a      	ldr	r2, [r7, #0]
 80029ca:	b2d2      	uxtb	r2, r2
 80029cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029ce:	4b63      	ldr	r3, [pc, #396]	@ (8002b5c <HAL_RCC_ClockConfig+0x1b8>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 030f 	and.w	r3, r3, #15
 80029d6:	683a      	ldr	r2, [r7, #0]
 80029d8:	429a      	cmp	r2, r3
 80029da:	d001      	beq.n	80029e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e0b8      	b.n	8002b52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 0302 	and.w	r3, r3, #2
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d020      	beq.n	8002a2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0304 	and.w	r3, r3, #4
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d005      	beq.n	8002a04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029f8:	4b59      	ldr	r3, [pc, #356]	@ (8002b60 <HAL_RCC_ClockConfig+0x1bc>)
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	4a58      	ldr	r2, [pc, #352]	@ (8002b60 <HAL_RCC_ClockConfig+0x1bc>)
 80029fe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002a02:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 0308 	and.w	r3, r3, #8
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d005      	beq.n	8002a1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a10:	4b53      	ldr	r3, [pc, #332]	@ (8002b60 <HAL_RCC_ClockConfig+0x1bc>)
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	4a52      	ldr	r2, [pc, #328]	@ (8002b60 <HAL_RCC_ClockConfig+0x1bc>)
 8002a16:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002a1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a1c:	4b50      	ldr	r3, [pc, #320]	@ (8002b60 <HAL_RCC_ClockConfig+0x1bc>)
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	494d      	ldr	r1, [pc, #308]	@ (8002b60 <HAL_RCC_ClockConfig+0x1bc>)
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 0301 	and.w	r3, r3, #1
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d044      	beq.n	8002ac4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d107      	bne.n	8002a52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a42:	4b47      	ldr	r3, [pc, #284]	@ (8002b60 <HAL_RCC_ClockConfig+0x1bc>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d119      	bne.n	8002a82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e07f      	b.n	8002b52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	2b02      	cmp	r3, #2
 8002a58:	d003      	beq.n	8002a62 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a5e:	2b03      	cmp	r3, #3
 8002a60:	d107      	bne.n	8002a72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a62:	4b3f      	ldr	r3, [pc, #252]	@ (8002b60 <HAL_RCC_ClockConfig+0x1bc>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d109      	bne.n	8002a82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e06f      	b.n	8002b52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a72:	4b3b      	ldr	r3, [pc, #236]	@ (8002b60 <HAL_RCC_ClockConfig+0x1bc>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 0302 	and.w	r3, r3, #2
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d101      	bne.n	8002a82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e067      	b.n	8002b52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a82:	4b37      	ldr	r3, [pc, #220]	@ (8002b60 <HAL_RCC_ClockConfig+0x1bc>)
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	f023 0203 	bic.w	r2, r3, #3
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	4934      	ldr	r1, [pc, #208]	@ (8002b60 <HAL_RCC_ClockConfig+0x1bc>)
 8002a90:	4313      	orrs	r3, r2
 8002a92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a94:	f7ff f912 	bl	8001cbc <HAL_GetTick>
 8002a98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a9a:	e00a      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a9c:	f7ff f90e 	bl	8001cbc <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d901      	bls.n	8002ab2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e04f      	b.n	8002b52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ab2:	4b2b      	ldr	r3, [pc, #172]	@ (8002b60 <HAL_RCC_ClockConfig+0x1bc>)
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	f003 020c 	and.w	r2, r3, #12
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	009b      	lsls	r3, r3, #2
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d1eb      	bne.n	8002a9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ac4:	4b25      	ldr	r3, [pc, #148]	@ (8002b5c <HAL_RCC_ClockConfig+0x1b8>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f003 030f 	and.w	r3, r3, #15
 8002acc:	683a      	ldr	r2, [r7, #0]
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d20c      	bcs.n	8002aec <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ad2:	4b22      	ldr	r3, [pc, #136]	@ (8002b5c <HAL_RCC_ClockConfig+0x1b8>)
 8002ad4:	683a      	ldr	r2, [r7, #0]
 8002ad6:	b2d2      	uxtb	r2, r2
 8002ad8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ada:	4b20      	ldr	r3, [pc, #128]	@ (8002b5c <HAL_RCC_ClockConfig+0x1b8>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 030f 	and.w	r3, r3, #15
 8002ae2:	683a      	ldr	r2, [r7, #0]
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d001      	beq.n	8002aec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e032      	b.n	8002b52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f003 0304 	and.w	r3, r3, #4
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d008      	beq.n	8002b0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002af8:	4b19      	ldr	r3, [pc, #100]	@ (8002b60 <HAL_RCC_ClockConfig+0x1bc>)
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	4916      	ldr	r1, [pc, #88]	@ (8002b60 <HAL_RCC_ClockConfig+0x1bc>)
 8002b06:	4313      	orrs	r3, r2
 8002b08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0308 	and.w	r3, r3, #8
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d009      	beq.n	8002b2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b16:	4b12      	ldr	r3, [pc, #72]	@ (8002b60 <HAL_RCC_ClockConfig+0x1bc>)
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	691b      	ldr	r3, [r3, #16]
 8002b22:	00db      	lsls	r3, r3, #3
 8002b24:	490e      	ldr	r1, [pc, #56]	@ (8002b60 <HAL_RCC_ClockConfig+0x1bc>)
 8002b26:	4313      	orrs	r3, r2
 8002b28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b2a:	f000 f855 	bl	8002bd8 <HAL_RCC_GetSysClockFreq>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	4b0b      	ldr	r3, [pc, #44]	@ (8002b60 <HAL_RCC_ClockConfig+0x1bc>)
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	091b      	lsrs	r3, r3, #4
 8002b36:	f003 030f 	and.w	r3, r3, #15
 8002b3a:	490a      	ldr	r1, [pc, #40]	@ (8002b64 <HAL_RCC_ClockConfig+0x1c0>)
 8002b3c:	5ccb      	ldrb	r3, [r1, r3]
 8002b3e:	fa22 f303 	lsr.w	r3, r2, r3
 8002b42:	4a09      	ldr	r2, [pc, #36]	@ (8002b68 <HAL_RCC_ClockConfig+0x1c4>)
 8002b44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002b46:	4b09      	ldr	r3, [pc, #36]	@ (8002b6c <HAL_RCC_ClockConfig+0x1c8>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7ff f872 	bl	8001c34 <HAL_InitTick>

  return HAL_OK;
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3710      	adds	r7, #16
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	40023c00 	.word	0x40023c00
 8002b60:	40023800 	.word	0x40023800
 8002b64:	08009478 	.word	0x08009478
 8002b68:	20000010 	.word	0x20000010
 8002b6c:	20000014 	.word	0x20000014

08002b70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b74:	4b03      	ldr	r3, [pc, #12]	@ (8002b84 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b76:	681b      	ldr	r3, [r3, #0]
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop
 8002b84:	20000010 	.word	0x20000010

08002b88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002b8c:	f7ff fff0 	bl	8002b70 <HAL_RCC_GetHCLKFreq>
 8002b90:	4602      	mov	r2, r0
 8002b92:	4b05      	ldr	r3, [pc, #20]	@ (8002ba8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	0a9b      	lsrs	r3, r3, #10
 8002b98:	f003 0307 	and.w	r3, r3, #7
 8002b9c:	4903      	ldr	r1, [pc, #12]	@ (8002bac <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b9e:	5ccb      	ldrb	r3, [r1, r3]
 8002ba0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	40023800 	.word	0x40023800
 8002bac:	08009488 	.word	0x08009488

08002bb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002bb4:	f7ff ffdc 	bl	8002b70 <HAL_RCC_GetHCLKFreq>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	4b05      	ldr	r3, [pc, #20]	@ (8002bd0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	0b5b      	lsrs	r3, r3, #13
 8002bc0:	f003 0307 	and.w	r3, r3, #7
 8002bc4:	4903      	ldr	r1, [pc, #12]	@ (8002bd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002bc6:	5ccb      	ldrb	r3, [r1, r3]
 8002bc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	40023800 	.word	0x40023800
 8002bd4:	08009488 	.word	0x08009488

08002bd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bdc:	b0ae      	sub	sp, #184	@ 0xb8
 8002bde:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002be0:	2300      	movs	r3, #0
 8002be2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002be6:	2300      	movs	r3, #0
 8002be8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002bec:	2300      	movs	r3, #0
 8002bee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002bfe:	4bcb      	ldr	r3, [pc, #812]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x354>)
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	f003 030c 	and.w	r3, r3, #12
 8002c06:	2b0c      	cmp	r3, #12
 8002c08:	f200 8206 	bhi.w	8003018 <HAL_RCC_GetSysClockFreq+0x440>
 8002c0c:	a201      	add	r2, pc, #4	@ (adr r2, 8002c14 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c12:	bf00      	nop
 8002c14:	08002c49 	.word	0x08002c49
 8002c18:	08003019 	.word	0x08003019
 8002c1c:	08003019 	.word	0x08003019
 8002c20:	08003019 	.word	0x08003019
 8002c24:	08002c51 	.word	0x08002c51
 8002c28:	08003019 	.word	0x08003019
 8002c2c:	08003019 	.word	0x08003019
 8002c30:	08003019 	.word	0x08003019
 8002c34:	08002c59 	.word	0x08002c59
 8002c38:	08003019 	.word	0x08003019
 8002c3c:	08003019 	.word	0x08003019
 8002c40:	08003019 	.word	0x08003019
 8002c44:	08002e49 	.word	0x08002e49
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c48:	4bb9      	ldr	r3, [pc, #740]	@ (8002f30 <HAL_RCC_GetSysClockFreq+0x358>)
 8002c4a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002c4e:	e1e7      	b.n	8003020 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c50:	4bb8      	ldr	r3, [pc, #736]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002c52:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002c56:	e1e3      	b.n	8003020 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c58:	4bb4      	ldr	r3, [pc, #720]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x354>)
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c60:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c64:	4bb1      	ldr	r3, [pc, #708]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x354>)
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d071      	beq.n	8002d54 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c70:	4bae      	ldr	r3, [pc, #696]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x354>)
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	099b      	lsrs	r3, r3, #6
 8002c76:	2200      	movs	r2, #0
 8002c78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002c7c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002c80:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002c84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c88:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002c92:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002c96:	4622      	mov	r2, r4
 8002c98:	462b      	mov	r3, r5
 8002c9a:	f04f 0000 	mov.w	r0, #0
 8002c9e:	f04f 0100 	mov.w	r1, #0
 8002ca2:	0159      	lsls	r1, r3, #5
 8002ca4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ca8:	0150      	lsls	r0, r2, #5
 8002caa:	4602      	mov	r2, r0
 8002cac:	460b      	mov	r3, r1
 8002cae:	4621      	mov	r1, r4
 8002cb0:	1a51      	subs	r1, r2, r1
 8002cb2:	6439      	str	r1, [r7, #64]	@ 0x40
 8002cb4:	4629      	mov	r1, r5
 8002cb6:	eb63 0301 	sbc.w	r3, r3, r1
 8002cba:	647b      	str	r3, [r7, #68]	@ 0x44
 8002cbc:	f04f 0200 	mov.w	r2, #0
 8002cc0:	f04f 0300 	mov.w	r3, #0
 8002cc4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002cc8:	4649      	mov	r1, r9
 8002cca:	018b      	lsls	r3, r1, #6
 8002ccc:	4641      	mov	r1, r8
 8002cce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002cd2:	4641      	mov	r1, r8
 8002cd4:	018a      	lsls	r2, r1, #6
 8002cd6:	4641      	mov	r1, r8
 8002cd8:	1a51      	subs	r1, r2, r1
 8002cda:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002cdc:	4649      	mov	r1, r9
 8002cde:	eb63 0301 	sbc.w	r3, r3, r1
 8002ce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002ce4:	f04f 0200 	mov.w	r2, #0
 8002ce8:	f04f 0300 	mov.w	r3, #0
 8002cec:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002cf0:	4649      	mov	r1, r9
 8002cf2:	00cb      	lsls	r3, r1, #3
 8002cf4:	4641      	mov	r1, r8
 8002cf6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002cfa:	4641      	mov	r1, r8
 8002cfc:	00ca      	lsls	r2, r1, #3
 8002cfe:	4610      	mov	r0, r2
 8002d00:	4619      	mov	r1, r3
 8002d02:	4603      	mov	r3, r0
 8002d04:	4622      	mov	r2, r4
 8002d06:	189b      	adds	r3, r3, r2
 8002d08:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d0a:	462b      	mov	r3, r5
 8002d0c:	460a      	mov	r2, r1
 8002d0e:	eb42 0303 	adc.w	r3, r2, r3
 8002d12:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d14:	f04f 0200 	mov.w	r2, #0
 8002d18:	f04f 0300 	mov.w	r3, #0
 8002d1c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002d20:	4629      	mov	r1, r5
 8002d22:	024b      	lsls	r3, r1, #9
 8002d24:	4621      	mov	r1, r4
 8002d26:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002d2a:	4621      	mov	r1, r4
 8002d2c:	024a      	lsls	r2, r1, #9
 8002d2e:	4610      	mov	r0, r2
 8002d30:	4619      	mov	r1, r3
 8002d32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002d36:	2200      	movs	r2, #0
 8002d38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002d3c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002d40:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002d44:	f7fd fabc 	bl	80002c0 <__aeabi_uldivmod>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	460b      	mov	r3, r1
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002d52:	e067      	b.n	8002e24 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d54:	4b75      	ldr	r3, [pc, #468]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x354>)
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	099b      	lsrs	r3, r3, #6
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002d60:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002d64:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002d68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d6c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002d6e:	2300      	movs	r3, #0
 8002d70:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002d72:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002d76:	4622      	mov	r2, r4
 8002d78:	462b      	mov	r3, r5
 8002d7a:	f04f 0000 	mov.w	r0, #0
 8002d7e:	f04f 0100 	mov.w	r1, #0
 8002d82:	0159      	lsls	r1, r3, #5
 8002d84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d88:	0150      	lsls	r0, r2, #5
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	460b      	mov	r3, r1
 8002d8e:	4621      	mov	r1, r4
 8002d90:	1a51      	subs	r1, r2, r1
 8002d92:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002d94:	4629      	mov	r1, r5
 8002d96:	eb63 0301 	sbc.w	r3, r3, r1
 8002d9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d9c:	f04f 0200 	mov.w	r2, #0
 8002da0:	f04f 0300 	mov.w	r3, #0
 8002da4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002da8:	4649      	mov	r1, r9
 8002daa:	018b      	lsls	r3, r1, #6
 8002dac:	4641      	mov	r1, r8
 8002dae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002db2:	4641      	mov	r1, r8
 8002db4:	018a      	lsls	r2, r1, #6
 8002db6:	4641      	mov	r1, r8
 8002db8:	ebb2 0a01 	subs.w	sl, r2, r1
 8002dbc:	4649      	mov	r1, r9
 8002dbe:	eb63 0b01 	sbc.w	fp, r3, r1
 8002dc2:	f04f 0200 	mov.w	r2, #0
 8002dc6:	f04f 0300 	mov.w	r3, #0
 8002dca:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002dce:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002dd2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002dd6:	4692      	mov	sl, r2
 8002dd8:	469b      	mov	fp, r3
 8002dda:	4623      	mov	r3, r4
 8002ddc:	eb1a 0303 	adds.w	r3, sl, r3
 8002de0:	623b      	str	r3, [r7, #32]
 8002de2:	462b      	mov	r3, r5
 8002de4:	eb4b 0303 	adc.w	r3, fp, r3
 8002de8:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dea:	f04f 0200 	mov.w	r2, #0
 8002dee:	f04f 0300 	mov.w	r3, #0
 8002df2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002df6:	4629      	mov	r1, r5
 8002df8:	028b      	lsls	r3, r1, #10
 8002dfa:	4621      	mov	r1, r4
 8002dfc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e00:	4621      	mov	r1, r4
 8002e02:	028a      	lsls	r2, r1, #10
 8002e04:	4610      	mov	r0, r2
 8002e06:	4619      	mov	r1, r3
 8002e08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002e10:	677a      	str	r2, [r7, #116]	@ 0x74
 8002e12:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002e16:	f7fd fa53 	bl	80002c0 <__aeabi_uldivmod>
 8002e1a:	4602      	mov	r2, r0
 8002e1c:	460b      	mov	r3, r1
 8002e1e:	4613      	mov	r3, r2
 8002e20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002e24:	4b41      	ldr	r3, [pc, #260]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x354>)
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	0c1b      	lsrs	r3, r3, #16
 8002e2a:	f003 0303 	and.w	r3, r3, #3
 8002e2e:	3301      	adds	r3, #1
 8002e30:	005b      	lsls	r3, r3, #1
 8002e32:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002e36:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002e3a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e42:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002e46:	e0eb      	b.n	8003020 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e48:	4b38      	ldr	r3, [pc, #224]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x354>)
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e54:	4b35      	ldr	r3, [pc, #212]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x354>)
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d06b      	beq.n	8002f38 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e60:	4b32      	ldr	r3, [pc, #200]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x354>)
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	099b      	lsrs	r3, r3, #6
 8002e66:	2200      	movs	r2, #0
 8002e68:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002e6a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002e6c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002e6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e72:	663b      	str	r3, [r7, #96]	@ 0x60
 8002e74:	2300      	movs	r3, #0
 8002e76:	667b      	str	r3, [r7, #100]	@ 0x64
 8002e78:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002e7c:	4622      	mov	r2, r4
 8002e7e:	462b      	mov	r3, r5
 8002e80:	f04f 0000 	mov.w	r0, #0
 8002e84:	f04f 0100 	mov.w	r1, #0
 8002e88:	0159      	lsls	r1, r3, #5
 8002e8a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e8e:	0150      	lsls	r0, r2, #5
 8002e90:	4602      	mov	r2, r0
 8002e92:	460b      	mov	r3, r1
 8002e94:	4621      	mov	r1, r4
 8002e96:	1a51      	subs	r1, r2, r1
 8002e98:	61b9      	str	r1, [r7, #24]
 8002e9a:	4629      	mov	r1, r5
 8002e9c:	eb63 0301 	sbc.w	r3, r3, r1
 8002ea0:	61fb      	str	r3, [r7, #28]
 8002ea2:	f04f 0200 	mov.w	r2, #0
 8002ea6:	f04f 0300 	mov.w	r3, #0
 8002eaa:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002eae:	4659      	mov	r1, fp
 8002eb0:	018b      	lsls	r3, r1, #6
 8002eb2:	4651      	mov	r1, sl
 8002eb4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002eb8:	4651      	mov	r1, sl
 8002eba:	018a      	lsls	r2, r1, #6
 8002ebc:	4651      	mov	r1, sl
 8002ebe:	ebb2 0801 	subs.w	r8, r2, r1
 8002ec2:	4659      	mov	r1, fp
 8002ec4:	eb63 0901 	sbc.w	r9, r3, r1
 8002ec8:	f04f 0200 	mov.w	r2, #0
 8002ecc:	f04f 0300 	mov.w	r3, #0
 8002ed0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ed4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ed8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002edc:	4690      	mov	r8, r2
 8002ede:	4699      	mov	r9, r3
 8002ee0:	4623      	mov	r3, r4
 8002ee2:	eb18 0303 	adds.w	r3, r8, r3
 8002ee6:	613b      	str	r3, [r7, #16]
 8002ee8:	462b      	mov	r3, r5
 8002eea:	eb49 0303 	adc.w	r3, r9, r3
 8002eee:	617b      	str	r3, [r7, #20]
 8002ef0:	f04f 0200 	mov.w	r2, #0
 8002ef4:	f04f 0300 	mov.w	r3, #0
 8002ef8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002efc:	4629      	mov	r1, r5
 8002efe:	024b      	lsls	r3, r1, #9
 8002f00:	4621      	mov	r1, r4
 8002f02:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f06:	4621      	mov	r1, r4
 8002f08:	024a      	lsls	r2, r1, #9
 8002f0a:	4610      	mov	r0, r2
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f12:	2200      	movs	r2, #0
 8002f14:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002f16:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002f18:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002f1c:	f7fd f9d0 	bl	80002c0 <__aeabi_uldivmod>
 8002f20:	4602      	mov	r2, r0
 8002f22:	460b      	mov	r3, r1
 8002f24:	4613      	mov	r3, r2
 8002f26:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002f2a:	e065      	b.n	8002ff8 <HAL_RCC_GetSysClockFreq+0x420>
 8002f2c:	40023800 	.word	0x40023800
 8002f30:	00f42400 	.word	0x00f42400
 8002f34:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f38:	4b3d      	ldr	r3, [pc, #244]	@ (8003030 <HAL_RCC_GetSysClockFreq+0x458>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	099b      	lsrs	r3, r3, #6
 8002f3e:	2200      	movs	r2, #0
 8002f40:	4618      	mov	r0, r3
 8002f42:	4611      	mov	r1, r2
 8002f44:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002f48:	653b      	str	r3, [r7, #80]	@ 0x50
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	657b      	str	r3, [r7, #84]	@ 0x54
 8002f4e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002f52:	4642      	mov	r2, r8
 8002f54:	464b      	mov	r3, r9
 8002f56:	f04f 0000 	mov.w	r0, #0
 8002f5a:	f04f 0100 	mov.w	r1, #0
 8002f5e:	0159      	lsls	r1, r3, #5
 8002f60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f64:	0150      	lsls	r0, r2, #5
 8002f66:	4602      	mov	r2, r0
 8002f68:	460b      	mov	r3, r1
 8002f6a:	4641      	mov	r1, r8
 8002f6c:	1a51      	subs	r1, r2, r1
 8002f6e:	60b9      	str	r1, [r7, #8]
 8002f70:	4649      	mov	r1, r9
 8002f72:	eb63 0301 	sbc.w	r3, r3, r1
 8002f76:	60fb      	str	r3, [r7, #12]
 8002f78:	f04f 0200 	mov.w	r2, #0
 8002f7c:	f04f 0300 	mov.w	r3, #0
 8002f80:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002f84:	4659      	mov	r1, fp
 8002f86:	018b      	lsls	r3, r1, #6
 8002f88:	4651      	mov	r1, sl
 8002f8a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f8e:	4651      	mov	r1, sl
 8002f90:	018a      	lsls	r2, r1, #6
 8002f92:	4651      	mov	r1, sl
 8002f94:	1a54      	subs	r4, r2, r1
 8002f96:	4659      	mov	r1, fp
 8002f98:	eb63 0501 	sbc.w	r5, r3, r1
 8002f9c:	f04f 0200 	mov.w	r2, #0
 8002fa0:	f04f 0300 	mov.w	r3, #0
 8002fa4:	00eb      	lsls	r3, r5, #3
 8002fa6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002faa:	00e2      	lsls	r2, r4, #3
 8002fac:	4614      	mov	r4, r2
 8002fae:	461d      	mov	r5, r3
 8002fb0:	4643      	mov	r3, r8
 8002fb2:	18e3      	adds	r3, r4, r3
 8002fb4:	603b      	str	r3, [r7, #0]
 8002fb6:	464b      	mov	r3, r9
 8002fb8:	eb45 0303 	adc.w	r3, r5, r3
 8002fbc:	607b      	str	r3, [r7, #4]
 8002fbe:	f04f 0200 	mov.w	r2, #0
 8002fc2:	f04f 0300 	mov.w	r3, #0
 8002fc6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002fca:	4629      	mov	r1, r5
 8002fcc:	028b      	lsls	r3, r1, #10
 8002fce:	4621      	mov	r1, r4
 8002fd0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002fd4:	4621      	mov	r1, r4
 8002fd6:	028a      	lsls	r2, r1, #10
 8002fd8:	4610      	mov	r0, r2
 8002fda:	4619      	mov	r1, r3
 8002fdc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002fe4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002fe6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002fea:	f7fd f969 	bl	80002c0 <__aeabi_uldivmod>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	460b      	mov	r3, r1
 8002ff2:	4613      	mov	r3, r2
 8002ff4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002ff8:	4b0d      	ldr	r3, [pc, #52]	@ (8003030 <HAL_RCC_GetSysClockFreq+0x458>)
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	0f1b      	lsrs	r3, r3, #28
 8002ffe:	f003 0307 	and.w	r3, r3, #7
 8003002:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003006:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800300a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800300e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003012:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003016:	e003      	b.n	8003020 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003018:	4b06      	ldr	r3, [pc, #24]	@ (8003034 <HAL_RCC_GetSysClockFreq+0x45c>)
 800301a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800301e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003020:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003024:	4618      	mov	r0, r3
 8003026:	37b8      	adds	r7, #184	@ 0xb8
 8003028:	46bd      	mov	sp, r7
 800302a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800302e:	bf00      	nop
 8003030:	40023800 	.word	0x40023800
 8003034:	00f42400 	.word	0x00f42400

08003038 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b086      	sub	sp, #24
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d101      	bne.n	800304a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e28d      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 0301 	and.w	r3, r3, #1
 8003052:	2b00      	cmp	r3, #0
 8003054:	f000 8083 	beq.w	800315e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003058:	4b94      	ldr	r3, [pc, #592]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	f003 030c 	and.w	r3, r3, #12
 8003060:	2b04      	cmp	r3, #4
 8003062:	d019      	beq.n	8003098 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003064:	4b91      	ldr	r3, [pc, #580]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f003 030c 	and.w	r3, r3, #12
        || \
 800306c:	2b08      	cmp	r3, #8
 800306e:	d106      	bne.n	800307e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003070:	4b8e      	ldr	r3, [pc, #568]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003078:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800307c:	d00c      	beq.n	8003098 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800307e:	4b8b      	ldr	r3, [pc, #556]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003086:	2b0c      	cmp	r3, #12
 8003088:	d112      	bne.n	80030b0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800308a:	4b88      	ldr	r3, [pc, #544]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003092:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003096:	d10b      	bne.n	80030b0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003098:	4b84      	ldr	r3, [pc, #528]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d05b      	beq.n	800315c <HAL_RCC_OscConfig+0x124>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d157      	bne.n	800315c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e25a      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030b8:	d106      	bne.n	80030c8 <HAL_RCC_OscConfig+0x90>
 80030ba:	4b7c      	ldr	r3, [pc, #496]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a7b      	ldr	r2, [pc, #492]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 80030c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030c4:	6013      	str	r3, [r2, #0]
 80030c6:	e01d      	b.n	8003104 <HAL_RCC_OscConfig+0xcc>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80030d0:	d10c      	bne.n	80030ec <HAL_RCC_OscConfig+0xb4>
 80030d2:	4b76      	ldr	r3, [pc, #472]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a75      	ldr	r2, [pc, #468]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 80030d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80030dc:	6013      	str	r3, [r2, #0]
 80030de:	4b73      	ldr	r3, [pc, #460]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a72      	ldr	r2, [pc, #456]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 80030e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030e8:	6013      	str	r3, [r2, #0]
 80030ea:	e00b      	b.n	8003104 <HAL_RCC_OscConfig+0xcc>
 80030ec:	4b6f      	ldr	r3, [pc, #444]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a6e      	ldr	r2, [pc, #440]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 80030f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030f6:	6013      	str	r3, [r2, #0]
 80030f8:	4b6c      	ldr	r3, [pc, #432]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a6b      	ldr	r2, [pc, #428]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 80030fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003102:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d013      	beq.n	8003134 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800310c:	f7fe fdd6 	bl	8001cbc <HAL_GetTick>
 8003110:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003112:	e008      	b.n	8003126 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003114:	f7fe fdd2 	bl	8001cbc <HAL_GetTick>
 8003118:	4602      	mov	r2, r0
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	1ad3      	subs	r3, r2, r3
 800311e:	2b64      	cmp	r3, #100	@ 0x64
 8003120:	d901      	bls.n	8003126 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003122:	2303      	movs	r3, #3
 8003124:	e21f      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003126:	4b61      	ldr	r3, [pc, #388]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d0f0      	beq.n	8003114 <HAL_RCC_OscConfig+0xdc>
 8003132:	e014      	b.n	800315e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003134:	f7fe fdc2 	bl	8001cbc <HAL_GetTick>
 8003138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800313a:	e008      	b.n	800314e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800313c:	f7fe fdbe 	bl	8001cbc <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	2b64      	cmp	r3, #100	@ 0x64
 8003148:	d901      	bls.n	800314e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e20b      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800314e:	4b57      	ldr	r3, [pc, #348]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d1f0      	bne.n	800313c <HAL_RCC_OscConfig+0x104>
 800315a:	e000      	b.n	800315e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800315c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0302 	and.w	r3, r3, #2
 8003166:	2b00      	cmp	r3, #0
 8003168:	d06f      	beq.n	800324a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800316a:	4b50      	ldr	r3, [pc, #320]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	f003 030c 	and.w	r3, r3, #12
 8003172:	2b00      	cmp	r3, #0
 8003174:	d017      	beq.n	80031a6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003176:	4b4d      	ldr	r3, [pc, #308]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	f003 030c 	and.w	r3, r3, #12
        || \
 800317e:	2b08      	cmp	r3, #8
 8003180:	d105      	bne.n	800318e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003182:	4b4a      	ldr	r3, [pc, #296]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d00b      	beq.n	80031a6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800318e:	4b47      	ldr	r3, [pc, #284]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003196:	2b0c      	cmp	r3, #12
 8003198:	d11c      	bne.n	80031d4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800319a:	4b44      	ldr	r3, [pc, #272]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d116      	bne.n	80031d4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031a6:	4b41      	ldr	r3, [pc, #260]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 0302 	and.w	r3, r3, #2
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d005      	beq.n	80031be <HAL_RCC_OscConfig+0x186>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d001      	beq.n	80031be <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e1d3      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031be:	4b3b      	ldr	r3, [pc, #236]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	691b      	ldr	r3, [r3, #16]
 80031ca:	00db      	lsls	r3, r3, #3
 80031cc:	4937      	ldr	r1, [pc, #220]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 80031ce:	4313      	orrs	r3, r2
 80031d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031d2:	e03a      	b.n	800324a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d020      	beq.n	800321e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031dc:	4b34      	ldr	r3, [pc, #208]	@ (80032b0 <HAL_RCC_OscConfig+0x278>)
 80031de:	2201      	movs	r2, #1
 80031e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031e2:	f7fe fd6b 	bl	8001cbc <HAL_GetTick>
 80031e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031e8:	e008      	b.n	80031fc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031ea:	f7fe fd67 	bl	8001cbc <HAL_GetTick>
 80031ee:	4602      	mov	r2, r0
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d901      	bls.n	80031fc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80031f8:	2303      	movs	r3, #3
 80031fa:	e1b4      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031fc:	4b2b      	ldr	r3, [pc, #172]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 0302 	and.w	r3, r3, #2
 8003204:	2b00      	cmp	r3, #0
 8003206:	d0f0      	beq.n	80031ea <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003208:	4b28      	ldr	r3, [pc, #160]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	691b      	ldr	r3, [r3, #16]
 8003214:	00db      	lsls	r3, r3, #3
 8003216:	4925      	ldr	r1, [pc, #148]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 8003218:	4313      	orrs	r3, r2
 800321a:	600b      	str	r3, [r1, #0]
 800321c:	e015      	b.n	800324a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800321e:	4b24      	ldr	r3, [pc, #144]	@ (80032b0 <HAL_RCC_OscConfig+0x278>)
 8003220:	2200      	movs	r2, #0
 8003222:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003224:	f7fe fd4a 	bl	8001cbc <HAL_GetTick>
 8003228:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800322a:	e008      	b.n	800323e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800322c:	f7fe fd46 	bl	8001cbc <HAL_GetTick>
 8003230:	4602      	mov	r2, r0
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	2b02      	cmp	r3, #2
 8003238:	d901      	bls.n	800323e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e193      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800323e:	4b1b      	ldr	r3, [pc, #108]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0302 	and.w	r3, r3, #2
 8003246:	2b00      	cmp	r3, #0
 8003248:	d1f0      	bne.n	800322c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 0308 	and.w	r3, r3, #8
 8003252:	2b00      	cmp	r3, #0
 8003254:	d036      	beq.n	80032c4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	695b      	ldr	r3, [r3, #20]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d016      	beq.n	800328c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800325e:	4b15      	ldr	r3, [pc, #84]	@ (80032b4 <HAL_RCC_OscConfig+0x27c>)
 8003260:	2201      	movs	r2, #1
 8003262:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003264:	f7fe fd2a 	bl	8001cbc <HAL_GetTick>
 8003268:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800326a:	e008      	b.n	800327e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800326c:	f7fe fd26 	bl	8001cbc <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	2b02      	cmp	r3, #2
 8003278:	d901      	bls.n	800327e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e173      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800327e:	4b0b      	ldr	r3, [pc, #44]	@ (80032ac <HAL_RCC_OscConfig+0x274>)
 8003280:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003282:	f003 0302 	and.w	r3, r3, #2
 8003286:	2b00      	cmp	r3, #0
 8003288:	d0f0      	beq.n	800326c <HAL_RCC_OscConfig+0x234>
 800328a:	e01b      	b.n	80032c4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800328c:	4b09      	ldr	r3, [pc, #36]	@ (80032b4 <HAL_RCC_OscConfig+0x27c>)
 800328e:	2200      	movs	r2, #0
 8003290:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003292:	f7fe fd13 	bl	8001cbc <HAL_GetTick>
 8003296:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003298:	e00e      	b.n	80032b8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800329a:	f7fe fd0f 	bl	8001cbc <HAL_GetTick>
 800329e:	4602      	mov	r2, r0
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	1ad3      	subs	r3, r2, r3
 80032a4:	2b02      	cmp	r3, #2
 80032a6:	d907      	bls.n	80032b8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80032a8:	2303      	movs	r3, #3
 80032aa:	e15c      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
 80032ac:	40023800 	.word	0x40023800
 80032b0:	42470000 	.word	0x42470000
 80032b4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032b8:	4b8a      	ldr	r3, [pc, #552]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 80032ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032bc:	f003 0302 	and.w	r3, r3, #2
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d1ea      	bne.n	800329a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 0304 	and.w	r3, r3, #4
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	f000 8097 	beq.w	8003400 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032d2:	2300      	movs	r3, #0
 80032d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032d6:	4b83      	ldr	r3, [pc, #524]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 80032d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d10f      	bne.n	8003302 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032e2:	2300      	movs	r3, #0
 80032e4:	60bb      	str	r3, [r7, #8]
 80032e6:	4b7f      	ldr	r3, [pc, #508]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 80032e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ea:	4a7e      	ldr	r2, [pc, #504]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 80032ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80032f2:	4b7c      	ldr	r3, [pc, #496]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 80032f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032fa:	60bb      	str	r3, [r7, #8]
 80032fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032fe:	2301      	movs	r3, #1
 8003300:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003302:	4b79      	ldr	r3, [pc, #484]	@ (80034e8 <HAL_RCC_OscConfig+0x4b0>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800330a:	2b00      	cmp	r3, #0
 800330c:	d118      	bne.n	8003340 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800330e:	4b76      	ldr	r3, [pc, #472]	@ (80034e8 <HAL_RCC_OscConfig+0x4b0>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a75      	ldr	r2, [pc, #468]	@ (80034e8 <HAL_RCC_OscConfig+0x4b0>)
 8003314:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003318:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800331a:	f7fe fccf 	bl	8001cbc <HAL_GetTick>
 800331e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003320:	e008      	b.n	8003334 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003322:	f7fe fccb 	bl	8001cbc <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	2b02      	cmp	r3, #2
 800332e:	d901      	bls.n	8003334 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	e118      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003334:	4b6c      	ldr	r3, [pc, #432]	@ (80034e8 <HAL_RCC_OscConfig+0x4b0>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800333c:	2b00      	cmp	r3, #0
 800333e:	d0f0      	beq.n	8003322 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	2b01      	cmp	r3, #1
 8003346:	d106      	bne.n	8003356 <HAL_RCC_OscConfig+0x31e>
 8003348:	4b66      	ldr	r3, [pc, #408]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 800334a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800334c:	4a65      	ldr	r2, [pc, #404]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 800334e:	f043 0301 	orr.w	r3, r3, #1
 8003352:	6713      	str	r3, [r2, #112]	@ 0x70
 8003354:	e01c      	b.n	8003390 <HAL_RCC_OscConfig+0x358>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	2b05      	cmp	r3, #5
 800335c:	d10c      	bne.n	8003378 <HAL_RCC_OscConfig+0x340>
 800335e:	4b61      	ldr	r3, [pc, #388]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 8003360:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003362:	4a60      	ldr	r2, [pc, #384]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 8003364:	f043 0304 	orr.w	r3, r3, #4
 8003368:	6713      	str	r3, [r2, #112]	@ 0x70
 800336a:	4b5e      	ldr	r3, [pc, #376]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 800336c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800336e:	4a5d      	ldr	r2, [pc, #372]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 8003370:	f043 0301 	orr.w	r3, r3, #1
 8003374:	6713      	str	r3, [r2, #112]	@ 0x70
 8003376:	e00b      	b.n	8003390 <HAL_RCC_OscConfig+0x358>
 8003378:	4b5a      	ldr	r3, [pc, #360]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 800337a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800337c:	4a59      	ldr	r2, [pc, #356]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 800337e:	f023 0301 	bic.w	r3, r3, #1
 8003382:	6713      	str	r3, [r2, #112]	@ 0x70
 8003384:	4b57      	ldr	r3, [pc, #348]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 8003386:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003388:	4a56      	ldr	r2, [pc, #344]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 800338a:	f023 0304 	bic.w	r3, r3, #4
 800338e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d015      	beq.n	80033c4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003398:	f7fe fc90 	bl	8001cbc <HAL_GetTick>
 800339c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800339e:	e00a      	b.n	80033b6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033a0:	f7fe fc8c 	bl	8001cbc <HAL_GetTick>
 80033a4:	4602      	mov	r2, r0
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	1ad3      	subs	r3, r2, r3
 80033aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e0d7      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033b6:	4b4b      	ldr	r3, [pc, #300]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 80033b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033ba:	f003 0302 	and.w	r3, r3, #2
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d0ee      	beq.n	80033a0 <HAL_RCC_OscConfig+0x368>
 80033c2:	e014      	b.n	80033ee <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033c4:	f7fe fc7a 	bl	8001cbc <HAL_GetTick>
 80033c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033ca:	e00a      	b.n	80033e2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033cc:	f7fe fc76 	bl	8001cbc <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033da:	4293      	cmp	r3, r2
 80033dc:	d901      	bls.n	80033e2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e0c1      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033e2:	4b40      	ldr	r3, [pc, #256]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 80033e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033e6:	f003 0302 	and.w	r3, r3, #2
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d1ee      	bne.n	80033cc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80033ee:	7dfb      	ldrb	r3, [r7, #23]
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d105      	bne.n	8003400 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033f4:	4b3b      	ldr	r3, [pc, #236]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 80033f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f8:	4a3a      	ldr	r2, [pc, #232]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 80033fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033fe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	699b      	ldr	r3, [r3, #24]
 8003404:	2b00      	cmp	r3, #0
 8003406:	f000 80ad 	beq.w	8003564 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800340a:	4b36      	ldr	r3, [pc, #216]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	f003 030c 	and.w	r3, r3, #12
 8003412:	2b08      	cmp	r3, #8
 8003414:	d060      	beq.n	80034d8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	699b      	ldr	r3, [r3, #24]
 800341a:	2b02      	cmp	r3, #2
 800341c:	d145      	bne.n	80034aa <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800341e:	4b33      	ldr	r3, [pc, #204]	@ (80034ec <HAL_RCC_OscConfig+0x4b4>)
 8003420:	2200      	movs	r2, #0
 8003422:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003424:	f7fe fc4a 	bl	8001cbc <HAL_GetTick>
 8003428:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800342a:	e008      	b.n	800343e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800342c:	f7fe fc46 	bl	8001cbc <HAL_GetTick>
 8003430:	4602      	mov	r2, r0
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	1ad3      	subs	r3, r2, r3
 8003436:	2b02      	cmp	r3, #2
 8003438:	d901      	bls.n	800343e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	e093      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800343e:	4b29      	ldr	r3, [pc, #164]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003446:	2b00      	cmp	r3, #0
 8003448:	d1f0      	bne.n	800342c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	69da      	ldr	r2, [r3, #28]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a1b      	ldr	r3, [r3, #32]
 8003452:	431a      	orrs	r2, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003458:	019b      	lsls	r3, r3, #6
 800345a:	431a      	orrs	r2, r3
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003460:	085b      	lsrs	r3, r3, #1
 8003462:	3b01      	subs	r3, #1
 8003464:	041b      	lsls	r3, r3, #16
 8003466:	431a      	orrs	r2, r3
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800346c:	061b      	lsls	r3, r3, #24
 800346e:	431a      	orrs	r2, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003474:	071b      	lsls	r3, r3, #28
 8003476:	491b      	ldr	r1, [pc, #108]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 8003478:	4313      	orrs	r3, r2
 800347a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800347c:	4b1b      	ldr	r3, [pc, #108]	@ (80034ec <HAL_RCC_OscConfig+0x4b4>)
 800347e:	2201      	movs	r2, #1
 8003480:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003482:	f7fe fc1b 	bl	8001cbc <HAL_GetTick>
 8003486:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003488:	e008      	b.n	800349c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800348a:	f7fe fc17 	bl	8001cbc <HAL_GetTick>
 800348e:	4602      	mov	r2, r0
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	2b02      	cmp	r3, #2
 8003496:	d901      	bls.n	800349c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003498:	2303      	movs	r3, #3
 800349a:	e064      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800349c:	4b11      	ldr	r3, [pc, #68]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d0f0      	beq.n	800348a <HAL_RCC_OscConfig+0x452>
 80034a8:	e05c      	b.n	8003564 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034aa:	4b10      	ldr	r3, [pc, #64]	@ (80034ec <HAL_RCC_OscConfig+0x4b4>)
 80034ac:	2200      	movs	r2, #0
 80034ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034b0:	f7fe fc04 	bl	8001cbc <HAL_GetTick>
 80034b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034b6:	e008      	b.n	80034ca <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034b8:	f7fe fc00 	bl	8001cbc <HAL_GetTick>
 80034bc:	4602      	mov	r2, r0
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	1ad3      	subs	r3, r2, r3
 80034c2:	2b02      	cmp	r3, #2
 80034c4:	d901      	bls.n	80034ca <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80034c6:	2303      	movs	r3, #3
 80034c8:	e04d      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034ca:	4b06      	ldr	r3, [pc, #24]	@ (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d1f0      	bne.n	80034b8 <HAL_RCC_OscConfig+0x480>
 80034d6:	e045      	b.n	8003564 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	699b      	ldr	r3, [r3, #24]
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d107      	bne.n	80034f0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e040      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
 80034e4:	40023800 	.word	0x40023800
 80034e8:	40007000 	.word	0x40007000
 80034ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80034f0:	4b1f      	ldr	r3, [pc, #124]	@ (8003570 <HAL_RCC_OscConfig+0x538>)
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	699b      	ldr	r3, [r3, #24]
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d030      	beq.n	8003560 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003508:	429a      	cmp	r2, r3
 800350a:	d129      	bne.n	8003560 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003516:	429a      	cmp	r2, r3
 8003518:	d122      	bne.n	8003560 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800351a:	68fa      	ldr	r2, [r7, #12]
 800351c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003520:	4013      	ands	r3, r2
 8003522:	687a      	ldr	r2, [r7, #4]
 8003524:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003526:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003528:	4293      	cmp	r3, r2
 800352a:	d119      	bne.n	8003560 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003536:	085b      	lsrs	r3, r3, #1
 8003538:	3b01      	subs	r3, #1
 800353a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800353c:	429a      	cmp	r2, r3
 800353e:	d10f      	bne.n	8003560 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800354a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800354c:	429a      	cmp	r2, r3
 800354e:	d107      	bne.n	8003560 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800355a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800355c:	429a      	cmp	r2, r3
 800355e:	d001      	beq.n	8003564 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e000      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003564:	2300      	movs	r3, #0
}
 8003566:	4618      	mov	r0, r3
 8003568:	3718      	adds	r7, #24
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	40023800 	.word	0x40023800

08003574 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b082      	sub	sp, #8
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d101      	bne.n	8003586 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e042      	b.n	800360c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800358c:	b2db      	uxtb	r3, r3
 800358e:	2b00      	cmp	r3, #0
 8003590:	d106      	bne.n	80035a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f7fe f9d0 	bl	8001940 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2224      	movs	r2, #36	@ 0x24
 80035a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	68da      	ldr	r2, [r3, #12]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80035b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f000 f973 	bl	80038a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	691a      	ldr	r2, [r3, #16]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80035cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	695a      	ldr	r2, [r3, #20]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80035dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	68da      	ldr	r2, [r3, #12]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80035ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2200      	movs	r2, #0
 80035f2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2220      	movs	r2, #32
 80035f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2220      	movs	r2, #32
 8003600:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2200      	movs	r2, #0
 8003608:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800360a:	2300      	movs	r3, #0
}
 800360c:	4618      	mov	r0, r3
 800360e:	3708      	adds	r7, #8
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}

08003614 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b08a      	sub	sp, #40	@ 0x28
 8003618:	af02      	add	r7, sp, #8
 800361a:	60f8      	str	r0, [r7, #12]
 800361c:	60b9      	str	r1, [r7, #8]
 800361e:	603b      	str	r3, [r7, #0]
 8003620:	4613      	mov	r3, r2
 8003622:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003624:	2300      	movs	r3, #0
 8003626:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800362e:	b2db      	uxtb	r3, r3
 8003630:	2b20      	cmp	r3, #32
 8003632:	d175      	bne.n	8003720 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d002      	beq.n	8003640 <HAL_UART_Transmit+0x2c>
 800363a:	88fb      	ldrh	r3, [r7, #6]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d101      	bne.n	8003644 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	e06e      	b.n	8003722 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2200      	movs	r2, #0
 8003648:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2221      	movs	r2, #33	@ 0x21
 800364e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003652:	f7fe fb33 	bl	8001cbc <HAL_GetTick>
 8003656:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	88fa      	ldrh	r2, [r7, #6]
 800365c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	88fa      	ldrh	r2, [r7, #6]
 8003662:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800366c:	d108      	bne.n	8003680 <HAL_UART_Transmit+0x6c>
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	691b      	ldr	r3, [r3, #16]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d104      	bne.n	8003680 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003676:	2300      	movs	r3, #0
 8003678:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	61bb      	str	r3, [r7, #24]
 800367e:	e003      	b.n	8003688 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003684:	2300      	movs	r3, #0
 8003686:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003688:	e02e      	b.n	80036e8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	9300      	str	r3, [sp, #0]
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	2200      	movs	r2, #0
 8003692:	2180      	movs	r1, #128	@ 0x80
 8003694:	68f8      	ldr	r0, [r7, #12]
 8003696:	f000 f848 	bl	800372a <UART_WaitOnFlagUntilTimeout>
 800369a:	4603      	mov	r3, r0
 800369c:	2b00      	cmp	r3, #0
 800369e:	d005      	beq.n	80036ac <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2220      	movs	r2, #32
 80036a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80036a8:	2303      	movs	r3, #3
 80036aa:	e03a      	b.n	8003722 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80036ac:	69fb      	ldr	r3, [r7, #28]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d10b      	bne.n	80036ca <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80036b2:	69bb      	ldr	r3, [r7, #24]
 80036b4:	881b      	ldrh	r3, [r3, #0]
 80036b6:	461a      	mov	r2, r3
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036c0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80036c2:	69bb      	ldr	r3, [r7, #24]
 80036c4:	3302      	adds	r3, #2
 80036c6:	61bb      	str	r3, [r7, #24]
 80036c8:	e007      	b.n	80036da <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80036ca:	69fb      	ldr	r3, [r7, #28]
 80036cc:	781a      	ldrb	r2, [r3, #0]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80036d4:	69fb      	ldr	r3, [r7, #28]
 80036d6:	3301      	adds	r3, #1
 80036d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80036de:	b29b      	uxth	r3, r3
 80036e0:	3b01      	subs	r3, #1
 80036e2:	b29a      	uxth	r2, r3
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80036ec:	b29b      	uxth	r3, r3
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d1cb      	bne.n	800368a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	9300      	str	r3, [sp, #0]
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	2200      	movs	r2, #0
 80036fa:	2140      	movs	r1, #64	@ 0x40
 80036fc:	68f8      	ldr	r0, [r7, #12]
 80036fe:	f000 f814 	bl	800372a <UART_WaitOnFlagUntilTimeout>
 8003702:	4603      	mov	r3, r0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d005      	beq.n	8003714 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2220      	movs	r2, #32
 800370c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	e006      	b.n	8003722 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2220      	movs	r2, #32
 8003718:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800371c:	2300      	movs	r3, #0
 800371e:	e000      	b.n	8003722 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003720:	2302      	movs	r3, #2
  }
}
 8003722:	4618      	mov	r0, r3
 8003724:	3720      	adds	r7, #32
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}

0800372a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800372a:	b580      	push	{r7, lr}
 800372c:	b086      	sub	sp, #24
 800372e:	af00      	add	r7, sp, #0
 8003730:	60f8      	str	r0, [r7, #12]
 8003732:	60b9      	str	r1, [r7, #8]
 8003734:	603b      	str	r3, [r7, #0]
 8003736:	4613      	mov	r3, r2
 8003738:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800373a:	e03b      	b.n	80037b4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800373c:	6a3b      	ldr	r3, [r7, #32]
 800373e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003742:	d037      	beq.n	80037b4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003744:	f7fe faba 	bl	8001cbc <HAL_GetTick>
 8003748:	4602      	mov	r2, r0
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	6a3a      	ldr	r2, [r7, #32]
 8003750:	429a      	cmp	r2, r3
 8003752:	d302      	bcc.n	800375a <UART_WaitOnFlagUntilTimeout+0x30>
 8003754:	6a3b      	ldr	r3, [r7, #32]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d101      	bne.n	800375e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800375a:	2303      	movs	r3, #3
 800375c:	e03a      	b.n	80037d4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	f003 0304 	and.w	r3, r3, #4
 8003768:	2b00      	cmp	r3, #0
 800376a:	d023      	beq.n	80037b4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	2b80      	cmp	r3, #128	@ 0x80
 8003770:	d020      	beq.n	80037b4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	2b40      	cmp	r3, #64	@ 0x40
 8003776:	d01d      	beq.n	80037b4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0308 	and.w	r3, r3, #8
 8003782:	2b08      	cmp	r3, #8
 8003784:	d116      	bne.n	80037b4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003786:	2300      	movs	r3, #0
 8003788:	617b      	str	r3, [r7, #20]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	617b      	str	r3, [r7, #20]
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	617b      	str	r3, [r7, #20]
 800379a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800379c:	68f8      	ldr	r0, [r7, #12]
 800379e:	f000 f81d 	bl	80037dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2208      	movs	r2, #8
 80037a6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2200      	movs	r2, #0
 80037ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e00f      	b.n	80037d4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	4013      	ands	r3, r2
 80037be:	68ba      	ldr	r2, [r7, #8]
 80037c0:	429a      	cmp	r2, r3
 80037c2:	bf0c      	ite	eq
 80037c4:	2301      	moveq	r3, #1
 80037c6:	2300      	movne	r3, #0
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	461a      	mov	r2, r3
 80037cc:	79fb      	ldrb	r3, [r7, #7]
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d0b4      	beq.n	800373c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037d2:	2300      	movs	r3, #0
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3718      	adds	r7, #24
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}

080037dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80037dc:	b480      	push	{r7}
 80037de:	b095      	sub	sp, #84	@ 0x54
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	330c      	adds	r3, #12
 80037ea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037ee:	e853 3f00 	ldrex	r3, [r3]
 80037f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80037f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80037fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	330c      	adds	r3, #12
 8003802:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003804:	643a      	str	r2, [r7, #64]	@ 0x40
 8003806:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003808:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800380a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800380c:	e841 2300 	strex	r3, r2, [r1]
 8003810:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003814:	2b00      	cmp	r3, #0
 8003816:	d1e5      	bne.n	80037e4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	3314      	adds	r3, #20
 800381e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003820:	6a3b      	ldr	r3, [r7, #32]
 8003822:	e853 3f00 	ldrex	r3, [r3]
 8003826:	61fb      	str	r3, [r7, #28]
   return(result);
 8003828:	69fb      	ldr	r3, [r7, #28]
 800382a:	f023 0301 	bic.w	r3, r3, #1
 800382e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	3314      	adds	r3, #20
 8003836:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003838:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800383a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800383c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800383e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003840:	e841 2300 	strex	r3, r2, [r1]
 8003844:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003848:	2b00      	cmp	r3, #0
 800384a:	d1e5      	bne.n	8003818 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003850:	2b01      	cmp	r3, #1
 8003852:	d119      	bne.n	8003888 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	330c      	adds	r3, #12
 800385a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	e853 3f00 	ldrex	r3, [r3]
 8003862:	60bb      	str	r3, [r7, #8]
   return(result);
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	f023 0310 	bic.w	r3, r3, #16
 800386a:	647b      	str	r3, [r7, #68]	@ 0x44
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	330c      	adds	r3, #12
 8003872:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003874:	61ba      	str	r2, [r7, #24]
 8003876:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003878:	6979      	ldr	r1, [r7, #20]
 800387a:	69ba      	ldr	r2, [r7, #24]
 800387c:	e841 2300 	strex	r3, r2, [r1]
 8003880:	613b      	str	r3, [r7, #16]
   return(result);
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d1e5      	bne.n	8003854 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2220      	movs	r2, #32
 800388c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2200      	movs	r2, #0
 8003894:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003896:	bf00      	nop
 8003898:	3754      	adds	r7, #84	@ 0x54
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr
	...

080038a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80038a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038a8:	b0c0      	sub	sp, #256	@ 0x100
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	691b      	ldr	r3, [r3, #16]
 80038b8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80038bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038c0:	68d9      	ldr	r1, [r3, #12]
 80038c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	ea40 0301 	orr.w	r3, r0, r1
 80038cc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80038ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038d2:	689a      	ldr	r2, [r3, #8]
 80038d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038d8:	691b      	ldr	r3, [r3, #16]
 80038da:	431a      	orrs	r2, r3
 80038dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038e0:	695b      	ldr	r3, [r3, #20]
 80038e2:	431a      	orrs	r2, r3
 80038e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038e8:	69db      	ldr	r3, [r3, #28]
 80038ea:	4313      	orrs	r3, r2
 80038ec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80038f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80038fc:	f021 010c 	bic.w	r1, r1, #12
 8003900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800390a:	430b      	orrs	r3, r1
 800390c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800390e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	695b      	ldr	r3, [r3, #20]
 8003916:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800391a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800391e:	6999      	ldr	r1, [r3, #24]
 8003920:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	ea40 0301 	orr.w	r3, r0, r1
 800392a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800392c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	4b8f      	ldr	r3, [pc, #572]	@ (8003b70 <UART_SetConfig+0x2cc>)
 8003934:	429a      	cmp	r2, r3
 8003936:	d005      	beq.n	8003944 <UART_SetConfig+0xa0>
 8003938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	4b8d      	ldr	r3, [pc, #564]	@ (8003b74 <UART_SetConfig+0x2d0>)
 8003940:	429a      	cmp	r2, r3
 8003942:	d104      	bne.n	800394e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003944:	f7ff f934 	bl	8002bb0 <HAL_RCC_GetPCLK2Freq>
 8003948:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800394c:	e003      	b.n	8003956 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800394e:	f7ff f91b 	bl	8002b88 <HAL_RCC_GetPCLK1Freq>
 8003952:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003956:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800395a:	69db      	ldr	r3, [r3, #28]
 800395c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003960:	f040 810c 	bne.w	8003b7c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003964:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003968:	2200      	movs	r2, #0
 800396a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800396e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003972:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003976:	4622      	mov	r2, r4
 8003978:	462b      	mov	r3, r5
 800397a:	1891      	adds	r1, r2, r2
 800397c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800397e:	415b      	adcs	r3, r3
 8003980:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003982:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003986:	4621      	mov	r1, r4
 8003988:	eb12 0801 	adds.w	r8, r2, r1
 800398c:	4629      	mov	r1, r5
 800398e:	eb43 0901 	adc.w	r9, r3, r1
 8003992:	f04f 0200 	mov.w	r2, #0
 8003996:	f04f 0300 	mov.w	r3, #0
 800399a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800399e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80039a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80039a6:	4690      	mov	r8, r2
 80039a8:	4699      	mov	r9, r3
 80039aa:	4623      	mov	r3, r4
 80039ac:	eb18 0303 	adds.w	r3, r8, r3
 80039b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80039b4:	462b      	mov	r3, r5
 80039b6:	eb49 0303 	adc.w	r3, r9, r3
 80039ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80039be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	2200      	movs	r2, #0
 80039c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80039ca:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80039ce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80039d2:	460b      	mov	r3, r1
 80039d4:	18db      	adds	r3, r3, r3
 80039d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80039d8:	4613      	mov	r3, r2
 80039da:	eb42 0303 	adc.w	r3, r2, r3
 80039de:	657b      	str	r3, [r7, #84]	@ 0x54
 80039e0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80039e4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80039e8:	f7fc fc6a 	bl	80002c0 <__aeabi_uldivmod>
 80039ec:	4602      	mov	r2, r0
 80039ee:	460b      	mov	r3, r1
 80039f0:	4b61      	ldr	r3, [pc, #388]	@ (8003b78 <UART_SetConfig+0x2d4>)
 80039f2:	fba3 2302 	umull	r2, r3, r3, r2
 80039f6:	095b      	lsrs	r3, r3, #5
 80039f8:	011c      	lsls	r4, r3, #4
 80039fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039fe:	2200      	movs	r2, #0
 8003a00:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003a04:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003a08:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003a0c:	4642      	mov	r2, r8
 8003a0e:	464b      	mov	r3, r9
 8003a10:	1891      	adds	r1, r2, r2
 8003a12:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003a14:	415b      	adcs	r3, r3
 8003a16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a18:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003a1c:	4641      	mov	r1, r8
 8003a1e:	eb12 0a01 	adds.w	sl, r2, r1
 8003a22:	4649      	mov	r1, r9
 8003a24:	eb43 0b01 	adc.w	fp, r3, r1
 8003a28:	f04f 0200 	mov.w	r2, #0
 8003a2c:	f04f 0300 	mov.w	r3, #0
 8003a30:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003a34:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003a38:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003a3c:	4692      	mov	sl, r2
 8003a3e:	469b      	mov	fp, r3
 8003a40:	4643      	mov	r3, r8
 8003a42:	eb1a 0303 	adds.w	r3, sl, r3
 8003a46:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003a4a:	464b      	mov	r3, r9
 8003a4c:	eb4b 0303 	adc.w	r3, fp, r3
 8003a50:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003a60:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003a64:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003a68:	460b      	mov	r3, r1
 8003a6a:	18db      	adds	r3, r3, r3
 8003a6c:	643b      	str	r3, [r7, #64]	@ 0x40
 8003a6e:	4613      	mov	r3, r2
 8003a70:	eb42 0303 	adc.w	r3, r2, r3
 8003a74:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a76:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003a7a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003a7e:	f7fc fc1f 	bl	80002c0 <__aeabi_uldivmod>
 8003a82:	4602      	mov	r2, r0
 8003a84:	460b      	mov	r3, r1
 8003a86:	4611      	mov	r1, r2
 8003a88:	4b3b      	ldr	r3, [pc, #236]	@ (8003b78 <UART_SetConfig+0x2d4>)
 8003a8a:	fba3 2301 	umull	r2, r3, r3, r1
 8003a8e:	095b      	lsrs	r3, r3, #5
 8003a90:	2264      	movs	r2, #100	@ 0x64
 8003a92:	fb02 f303 	mul.w	r3, r2, r3
 8003a96:	1acb      	subs	r3, r1, r3
 8003a98:	00db      	lsls	r3, r3, #3
 8003a9a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003a9e:	4b36      	ldr	r3, [pc, #216]	@ (8003b78 <UART_SetConfig+0x2d4>)
 8003aa0:	fba3 2302 	umull	r2, r3, r3, r2
 8003aa4:	095b      	lsrs	r3, r3, #5
 8003aa6:	005b      	lsls	r3, r3, #1
 8003aa8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003aac:	441c      	add	r4, r3
 8003aae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003ab8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003abc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003ac0:	4642      	mov	r2, r8
 8003ac2:	464b      	mov	r3, r9
 8003ac4:	1891      	adds	r1, r2, r2
 8003ac6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003ac8:	415b      	adcs	r3, r3
 8003aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003acc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003ad0:	4641      	mov	r1, r8
 8003ad2:	1851      	adds	r1, r2, r1
 8003ad4:	6339      	str	r1, [r7, #48]	@ 0x30
 8003ad6:	4649      	mov	r1, r9
 8003ad8:	414b      	adcs	r3, r1
 8003ada:	637b      	str	r3, [r7, #52]	@ 0x34
 8003adc:	f04f 0200 	mov.w	r2, #0
 8003ae0:	f04f 0300 	mov.w	r3, #0
 8003ae4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003ae8:	4659      	mov	r1, fp
 8003aea:	00cb      	lsls	r3, r1, #3
 8003aec:	4651      	mov	r1, sl
 8003aee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003af2:	4651      	mov	r1, sl
 8003af4:	00ca      	lsls	r2, r1, #3
 8003af6:	4610      	mov	r0, r2
 8003af8:	4619      	mov	r1, r3
 8003afa:	4603      	mov	r3, r0
 8003afc:	4642      	mov	r2, r8
 8003afe:	189b      	adds	r3, r3, r2
 8003b00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003b04:	464b      	mov	r3, r9
 8003b06:	460a      	mov	r2, r1
 8003b08:	eb42 0303 	adc.w	r3, r2, r3
 8003b0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003b10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	2200      	movs	r2, #0
 8003b18:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003b1c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003b20:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003b24:	460b      	mov	r3, r1
 8003b26:	18db      	adds	r3, r3, r3
 8003b28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	eb42 0303 	adc.w	r3, r2, r3
 8003b30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b32:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003b36:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003b3a:	f7fc fbc1 	bl	80002c0 <__aeabi_uldivmod>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	460b      	mov	r3, r1
 8003b42:	4b0d      	ldr	r3, [pc, #52]	@ (8003b78 <UART_SetConfig+0x2d4>)
 8003b44:	fba3 1302 	umull	r1, r3, r3, r2
 8003b48:	095b      	lsrs	r3, r3, #5
 8003b4a:	2164      	movs	r1, #100	@ 0x64
 8003b4c:	fb01 f303 	mul.w	r3, r1, r3
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	00db      	lsls	r3, r3, #3
 8003b54:	3332      	adds	r3, #50	@ 0x32
 8003b56:	4a08      	ldr	r2, [pc, #32]	@ (8003b78 <UART_SetConfig+0x2d4>)
 8003b58:	fba2 2303 	umull	r2, r3, r2, r3
 8003b5c:	095b      	lsrs	r3, r3, #5
 8003b5e:	f003 0207 	and.w	r2, r3, #7
 8003b62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4422      	add	r2, r4
 8003b6a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003b6c:	e106      	b.n	8003d7c <UART_SetConfig+0x4d8>
 8003b6e:	bf00      	nop
 8003b70:	40011000 	.word	0x40011000
 8003b74:	40011400 	.word	0x40011400
 8003b78:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b80:	2200      	movs	r2, #0
 8003b82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003b86:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003b8a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003b8e:	4642      	mov	r2, r8
 8003b90:	464b      	mov	r3, r9
 8003b92:	1891      	adds	r1, r2, r2
 8003b94:	6239      	str	r1, [r7, #32]
 8003b96:	415b      	adcs	r3, r3
 8003b98:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b9a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003b9e:	4641      	mov	r1, r8
 8003ba0:	1854      	adds	r4, r2, r1
 8003ba2:	4649      	mov	r1, r9
 8003ba4:	eb43 0501 	adc.w	r5, r3, r1
 8003ba8:	f04f 0200 	mov.w	r2, #0
 8003bac:	f04f 0300 	mov.w	r3, #0
 8003bb0:	00eb      	lsls	r3, r5, #3
 8003bb2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003bb6:	00e2      	lsls	r2, r4, #3
 8003bb8:	4614      	mov	r4, r2
 8003bba:	461d      	mov	r5, r3
 8003bbc:	4643      	mov	r3, r8
 8003bbe:	18e3      	adds	r3, r4, r3
 8003bc0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003bc4:	464b      	mov	r3, r9
 8003bc6:	eb45 0303 	adc.w	r3, r5, r3
 8003bca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003bce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003bda:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003bde:	f04f 0200 	mov.w	r2, #0
 8003be2:	f04f 0300 	mov.w	r3, #0
 8003be6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003bea:	4629      	mov	r1, r5
 8003bec:	008b      	lsls	r3, r1, #2
 8003bee:	4621      	mov	r1, r4
 8003bf0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003bf4:	4621      	mov	r1, r4
 8003bf6:	008a      	lsls	r2, r1, #2
 8003bf8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003bfc:	f7fc fb60 	bl	80002c0 <__aeabi_uldivmod>
 8003c00:	4602      	mov	r2, r0
 8003c02:	460b      	mov	r3, r1
 8003c04:	4b60      	ldr	r3, [pc, #384]	@ (8003d88 <UART_SetConfig+0x4e4>)
 8003c06:	fba3 2302 	umull	r2, r3, r3, r2
 8003c0a:	095b      	lsrs	r3, r3, #5
 8003c0c:	011c      	lsls	r4, r3, #4
 8003c0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c12:	2200      	movs	r2, #0
 8003c14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003c18:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003c1c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003c20:	4642      	mov	r2, r8
 8003c22:	464b      	mov	r3, r9
 8003c24:	1891      	adds	r1, r2, r2
 8003c26:	61b9      	str	r1, [r7, #24]
 8003c28:	415b      	adcs	r3, r3
 8003c2a:	61fb      	str	r3, [r7, #28]
 8003c2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c30:	4641      	mov	r1, r8
 8003c32:	1851      	adds	r1, r2, r1
 8003c34:	6139      	str	r1, [r7, #16]
 8003c36:	4649      	mov	r1, r9
 8003c38:	414b      	adcs	r3, r1
 8003c3a:	617b      	str	r3, [r7, #20]
 8003c3c:	f04f 0200 	mov.w	r2, #0
 8003c40:	f04f 0300 	mov.w	r3, #0
 8003c44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c48:	4659      	mov	r1, fp
 8003c4a:	00cb      	lsls	r3, r1, #3
 8003c4c:	4651      	mov	r1, sl
 8003c4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c52:	4651      	mov	r1, sl
 8003c54:	00ca      	lsls	r2, r1, #3
 8003c56:	4610      	mov	r0, r2
 8003c58:	4619      	mov	r1, r3
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	4642      	mov	r2, r8
 8003c5e:	189b      	adds	r3, r3, r2
 8003c60:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003c64:	464b      	mov	r3, r9
 8003c66:	460a      	mov	r2, r1
 8003c68:	eb42 0303 	adc.w	r3, r2, r3
 8003c6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	2200      	movs	r2, #0
 8003c78:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003c7a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003c7c:	f04f 0200 	mov.w	r2, #0
 8003c80:	f04f 0300 	mov.w	r3, #0
 8003c84:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003c88:	4649      	mov	r1, r9
 8003c8a:	008b      	lsls	r3, r1, #2
 8003c8c:	4641      	mov	r1, r8
 8003c8e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c92:	4641      	mov	r1, r8
 8003c94:	008a      	lsls	r2, r1, #2
 8003c96:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003c9a:	f7fc fb11 	bl	80002c0 <__aeabi_uldivmod>
 8003c9e:	4602      	mov	r2, r0
 8003ca0:	460b      	mov	r3, r1
 8003ca2:	4611      	mov	r1, r2
 8003ca4:	4b38      	ldr	r3, [pc, #224]	@ (8003d88 <UART_SetConfig+0x4e4>)
 8003ca6:	fba3 2301 	umull	r2, r3, r3, r1
 8003caa:	095b      	lsrs	r3, r3, #5
 8003cac:	2264      	movs	r2, #100	@ 0x64
 8003cae:	fb02 f303 	mul.w	r3, r2, r3
 8003cb2:	1acb      	subs	r3, r1, r3
 8003cb4:	011b      	lsls	r3, r3, #4
 8003cb6:	3332      	adds	r3, #50	@ 0x32
 8003cb8:	4a33      	ldr	r2, [pc, #204]	@ (8003d88 <UART_SetConfig+0x4e4>)
 8003cba:	fba2 2303 	umull	r2, r3, r2, r3
 8003cbe:	095b      	lsrs	r3, r3, #5
 8003cc0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003cc4:	441c      	add	r4, r3
 8003cc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003cca:	2200      	movs	r2, #0
 8003ccc:	673b      	str	r3, [r7, #112]	@ 0x70
 8003cce:	677a      	str	r2, [r7, #116]	@ 0x74
 8003cd0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003cd4:	4642      	mov	r2, r8
 8003cd6:	464b      	mov	r3, r9
 8003cd8:	1891      	adds	r1, r2, r2
 8003cda:	60b9      	str	r1, [r7, #8]
 8003cdc:	415b      	adcs	r3, r3
 8003cde:	60fb      	str	r3, [r7, #12]
 8003ce0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003ce4:	4641      	mov	r1, r8
 8003ce6:	1851      	adds	r1, r2, r1
 8003ce8:	6039      	str	r1, [r7, #0]
 8003cea:	4649      	mov	r1, r9
 8003cec:	414b      	adcs	r3, r1
 8003cee:	607b      	str	r3, [r7, #4]
 8003cf0:	f04f 0200 	mov.w	r2, #0
 8003cf4:	f04f 0300 	mov.w	r3, #0
 8003cf8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003cfc:	4659      	mov	r1, fp
 8003cfe:	00cb      	lsls	r3, r1, #3
 8003d00:	4651      	mov	r1, sl
 8003d02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d06:	4651      	mov	r1, sl
 8003d08:	00ca      	lsls	r2, r1, #3
 8003d0a:	4610      	mov	r0, r2
 8003d0c:	4619      	mov	r1, r3
 8003d0e:	4603      	mov	r3, r0
 8003d10:	4642      	mov	r2, r8
 8003d12:	189b      	adds	r3, r3, r2
 8003d14:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003d16:	464b      	mov	r3, r9
 8003d18:	460a      	mov	r2, r1
 8003d1a:	eb42 0303 	adc.w	r3, r2, r3
 8003d1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	663b      	str	r3, [r7, #96]	@ 0x60
 8003d2a:	667a      	str	r2, [r7, #100]	@ 0x64
 8003d2c:	f04f 0200 	mov.w	r2, #0
 8003d30:	f04f 0300 	mov.w	r3, #0
 8003d34:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003d38:	4649      	mov	r1, r9
 8003d3a:	008b      	lsls	r3, r1, #2
 8003d3c:	4641      	mov	r1, r8
 8003d3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d42:	4641      	mov	r1, r8
 8003d44:	008a      	lsls	r2, r1, #2
 8003d46:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003d4a:	f7fc fab9 	bl	80002c0 <__aeabi_uldivmod>
 8003d4e:	4602      	mov	r2, r0
 8003d50:	460b      	mov	r3, r1
 8003d52:	4b0d      	ldr	r3, [pc, #52]	@ (8003d88 <UART_SetConfig+0x4e4>)
 8003d54:	fba3 1302 	umull	r1, r3, r3, r2
 8003d58:	095b      	lsrs	r3, r3, #5
 8003d5a:	2164      	movs	r1, #100	@ 0x64
 8003d5c:	fb01 f303 	mul.w	r3, r1, r3
 8003d60:	1ad3      	subs	r3, r2, r3
 8003d62:	011b      	lsls	r3, r3, #4
 8003d64:	3332      	adds	r3, #50	@ 0x32
 8003d66:	4a08      	ldr	r2, [pc, #32]	@ (8003d88 <UART_SetConfig+0x4e4>)
 8003d68:	fba2 2303 	umull	r2, r3, r2, r3
 8003d6c:	095b      	lsrs	r3, r3, #5
 8003d6e:	f003 020f 	and.w	r2, r3, #15
 8003d72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4422      	add	r2, r4
 8003d7a:	609a      	str	r2, [r3, #8]
}
 8003d7c:	bf00      	nop
 8003d7e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003d82:	46bd      	mov	sp, r7
 8003d84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d88:	51eb851f 	.word	0x51eb851f

08003d8c <MX_MBEDTLS_Init>:

/* USER CODE END 2 */

/* MBEDTLS init function */
void MX_MBEDTLS_Init(void)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	af00      	add	r7, sp, #0
  */
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */

}
 8003d90:	bf00      	nop
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr

08003d9a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003d9a:	b480      	push	{r7}
 8003d9c:	b085      	sub	sp, #20
 8003d9e:	af00      	add	r7, sp, #0
 8003da0:	4603      	mov	r3, r0
 8003da2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003da4:	2300      	movs	r3, #0
 8003da6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003da8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003dac:	2b84      	cmp	r3, #132	@ 0x84
 8003dae:	d005      	beq.n	8003dbc <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003db0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	4413      	add	r3, r2
 8003db8:	3303      	adds	r3, #3
 8003dba:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3714      	adds	r7, #20
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr

08003dca <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8003dca:	b480      	push	{r7}
 8003dcc:	b083      	sub	sp, #12
 8003dce:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003dd0:	f3ef 8305 	mrs	r3, IPSR
 8003dd4:	607b      	str	r3, [r7, #4]
  return(result);
 8003dd6:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	bf14      	ite	ne
 8003ddc:	2301      	movne	r3, #1
 8003dde:	2300      	moveq	r3, #0
 8003de0:	b2db      	uxtb	r3, r3
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	370c      	adds	r7, #12
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr

08003dee <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003dee:	b580      	push	{r7, lr}
 8003df0:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003df2:	f001 f961 	bl	80050b8 <vTaskStartScheduler>
  
  return osOK;
 8003df6:	2300      	movs	r3, #0
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	bd80      	pop	{r7, pc}

08003dfc <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003dfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003dfe:	b089      	sub	sp, #36	@ 0x24
 8003e00:	af04      	add	r7, sp, #16
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	695b      	ldr	r3, [r3, #20]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d020      	beq.n	8003e50 <osThreadCreate+0x54>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	699b      	ldr	r3, [r3, #24]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d01c      	beq.n	8003e50 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	685c      	ldr	r4, [r3, #4]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	691e      	ldr	r6, [r3, #16]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f7ff ffb6 	bl	8003d9a <makeFreeRtosPriority>
 8003e2e:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	695b      	ldr	r3, [r3, #20]
 8003e34:	687a      	ldr	r2, [r7, #4]
 8003e36:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003e38:	9202      	str	r2, [sp, #8]
 8003e3a:	9301      	str	r3, [sp, #4]
 8003e3c:	9100      	str	r1, [sp, #0]
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	4632      	mov	r2, r6
 8003e42:	4629      	mov	r1, r5
 8003e44:	4620      	mov	r0, r4
 8003e46:	f000 ffbc 	bl	8004dc2 <xTaskCreateStatic>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	60fb      	str	r3, [r7, #12]
 8003e4e:	e01c      	b.n	8003e8a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	685c      	ldr	r4, [r3, #4]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003e5c:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003e64:	4618      	mov	r0, r3
 8003e66:	f7ff ff98 	bl	8003d9a <makeFreeRtosPriority>
 8003e6a:	4602      	mov	r2, r0
 8003e6c:	f107 030c 	add.w	r3, r7, #12
 8003e70:	9301      	str	r3, [sp, #4]
 8003e72:	9200      	str	r2, [sp, #0]
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	4632      	mov	r2, r6
 8003e78:	4629      	mov	r1, r5
 8003e7a:	4620      	mov	r0, r4
 8003e7c:	f000 ffd1 	bl	8004e22 <xTaskCreate>
 8003e80:	4603      	mov	r3, r0
 8003e82:	2b01      	cmp	r3, #1
 8003e84:	d001      	beq.n	8003e8a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003e86:	2300      	movs	r3, #0
 8003e88:	e000      	b.n	8003e8c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3714      	adds	r7, #20
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003e94 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b084      	sub	sp, #16
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d001      	beq.n	8003eaa <osDelay+0x16>
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	e000      	b.n	8003eac <osDelay+0x18>
 8003eaa:	2301      	movs	r3, #1
 8003eac:	4618      	mov	r0, r3
 8003eae:	f001 f8df 	bl	8005070 <vTaskDelay>
  
  return osOK;
 8003eb2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3710      	adds	r7, #16
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b082      	sub	sp, #8
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d007      	beq.n	8003edc <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	4619      	mov	r1, r3
 8003ed2:	2001      	movs	r0, #1
 8003ed4:	f000 fb14 	bl	8004500 <xQueueCreateMutexStatic>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	e003      	b.n	8003ee4 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8003edc:	2001      	movs	r0, #1
 8003ede:	f000 faf7 	bl	80044d0 <xQueueCreateMutex>
 8003ee2:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3708      	adds	r7, #8
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}

08003eec <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b084      	sub	sp, #16
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d101      	bne.n	8003f04 <osMutexWait+0x18>
    return osErrorParameter;
 8003f00:	2380      	movs	r3, #128	@ 0x80
 8003f02:	e03a      	b.n	8003f7a <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8003f04:	2300      	movs	r3, #0
 8003f06:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f0e:	d103      	bne.n	8003f18 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8003f10:	f04f 33ff 	mov.w	r3, #4294967295
 8003f14:	60fb      	str	r3, [r7, #12]
 8003f16:	e009      	b.n	8003f2c <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d006      	beq.n	8003f2c <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d101      	bne.n	8003f2c <osMutexWait+0x40>
      ticks = 1;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8003f2c:	f7ff ff4d 	bl	8003dca <inHandlerMode>
 8003f30:	4603      	mov	r3, r0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d017      	beq.n	8003f66 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8003f36:	f107 0308 	add.w	r3, r7, #8
 8003f3a:	461a      	mov	r2, r3
 8003f3c:	2100      	movs	r1, #0
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f000 fdc0 	bl	8004ac4 <xQueueReceiveFromISR>
 8003f44:	4603      	mov	r3, r0
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d001      	beq.n	8003f4e <osMutexWait+0x62>
      return osErrorOS;
 8003f4a:	23ff      	movs	r3, #255	@ 0xff
 8003f4c:	e015      	b.n	8003f7a <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d011      	beq.n	8003f78 <osMutexWait+0x8c>
 8003f54:	4b0b      	ldr	r3, [pc, #44]	@ (8003f84 <osMutexWait+0x98>)
 8003f56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f5a:	601a      	str	r2, [r3, #0]
 8003f5c:	f3bf 8f4f 	dsb	sy
 8003f60:	f3bf 8f6f 	isb	sy
 8003f64:	e008      	b.n	8003f78 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8003f66:	68f9      	ldr	r1, [r7, #12]
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f000 fce3 	bl	8004934 <xQueueSemaphoreTake>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d001      	beq.n	8003f78 <osMutexWait+0x8c>
    return osErrorOS;
 8003f74:	23ff      	movs	r3, #255	@ 0xff
 8003f76:	e000      	b.n	8003f7a <osMutexWait+0x8e>
  }
  
  return osOK;
 8003f78:	2300      	movs	r3, #0
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3710      	adds	r7, #16
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	e000ed04 	.word	0xe000ed04

08003f88 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b084      	sub	sp, #16
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8003f90:	2300      	movs	r3, #0
 8003f92:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8003f94:	2300      	movs	r3, #0
 8003f96:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8003f98:	f7ff ff17 	bl	8003dca <inHandlerMode>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d016      	beq.n	8003fd0 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8003fa2:	f107 0308 	add.w	r3, r7, #8
 8003fa6:	4619      	mov	r1, r3
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	f000 fbcc 	bl	8004746 <xQueueGiveFromISR>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d001      	beq.n	8003fb8 <osMutexRelease+0x30>
      return osErrorOS;
 8003fb4:	23ff      	movs	r3, #255	@ 0xff
 8003fb6:	e017      	b.n	8003fe8 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d013      	beq.n	8003fe6 <osMutexRelease+0x5e>
 8003fbe:	4b0c      	ldr	r3, [pc, #48]	@ (8003ff0 <osMutexRelease+0x68>)
 8003fc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003fc4:	601a      	str	r2, [r3, #0]
 8003fc6:	f3bf 8f4f 	dsb	sy
 8003fca:	f3bf 8f6f 	isb	sy
 8003fce:	e00a      	b.n	8003fe6 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	2100      	movs	r1, #0
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f000 faae 	bl	8004538 <xQueueGenericSend>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	d001      	beq.n	8003fe6 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8003fe2:	23ff      	movs	r3, #255	@ 0xff
 8003fe4:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3710      	adds	r7, #16
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	e000ed04 	.word	0xe000ed04

08003ff4 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8003ff4:	b590      	push	{r4, r7, lr}
 8003ff6:	b085      	sub	sp, #20
 8003ff8:	af02      	add	r7, sp, #8
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d011      	beq.n	800402a <osMessageCreate+0x36>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d00d      	beq.n	800402a <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6818      	ldr	r0, [r3, #0]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6859      	ldr	r1, [r3, #4]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	689a      	ldr	r2, [r3, #8]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	68db      	ldr	r3, [r3, #12]
 800401e:	2400      	movs	r4, #0
 8004020:	9400      	str	r4, [sp, #0]
 8004022:	f000 f9d1 	bl	80043c8 <xQueueGenericCreateStatic>
 8004026:	4603      	mov	r3, r0
 8004028:	e008      	b.n	800403c <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6818      	ldr	r0, [r3, #0]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	2200      	movs	r2, #0
 8004034:	4619      	mov	r1, r3
 8004036:	f000 f9e6 	bl	8004406 <xQueueGenericCreate>
 800403a:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800403c:	4618      	mov	r0, r3
 800403e:	370c      	adds	r7, #12
 8004040:	46bd      	mov	sp, r7
 8004042:	bd90      	pop	{r4, r7, pc}

08004044 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b086      	sub	sp, #24
 8004048:	af00      	add	r7, sp, #0
 800404a:	60f8      	str	r0, [r7, #12]
 800404c:	60b9      	str	r1, [r7, #8]
 800404e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8004050:	2300      	movs	r3, #0
 8004052:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d101      	bne.n	8004062 <osMessagePut+0x1e>
    ticks = 1;
 800405e:	2301      	movs	r3, #1
 8004060:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8004062:	f7ff feb2 	bl	8003dca <inHandlerMode>
 8004066:	4603      	mov	r3, r0
 8004068:	2b00      	cmp	r3, #0
 800406a:	d018      	beq.n	800409e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800406c:	f107 0210 	add.w	r2, r7, #16
 8004070:	f107 0108 	add.w	r1, r7, #8
 8004074:	2300      	movs	r3, #0
 8004076:	68f8      	ldr	r0, [r7, #12]
 8004078:	f000 fb08 	bl	800468c <xQueueGenericSendFromISR>
 800407c:	4603      	mov	r3, r0
 800407e:	2b01      	cmp	r3, #1
 8004080:	d001      	beq.n	8004086 <osMessagePut+0x42>
      return osErrorOS;
 8004082:	23ff      	movs	r3, #255	@ 0xff
 8004084:	e018      	b.n	80040b8 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d014      	beq.n	80040b6 <osMessagePut+0x72>
 800408c:	4b0c      	ldr	r3, [pc, #48]	@ (80040c0 <osMessagePut+0x7c>)
 800408e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004092:	601a      	str	r2, [r3, #0]
 8004094:	f3bf 8f4f 	dsb	sy
 8004098:	f3bf 8f6f 	isb	sy
 800409c:	e00b      	b.n	80040b6 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800409e:	f107 0108 	add.w	r1, r7, #8
 80040a2:	2300      	movs	r3, #0
 80040a4:	697a      	ldr	r2, [r7, #20]
 80040a6:	68f8      	ldr	r0, [r7, #12]
 80040a8:	f000 fa46 	bl	8004538 <xQueueGenericSend>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d001      	beq.n	80040b6 <osMessagePut+0x72>
      return osErrorOS;
 80040b2:	23ff      	movs	r3, #255	@ 0xff
 80040b4:	e000      	b.n	80040b8 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 80040b6:	2300      	movs	r3, #0
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3718      	adds	r7, #24
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}
 80040c0:	e000ed04 	.word	0xe000ed04

080040c4 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80040c4:	b590      	push	{r4, r7, lr}
 80040c6:	b08b      	sub	sp, #44	@ 0x2c
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	60f8      	str	r0, [r7, #12]
 80040cc:	60b9      	str	r1, [r7, #8]
 80040ce:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 80040d4:	2300      	movs	r3, #0
 80040d6:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d10a      	bne.n	80040f4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 80040de:	2380      	movs	r3, #128	@ 0x80
 80040e0:	617b      	str	r3, [r7, #20]
    return event;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	461c      	mov	r4, r3
 80040e6:	f107 0314 	add.w	r3, r7, #20
 80040ea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80040ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80040f2:	e054      	b.n	800419e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80040f4:	2300      	movs	r3, #0
 80040f6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80040f8:	2300      	movs	r3, #0
 80040fa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004102:	d103      	bne.n	800410c <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8004104:	f04f 33ff 	mov.w	r3, #4294967295
 8004108:	627b      	str	r3, [r7, #36]	@ 0x24
 800410a:	e009      	b.n	8004120 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d006      	beq.n	8004120 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8004116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004118:	2b00      	cmp	r3, #0
 800411a:	d101      	bne.n	8004120 <osMessageGet+0x5c>
      ticks = 1;
 800411c:	2301      	movs	r3, #1
 800411e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8004120:	f7ff fe53 	bl	8003dca <inHandlerMode>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d01c      	beq.n	8004164 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800412a:	f107 0220 	add.w	r2, r7, #32
 800412e:	f107 0314 	add.w	r3, r7, #20
 8004132:	3304      	adds	r3, #4
 8004134:	4619      	mov	r1, r3
 8004136:	68b8      	ldr	r0, [r7, #8]
 8004138:	f000 fcc4 	bl	8004ac4 <xQueueReceiveFromISR>
 800413c:	4603      	mov	r3, r0
 800413e:	2b01      	cmp	r3, #1
 8004140:	d102      	bne.n	8004148 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8004142:	2310      	movs	r3, #16
 8004144:	617b      	str	r3, [r7, #20]
 8004146:	e001      	b.n	800414c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8004148:	2300      	movs	r3, #0
 800414a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800414c:	6a3b      	ldr	r3, [r7, #32]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d01d      	beq.n	800418e <osMessageGet+0xca>
 8004152:	4b15      	ldr	r3, [pc, #84]	@ (80041a8 <osMessageGet+0xe4>)
 8004154:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004158:	601a      	str	r2, [r3, #0]
 800415a:	f3bf 8f4f 	dsb	sy
 800415e:	f3bf 8f6f 	isb	sy
 8004162:	e014      	b.n	800418e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8004164:	f107 0314 	add.w	r3, r7, #20
 8004168:	3304      	adds	r3, #4
 800416a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800416c:	4619      	mov	r1, r3
 800416e:	68b8      	ldr	r0, [r7, #8]
 8004170:	f000 fb3e 	bl	80047f0 <xQueueReceive>
 8004174:	4603      	mov	r3, r0
 8004176:	2b01      	cmp	r3, #1
 8004178:	d102      	bne.n	8004180 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800417a:	2310      	movs	r3, #16
 800417c:	617b      	str	r3, [r7, #20]
 800417e:	e006      	b.n	800418e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8004180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004182:	2b00      	cmp	r3, #0
 8004184:	d101      	bne.n	800418a <osMessageGet+0xc6>
 8004186:	2300      	movs	r3, #0
 8004188:	e000      	b.n	800418c <osMessageGet+0xc8>
 800418a:	2340      	movs	r3, #64	@ 0x40
 800418c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	461c      	mov	r4, r3
 8004192:	f107 0314 	add.w	r3, r7, #20
 8004196:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800419a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800419e:	68f8      	ldr	r0, [r7, #12]
 80041a0:	372c      	adds	r7, #44	@ 0x2c
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd90      	pop	{r4, r7, pc}
 80041a6:	bf00      	nop
 80041a8:	e000ed04 	.word	0xe000ed04

080041ac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	f103 0208 	add.w	r2, r3, #8
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f04f 32ff 	mov.w	r2, #4294967295
 80041c4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f103 0208 	add.w	r2, r3, #8
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	f103 0208 	add.w	r2, r3, #8
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80041e0:	bf00      	nop
 80041e2:	370c      	adds	r7, #12
 80041e4:	46bd      	mov	sp, r7
 80041e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ea:	4770      	bx	lr

080041ec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80041ec:	b480      	push	{r7}
 80041ee:	b083      	sub	sp, #12
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80041fa:	bf00      	nop
 80041fc:	370c      	adds	r7, #12
 80041fe:	46bd      	mov	sp, r7
 8004200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004204:	4770      	bx	lr

08004206 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004206:	b480      	push	{r7}
 8004208:	b085      	sub	sp, #20
 800420a:	af00      	add	r7, sp, #0
 800420c:	6078      	str	r0, [r7, #4]
 800420e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	68fa      	ldr	r2, [r7, #12]
 800421a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	689a      	ldr	r2, [r3, #8]
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	683a      	ldr	r2, [r7, #0]
 800422a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	683a      	ldr	r2, [r7, #0]
 8004230:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	1c5a      	adds	r2, r3, #1
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	601a      	str	r2, [r3, #0]
}
 8004242:	bf00      	nop
 8004244:	3714      	adds	r7, #20
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr

0800424e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800424e:	b480      	push	{r7}
 8004250:	b085      	sub	sp, #20
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
 8004256:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004264:	d103      	bne.n	800426e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	691b      	ldr	r3, [r3, #16]
 800426a:	60fb      	str	r3, [r7, #12]
 800426c:	e00c      	b.n	8004288 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	3308      	adds	r3, #8
 8004272:	60fb      	str	r3, [r7, #12]
 8004274:	e002      	b.n	800427c <vListInsert+0x2e>
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	60fb      	str	r3, [r7, #12]
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	68ba      	ldr	r2, [r7, #8]
 8004284:	429a      	cmp	r2, r3
 8004286:	d2f6      	bcs.n	8004276 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	685a      	ldr	r2, [r3, #4]
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	683a      	ldr	r2, [r7, #0]
 8004296:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	68fa      	ldr	r2, [r7, #12]
 800429c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	683a      	ldr	r2, [r7, #0]
 80042a2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	1c5a      	adds	r2, r3, #1
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	601a      	str	r2, [r3, #0]
}
 80042b4:	bf00      	nop
 80042b6:	3714      	adds	r7, #20
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80042c0:	b480      	push	{r7}
 80042c2:	b085      	sub	sp, #20
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	691b      	ldr	r3, [r3, #16]
 80042cc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	687a      	ldr	r2, [r7, #4]
 80042d4:	6892      	ldr	r2, [r2, #8]
 80042d6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	687a      	ldr	r2, [r7, #4]
 80042de:	6852      	ldr	r2, [r2, #4]
 80042e0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d103      	bne.n	80042f4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	689a      	ldr	r2, [r3, #8]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2200      	movs	r2, #0
 80042f8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	1e5a      	subs	r2, r3, #1
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
}
 8004308:	4618      	mov	r0, r3
 800430a:	3714      	adds	r7, #20
 800430c:	46bd      	mov	sp, r7
 800430e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004312:	4770      	bx	lr

08004314 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
 8004322:	f001 fcbf 	bl	8005ca4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800432e:	68f9      	ldr	r1, [r7, #12]
 8004330:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004332:	fb01 f303 	mul.w	r3, r1, r3
 8004336:	441a      	add	r2, r3
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2200      	movs	r2, #0
 8004340:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004352:	3b01      	subs	r3, #1
 8004354:	68f9      	ldr	r1, [r7, #12]
 8004356:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004358:	fb01 f303 	mul.w	r3, r1, r3
 800435c:	441a      	add	r2, r3
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	22ff      	movs	r2, #255	@ 0xff
 8004366:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	22ff      	movs	r2, #255	@ 0xff
 800436e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d114      	bne.n	80043a2 <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	691b      	ldr	r3, [r3, #16]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d01a      	beq.n	80043b6 <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	3310      	adds	r3, #16
 8004384:	4618      	mov	r0, r3
 8004386:	f001 f889 	bl	800549c <xTaskRemoveFromEventList>
 800438a:	4603      	mov	r3, r0
 800438c:	2b00      	cmp	r3, #0
 800438e:	d012      	beq.n	80043b6 <xQueueGenericReset+0xa2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004390:	4b0c      	ldr	r3, [pc, #48]	@ (80043c4 <xQueueGenericReset+0xb0>)
 8004392:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004396:	601a      	str	r2, [r3, #0]
 8004398:	f3bf 8f4f 	dsb	sy
 800439c:	f3bf 8f6f 	isb	sy
 80043a0:	e009      	b.n	80043b6 <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	3310      	adds	r3, #16
 80043a6:	4618      	mov	r0, r3
 80043a8:	f7ff ff00 	bl	80041ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	3324      	adds	r3, #36	@ 0x24
 80043b0:	4618      	mov	r0, r3
 80043b2:	f7ff fefb 	bl	80041ac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80043b6:	f001 fc8f 	bl	8005cd8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80043ba:	2301      	movs	r3, #1
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3710      	adds	r7, #16
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}
 80043c4:	e000ed04 	.word	0xe000ed04

080043c8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b088      	sub	sp, #32
 80043cc:	af02      	add	r7, sp, #8
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	607a      	str	r2, [r7, #4]
 80043d4:	603b      	str	r3, [r7, #0]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d00d      	beq.n	80043fc <xQueueGenericCreateStatic+0x34>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80043e8:	f897 2020 	ldrb.w	r2, [r7, #32]
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	9300      	str	r3, [sp, #0]
 80043f0:	4613      	mov	r3, r2
 80043f2:	687a      	ldr	r2, [r7, #4]
 80043f4:	68b9      	ldr	r1, [r7, #8]
 80043f6:	68f8      	ldr	r0, [r7, #12]
 80043f8:	f000 f831 	bl	800445e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80043fc:	697b      	ldr	r3, [r7, #20]
	}
 80043fe:	4618      	mov	r0, r3
 8004400:	3718      	adds	r7, #24
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}

08004406 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004406:	b580      	push	{r7, lr}
 8004408:	b08a      	sub	sp, #40	@ 0x28
 800440a:	af02      	add	r7, sp, #8
 800440c:	60f8      	str	r0, [r7, #12]
 800440e:	60b9      	str	r1, [r7, #8]
 8004410:	4613      	mov	r3, r2
 8004412:	71fb      	strb	r3, [r7, #7]
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	68ba      	ldr	r2, [r7, #8]
 8004418:	fb02 f303 	mul.w	r3, r2, r3
 800441c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800441e:	69fb      	ldr	r3, [r7, #28]
 8004420:	3348      	adds	r3, #72	@ 0x48
 8004422:	4618      	mov	r0, r3
 8004424:	f001 fcf8 	bl	8005e18 <pvPortMalloc>
 8004428:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800442a:	69bb      	ldr	r3, [r7, #24]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d011      	beq.n	8004454 <xQueueGenericCreate+0x4e>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004430:	69bb      	ldr	r3, [r7, #24]
 8004432:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	3348      	adds	r3, #72	@ 0x48
 8004438:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800443a:	69bb      	ldr	r3, [r7, #24]
 800443c:	2200      	movs	r2, #0
 800443e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004442:	79fa      	ldrb	r2, [r7, #7]
 8004444:	69bb      	ldr	r3, [r7, #24]
 8004446:	9300      	str	r3, [sp, #0]
 8004448:	4613      	mov	r3, r2
 800444a:	697a      	ldr	r2, [r7, #20]
 800444c:	68b9      	ldr	r1, [r7, #8]
 800444e:	68f8      	ldr	r0, [r7, #12]
 8004450:	f000 f805 	bl	800445e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004454:	69bb      	ldr	r3, [r7, #24]
	}
 8004456:	4618      	mov	r0, r3
 8004458:	3720      	adds	r7, #32
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}

0800445e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800445e:	b580      	push	{r7, lr}
 8004460:	b084      	sub	sp, #16
 8004462:	af00      	add	r7, sp, #0
 8004464:	60f8      	str	r0, [r7, #12]
 8004466:	60b9      	str	r1, [r7, #8]
 8004468:	607a      	str	r2, [r7, #4]
 800446a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d103      	bne.n	800447a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004472:	69bb      	ldr	r3, [r7, #24]
 8004474:	69ba      	ldr	r2, [r7, #24]
 8004476:	601a      	str	r2, [r3, #0]
 8004478:	e002      	b.n	8004480 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800447a:	69bb      	ldr	r3, [r7, #24]
 800447c:	687a      	ldr	r2, [r7, #4]
 800447e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004480:	69bb      	ldr	r3, [r7, #24]
 8004482:	68fa      	ldr	r2, [r7, #12]
 8004484:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004486:	69bb      	ldr	r3, [r7, #24]
 8004488:	68ba      	ldr	r2, [r7, #8]
 800448a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800448c:	2101      	movs	r1, #1
 800448e:	69b8      	ldr	r0, [r7, #24]
 8004490:	f7ff ff40 	bl	8004314 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004494:	bf00      	nop
 8004496:	3710      	adds	r7, #16
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}

0800449c <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800449c:	b580      	push	{r7, lr}
 800449e:	b082      	sub	sp, #8
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d00e      	beq.n	80044c8 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2200      	movs	r2, #0
 80044ae:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2200      	movs	r2, #0
 80044b4:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2200      	movs	r2, #0
 80044ba:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80044bc:	2300      	movs	r3, #0
 80044be:	2200      	movs	r2, #0
 80044c0:	2100      	movs	r1, #0
 80044c2:	6878      	ldr	r0, [r7, #4]
 80044c4:	f000 f838 	bl	8004538 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80044c8:	bf00      	nop
 80044ca:	3708      	adds	r7, #8
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}

080044d0 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b086      	sub	sp, #24
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	4603      	mov	r3, r0
 80044d8:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80044da:	2301      	movs	r3, #1
 80044dc:	617b      	str	r3, [r7, #20]
 80044de:	2300      	movs	r3, #0
 80044e0:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80044e2:	79fb      	ldrb	r3, [r7, #7]
 80044e4:	461a      	mov	r2, r3
 80044e6:	6939      	ldr	r1, [r7, #16]
 80044e8:	6978      	ldr	r0, [r7, #20]
 80044ea:	f7ff ff8c 	bl	8004406 <xQueueGenericCreate>
 80044ee:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80044f0:	68f8      	ldr	r0, [r7, #12]
 80044f2:	f7ff ffd3 	bl	800449c <prvInitialiseMutex>

		return xNewQueue;
 80044f6:	68fb      	ldr	r3, [r7, #12]
	}
 80044f8:	4618      	mov	r0, r3
 80044fa:	3718      	adds	r7, #24
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}

08004500 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8004500:	b580      	push	{r7, lr}
 8004502:	b088      	sub	sp, #32
 8004504:	af02      	add	r7, sp, #8
 8004506:	4603      	mov	r3, r0
 8004508:	6039      	str	r1, [r7, #0]
 800450a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800450c:	2301      	movs	r3, #1
 800450e:	617b      	str	r3, [r7, #20]
 8004510:	2300      	movs	r3, #0
 8004512:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8004514:	79fb      	ldrb	r3, [r7, #7]
 8004516:	9300      	str	r3, [sp, #0]
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	2200      	movs	r2, #0
 800451c:	6939      	ldr	r1, [r7, #16]
 800451e:	6978      	ldr	r0, [r7, #20]
 8004520:	f7ff ff52 	bl	80043c8 <xQueueGenericCreateStatic>
 8004524:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004526:	68f8      	ldr	r0, [r7, #12]
 8004528:	f7ff ffb8 	bl	800449c <prvInitialiseMutex>

		return xNewQueue;
 800452c:	68fb      	ldr	r3, [r7, #12]
	}
 800452e:	4618      	mov	r0, r3
 8004530:	3718      	adds	r7, #24
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
	...

08004538 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b08a      	sub	sp, #40	@ 0x28
 800453c:	af00      	add	r7, sp, #0
 800453e:	60f8      	str	r0, [r7, #12]
 8004540:	60b9      	str	r1, [r7, #8]
 8004542:	607a      	str	r2, [r7, #4]
 8004544:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004546:	2300      	movs	r3, #0
 8004548:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	623b      	str	r3, [r7, #32]
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800454e:	f001 fba9 	bl	8005ca4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004552:	6a3b      	ldr	r3, [r7, #32]
 8004554:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004556:	6a3b      	ldr	r3, [r7, #32]
 8004558:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800455a:	429a      	cmp	r2, r3
 800455c:	d302      	bcc.n	8004564 <xQueueGenericSend+0x2c>
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	2b02      	cmp	r3, #2
 8004562:	d129      	bne.n	80045b8 <xQueueGenericSend+0x80>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004564:	683a      	ldr	r2, [r7, #0]
 8004566:	68b9      	ldr	r1, [r7, #8]
 8004568:	6a38      	ldr	r0, [r7, #32]
 800456a:	f000 fb1a 	bl	8004ba2 <prvCopyDataToQueue>
 800456e:	61f8      	str	r0, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004570:	6a3b      	ldr	r3, [r7, #32]
 8004572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004574:	2b00      	cmp	r3, #0
 8004576:	d010      	beq.n	800459a <xQueueGenericSend+0x62>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004578:	6a3b      	ldr	r3, [r7, #32]
 800457a:	3324      	adds	r3, #36	@ 0x24
 800457c:	4618      	mov	r0, r3
 800457e:	f000 ff8d 	bl	800549c <xTaskRemoveFromEventList>
 8004582:	4603      	mov	r3, r0
 8004584:	2b00      	cmp	r3, #0
 8004586:	d013      	beq.n	80045b0 <xQueueGenericSend+0x78>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004588:	4b3f      	ldr	r3, [pc, #252]	@ (8004688 <xQueueGenericSend+0x150>)
 800458a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800458e:	601a      	str	r2, [r3, #0]
 8004590:	f3bf 8f4f 	dsb	sy
 8004594:	f3bf 8f6f 	isb	sy
 8004598:	e00a      	b.n	80045b0 <xQueueGenericSend+0x78>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800459a:	69fb      	ldr	r3, [r7, #28]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d007      	beq.n	80045b0 <xQueueGenericSend+0x78>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80045a0:	4b39      	ldr	r3, [pc, #228]	@ (8004688 <xQueueGenericSend+0x150>)
 80045a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80045a6:	601a      	str	r2, [r3, #0]
 80045a8:	f3bf 8f4f 	dsb	sy
 80045ac:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80045b0:	f001 fb92 	bl	8005cd8 <vPortExitCritical>
				return pdPASS;
 80045b4:	2301      	movs	r3, #1
 80045b6:	e063      	b.n	8004680 <xQueueGenericSend+0x148>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d103      	bne.n	80045c6 <xQueueGenericSend+0x8e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80045be:	f001 fb8b 	bl	8005cd8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80045c2:	2300      	movs	r3, #0
 80045c4:	e05c      	b.n	8004680 <xQueueGenericSend+0x148>
				}
				else if( xEntryTimeSet == pdFALSE )
 80045c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d106      	bne.n	80045da <xQueueGenericSend+0xa2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80045cc:	f107 0314 	add.w	r3, r7, #20
 80045d0:	4618      	mov	r0, r3
 80045d2:	f000 ffb7 	bl	8005544 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80045d6:	2301      	movs	r3, #1
 80045d8:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80045da:	f001 fb7d 	bl	8005cd8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80045de:	f000 fdbd 	bl	800515c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80045e2:	f001 fb5f 	bl	8005ca4 <vPortEnterCritical>
 80045e6:	6a3b      	ldr	r3, [r7, #32]
 80045e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80045ec:	b25b      	sxtb	r3, r3
 80045ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045f2:	d103      	bne.n	80045fc <xQueueGenericSend+0xc4>
 80045f4:	6a3b      	ldr	r3, [r7, #32]
 80045f6:	2200      	movs	r2, #0
 80045f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80045fc:	6a3b      	ldr	r3, [r7, #32]
 80045fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004602:	b25b      	sxtb	r3, r3
 8004604:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004608:	d103      	bne.n	8004612 <xQueueGenericSend+0xda>
 800460a:	6a3b      	ldr	r3, [r7, #32]
 800460c:	2200      	movs	r2, #0
 800460e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004612:	f001 fb61 	bl	8005cd8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004616:	1d3a      	adds	r2, r7, #4
 8004618:	f107 0314 	add.w	r3, r7, #20
 800461c:	4611      	mov	r1, r2
 800461e:	4618      	mov	r0, r3
 8004620:	f000 ffa6 	bl	8005570 <xTaskCheckForTimeOut>
 8004624:	4603      	mov	r3, r0
 8004626:	2b00      	cmp	r3, #0
 8004628:	d124      	bne.n	8004674 <xQueueGenericSend+0x13c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800462a:	6a38      	ldr	r0, [r7, #32]
 800462c:	f000 fbb1 	bl	8004d92 <prvIsQueueFull>
 8004630:	4603      	mov	r3, r0
 8004632:	2b00      	cmp	r3, #0
 8004634:	d018      	beq.n	8004668 <xQueueGenericSend+0x130>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004636:	6a3b      	ldr	r3, [r7, #32]
 8004638:	3310      	adds	r3, #16
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	4611      	mov	r1, r2
 800463e:	4618      	mov	r0, r3
 8004640:	f000 ff16 	bl	8005470 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004644:	6a38      	ldr	r0, [r7, #32]
 8004646:	f000 fb3c 	bl	8004cc2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800464a:	f000 fd95 	bl	8005178 <xTaskResumeAll>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	f47f af7c 	bne.w	800454e <xQueueGenericSend+0x16>
				{
					portYIELD_WITHIN_API();
 8004656:	4b0c      	ldr	r3, [pc, #48]	@ (8004688 <xQueueGenericSend+0x150>)
 8004658:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800465c:	601a      	str	r2, [r3, #0]
 800465e:	f3bf 8f4f 	dsb	sy
 8004662:	f3bf 8f6f 	isb	sy
 8004666:	e772      	b.n	800454e <xQueueGenericSend+0x16>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004668:	6a38      	ldr	r0, [r7, #32]
 800466a:	f000 fb2a 	bl	8004cc2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800466e:	f000 fd83 	bl	8005178 <xTaskResumeAll>
 8004672:	e76c      	b.n	800454e <xQueueGenericSend+0x16>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004674:	6a38      	ldr	r0, [r7, #32]
 8004676:	f000 fb24 	bl	8004cc2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800467a:	f000 fd7d 	bl	8005178 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800467e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004680:	4618      	mov	r0, r3
 8004682:	3728      	adds	r7, #40	@ 0x28
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}
 8004688:	e000ed04 	.word	0xe000ed04

0800468c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b08c      	sub	sp, #48	@ 0x30
 8004690:	af00      	add	r7, sp, #0
 8004692:	60f8      	str	r0, [r7, #12]
 8004694:	60b9      	str	r1, [r7, #8]
 8004696:	607a      	str	r2, [r7, #4]
 8004698:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	62bb      	str	r3, [r7, #40]	@ 0x28

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800469e:	f3ef 8211 	mrs	r2, BASEPRI
 80046a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046a6:	f383 8811 	msr	BASEPRI, r3
 80046aa:	f3bf 8f6f 	isb	sy
 80046ae:	f3bf 8f4f 	dsb	sy
 80046b2:	61ba      	str	r2, [r7, #24]
 80046b4:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80046b6:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80046b8:	627b      	str	r3, [r7, #36]	@ 0x24
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80046ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80046be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d302      	bcc.n	80046cc <xQueueGenericSendFromISR+0x40>
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	2b02      	cmp	r3, #2
 80046ca:	d12f      	bne.n	800472c <xQueueGenericSendFromISR+0xa0>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80046cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046ce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80046d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80046d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046da:	61fb      	str	r3, [r7, #28]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80046dc:	683a      	ldr	r2, [r7, #0]
 80046de:	68b9      	ldr	r1, [r7, #8]
 80046e0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80046e2:	f000 fa5e 	bl	8004ba2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80046e6:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 80046ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ee:	d112      	bne.n	8004716 <xQueueGenericSendFromISR+0x8a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80046f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d016      	beq.n	8004726 <xQueueGenericSendFromISR+0x9a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80046f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046fa:	3324      	adds	r3, #36	@ 0x24
 80046fc:	4618      	mov	r0, r3
 80046fe:	f000 fecd 	bl	800549c <xTaskRemoveFromEventList>
 8004702:	4603      	mov	r3, r0
 8004704:	2b00      	cmp	r3, #0
 8004706:	d00e      	beq.n	8004726 <xQueueGenericSendFromISR+0x9a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d00b      	beq.n	8004726 <xQueueGenericSendFromISR+0x9a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2201      	movs	r2, #1
 8004712:	601a      	str	r2, [r3, #0]
 8004714:	e007      	b.n	8004726 <xQueueGenericSendFromISR+0x9a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004716:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800471a:	3301      	adds	r3, #1
 800471c:	b2db      	uxtb	r3, r3
 800471e:	b25a      	sxtb	r2, r3
 8004720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004722:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004726:	2301      	movs	r3, #1
 8004728:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
 800472a:	e001      	b.n	8004730 <xQueueGenericSendFromISR+0xa4>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800472c:	2300      	movs	r3, #0
 800472e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004732:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800473a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800473c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800473e:	4618      	mov	r0, r3
 8004740:	3730      	adds	r7, #48	@ 0x30
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}

08004746 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004746:	b580      	push	{r7, lr}
 8004748:	b08a      	sub	sp, #40	@ 0x28
 800474a:	af00      	add	r7, sp, #0
 800474c:	6078      	str	r0, [r7, #4]
 800474e:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	623b      	str	r3, [r7, #32]
	__asm volatile
 8004754:	f3ef 8211 	mrs	r2, BASEPRI
 8004758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800475c:	f383 8811 	msr	BASEPRI, r3
 8004760:	f3bf 8f6f 	isb	sy
 8004764:	f3bf 8f4f 	dsb	sy
 8004768:	613a      	str	r2, [r7, #16]
 800476a:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
 800476c:	693b      	ldr	r3, [r7, #16]
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800476e:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004770:	6a3b      	ldr	r3, [r7, #32]
 8004772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004774:	61bb      	str	r3, [r7, #24]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004776:	6a3b      	ldr	r3, [r7, #32]
 8004778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800477a:	69ba      	ldr	r2, [r7, #24]
 800477c:	429a      	cmp	r2, r3
 800477e:	d229      	bcs.n	80047d4 <xQueueGiveFromISR+0x8e>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004780:	6a3b      	ldr	r3, [r7, #32]
 8004782:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004786:	75fb      	strb	r3, [r7, #23]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004788:	69bb      	ldr	r3, [r7, #24]
 800478a:	1c5a      	adds	r2, r3, #1
 800478c:	6a3b      	ldr	r3, [r7, #32]
 800478e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004790:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004798:	d112      	bne.n	80047c0 <xQueueGiveFromISR+0x7a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800479a:	6a3b      	ldr	r3, [r7, #32]
 800479c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d015      	beq.n	80047ce <xQueueGiveFromISR+0x88>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80047a2:	6a3b      	ldr	r3, [r7, #32]
 80047a4:	3324      	adds	r3, #36	@ 0x24
 80047a6:	4618      	mov	r0, r3
 80047a8:	f000 fe78 	bl	800549c <xTaskRemoveFromEventList>
 80047ac:	4603      	mov	r3, r0
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d00d      	beq.n	80047ce <xQueueGiveFromISR+0x88>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d00a      	beq.n	80047ce <xQueueGiveFromISR+0x88>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	2201      	movs	r2, #1
 80047bc:	601a      	str	r2, [r3, #0]
 80047be:	e006      	b.n	80047ce <xQueueGiveFromISR+0x88>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80047c0:	7dfb      	ldrb	r3, [r7, #23]
 80047c2:	3301      	adds	r3, #1
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	b25a      	sxtb	r2, r3
 80047c8:	6a3b      	ldr	r3, [r7, #32]
 80047ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80047ce:	2301      	movs	r3, #1
 80047d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80047d2:	e001      	b.n	80047d8 <xQueueGiveFromISR+0x92>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80047d4:	2300      	movs	r3, #0
 80047d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80047d8:	69fb      	ldr	r3, [r7, #28]
 80047da:	60bb      	str	r3, [r7, #8]
	__asm volatile
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	f383 8811 	msr	BASEPRI, r3
}
 80047e2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80047e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	3728      	adds	r7, #40	@ 0x28
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}
	...

080047f0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b08a      	sub	sp, #40	@ 0x28
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	60f8      	str	r0, [r7, #12]
 80047f8:	60b9      	str	r1, [r7, #8]
 80047fa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80047fc:	2300      	movs	r3, #0
 80047fe:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	623b      	str	r3, [r7, #32]
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004804:	f001 fa4e 	bl	8005ca4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004808:	6a3b      	ldr	r3, [r7, #32]
 800480a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800480c:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800480e:	69fb      	ldr	r3, [r7, #28]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d01f      	beq.n	8004854 <xQueueReceive+0x64>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004814:	68b9      	ldr	r1, [r7, #8]
 8004816:	6a38      	ldr	r0, [r7, #32]
 8004818:	f000 fa2d 	bl	8004c76 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800481c:	69fb      	ldr	r3, [r7, #28]
 800481e:	1e5a      	subs	r2, r3, #1
 8004820:	6a3b      	ldr	r3, [r7, #32]
 8004822:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004824:	6a3b      	ldr	r3, [r7, #32]
 8004826:	691b      	ldr	r3, [r3, #16]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d00f      	beq.n	800484c <xQueueReceive+0x5c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800482c:	6a3b      	ldr	r3, [r7, #32]
 800482e:	3310      	adds	r3, #16
 8004830:	4618      	mov	r0, r3
 8004832:	f000 fe33 	bl	800549c <xTaskRemoveFromEventList>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d007      	beq.n	800484c <xQueueReceive+0x5c>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800483c:	4b3c      	ldr	r3, [pc, #240]	@ (8004930 <xQueueReceive+0x140>)
 800483e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004842:	601a      	str	r2, [r3, #0]
 8004844:	f3bf 8f4f 	dsb	sy
 8004848:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800484c:	f001 fa44 	bl	8005cd8 <vPortExitCritical>
				return pdPASS;
 8004850:	2301      	movs	r3, #1
 8004852:	e069      	b.n	8004928 <xQueueReceive+0x138>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d103      	bne.n	8004862 <xQueueReceive+0x72>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800485a:	f001 fa3d 	bl	8005cd8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800485e:	2300      	movs	r3, #0
 8004860:	e062      	b.n	8004928 <xQueueReceive+0x138>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004864:	2b00      	cmp	r3, #0
 8004866:	d106      	bne.n	8004876 <xQueueReceive+0x86>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004868:	f107 0314 	add.w	r3, r7, #20
 800486c:	4618      	mov	r0, r3
 800486e:	f000 fe69 	bl	8005544 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004872:	2301      	movs	r3, #1
 8004874:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004876:	f001 fa2f 	bl	8005cd8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800487a:	f000 fc6f 	bl	800515c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800487e:	f001 fa11 	bl	8005ca4 <vPortEnterCritical>
 8004882:	6a3b      	ldr	r3, [r7, #32]
 8004884:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004888:	b25b      	sxtb	r3, r3
 800488a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800488e:	d103      	bne.n	8004898 <xQueueReceive+0xa8>
 8004890:	6a3b      	ldr	r3, [r7, #32]
 8004892:	2200      	movs	r2, #0
 8004894:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004898:	6a3b      	ldr	r3, [r7, #32]
 800489a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800489e:	b25b      	sxtb	r3, r3
 80048a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048a4:	d103      	bne.n	80048ae <xQueueReceive+0xbe>
 80048a6:	6a3b      	ldr	r3, [r7, #32]
 80048a8:	2200      	movs	r2, #0
 80048aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80048ae:	f001 fa13 	bl	8005cd8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80048b2:	1d3a      	adds	r2, r7, #4
 80048b4:	f107 0314 	add.w	r3, r7, #20
 80048b8:	4611      	mov	r1, r2
 80048ba:	4618      	mov	r0, r3
 80048bc:	f000 fe58 	bl	8005570 <xTaskCheckForTimeOut>
 80048c0:	4603      	mov	r3, r0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d123      	bne.n	800490e <xQueueReceive+0x11e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80048c6:	6a38      	ldr	r0, [r7, #32]
 80048c8:	f000 fa4d 	bl	8004d66 <prvIsQueueEmpty>
 80048cc:	4603      	mov	r3, r0
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d017      	beq.n	8004902 <xQueueReceive+0x112>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80048d2:	6a3b      	ldr	r3, [r7, #32]
 80048d4:	3324      	adds	r3, #36	@ 0x24
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	4611      	mov	r1, r2
 80048da:	4618      	mov	r0, r3
 80048dc:	f000 fdc8 	bl	8005470 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80048e0:	6a38      	ldr	r0, [r7, #32]
 80048e2:	f000 f9ee 	bl	8004cc2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80048e6:	f000 fc47 	bl	8005178 <xTaskResumeAll>
 80048ea:	4603      	mov	r3, r0
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d189      	bne.n	8004804 <xQueueReceive+0x14>
				{
					portYIELD_WITHIN_API();
 80048f0:	4b0f      	ldr	r3, [pc, #60]	@ (8004930 <xQueueReceive+0x140>)
 80048f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80048f6:	601a      	str	r2, [r3, #0]
 80048f8:	f3bf 8f4f 	dsb	sy
 80048fc:	f3bf 8f6f 	isb	sy
 8004900:	e780      	b.n	8004804 <xQueueReceive+0x14>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004902:	6a38      	ldr	r0, [r7, #32]
 8004904:	f000 f9dd 	bl	8004cc2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004908:	f000 fc36 	bl	8005178 <xTaskResumeAll>
 800490c:	e77a      	b.n	8004804 <xQueueReceive+0x14>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800490e:	6a38      	ldr	r0, [r7, #32]
 8004910:	f000 f9d7 	bl	8004cc2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004914:	f000 fc30 	bl	8005178 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004918:	6a38      	ldr	r0, [r7, #32]
 800491a:	f000 fa24 	bl	8004d66 <prvIsQueueEmpty>
 800491e:	4603      	mov	r3, r0
 8004920:	2b00      	cmp	r3, #0
 8004922:	f43f af6f 	beq.w	8004804 <xQueueReceive+0x14>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004926:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004928:	4618      	mov	r0, r3
 800492a:	3728      	adds	r7, #40	@ 0x28
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}
 8004930:	e000ed04 	.word	0xe000ed04

08004934 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b08a      	sub	sp, #40	@ 0x28
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800493e:	2300      	movs	r3, #0
 8004940:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004946:	2300      	movs	r3, #0
 8004948:	623b      	str	r3, [r7, #32]
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800494a:	f001 f9ab 	bl	8005ca4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800494e:	69fb      	ldr	r3, [r7, #28]
 8004950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004952:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004954:	69bb      	ldr	r3, [r7, #24]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d024      	beq.n	80049a4 <xQueueSemaphoreTake+0x70>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800495a:	69bb      	ldr	r3, [r7, #24]
 800495c:	1e5a      	subs	r2, r3, #1
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004962:	69fb      	ldr	r3, [r7, #28]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d104      	bne.n	8004974 <xQueueSemaphoreTake+0x40>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800496a:	f001 f87d 	bl	8005a68 <pvTaskIncrementMutexHeldCount>
 800496e:	4602      	mov	r2, r0
 8004970:	69fb      	ldr	r3, [r7, #28]
 8004972:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	691b      	ldr	r3, [r3, #16]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d00f      	beq.n	800499c <xQueueSemaphoreTake+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800497c:	69fb      	ldr	r3, [r7, #28]
 800497e:	3310      	adds	r3, #16
 8004980:	4618      	mov	r0, r3
 8004982:	f000 fd8b 	bl	800549c <xTaskRemoveFromEventList>
 8004986:	4603      	mov	r3, r0
 8004988:	2b00      	cmp	r3, #0
 800498a:	d007      	beq.n	800499c <xQueueSemaphoreTake+0x68>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800498c:	4b4c      	ldr	r3, [pc, #304]	@ (8004ac0 <xQueueSemaphoreTake+0x18c>)
 800498e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004992:	601a      	str	r2, [r3, #0]
 8004994:	f3bf 8f4f 	dsb	sy
 8004998:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800499c:	f001 f99c 	bl	8005cd8 <vPortExitCritical>
				return pdPASS;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e089      	b.n	8004ab8 <xQueueSemaphoreTake+0x184>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d103      	bne.n	80049b2 <xQueueSemaphoreTake+0x7e>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80049aa:	f001 f995 	bl	8005cd8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80049ae:	2300      	movs	r3, #0
 80049b0:	e082      	b.n	8004ab8 <xQueueSemaphoreTake+0x184>
				}
				else if( xEntryTimeSet == pdFALSE )
 80049b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d106      	bne.n	80049c6 <xQueueSemaphoreTake+0x92>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80049b8:	f107 030c 	add.w	r3, r7, #12
 80049bc:	4618      	mov	r0, r3
 80049be:	f000 fdc1 	bl	8005544 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80049c2:	2301      	movs	r3, #1
 80049c4:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80049c6:	f001 f987 	bl	8005cd8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80049ca:	f000 fbc7 	bl	800515c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80049ce:	f001 f969 	bl	8005ca4 <vPortEnterCritical>
 80049d2:	69fb      	ldr	r3, [r7, #28]
 80049d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80049d8:	b25b      	sxtb	r3, r3
 80049da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049de:	d103      	bne.n	80049e8 <xQueueSemaphoreTake+0xb4>
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	2200      	movs	r2, #0
 80049e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049e8:	69fb      	ldr	r3, [r7, #28]
 80049ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80049ee:	b25b      	sxtb	r3, r3
 80049f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049f4:	d103      	bne.n	80049fe <xQueueSemaphoreTake+0xca>
 80049f6:	69fb      	ldr	r3, [r7, #28]
 80049f8:	2200      	movs	r2, #0
 80049fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80049fe:	f001 f96b 	bl	8005cd8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a02:	463a      	mov	r2, r7
 8004a04:	f107 030c 	add.w	r3, r7, #12
 8004a08:	4611      	mov	r1, r2
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f000 fdb0 	bl	8005570 <xTaskCheckForTimeOut>
 8004a10:	4603      	mov	r3, r0
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d132      	bne.n	8004a7c <xQueueSemaphoreTake+0x148>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004a16:	69f8      	ldr	r0, [r7, #28]
 8004a18:	f000 f9a5 	bl	8004d66 <prvIsQueueEmpty>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d026      	beq.n	8004a70 <xQueueSemaphoreTake+0x13c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004a22:	69fb      	ldr	r3, [r7, #28]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d109      	bne.n	8004a3e <xQueueSemaphoreTake+0x10a>
					{
						taskENTER_CRITICAL();
 8004a2a:	f001 f93b 	bl	8005ca4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004a2e:	69fb      	ldr	r3, [r7, #28]
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	4618      	mov	r0, r3
 8004a34:	f000 fed0 	bl	80057d8 <xTaskPriorityInherit>
 8004a38:	6238      	str	r0, [r7, #32]
						}
						taskEXIT_CRITICAL();
 8004a3a:	f001 f94d 	bl	8005cd8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004a3e:	69fb      	ldr	r3, [r7, #28]
 8004a40:	3324      	adds	r3, #36	@ 0x24
 8004a42:	683a      	ldr	r2, [r7, #0]
 8004a44:	4611      	mov	r1, r2
 8004a46:	4618      	mov	r0, r3
 8004a48:	f000 fd12 	bl	8005470 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004a4c:	69f8      	ldr	r0, [r7, #28]
 8004a4e:	f000 f938 	bl	8004cc2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004a52:	f000 fb91 	bl	8005178 <xTaskResumeAll>
 8004a56:	4603      	mov	r3, r0
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	f47f af76 	bne.w	800494a <xQueueSemaphoreTake+0x16>
				{
					portYIELD_WITHIN_API();
 8004a5e:	4b18      	ldr	r3, [pc, #96]	@ (8004ac0 <xQueueSemaphoreTake+0x18c>)
 8004a60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a64:	601a      	str	r2, [r3, #0]
 8004a66:	f3bf 8f4f 	dsb	sy
 8004a6a:	f3bf 8f6f 	isb	sy
 8004a6e:	e76c      	b.n	800494a <xQueueSemaphoreTake+0x16>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004a70:	69f8      	ldr	r0, [r7, #28]
 8004a72:	f000 f926 	bl	8004cc2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004a76:	f000 fb7f 	bl	8005178 <xTaskResumeAll>
 8004a7a:	e766      	b.n	800494a <xQueueSemaphoreTake+0x16>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004a7c:	69f8      	ldr	r0, [r7, #28]
 8004a7e:	f000 f920 	bl	8004cc2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004a82:	f000 fb79 	bl	8005178 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004a86:	69f8      	ldr	r0, [r7, #28]
 8004a88:	f000 f96d 	bl	8004d66 <prvIsQueueEmpty>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	f43f af5b 	beq.w	800494a <xQueueSemaphoreTake+0x16>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004a94:	6a3b      	ldr	r3, [r7, #32]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d00d      	beq.n	8004ab6 <xQueueSemaphoreTake+0x182>
					{
						taskENTER_CRITICAL();
 8004a9a:	f001 f903 	bl	8005ca4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004a9e:	69f8      	ldr	r0, [r7, #28]
 8004aa0:	f000 f867 	bl	8004b72 <prvGetDisinheritPriorityAfterTimeout>
 8004aa4:	6178      	str	r0, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004aa6:	69fb      	ldr	r3, [r7, #28]
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	6979      	ldr	r1, [r7, #20]
 8004aac:	4618      	mov	r0, r3
 8004aae:	f000 ff6d 	bl	800598c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004ab2:	f001 f911 	bl	8005cd8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004ab6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	3728      	adds	r7, #40	@ 0x28
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}
 8004ac0:	e000ed04 	.word	0xe000ed04

08004ac4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b08c      	sub	sp, #48	@ 0x30
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	60f8      	str	r0, [r7, #12]
 8004acc:	60b9      	str	r1, [r7, #8]
 8004ace:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	62bb      	str	r3, [r7, #40]	@ 0x28
	__asm volatile
 8004ad4:	f3ef 8211 	mrs	r2, BASEPRI
 8004ad8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004adc:	f383 8811 	msr	BASEPRI, r3
 8004ae0:	f3bf 8f6f 	isb	sy
 8004ae4:	f3bf 8f4f 	dsb	sy
 8004ae8:	61ba      	str	r2, [r7, #24]
 8004aea:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004aec:	69bb      	ldr	r3, [r7, #24]
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004aee:	627b      	str	r3, [r7, #36]	@ 0x24
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004af2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004af4:	623b      	str	r3, [r7, #32]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004af6:	6a3b      	ldr	r3, [r7, #32]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d02d      	beq.n	8004b58 <xQueueReceiveFromISR+0x94>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004afc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004afe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b02:	77fb      	strb	r3, [r7, #31]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004b04:	68b9      	ldr	r1, [r7, #8]
 8004b06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b08:	f000 f8b5 	bl	8004c76 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004b0c:	6a3b      	ldr	r3, [r7, #32]
 8004b0e:	1e5a      	subs	r2, r3, #1
 8004b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b12:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004b14:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b1c:	d112      	bne.n	8004b44 <xQueueReceiveFromISR+0x80>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b20:	691b      	ldr	r3, [r3, #16]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d015      	beq.n	8004b52 <xQueueReceiveFromISR+0x8e>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b28:	3310      	adds	r3, #16
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f000 fcb6 	bl	800549c <xTaskRemoveFromEventList>
 8004b30:	4603      	mov	r3, r0
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d00d      	beq.n	8004b52 <xQueueReceiveFromISR+0x8e>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d00a      	beq.n	8004b52 <xQueueReceiveFromISR+0x8e>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	601a      	str	r2, [r3, #0]
 8004b42:	e006      	b.n	8004b52 <xQueueReceiveFromISR+0x8e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004b44:	7ffb      	ldrb	r3, [r7, #31]
 8004b46:	3301      	adds	r3, #1
 8004b48:	b2db      	uxtb	r3, r3
 8004b4a:	b25a      	sxtb	r2, r3
 8004b4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b4e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8004b52:	2301      	movs	r3, #1
 8004b54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b56:	e001      	b.n	8004b5c <xQueueReceiveFromISR+0x98>
		}
		else
		{
			xReturn = pdFAIL;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b5e:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	f383 8811 	msr	BASEPRI, r3
}
 8004b66:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3730      	adds	r7, #48	@ 0x30
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}

08004b72 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004b72:	b480      	push	{r7}
 8004b74:	b085      	sub	sp, #20
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d006      	beq.n	8004b90 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f1c3 0307 	rsb	r3, r3, #7
 8004b8c:	60fb      	str	r3, [r7, #12]
 8004b8e:	e001      	b.n	8004b94 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004b90:	2300      	movs	r3, #0
 8004b92:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004b94:	68fb      	ldr	r3, [r7, #12]
	}
 8004b96:	4618      	mov	r0, r3
 8004b98:	3714      	adds	r7, #20
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr

08004ba2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004ba2:	b580      	push	{r7, lr}
 8004ba4:	b086      	sub	sp, #24
 8004ba6:	af00      	add	r7, sp, #0
 8004ba8:	60f8      	str	r0, [r7, #12]
 8004baa:	60b9      	str	r1, [r7, #8]
 8004bac:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bb6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d10d      	bne.n	8004bdc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d14d      	bne.n	8004c64 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	689b      	ldr	r3, [r3, #8]
 8004bcc:	4618      	mov	r0, r3
 8004bce:	f000 fe79 	bl	80058c4 <xTaskPriorityDisinherit>
 8004bd2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	609a      	str	r2, [r3, #8]
 8004bda:	e043      	b.n	8004c64 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d119      	bne.n	8004c16 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	6858      	ldr	r0, [r3, #4]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bea:	461a      	mov	r2, r3
 8004bec:	68b9      	ldr	r1, [r7, #8]
 8004bee:	f003 fa62 	bl	80080b6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	685a      	ldr	r2, [r3, #4]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bfa:	441a      	add	r2, r3
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	685a      	ldr	r2, [r3, #4]
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	429a      	cmp	r2, r3
 8004c0a:	d32b      	bcc.n	8004c64 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	605a      	str	r2, [r3, #4]
 8004c14:	e026      	b.n	8004c64 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	68d8      	ldr	r0, [r3, #12]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c1e:	461a      	mov	r2, r3
 8004c20:	68b9      	ldr	r1, [r7, #8]
 8004c22:	f003 fa48 	bl	80080b6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	68da      	ldr	r2, [r3, #12]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c2e:	425b      	negs	r3, r3
 8004c30:	441a      	add	r2, r3
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	68da      	ldr	r2, [r3, #12]
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	429a      	cmp	r2, r3
 8004c40:	d207      	bcs.n	8004c52 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	689a      	ldr	r2, [r3, #8]
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c4a:	425b      	negs	r3, r3
 8004c4c:	441a      	add	r2, r3
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2b02      	cmp	r3, #2
 8004c56:	d105      	bne.n	8004c64 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d002      	beq.n	8004c64 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	3b01      	subs	r3, #1
 8004c62:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	1c5a      	adds	r2, r3, #1
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004c6c:	697b      	ldr	r3, [r7, #20]
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	3718      	adds	r7, #24
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}

08004c76 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004c76:	b580      	push	{r7, lr}
 8004c78:	b082      	sub	sp, #8
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	6078      	str	r0, [r7, #4]
 8004c7e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d018      	beq.n	8004cba <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	68da      	ldr	r2, [r3, #12]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c90:	441a      	add	r2, r3
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	68da      	ldr	r2, [r3, #12]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d303      	bcc.n	8004caa <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	68d9      	ldr	r1, [r3, #12]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb2:	461a      	mov	r2, r3
 8004cb4:	6838      	ldr	r0, [r7, #0]
 8004cb6:	f003 f9fe 	bl	80080b6 <memcpy>
	}
}
 8004cba:	bf00      	nop
 8004cbc:	3708      	adds	r7, #8
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bd80      	pop	{r7, pc}

08004cc2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004cc2:	b580      	push	{r7, lr}
 8004cc4:	b084      	sub	sp, #16
 8004cc6:	af00      	add	r7, sp, #0
 8004cc8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004cca:	f000 ffeb 	bl	8005ca4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004cd4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004cd6:	e011      	b.n	8004cfc <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d012      	beq.n	8004d06 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	3324      	adds	r3, #36	@ 0x24
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	f000 fbd9 	bl	800549c <xTaskRemoveFromEventList>
 8004cea:	4603      	mov	r3, r0
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d001      	beq.n	8004cf4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004cf0:	f000 fc84 	bl	80055fc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004cf4:	7bfb      	ldrb	r3, [r7, #15]
 8004cf6:	3b01      	subs	r3, #1
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004cfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	dce9      	bgt.n	8004cd8 <prvUnlockQueue+0x16>
 8004d04:	e000      	b.n	8004d08 <prvUnlockQueue+0x46>
					break;
 8004d06:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	22ff      	movs	r2, #255	@ 0xff
 8004d0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004d10:	f000 ffe2 	bl	8005cd8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004d14:	f000 ffc6 	bl	8005ca4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004d1e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d20:	e011      	b.n	8004d46 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	691b      	ldr	r3, [r3, #16]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d012      	beq.n	8004d50 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	3310      	adds	r3, #16
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f000 fbb4 	bl	800549c <xTaskRemoveFromEventList>
 8004d34:	4603      	mov	r3, r0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d001      	beq.n	8004d3e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004d3a:	f000 fc5f 	bl	80055fc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004d3e:	7bbb      	ldrb	r3, [r7, #14]
 8004d40:	3b01      	subs	r3, #1
 8004d42:	b2db      	uxtb	r3, r3
 8004d44:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d46:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	dce9      	bgt.n	8004d22 <prvUnlockQueue+0x60>
 8004d4e:	e000      	b.n	8004d52 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004d50:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	22ff      	movs	r2, #255	@ 0xff
 8004d56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004d5a:	f000 ffbd 	bl	8005cd8 <vPortExitCritical>
}
 8004d5e:	bf00      	nop
 8004d60:	3710      	adds	r7, #16
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}

08004d66 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004d66:	b580      	push	{r7, lr}
 8004d68:	b084      	sub	sp, #16
 8004d6a:	af00      	add	r7, sp, #0
 8004d6c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004d6e:	f000 ff99 	bl	8005ca4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d102      	bne.n	8004d80 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	60fb      	str	r3, [r7, #12]
 8004d7e:	e001      	b.n	8004d84 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004d80:	2300      	movs	r3, #0
 8004d82:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004d84:	f000 ffa8 	bl	8005cd8 <vPortExitCritical>

	return xReturn;
 8004d88:	68fb      	ldr	r3, [r7, #12]
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3710      	adds	r7, #16
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}

08004d92 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004d92:	b580      	push	{r7, lr}
 8004d94:	b084      	sub	sp, #16
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004d9a:	f000 ff83 	bl	8005ca4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004da6:	429a      	cmp	r2, r3
 8004da8:	d102      	bne.n	8004db0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004daa:	2301      	movs	r3, #1
 8004dac:	60fb      	str	r3, [r7, #12]
 8004dae:	e001      	b.n	8004db4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004db0:	2300      	movs	r3, #0
 8004db2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004db4:	f000 ff90 	bl	8005cd8 <vPortExitCritical>

	return xReturn;
 8004db8:	68fb      	ldr	r3, [r7, #12]
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3710      	adds	r7, #16
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}

08004dc2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004dc2:	b580      	push	{r7, lr}
 8004dc4:	b08a      	sub	sp, #40	@ 0x28
 8004dc6:	af04      	add	r7, sp, #16
 8004dc8:	60f8      	str	r0, [r7, #12]
 8004dca:	60b9      	str	r1, [r7, #8]
 8004dcc:	607a      	str	r2, [r7, #4]
 8004dce:	603b      	str	r3, [r7, #0]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d01e      	beq.n	8004e14 <xTaskCreateStatic+0x52>
 8004dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d01b      	beq.n	8004e14 <xTaskCreateStatic+0x52>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dde:	617b      	str	r3, [r7, #20]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004de4:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	2202      	movs	r2, #2
 8004dea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004dee:	2300      	movs	r3, #0
 8004df0:	9303      	str	r3, [sp, #12]
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	9302      	str	r3, [sp, #8]
 8004df6:	f107 0310 	add.w	r3, r7, #16
 8004dfa:	9301      	str	r3, [sp, #4]
 8004dfc:	6a3b      	ldr	r3, [r7, #32]
 8004dfe:	9300      	str	r3, [sp, #0]
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	68b9      	ldr	r1, [r7, #8]
 8004e06:	68f8      	ldr	r0, [r7, #12]
 8004e08:	f000 f850 	bl	8004eac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e0c:	6978      	ldr	r0, [r7, #20]
 8004e0e:	f000 f8c5 	bl	8004f9c <prvAddNewTaskToReadyList>
 8004e12:	e001      	b.n	8004e18 <xTaskCreateStatic+0x56>
		}
		else
		{
			xReturn = NULL;
 8004e14:	2300      	movs	r3, #0
 8004e16:	613b      	str	r3, [r7, #16]
		}

		return xReturn;
 8004e18:	693b      	ldr	r3, [r7, #16]
	}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3718      	adds	r7, #24
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}

08004e22 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004e22:	b580      	push	{r7, lr}
 8004e24:	b08c      	sub	sp, #48	@ 0x30
 8004e26:	af04      	add	r7, sp, #16
 8004e28:	60f8      	str	r0, [r7, #12]
 8004e2a:	60b9      	str	r1, [r7, #8]
 8004e2c:	603b      	str	r3, [r7, #0]
 8004e2e:	4613      	mov	r3, r2
 8004e30:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004e32:	88fb      	ldrh	r3, [r7, #6]
 8004e34:	009b      	lsls	r3, r3, #2
 8004e36:	4618      	mov	r0, r3
 8004e38:	f000 ffee 	bl	8005e18 <pvPortMalloc>
 8004e3c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d00e      	beq.n	8004e62 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004e44:	2054      	movs	r0, #84	@ 0x54
 8004e46:	f000 ffe7 	bl	8005e18 <pvPortMalloc>
 8004e4a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004e4c:	69fb      	ldr	r3, [r7, #28]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d003      	beq.n	8004e5a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004e52:	69fb      	ldr	r3, [r7, #28]
 8004e54:	697a      	ldr	r2, [r7, #20]
 8004e56:	631a      	str	r2, [r3, #48]	@ 0x30
 8004e58:	e005      	b.n	8004e66 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004e5a:	6978      	ldr	r0, [r7, #20]
 8004e5c:	f001 f876 	bl	8005f4c <vPortFree>
 8004e60:	e001      	b.n	8004e66 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004e62:	2300      	movs	r3, #0
 8004e64:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004e66:	69fb      	ldr	r3, [r7, #28]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d017      	beq.n	8004e9c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004e6c:	69fb      	ldr	r3, [r7, #28]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004e74:	88fa      	ldrh	r2, [r7, #6]
 8004e76:	2300      	movs	r3, #0
 8004e78:	9303      	str	r3, [sp, #12]
 8004e7a:	69fb      	ldr	r3, [r7, #28]
 8004e7c:	9302      	str	r3, [sp, #8]
 8004e7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e80:	9301      	str	r3, [sp, #4]
 8004e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e84:	9300      	str	r3, [sp, #0]
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	68b9      	ldr	r1, [r7, #8]
 8004e8a:	68f8      	ldr	r0, [r7, #12]
 8004e8c:	f000 f80e 	bl	8004eac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e90:	69f8      	ldr	r0, [r7, #28]
 8004e92:	f000 f883 	bl	8004f9c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004e96:	2301      	movs	r3, #1
 8004e98:	61bb      	str	r3, [r7, #24]
 8004e9a:	e002      	b.n	8004ea2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004e9c:	f04f 33ff 	mov.w	r3, #4294967295
 8004ea0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004ea2:	69bb      	ldr	r3, [r7, #24]
	}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	3720      	adds	r7, #32
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b086      	sub	sp, #24
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	60f8      	str	r0, [r7, #12]
 8004eb4:	60b9      	str	r1, [r7, #8]
 8004eb6:	607a      	str	r2, [r7, #4]
 8004eb8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ebc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004ec4:	3b01      	subs	r3, #1
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	4413      	add	r3, r2
 8004eca:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	f023 0307 	bic.w	r3, r3, #7
 8004ed2:	613b      	str	r3, [r7, #16]
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d01f      	beq.n	8004f1a <prvInitialiseNewTask+0x6e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004eda:	2300      	movs	r3, #0
 8004edc:	617b      	str	r3, [r7, #20]
 8004ede:	e012      	b.n	8004f06 <prvInitialiseNewTask+0x5a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004ee0:	68ba      	ldr	r2, [r7, #8]
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	4413      	add	r3, r2
 8004ee6:	7819      	ldrb	r1, [r3, #0]
 8004ee8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	4413      	add	r3, r2
 8004eee:	3334      	adds	r3, #52	@ 0x34
 8004ef0:	460a      	mov	r2, r1
 8004ef2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004ef4:	68ba      	ldr	r2, [r7, #8]
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	4413      	add	r3, r2
 8004efa:	781b      	ldrb	r3, [r3, #0]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d006      	beq.n	8004f0e <prvInitialiseNewTask+0x62>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	3301      	adds	r3, #1
 8004f04:	617b      	str	r3, [r7, #20]
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	2b0f      	cmp	r3, #15
 8004f0a:	d9e9      	bls.n	8004ee0 <prvInitialiseNewTask+0x34>
 8004f0c:	e000      	b.n	8004f10 <prvInitialiseNewTask+0x64>
			{
				break;
 8004f0e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004f10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f12:	2200      	movs	r2, #0
 8004f14:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f18:	e003      	b.n	8004f22 <prvInitialiseNewTask+0x76>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004f1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004f22:	6a3b      	ldr	r3, [r7, #32]
 8004f24:	2b06      	cmp	r3, #6
 8004f26:	d901      	bls.n	8004f2c <prvInitialiseNewTask+0x80>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004f28:	2306      	movs	r3, #6
 8004f2a:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f2e:	6a3a      	ldr	r2, [r7, #32]
 8004f30:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004f32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f34:	6a3a      	ldr	r2, [r7, #32]
 8004f36:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f40:	3304      	adds	r3, #4
 8004f42:	4618      	mov	r0, r3
 8004f44:	f7ff f952 	bl	80041ec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f4a:	3318      	adds	r3, #24
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	f7ff f94d 	bl	80041ec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f56:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f58:	6a3b      	ldr	r3, [r7, #32]
 8004f5a:	f1c3 0207 	rsb	r2, r3, #7
 8004f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f60:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f64:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f66:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004f68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f70:	2200      	movs	r2, #0
 8004f72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004f76:	683a      	ldr	r2, [r7, #0]
 8004f78:	68f9      	ldr	r1, [r7, #12]
 8004f7a:	6938      	ldr	r0, [r7, #16]
 8004f7c:	f000 fdee 	bl	8005b5c <pxPortInitialiseStack>
 8004f80:	4602      	mov	r2, r0
 8004f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f84:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d002      	beq.n	8004f92 <prvInitialiseNewTask+0xe6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f90:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f92:	bf00      	nop
 8004f94:	3718      	adds	r7, #24
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
	...

08004f9c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b082      	sub	sp, #8
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004fa4:	f000 fe7e 	bl	8005ca4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004fa8:	4b2a      	ldr	r3, [pc, #168]	@ (8005054 <prvAddNewTaskToReadyList+0xb8>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	3301      	adds	r3, #1
 8004fae:	4a29      	ldr	r2, [pc, #164]	@ (8005054 <prvAddNewTaskToReadyList+0xb8>)
 8004fb0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004fb2:	4b29      	ldr	r3, [pc, #164]	@ (8005058 <prvAddNewTaskToReadyList+0xbc>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d109      	bne.n	8004fce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004fba:	4a27      	ldr	r2, [pc, #156]	@ (8005058 <prvAddNewTaskToReadyList+0xbc>)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004fc0:	4b24      	ldr	r3, [pc, #144]	@ (8005054 <prvAddNewTaskToReadyList+0xb8>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d110      	bne.n	8004fea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004fc8:	f000 fb3c 	bl	8005644 <prvInitialiseTaskLists>
 8004fcc:	e00d      	b.n	8004fea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004fce:	4b23      	ldr	r3, [pc, #140]	@ (800505c <prvAddNewTaskToReadyList+0xc0>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d109      	bne.n	8004fea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004fd6:	4b20      	ldr	r3, [pc, #128]	@ (8005058 <prvAddNewTaskToReadyList+0xbc>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d802      	bhi.n	8004fea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004fe4:	4a1c      	ldr	r2, [pc, #112]	@ (8005058 <prvAddNewTaskToReadyList+0xbc>)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004fea:	4b1d      	ldr	r3, [pc, #116]	@ (8005060 <prvAddNewTaskToReadyList+0xc4>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	3301      	adds	r3, #1
 8004ff0:	4a1b      	ldr	r2, [pc, #108]	@ (8005060 <prvAddNewTaskToReadyList+0xc4>)
 8004ff2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	409a      	lsls	r2, r3
 8004ffc:	4b19      	ldr	r3, [pc, #100]	@ (8005064 <prvAddNewTaskToReadyList+0xc8>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4313      	orrs	r3, r2
 8005002:	4a18      	ldr	r2, [pc, #96]	@ (8005064 <prvAddNewTaskToReadyList+0xc8>)
 8005004:	6013      	str	r3, [r2, #0]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800500a:	4613      	mov	r3, r2
 800500c:	009b      	lsls	r3, r3, #2
 800500e:	4413      	add	r3, r2
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	4a15      	ldr	r2, [pc, #84]	@ (8005068 <prvAddNewTaskToReadyList+0xcc>)
 8005014:	441a      	add	r2, r3
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	3304      	adds	r3, #4
 800501a:	4619      	mov	r1, r3
 800501c:	4610      	mov	r0, r2
 800501e:	f7ff f8f2 	bl	8004206 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005022:	f000 fe59 	bl	8005cd8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005026:	4b0d      	ldr	r3, [pc, #52]	@ (800505c <prvAddNewTaskToReadyList+0xc0>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d00e      	beq.n	800504c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800502e:	4b0a      	ldr	r3, [pc, #40]	@ (8005058 <prvAddNewTaskToReadyList+0xbc>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005038:	429a      	cmp	r2, r3
 800503a:	d207      	bcs.n	800504c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800503c:	4b0b      	ldr	r3, [pc, #44]	@ (800506c <prvAddNewTaskToReadyList+0xd0>)
 800503e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005042:	601a      	str	r2, [r3, #0]
 8005044:	f3bf 8f4f 	dsb	sy
 8005048:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800504c:	bf00      	nop
 800504e:	3708      	adds	r7, #8
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}
 8005054:	200004c8 	.word	0x200004c8
 8005058:	200003c8 	.word	0x200003c8
 800505c:	200004d4 	.word	0x200004d4
 8005060:	200004e4 	.word	0x200004e4
 8005064:	200004d0 	.word	0x200004d0
 8005068:	200003cc 	.word	0x200003cc
 800506c:	e000ed04 	.word	0xe000ed04

08005070 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005070:	b580      	push	{r7, lr}
 8005072:	b084      	sub	sp, #16
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005078:	2300      	movs	r3, #0
 800507a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d008      	beq.n	8005094 <vTaskDelay+0x24>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
 8005082:	f000 f86b 	bl	800515c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005086:	2100      	movs	r1, #0
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	f000 fd01 	bl	8005a90 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800508e:	f000 f873 	bl	8005178 <xTaskResumeAll>
 8005092:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d107      	bne.n	80050aa <vTaskDelay+0x3a>
		{
			portYIELD_WITHIN_API();
 800509a:	4b06      	ldr	r3, [pc, #24]	@ (80050b4 <vTaskDelay+0x44>)
 800509c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050a0:	601a      	str	r2, [r3, #0]
 80050a2:	f3bf 8f4f 	dsb	sy
 80050a6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80050aa:	bf00      	nop
 80050ac:	3710      	adds	r7, #16
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}
 80050b2:	bf00      	nop
 80050b4:	e000ed04 	.word	0xe000ed04

080050b8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b08a      	sub	sp, #40	@ 0x28
 80050bc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80050be:	2300      	movs	r3, #0
 80050c0:	60fb      	str	r3, [r7, #12]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80050c2:	2300      	movs	r3, #0
 80050c4:	60bb      	str	r3, [r7, #8]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80050c6:	1d3a      	adds	r2, r7, #4
 80050c8:	f107 0108 	add.w	r1, r7, #8
 80050cc:	f107 030c 	add.w	r3, r7, #12
 80050d0:	4618      	mov	r0, r3
 80050d2:	f7fb fa8b 	bl	80005ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80050d6:	6879      	ldr	r1, [r7, #4]
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	68fa      	ldr	r2, [r7, #12]
 80050dc:	9202      	str	r2, [sp, #8]
 80050de:	9301      	str	r3, [sp, #4]
 80050e0:	2300      	movs	r3, #0
 80050e2:	9300      	str	r3, [sp, #0]
 80050e4:	2300      	movs	r3, #0
 80050e6:	460a      	mov	r2, r1
 80050e8:	4916      	ldr	r1, [pc, #88]	@ (8005144 <vTaskStartScheduler+0x8c>)
 80050ea:	4817      	ldr	r0, [pc, #92]	@ (8005148 <vTaskStartScheduler+0x90>)
 80050ec:	f7ff fe69 	bl	8004dc2 <xTaskCreateStatic>
 80050f0:	4603      	mov	r3, r0
 80050f2:	4a16      	ldr	r2, [pc, #88]	@ (800514c <vTaskStartScheduler+0x94>)
 80050f4:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80050f6:	4b15      	ldr	r3, [pc, #84]	@ (800514c <vTaskStartScheduler+0x94>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d002      	beq.n	8005104 <vTaskStartScheduler+0x4c>
		{
			xReturn = pdPASS;
 80050fe:	2301      	movs	r3, #1
 8005100:	617b      	str	r3, [r7, #20]
 8005102:	e001      	b.n	8005108 <vTaskStartScheduler+0x50>
		}
		else
		{
			xReturn = pdFAIL;
 8005104:	2300      	movs	r3, #0
 8005106:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	2b01      	cmp	r3, #1
 800510c:	d115      	bne.n	800513a <vTaskStartScheduler+0x82>
	__asm volatile
 800510e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005112:	f383 8811 	msr	BASEPRI, r3
 8005116:	f3bf 8f6f 	isb	sy
 800511a:	f3bf 8f4f 	dsb	sy
 800511e:	613b      	str	r3, [r7, #16]
}
 8005120:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005122:	4b0b      	ldr	r3, [pc, #44]	@ (8005150 <vTaskStartScheduler+0x98>)
 8005124:	f04f 32ff 	mov.w	r2, #4294967295
 8005128:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800512a:	4b0a      	ldr	r3, [pc, #40]	@ (8005154 <vTaskStartScheduler+0x9c>)
 800512c:	2201      	movs	r2, #1
 800512e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005130:	4b09      	ldr	r3, [pc, #36]	@ (8005158 <vTaskStartScheduler+0xa0>)
 8005132:	2200      	movs	r2, #0
 8005134:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005136:	f000 fd8b 	bl	8005c50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800513a:	bf00      	nop
 800513c:	3718      	adds	r7, #24
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}
 8005142:	bf00      	nop
 8005144:	08009434 	.word	0x08009434
 8005148:	08005615 	.word	0x08005615
 800514c:	200004ec 	.word	0x200004ec
 8005150:	200004e8 	.word	0x200004e8
 8005154:	200004d4 	.word	0x200004d4
 8005158:	200004cc 	.word	0x200004cc

0800515c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800515c:	b480      	push	{r7}
 800515e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005160:	4b04      	ldr	r3, [pc, #16]	@ (8005174 <vTaskSuspendAll+0x18>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	3301      	adds	r3, #1
 8005166:	4a03      	ldr	r2, [pc, #12]	@ (8005174 <vTaskSuspendAll+0x18>)
 8005168:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800516a:	bf00      	nop
 800516c:	46bd      	mov	sp, r7
 800516e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005172:	4770      	bx	lr
 8005174:	200004f0 	.word	0x200004f0

08005178 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b084      	sub	sp, #16
 800517c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800517e:	2300      	movs	r3, #0
 8005180:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005182:	2300      	movs	r3, #0
 8005184:	60bb      	str	r3, [r7, #8]
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005186:	f000 fd8d 	bl	8005ca4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800518a:	4b39      	ldr	r3, [pc, #228]	@ (8005270 <xTaskResumeAll+0xf8>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	3b01      	subs	r3, #1
 8005190:	4a37      	ldr	r2, [pc, #220]	@ (8005270 <xTaskResumeAll+0xf8>)
 8005192:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005194:	4b36      	ldr	r3, [pc, #216]	@ (8005270 <xTaskResumeAll+0xf8>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d161      	bne.n	8005260 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800519c:	4b35      	ldr	r3, [pc, #212]	@ (8005274 <xTaskResumeAll+0xfc>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d05d      	beq.n	8005260 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80051a4:	e02e      	b.n	8005204 <xTaskResumeAll+0x8c>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051a6:	4b34      	ldr	r3, [pc, #208]	@ (8005278 <xTaskResumeAll+0x100>)
 80051a8:	68db      	ldr	r3, [r3, #12]
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	3318      	adds	r3, #24
 80051b2:	4618      	mov	r0, r3
 80051b4:	f7ff f884 	bl	80042c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	3304      	adds	r3, #4
 80051bc:	4618      	mov	r0, r3
 80051be:	f7ff f87f 	bl	80042c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051c6:	2201      	movs	r2, #1
 80051c8:	409a      	lsls	r2, r3
 80051ca:	4b2c      	ldr	r3, [pc, #176]	@ (800527c <xTaskResumeAll+0x104>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	4a2a      	ldr	r2, [pc, #168]	@ (800527c <xTaskResumeAll+0x104>)
 80051d2:	6013      	str	r3, [r2, #0]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051d8:	4613      	mov	r3, r2
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	4413      	add	r3, r2
 80051de:	009b      	lsls	r3, r3, #2
 80051e0:	4a27      	ldr	r2, [pc, #156]	@ (8005280 <xTaskResumeAll+0x108>)
 80051e2:	441a      	add	r2, r3
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	3304      	adds	r3, #4
 80051e8:	4619      	mov	r1, r3
 80051ea:	4610      	mov	r0, r2
 80051ec:	f7ff f80b 	bl	8004206 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051f4:	4b23      	ldr	r3, [pc, #140]	@ (8005284 <xTaskResumeAll+0x10c>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d302      	bcc.n	8005204 <xTaskResumeAll+0x8c>
					{
						xYieldPending = pdTRUE;
 80051fe:	4b22      	ldr	r3, [pc, #136]	@ (8005288 <xTaskResumeAll+0x110>)
 8005200:	2201      	movs	r2, #1
 8005202:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005204:	4b1c      	ldr	r3, [pc, #112]	@ (8005278 <xTaskResumeAll+0x100>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d1cc      	bne.n	80051a6 <xTaskResumeAll+0x2e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d001      	beq.n	8005216 <xTaskResumeAll+0x9e>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005212:	f000 faa3 	bl	800575c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005216:	4b1d      	ldr	r3, [pc, #116]	@ (800528c <xTaskResumeAll+0x114>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d010      	beq.n	8005244 <xTaskResumeAll+0xcc>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005222:	f000 f837 	bl	8005294 <xTaskIncrementTick>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d002      	beq.n	8005232 <xTaskResumeAll+0xba>
							{
								xYieldPending = pdTRUE;
 800522c:	4b16      	ldr	r3, [pc, #88]	@ (8005288 <xTaskResumeAll+0x110>)
 800522e:	2201      	movs	r2, #1
 8005230:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	3b01      	subs	r3, #1
 8005236:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d1f1      	bne.n	8005222 <xTaskResumeAll+0xaa>

						xPendedTicks = 0;
 800523e:	4b13      	ldr	r3, [pc, #76]	@ (800528c <xTaskResumeAll+0x114>)
 8005240:	2200      	movs	r2, #0
 8005242:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005244:	4b10      	ldr	r3, [pc, #64]	@ (8005288 <xTaskResumeAll+0x110>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d009      	beq.n	8005260 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800524c:	2301      	movs	r3, #1
 800524e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005250:	4b0f      	ldr	r3, [pc, #60]	@ (8005290 <xTaskResumeAll+0x118>)
 8005252:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005256:	601a      	str	r2, [r3, #0]
 8005258:	f3bf 8f4f 	dsb	sy
 800525c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005260:	f000 fd3a 	bl	8005cd8 <vPortExitCritical>

	return xAlreadyYielded;
 8005264:	68bb      	ldr	r3, [r7, #8]
}
 8005266:	4618      	mov	r0, r3
 8005268:	3710      	adds	r7, #16
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
 800526e:	bf00      	nop
 8005270:	200004f0 	.word	0x200004f0
 8005274:	200004c8 	.word	0x200004c8
 8005278:	20000488 	.word	0x20000488
 800527c:	200004d0 	.word	0x200004d0
 8005280:	200003cc 	.word	0x200003cc
 8005284:	200003c8 	.word	0x200003c8
 8005288:	200004dc 	.word	0x200004dc
 800528c:	200004d8 	.word	0x200004d8
 8005290:	e000ed04 	.word	0xe000ed04

08005294 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b086      	sub	sp, #24
 8005298:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800529a:	2300      	movs	r3, #0
 800529c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800529e:	4b46      	ldr	r3, [pc, #280]	@ (80053b8 <xTaskIncrementTick+0x124>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d17d      	bne.n	80053a2 <xTaskIncrementTick+0x10e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80052a6:	4b45      	ldr	r3, [pc, #276]	@ (80053bc <xTaskIncrementTick+0x128>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	3301      	adds	r3, #1
 80052ac:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80052ae:	4a43      	ldr	r2, [pc, #268]	@ (80053bc <xTaskIncrementTick+0x128>)
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d110      	bne.n	80052dc <xTaskIncrementTick+0x48>
		{
			taskSWITCH_DELAYED_LISTS();
 80052ba:	4b41      	ldr	r3, [pc, #260]	@ (80053c0 <xTaskIncrementTick+0x12c>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	60fb      	str	r3, [r7, #12]
 80052c0:	4b40      	ldr	r3, [pc, #256]	@ (80053c4 <xTaskIncrementTick+0x130>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a3e      	ldr	r2, [pc, #248]	@ (80053c0 <xTaskIncrementTick+0x12c>)
 80052c6:	6013      	str	r3, [r2, #0]
 80052c8:	4a3e      	ldr	r2, [pc, #248]	@ (80053c4 <xTaskIncrementTick+0x130>)
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	6013      	str	r3, [r2, #0]
 80052ce:	4b3e      	ldr	r3, [pc, #248]	@ (80053c8 <xTaskIncrementTick+0x134>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	3301      	adds	r3, #1
 80052d4:	4a3c      	ldr	r2, [pc, #240]	@ (80053c8 <xTaskIncrementTick+0x134>)
 80052d6:	6013      	str	r3, [r2, #0]
 80052d8:	f000 fa40 	bl	800575c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80052dc:	4b3b      	ldr	r3, [pc, #236]	@ (80053cc <xTaskIncrementTick+0x138>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	693a      	ldr	r2, [r7, #16]
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d348      	bcc.n	8005378 <xTaskIncrementTick+0xe4>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80052e6:	4b36      	ldr	r3, [pc, #216]	@ (80053c0 <xTaskIncrementTick+0x12c>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d104      	bne.n	80052fa <xTaskIncrementTick+0x66>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80052f0:	4b36      	ldr	r3, [pc, #216]	@ (80053cc <xTaskIncrementTick+0x138>)
 80052f2:	f04f 32ff 	mov.w	r2, #4294967295
 80052f6:	601a      	str	r2, [r3, #0]
					break;
 80052f8:	e03e      	b.n	8005378 <xTaskIncrementTick+0xe4>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052fa:	4b31      	ldr	r3, [pc, #196]	@ (80053c0 <xTaskIncrementTick+0x12c>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	68db      	ldr	r3, [r3, #12]
 8005300:	68db      	ldr	r3, [r3, #12]
 8005302:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800530a:	693a      	ldr	r2, [r7, #16]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	429a      	cmp	r2, r3
 8005310:	d203      	bcs.n	800531a <xTaskIncrementTick+0x86>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005312:	4a2e      	ldr	r2, [pc, #184]	@ (80053cc <xTaskIncrementTick+0x138>)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005318:	e02e      	b.n	8005378 <xTaskIncrementTick+0xe4>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	3304      	adds	r3, #4
 800531e:	4618      	mov	r0, r3
 8005320:	f7fe ffce 	bl	80042c0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005328:	2b00      	cmp	r3, #0
 800532a:	d004      	beq.n	8005336 <xTaskIncrementTick+0xa2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	3318      	adds	r3, #24
 8005330:	4618      	mov	r0, r3
 8005332:	f7fe ffc5 	bl	80042c0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800533a:	2201      	movs	r2, #1
 800533c:	409a      	lsls	r2, r3
 800533e:	4b24      	ldr	r3, [pc, #144]	@ (80053d0 <xTaskIncrementTick+0x13c>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4313      	orrs	r3, r2
 8005344:	4a22      	ldr	r2, [pc, #136]	@ (80053d0 <xTaskIncrementTick+0x13c>)
 8005346:	6013      	str	r3, [r2, #0]
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800534c:	4613      	mov	r3, r2
 800534e:	009b      	lsls	r3, r3, #2
 8005350:	4413      	add	r3, r2
 8005352:	009b      	lsls	r3, r3, #2
 8005354:	4a1f      	ldr	r2, [pc, #124]	@ (80053d4 <xTaskIncrementTick+0x140>)
 8005356:	441a      	add	r2, r3
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	3304      	adds	r3, #4
 800535c:	4619      	mov	r1, r3
 800535e:	4610      	mov	r0, r2
 8005360:	f7fe ff51 	bl	8004206 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005368:	4b1b      	ldr	r3, [pc, #108]	@ (80053d8 <xTaskIncrementTick+0x144>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800536e:	429a      	cmp	r2, r3
 8005370:	d3b9      	bcc.n	80052e6 <xTaskIncrementTick+0x52>
						{
							xSwitchRequired = pdTRUE;
 8005372:	2301      	movs	r3, #1
 8005374:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005376:	e7b6      	b.n	80052e6 <xTaskIncrementTick+0x52>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005378:	4b17      	ldr	r3, [pc, #92]	@ (80053d8 <xTaskIncrementTick+0x144>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800537e:	4915      	ldr	r1, [pc, #84]	@ (80053d4 <xTaskIncrementTick+0x140>)
 8005380:	4613      	mov	r3, r2
 8005382:	009b      	lsls	r3, r3, #2
 8005384:	4413      	add	r3, r2
 8005386:	009b      	lsls	r3, r3, #2
 8005388:	440b      	add	r3, r1
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	2b01      	cmp	r3, #1
 800538e:	d901      	bls.n	8005394 <xTaskIncrementTick+0x100>
			{
				xSwitchRequired = pdTRUE;
 8005390:	2301      	movs	r3, #1
 8005392:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005394:	4b11      	ldr	r3, [pc, #68]	@ (80053dc <xTaskIncrementTick+0x148>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d007      	beq.n	80053ac <xTaskIncrementTick+0x118>
			{
				xSwitchRequired = pdTRUE;
 800539c:	2301      	movs	r3, #1
 800539e:	617b      	str	r3, [r7, #20]
 80053a0:	e004      	b.n	80053ac <xTaskIncrementTick+0x118>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80053a2:	4b0f      	ldr	r3, [pc, #60]	@ (80053e0 <xTaskIncrementTick+0x14c>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	3301      	adds	r3, #1
 80053a8:	4a0d      	ldr	r2, [pc, #52]	@ (80053e0 <xTaskIncrementTick+0x14c>)
 80053aa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80053ac:	697b      	ldr	r3, [r7, #20]
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3718      	adds	r7, #24
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	200004f0 	.word	0x200004f0
 80053bc:	200004cc 	.word	0x200004cc
 80053c0:	20000480 	.word	0x20000480
 80053c4:	20000484 	.word	0x20000484
 80053c8:	200004e0 	.word	0x200004e0
 80053cc:	200004e8 	.word	0x200004e8
 80053d0:	200004d0 	.word	0x200004d0
 80053d4:	200003cc 	.word	0x200003cc
 80053d8:	200003c8 	.word	0x200003c8
 80053dc:	200004dc 	.word	0x200004dc
 80053e0:	200004d8 	.word	0x200004d8

080053e4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80053e4:	b480      	push	{r7}
 80053e6:	b085      	sub	sp, #20
 80053e8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80053ea:	4b1c      	ldr	r3, [pc, #112]	@ (800545c <vTaskSwitchContext+0x78>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d003      	beq.n	80053fa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80053f2:	4b1b      	ldr	r3, [pc, #108]	@ (8005460 <vTaskSwitchContext+0x7c>)
 80053f4:	2201      	movs	r2, #1
 80053f6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80053f8:	e02a      	b.n	8005450 <vTaskSwitchContext+0x6c>
		xYieldPending = pdFALSE;
 80053fa:	4b19      	ldr	r3, [pc, #100]	@ (8005460 <vTaskSwitchContext+0x7c>)
 80053fc:	2200      	movs	r2, #0
 80053fe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005400:	4b18      	ldr	r3, [pc, #96]	@ (8005464 <vTaskSwitchContext+0x80>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	607b      	str	r3, [r7, #4]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	fab3 f383 	clz	r3, r3
 800540c:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
 800540e:	78fb      	ldrb	r3, [r7, #3]
 8005410:	f1c3 031f 	rsb	r3, r3, #31
 8005414:	60fb      	str	r3, [r7, #12]
 8005416:	68fa      	ldr	r2, [r7, #12]
 8005418:	4613      	mov	r3, r2
 800541a:	009b      	lsls	r3, r3, #2
 800541c:	4413      	add	r3, r2
 800541e:	009b      	lsls	r3, r3, #2
 8005420:	4a11      	ldr	r2, [pc, #68]	@ (8005468 <vTaskSwitchContext+0x84>)
 8005422:	4413      	add	r3, r2
 8005424:	60bb      	str	r3, [r7, #8]
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	685b      	ldr	r3, [r3, #4]
 800542a:	685a      	ldr	r2, [r3, #4]
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	605a      	str	r2, [r3, #4]
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	685a      	ldr	r2, [r3, #4]
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	3308      	adds	r3, #8
 8005438:	429a      	cmp	r2, r3
 800543a:	d104      	bne.n	8005446 <vTaskSwitchContext+0x62>
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	685a      	ldr	r2, [r3, #4]
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	605a      	str	r2, [r3, #4]
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	68db      	ldr	r3, [r3, #12]
 800544c:	4a07      	ldr	r2, [pc, #28]	@ (800546c <vTaskSwitchContext+0x88>)
 800544e:	6013      	str	r3, [r2, #0]
}
 8005450:	bf00      	nop
 8005452:	3714      	adds	r7, #20
 8005454:	46bd      	mov	sp, r7
 8005456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545a:	4770      	bx	lr
 800545c:	200004f0 	.word	0x200004f0
 8005460:	200004dc 	.word	0x200004dc
 8005464:	200004d0 	.word	0x200004d0
 8005468:	200003cc 	.word	0x200003cc
 800546c:	200003c8 	.word	0x200003c8

08005470 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b082      	sub	sp, #8
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
 8005478:	6039      	str	r1, [r7, #0]

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800547a:	4b07      	ldr	r3, [pc, #28]	@ (8005498 <vTaskPlaceOnEventList+0x28>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	3318      	adds	r3, #24
 8005480:	4619      	mov	r1, r3
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f7fe fee3 	bl	800424e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005488:	2101      	movs	r1, #1
 800548a:	6838      	ldr	r0, [r7, #0]
 800548c:	f000 fb00 	bl	8005a90 <prvAddCurrentTaskToDelayedList>
}
 8005490:	bf00      	nop
 8005492:	3708      	adds	r7, #8
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}
 8005498:	200003c8 	.word	0x200003c8

0800549c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b084      	sub	sp, #16
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	68db      	ldr	r3, [r3, #12]
 80054a8:	68db      	ldr	r3, [r3, #12]
 80054aa:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	3318      	adds	r3, #24
 80054b0:	4618      	mov	r0, r3
 80054b2:	f7fe ff05 	bl	80042c0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80054b6:	4b1d      	ldr	r3, [pc, #116]	@ (800552c <xTaskRemoveFromEventList+0x90>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d11c      	bne.n	80054f8 <xTaskRemoveFromEventList+0x5c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	3304      	adds	r3, #4
 80054c2:	4618      	mov	r0, r3
 80054c4:	f7fe fefc 	bl	80042c0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054cc:	2201      	movs	r2, #1
 80054ce:	409a      	lsls	r2, r3
 80054d0:	4b17      	ldr	r3, [pc, #92]	@ (8005530 <xTaskRemoveFromEventList+0x94>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4313      	orrs	r3, r2
 80054d6:	4a16      	ldr	r2, [pc, #88]	@ (8005530 <xTaskRemoveFromEventList+0x94>)
 80054d8:	6013      	str	r3, [r2, #0]
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054de:	4613      	mov	r3, r2
 80054e0:	009b      	lsls	r3, r3, #2
 80054e2:	4413      	add	r3, r2
 80054e4:	009b      	lsls	r3, r3, #2
 80054e6:	4a13      	ldr	r2, [pc, #76]	@ (8005534 <xTaskRemoveFromEventList+0x98>)
 80054e8:	441a      	add	r2, r3
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	3304      	adds	r3, #4
 80054ee:	4619      	mov	r1, r3
 80054f0:	4610      	mov	r0, r2
 80054f2:	f7fe fe88 	bl	8004206 <vListInsertEnd>
 80054f6:	e005      	b.n	8005504 <xTaskRemoveFromEventList+0x68>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	3318      	adds	r3, #24
 80054fc:	4619      	mov	r1, r3
 80054fe:	480e      	ldr	r0, [pc, #56]	@ (8005538 <xTaskRemoveFromEventList+0x9c>)
 8005500:	f7fe fe81 	bl	8004206 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005508:	4b0c      	ldr	r3, [pc, #48]	@ (800553c <xTaskRemoveFromEventList+0xa0>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800550e:	429a      	cmp	r2, r3
 8005510:	d905      	bls.n	800551e <xTaskRemoveFromEventList+0x82>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005512:	2301      	movs	r3, #1
 8005514:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005516:	4b0a      	ldr	r3, [pc, #40]	@ (8005540 <xTaskRemoveFromEventList+0xa4>)
 8005518:	2201      	movs	r2, #1
 800551a:	601a      	str	r2, [r3, #0]
 800551c:	e001      	b.n	8005522 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		xReturn = pdFALSE;
 800551e:	2300      	movs	r3, #0
 8005520:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8005522:	68fb      	ldr	r3, [r7, #12]
}
 8005524:	4618      	mov	r0, r3
 8005526:	3710      	adds	r7, #16
 8005528:	46bd      	mov	sp, r7
 800552a:	bd80      	pop	{r7, pc}
 800552c:	200004f0 	.word	0x200004f0
 8005530:	200004d0 	.word	0x200004d0
 8005534:	200003cc 	.word	0x200003cc
 8005538:	20000488 	.word	0x20000488
 800553c:	200003c8 	.word	0x200003c8
 8005540:	200004dc 	.word	0x200004dc

08005544 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005544:	b480      	push	{r7}
 8005546:	b083      	sub	sp, #12
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800554c:	4b06      	ldr	r3, [pc, #24]	@ (8005568 <vTaskInternalSetTimeOutState+0x24>)
 800554e:	681a      	ldr	r2, [r3, #0]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005554:	4b05      	ldr	r3, [pc, #20]	@ (800556c <vTaskInternalSetTimeOutState+0x28>)
 8005556:	681a      	ldr	r2, [r3, #0]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	605a      	str	r2, [r3, #4]
}
 800555c:	bf00      	nop
 800555e:	370c      	adds	r7, #12
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr
 8005568:	200004e0 	.word	0x200004e0
 800556c:	200004cc 	.word	0x200004cc

08005570 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b086      	sub	sp, #24
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
 8005578:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
 800557a:	f000 fb93 	bl	8005ca4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800557e:	4b1d      	ldr	r3, [pc, #116]	@ (80055f4 <xTaskCheckForTimeOut+0x84>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	693a      	ldr	r2, [r7, #16]
 800558a:	1ad3      	subs	r3, r2, r3
 800558c:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005596:	d102      	bne.n	800559e <xTaskCheckForTimeOut+0x2e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005598:	2300      	movs	r3, #0
 800559a:	617b      	str	r3, [r7, #20]
 800559c:	e023      	b.n	80055e6 <xTaskCheckForTimeOut+0x76>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	4b15      	ldr	r3, [pc, #84]	@ (80055f8 <xTaskCheckForTimeOut+0x88>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d007      	beq.n	80055ba <xTaskCheckForTimeOut+0x4a>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	693a      	ldr	r2, [r7, #16]
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d302      	bcc.n	80055ba <xTaskCheckForTimeOut+0x4a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80055b4:	2301      	movs	r3, #1
 80055b6:	617b      	str	r3, [r7, #20]
 80055b8:	e015      	b.n	80055e6 <xTaskCheckForTimeOut+0x76>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	68fa      	ldr	r2, [r7, #12]
 80055c0:	429a      	cmp	r2, r3
 80055c2:	d20b      	bcs.n	80055dc <xTaskCheckForTimeOut+0x6c>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	681a      	ldr	r2, [r3, #0]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	1ad2      	subs	r2, r2, r3
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80055d0:	6878      	ldr	r0, [r7, #4]
 80055d2:	f7ff ffb7 	bl	8005544 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80055d6:	2300      	movs	r3, #0
 80055d8:	617b      	str	r3, [r7, #20]
 80055da:	e004      	b.n	80055e6 <xTaskCheckForTimeOut+0x76>
		}
		else
		{
			*pxTicksToWait = 0;
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	2200      	movs	r2, #0
 80055e0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80055e2:	2301      	movs	r3, #1
 80055e4:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 80055e6:	f000 fb77 	bl	8005cd8 <vPortExitCritical>

	return xReturn;
 80055ea:	697b      	ldr	r3, [r7, #20]
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3718      	adds	r7, #24
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}
 80055f4:	200004cc 	.word	0x200004cc
 80055f8:	200004e0 	.word	0x200004e0

080055fc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80055fc:	b480      	push	{r7}
 80055fe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005600:	4b03      	ldr	r3, [pc, #12]	@ (8005610 <vTaskMissedYield+0x14>)
 8005602:	2201      	movs	r2, #1
 8005604:	601a      	str	r2, [r3, #0]
}
 8005606:	bf00      	nop
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr
 8005610:	200004dc 	.word	0x200004dc

08005614 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b082      	sub	sp, #8
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800561c:	f000 f852 	bl	80056c4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005620:	4b06      	ldr	r3, [pc, #24]	@ (800563c <prvIdleTask+0x28>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	2b01      	cmp	r3, #1
 8005626:	d9f9      	bls.n	800561c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005628:	4b05      	ldr	r3, [pc, #20]	@ (8005640 <prvIdleTask+0x2c>)
 800562a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800562e:	601a      	str	r2, [r3, #0]
 8005630:	f3bf 8f4f 	dsb	sy
 8005634:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005638:	e7f0      	b.n	800561c <prvIdleTask+0x8>
 800563a:	bf00      	nop
 800563c:	200003cc 	.word	0x200003cc
 8005640:	e000ed04 	.word	0xe000ed04

08005644 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b082      	sub	sp, #8
 8005648:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800564a:	2300      	movs	r3, #0
 800564c:	607b      	str	r3, [r7, #4]
 800564e:	e00c      	b.n	800566a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005650:	687a      	ldr	r2, [r7, #4]
 8005652:	4613      	mov	r3, r2
 8005654:	009b      	lsls	r3, r3, #2
 8005656:	4413      	add	r3, r2
 8005658:	009b      	lsls	r3, r3, #2
 800565a:	4a12      	ldr	r2, [pc, #72]	@ (80056a4 <prvInitialiseTaskLists+0x60>)
 800565c:	4413      	add	r3, r2
 800565e:	4618      	mov	r0, r3
 8005660:	f7fe fda4 	bl	80041ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	3301      	adds	r3, #1
 8005668:	607b      	str	r3, [r7, #4]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2b06      	cmp	r3, #6
 800566e:	d9ef      	bls.n	8005650 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005670:	480d      	ldr	r0, [pc, #52]	@ (80056a8 <prvInitialiseTaskLists+0x64>)
 8005672:	f7fe fd9b 	bl	80041ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005676:	480d      	ldr	r0, [pc, #52]	@ (80056ac <prvInitialiseTaskLists+0x68>)
 8005678:	f7fe fd98 	bl	80041ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800567c:	480c      	ldr	r0, [pc, #48]	@ (80056b0 <prvInitialiseTaskLists+0x6c>)
 800567e:	f7fe fd95 	bl	80041ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005682:	480c      	ldr	r0, [pc, #48]	@ (80056b4 <prvInitialiseTaskLists+0x70>)
 8005684:	f7fe fd92 	bl	80041ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005688:	480b      	ldr	r0, [pc, #44]	@ (80056b8 <prvInitialiseTaskLists+0x74>)
 800568a:	f7fe fd8f 	bl	80041ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800568e:	4b0b      	ldr	r3, [pc, #44]	@ (80056bc <prvInitialiseTaskLists+0x78>)
 8005690:	4a05      	ldr	r2, [pc, #20]	@ (80056a8 <prvInitialiseTaskLists+0x64>)
 8005692:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005694:	4b0a      	ldr	r3, [pc, #40]	@ (80056c0 <prvInitialiseTaskLists+0x7c>)
 8005696:	4a05      	ldr	r2, [pc, #20]	@ (80056ac <prvInitialiseTaskLists+0x68>)
 8005698:	601a      	str	r2, [r3, #0]
}
 800569a:	bf00      	nop
 800569c:	3708      	adds	r7, #8
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	bf00      	nop
 80056a4:	200003cc 	.word	0x200003cc
 80056a8:	20000458 	.word	0x20000458
 80056ac:	2000046c 	.word	0x2000046c
 80056b0:	20000488 	.word	0x20000488
 80056b4:	2000049c 	.word	0x2000049c
 80056b8:	200004b4 	.word	0x200004b4
 80056bc:	20000480 	.word	0x20000480
 80056c0:	20000484 	.word	0x20000484

080056c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b082      	sub	sp, #8
 80056c8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80056ca:	e019      	b.n	8005700 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80056cc:	f000 faea 	bl	8005ca4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056d0:	4b10      	ldr	r3, [pc, #64]	@ (8005714 <prvCheckTasksWaitingTermination+0x50>)
 80056d2:	68db      	ldr	r3, [r3, #12]
 80056d4:	68db      	ldr	r3, [r3, #12]
 80056d6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	3304      	adds	r3, #4
 80056dc:	4618      	mov	r0, r3
 80056de:	f7fe fdef 	bl	80042c0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80056e2:	4b0d      	ldr	r3, [pc, #52]	@ (8005718 <prvCheckTasksWaitingTermination+0x54>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	3b01      	subs	r3, #1
 80056e8:	4a0b      	ldr	r2, [pc, #44]	@ (8005718 <prvCheckTasksWaitingTermination+0x54>)
 80056ea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80056ec:	4b0b      	ldr	r3, [pc, #44]	@ (800571c <prvCheckTasksWaitingTermination+0x58>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	3b01      	subs	r3, #1
 80056f2:	4a0a      	ldr	r2, [pc, #40]	@ (800571c <prvCheckTasksWaitingTermination+0x58>)
 80056f4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80056f6:	f000 faef 	bl	8005cd8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f000 f810 	bl	8005720 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005700:	4b06      	ldr	r3, [pc, #24]	@ (800571c <prvCheckTasksWaitingTermination+0x58>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d1e1      	bne.n	80056cc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005708:	bf00      	nop
 800570a:	bf00      	nop
 800570c:	3708      	adds	r7, #8
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}
 8005712:	bf00      	nop
 8005714:	2000049c 	.word	0x2000049c
 8005718:	200004c8 	.word	0x200004c8
 800571c:	200004b0 	.word	0x200004b0

08005720 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005720:	b580      	push	{r7, lr}
 8005722:	b082      	sub	sp, #8
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800572e:	2b00      	cmp	r3, #0
 8005730:	d108      	bne.n	8005744 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005736:	4618      	mov	r0, r3
 8005738:	f000 fc08 	bl	8005f4c <vPortFree>
				vPortFree( pxTCB );
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	f000 fc05 	bl	8005f4c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005742:	e007      	b.n	8005754 <prvDeleteTCB+0x34>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800574a:	2b01      	cmp	r3, #1
 800574c:	d102      	bne.n	8005754 <prvDeleteTCB+0x34>
				vPortFree( pxTCB );
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f000 fbfc 	bl	8005f4c <vPortFree>
	}
 8005754:	bf00      	nop
 8005756:	3708      	adds	r7, #8
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}

0800575c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800575c:	b480      	push	{r7}
 800575e:	b083      	sub	sp, #12
 8005760:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005762:	4b0c      	ldr	r3, [pc, #48]	@ (8005794 <prvResetNextTaskUnblockTime+0x38>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d104      	bne.n	8005776 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800576c:	4b0a      	ldr	r3, [pc, #40]	@ (8005798 <prvResetNextTaskUnblockTime+0x3c>)
 800576e:	f04f 32ff 	mov.w	r2, #4294967295
 8005772:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005774:	e008      	b.n	8005788 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005776:	4b07      	ldr	r3, [pc, #28]	@ (8005794 <prvResetNextTaskUnblockTime+0x38>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	68db      	ldr	r3, [r3, #12]
 800577c:	68db      	ldr	r3, [r3, #12]
 800577e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	4a04      	ldr	r2, [pc, #16]	@ (8005798 <prvResetNextTaskUnblockTime+0x3c>)
 8005786:	6013      	str	r3, [r2, #0]
}
 8005788:	bf00      	nop
 800578a:	370c      	adds	r7, #12
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr
 8005794:	20000480 	.word	0x20000480
 8005798:	200004e8 	.word	0x200004e8

0800579c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800579c:	b480      	push	{r7}
 800579e:	b083      	sub	sp, #12
 80057a0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80057a2:	4b0b      	ldr	r3, [pc, #44]	@ (80057d0 <xTaskGetSchedulerState+0x34>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d102      	bne.n	80057b0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80057aa:	2301      	movs	r3, #1
 80057ac:	607b      	str	r3, [r7, #4]
 80057ae:	e008      	b.n	80057c2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80057b0:	4b08      	ldr	r3, [pc, #32]	@ (80057d4 <xTaskGetSchedulerState+0x38>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d102      	bne.n	80057be <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80057b8:	2302      	movs	r3, #2
 80057ba:	607b      	str	r3, [r7, #4]
 80057bc:	e001      	b.n	80057c2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80057be:	2300      	movs	r3, #0
 80057c0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80057c2:	687b      	ldr	r3, [r7, #4]
	}
 80057c4:	4618      	mov	r0, r3
 80057c6:	370c      	adds	r7, #12
 80057c8:	46bd      	mov	sp, r7
 80057ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ce:	4770      	bx	lr
 80057d0:	200004d4 	.word	0x200004d4
 80057d4:	200004f0 	.word	0x200004f0

080057d8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80057e4:	2300      	movs	r3, #0
 80057e6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d05e      	beq.n	80058ac <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057f2:	4b31      	ldr	r3, [pc, #196]	@ (80058b8 <xTaskPriorityInherit+0xe0>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d24e      	bcs.n	800589a <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	699b      	ldr	r3, [r3, #24]
 8005800:	2b00      	cmp	r3, #0
 8005802:	db06      	blt.n	8005812 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005804:	4b2c      	ldr	r3, [pc, #176]	@ (80058b8 <xTaskPriorityInherit+0xe0>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800580a:	f1c3 0207 	rsb	r2, r3, #7
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	6959      	ldr	r1, [r3, #20]
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800581a:	4613      	mov	r3, r2
 800581c:	009b      	lsls	r3, r3, #2
 800581e:	4413      	add	r3, r2
 8005820:	009b      	lsls	r3, r3, #2
 8005822:	4a26      	ldr	r2, [pc, #152]	@ (80058bc <xTaskPriorityInherit+0xe4>)
 8005824:	4413      	add	r3, r2
 8005826:	4299      	cmp	r1, r3
 8005828:	d12f      	bne.n	800588a <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	3304      	adds	r3, #4
 800582e:	4618      	mov	r0, r3
 8005830:	f7fe fd46 	bl	80042c0 <uxListRemove>
 8005834:	4603      	mov	r3, r0
 8005836:	2b00      	cmp	r3, #0
 8005838:	d10a      	bne.n	8005850 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800583e:	2201      	movs	r2, #1
 8005840:	fa02 f303 	lsl.w	r3, r2, r3
 8005844:	43da      	mvns	r2, r3
 8005846:	4b1e      	ldr	r3, [pc, #120]	@ (80058c0 <xTaskPriorityInherit+0xe8>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4013      	ands	r3, r2
 800584c:	4a1c      	ldr	r2, [pc, #112]	@ (80058c0 <xTaskPriorityInherit+0xe8>)
 800584e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005850:	4b19      	ldr	r3, [pc, #100]	@ (80058b8 <xTaskPriorityInherit+0xe0>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800585e:	2201      	movs	r2, #1
 8005860:	409a      	lsls	r2, r3
 8005862:	4b17      	ldr	r3, [pc, #92]	@ (80058c0 <xTaskPriorityInherit+0xe8>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4313      	orrs	r3, r2
 8005868:	4a15      	ldr	r2, [pc, #84]	@ (80058c0 <xTaskPriorityInherit+0xe8>)
 800586a:	6013      	str	r3, [r2, #0]
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005870:	4613      	mov	r3, r2
 8005872:	009b      	lsls	r3, r3, #2
 8005874:	4413      	add	r3, r2
 8005876:	009b      	lsls	r3, r3, #2
 8005878:	4a10      	ldr	r2, [pc, #64]	@ (80058bc <xTaskPriorityInherit+0xe4>)
 800587a:	441a      	add	r2, r3
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	3304      	adds	r3, #4
 8005880:	4619      	mov	r1, r3
 8005882:	4610      	mov	r0, r2
 8005884:	f7fe fcbf 	bl	8004206 <vListInsertEnd>
 8005888:	e004      	b.n	8005894 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800588a:	4b0b      	ldr	r3, [pc, #44]	@ (80058b8 <xTaskPriorityInherit+0xe0>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005894:	2301      	movs	r3, #1
 8005896:	60fb      	str	r3, [r7, #12]
 8005898:	e008      	b.n	80058ac <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800589e:	4b06      	ldr	r3, [pc, #24]	@ (80058b8 <xTaskPriorityInherit+0xe0>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058a4:	429a      	cmp	r2, r3
 80058a6:	d201      	bcs.n	80058ac <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80058a8:	2301      	movs	r3, #1
 80058aa:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80058ac:	68fb      	ldr	r3, [r7, #12]
	}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3710      	adds	r7, #16
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	200003c8 	.word	0x200003c8
 80058bc:	200003cc 	.word	0x200003cc
 80058c0:	200004d0 	.word	0x200004d0

080058c4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b084      	sub	sp, #16
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80058d0:	2300      	movs	r3, #0
 80058d2:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d04f      	beq.n	800597a <xTaskPriorityDisinherit+0xb6>
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058de:	1e5a      	subs	r2, r3, #1
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058ec:	429a      	cmp	r2, r3
 80058ee:	d044      	beq.n	800597a <xTaskPriorityDisinherit+0xb6>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d140      	bne.n	800597a <xTaskPriorityDisinherit+0xb6>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	3304      	adds	r3, #4
 80058fc:	4618      	mov	r0, r3
 80058fe:	f7fe fcdf 	bl	80042c0 <uxListRemove>
 8005902:	4603      	mov	r3, r0
 8005904:	2b00      	cmp	r3, #0
 8005906:	d115      	bne.n	8005934 <xTaskPriorityDisinherit+0x70>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800590c:	491d      	ldr	r1, [pc, #116]	@ (8005984 <xTaskPriorityDisinherit+0xc0>)
 800590e:	4613      	mov	r3, r2
 8005910:	009b      	lsls	r3, r3, #2
 8005912:	4413      	add	r3, r2
 8005914:	009b      	lsls	r3, r3, #2
 8005916:	440b      	add	r3, r1
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d10a      	bne.n	8005934 <xTaskPriorityDisinherit+0x70>
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005922:	2201      	movs	r2, #1
 8005924:	fa02 f303 	lsl.w	r3, r2, r3
 8005928:	43da      	mvns	r2, r3
 800592a:	4b17      	ldr	r3, [pc, #92]	@ (8005988 <xTaskPriorityDisinherit+0xc4>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4013      	ands	r3, r2
 8005930:	4a15      	ldr	r2, [pc, #84]	@ (8005988 <xTaskPriorityDisinherit+0xc4>)
 8005932:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005940:	f1c3 0207 	rsb	r2, r3, #7
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800594c:	2201      	movs	r2, #1
 800594e:	409a      	lsls	r2, r3
 8005950:	4b0d      	ldr	r3, [pc, #52]	@ (8005988 <xTaskPriorityDisinherit+0xc4>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4313      	orrs	r3, r2
 8005956:	4a0c      	ldr	r2, [pc, #48]	@ (8005988 <xTaskPriorityDisinherit+0xc4>)
 8005958:	6013      	str	r3, [r2, #0]
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800595e:	4613      	mov	r3, r2
 8005960:	009b      	lsls	r3, r3, #2
 8005962:	4413      	add	r3, r2
 8005964:	009b      	lsls	r3, r3, #2
 8005966:	4a07      	ldr	r2, [pc, #28]	@ (8005984 <xTaskPriorityDisinherit+0xc0>)
 8005968:	441a      	add	r2, r3
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	3304      	adds	r3, #4
 800596e:	4619      	mov	r1, r3
 8005970:	4610      	mov	r0, r2
 8005972:	f7fe fc48 	bl	8004206 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005976:	2301      	movs	r3, #1
 8005978:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800597a:	68fb      	ldr	r3, [r7, #12]
	}
 800597c:	4618      	mov	r0, r3
 800597e:	3710      	adds	r7, #16
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}
 8005984:	200003cc 	.word	0x200003cc
 8005988:	200004d0 	.word	0x200004d0

0800598c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800598c:	b580      	push	{r7, lr}
 800598e:	b086      	sub	sp, #24
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
 8005994:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800599a:	2301      	movs	r3, #1
 800599c:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d058      	beq.n	8005a56 <vTaskPriorityDisinheritAfterTimeout+0xca>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80059a4:	693b      	ldr	r3, [r7, #16]
 80059a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059a8:	683a      	ldr	r2, [r7, #0]
 80059aa:	429a      	cmp	r2, r3
 80059ac:	d902      	bls.n	80059b4 <vTaskPriorityDisinheritAfterTimeout+0x28>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	617b      	str	r3, [r7, #20]
 80059b2:	e002      	b.n	80059ba <vTaskPriorityDisinheritAfterTimeout+0x2e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059b8:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059be:	697a      	ldr	r2, [r7, #20]
 80059c0:	429a      	cmp	r2, r3
 80059c2:	d048      	beq.n	8005a56 <vTaskPriorityDisinheritAfterTimeout+0xca>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059c8:	68fa      	ldr	r2, [r7, #12]
 80059ca:	429a      	cmp	r2, r3
 80059cc:	d143      	bne.n	8005a56 <vTaskPriorityDisinheritAfterTimeout+0xca>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059d2:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	697a      	ldr	r2, [r7, #20]
 80059d8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	699b      	ldr	r3, [r3, #24]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	db04      	blt.n	80059ec <vTaskPriorityDisinheritAfterTimeout+0x60>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059e2:	697b      	ldr	r3, [r7, #20]
 80059e4:	f1c3 0207 	rsb	r2, r3, #7
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	6959      	ldr	r1, [r3, #20]
 80059f0:	68ba      	ldr	r2, [r7, #8]
 80059f2:	4613      	mov	r3, r2
 80059f4:	009b      	lsls	r3, r3, #2
 80059f6:	4413      	add	r3, r2
 80059f8:	009b      	lsls	r3, r3, #2
 80059fa:	4a19      	ldr	r2, [pc, #100]	@ (8005a60 <vTaskPriorityDisinheritAfterTimeout+0xd4>)
 80059fc:	4413      	add	r3, r2
 80059fe:	4299      	cmp	r1, r3
 8005a00:	d129      	bne.n	8005a56 <vTaskPriorityDisinheritAfterTimeout+0xca>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	3304      	adds	r3, #4
 8005a06:	4618      	mov	r0, r3
 8005a08:	f7fe fc5a 	bl	80042c0 <uxListRemove>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d10a      	bne.n	8005a28 <vTaskPriorityDisinheritAfterTimeout+0x9c>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a16:	2201      	movs	r2, #1
 8005a18:	fa02 f303 	lsl.w	r3, r2, r3
 8005a1c:	43da      	mvns	r2, r3
 8005a1e:	4b11      	ldr	r3, [pc, #68]	@ (8005a64 <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4013      	ands	r3, r2
 8005a24:	4a0f      	ldr	r2, [pc, #60]	@ (8005a64 <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 8005a26:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	409a      	lsls	r2, r3
 8005a30:	4b0c      	ldr	r3, [pc, #48]	@ (8005a64 <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4313      	orrs	r3, r2
 8005a36:	4a0b      	ldr	r2, [pc, #44]	@ (8005a64 <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 8005a38:	6013      	str	r3, [r2, #0]
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a3e:	4613      	mov	r3, r2
 8005a40:	009b      	lsls	r3, r3, #2
 8005a42:	4413      	add	r3, r2
 8005a44:	009b      	lsls	r3, r3, #2
 8005a46:	4a06      	ldr	r2, [pc, #24]	@ (8005a60 <vTaskPriorityDisinheritAfterTimeout+0xd4>)
 8005a48:	441a      	add	r2, r3
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	3304      	adds	r3, #4
 8005a4e:	4619      	mov	r1, r3
 8005a50:	4610      	mov	r0, r2
 8005a52:	f7fe fbd8 	bl	8004206 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005a56:	bf00      	nop
 8005a58:	3718      	adds	r7, #24
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}
 8005a5e:	bf00      	nop
 8005a60:	200003cc 	.word	0x200003cc
 8005a64:	200004d0 	.word	0x200004d0

08005a68 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005a68:	b480      	push	{r7}
 8005a6a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005a6c:	4b07      	ldr	r3, [pc, #28]	@ (8005a8c <pvTaskIncrementMutexHeldCount+0x24>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d004      	beq.n	8005a7e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005a74:	4b05      	ldr	r3, [pc, #20]	@ (8005a8c <pvTaskIncrementMutexHeldCount+0x24>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005a7a:	3201      	adds	r2, #1
 8005a7c:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8005a7e:	4b03      	ldr	r3, [pc, #12]	@ (8005a8c <pvTaskIncrementMutexHeldCount+0x24>)
 8005a80:	681b      	ldr	r3, [r3, #0]
	}
 8005a82:	4618      	mov	r0, r3
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr
 8005a8c:	200003c8 	.word	0x200003c8

08005a90 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b084      	sub	sp, #16
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
 8005a98:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005a9a:	4b29      	ldr	r3, [pc, #164]	@ (8005b40 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005aa0:	4b28      	ldr	r3, [pc, #160]	@ (8005b44 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	3304      	adds	r3, #4
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f7fe fc0a 	bl	80042c0 <uxListRemove>
 8005aac:	4603      	mov	r3, r0
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d10b      	bne.n	8005aca <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005ab2:	4b24      	ldr	r3, [pc, #144]	@ (8005b44 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ab8:	2201      	movs	r2, #1
 8005aba:	fa02 f303 	lsl.w	r3, r2, r3
 8005abe:	43da      	mvns	r2, r3
 8005ac0:	4b21      	ldr	r3, [pc, #132]	@ (8005b48 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4013      	ands	r3, r2
 8005ac6:	4a20      	ldr	r2, [pc, #128]	@ (8005b48 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005ac8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ad0:	d10a      	bne.n	8005ae8 <prvAddCurrentTaskToDelayedList+0x58>
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d007      	beq.n	8005ae8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ad8:	4b1a      	ldr	r3, [pc, #104]	@ (8005b44 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	3304      	adds	r3, #4
 8005ade:	4619      	mov	r1, r3
 8005ae0:	481a      	ldr	r0, [pc, #104]	@ (8005b4c <prvAddCurrentTaskToDelayedList+0xbc>)
 8005ae2:	f7fe fb90 	bl	8004206 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005ae6:	e026      	b.n	8005b36 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005ae8:	68fa      	ldr	r2, [r7, #12]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4413      	add	r3, r2
 8005aee:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005af0:	4b14      	ldr	r3, [pc, #80]	@ (8005b44 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	68ba      	ldr	r2, [r7, #8]
 8005af6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005af8:	68ba      	ldr	r2, [r7, #8]
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	429a      	cmp	r2, r3
 8005afe:	d209      	bcs.n	8005b14 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b00:	4b13      	ldr	r3, [pc, #76]	@ (8005b50 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	4b0f      	ldr	r3, [pc, #60]	@ (8005b44 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	3304      	adds	r3, #4
 8005b0a:	4619      	mov	r1, r3
 8005b0c:	4610      	mov	r0, r2
 8005b0e:	f7fe fb9e 	bl	800424e <vListInsert>
}
 8005b12:	e010      	b.n	8005b36 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b14:	4b0f      	ldr	r3, [pc, #60]	@ (8005b54 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	4b0a      	ldr	r3, [pc, #40]	@ (8005b44 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	3304      	adds	r3, #4
 8005b1e:	4619      	mov	r1, r3
 8005b20:	4610      	mov	r0, r2
 8005b22:	f7fe fb94 	bl	800424e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005b26:	4b0c      	ldr	r3, [pc, #48]	@ (8005b58 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	68ba      	ldr	r2, [r7, #8]
 8005b2c:	429a      	cmp	r2, r3
 8005b2e:	d202      	bcs.n	8005b36 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005b30:	4a09      	ldr	r2, [pc, #36]	@ (8005b58 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	6013      	str	r3, [r2, #0]
}
 8005b36:	bf00      	nop
 8005b38:	3710      	adds	r7, #16
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	bf00      	nop
 8005b40:	200004cc 	.word	0x200004cc
 8005b44:	200003c8 	.word	0x200003c8
 8005b48:	200004d0 	.word	0x200004d0
 8005b4c:	200004b4 	.word	0x200004b4
 8005b50:	20000484 	.word	0x20000484
 8005b54:	20000480 	.word	0x20000480
 8005b58:	200004e8 	.word	0x200004e8

08005b5c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b085      	sub	sp, #20
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	60f8      	str	r0, [r7, #12]
 8005b64:	60b9      	str	r1, [r7, #8]
 8005b66:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	3b04      	subs	r3, #4
 8005b6c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005b74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	3b04      	subs	r3, #4
 8005b7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	f023 0201 	bic.w	r2, r3, #1
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	3b04      	subs	r3, #4
 8005b8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005b8c:	4a0c      	ldr	r2, [pc, #48]	@ (8005bc0 <pxPortInitialiseStack+0x64>)
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	3b14      	subs	r3, #20
 8005b96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005b98:	687a      	ldr	r2, [r7, #4]
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	3b04      	subs	r3, #4
 8005ba2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	f06f 0202 	mvn.w	r2, #2
 8005baa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	3b20      	subs	r3, #32
 8005bb0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
}
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	3714      	adds	r7, #20
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbe:	4770      	bx	lr
 8005bc0:	08005bc5 	.word	0x08005bc5

08005bc4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b083      	sub	sp, #12
 8005bc8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bd2:	f383 8811 	msr	BASEPRI, r3
 8005bd6:	f3bf 8f6f 	isb	sy
 8005bda:	f3bf 8f4f 	dsb	sy
 8005bde:	607b      	str	r3, [r7, #4]
}
 8005be0:	bf00      	nop

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005be2:	bf00      	nop
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d0fc      	beq.n	8005be4 <prvTaskExitError+0x20>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005bea:	bf00      	nop
 8005bec:	bf00      	nop
 8005bee:	370c      	adds	r7, #12
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf6:	4770      	bx	lr
	...

08005c00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005c00:	4b07      	ldr	r3, [pc, #28]	@ (8005c20 <pxCurrentTCBConst2>)
 8005c02:	6819      	ldr	r1, [r3, #0]
 8005c04:	6808      	ldr	r0, [r1, #0]
 8005c06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c0a:	f380 8809 	msr	PSP, r0
 8005c0e:	f3bf 8f6f 	isb	sy
 8005c12:	f04f 0000 	mov.w	r0, #0
 8005c16:	f380 8811 	msr	BASEPRI, r0
 8005c1a:	4770      	bx	lr
 8005c1c:	f3af 8000 	nop.w

08005c20 <pxCurrentTCBConst2>:
 8005c20:	200003c8 	.word	0x200003c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005c24:	bf00      	nop
 8005c26:	bf00      	nop

08005c28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005c28:	4808      	ldr	r0, [pc, #32]	@ (8005c4c <prvPortStartFirstTask+0x24>)
 8005c2a:	6800      	ldr	r0, [r0, #0]
 8005c2c:	6800      	ldr	r0, [r0, #0]
 8005c2e:	f380 8808 	msr	MSP, r0
 8005c32:	f04f 0000 	mov.w	r0, #0
 8005c36:	f380 8814 	msr	CONTROL, r0
 8005c3a:	b662      	cpsie	i
 8005c3c:	b661      	cpsie	f
 8005c3e:	f3bf 8f4f 	dsb	sy
 8005c42:	f3bf 8f6f 	isb	sy
 8005c46:	df00      	svc	0
 8005c48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005c4a:	bf00      	nop
 8005c4c:	e000ed08 	.word	0xe000ed08

08005c50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	af00      	add	r7, sp, #0
		*pucFirstUserPriorityRegister = ulOriginalPriority;
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005c54:	4b10      	ldr	r3, [pc, #64]	@ (8005c98 <xPortStartScheduler+0x48>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4a0f      	ldr	r2, [pc, #60]	@ (8005c98 <xPortStartScheduler+0x48>)
 8005c5a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005c5e:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005c60:	4b0d      	ldr	r3, [pc, #52]	@ (8005c98 <xPortStartScheduler+0x48>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a0c      	ldr	r2, [pc, #48]	@ (8005c98 <xPortStartScheduler+0x48>)
 8005c66:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005c6a:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005c6c:	f000 f8a6 	bl	8005dbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005c70:	4b0a      	ldr	r3, [pc, #40]	@ (8005c9c <xPortStartScheduler+0x4c>)
 8005c72:	2200      	movs	r2, #0
 8005c74:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005c76:	f000 f8c5 	bl	8005e04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005c7a:	4b09      	ldr	r3, [pc, #36]	@ (8005ca0 <xPortStartScheduler+0x50>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a08      	ldr	r2, [pc, #32]	@ (8005ca0 <xPortStartScheduler+0x50>)
 8005c80:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005c84:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005c86:	f7ff ffcf 	bl	8005c28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005c8a:	f7ff fbab 	bl	80053e4 <vTaskSwitchContext>
	prvTaskExitError();
 8005c8e:	f7ff ff99 	bl	8005bc4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005c92:	2300      	movs	r3, #0
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	bd80      	pop	{r7, pc}
 8005c98:	e000ed20 	.word	0xe000ed20
 8005c9c:	2000001c 	.word	0x2000001c
 8005ca0:	e000ef34 	.word	0xe000ef34

08005ca4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b083      	sub	sp, #12
 8005ca8:	af00      	add	r7, sp, #0
	__asm volatile
 8005caa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cae:	f383 8811 	msr	BASEPRI, r3
 8005cb2:	f3bf 8f6f 	isb	sy
 8005cb6:	f3bf 8f4f 	dsb	sy
 8005cba:	607b      	str	r3, [r7, #4]
}
 8005cbc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005cbe:	4b05      	ldr	r3, [pc, #20]	@ (8005cd4 <vPortEnterCritical+0x30>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	3301      	adds	r3, #1
 8005cc4:	4a03      	ldr	r2, [pc, #12]	@ (8005cd4 <vPortEnterCritical+0x30>)
 8005cc6:	6013      	str	r3, [r2, #0]
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
 8005cc8:	bf00      	nop
 8005cca:	370c      	adds	r7, #12
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr
 8005cd4:	2000001c 	.word	0x2000001c

08005cd8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b083      	sub	sp, #12
 8005cdc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
	uxCriticalNesting--;
 8005cde:	4b0a      	ldr	r3, [pc, #40]	@ (8005d08 <vPortExitCritical+0x30>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	3b01      	subs	r3, #1
 8005ce4:	4a08      	ldr	r2, [pc, #32]	@ (8005d08 <vPortExitCritical+0x30>)
 8005ce6:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005ce8:	4b07      	ldr	r3, [pc, #28]	@ (8005d08 <vPortExitCritical+0x30>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d105      	bne.n	8005cfc <vPortExitCritical+0x24>
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	607b      	str	r3, [r7, #4]
	__asm volatile
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f383 8811 	msr	BASEPRI, r3
}
 8005cfa:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005cfc:	bf00      	nop
 8005cfe:	370c      	adds	r7, #12
 8005d00:	46bd      	mov	sp, r7
 8005d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d06:	4770      	bx	lr
 8005d08:	2000001c 	.word	0x2000001c
 8005d0c:	00000000 	.word	0x00000000

08005d10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005d10:	f3ef 8009 	mrs	r0, PSP
 8005d14:	f3bf 8f6f 	isb	sy
 8005d18:	4b15      	ldr	r3, [pc, #84]	@ (8005d70 <pxCurrentTCBConst>)
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	f01e 0f10 	tst.w	lr, #16
 8005d20:	bf08      	it	eq
 8005d22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005d26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d2a:	6010      	str	r0, [r2, #0]
 8005d2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005d30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005d34:	f380 8811 	msr	BASEPRI, r0
 8005d38:	f3bf 8f4f 	dsb	sy
 8005d3c:	f3bf 8f6f 	isb	sy
 8005d40:	f7ff fb50 	bl	80053e4 <vTaskSwitchContext>
 8005d44:	f04f 0000 	mov.w	r0, #0
 8005d48:	f380 8811 	msr	BASEPRI, r0
 8005d4c:	bc09      	pop	{r0, r3}
 8005d4e:	6819      	ldr	r1, [r3, #0]
 8005d50:	6808      	ldr	r0, [r1, #0]
 8005d52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d56:	f01e 0f10 	tst.w	lr, #16
 8005d5a:	bf08      	it	eq
 8005d5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005d60:	f380 8809 	msr	PSP, r0
 8005d64:	f3bf 8f6f 	isb	sy
 8005d68:	4770      	bx	lr
 8005d6a:	bf00      	nop
 8005d6c:	f3af 8000 	nop.w

08005d70 <pxCurrentTCBConst>:
 8005d70:	200003c8 	.word	0x200003c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005d74:	bf00      	nop
 8005d76:	bf00      	nop

08005d78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b082      	sub	sp, #8
 8005d7c:	af00      	add	r7, sp, #0
	__asm volatile
 8005d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d82:	f383 8811 	msr	BASEPRI, r3
 8005d86:	f3bf 8f6f 	isb	sy
 8005d8a:	f3bf 8f4f 	dsb	sy
 8005d8e:	607b      	str	r3, [r7, #4]
}
 8005d90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005d92:	f7ff fa7f 	bl	8005294 <xTaskIncrementTick>
 8005d96:	4603      	mov	r3, r0
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d003      	beq.n	8005da4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005d9c:	4b06      	ldr	r3, [pc, #24]	@ (8005db8 <xPortSysTickHandler+0x40>)
 8005d9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005da2:	601a      	str	r2, [r3, #0]
 8005da4:	2300      	movs	r3, #0
 8005da6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	f383 8811 	msr	BASEPRI, r3
}
 8005dae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005db0:	bf00      	nop
 8005db2:	3708      	adds	r7, #8
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}
 8005db8:	e000ed04 	.word	0xe000ed04

08005dbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8005df0 <vPortSetupTimerInterrupt+0x34>)
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005dc6:	4b0b      	ldr	r3, [pc, #44]	@ (8005df4 <vPortSetupTimerInterrupt+0x38>)
 8005dc8:	2200      	movs	r2, #0
 8005dca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005dcc:	4b0a      	ldr	r3, [pc, #40]	@ (8005df8 <vPortSetupTimerInterrupt+0x3c>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a0a      	ldr	r2, [pc, #40]	@ (8005dfc <vPortSetupTimerInterrupt+0x40>)
 8005dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8005dd6:	099b      	lsrs	r3, r3, #6
 8005dd8:	4a09      	ldr	r2, [pc, #36]	@ (8005e00 <vPortSetupTimerInterrupt+0x44>)
 8005dda:	3b01      	subs	r3, #1
 8005ddc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005dde:	4b04      	ldr	r3, [pc, #16]	@ (8005df0 <vPortSetupTimerInterrupt+0x34>)
 8005de0:	2207      	movs	r2, #7
 8005de2:	601a      	str	r2, [r3, #0]
}
 8005de4:	bf00      	nop
 8005de6:	46bd      	mov	sp, r7
 8005de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dec:	4770      	bx	lr
 8005dee:	bf00      	nop
 8005df0:	e000e010 	.word	0xe000e010
 8005df4:	e000e018 	.word	0xe000e018
 8005df8:	20000010 	.word	0x20000010
 8005dfc:	10624dd3 	.word	0x10624dd3
 8005e00:	e000e014 	.word	0xe000e014

08005e04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005e04:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005e14 <vPortEnableVFP+0x10>
 8005e08:	6801      	ldr	r1, [r0, #0]
 8005e0a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005e0e:	6001      	str	r1, [r0, #0]
 8005e10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005e12:	bf00      	nop
 8005e14:	e000ed88 	.word	0xe000ed88

08005e18 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b086      	sub	sp, #24
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005e20:	2300      	movs	r3, #0
 8005e22:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8005e24:	f7ff f99a 	bl	800515c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005e28:	4b42      	ldr	r3, [pc, #264]	@ (8005f34 <pvPortMalloc+0x11c>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d101      	bne.n	8005e34 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005e30:	f000 f8cc 	bl	8005fcc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005e34:	4b40      	ldr	r3, [pc, #256]	@ (8005f38 <pvPortMalloc+0x120>)
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	4013      	ands	r3, r2
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d172      	bne.n	8005f26 <pvPortMalloc+0x10e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d00d      	beq.n	8005e62 <pvPortMalloc+0x4a>
			{
				xWantedSize += xHeapStructSize;
 8005e46:	2208      	movs	r2, #8
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	4413      	add	r3, r2
 8005e4c:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	f003 0307 	and.w	r3, r3, #7
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d004      	beq.n	8005e62 <pvPortMalloc+0x4a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	f023 0307 	bic.w	r3, r3, #7
 8005e5e:	3308      	adds	r3, #8
 8005e60:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d05e      	beq.n	8005f26 <pvPortMalloc+0x10e>
 8005e68:	4b34      	ldr	r3, [pc, #208]	@ (8005f3c <pvPortMalloc+0x124>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	687a      	ldr	r2, [r7, #4]
 8005e6e:	429a      	cmp	r2, r3
 8005e70:	d859      	bhi.n	8005f26 <pvPortMalloc+0x10e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005e72:	4b33      	ldr	r3, [pc, #204]	@ (8005f40 <pvPortMalloc+0x128>)
 8005e74:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8005e76:	4b32      	ldr	r3, [pc, #200]	@ (8005f40 <pvPortMalloc+0x128>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005e7c:	e004      	b.n	8005e88 <pvPortMalloc+0x70>
				{
					pxPreviousBlock = pxBlock;
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	687a      	ldr	r2, [r7, #4]
 8005e8e:	429a      	cmp	r2, r3
 8005e90:	d903      	bls.n	8005e9a <pvPortMalloc+0x82>
 8005e92:	697b      	ldr	r3, [r7, #20]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d1f1      	bne.n	8005e7e <pvPortMalloc+0x66>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005e9a:	4b26      	ldr	r3, [pc, #152]	@ (8005f34 <pvPortMalloc+0x11c>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	697a      	ldr	r2, [r7, #20]
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d040      	beq.n	8005f26 <pvPortMalloc+0x10e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	2208      	movs	r2, #8
 8005eaa:	4413      	add	r3, r2
 8005eac:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	685a      	ldr	r2, [r3, #4]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	1ad2      	subs	r2, r2, r3
 8005ebe:	2308      	movs	r3, #8
 8005ec0:	005b      	lsls	r3, r3, #1
 8005ec2:	429a      	cmp	r2, r3
 8005ec4:	d90f      	bls.n	8005ee6 <pvPortMalloc+0xce>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005ec6:	697a      	ldr	r2, [r7, #20]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	4413      	add	r3, r2
 8005ecc:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	685a      	ldr	r2, [r3, #4]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	1ad2      	subs	r2, r2, r3
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	687a      	ldr	r2, [r7, #4]
 8005ede:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005ee0:	68b8      	ldr	r0, [r7, #8]
 8005ee2:	f000 f8d5 	bl	8006090 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005ee6:	4b15      	ldr	r3, [pc, #84]	@ (8005f3c <pvPortMalloc+0x124>)
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	1ad3      	subs	r3, r2, r3
 8005ef0:	4a12      	ldr	r2, [pc, #72]	@ (8005f3c <pvPortMalloc+0x124>)
 8005ef2:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005ef4:	4b11      	ldr	r3, [pc, #68]	@ (8005f3c <pvPortMalloc+0x124>)
 8005ef6:	681a      	ldr	r2, [r3, #0]
 8005ef8:	4b12      	ldr	r3, [pc, #72]	@ (8005f44 <pvPortMalloc+0x12c>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d203      	bcs.n	8005f08 <pvPortMalloc+0xf0>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005f00:	4b0e      	ldr	r3, [pc, #56]	@ (8005f3c <pvPortMalloc+0x124>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a0f      	ldr	r2, [pc, #60]	@ (8005f44 <pvPortMalloc+0x12c>)
 8005f06:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	685a      	ldr	r2, [r3, #4]
 8005f0c:	4b0a      	ldr	r3, [pc, #40]	@ (8005f38 <pvPortMalloc+0x120>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	431a      	orrs	r2, r3
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005f1c:	4b0a      	ldr	r3, [pc, #40]	@ (8005f48 <pvPortMalloc+0x130>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	3301      	adds	r3, #1
 8005f22:	4a09      	ldr	r2, [pc, #36]	@ (8005f48 <pvPortMalloc+0x130>)
 8005f24:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005f26:	f7ff f927 	bl	8005178 <xTaskResumeAll>
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	3718      	adds	r7, #24
 8005f30:	46bd      	mov	sp, r7
 8005f32:	bd80      	pop	{r7, pc}
 8005f34:	200040fc 	.word	0x200040fc
 8005f38:	20004110 	.word	0x20004110
 8005f3c:	20004100 	.word	0x20004100
 8005f40:	200040f4 	.word	0x200040f4
 8005f44:	20004104 	.word	0x20004104
 8005f48:	20004108 	.word	0x20004108

08005f4c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b084      	sub	sp, #16
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d02c      	beq.n	8005fb8 <vPortFree+0x6c>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005f5e:	2308      	movs	r3, #8
 8005f60:	425b      	negs	r3, r3
 8005f62:	68fa      	ldr	r2, [r7, #12]
 8005f64:	4413      	add	r3, r2
 8005f66:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
		configASSERT( pxLink->pxNextFreeBlock == NULL );

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	685a      	ldr	r2, [r3, #4]
 8005f70:	4b13      	ldr	r3, [pc, #76]	@ (8005fc0 <vPortFree+0x74>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4013      	ands	r3, r2
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d01e      	beq.n	8005fb8 <vPortFree+0x6c>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d11a      	bne.n	8005fb8 <vPortFree+0x6c>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	685a      	ldr	r2, [r3, #4]
 8005f86:	4b0e      	ldr	r3, [pc, #56]	@ (8005fc0 <vPortFree+0x74>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	43db      	mvns	r3, r3
 8005f8c:	401a      	ands	r2, r3
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005f92:	f7ff f8e3 	bl	800515c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	685a      	ldr	r2, [r3, #4]
 8005f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8005fc4 <vPortFree+0x78>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4413      	add	r3, r2
 8005fa0:	4a08      	ldr	r2, [pc, #32]	@ (8005fc4 <vPortFree+0x78>)
 8005fa2:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005fa4:	68b8      	ldr	r0, [r7, #8]
 8005fa6:	f000 f873 	bl	8006090 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005faa:	4b07      	ldr	r3, [pc, #28]	@ (8005fc8 <vPortFree+0x7c>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	3301      	adds	r3, #1
 8005fb0:	4a05      	ldr	r2, [pc, #20]	@ (8005fc8 <vPortFree+0x7c>)
 8005fb2:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005fb4:	f7ff f8e0 	bl	8005178 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005fb8:	bf00      	nop
 8005fba:	3710      	adds	r7, #16
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}
 8005fc0:	20004110 	.word	0x20004110
 8005fc4:	20004100 	.word	0x20004100
 8005fc8:	2000410c 	.word	0x2000410c

08005fcc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b085      	sub	sp, #20
 8005fd0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005fd2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8005fd6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005fd8:	4b27      	ldr	r3, [pc, #156]	@ (8006078 <prvHeapInit+0xac>)
 8005fda:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	f003 0307 	and.w	r3, r3, #7
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d00c      	beq.n	8006000 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	3307      	adds	r3, #7
 8005fea:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f023 0307 	bic.w	r3, r3, #7
 8005ff2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005ff4:	68ba      	ldr	r2, [r7, #8]
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	1ad3      	subs	r3, r2, r3
 8005ffa:	4a1f      	ldr	r2, [pc, #124]	@ (8006078 <prvHeapInit+0xac>)
 8005ffc:	4413      	add	r3, r2
 8005ffe:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006004:	4a1d      	ldr	r2, [pc, #116]	@ (800607c <prvHeapInit+0xb0>)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800600a:	4b1c      	ldr	r3, [pc, #112]	@ (800607c <prvHeapInit+0xb0>)
 800600c:	2200      	movs	r2, #0
 800600e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	68ba      	ldr	r2, [r7, #8]
 8006014:	4413      	add	r3, r2
 8006016:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006018:	2208      	movs	r2, #8
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	1a9b      	subs	r3, r3, r2
 800601e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f023 0307 	bic.w	r3, r3, #7
 8006026:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	4a15      	ldr	r2, [pc, #84]	@ (8006080 <prvHeapInit+0xb4>)
 800602c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800602e:	4b14      	ldr	r3, [pc, #80]	@ (8006080 <prvHeapInit+0xb4>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	2200      	movs	r2, #0
 8006034:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006036:	4b12      	ldr	r3, [pc, #72]	@ (8006080 <prvHeapInit+0xb4>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	2200      	movs	r2, #0
 800603c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	68fa      	ldr	r2, [r7, #12]
 8006046:	1ad2      	subs	r2, r2, r3
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800604c:	4b0c      	ldr	r3, [pc, #48]	@ (8006080 <prvHeapInit+0xb4>)
 800604e:	681a      	ldr	r2, [r3, #0]
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	4a0a      	ldr	r2, [pc, #40]	@ (8006084 <prvHeapInit+0xb8>)
 800605a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	4a09      	ldr	r2, [pc, #36]	@ (8006088 <prvHeapInit+0xbc>)
 8006062:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006064:	4b09      	ldr	r3, [pc, #36]	@ (800608c <prvHeapInit+0xc0>)
 8006066:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800606a:	601a      	str	r2, [r3, #0]
}
 800606c:	bf00      	nop
 800606e:	3714      	adds	r7, #20
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr
 8006078:	200004f4 	.word	0x200004f4
 800607c:	200040f4 	.word	0x200040f4
 8006080:	200040fc 	.word	0x200040fc
 8006084:	20004104 	.word	0x20004104
 8006088:	20004100 	.word	0x20004100
 800608c:	20004110 	.word	0x20004110

08006090 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006090:	b480      	push	{r7}
 8006092:	b085      	sub	sp, #20
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006098:	4b28      	ldr	r3, [pc, #160]	@ (800613c <prvInsertBlockIntoFreeList+0xac>)
 800609a:	60fb      	str	r3, [r7, #12]
 800609c:	e002      	b.n	80060a4 <prvInsertBlockIntoFreeList+0x14>
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	60fb      	str	r3, [r7, #12]
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	687a      	ldr	r2, [r7, #4]
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d8f7      	bhi.n	800609e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	68ba      	ldr	r2, [r7, #8]
 80060b8:	4413      	add	r3, r2
 80060ba:	687a      	ldr	r2, [r7, #4]
 80060bc:	429a      	cmp	r2, r3
 80060be:	d108      	bne.n	80060d2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	685a      	ldr	r2, [r3, #4]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	441a      	add	r2, r3
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	68ba      	ldr	r2, [r7, #8]
 80060dc:	441a      	add	r2, r3
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d118      	bne.n	8006118 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681a      	ldr	r2, [r3, #0]
 80060ea:	4b15      	ldr	r3, [pc, #84]	@ (8006140 <prvInsertBlockIntoFreeList+0xb0>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	429a      	cmp	r2, r3
 80060f0:	d00d      	beq.n	800610e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	685a      	ldr	r2, [r3, #4]
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	441a      	add	r2, r3
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	681a      	ldr	r2, [r3, #0]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	601a      	str	r2, [r3, #0]
 800610c:	e008      	b.n	8006120 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800610e:	4b0c      	ldr	r3, [pc, #48]	@ (8006140 <prvInsertBlockIntoFreeList+0xb0>)
 8006110:	681a      	ldr	r2, [r3, #0]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	601a      	str	r2, [r3, #0]
 8006116:	e003      	b.n	8006120 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006120:	68fa      	ldr	r2, [r7, #12]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	429a      	cmp	r2, r3
 8006126:	d002      	beq.n	800612e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	687a      	ldr	r2, [r7, #4]
 800612c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800612e:	bf00      	nop
 8006130:	3714      	adds	r7, #20
 8006132:	46bd      	mov	sp, r7
 8006134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006138:	4770      	bx	lr
 800613a:	bf00      	nop
 800613c:	200040f4 	.word	0x200040f4
 8006140:	200040fc 	.word	0x200040fc

08006144 <mbedtls_aes_init>:
#define AES_FT3(idx) FT3[idx]

#endif /* MBEDTLS_AES_FEWER_TABLES */

void mbedtls_aes_init( mbedtls_aes_context *ctx )
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b082      	sub	sp, #8
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
    AES_VALIDATE( ctx != NULL );

    memset( ctx, 0, sizeof( mbedtls_aes_context ) );
 800614c:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8006150:	2100      	movs	r1, #0
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f001 ff24 	bl	8007fa0 <memset>
}
 8006158:	bf00      	nop
 800615a:	3708      	adds	r7, #8
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}

08006160 <mbedtls_aes_free>:

void mbedtls_aes_free( mbedtls_aes_context *ctx )
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b082      	sub	sp, #8
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
    if( ctx == NULL )
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d005      	beq.n	800617a <mbedtls_aes_free+0x1a>
        return;

    mbedtls_platform_zeroize( ctx, sizeof( mbedtls_aes_context ) );
 800616e:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	f001 fbfa 	bl	800796c <mbedtls_platform_zeroize>
 8006178:	e000      	b.n	800617c <mbedtls_aes_free+0x1c>
        return;
 800617a:	bf00      	nop
}
 800617c:	3708      	adds	r7, #8
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}
	...

08006184 <mbedtls_aes_setkey_enc>:
 * AES key schedule (encryption)
 */
#if !defined(MBEDTLS_AES_SETKEY_ENC_ALT)
int mbedtls_aes_setkey_enc( mbedtls_aes_context *ctx, const unsigned char *key,
                    unsigned int keybits )
{
 8006184:	b480      	push	{r7}
 8006186:	b087      	sub	sp, #28
 8006188:	af00      	add	r7, sp, #0
 800618a:	60f8      	str	r0, [r7, #12]
 800618c:	60b9      	str	r1, [r7, #8]
 800618e:	607a      	str	r2, [r7, #4]
    uint32_t *RK;

    AES_VALIDATE_RET( ctx != NULL );
    AES_VALIDATE_RET( key != NULL );

    switch( keybits )
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006196:	d012      	beq.n	80061be <mbedtls_aes_setkey_enc+0x3a>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800619e:	d812      	bhi.n	80061c6 <mbedtls_aes_setkey_enc+0x42>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2b80      	cmp	r3, #128	@ 0x80
 80061a4:	d003      	beq.n	80061ae <mbedtls_aes_setkey_enc+0x2a>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2bc0      	cmp	r3, #192	@ 0xc0
 80061aa:	d004      	beq.n	80061b6 <mbedtls_aes_setkey_enc+0x32>
 80061ac:	e00b      	b.n	80061c6 <mbedtls_aes_setkey_enc+0x42>
    {
        case 128: ctx->nr = 10; break;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	220a      	movs	r2, #10
 80061b2:	601a      	str	r2, [r3, #0]
 80061b4:	e00a      	b.n	80061cc <mbedtls_aes_setkey_enc+0x48>
        case 192: ctx->nr = 12; break;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	220c      	movs	r2, #12
 80061ba:	601a      	str	r2, [r3, #0]
 80061bc:	e006      	b.n	80061cc <mbedtls_aes_setkey_enc+0x48>
        case 256: ctx->nr = 14; break;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	220e      	movs	r2, #14
 80061c2:	601a      	str	r2, [r3, #0]
 80061c4:	e002      	b.n	80061cc <mbedtls_aes_setkey_enc+0x48>
        default : return( MBEDTLS_ERR_AES_INVALID_KEY_LENGTH );
 80061c6:	f06f 031f 	mvn.w	r3, #31
 80061ca:	e1a7      	b.n	800651c <mbedtls_aes_setkey_enc+0x398>

    if( aes_padlock_ace )
        ctx->rk = RK = MBEDTLS_PADLOCK_ALIGN16( ctx->buf );
    else
#endif
    ctx->rk = RK = ctx->buf;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	3308      	adds	r3, #8
 80061d0:	613b      	str	r3, [r7, #16]
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	693a      	ldr	r2, [r7, #16]
 80061d6:	605a      	str	r2, [r3, #4]
#if defined(MBEDTLS_AESNI_C) && defined(MBEDTLS_HAVE_X86_64)
    if( mbedtls_aesni_has_support( MBEDTLS_AESNI_AES ) )
        return( mbedtls_aesni_setkey_enc( (unsigned char *) ctx->rk, key, keybits ) );
#endif

    for( i = 0; i < ( keybits >> 5 ); i++ )
 80061d8:	2300      	movs	r3, #0
 80061da:	617b      	str	r3, [r7, #20]
 80061dc:	e027      	b.n	800622e <mbedtls_aes_setkey_enc+0xaa>
    {
        GET_UINT32_LE( RK[i], key, i << 2 );
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	009b      	lsls	r3, r3, #2
 80061e2:	68ba      	ldr	r2, [r7, #8]
 80061e4:	4413      	add	r3, r2
 80061e6:	781b      	ldrb	r3, [r3, #0]
 80061e8:	4619      	mov	r1, r3
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	009b      	lsls	r3, r3, #2
 80061ee:	3301      	adds	r3, #1
 80061f0:	68ba      	ldr	r2, [r7, #8]
 80061f2:	4413      	add	r3, r2
 80061f4:	781b      	ldrb	r3, [r3, #0]
 80061f6:	021b      	lsls	r3, r3, #8
 80061f8:	ea41 0203 	orr.w	r2, r1, r3
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	009b      	lsls	r3, r3, #2
 8006200:	3302      	adds	r3, #2
 8006202:	68b9      	ldr	r1, [r7, #8]
 8006204:	440b      	add	r3, r1
 8006206:	781b      	ldrb	r3, [r3, #0]
 8006208:	041b      	lsls	r3, r3, #16
 800620a:	ea42 0103 	orr.w	r1, r2, r3
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	009b      	lsls	r3, r3, #2
 8006212:	3303      	adds	r3, #3
 8006214:	68ba      	ldr	r2, [r7, #8]
 8006216:	4413      	add	r3, r2
 8006218:	781b      	ldrb	r3, [r3, #0]
 800621a:	061a      	lsls	r2, r3, #24
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	009b      	lsls	r3, r3, #2
 8006220:	6938      	ldr	r0, [r7, #16]
 8006222:	4403      	add	r3, r0
 8006224:	430a      	orrs	r2, r1
 8006226:	601a      	str	r2, [r3, #0]
    for( i = 0; i < ( keybits >> 5 ); i++ )
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	3301      	adds	r3, #1
 800622c:	617b      	str	r3, [r7, #20]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	095b      	lsrs	r3, r3, #5
 8006232:	697a      	ldr	r2, [r7, #20]
 8006234:	429a      	cmp	r2, r3
 8006236:	d3d2      	bcc.n	80061de <mbedtls_aes_setkey_enc+0x5a>
    }

    switch( ctx->nr )
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	2b0e      	cmp	r3, #14
 800623e:	f000 80ca 	beq.w	80063d6 <mbedtls_aes_setkey_enc+0x252>
 8006242:	2b0e      	cmp	r3, #14
 8006244:	f300 8169 	bgt.w	800651a <mbedtls_aes_setkey_enc+0x396>
 8006248:	2b0a      	cmp	r3, #10
 800624a:	d002      	beq.n	8006252 <mbedtls_aes_setkey_enc+0xce>
 800624c:	2b0c      	cmp	r3, #12
 800624e:	d057      	beq.n	8006300 <mbedtls_aes_setkey_enc+0x17c>
 8006250:	e163      	b.n	800651a <mbedtls_aes_setkey_enc+0x396>
    {
        case 10:

            for( i = 0; i < 10; i++, RK += 4 )
 8006252:	2300      	movs	r3, #0
 8006254:	617b      	str	r3, [r7, #20]
 8006256:	e04f      	b.n	80062f8 <mbedtls_aes_setkey_enc+0x174>
            {
                RK[4]  = RK[0] ^ RCON[i] ^
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	681a      	ldr	r2, [r3, #0]
 800625c:	495f      	ldr	r1, [pc, #380]	@ (80063dc <mbedtls_aes_setkey_enc+0x258>)
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006264:	4053      	eors	r3, r2
                ( (uint32_t) FSb[ ( RK[3] >>  8 ) & 0xFF ]       ) ^
 8006266:	693a      	ldr	r2, [r7, #16]
 8006268:	320c      	adds	r2, #12
 800626a:	6812      	ldr	r2, [r2, #0]
 800626c:	0a12      	lsrs	r2, r2, #8
 800626e:	b2d2      	uxtb	r2, r2
 8006270:	495b      	ldr	r1, [pc, #364]	@ (80063e0 <mbedtls_aes_setkey_enc+0x25c>)
 8006272:	5c8a      	ldrb	r2, [r1, r2]
                RK[4]  = RK[0] ^ RCON[i] ^
 8006274:	405a      	eors	r2, r3
                ( (uint32_t) FSb[ ( RK[3] >> 16 ) & 0xFF ] <<  8 ) ^
 8006276:	693b      	ldr	r3, [r7, #16]
 8006278:	330c      	adds	r3, #12
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	0c1b      	lsrs	r3, r3, #16
 800627e:	b2db      	uxtb	r3, r3
 8006280:	4957      	ldr	r1, [pc, #348]	@ (80063e0 <mbedtls_aes_setkey_enc+0x25c>)
 8006282:	5ccb      	ldrb	r3, [r1, r3]
 8006284:	021b      	lsls	r3, r3, #8
                ( (uint32_t) FSb[ ( RK[3] >>  8 ) & 0xFF ]       ) ^
 8006286:	405a      	eors	r2, r3
                ( (uint32_t) FSb[ ( RK[3] >> 24 ) & 0xFF ] << 16 ) ^
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	330c      	adds	r3, #12
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	0e1b      	lsrs	r3, r3, #24
 8006290:	4953      	ldr	r1, [pc, #332]	@ (80063e0 <mbedtls_aes_setkey_enc+0x25c>)
 8006292:	5ccb      	ldrb	r3, [r1, r3]
 8006294:	041b      	lsls	r3, r3, #16
                ( (uint32_t) FSb[ ( RK[3] >> 16 ) & 0xFF ] <<  8 ) ^
 8006296:	ea82 0103 	eor.w	r1, r2, r3
                ( (uint32_t) FSb[ ( RK[3]       ) & 0xFF ] << 24 );
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	330c      	adds	r3, #12
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	4a4f      	ldr	r2, [pc, #316]	@ (80063e0 <mbedtls_aes_setkey_enc+0x25c>)
 80062a4:	5cd3      	ldrb	r3, [r2, r3]
 80062a6:	061a      	lsls	r2, r3, #24
                RK[4]  = RK[0] ^ RCON[i] ^
 80062a8:	693b      	ldr	r3, [r7, #16]
 80062aa:	3310      	adds	r3, #16
                ( (uint32_t) FSb[ ( RK[3] >> 24 ) & 0xFF ] << 16 ) ^
 80062ac:	404a      	eors	r2, r1
                RK[4]  = RK[0] ^ RCON[i] ^
 80062ae:	601a      	str	r2, [r3, #0]

                RK[5]  = RK[1] ^ RK[4];
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	3304      	adds	r3, #4
 80062b4:	6819      	ldr	r1, [r3, #0]
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	3310      	adds	r3, #16
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	3314      	adds	r3, #20
 80062c0:	404a      	eors	r2, r1
 80062c2:	601a      	str	r2, [r3, #0]
                RK[6]  = RK[2] ^ RK[5];
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	3308      	adds	r3, #8
 80062c8:	6819      	ldr	r1, [r3, #0]
 80062ca:	693b      	ldr	r3, [r7, #16]
 80062cc:	3314      	adds	r3, #20
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	3318      	adds	r3, #24
 80062d4:	404a      	eors	r2, r1
 80062d6:	601a      	str	r2, [r3, #0]
                RK[7]  = RK[3] ^ RK[6];
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	330c      	adds	r3, #12
 80062dc:	6819      	ldr	r1, [r3, #0]
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	3318      	adds	r3, #24
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	331c      	adds	r3, #28
 80062e8:	404a      	eors	r2, r1
 80062ea:	601a      	str	r2, [r3, #0]
            for( i = 0; i < 10; i++, RK += 4 )
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	3301      	adds	r3, #1
 80062f0:	617b      	str	r3, [r7, #20]
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	3310      	adds	r3, #16
 80062f6:	613b      	str	r3, [r7, #16]
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	2b09      	cmp	r3, #9
 80062fc:	d9ac      	bls.n	8006258 <mbedtls_aes_setkey_enc+0xd4>
            }
            break;
 80062fe:	e10c      	b.n	800651a <mbedtls_aes_setkey_enc+0x396>

        case 12:

            for( i = 0; i < 8; i++, RK += 6 )
 8006300:	2300      	movs	r3, #0
 8006302:	617b      	str	r3, [r7, #20]
 8006304:	e063      	b.n	80063ce <mbedtls_aes_setkey_enc+0x24a>
            {
                RK[6]  = RK[0] ^ RCON[i] ^
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	681a      	ldr	r2, [r3, #0]
 800630a:	4934      	ldr	r1, [pc, #208]	@ (80063dc <mbedtls_aes_setkey_enc+0x258>)
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006312:	4053      	eors	r3, r2
                ( (uint32_t) FSb[ ( RK[5] >>  8 ) & 0xFF ]       ) ^
 8006314:	693a      	ldr	r2, [r7, #16]
 8006316:	3214      	adds	r2, #20
 8006318:	6812      	ldr	r2, [r2, #0]
 800631a:	0a12      	lsrs	r2, r2, #8
 800631c:	b2d2      	uxtb	r2, r2
 800631e:	4930      	ldr	r1, [pc, #192]	@ (80063e0 <mbedtls_aes_setkey_enc+0x25c>)
 8006320:	5c8a      	ldrb	r2, [r1, r2]
                RK[6]  = RK[0] ^ RCON[i] ^
 8006322:	405a      	eors	r2, r3
                ( (uint32_t) FSb[ ( RK[5] >> 16 ) & 0xFF ] <<  8 ) ^
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	3314      	adds	r3, #20
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	0c1b      	lsrs	r3, r3, #16
 800632c:	b2db      	uxtb	r3, r3
 800632e:	492c      	ldr	r1, [pc, #176]	@ (80063e0 <mbedtls_aes_setkey_enc+0x25c>)
 8006330:	5ccb      	ldrb	r3, [r1, r3]
 8006332:	021b      	lsls	r3, r3, #8
                ( (uint32_t) FSb[ ( RK[5] >>  8 ) & 0xFF ]       ) ^
 8006334:	405a      	eors	r2, r3
                ( (uint32_t) FSb[ ( RK[5] >> 24 ) & 0xFF ] << 16 ) ^
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	3314      	adds	r3, #20
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	0e1b      	lsrs	r3, r3, #24
 800633e:	4928      	ldr	r1, [pc, #160]	@ (80063e0 <mbedtls_aes_setkey_enc+0x25c>)
 8006340:	5ccb      	ldrb	r3, [r1, r3]
 8006342:	041b      	lsls	r3, r3, #16
                ( (uint32_t) FSb[ ( RK[5] >> 16 ) & 0xFF ] <<  8 ) ^
 8006344:	ea82 0103 	eor.w	r1, r2, r3
                ( (uint32_t) FSb[ ( RK[5]       ) & 0xFF ] << 24 );
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	3314      	adds	r3, #20
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	b2db      	uxtb	r3, r3
 8006350:	4a23      	ldr	r2, [pc, #140]	@ (80063e0 <mbedtls_aes_setkey_enc+0x25c>)
 8006352:	5cd3      	ldrb	r3, [r2, r3]
 8006354:	061a      	lsls	r2, r3, #24
                RK[6]  = RK[0] ^ RCON[i] ^
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	3318      	adds	r3, #24
                ( (uint32_t) FSb[ ( RK[5] >> 24 ) & 0xFF ] << 16 ) ^
 800635a:	404a      	eors	r2, r1
                RK[6]  = RK[0] ^ RCON[i] ^
 800635c:	601a      	str	r2, [r3, #0]

                RK[7]  = RK[1] ^ RK[6];
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	3304      	adds	r3, #4
 8006362:	6819      	ldr	r1, [r3, #0]
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	3318      	adds	r3, #24
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	331c      	adds	r3, #28
 800636e:	404a      	eors	r2, r1
 8006370:	601a      	str	r2, [r3, #0]
                RK[8]  = RK[2] ^ RK[7];
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	3308      	adds	r3, #8
 8006376:	6819      	ldr	r1, [r3, #0]
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	331c      	adds	r3, #28
 800637c:	681a      	ldr	r2, [r3, #0]
 800637e:	693b      	ldr	r3, [r7, #16]
 8006380:	3320      	adds	r3, #32
 8006382:	404a      	eors	r2, r1
 8006384:	601a      	str	r2, [r3, #0]
                RK[9]  = RK[3] ^ RK[8];
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	330c      	adds	r3, #12
 800638a:	6819      	ldr	r1, [r3, #0]
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	3320      	adds	r3, #32
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	3324      	adds	r3, #36	@ 0x24
 8006396:	404a      	eors	r2, r1
 8006398:	601a      	str	r2, [r3, #0]
                RK[10] = RK[4] ^ RK[9];
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	3310      	adds	r3, #16
 800639e:	6819      	ldr	r1, [r3, #0]
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	3324      	adds	r3, #36	@ 0x24
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	3328      	adds	r3, #40	@ 0x28
 80063aa:	404a      	eors	r2, r1
 80063ac:	601a      	str	r2, [r3, #0]
                RK[11] = RK[5] ^ RK[10];
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	3314      	adds	r3, #20
 80063b2:	6819      	ldr	r1, [r3, #0]
 80063b4:	693b      	ldr	r3, [r7, #16]
 80063b6:	3328      	adds	r3, #40	@ 0x28
 80063b8:	681a      	ldr	r2, [r3, #0]
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	332c      	adds	r3, #44	@ 0x2c
 80063be:	404a      	eors	r2, r1
 80063c0:	601a      	str	r2, [r3, #0]
            for( i = 0; i < 8; i++, RK += 6 )
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	3301      	adds	r3, #1
 80063c6:	617b      	str	r3, [r7, #20]
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	3318      	adds	r3, #24
 80063cc:	613b      	str	r3, [r7, #16]
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	2b07      	cmp	r3, #7
 80063d2:	d998      	bls.n	8006306 <mbedtls_aes_setkey_enc+0x182>
            }
            break;
 80063d4:	e0a1      	b.n	800651a <mbedtls_aes_setkey_enc+0x396>

        case 14:

            for( i = 0; i < 7; i++, RK += 8 )
 80063d6:	2300      	movs	r3, #0
 80063d8:	617b      	str	r3, [r7, #20]
 80063da:	e099      	b.n	8006510 <mbedtls_aes_setkey_enc+0x38c>
 80063dc:	0800b690 	.word	0x0800b690
 80063e0:	08009490 	.word	0x08009490
            {
                RK[8]  = RK[0] ^ RCON[i] ^
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	681a      	ldr	r2, [r3, #0]
 80063e8:	494f      	ldr	r1, [pc, #316]	@ (8006528 <mbedtls_aes_setkey_enc+0x3a4>)
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80063f0:	4053      	eors	r3, r2
                ( (uint32_t) FSb[ ( RK[7] >>  8 ) & 0xFF ]       ) ^
 80063f2:	693a      	ldr	r2, [r7, #16]
 80063f4:	321c      	adds	r2, #28
 80063f6:	6812      	ldr	r2, [r2, #0]
 80063f8:	0a12      	lsrs	r2, r2, #8
 80063fa:	b2d2      	uxtb	r2, r2
 80063fc:	494b      	ldr	r1, [pc, #300]	@ (800652c <mbedtls_aes_setkey_enc+0x3a8>)
 80063fe:	5c8a      	ldrb	r2, [r1, r2]
                RK[8]  = RK[0] ^ RCON[i] ^
 8006400:	405a      	eors	r2, r3
                ( (uint32_t) FSb[ ( RK[7] >> 16 ) & 0xFF ] <<  8 ) ^
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	331c      	adds	r3, #28
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	0c1b      	lsrs	r3, r3, #16
 800640a:	b2db      	uxtb	r3, r3
 800640c:	4947      	ldr	r1, [pc, #284]	@ (800652c <mbedtls_aes_setkey_enc+0x3a8>)
 800640e:	5ccb      	ldrb	r3, [r1, r3]
 8006410:	021b      	lsls	r3, r3, #8
                ( (uint32_t) FSb[ ( RK[7] >>  8 ) & 0xFF ]       ) ^
 8006412:	405a      	eors	r2, r3
                ( (uint32_t) FSb[ ( RK[7] >> 24 ) & 0xFF ] << 16 ) ^
 8006414:	693b      	ldr	r3, [r7, #16]
 8006416:	331c      	adds	r3, #28
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	0e1b      	lsrs	r3, r3, #24
 800641c:	4943      	ldr	r1, [pc, #268]	@ (800652c <mbedtls_aes_setkey_enc+0x3a8>)
 800641e:	5ccb      	ldrb	r3, [r1, r3]
 8006420:	041b      	lsls	r3, r3, #16
                ( (uint32_t) FSb[ ( RK[7] >> 16 ) & 0xFF ] <<  8 ) ^
 8006422:	ea82 0103 	eor.w	r1, r2, r3
                ( (uint32_t) FSb[ ( RK[7]       ) & 0xFF ] << 24 );
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	331c      	adds	r3, #28
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	b2db      	uxtb	r3, r3
 800642e:	4a3f      	ldr	r2, [pc, #252]	@ (800652c <mbedtls_aes_setkey_enc+0x3a8>)
 8006430:	5cd3      	ldrb	r3, [r2, r3]
 8006432:	061a      	lsls	r2, r3, #24
                RK[8]  = RK[0] ^ RCON[i] ^
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	3320      	adds	r3, #32
                ( (uint32_t) FSb[ ( RK[7] >> 24 ) & 0xFF ] << 16 ) ^
 8006438:	404a      	eors	r2, r1
                RK[8]  = RK[0] ^ RCON[i] ^
 800643a:	601a      	str	r2, [r3, #0]

                RK[9]  = RK[1] ^ RK[8];
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	3304      	adds	r3, #4
 8006440:	6819      	ldr	r1, [r3, #0]
 8006442:	693b      	ldr	r3, [r7, #16]
 8006444:	3320      	adds	r3, #32
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	3324      	adds	r3, #36	@ 0x24
 800644c:	404a      	eors	r2, r1
 800644e:	601a      	str	r2, [r3, #0]
                RK[10] = RK[2] ^ RK[9];
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	3308      	adds	r3, #8
 8006454:	6819      	ldr	r1, [r3, #0]
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	3324      	adds	r3, #36	@ 0x24
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	3328      	adds	r3, #40	@ 0x28
 8006460:	404a      	eors	r2, r1
 8006462:	601a      	str	r2, [r3, #0]
                RK[11] = RK[3] ^ RK[10];
 8006464:	693b      	ldr	r3, [r7, #16]
 8006466:	330c      	adds	r3, #12
 8006468:	6819      	ldr	r1, [r3, #0]
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	3328      	adds	r3, #40	@ 0x28
 800646e:	681a      	ldr	r2, [r3, #0]
 8006470:	693b      	ldr	r3, [r7, #16]
 8006472:	332c      	adds	r3, #44	@ 0x2c
 8006474:	404a      	eors	r2, r1
 8006476:	601a      	str	r2, [r3, #0]

                RK[12] = RK[4] ^
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	3310      	adds	r3, #16
 800647c:	681b      	ldr	r3, [r3, #0]
                ( (uint32_t) FSb[ ( RK[11]       ) & 0xFF ]       ) ^
 800647e:	693a      	ldr	r2, [r7, #16]
 8006480:	322c      	adds	r2, #44	@ 0x2c
 8006482:	6812      	ldr	r2, [r2, #0]
 8006484:	b2d2      	uxtb	r2, r2
 8006486:	4929      	ldr	r1, [pc, #164]	@ (800652c <mbedtls_aes_setkey_enc+0x3a8>)
 8006488:	5c8a      	ldrb	r2, [r1, r2]
                RK[12] = RK[4] ^
 800648a:	405a      	eors	r2, r3
                ( (uint32_t) FSb[ ( RK[11] >>  8 ) & 0xFF ] <<  8 ) ^
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	332c      	adds	r3, #44	@ 0x2c
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	0a1b      	lsrs	r3, r3, #8
 8006494:	b2db      	uxtb	r3, r3
 8006496:	4925      	ldr	r1, [pc, #148]	@ (800652c <mbedtls_aes_setkey_enc+0x3a8>)
 8006498:	5ccb      	ldrb	r3, [r1, r3]
 800649a:	021b      	lsls	r3, r3, #8
                ( (uint32_t) FSb[ ( RK[11]       ) & 0xFF ]       ) ^
 800649c:	405a      	eors	r2, r3
                ( (uint32_t) FSb[ ( RK[11] >> 16 ) & 0xFF ] << 16 ) ^
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	332c      	adds	r3, #44	@ 0x2c
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	0c1b      	lsrs	r3, r3, #16
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	4920      	ldr	r1, [pc, #128]	@ (800652c <mbedtls_aes_setkey_enc+0x3a8>)
 80064aa:	5ccb      	ldrb	r3, [r1, r3]
 80064ac:	041b      	lsls	r3, r3, #16
                ( (uint32_t) FSb[ ( RK[11] >>  8 ) & 0xFF ] <<  8 ) ^
 80064ae:	ea82 0103 	eor.w	r1, r2, r3
                ( (uint32_t) FSb[ ( RK[11] >> 24 ) & 0xFF ] << 24 );
 80064b2:	693b      	ldr	r3, [r7, #16]
 80064b4:	332c      	adds	r3, #44	@ 0x2c
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	0e1b      	lsrs	r3, r3, #24
 80064ba:	4a1c      	ldr	r2, [pc, #112]	@ (800652c <mbedtls_aes_setkey_enc+0x3a8>)
 80064bc:	5cd3      	ldrb	r3, [r2, r3]
 80064be:	061a      	lsls	r2, r3, #24
                RK[12] = RK[4] ^
 80064c0:	693b      	ldr	r3, [r7, #16]
 80064c2:	3330      	adds	r3, #48	@ 0x30
                ( (uint32_t) FSb[ ( RK[11] >> 16 ) & 0xFF ] << 16 ) ^
 80064c4:	404a      	eors	r2, r1
                RK[12] = RK[4] ^
 80064c6:	601a      	str	r2, [r3, #0]

                RK[13] = RK[5] ^ RK[12];
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	3314      	adds	r3, #20
 80064cc:	6819      	ldr	r1, [r3, #0]
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	3330      	adds	r3, #48	@ 0x30
 80064d2:	681a      	ldr	r2, [r3, #0]
 80064d4:	693b      	ldr	r3, [r7, #16]
 80064d6:	3334      	adds	r3, #52	@ 0x34
 80064d8:	404a      	eors	r2, r1
 80064da:	601a      	str	r2, [r3, #0]
                RK[14] = RK[6] ^ RK[13];
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	3318      	adds	r3, #24
 80064e0:	6819      	ldr	r1, [r3, #0]
 80064e2:	693b      	ldr	r3, [r7, #16]
 80064e4:	3334      	adds	r3, #52	@ 0x34
 80064e6:	681a      	ldr	r2, [r3, #0]
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	3338      	adds	r3, #56	@ 0x38
 80064ec:	404a      	eors	r2, r1
 80064ee:	601a      	str	r2, [r3, #0]
                RK[15] = RK[7] ^ RK[14];
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	331c      	adds	r3, #28
 80064f4:	6819      	ldr	r1, [r3, #0]
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	3338      	adds	r3, #56	@ 0x38
 80064fa:	681a      	ldr	r2, [r3, #0]
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	333c      	adds	r3, #60	@ 0x3c
 8006500:	404a      	eors	r2, r1
 8006502:	601a      	str	r2, [r3, #0]
            for( i = 0; i < 7; i++, RK += 8 )
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	3301      	adds	r3, #1
 8006508:	617b      	str	r3, [r7, #20]
 800650a:	693b      	ldr	r3, [r7, #16]
 800650c:	3320      	adds	r3, #32
 800650e:	613b      	str	r3, [r7, #16]
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	2b06      	cmp	r3, #6
 8006514:	f67f af66 	bls.w	80063e4 <mbedtls_aes_setkey_enc+0x260>
            }
            break;
 8006518:	bf00      	nop
    }

    return( 0 );
 800651a:	2300      	movs	r3, #0
}
 800651c:	4618      	mov	r0, r3
 800651e:	371c      	adds	r7, #28
 8006520:	46bd      	mov	sp, r7
 8006522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006526:	4770      	bx	lr
 8006528:	0800b690 	.word	0x0800b690
 800652c:	08009490 	.word	0x08009490

08006530 <mbedtls_internal_aes_encrypt>:
 */
#if !defined(MBEDTLS_AES_ENCRYPT_ALT)
int mbedtls_internal_aes_encrypt( mbedtls_aes_context *ctx,
                                  const unsigned char input[16],
                                  unsigned char output[16] )
{
 8006530:	b480      	push	{r7}
 8006532:	b08f      	sub	sp, #60	@ 0x3c
 8006534:	af00      	add	r7, sp, #0
 8006536:	60f8      	str	r0, [r7, #12]
 8006538:	60b9      	str	r1, [r7, #8]
 800653a:	607a      	str	r2, [r7, #4]
    int i;
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	633b      	str	r3, [r7, #48]	@ 0x30

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	781b      	ldrb	r3, [r3, #0]
 8006546:	461a      	mov	r2, r3
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	3301      	adds	r3, #1
 800654c:	781b      	ldrb	r3, [r3, #0]
 800654e:	021b      	lsls	r3, r3, #8
 8006550:	431a      	orrs	r2, r3
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	3302      	adds	r3, #2
 8006556:	781b      	ldrb	r3, [r3, #0]
 8006558:	041b      	lsls	r3, r3, #16
 800655a:	431a      	orrs	r2, r3
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	3303      	adds	r3, #3
 8006560:	781b      	ldrb	r3, [r3, #0]
 8006562:	061b      	lsls	r3, r3, #24
 8006564:	4313      	orrs	r3, r2
 8006566:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800656a:	1d1a      	adds	r2, r3, #4
 800656c:	633a      	str	r2, [r7, #48]	@ 0x30
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006572:	4053      	eors	r3, r2
 8006574:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	3304      	adds	r3, #4
 800657a:	781b      	ldrb	r3, [r3, #0]
 800657c:	461a      	mov	r2, r3
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	3305      	adds	r3, #5
 8006582:	781b      	ldrb	r3, [r3, #0]
 8006584:	021b      	lsls	r3, r3, #8
 8006586:	431a      	orrs	r2, r3
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	3306      	adds	r3, #6
 800658c:	781b      	ldrb	r3, [r3, #0]
 800658e:	041b      	lsls	r3, r3, #16
 8006590:	431a      	orrs	r2, r3
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	3307      	adds	r3, #7
 8006596:	781b      	ldrb	r3, [r3, #0]
 8006598:	061b      	lsls	r3, r3, #24
 800659a:	4313      	orrs	r3, r2
 800659c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800659e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065a0:	1d1a      	adds	r2, r3, #4
 80065a2:	633a      	str	r2, [r7, #48]	@ 0x30
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80065a8:	4053      	eors	r3, r2
 80065aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	3308      	adds	r3, #8
 80065b0:	781b      	ldrb	r3, [r3, #0]
 80065b2:	461a      	mov	r2, r3
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	3309      	adds	r3, #9
 80065b8:	781b      	ldrb	r3, [r3, #0]
 80065ba:	021b      	lsls	r3, r3, #8
 80065bc:	431a      	orrs	r2, r3
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	330a      	adds	r3, #10
 80065c2:	781b      	ldrb	r3, [r3, #0]
 80065c4:	041b      	lsls	r3, r3, #16
 80065c6:	431a      	orrs	r2, r3
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	330b      	adds	r3, #11
 80065cc:	781b      	ldrb	r3, [r3, #0]
 80065ce:	061b      	lsls	r3, r3, #24
 80065d0:	4313      	orrs	r3, r2
 80065d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80065d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065d6:	1d1a      	adds	r2, r3, #4
 80065d8:	633a      	str	r2, [r7, #48]	@ 0x30
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065de:	4053      	eors	r3, r2
 80065e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	330c      	adds	r3, #12
 80065e6:	781b      	ldrb	r3, [r3, #0]
 80065e8:	461a      	mov	r2, r3
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	330d      	adds	r3, #13
 80065ee:	781b      	ldrb	r3, [r3, #0]
 80065f0:	021b      	lsls	r3, r3, #8
 80065f2:	431a      	orrs	r2, r3
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	330e      	adds	r3, #14
 80065f8:	781b      	ldrb	r3, [r3, #0]
 80065fa:	041b      	lsls	r3, r3, #16
 80065fc:	431a      	orrs	r2, r3
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	330f      	adds	r3, #15
 8006602:	781b      	ldrb	r3, [r3, #0]
 8006604:	061b      	lsls	r3, r3, #24
 8006606:	4313      	orrs	r3, r2
 8006608:	623b      	str	r3, [r7, #32]
 800660a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800660c:	1d1a      	adds	r2, r3, #4
 800660e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	6a3a      	ldr	r2, [r7, #32]
 8006614:	4053      	eors	r3, r2
 8006616:	623b      	str	r3, [r7, #32]

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	105b      	asrs	r3, r3, #1
 800661e:	3b01      	subs	r3, #1
 8006620:	637b      	str	r3, [r7, #52]	@ 0x34
 8006622:	e0fa      	b.n	800681a <mbedtls_internal_aes_encrypt+0x2ea>
    {
        AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 8006624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006626:	1d1a      	adds	r2, r3, #4
 8006628:	633a      	str	r2, [r7, #48]	@ 0x30
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800662e:	b2db      	uxtb	r3, r3
 8006630:	49ab      	ldr	r1, [pc, #684]	@ (80068e0 <mbedtls_internal_aes_encrypt+0x3b0>)
 8006632:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006636:	405a      	eors	r2, r3
 8006638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800663a:	0a1b      	lsrs	r3, r3, #8
 800663c:	b2db      	uxtb	r3, r3
 800663e:	49a9      	ldr	r1, [pc, #676]	@ (80068e4 <mbedtls_internal_aes_encrypt+0x3b4>)
 8006640:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006644:	405a      	eors	r2, r3
 8006646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006648:	0c1b      	lsrs	r3, r3, #16
 800664a:	b2db      	uxtb	r3, r3
 800664c:	49a6      	ldr	r1, [pc, #664]	@ (80068e8 <mbedtls_internal_aes_encrypt+0x3b8>)
 800664e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006652:	405a      	eors	r2, r3
 8006654:	6a3b      	ldr	r3, [r7, #32]
 8006656:	0e1b      	lsrs	r3, r3, #24
 8006658:	49a4      	ldr	r1, [pc, #656]	@ (80068ec <mbedtls_internal_aes_encrypt+0x3bc>)
 800665a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800665e:	4053      	eors	r3, r2
 8006660:	61fb      	str	r3, [r7, #28]
 8006662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006664:	1d1a      	adds	r2, r3, #4
 8006666:	633a      	str	r2, [r7, #48]	@ 0x30
 8006668:	681a      	ldr	r2, [r3, #0]
 800666a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800666c:	b2db      	uxtb	r3, r3
 800666e:	499c      	ldr	r1, [pc, #624]	@ (80068e0 <mbedtls_internal_aes_encrypt+0x3b0>)
 8006670:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006674:	405a      	eors	r2, r3
 8006676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006678:	0a1b      	lsrs	r3, r3, #8
 800667a:	b2db      	uxtb	r3, r3
 800667c:	4999      	ldr	r1, [pc, #612]	@ (80068e4 <mbedtls_internal_aes_encrypt+0x3b4>)
 800667e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006682:	405a      	eors	r2, r3
 8006684:	6a3b      	ldr	r3, [r7, #32]
 8006686:	0c1b      	lsrs	r3, r3, #16
 8006688:	b2db      	uxtb	r3, r3
 800668a:	4997      	ldr	r1, [pc, #604]	@ (80068e8 <mbedtls_internal_aes_encrypt+0x3b8>)
 800668c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006690:	405a      	eors	r2, r3
 8006692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006694:	0e1b      	lsrs	r3, r3, #24
 8006696:	4995      	ldr	r1, [pc, #596]	@ (80068ec <mbedtls_internal_aes_encrypt+0x3bc>)
 8006698:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800669c:	4053      	eors	r3, r2
 800669e:	61bb      	str	r3, [r7, #24]
 80066a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066a2:	1d1a      	adds	r2, r3, #4
 80066a4:	633a      	str	r2, [r7, #48]	@ 0x30
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066aa:	b2db      	uxtb	r3, r3
 80066ac:	498c      	ldr	r1, [pc, #560]	@ (80068e0 <mbedtls_internal_aes_encrypt+0x3b0>)
 80066ae:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80066b2:	405a      	eors	r2, r3
 80066b4:	6a3b      	ldr	r3, [r7, #32]
 80066b6:	0a1b      	lsrs	r3, r3, #8
 80066b8:	b2db      	uxtb	r3, r3
 80066ba:	498a      	ldr	r1, [pc, #552]	@ (80068e4 <mbedtls_internal_aes_encrypt+0x3b4>)
 80066bc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80066c0:	405a      	eors	r2, r3
 80066c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066c4:	0c1b      	lsrs	r3, r3, #16
 80066c6:	b2db      	uxtb	r3, r3
 80066c8:	4987      	ldr	r1, [pc, #540]	@ (80068e8 <mbedtls_internal_aes_encrypt+0x3b8>)
 80066ca:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80066ce:	405a      	eors	r2, r3
 80066d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066d2:	0e1b      	lsrs	r3, r3, #24
 80066d4:	4985      	ldr	r1, [pc, #532]	@ (80068ec <mbedtls_internal_aes_encrypt+0x3bc>)
 80066d6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80066da:	4053      	eors	r3, r2
 80066dc:	617b      	str	r3, [r7, #20]
 80066de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066e0:	1d1a      	adds	r2, r3, #4
 80066e2:	633a      	str	r2, [r7, #48]	@ 0x30
 80066e4:	681a      	ldr	r2, [r3, #0]
 80066e6:	6a3b      	ldr	r3, [r7, #32]
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	497d      	ldr	r1, [pc, #500]	@ (80068e0 <mbedtls_internal_aes_encrypt+0x3b0>)
 80066ec:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80066f0:	405a      	eors	r2, r3
 80066f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066f4:	0a1b      	lsrs	r3, r3, #8
 80066f6:	b2db      	uxtb	r3, r3
 80066f8:	497a      	ldr	r1, [pc, #488]	@ (80068e4 <mbedtls_internal_aes_encrypt+0x3b4>)
 80066fa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80066fe:	405a      	eors	r2, r3
 8006700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006702:	0c1b      	lsrs	r3, r3, #16
 8006704:	b2db      	uxtb	r3, r3
 8006706:	4978      	ldr	r1, [pc, #480]	@ (80068e8 <mbedtls_internal_aes_encrypt+0x3b8>)
 8006708:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800670c:	405a      	eors	r2, r3
 800670e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006710:	0e1b      	lsrs	r3, r3, #24
 8006712:	4976      	ldr	r1, [pc, #472]	@ (80068ec <mbedtls_internal_aes_encrypt+0x3bc>)
 8006714:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006718:	4053      	eors	r3, r2
 800671a:	613b      	str	r3, [r7, #16]
        AES_FROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
 800671c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800671e:	1d1a      	adds	r2, r3, #4
 8006720:	633a      	str	r2, [r7, #48]	@ 0x30
 8006722:	681a      	ldr	r2, [r3, #0]
 8006724:	69fb      	ldr	r3, [r7, #28]
 8006726:	b2db      	uxtb	r3, r3
 8006728:	496d      	ldr	r1, [pc, #436]	@ (80068e0 <mbedtls_internal_aes_encrypt+0x3b0>)
 800672a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800672e:	405a      	eors	r2, r3
 8006730:	69bb      	ldr	r3, [r7, #24]
 8006732:	0a1b      	lsrs	r3, r3, #8
 8006734:	b2db      	uxtb	r3, r3
 8006736:	496b      	ldr	r1, [pc, #428]	@ (80068e4 <mbedtls_internal_aes_encrypt+0x3b4>)
 8006738:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800673c:	405a      	eors	r2, r3
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	0c1b      	lsrs	r3, r3, #16
 8006742:	b2db      	uxtb	r3, r3
 8006744:	4968      	ldr	r1, [pc, #416]	@ (80068e8 <mbedtls_internal_aes_encrypt+0x3b8>)
 8006746:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800674a:	405a      	eors	r2, r3
 800674c:	693b      	ldr	r3, [r7, #16]
 800674e:	0e1b      	lsrs	r3, r3, #24
 8006750:	4966      	ldr	r1, [pc, #408]	@ (80068ec <mbedtls_internal_aes_encrypt+0x3bc>)
 8006752:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006756:	4053      	eors	r3, r2
 8006758:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800675a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800675c:	1d1a      	adds	r2, r3, #4
 800675e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006760:	681a      	ldr	r2, [r3, #0]
 8006762:	69bb      	ldr	r3, [r7, #24]
 8006764:	b2db      	uxtb	r3, r3
 8006766:	495e      	ldr	r1, [pc, #376]	@ (80068e0 <mbedtls_internal_aes_encrypt+0x3b0>)
 8006768:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800676c:	405a      	eors	r2, r3
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	0a1b      	lsrs	r3, r3, #8
 8006772:	b2db      	uxtb	r3, r3
 8006774:	495b      	ldr	r1, [pc, #364]	@ (80068e4 <mbedtls_internal_aes_encrypt+0x3b4>)
 8006776:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800677a:	405a      	eors	r2, r3
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	0c1b      	lsrs	r3, r3, #16
 8006780:	b2db      	uxtb	r3, r3
 8006782:	4959      	ldr	r1, [pc, #356]	@ (80068e8 <mbedtls_internal_aes_encrypt+0x3b8>)
 8006784:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006788:	405a      	eors	r2, r3
 800678a:	69fb      	ldr	r3, [r7, #28]
 800678c:	0e1b      	lsrs	r3, r3, #24
 800678e:	4957      	ldr	r1, [pc, #348]	@ (80068ec <mbedtls_internal_aes_encrypt+0x3bc>)
 8006790:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006794:	4053      	eors	r3, r2
 8006796:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800679a:	1d1a      	adds	r2, r3, #4
 800679c:	633a      	str	r2, [r7, #48]	@ 0x30
 800679e:	681a      	ldr	r2, [r3, #0]
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	b2db      	uxtb	r3, r3
 80067a4:	494e      	ldr	r1, [pc, #312]	@ (80068e0 <mbedtls_internal_aes_encrypt+0x3b0>)
 80067a6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80067aa:	405a      	eors	r2, r3
 80067ac:	693b      	ldr	r3, [r7, #16]
 80067ae:	0a1b      	lsrs	r3, r3, #8
 80067b0:	b2db      	uxtb	r3, r3
 80067b2:	494c      	ldr	r1, [pc, #304]	@ (80068e4 <mbedtls_internal_aes_encrypt+0x3b4>)
 80067b4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80067b8:	405a      	eors	r2, r3
 80067ba:	69fb      	ldr	r3, [r7, #28]
 80067bc:	0c1b      	lsrs	r3, r3, #16
 80067be:	b2db      	uxtb	r3, r3
 80067c0:	4949      	ldr	r1, [pc, #292]	@ (80068e8 <mbedtls_internal_aes_encrypt+0x3b8>)
 80067c2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80067c6:	405a      	eors	r2, r3
 80067c8:	69bb      	ldr	r3, [r7, #24]
 80067ca:	0e1b      	lsrs	r3, r3, #24
 80067cc:	4947      	ldr	r1, [pc, #284]	@ (80068ec <mbedtls_internal_aes_encrypt+0x3bc>)
 80067ce:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80067d2:	4053      	eors	r3, r2
 80067d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80067d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067d8:	1d1a      	adds	r2, r3, #4
 80067da:	633a      	str	r2, [r7, #48]	@ 0x30
 80067dc:	681a      	ldr	r2, [r3, #0]
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	b2db      	uxtb	r3, r3
 80067e2:	493f      	ldr	r1, [pc, #252]	@ (80068e0 <mbedtls_internal_aes_encrypt+0x3b0>)
 80067e4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80067e8:	405a      	eors	r2, r3
 80067ea:	69fb      	ldr	r3, [r7, #28]
 80067ec:	0a1b      	lsrs	r3, r3, #8
 80067ee:	b2db      	uxtb	r3, r3
 80067f0:	493c      	ldr	r1, [pc, #240]	@ (80068e4 <mbedtls_internal_aes_encrypt+0x3b4>)
 80067f2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80067f6:	405a      	eors	r2, r3
 80067f8:	69bb      	ldr	r3, [r7, #24]
 80067fa:	0c1b      	lsrs	r3, r3, #16
 80067fc:	b2db      	uxtb	r3, r3
 80067fe:	493a      	ldr	r1, [pc, #232]	@ (80068e8 <mbedtls_internal_aes_encrypt+0x3b8>)
 8006800:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006804:	405a      	eors	r2, r3
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	0e1b      	lsrs	r3, r3, #24
 800680a:	4938      	ldr	r1, [pc, #224]	@ (80068ec <mbedtls_internal_aes_encrypt+0x3bc>)
 800680c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006810:	4053      	eors	r3, r2
 8006812:	623b      	str	r3, [r7, #32]
    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 8006814:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006816:	3b01      	subs	r3, #1
 8006818:	637b      	str	r3, [r7, #52]	@ 0x34
 800681a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800681c:	2b00      	cmp	r3, #0
 800681e:	f73f af01 	bgt.w	8006624 <mbedtls_internal_aes_encrypt+0xf4>
    }

    AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 8006822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006824:	1d1a      	adds	r2, r3, #4
 8006826:	633a      	str	r2, [r7, #48]	@ 0x30
 8006828:	681a      	ldr	r2, [r3, #0]
 800682a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800682c:	b2db      	uxtb	r3, r3
 800682e:	492c      	ldr	r1, [pc, #176]	@ (80068e0 <mbedtls_internal_aes_encrypt+0x3b0>)
 8006830:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006834:	405a      	eors	r2, r3
 8006836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006838:	0a1b      	lsrs	r3, r3, #8
 800683a:	b2db      	uxtb	r3, r3
 800683c:	4929      	ldr	r1, [pc, #164]	@ (80068e4 <mbedtls_internal_aes_encrypt+0x3b4>)
 800683e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006842:	405a      	eors	r2, r3
 8006844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006846:	0c1b      	lsrs	r3, r3, #16
 8006848:	b2db      	uxtb	r3, r3
 800684a:	4927      	ldr	r1, [pc, #156]	@ (80068e8 <mbedtls_internal_aes_encrypt+0x3b8>)
 800684c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006850:	405a      	eors	r2, r3
 8006852:	6a3b      	ldr	r3, [r7, #32]
 8006854:	0e1b      	lsrs	r3, r3, #24
 8006856:	4925      	ldr	r1, [pc, #148]	@ (80068ec <mbedtls_internal_aes_encrypt+0x3bc>)
 8006858:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800685c:	4053      	eors	r3, r2
 800685e:	61fb      	str	r3, [r7, #28]
 8006860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006862:	1d1a      	adds	r2, r3, #4
 8006864:	633a      	str	r2, [r7, #48]	@ 0x30
 8006866:	681a      	ldr	r2, [r3, #0]
 8006868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800686a:	b2db      	uxtb	r3, r3
 800686c:	491c      	ldr	r1, [pc, #112]	@ (80068e0 <mbedtls_internal_aes_encrypt+0x3b0>)
 800686e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006872:	405a      	eors	r2, r3
 8006874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006876:	0a1b      	lsrs	r3, r3, #8
 8006878:	b2db      	uxtb	r3, r3
 800687a:	491a      	ldr	r1, [pc, #104]	@ (80068e4 <mbedtls_internal_aes_encrypt+0x3b4>)
 800687c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006880:	405a      	eors	r2, r3
 8006882:	6a3b      	ldr	r3, [r7, #32]
 8006884:	0c1b      	lsrs	r3, r3, #16
 8006886:	b2db      	uxtb	r3, r3
 8006888:	4917      	ldr	r1, [pc, #92]	@ (80068e8 <mbedtls_internal_aes_encrypt+0x3b8>)
 800688a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800688e:	405a      	eors	r2, r3
 8006890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006892:	0e1b      	lsrs	r3, r3, #24
 8006894:	4915      	ldr	r1, [pc, #84]	@ (80068ec <mbedtls_internal_aes_encrypt+0x3bc>)
 8006896:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800689a:	4053      	eors	r3, r2
 800689c:	61bb      	str	r3, [r7, #24]
 800689e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a0:	1d1a      	adds	r2, r3, #4
 80068a2:	633a      	str	r2, [r7, #48]	@ 0x30
 80068a4:	681a      	ldr	r2, [r3, #0]
 80068a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a8:	b2db      	uxtb	r3, r3
 80068aa:	490d      	ldr	r1, [pc, #52]	@ (80068e0 <mbedtls_internal_aes_encrypt+0x3b0>)
 80068ac:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80068b0:	405a      	eors	r2, r3
 80068b2:	6a3b      	ldr	r3, [r7, #32]
 80068b4:	0a1b      	lsrs	r3, r3, #8
 80068b6:	b2db      	uxtb	r3, r3
 80068b8:	490a      	ldr	r1, [pc, #40]	@ (80068e4 <mbedtls_internal_aes_encrypt+0x3b4>)
 80068ba:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80068be:	405a      	eors	r2, r3
 80068c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068c2:	0c1b      	lsrs	r3, r3, #16
 80068c4:	b2db      	uxtb	r3, r3
 80068c6:	4908      	ldr	r1, [pc, #32]	@ (80068e8 <mbedtls_internal_aes_encrypt+0x3b8>)
 80068c8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80068cc:	405a      	eors	r2, r3
 80068ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068d0:	0e1b      	lsrs	r3, r3, #24
 80068d2:	4906      	ldr	r1, [pc, #24]	@ (80068ec <mbedtls_internal_aes_encrypt+0x3bc>)
 80068d4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80068d8:	4053      	eors	r3, r2
 80068da:	617b      	str	r3, [r7, #20]
 80068dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068de:	e007      	b.n	80068f0 <mbedtls_internal_aes_encrypt+0x3c0>
 80068e0:	08009590 	.word	0x08009590
 80068e4:	08009990 	.word	0x08009990
 80068e8:	08009d90 	.word	0x08009d90
 80068ec:	0800a190 	.word	0x0800a190
 80068f0:	1d1a      	adds	r2, r3, #4
 80068f2:	633a      	str	r2, [r7, #48]	@ 0x30
 80068f4:	681a      	ldr	r2, [r3, #0]
 80068f6:	6a3b      	ldr	r3, [r7, #32]
 80068f8:	b2db      	uxtb	r3, r3
 80068fa:	4979      	ldr	r1, [pc, #484]	@ (8006ae0 <mbedtls_internal_aes_encrypt+0x5b0>)
 80068fc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006900:	405a      	eors	r2, r3
 8006902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006904:	0a1b      	lsrs	r3, r3, #8
 8006906:	b2db      	uxtb	r3, r3
 8006908:	4976      	ldr	r1, [pc, #472]	@ (8006ae4 <mbedtls_internal_aes_encrypt+0x5b4>)
 800690a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800690e:	405a      	eors	r2, r3
 8006910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006912:	0c1b      	lsrs	r3, r3, #16
 8006914:	b2db      	uxtb	r3, r3
 8006916:	4974      	ldr	r1, [pc, #464]	@ (8006ae8 <mbedtls_internal_aes_encrypt+0x5b8>)
 8006918:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800691c:	405a      	eors	r2, r3
 800691e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006920:	0e1b      	lsrs	r3, r3, #24
 8006922:	4972      	ldr	r1, [pc, #456]	@ (8006aec <mbedtls_internal_aes_encrypt+0x5bc>)
 8006924:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006928:	4053      	eors	r3, r2
 800692a:	613b      	str	r3, [r7, #16]

    X0 = *RK++ ^ \
 800692c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800692e:	1d1a      	adds	r2, r3, #4
 8006930:	633a      	str	r2, [r7, #48]	@ 0x30
 8006932:	681b      	ldr	r3, [r3, #0]
            ( (uint32_t) FSb[ ( Y0       ) & 0xFF ]       ) ^
 8006934:	69fa      	ldr	r2, [r7, #28]
 8006936:	b2d2      	uxtb	r2, r2
 8006938:	496d      	ldr	r1, [pc, #436]	@ (8006af0 <mbedtls_internal_aes_encrypt+0x5c0>)
 800693a:	5c8a      	ldrb	r2, [r1, r2]
    X0 = *RK++ ^ \
 800693c:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
 800693e:	69bb      	ldr	r3, [r7, #24]
 8006940:	0a1b      	lsrs	r3, r3, #8
 8006942:	b2db      	uxtb	r3, r3
 8006944:	496a      	ldr	r1, [pc, #424]	@ (8006af0 <mbedtls_internal_aes_encrypt+0x5c0>)
 8006946:	5ccb      	ldrb	r3, [r1, r3]
 8006948:	021b      	lsls	r3, r3, #8
            ( (uint32_t) FSb[ ( Y0       ) & 0xFF ]       ) ^
 800694a:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	0c1b      	lsrs	r3, r3, #16
 8006950:	b2db      	uxtb	r3, r3
 8006952:	4967      	ldr	r1, [pc, #412]	@ (8006af0 <mbedtls_internal_aes_encrypt+0x5c0>)
 8006954:	5ccb      	ldrb	r3, [r1, r3]
 8006956:	041b      	lsls	r3, r3, #16
            ( (uint32_t) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
 8006958:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );
 800695a:	693b      	ldr	r3, [r7, #16]
 800695c:	0e1b      	lsrs	r3, r3, #24
 800695e:	4964      	ldr	r1, [pc, #400]	@ (8006af0 <mbedtls_internal_aes_encrypt+0x5c0>)
 8006960:	5ccb      	ldrb	r3, [r1, r3]
 8006962:	061b      	lsls	r3, r3, #24
    X0 = *RK++ ^ \
 8006964:	4053      	eors	r3, r2
 8006966:	62fb      	str	r3, [r7, #44]	@ 0x2c

    X1 = *RK++ ^ \
 8006968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800696a:	1d1a      	adds	r2, r3, #4
 800696c:	633a      	str	r2, [r7, #48]	@ 0x30
 800696e:	681b      	ldr	r3, [r3, #0]
            ( (uint32_t) FSb[ ( Y1       ) & 0xFF ]       ) ^
 8006970:	69ba      	ldr	r2, [r7, #24]
 8006972:	b2d2      	uxtb	r2, r2
 8006974:	495e      	ldr	r1, [pc, #376]	@ (8006af0 <mbedtls_internal_aes_encrypt+0x5c0>)
 8006976:	5c8a      	ldrb	r2, [r1, r2]
    X1 = *RK++ ^ \
 8006978:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	0a1b      	lsrs	r3, r3, #8
 800697e:	b2db      	uxtb	r3, r3
 8006980:	495b      	ldr	r1, [pc, #364]	@ (8006af0 <mbedtls_internal_aes_encrypt+0x5c0>)
 8006982:	5ccb      	ldrb	r3, [r1, r3]
 8006984:	021b      	lsls	r3, r3, #8
            ( (uint32_t) FSb[ ( Y1       ) & 0xFF ]       ) ^
 8006986:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	0c1b      	lsrs	r3, r3, #16
 800698c:	b2db      	uxtb	r3, r3
 800698e:	4958      	ldr	r1, [pc, #352]	@ (8006af0 <mbedtls_internal_aes_encrypt+0x5c0>)
 8006990:	5ccb      	ldrb	r3, [r1, r3]
 8006992:	041b      	lsls	r3, r3, #16
            ( (uint32_t) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
 8006994:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );
 8006996:	69fb      	ldr	r3, [r7, #28]
 8006998:	0e1b      	lsrs	r3, r3, #24
 800699a:	4955      	ldr	r1, [pc, #340]	@ (8006af0 <mbedtls_internal_aes_encrypt+0x5c0>)
 800699c:	5ccb      	ldrb	r3, [r1, r3]
 800699e:	061b      	lsls	r3, r3, #24
    X1 = *RK++ ^ \
 80069a0:	4053      	eors	r3, r2
 80069a2:	62bb      	str	r3, [r7, #40]	@ 0x28

    X2 = *RK++ ^ \
 80069a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069a6:	1d1a      	adds	r2, r3, #4
 80069a8:	633a      	str	r2, [r7, #48]	@ 0x30
 80069aa:	681b      	ldr	r3, [r3, #0]
            ( (uint32_t) FSb[ ( Y2       ) & 0xFF ]       ) ^
 80069ac:	697a      	ldr	r2, [r7, #20]
 80069ae:	b2d2      	uxtb	r2, r2
 80069b0:	494f      	ldr	r1, [pc, #316]	@ (8006af0 <mbedtls_internal_aes_encrypt+0x5c0>)
 80069b2:	5c8a      	ldrb	r2, [r1, r2]
    X2 = *RK++ ^ \
 80069b4:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	0a1b      	lsrs	r3, r3, #8
 80069ba:	b2db      	uxtb	r3, r3
 80069bc:	494c      	ldr	r1, [pc, #304]	@ (8006af0 <mbedtls_internal_aes_encrypt+0x5c0>)
 80069be:	5ccb      	ldrb	r3, [r1, r3]
 80069c0:	021b      	lsls	r3, r3, #8
            ( (uint32_t) FSb[ ( Y2       ) & 0xFF ]       ) ^
 80069c2:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
 80069c4:	69fb      	ldr	r3, [r7, #28]
 80069c6:	0c1b      	lsrs	r3, r3, #16
 80069c8:	b2db      	uxtb	r3, r3
 80069ca:	4949      	ldr	r1, [pc, #292]	@ (8006af0 <mbedtls_internal_aes_encrypt+0x5c0>)
 80069cc:	5ccb      	ldrb	r3, [r1, r3]
 80069ce:	041b      	lsls	r3, r3, #16
            ( (uint32_t) FSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
 80069d0:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );
 80069d2:	69bb      	ldr	r3, [r7, #24]
 80069d4:	0e1b      	lsrs	r3, r3, #24
 80069d6:	4946      	ldr	r1, [pc, #280]	@ (8006af0 <mbedtls_internal_aes_encrypt+0x5c0>)
 80069d8:	5ccb      	ldrb	r3, [r1, r3]
 80069da:	061b      	lsls	r3, r3, #24
    X2 = *RK++ ^ \
 80069dc:	4053      	eors	r3, r2
 80069de:	627b      	str	r3, [r7, #36]	@ 0x24

    X3 = *RK++ ^ \
 80069e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069e2:	1d1a      	adds	r2, r3, #4
 80069e4:	633a      	str	r2, [r7, #48]	@ 0x30
 80069e6:	681b      	ldr	r3, [r3, #0]
            ( (uint32_t) FSb[ ( Y3       ) & 0xFF ]       ) ^
 80069e8:	693a      	ldr	r2, [r7, #16]
 80069ea:	b2d2      	uxtb	r2, r2
 80069ec:	4940      	ldr	r1, [pc, #256]	@ (8006af0 <mbedtls_internal_aes_encrypt+0x5c0>)
 80069ee:	5c8a      	ldrb	r2, [r1, r2]
    X3 = *RK++ ^ \
 80069f0:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
 80069f2:	69fb      	ldr	r3, [r7, #28]
 80069f4:	0a1b      	lsrs	r3, r3, #8
 80069f6:	b2db      	uxtb	r3, r3
 80069f8:	493d      	ldr	r1, [pc, #244]	@ (8006af0 <mbedtls_internal_aes_encrypt+0x5c0>)
 80069fa:	5ccb      	ldrb	r3, [r1, r3]
 80069fc:	021b      	lsls	r3, r3, #8
            ( (uint32_t) FSb[ ( Y3       ) & 0xFF ]       ) ^
 80069fe:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
 8006a00:	69bb      	ldr	r3, [r7, #24]
 8006a02:	0c1b      	lsrs	r3, r3, #16
 8006a04:	b2db      	uxtb	r3, r3
 8006a06:	493a      	ldr	r1, [pc, #232]	@ (8006af0 <mbedtls_internal_aes_encrypt+0x5c0>)
 8006a08:	5ccb      	ldrb	r3, [r1, r3]
 8006a0a:	041b      	lsls	r3, r3, #16
            ( (uint32_t) FSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
 8006a0c:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	0e1b      	lsrs	r3, r3, #24
 8006a12:	4937      	ldr	r1, [pc, #220]	@ (8006af0 <mbedtls_internal_aes_encrypt+0x5c0>)
 8006a14:	5ccb      	ldrb	r3, [r1, r3]
 8006a16:	061b      	lsls	r3, r3, #24
    X3 = *RK++ ^ \
 8006a18:	4053      	eors	r3, r2
 8006a1a:	623b      	str	r3, [r7, #32]

    PUT_UINT32_LE( X0, output,  0 );
 8006a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a1e:	b2da      	uxtb	r2, r3
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	701a      	strb	r2, [r3, #0]
 8006a24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a26:	0a1a      	lsrs	r2, r3, #8
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	3301      	adds	r3, #1
 8006a2c:	b2d2      	uxtb	r2, r2
 8006a2e:	701a      	strb	r2, [r3, #0]
 8006a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a32:	0c1a      	lsrs	r2, r3, #16
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	3302      	adds	r3, #2
 8006a38:	b2d2      	uxtb	r2, r2
 8006a3a:	701a      	strb	r2, [r3, #0]
 8006a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a3e:	0e1a      	lsrs	r2, r3, #24
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	3303      	adds	r3, #3
 8006a44:	b2d2      	uxtb	r2, r2
 8006a46:	701a      	strb	r2, [r3, #0]
    PUT_UINT32_LE( X1, output,  4 );
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	3304      	adds	r3, #4
 8006a4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006a4e:	b2d2      	uxtb	r2, r2
 8006a50:	701a      	strb	r2, [r3, #0]
 8006a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a54:	0a1a      	lsrs	r2, r3, #8
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	3305      	adds	r3, #5
 8006a5a:	b2d2      	uxtb	r2, r2
 8006a5c:	701a      	strb	r2, [r3, #0]
 8006a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a60:	0c1a      	lsrs	r2, r3, #16
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	3306      	adds	r3, #6
 8006a66:	b2d2      	uxtb	r2, r2
 8006a68:	701a      	strb	r2, [r3, #0]
 8006a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a6c:	0e1a      	lsrs	r2, r3, #24
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	3307      	adds	r3, #7
 8006a72:	b2d2      	uxtb	r2, r2
 8006a74:	701a      	strb	r2, [r3, #0]
    PUT_UINT32_LE( X2, output,  8 );
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	3308      	adds	r3, #8
 8006a7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a7c:	b2d2      	uxtb	r2, r2
 8006a7e:	701a      	strb	r2, [r3, #0]
 8006a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a82:	0a1a      	lsrs	r2, r3, #8
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	3309      	adds	r3, #9
 8006a88:	b2d2      	uxtb	r2, r2
 8006a8a:	701a      	strb	r2, [r3, #0]
 8006a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a8e:	0c1a      	lsrs	r2, r3, #16
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	330a      	adds	r3, #10
 8006a94:	b2d2      	uxtb	r2, r2
 8006a96:	701a      	strb	r2, [r3, #0]
 8006a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a9a:	0e1a      	lsrs	r2, r3, #24
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	330b      	adds	r3, #11
 8006aa0:	b2d2      	uxtb	r2, r2
 8006aa2:	701a      	strb	r2, [r3, #0]
    PUT_UINT32_LE( X3, output, 12 );
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	330c      	adds	r3, #12
 8006aa8:	6a3a      	ldr	r2, [r7, #32]
 8006aaa:	b2d2      	uxtb	r2, r2
 8006aac:	701a      	strb	r2, [r3, #0]
 8006aae:	6a3b      	ldr	r3, [r7, #32]
 8006ab0:	0a1a      	lsrs	r2, r3, #8
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	330d      	adds	r3, #13
 8006ab6:	b2d2      	uxtb	r2, r2
 8006ab8:	701a      	strb	r2, [r3, #0]
 8006aba:	6a3b      	ldr	r3, [r7, #32]
 8006abc:	0c1a      	lsrs	r2, r3, #16
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	330e      	adds	r3, #14
 8006ac2:	b2d2      	uxtb	r2, r2
 8006ac4:	701a      	strb	r2, [r3, #0]
 8006ac6:	6a3b      	ldr	r3, [r7, #32]
 8006ac8:	0e1a      	lsrs	r2, r3, #24
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	330f      	adds	r3, #15
 8006ace:	b2d2      	uxtb	r2, r2
 8006ad0:	701a      	strb	r2, [r3, #0]

    return( 0 );
 8006ad2:	2300      	movs	r3, #0
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	373c      	adds	r7, #60	@ 0x3c
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ade:	4770      	bx	lr
 8006ae0:	08009590 	.word	0x08009590
 8006ae4:	08009990 	.word	0x08009990
 8006ae8:	08009d90 	.word	0x08009d90
 8006aec:	0800a190 	.word	0x0800a190
 8006af0:	08009490 	.word	0x08009490

08006af4 <mbedtls_internal_aes_decrypt>:
 */
#if !defined(MBEDTLS_AES_DECRYPT_ALT)
int mbedtls_internal_aes_decrypt( mbedtls_aes_context *ctx,
                                  const unsigned char input[16],
                                  unsigned char output[16] )
{
 8006af4:	b480      	push	{r7}
 8006af6:	b08f      	sub	sp, #60	@ 0x3c
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	60f8      	str	r0, [r7, #12]
 8006afc:	60b9      	str	r1, [r7, #8]
 8006afe:	607a      	str	r2, [r7, #4]
    int i;
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	633b      	str	r3, [r7, #48]	@ 0x30

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	781b      	ldrb	r3, [r3, #0]
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	3301      	adds	r3, #1
 8006b10:	781b      	ldrb	r3, [r3, #0]
 8006b12:	021b      	lsls	r3, r3, #8
 8006b14:	431a      	orrs	r2, r3
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	3302      	adds	r3, #2
 8006b1a:	781b      	ldrb	r3, [r3, #0]
 8006b1c:	041b      	lsls	r3, r3, #16
 8006b1e:	431a      	orrs	r2, r3
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	3303      	adds	r3, #3
 8006b24:	781b      	ldrb	r3, [r3, #0]
 8006b26:	061b      	lsls	r3, r3, #24
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b2e:	1d1a      	adds	r2, r3, #4
 8006b30:	633a      	str	r2, [r7, #48]	@ 0x30
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b36:	4053      	eors	r3, r2
 8006b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	3304      	adds	r3, #4
 8006b3e:	781b      	ldrb	r3, [r3, #0]
 8006b40:	461a      	mov	r2, r3
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	3305      	adds	r3, #5
 8006b46:	781b      	ldrb	r3, [r3, #0]
 8006b48:	021b      	lsls	r3, r3, #8
 8006b4a:	431a      	orrs	r2, r3
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	3306      	adds	r3, #6
 8006b50:	781b      	ldrb	r3, [r3, #0]
 8006b52:	041b      	lsls	r3, r3, #16
 8006b54:	431a      	orrs	r2, r3
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	3307      	adds	r3, #7
 8006b5a:	781b      	ldrb	r3, [r3, #0]
 8006b5c:	061b      	lsls	r3, r3, #24
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b64:	1d1a      	adds	r2, r3, #4
 8006b66:	633a      	str	r2, [r7, #48]	@ 0x30
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b6c:	4053      	eors	r3, r2
 8006b6e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	3308      	adds	r3, #8
 8006b74:	781b      	ldrb	r3, [r3, #0]
 8006b76:	461a      	mov	r2, r3
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	3309      	adds	r3, #9
 8006b7c:	781b      	ldrb	r3, [r3, #0]
 8006b7e:	021b      	lsls	r3, r3, #8
 8006b80:	431a      	orrs	r2, r3
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	330a      	adds	r3, #10
 8006b86:	781b      	ldrb	r3, [r3, #0]
 8006b88:	041b      	lsls	r3, r3, #16
 8006b8a:	431a      	orrs	r2, r3
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	330b      	adds	r3, #11
 8006b90:	781b      	ldrb	r3, [r3, #0]
 8006b92:	061b      	lsls	r3, r3, #24
 8006b94:	4313      	orrs	r3, r2
 8006b96:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b9a:	1d1a      	adds	r2, r3, #4
 8006b9c:	633a      	str	r2, [r7, #48]	@ 0x30
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ba2:	4053      	eors	r3, r2
 8006ba4:	627b      	str	r3, [r7, #36]	@ 0x24
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	330c      	adds	r3, #12
 8006baa:	781b      	ldrb	r3, [r3, #0]
 8006bac:	461a      	mov	r2, r3
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	330d      	adds	r3, #13
 8006bb2:	781b      	ldrb	r3, [r3, #0]
 8006bb4:	021b      	lsls	r3, r3, #8
 8006bb6:	431a      	orrs	r2, r3
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	330e      	adds	r3, #14
 8006bbc:	781b      	ldrb	r3, [r3, #0]
 8006bbe:	041b      	lsls	r3, r3, #16
 8006bc0:	431a      	orrs	r2, r3
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	330f      	adds	r3, #15
 8006bc6:	781b      	ldrb	r3, [r3, #0]
 8006bc8:	061b      	lsls	r3, r3, #24
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	623b      	str	r3, [r7, #32]
 8006bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bd0:	1d1a      	adds	r2, r3, #4
 8006bd2:	633a      	str	r2, [r7, #48]	@ 0x30
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	6a3a      	ldr	r2, [r7, #32]
 8006bd8:	4053      	eors	r3, r2
 8006bda:	623b      	str	r3, [r7, #32]

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	105b      	asrs	r3, r3, #1
 8006be2:	3b01      	subs	r3, #1
 8006be4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006be6:	e0fa      	b.n	8006dde <mbedtls_internal_aes_decrypt+0x2ea>
    {
        AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 8006be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bea:	1d1a      	adds	r2, r3, #4
 8006bec:	633a      	str	r2, [r7, #48]	@ 0x30
 8006bee:	681a      	ldr	r2, [r3, #0]
 8006bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	49ab      	ldr	r1, [pc, #684]	@ (8006ea4 <mbedtls_internal_aes_decrypt+0x3b0>)
 8006bf6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006bfa:	405a      	eors	r2, r3
 8006bfc:	6a3b      	ldr	r3, [r7, #32]
 8006bfe:	0a1b      	lsrs	r3, r3, #8
 8006c00:	b2db      	uxtb	r3, r3
 8006c02:	49a9      	ldr	r1, [pc, #676]	@ (8006ea8 <mbedtls_internal_aes_decrypt+0x3b4>)
 8006c04:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006c08:	405a      	eors	r2, r3
 8006c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c0c:	0c1b      	lsrs	r3, r3, #16
 8006c0e:	b2db      	uxtb	r3, r3
 8006c10:	49a6      	ldr	r1, [pc, #664]	@ (8006eac <mbedtls_internal_aes_decrypt+0x3b8>)
 8006c12:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006c16:	405a      	eors	r2, r3
 8006c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c1a:	0e1b      	lsrs	r3, r3, #24
 8006c1c:	49a4      	ldr	r1, [pc, #656]	@ (8006eb0 <mbedtls_internal_aes_decrypt+0x3bc>)
 8006c1e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006c22:	4053      	eors	r3, r2
 8006c24:	61fb      	str	r3, [r7, #28]
 8006c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c28:	1d1a      	adds	r2, r3, #4
 8006c2a:	633a      	str	r2, [r7, #48]	@ 0x30
 8006c2c:	681a      	ldr	r2, [r3, #0]
 8006c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c30:	b2db      	uxtb	r3, r3
 8006c32:	499c      	ldr	r1, [pc, #624]	@ (8006ea4 <mbedtls_internal_aes_decrypt+0x3b0>)
 8006c34:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006c38:	405a      	eors	r2, r3
 8006c3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c3c:	0a1b      	lsrs	r3, r3, #8
 8006c3e:	b2db      	uxtb	r3, r3
 8006c40:	4999      	ldr	r1, [pc, #612]	@ (8006ea8 <mbedtls_internal_aes_decrypt+0x3b4>)
 8006c42:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006c46:	405a      	eors	r2, r3
 8006c48:	6a3b      	ldr	r3, [r7, #32]
 8006c4a:	0c1b      	lsrs	r3, r3, #16
 8006c4c:	b2db      	uxtb	r3, r3
 8006c4e:	4997      	ldr	r1, [pc, #604]	@ (8006eac <mbedtls_internal_aes_decrypt+0x3b8>)
 8006c50:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006c54:	405a      	eors	r2, r3
 8006c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c58:	0e1b      	lsrs	r3, r3, #24
 8006c5a:	4995      	ldr	r1, [pc, #596]	@ (8006eb0 <mbedtls_internal_aes_decrypt+0x3bc>)
 8006c5c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006c60:	4053      	eors	r3, r2
 8006c62:	61bb      	str	r3, [r7, #24]
 8006c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c66:	1d1a      	adds	r2, r3, #4
 8006c68:	633a      	str	r2, [r7, #48]	@ 0x30
 8006c6a:	681a      	ldr	r2, [r3, #0]
 8006c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c6e:	b2db      	uxtb	r3, r3
 8006c70:	498c      	ldr	r1, [pc, #560]	@ (8006ea4 <mbedtls_internal_aes_decrypt+0x3b0>)
 8006c72:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006c76:	405a      	eors	r2, r3
 8006c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c7a:	0a1b      	lsrs	r3, r3, #8
 8006c7c:	b2db      	uxtb	r3, r3
 8006c7e:	498a      	ldr	r1, [pc, #552]	@ (8006ea8 <mbedtls_internal_aes_decrypt+0x3b4>)
 8006c80:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006c84:	405a      	eors	r2, r3
 8006c86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c88:	0c1b      	lsrs	r3, r3, #16
 8006c8a:	b2db      	uxtb	r3, r3
 8006c8c:	4987      	ldr	r1, [pc, #540]	@ (8006eac <mbedtls_internal_aes_decrypt+0x3b8>)
 8006c8e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006c92:	405a      	eors	r2, r3
 8006c94:	6a3b      	ldr	r3, [r7, #32]
 8006c96:	0e1b      	lsrs	r3, r3, #24
 8006c98:	4985      	ldr	r1, [pc, #532]	@ (8006eb0 <mbedtls_internal_aes_decrypt+0x3bc>)
 8006c9a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006c9e:	4053      	eors	r3, r2
 8006ca0:	617b      	str	r3, [r7, #20]
 8006ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ca4:	1d1a      	adds	r2, r3, #4
 8006ca6:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ca8:	681a      	ldr	r2, [r3, #0]
 8006caa:	6a3b      	ldr	r3, [r7, #32]
 8006cac:	b2db      	uxtb	r3, r3
 8006cae:	497d      	ldr	r1, [pc, #500]	@ (8006ea4 <mbedtls_internal_aes_decrypt+0x3b0>)
 8006cb0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006cb4:	405a      	eors	r2, r3
 8006cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb8:	0a1b      	lsrs	r3, r3, #8
 8006cba:	b2db      	uxtb	r3, r3
 8006cbc:	497a      	ldr	r1, [pc, #488]	@ (8006ea8 <mbedtls_internal_aes_decrypt+0x3b4>)
 8006cbe:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006cc2:	405a      	eors	r2, r3
 8006cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cc6:	0c1b      	lsrs	r3, r3, #16
 8006cc8:	b2db      	uxtb	r3, r3
 8006cca:	4978      	ldr	r1, [pc, #480]	@ (8006eac <mbedtls_internal_aes_decrypt+0x3b8>)
 8006ccc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006cd0:	405a      	eors	r2, r3
 8006cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cd4:	0e1b      	lsrs	r3, r3, #24
 8006cd6:	4976      	ldr	r1, [pc, #472]	@ (8006eb0 <mbedtls_internal_aes_decrypt+0x3bc>)
 8006cd8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006cdc:	4053      	eors	r3, r2
 8006cde:	613b      	str	r3, [r7, #16]
        AES_RROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
 8006ce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ce2:	1d1a      	adds	r2, r3, #4
 8006ce4:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ce6:	681a      	ldr	r2, [r3, #0]
 8006ce8:	69fb      	ldr	r3, [r7, #28]
 8006cea:	b2db      	uxtb	r3, r3
 8006cec:	496d      	ldr	r1, [pc, #436]	@ (8006ea4 <mbedtls_internal_aes_decrypt+0x3b0>)
 8006cee:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006cf2:	405a      	eors	r2, r3
 8006cf4:	693b      	ldr	r3, [r7, #16]
 8006cf6:	0a1b      	lsrs	r3, r3, #8
 8006cf8:	b2db      	uxtb	r3, r3
 8006cfa:	496b      	ldr	r1, [pc, #428]	@ (8006ea8 <mbedtls_internal_aes_decrypt+0x3b4>)
 8006cfc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006d00:	405a      	eors	r2, r3
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	0c1b      	lsrs	r3, r3, #16
 8006d06:	b2db      	uxtb	r3, r3
 8006d08:	4968      	ldr	r1, [pc, #416]	@ (8006eac <mbedtls_internal_aes_decrypt+0x3b8>)
 8006d0a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006d0e:	405a      	eors	r2, r3
 8006d10:	69bb      	ldr	r3, [r7, #24]
 8006d12:	0e1b      	lsrs	r3, r3, #24
 8006d14:	4966      	ldr	r1, [pc, #408]	@ (8006eb0 <mbedtls_internal_aes_decrypt+0x3bc>)
 8006d16:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006d1a:	4053      	eors	r3, r2
 8006d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d20:	1d1a      	adds	r2, r3, #4
 8006d22:	633a      	str	r2, [r7, #48]	@ 0x30
 8006d24:	681a      	ldr	r2, [r3, #0]
 8006d26:	69bb      	ldr	r3, [r7, #24]
 8006d28:	b2db      	uxtb	r3, r3
 8006d2a:	495e      	ldr	r1, [pc, #376]	@ (8006ea4 <mbedtls_internal_aes_decrypt+0x3b0>)
 8006d2c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006d30:	405a      	eors	r2, r3
 8006d32:	69fb      	ldr	r3, [r7, #28]
 8006d34:	0a1b      	lsrs	r3, r3, #8
 8006d36:	b2db      	uxtb	r3, r3
 8006d38:	495b      	ldr	r1, [pc, #364]	@ (8006ea8 <mbedtls_internal_aes_decrypt+0x3b4>)
 8006d3a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006d3e:	405a      	eors	r2, r3
 8006d40:	693b      	ldr	r3, [r7, #16]
 8006d42:	0c1b      	lsrs	r3, r3, #16
 8006d44:	b2db      	uxtb	r3, r3
 8006d46:	4959      	ldr	r1, [pc, #356]	@ (8006eac <mbedtls_internal_aes_decrypt+0x3b8>)
 8006d48:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006d4c:	405a      	eors	r2, r3
 8006d4e:	697b      	ldr	r3, [r7, #20]
 8006d50:	0e1b      	lsrs	r3, r3, #24
 8006d52:	4957      	ldr	r1, [pc, #348]	@ (8006eb0 <mbedtls_internal_aes_decrypt+0x3bc>)
 8006d54:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006d58:	4053      	eors	r3, r2
 8006d5a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d5e:	1d1a      	adds	r2, r3, #4
 8006d60:	633a      	str	r2, [r7, #48]	@ 0x30
 8006d62:	681a      	ldr	r2, [r3, #0]
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	b2db      	uxtb	r3, r3
 8006d68:	494e      	ldr	r1, [pc, #312]	@ (8006ea4 <mbedtls_internal_aes_decrypt+0x3b0>)
 8006d6a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006d6e:	405a      	eors	r2, r3
 8006d70:	69bb      	ldr	r3, [r7, #24]
 8006d72:	0a1b      	lsrs	r3, r3, #8
 8006d74:	b2db      	uxtb	r3, r3
 8006d76:	494c      	ldr	r1, [pc, #304]	@ (8006ea8 <mbedtls_internal_aes_decrypt+0x3b4>)
 8006d78:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006d7c:	405a      	eors	r2, r3
 8006d7e:	69fb      	ldr	r3, [r7, #28]
 8006d80:	0c1b      	lsrs	r3, r3, #16
 8006d82:	b2db      	uxtb	r3, r3
 8006d84:	4949      	ldr	r1, [pc, #292]	@ (8006eac <mbedtls_internal_aes_decrypt+0x3b8>)
 8006d86:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006d8a:	405a      	eors	r2, r3
 8006d8c:	693b      	ldr	r3, [r7, #16]
 8006d8e:	0e1b      	lsrs	r3, r3, #24
 8006d90:	4947      	ldr	r1, [pc, #284]	@ (8006eb0 <mbedtls_internal_aes_decrypt+0x3bc>)
 8006d92:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006d96:	4053      	eors	r3, r2
 8006d98:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d9c:	1d1a      	adds	r2, r3, #4
 8006d9e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006da0:	681a      	ldr	r2, [r3, #0]
 8006da2:	693b      	ldr	r3, [r7, #16]
 8006da4:	b2db      	uxtb	r3, r3
 8006da6:	493f      	ldr	r1, [pc, #252]	@ (8006ea4 <mbedtls_internal_aes_decrypt+0x3b0>)
 8006da8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006dac:	405a      	eors	r2, r3
 8006dae:	697b      	ldr	r3, [r7, #20]
 8006db0:	0a1b      	lsrs	r3, r3, #8
 8006db2:	b2db      	uxtb	r3, r3
 8006db4:	493c      	ldr	r1, [pc, #240]	@ (8006ea8 <mbedtls_internal_aes_decrypt+0x3b4>)
 8006db6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006dba:	405a      	eors	r2, r3
 8006dbc:	69bb      	ldr	r3, [r7, #24]
 8006dbe:	0c1b      	lsrs	r3, r3, #16
 8006dc0:	b2db      	uxtb	r3, r3
 8006dc2:	493a      	ldr	r1, [pc, #232]	@ (8006eac <mbedtls_internal_aes_decrypt+0x3b8>)
 8006dc4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006dc8:	405a      	eors	r2, r3
 8006dca:	69fb      	ldr	r3, [r7, #28]
 8006dcc:	0e1b      	lsrs	r3, r3, #24
 8006dce:	4938      	ldr	r1, [pc, #224]	@ (8006eb0 <mbedtls_internal_aes_decrypt+0x3bc>)
 8006dd0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006dd4:	4053      	eors	r3, r2
 8006dd6:	623b      	str	r3, [r7, #32]
    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 8006dd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dda:	3b01      	subs	r3, #1
 8006ddc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	f73f af01 	bgt.w	8006be8 <mbedtls_internal_aes_decrypt+0xf4>
    }

    AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 8006de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006de8:	1d1a      	adds	r2, r3, #4
 8006dea:	633a      	str	r2, [r7, #48]	@ 0x30
 8006dec:	681a      	ldr	r2, [r3, #0]
 8006dee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006df0:	b2db      	uxtb	r3, r3
 8006df2:	492c      	ldr	r1, [pc, #176]	@ (8006ea4 <mbedtls_internal_aes_decrypt+0x3b0>)
 8006df4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006df8:	405a      	eors	r2, r3
 8006dfa:	6a3b      	ldr	r3, [r7, #32]
 8006dfc:	0a1b      	lsrs	r3, r3, #8
 8006dfe:	b2db      	uxtb	r3, r3
 8006e00:	4929      	ldr	r1, [pc, #164]	@ (8006ea8 <mbedtls_internal_aes_decrypt+0x3b4>)
 8006e02:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006e06:	405a      	eors	r2, r3
 8006e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e0a:	0c1b      	lsrs	r3, r3, #16
 8006e0c:	b2db      	uxtb	r3, r3
 8006e0e:	4927      	ldr	r1, [pc, #156]	@ (8006eac <mbedtls_internal_aes_decrypt+0x3b8>)
 8006e10:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006e14:	405a      	eors	r2, r3
 8006e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e18:	0e1b      	lsrs	r3, r3, #24
 8006e1a:	4925      	ldr	r1, [pc, #148]	@ (8006eb0 <mbedtls_internal_aes_decrypt+0x3bc>)
 8006e1c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006e20:	4053      	eors	r3, r2
 8006e22:	61fb      	str	r3, [r7, #28]
 8006e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e26:	1d1a      	adds	r2, r3, #4
 8006e28:	633a      	str	r2, [r7, #48]	@ 0x30
 8006e2a:	681a      	ldr	r2, [r3, #0]
 8006e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e2e:	b2db      	uxtb	r3, r3
 8006e30:	491c      	ldr	r1, [pc, #112]	@ (8006ea4 <mbedtls_internal_aes_decrypt+0x3b0>)
 8006e32:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006e36:	405a      	eors	r2, r3
 8006e38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e3a:	0a1b      	lsrs	r3, r3, #8
 8006e3c:	b2db      	uxtb	r3, r3
 8006e3e:	491a      	ldr	r1, [pc, #104]	@ (8006ea8 <mbedtls_internal_aes_decrypt+0x3b4>)
 8006e40:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006e44:	405a      	eors	r2, r3
 8006e46:	6a3b      	ldr	r3, [r7, #32]
 8006e48:	0c1b      	lsrs	r3, r3, #16
 8006e4a:	b2db      	uxtb	r3, r3
 8006e4c:	4917      	ldr	r1, [pc, #92]	@ (8006eac <mbedtls_internal_aes_decrypt+0x3b8>)
 8006e4e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006e52:	405a      	eors	r2, r3
 8006e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e56:	0e1b      	lsrs	r3, r3, #24
 8006e58:	4915      	ldr	r1, [pc, #84]	@ (8006eb0 <mbedtls_internal_aes_decrypt+0x3bc>)
 8006e5a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006e5e:	4053      	eors	r3, r2
 8006e60:	61bb      	str	r3, [r7, #24]
 8006e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e64:	1d1a      	adds	r2, r3, #4
 8006e66:	633a      	str	r2, [r7, #48]	@ 0x30
 8006e68:	681a      	ldr	r2, [r3, #0]
 8006e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e6c:	b2db      	uxtb	r3, r3
 8006e6e:	490d      	ldr	r1, [pc, #52]	@ (8006ea4 <mbedtls_internal_aes_decrypt+0x3b0>)
 8006e70:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006e74:	405a      	eors	r2, r3
 8006e76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e78:	0a1b      	lsrs	r3, r3, #8
 8006e7a:	b2db      	uxtb	r3, r3
 8006e7c:	490a      	ldr	r1, [pc, #40]	@ (8006ea8 <mbedtls_internal_aes_decrypt+0x3b4>)
 8006e7e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006e82:	405a      	eors	r2, r3
 8006e84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e86:	0c1b      	lsrs	r3, r3, #16
 8006e88:	b2db      	uxtb	r3, r3
 8006e8a:	4908      	ldr	r1, [pc, #32]	@ (8006eac <mbedtls_internal_aes_decrypt+0x3b8>)
 8006e8c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006e90:	405a      	eors	r2, r3
 8006e92:	6a3b      	ldr	r3, [r7, #32]
 8006e94:	0e1b      	lsrs	r3, r3, #24
 8006e96:	4906      	ldr	r1, [pc, #24]	@ (8006eb0 <mbedtls_internal_aes_decrypt+0x3bc>)
 8006e98:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006e9c:	4053      	eors	r3, r2
 8006e9e:	617b      	str	r3, [r7, #20]
 8006ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea2:	e007      	b.n	8006eb4 <mbedtls_internal_aes_decrypt+0x3c0>
 8006ea4:	0800a690 	.word	0x0800a690
 8006ea8:	0800aa90 	.word	0x0800aa90
 8006eac:	0800ae90 	.word	0x0800ae90
 8006eb0:	0800b290 	.word	0x0800b290
 8006eb4:	1d1a      	adds	r2, r3, #4
 8006eb6:	633a      	str	r2, [r7, #48]	@ 0x30
 8006eb8:	681a      	ldr	r2, [r3, #0]
 8006eba:	6a3b      	ldr	r3, [r7, #32]
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	4979      	ldr	r1, [pc, #484]	@ (80070a4 <mbedtls_internal_aes_decrypt+0x5b0>)
 8006ec0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006ec4:	405a      	eors	r2, r3
 8006ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec8:	0a1b      	lsrs	r3, r3, #8
 8006eca:	b2db      	uxtb	r3, r3
 8006ecc:	4976      	ldr	r1, [pc, #472]	@ (80070a8 <mbedtls_internal_aes_decrypt+0x5b4>)
 8006ece:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006ed2:	405a      	eors	r2, r3
 8006ed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ed6:	0c1b      	lsrs	r3, r3, #16
 8006ed8:	b2db      	uxtb	r3, r3
 8006eda:	4974      	ldr	r1, [pc, #464]	@ (80070ac <mbedtls_internal_aes_decrypt+0x5b8>)
 8006edc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006ee0:	405a      	eors	r2, r3
 8006ee2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ee4:	0e1b      	lsrs	r3, r3, #24
 8006ee6:	4972      	ldr	r1, [pc, #456]	@ (80070b0 <mbedtls_internal_aes_decrypt+0x5bc>)
 8006ee8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006eec:	4053      	eors	r3, r2
 8006eee:	613b      	str	r3, [r7, #16]

    X0 = *RK++ ^ \
 8006ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ef2:	1d1a      	adds	r2, r3, #4
 8006ef4:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ef6:	681b      	ldr	r3, [r3, #0]
            ( (uint32_t) RSb[ ( Y0       ) & 0xFF ]       ) ^
 8006ef8:	69fa      	ldr	r2, [r7, #28]
 8006efa:	b2d2      	uxtb	r2, r2
 8006efc:	496d      	ldr	r1, [pc, #436]	@ (80070b4 <mbedtls_internal_aes_decrypt+0x5c0>)
 8006efe:	5c8a      	ldrb	r2, [r1, r2]
    X0 = *RK++ ^ \
 8006f00:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	0a1b      	lsrs	r3, r3, #8
 8006f06:	b2db      	uxtb	r3, r3
 8006f08:	496a      	ldr	r1, [pc, #424]	@ (80070b4 <mbedtls_internal_aes_decrypt+0x5c0>)
 8006f0a:	5ccb      	ldrb	r3, [r1, r3]
 8006f0c:	021b      	lsls	r3, r3, #8
            ( (uint32_t) RSb[ ( Y0       ) & 0xFF ]       ) ^
 8006f0e:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	0c1b      	lsrs	r3, r3, #16
 8006f14:	b2db      	uxtb	r3, r3
 8006f16:	4967      	ldr	r1, [pc, #412]	@ (80070b4 <mbedtls_internal_aes_decrypt+0x5c0>)
 8006f18:	5ccb      	ldrb	r3, [r1, r3]
 8006f1a:	041b      	lsls	r3, r3, #16
            ( (uint32_t) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
 8006f1c:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );
 8006f1e:	69bb      	ldr	r3, [r7, #24]
 8006f20:	0e1b      	lsrs	r3, r3, #24
 8006f22:	4964      	ldr	r1, [pc, #400]	@ (80070b4 <mbedtls_internal_aes_decrypt+0x5c0>)
 8006f24:	5ccb      	ldrb	r3, [r1, r3]
 8006f26:	061b      	lsls	r3, r3, #24
    X0 = *RK++ ^ \
 8006f28:	4053      	eors	r3, r2
 8006f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    X1 = *RK++ ^ \
 8006f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f2e:	1d1a      	adds	r2, r3, #4
 8006f30:	633a      	str	r2, [r7, #48]	@ 0x30
 8006f32:	681b      	ldr	r3, [r3, #0]
            ( (uint32_t) RSb[ ( Y1       ) & 0xFF ]       ) ^
 8006f34:	69ba      	ldr	r2, [r7, #24]
 8006f36:	b2d2      	uxtb	r2, r2
 8006f38:	495e      	ldr	r1, [pc, #376]	@ (80070b4 <mbedtls_internal_aes_decrypt+0x5c0>)
 8006f3a:	5c8a      	ldrb	r2, [r1, r2]
    X1 = *RK++ ^ \
 8006f3c:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	0a1b      	lsrs	r3, r3, #8
 8006f42:	b2db      	uxtb	r3, r3
 8006f44:	495b      	ldr	r1, [pc, #364]	@ (80070b4 <mbedtls_internal_aes_decrypt+0x5c0>)
 8006f46:	5ccb      	ldrb	r3, [r1, r3]
 8006f48:	021b      	lsls	r3, r3, #8
            ( (uint32_t) RSb[ ( Y1       ) & 0xFF ]       ) ^
 8006f4a:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	0c1b      	lsrs	r3, r3, #16
 8006f50:	b2db      	uxtb	r3, r3
 8006f52:	4958      	ldr	r1, [pc, #352]	@ (80070b4 <mbedtls_internal_aes_decrypt+0x5c0>)
 8006f54:	5ccb      	ldrb	r3, [r1, r3]
 8006f56:	041b      	lsls	r3, r3, #16
            ( (uint32_t) RSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
 8006f58:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	0e1b      	lsrs	r3, r3, #24
 8006f5e:	4955      	ldr	r1, [pc, #340]	@ (80070b4 <mbedtls_internal_aes_decrypt+0x5c0>)
 8006f60:	5ccb      	ldrb	r3, [r1, r3]
 8006f62:	061b      	lsls	r3, r3, #24
    X1 = *RK++ ^ \
 8006f64:	4053      	eors	r3, r2
 8006f66:	62bb      	str	r3, [r7, #40]	@ 0x28

    X2 = *RK++ ^ \
 8006f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f6a:	1d1a      	adds	r2, r3, #4
 8006f6c:	633a      	str	r2, [r7, #48]	@ 0x30
 8006f6e:	681b      	ldr	r3, [r3, #0]
            ( (uint32_t) RSb[ ( Y2       ) & 0xFF ]       ) ^
 8006f70:	697a      	ldr	r2, [r7, #20]
 8006f72:	b2d2      	uxtb	r2, r2
 8006f74:	494f      	ldr	r1, [pc, #316]	@ (80070b4 <mbedtls_internal_aes_decrypt+0x5c0>)
 8006f76:	5c8a      	ldrb	r2, [r1, r2]
    X2 = *RK++ ^ \
 8006f78:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
 8006f7a:	69bb      	ldr	r3, [r7, #24]
 8006f7c:	0a1b      	lsrs	r3, r3, #8
 8006f7e:	b2db      	uxtb	r3, r3
 8006f80:	494c      	ldr	r1, [pc, #304]	@ (80070b4 <mbedtls_internal_aes_decrypt+0x5c0>)
 8006f82:	5ccb      	ldrb	r3, [r1, r3]
 8006f84:	021b      	lsls	r3, r3, #8
            ( (uint32_t) RSb[ ( Y2       ) & 0xFF ]       ) ^
 8006f86:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
 8006f88:	69fb      	ldr	r3, [r7, #28]
 8006f8a:	0c1b      	lsrs	r3, r3, #16
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	4949      	ldr	r1, [pc, #292]	@ (80070b4 <mbedtls_internal_aes_decrypt+0x5c0>)
 8006f90:	5ccb      	ldrb	r3, [r1, r3]
 8006f92:	041b      	lsls	r3, r3, #16
            ( (uint32_t) RSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
 8006f94:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	0e1b      	lsrs	r3, r3, #24
 8006f9a:	4946      	ldr	r1, [pc, #280]	@ (80070b4 <mbedtls_internal_aes_decrypt+0x5c0>)
 8006f9c:	5ccb      	ldrb	r3, [r1, r3]
 8006f9e:	061b      	lsls	r3, r3, #24
    X2 = *RK++ ^ \
 8006fa0:	4053      	eors	r3, r2
 8006fa2:	627b      	str	r3, [r7, #36]	@ 0x24

    X3 = *RK++ ^ \
 8006fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fa6:	1d1a      	adds	r2, r3, #4
 8006fa8:	633a      	str	r2, [r7, #48]	@ 0x30
 8006faa:	681b      	ldr	r3, [r3, #0]
            ( (uint32_t) RSb[ ( Y3       ) & 0xFF ]       ) ^
 8006fac:	693a      	ldr	r2, [r7, #16]
 8006fae:	b2d2      	uxtb	r2, r2
 8006fb0:	4940      	ldr	r1, [pc, #256]	@ (80070b4 <mbedtls_internal_aes_decrypt+0x5c0>)
 8006fb2:	5c8a      	ldrb	r2, [r1, r2]
    X3 = *RK++ ^ \
 8006fb4:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	0a1b      	lsrs	r3, r3, #8
 8006fba:	b2db      	uxtb	r3, r3
 8006fbc:	493d      	ldr	r1, [pc, #244]	@ (80070b4 <mbedtls_internal_aes_decrypt+0x5c0>)
 8006fbe:	5ccb      	ldrb	r3, [r1, r3]
 8006fc0:	021b      	lsls	r3, r3, #8
            ( (uint32_t) RSb[ ( Y3       ) & 0xFF ]       ) ^
 8006fc2:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
 8006fc4:	69bb      	ldr	r3, [r7, #24]
 8006fc6:	0c1b      	lsrs	r3, r3, #16
 8006fc8:	b2db      	uxtb	r3, r3
 8006fca:	493a      	ldr	r1, [pc, #232]	@ (80070b4 <mbedtls_internal_aes_decrypt+0x5c0>)
 8006fcc:	5ccb      	ldrb	r3, [r1, r3]
 8006fce:	041b      	lsls	r3, r3, #16
            ( (uint32_t) RSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
 8006fd0:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );
 8006fd2:	69fb      	ldr	r3, [r7, #28]
 8006fd4:	0e1b      	lsrs	r3, r3, #24
 8006fd6:	4937      	ldr	r1, [pc, #220]	@ (80070b4 <mbedtls_internal_aes_decrypt+0x5c0>)
 8006fd8:	5ccb      	ldrb	r3, [r1, r3]
 8006fda:	061b      	lsls	r3, r3, #24
    X3 = *RK++ ^ \
 8006fdc:	4053      	eors	r3, r2
 8006fde:	623b      	str	r3, [r7, #32]

    PUT_UINT32_LE( X0, output,  0 );
 8006fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fe2:	b2da      	uxtb	r2, r3
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	701a      	strb	r2, [r3, #0]
 8006fe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fea:	0a1a      	lsrs	r2, r3, #8
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	3301      	adds	r3, #1
 8006ff0:	b2d2      	uxtb	r2, r2
 8006ff2:	701a      	strb	r2, [r3, #0]
 8006ff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ff6:	0c1a      	lsrs	r2, r3, #16
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	3302      	adds	r3, #2
 8006ffc:	b2d2      	uxtb	r2, r2
 8006ffe:	701a      	strb	r2, [r3, #0]
 8007000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007002:	0e1a      	lsrs	r2, r3, #24
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	3303      	adds	r3, #3
 8007008:	b2d2      	uxtb	r2, r2
 800700a:	701a      	strb	r2, [r3, #0]
    PUT_UINT32_LE( X1, output,  4 );
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	3304      	adds	r3, #4
 8007010:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007012:	b2d2      	uxtb	r2, r2
 8007014:	701a      	strb	r2, [r3, #0]
 8007016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007018:	0a1a      	lsrs	r2, r3, #8
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	3305      	adds	r3, #5
 800701e:	b2d2      	uxtb	r2, r2
 8007020:	701a      	strb	r2, [r3, #0]
 8007022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007024:	0c1a      	lsrs	r2, r3, #16
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	3306      	adds	r3, #6
 800702a:	b2d2      	uxtb	r2, r2
 800702c:	701a      	strb	r2, [r3, #0]
 800702e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007030:	0e1a      	lsrs	r2, r3, #24
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	3307      	adds	r3, #7
 8007036:	b2d2      	uxtb	r2, r2
 8007038:	701a      	strb	r2, [r3, #0]
    PUT_UINT32_LE( X2, output,  8 );
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	3308      	adds	r3, #8
 800703e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007040:	b2d2      	uxtb	r2, r2
 8007042:	701a      	strb	r2, [r3, #0]
 8007044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007046:	0a1a      	lsrs	r2, r3, #8
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	3309      	adds	r3, #9
 800704c:	b2d2      	uxtb	r2, r2
 800704e:	701a      	strb	r2, [r3, #0]
 8007050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007052:	0c1a      	lsrs	r2, r3, #16
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	330a      	adds	r3, #10
 8007058:	b2d2      	uxtb	r2, r2
 800705a:	701a      	strb	r2, [r3, #0]
 800705c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800705e:	0e1a      	lsrs	r2, r3, #24
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	330b      	adds	r3, #11
 8007064:	b2d2      	uxtb	r2, r2
 8007066:	701a      	strb	r2, [r3, #0]
    PUT_UINT32_LE( X3, output, 12 );
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	330c      	adds	r3, #12
 800706c:	6a3a      	ldr	r2, [r7, #32]
 800706e:	b2d2      	uxtb	r2, r2
 8007070:	701a      	strb	r2, [r3, #0]
 8007072:	6a3b      	ldr	r3, [r7, #32]
 8007074:	0a1a      	lsrs	r2, r3, #8
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	330d      	adds	r3, #13
 800707a:	b2d2      	uxtb	r2, r2
 800707c:	701a      	strb	r2, [r3, #0]
 800707e:	6a3b      	ldr	r3, [r7, #32]
 8007080:	0c1a      	lsrs	r2, r3, #16
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	330e      	adds	r3, #14
 8007086:	b2d2      	uxtb	r2, r2
 8007088:	701a      	strb	r2, [r3, #0]
 800708a:	6a3b      	ldr	r3, [r7, #32]
 800708c:	0e1a      	lsrs	r2, r3, #24
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	330f      	adds	r3, #15
 8007092:	b2d2      	uxtb	r2, r2
 8007094:	701a      	strb	r2, [r3, #0]

    return( 0 );
 8007096:	2300      	movs	r3, #0
}
 8007098:	4618      	mov	r0, r3
 800709a:	373c      	adds	r7, #60	@ 0x3c
 800709c:	46bd      	mov	sp, r7
 800709e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a2:	4770      	bx	lr
 80070a4:	0800a690 	.word	0x0800a690
 80070a8:	0800aa90 	.word	0x0800aa90
 80070ac:	0800ae90 	.word	0x0800ae90
 80070b0:	0800b290 	.word	0x0800b290
 80070b4:	0800a590 	.word	0x0800a590

080070b8 <mbedtls_aes_crypt_ecb>:
 */
int mbedtls_aes_crypt_ecb( mbedtls_aes_context *ctx,
                           int mode,
                           const unsigned char input[16],
                           unsigned char output[16] )
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b084      	sub	sp, #16
 80070bc:	af00      	add	r7, sp, #0
 80070be:	60f8      	str	r0, [r7, #12]
 80070c0:	60b9      	str	r1, [r7, #8]
 80070c2:	607a      	str	r2, [r7, #4]
 80070c4:	603b      	str	r3, [r7, #0]
        // unaccelerated mode
        //
    }
#endif

    if( mode == MBEDTLS_AES_ENCRYPT )
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	2b01      	cmp	r3, #1
 80070ca:	d106      	bne.n	80070da <mbedtls_aes_crypt_ecb+0x22>
        return( mbedtls_internal_aes_encrypt( ctx, input, output ) );
 80070cc:	683a      	ldr	r2, [r7, #0]
 80070ce:	6879      	ldr	r1, [r7, #4]
 80070d0:	68f8      	ldr	r0, [r7, #12]
 80070d2:	f7ff fa2d 	bl	8006530 <mbedtls_internal_aes_encrypt>
 80070d6:	4603      	mov	r3, r0
 80070d8:	e005      	b.n	80070e6 <mbedtls_aes_crypt_ecb+0x2e>
    else
        return( mbedtls_internal_aes_decrypt( ctx, input, output ) );
 80070da:	683a      	ldr	r2, [r7, #0]
 80070dc:	6879      	ldr	r1, [r7, #4]
 80070de:	68f8      	ldr	r0, [r7, #12]
 80070e0:	f7ff fd08 	bl	8006af4 <mbedtls_internal_aes_decrypt>
 80070e4:	4603      	mov	r3, r0
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3710      	adds	r7, #16
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}

080070ee <chacha20_quarter_round>:
static inline void chacha20_quarter_round( uint32_t state[16],
                                           size_t a,
                                           size_t b,
                                           size_t c,
                                           size_t d )
{
 80070ee:	b480      	push	{r7}
 80070f0:	b085      	sub	sp, #20
 80070f2:	af00      	add	r7, sp, #0
 80070f4:	60f8      	str	r0, [r7, #12]
 80070f6:	60b9      	str	r1, [r7, #8]
 80070f8:	607a      	str	r2, [r7, #4]
 80070fa:	603b      	str	r3, [r7, #0]
    /* a += b; d ^= a; d <<<= 16; */
    state[a] += state[b];
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	009b      	lsls	r3, r3, #2
 8007100:	68fa      	ldr	r2, [r7, #12]
 8007102:	4413      	add	r3, r2
 8007104:	6819      	ldr	r1, [r3, #0]
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	009b      	lsls	r3, r3, #2
 800710a:	68fa      	ldr	r2, [r7, #12]
 800710c:	4413      	add	r3, r2
 800710e:	681a      	ldr	r2, [r3, #0]
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	009b      	lsls	r3, r3, #2
 8007114:	68f8      	ldr	r0, [r7, #12]
 8007116:	4403      	add	r3, r0
 8007118:	440a      	add	r2, r1
 800711a:	601a      	str	r2, [r3, #0]
    state[d] ^= state[a];
 800711c:	69bb      	ldr	r3, [r7, #24]
 800711e:	009b      	lsls	r3, r3, #2
 8007120:	68fa      	ldr	r2, [r7, #12]
 8007122:	4413      	add	r3, r2
 8007124:	6819      	ldr	r1, [r3, #0]
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	009b      	lsls	r3, r3, #2
 800712a:	68fa      	ldr	r2, [r7, #12]
 800712c:	4413      	add	r3, r2
 800712e:	681a      	ldr	r2, [r3, #0]
 8007130:	69bb      	ldr	r3, [r7, #24]
 8007132:	009b      	lsls	r3, r3, #2
 8007134:	68f8      	ldr	r0, [r7, #12]
 8007136:	4403      	add	r3, r0
 8007138:	404a      	eors	r2, r1
 800713a:	601a      	str	r2, [r3, #0]
    state[d] = ROTL32( state[d], 16 );
 800713c:	69bb      	ldr	r3, [r7, #24]
 800713e:	009b      	lsls	r3, r3, #2
 8007140:	68fa      	ldr	r2, [r7, #12]
 8007142:	4413      	add	r3, r2
 8007144:	681a      	ldr	r2, [r3, #0]
 8007146:	69bb      	ldr	r3, [r7, #24]
 8007148:	009b      	lsls	r3, r3, #2
 800714a:	68f9      	ldr	r1, [r7, #12]
 800714c:	440b      	add	r3, r1
 800714e:	ea4f 4232 	mov.w	r2, r2, ror #16
 8007152:	601a      	str	r2, [r3, #0]

    /* c += d; b ^= c; b <<<= 12 */
    state[c] += state[d];
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	009b      	lsls	r3, r3, #2
 8007158:	68fa      	ldr	r2, [r7, #12]
 800715a:	4413      	add	r3, r2
 800715c:	6819      	ldr	r1, [r3, #0]
 800715e:	69bb      	ldr	r3, [r7, #24]
 8007160:	009b      	lsls	r3, r3, #2
 8007162:	68fa      	ldr	r2, [r7, #12]
 8007164:	4413      	add	r3, r2
 8007166:	681a      	ldr	r2, [r3, #0]
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	009b      	lsls	r3, r3, #2
 800716c:	68f8      	ldr	r0, [r7, #12]
 800716e:	4403      	add	r3, r0
 8007170:	440a      	add	r2, r1
 8007172:	601a      	str	r2, [r3, #0]
    state[b] ^= state[c];
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	009b      	lsls	r3, r3, #2
 8007178:	68fa      	ldr	r2, [r7, #12]
 800717a:	4413      	add	r3, r2
 800717c:	6819      	ldr	r1, [r3, #0]
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	009b      	lsls	r3, r3, #2
 8007182:	68fa      	ldr	r2, [r7, #12]
 8007184:	4413      	add	r3, r2
 8007186:	681a      	ldr	r2, [r3, #0]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	009b      	lsls	r3, r3, #2
 800718c:	68f8      	ldr	r0, [r7, #12]
 800718e:	4403      	add	r3, r0
 8007190:	404a      	eors	r2, r1
 8007192:	601a      	str	r2, [r3, #0]
    state[b] = ROTL32( state[b], 12 );
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	009b      	lsls	r3, r3, #2
 8007198:	68fa      	ldr	r2, [r7, #12]
 800719a:	4413      	add	r3, r2
 800719c:	681a      	ldr	r2, [r3, #0]
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	009b      	lsls	r3, r3, #2
 80071a2:	68f9      	ldr	r1, [r7, #12]
 80071a4:	440b      	add	r3, r1
 80071a6:	ea4f 5232 	mov.w	r2, r2, ror #20
 80071aa:	601a      	str	r2, [r3, #0]

    /* a += b; d ^= a; d <<<= 8; */
    state[a] += state[b];
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	009b      	lsls	r3, r3, #2
 80071b0:	68fa      	ldr	r2, [r7, #12]
 80071b2:	4413      	add	r3, r2
 80071b4:	6819      	ldr	r1, [r3, #0]
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	009b      	lsls	r3, r3, #2
 80071ba:	68fa      	ldr	r2, [r7, #12]
 80071bc:	4413      	add	r3, r2
 80071be:	681a      	ldr	r2, [r3, #0]
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	009b      	lsls	r3, r3, #2
 80071c4:	68f8      	ldr	r0, [r7, #12]
 80071c6:	4403      	add	r3, r0
 80071c8:	440a      	add	r2, r1
 80071ca:	601a      	str	r2, [r3, #0]
    state[d] ^= state[a];
 80071cc:	69bb      	ldr	r3, [r7, #24]
 80071ce:	009b      	lsls	r3, r3, #2
 80071d0:	68fa      	ldr	r2, [r7, #12]
 80071d2:	4413      	add	r3, r2
 80071d4:	6819      	ldr	r1, [r3, #0]
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	009b      	lsls	r3, r3, #2
 80071da:	68fa      	ldr	r2, [r7, #12]
 80071dc:	4413      	add	r3, r2
 80071de:	681a      	ldr	r2, [r3, #0]
 80071e0:	69bb      	ldr	r3, [r7, #24]
 80071e2:	009b      	lsls	r3, r3, #2
 80071e4:	68f8      	ldr	r0, [r7, #12]
 80071e6:	4403      	add	r3, r0
 80071e8:	404a      	eors	r2, r1
 80071ea:	601a      	str	r2, [r3, #0]
    state[d] = ROTL32( state[d], 8 );
 80071ec:	69bb      	ldr	r3, [r7, #24]
 80071ee:	009b      	lsls	r3, r3, #2
 80071f0:	68fa      	ldr	r2, [r7, #12]
 80071f2:	4413      	add	r3, r2
 80071f4:	681a      	ldr	r2, [r3, #0]
 80071f6:	69bb      	ldr	r3, [r7, #24]
 80071f8:	009b      	lsls	r3, r3, #2
 80071fa:	68f9      	ldr	r1, [r7, #12]
 80071fc:	440b      	add	r3, r1
 80071fe:	ea4f 6232 	mov.w	r2, r2, ror #24
 8007202:	601a      	str	r2, [r3, #0]

    /* c += d; b ^= c; b <<<= 7; */
    state[c] += state[d];
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	009b      	lsls	r3, r3, #2
 8007208:	68fa      	ldr	r2, [r7, #12]
 800720a:	4413      	add	r3, r2
 800720c:	6819      	ldr	r1, [r3, #0]
 800720e:	69bb      	ldr	r3, [r7, #24]
 8007210:	009b      	lsls	r3, r3, #2
 8007212:	68fa      	ldr	r2, [r7, #12]
 8007214:	4413      	add	r3, r2
 8007216:	681a      	ldr	r2, [r3, #0]
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	009b      	lsls	r3, r3, #2
 800721c:	68f8      	ldr	r0, [r7, #12]
 800721e:	4403      	add	r3, r0
 8007220:	440a      	add	r2, r1
 8007222:	601a      	str	r2, [r3, #0]
    state[b] ^= state[c];
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	009b      	lsls	r3, r3, #2
 8007228:	68fa      	ldr	r2, [r7, #12]
 800722a:	4413      	add	r3, r2
 800722c:	6819      	ldr	r1, [r3, #0]
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	009b      	lsls	r3, r3, #2
 8007232:	68fa      	ldr	r2, [r7, #12]
 8007234:	4413      	add	r3, r2
 8007236:	681a      	ldr	r2, [r3, #0]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	009b      	lsls	r3, r3, #2
 800723c:	68f8      	ldr	r0, [r7, #12]
 800723e:	4403      	add	r3, r0
 8007240:	404a      	eors	r2, r1
 8007242:	601a      	str	r2, [r3, #0]
    state[b] = ROTL32( state[b], 7 );
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	009b      	lsls	r3, r3, #2
 8007248:	68fa      	ldr	r2, [r7, #12]
 800724a:	4413      	add	r3, r2
 800724c:	681a      	ldr	r2, [r3, #0]
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	009b      	lsls	r3, r3, #2
 8007252:	68f9      	ldr	r1, [r7, #12]
 8007254:	440b      	add	r3, r1
 8007256:	ea4f 6272 	mov.w	r2, r2, ror #25
 800725a:	601a      	str	r2, [r3, #0]
}
 800725c:	bf00      	nop
 800725e:	3714      	adds	r7, #20
 8007260:	46bd      	mov	sp, r7
 8007262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007266:	4770      	bx	lr

08007268 <chacha20_inner_block>:
 *                  diagonal round.
 *
 * \param state     The ChaCha20 state to update.
 */
static void chacha20_inner_block( uint32_t state[16] )
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b084      	sub	sp, #16
 800726c:	af02      	add	r7, sp, #8
 800726e:	6078      	str	r0, [r7, #4]
    chacha20_quarter_round( state, 0, 4, 8,  12 );
 8007270:	230c      	movs	r3, #12
 8007272:	9300      	str	r3, [sp, #0]
 8007274:	2308      	movs	r3, #8
 8007276:	2204      	movs	r2, #4
 8007278:	2100      	movs	r1, #0
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f7ff ff37 	bl	80070ee <chacha20_quarter_round>
    chacha20_quarter_round( state, 1, 5, 9,  13 );
 8007280:	230d      	movs	r3, #13
 8007282:	9300      	str	r3, [sp, #0]
 8007284:	2309      	movs	r3, #9
 8007286:	2205      	movs	r2, #5
 8007288:	2101      	movs	r1, #1
 800728a:	6878      	ldr	r0, [r7, #4]
 800728c:	f7ff ff2f 	bl	80070ee <chacha20_quarter_round>
    chacha20_quarter_round( state, 2, 6, 10, 14 );
 8007290:	230e      	movs	r3, #14
 8007292:	9300      	str	r3, [sp, #0]
 8007294:	230a      	movs	r3, #10
 8007296:	2206      	movs	r2, #6
 8007298:	2102      	movs	r1, #2
 800729a:	6878      	ldr	r0, [r7, #4]
 800729c:	f7ff ff27 	bl	80070ee <chacha20_quarter_round>
    chacha20_quarter_round( state, 3, 7, 11, 15 );
 80072a0:	230f      	movs	r3, #15
 80072a2:	9300      	str	r3, [sp, #0]
 80072a4:	230b      	movs	r3, #11
 80072a6:	2207      	movs	r2, #7
 80072a8:	2103      	movs	r1, #3
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	f7ff ff1f 	bl	80070ee <chacha20_quarter_round>

    chacha20_quarter_round( state, 0, 5, 10, 15 );
 80072b0:	230f      	movs	r3, #15
 80072b2:	9300      	str	r3, [sp, #0]
 80072b4:	230a      	movs	r3, #10
 80072b6:	2205      	movs	r2, #5
 80072b8:	2100      	movs	r1, #0
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f7ff ff17 	bl	80070ee <chacha20_quarter_round>
    chacha20_quarter_round( state, 1, 6, 11, 12 );
 80072c0:	230c      	movs	r3, #12
 80072c2:	9300      	str	r3, [sp, #0]
 80072c4:	230b      	movs	r3, #11
 80072c6:	2206      	movs	r2, #6
 80072c8:	2101      	movs	r1, #1
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f7ff ff0f 	bl	80070ee <chacha20_quarter_round>
    chacha20_quarter_round( state, 2, 7, 8,  13 );
 80072d0:	230d      	movs	r3, #13
 80072d2:	9300      	str	r3, [sp, #0]
 80072d4:	2308      	movs	r3, #8
 80072d6:	2207      	movs	r2, #7
 80072d8:	2102      	movs	r1, #2
 80072da:	6878      	ldr	r0, [r7, #4]
 80072dc:	f7ff ff07 	bl	80070ee <chacha20_quarter_round>
    chacha20_quarter_round( state, 3, 4, 9,  14 );
 80072e0:	230e      	movs	r3, #14
 80072e2:	9300      	str	r3, [sp, #0]
 80072e4:	2309      	movs	r3, #9
 80072e6:	2204      	movs	r2, #4
 80072e8:	2103      	movs	r1, #3
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	f7ff feff 	bl	80070ee <chacha20_quarter_round>
}
 80072f0:	bf00      	nop
 80072f2:	3708      	adds	r7, #8
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}

080072f8 <chacha20_block>:
 * \param initial_state The initial ChaCha20 state (key, nonce, counter).
 * \param keystream     Generated keystream bytes are written to this buffer.
 */
static void chacha20_block( const uint32_t initial_state[16],
                            unsigned char keystream[64] )
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b094      	sub	sp, #80	@ 0x50
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
 8007300:	6039      	str	r1, [r7, #0]
    uint32_t working_state[16];
    size_t i;

    memcpy( working_state,
 8007302:	f107 0308 	add.w	r3, r7, #8
 8007306:	2240      	movs	r2, #64	@ 0x40
 8007308:	6879      	ldr	r1, [r7, #4]
 800730a:	4618      	mov	r0, r3
 800730c:	f000 fed3 	bl	80080b6 <memcpy>
            initial_state,
            CHACHA20_BLOCK_SIZE_BYTES );

    for( i = 0U; i < 10U; i++ )
 8007310:	2300      	movs	r3, #0
 8007312:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007314:	e007      	b.n	8007326 <chacha20_block+0x2e>
        chacha20_inner_block( working_state );
 8007316:	f107 0308 	add.w	r3, r7, #8
 800731a:	4618      	mov	r0, r3
 800731c:	f7ff ffa4 	bl	8007268 <chacha20_inner_block>
    for( i = 0U; i < 10U; i++ )
 8007320:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007322:	3301      	adds	r3, #1
 8007324:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007326:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007328:	2b09      	cmp	r3, #9
 800732a:	d9f4      	bls.n	8007316 <chacha20_block+0x1e>

    working_state[ 0] += initial_state[ 0];
 800732c:	68ba      	ldr	r2, [r7, #8]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	4413      	add	r3, r2
 8007334:	60bb      	str	r3, [r7, #8]
    working_state[ 1] += initial_state[ 1];
 8007336:	68fa      	ldr	r2, [r7, #12]
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	3304      	adds	r3, #4
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	4413      	add	r3, r2
 8007340:	60fb      	str	r3, [r7, #12]
    working_state[ 2] += initial_state[ 2];
 8007342:	693a      	ldr	r2, [r7, #16]
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	3308      	adds	r3, #8
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	4413      	add	r3, r2
 800734c:	613b      	str	r3, [r7, #16]
    working_state[ 3] += initial_state[ 3];
 800734e:	697a      	ldr	r2, [r7, #20]
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	330c      	adds	r3, #12
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	4413      	add	r3, r2
 8007358:	617b      	str	r3, [r7, #20]
    working_state[ 4] += initial_state[ 4];
 800735a:	69ba      	ldr	r2, [r7, #24]
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	3310      	adds	r3, #16
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	4413      	add	r3, r2
 8007364:	61bb      	str	r3, [r7, #24]
    working_state[ 5] += initial_state[ 5];
 8007366:	69fa      	ldr	r2, [r7, #28]
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	3314      	adds	r3, #20
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4413      	add	r3, r2
 8007370:	61fb      	str	r3, [r7, #28]
    working_state[ 6] += initial_state[ 6];
 8007372:	6a3a      	ldr	r2, [r7, #32]
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	3318      	adds	r3, #24
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	4413      	add	r3, r2
 800737c:	623b      	str	r3, [r7, #32]
    working_state[ 7] += initial_state[ 7];
 800737e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	331c      	adds	r3, #28
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	4413      	add	r3, r2
 8007388:	627b      	str	r3, [r7, #36]	@ 0x24
    working_state[ 8] += initial_state[ 8];
 800738a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	3320      	adds	r3, #32
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	4413      	add	r3, r2
 8007394:	62bb      	str	r3, [r7, #40]	@ 0x28
    working_state[ 9] += initial_state[ 9];
 8007396:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	3324      	adds	r3, #36	@ 0x24
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4413      	add	r3, r2
 80073a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    working_state[10] += initial_state[10];
 80073a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	3328      	adds	r3, #40	@ 0x28
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	4413      	add	r3, r2
 80073ac:	633b      	str	r3, [r7, #48]	@ 0x30
    working_state[11] += initial_state[11];
 80073ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	332c      	adds	r3, #44	@ 0x2c
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	4413      	add	r3, r2
 80073b8:	637b      	str	r3, [r7, #52]	@ 0x34
    working_state[12] += initial_state[12];
 80073ba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	3330      	adds	r3, #48	@ 0x30
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	4413      	add	r3, r2
 80073c4:	63bb      	str	r3, [r7, #56]	@ 0x38
    working_state[13] += initial_state[13];
 80073c6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	3334      	adds	r3, #52	@ 0x34
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	4413      	add	r3, r2
 80073d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    working_state[14] += initial_state[14];
 80073d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	3338      	adds	r3, #56	@ 0x38
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4413      	add	r3, r2
 80073dc:	643b      	str	r3, [r7, #64]	@ 0x40
    working_state[15] += initial_state[15];
 80073de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	333c      	adds	r3, #60	@ 0x3c
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4413      	add	r3, r2
 80073e8:	647b      	str	r3, [r7, #68]	@ 0x44

    for( i = 0U; i < 16; i++ )
 80073ea:	2300      	movs	r3, #0
 80073ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80073ee:	e037      	b.n	8007460 <chacha20_block+0x168>
    {
        size_t offset = i * 4U;
 80073f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073f2:	009b      	lsls	r3, r3, #2
 80073f4:	64bb      	str	r3, [r7, #72]	@ 0x48

        keystream[offset     ] = (unsigned char)( working_state[i]       );
 80073f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073f8:	009b      	lsls	r3, r3, #2
 80073fa:	3350      	adds	r3, #80	@ 0x50
 80073fc:	443b      	add	r3, r7
 80073fe:	f853 1c48 	ldr.w	r1, [r3, #-72]
 8007402:	683a      	ldr	r2, [r7, #0]
 8007404:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007406:	4413      	add	r3, r2
 8007408:	b2ca      	uxtb	r2, r1
 800740a:	701a      	strb	r2, [r3, #0]
        keystream[offset + 1U] = (unsigned char)( working_state[i] >>  8 );
 800740c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800740e:	009b      	lsls	r3, r3, #2
 8007410:	3350      	adds	r3, #80	@ 0x50
 8007412:	443b      	add	r3, r7
 8007414:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8007418:	0a19      	lsrs	r1, r3, #8
 800741a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800741c:	3301      	adds	r3, #1
 800741e:	683a      	ldr	r2, [r7, #0]
 8007420:	4413      	add	r3, r2
 8007422:	b2ca      	uxtb	r2, r1
 8007424:	701a      	strb	r2, [r3, #0]
        keystream[offset + 2U] = (unsigned char)( working_state[i] >> 16 );
 8007426:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007428:	009b      	lsls	r3, r3, #2
 800742a:	3350      	adds	r3, #80	@ 0x50
 800742c:	443b      	add	r3, r7
 800742e:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8007432:	0c19      	lsrs	r1, r3, #16
 8007434:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007436:	3302      	adds	r3, #2
 8007438:	683a      	ldr	r2, [r7, #0]
 800743a:	4413      	add	r3, r2
 800743c:	b2ca      	uxtb	r2, r1
 800743e:	701a      	strb	r2, [r3, #0]
        keystream[offset + 3U] = (unsigned char)( working_state[i] >> 24 );
 8007440:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007442:	009b      	lsls	r3, r3, #2
 8007444:	3350      	adds	r3, #80	@ 0x50
 8007446:	443b      	add	r3, r7
 8007448:	f853 3c48 	ldr.w	r3, [r3, #-72]
 800744c:	0e19      	lsrs	r1, r3, #24
 800744e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007450:	3303      	adds	r3, #3
 8007452:	683a      	ldr	r2, [r7, #0]
 8007454:	4413      	add	r3, r2
 8007456:	b2ca      	uxtb	r2, r1
 8007458:	701a      	strb	r2, [r3, #0]
    for( i = 0U; i < 16; i++ )
 800745a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800745c:	3301      	adds	r3, #1
 800745e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007460:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007462:	2b0f      	cmp	r3, #15
 8007464:	d9c4      	bls.n	80073f0 <chacha20_block+0xf8>
    }

    mbedtls_platform_zeroize( working_state, sizeof( working_state ) );
 8007466:	f107 0308 	add.w	r3, r7, #8
 800746a:	2140      	movs	r1, #64	@ 0x40
 800746c:	4618      	mov	r0, r3
 800746e:	f000 fa7d 	bl	800796c <mbedtls_platform_zeroize>
}
 8007472:	bf00      	nop
 8007474:	3750      	adds	r7, #80	@ 0x50
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}

0800747a <mbedtls_chacha20_init>:

void mbedtls_chacha20_init( mbedtls_chacha20_context *ctx )
{
 800747a:	b580      	push	{r7, lr}
 800747c:	b082      	sub	sp, #8
 800747e:	af00      	add	r7, sp, #0
 8007480:	6078      	str	r0, [r7, #4]
    CHACHA20_VALIDATE( ctx != NULL );

    mbedtls_platform_zeroize( ctx->state, sizeof( ctx->state ) );
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2140      	movs	r1, #64	@ 0x40
 8007486:	4618      	mov	r0, r3
 8007488:	f000 fa70 	bl	800796c <mbedtls_platform_zeroize>
    mbedtls_platform_zeroize( ctx->keystream8, sizeof( ctx->keystream8 ) );
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	3340      	adds	r3, #64	@ 0x40
 8007490:	2140      	movs	r1, #64	@ 0x40
 8007492:	4618      	mov	r0, r3
 8007494:	f000 fa6a 	bl	800796c <mbedtls_platform_zeroize>

    /* Initially, there's no keystream bytes available */
    ctx->keystream_bytes_used = CHACHA20_BLOCK_SIZE_BYTES;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2240      	movs	r2, #64	@ 0x40
 800749c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
}
 80074a0:	bf00      	nop
 80074a2:	3708      	adds	r7, #8
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bd80      	pop	{r7, pc}

080074a8 <mbedtls_chacha20_free>:

void mbedtls_chacha20_free( mbedtls_chacha20_context *ctx )
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b082      	sub	sp, #8
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
    if( ctx != NULL )
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d003      	beq.n	80074be <mbedtls_chacha20_free+0x16>
    {
        mbedtls_platform_zeroize( ctx, sizeof( mbedtls_chacha20_context ) );
 80074b6:	2184      	movs	r1, #132	@ 0x84
 80074b8:	6878      	ldr	r0, [r7, #4]
 80074ba:	f000 fa57 	bl	800796c <mbedtls_platform_zeroize>
    }
}
 80074be:	bf00      	nop
 80074c0:	3708      	adds	r7, #8
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd80      	pop	{r7, pc}
	...

080074c8 <mbedtls_chacha20_setkey>:

int mbedtls_chacha20_setkey( mbedtls_chacha20_context *ctx,
                            const unsigned char key[32] )
{
 80074c8:	b480      	push	{r7}
 80074ca:	b083      	sub	sp, #12
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
 80074d0:	6039      	str	r1, [r7, #0]
    CHACHA20_VALIDATE_RET( ctx != NULL );
    CHACHA20_VALIDATE_RET( key != NULL );

    /* ChaCha20 constants - the string "expand 32-byte k" */
    ctx->state[0] = 0x61707865;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	4a5c      	ldr	r2, [pc, #368]	@ (8007648 <mbedtls_chacha20_setkey+0x180>)
 80074d6:	601a      	str	r2, [r3, #0]
    ctx->state[1] = 0x3320646e;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	4a5c      	ldr	r2, [pc, #368]	@ (800764c <mbedtls_chacha20_setkey+0x184>)
 80074dc:	605a      	str	r2, [r3, #4]
    ctx->state[2] = 0x79622d32;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	4a5b      	ldr	r2, [pc, #364]	@ (8007650 <mbedtls_chacha20_setkey+0x188>)
 80074e2:	609a      	str	r2, [r3, #8]
    ctx->state[3] = 0x6b206574;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	4a5b      	ldr	r2, [pc, #364]	@ (8007654 <mbedtls_chacha20_setkey+0x18c>)
 80074e8:	60da      	str	r2, [r3, #12]

    /* Set key */
    ctx->state[4]  = BYTES_TO_U32_LE( key, 0 );
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	781b      	ldrb	r3, [r3, #0]
 80074ee:	461a      	mov	r2, r3
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	3301      	adds	r3, #1
 80074f4:	781b      	ldrb	r3, [r3, #0]
 80074f6:	021b      	lsls	r3, r3, #8
 80074f8:	431a      	orrs	r2, r3
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	3302      	adds	r3, #2
 80074fe:	781b      	ldrb	r3, [r3, #0]
 8007500:	041b      	lsls	r3, r3, #16
 8007502:	431a      	orrs	r2, r3
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	3303      	adds	r3, #3
 8007508:	781b      	ldrb	r3, [r3, #0]
 800750a:	061b      	lsls	r3, r3, #24
 800750c:	431a      	orrs	r2, r3
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	611a      	str	r2, [r3, #16]
    ctx->state[5]  = BYTES_TO_U32_LE( key, 4 );
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	3304      	adds	r3, #4
 8007516:	781b      	ldrb	r3, [r3, #0]
 8007518:	461a      	mov	r2, r3
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	3305      	adds	r3, #5
 800751e:	781b      	ldrb	r3, [r3, #0]
 8007520:	021b      	lsls	r3, r3, #8
 8007522:	431a      	orrs	r2, r3
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	3306      	adds	r3, #6
 8007528:	781b      	ldrb	r3, [r3, #0]
 800752a:	041b      	lsls	r3, r3, #16
 800752c:	431a      	orrs	r2, r3
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	3307      	adds	r3, #7
 8007532:	781b      	ldrb	r3, [r3, #0]
 8007534:	061b      	lsls	r3, r3, #24
 8007536:	431a      	orrs	r2, r3
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	615a      	str	r2, [r3, #20]
    ctx->state[6]  = BYTES_TO_U32_LE( key, 8 );
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	3308      	adds	r3, #8
 8007540:	781b      	ldrb	r3, [r3, #0]
 8007542:	461a      	mov	r2, r3
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	3309      	adds	r3, #9
 8007548:	781b      	ldrb	r3, [r3, #0]
 800754a:	021b      	lsls	r3, r3, #8
 800754c:	431a      	orrs	r2, r3
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	330a      	adds	r3, #10
 8007552:	781b      	ldrb	r3, [r3, #0]
 8007554:	041b      	lsls	r3, r3, #16
 8007556:	431a      	orrs	r2, r3
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	330b      	adds	r3, #11
 800755c:	781b      	ldrb	r3, [r3, #0]
 800755e:	061b      	lsls	r3, r3, #24
 8007560:	431a      	orrs	r2, r3
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	619a      	str	r2, [r3, #24]
    ctx->state[7]  = BYTES_TO_U32_LE( key, 12 );
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	330c      	adds	r3, #12
 800756a:	781b      	ldrb	r3, [r3, #0]
 800756c:	461a      	mov	r2, r3
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	330d      	adds	r3, #13
 8007572:	781b      	ldrb	r3, [r3, #0]
 8007574:	021b      	lsls	r3, r3, #8
 8007576:	431a      	orrs	r2, r3
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	330e      	adds	r3, #14
 800757c:	781b      	ldrb	r3, [r3, #0]
 800757e:	041b      	lsls	r3, r3, #16
 8007580:	431a      	orrs	r2, r3
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	330f      	adds	r3, #15
 8007586:	781b      	ldrb	r3, [r3, #0]
 8007588:	061b      	lsls	r3, r3, #24
 800758a:	431a      	orrs	r2, r3
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	61da      	str	r2, [r3, #28]
    ctx->state[8]  = BYTES_TO_U32_LE( key, 16 );
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	3310      	adds	r3, #16
 8007594:	781b      	ldrb	r3, [r3, #0]
 8007596:	461a      	mov	r2, r3
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	3311      	adds	r3, #17
 800759c:	781b      	ldrb	r3, [r3, #0]
 800759e:	021b      	lsls	r3, r3, #8
 80075a0:	431a      	orrs	r2, r3
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	3312      	adds	r3, #18
 80075a6:	781b      	ldrb	r3, [r3, #0]
 80075a8:	041b      	lsls	r3, r3, #16
 80075aa:	431a      	orrs	r2, r3
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	3313      	adds	r3, #19
 80075b0:	781b      	ldrb	r3, [r3, #0]
 80075b2:	061b      	lsls	r3, r3, #24
 80075b4:	431a      	orrs	r2, r3
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	621a      	str	r2, [r3, #32]
    ctx->state[9]  = BYTES_TO_U32_LE( key, 20 );
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	3314      	adds	r3, #20
 80075be:	781b      	ldrb	r3, [r3, #0]
 80075c0:	461a      	mov	r2, r3
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	3315      	adds	r3, #21
 80075c6:	781b      	ldrb	r3, [r3, #0]
 80075c8:	021b      	lsls	r3, r3, #8
 80075ca:	431a      	orrs	r2, r3
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	3316      	adds	r3, #22
 80075d0:	781b      	ldrb	r3, [r3, #0]
 80075d2:	041b      	lsls	r3, r3, #16
 80075d4:	431a      	orrs	r2, r3
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	3317      	adds	r3, #23
 80075da:	781b      	ldrb	r3, [r3, #0]
 80075dc:	061b      	lsls	r3, r3, #24
 80075de:	431a      	orrs	r2, r3
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	625a      	str	r2, [r3, #36]	@ 0x24
    ctx->state[10] = BYTES_TO_U32_LE( key, 24 );
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	3318      	adds	r3, #24
 80075e8:	781b      	ldrb	r3, [r3, #0]
 80075ea:	461a      	mov	r2, r3
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	3319      	adds	r3, #25
 80075f0:	781b      	ldrb	r3, [r3, #0]
 80075f2:	021b      	lsls	r3, r3, #8
 80075f4:	431a      	orrs	r2, r3
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	331a      	adds	r3, #26
 80075fa:	781b      	ldrb	r3, [r3, #0]
 80075fc:	041b      	lsls	r3, r3, #16
 80075fe:	431a      	orrs	r2, r3
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	331b      	adds	r3, #27
 8007604:	781b      	ldrb	r3, [r3, #0]
 8007606:	061b      	lsls	r3, r3, #24
 8007608:	431a      	orrs	r2, r3
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	629a      	str	r2, [r3, #40]	@ 0x28
    ctx->state[11] = BYTES_TO_U32_LE( key, 28 );
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	331c      	adds	r3, #28
 8007612:	781b      	ldrb	r3, [r3, #0]
 8007614:	461a      	mov	r2, r3
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	331d      	adds	r3, #29
 800761a:	781b      	ldrb	r3, [r3, #0]
 800761c:	021b      	lsls	r3, r3, #8
 800761e:	431a      	orrs	r2, r3
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	331e      	adds	r3, #30
 8007624:	781b      	ldrb	r3, [r3, #0]
 8007626:	041b      	lsls	r3, r3, #16
 8007628:	431a      	orrs	r2, r3
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	331f      	adds	r3, #31
 800762e:	781b      	ldrb	r3, [r3, #0]
 8007630:	061b      	lsls	r3, r3, #24
 8007632:	431a      	orrs	r2, r3
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	62da      	str	r2, [r3, #44]	@ 0x2c

    return( 0 );
 8007638:	2300      	movs	r3, #0
}
 800763a:	4618      	mov	r0, r3
 800763c:	370c      	adds	r7, #12
 800763e:	46bd      	mov	sp, r7
 8007640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007644:	4770      	bx	lr
 8007646:	bf00      	nop
 8007648:	61707865 	.word	0x61707865
 800764c:	3320646e 	.word	0x3320646e
 8007650:	79622d32 	.word	0x79622d32
 8007654:	6b206574 	.word	0x6b206574

08007658 <mbedtls_chacha20_starts>:

int mbedtls_chacha20_starts( mbedtls_chacha20_context* ctx,
                             const unsigned char nonce[12],
                             uint32_t counter )
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b084      	sub	sp, #16
 800765c:	af00      	add	r7, sp, #0
 800765e:	60f8      	str	r0, [r7, #12]
 8007660:	60b9      	str	r1, [r7, #8]
 8007662:	607a      	str	r2, [r7, #4]
    CHACHA20_VALIDATE_RET( ctx != NULL );
    CHACHA20_VALIDATE_RET( nonce != NULL );

    /* Counter */
    ctx->state[12] = counter;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	687a      	ldr	r2, [r7, #4]
 8007668:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Nonce */
    ctx->state[13] = BYTES_TO_U32_LE( nonce, 0 );
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	781b      	ldrb	r3, [r3, #0]
 800766e:	461a      	mov	r2, r3
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	3301      	adds	r3, #1
 8007674:	781b      	ldrb	r3, [r3, #0]
 8007676:	021b      	lsls	r3, r3, #8
 8007678:	431a      	orrs	r2, r3
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	3302      	adds	r3, #2
 800767e:	781b      	ldrb	r3, [r3, #0]
 8007680:	041b      	lsls	r3, r3, #16
 8007682:	431a      	orrs	r2, r3
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	3303      	adds	r3, #3
 8007688:	781b      	ldrb	r3, [r3, #0]
 800768a:	061b      	lsls	r3, r3, #24
 800768c:	431a      	orrs	r2, r3
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	635a      	str	r2, [r3, #52]	@ 0x34
    ctx->state[14] = BYTES_TO_U32_LE( nonce, 4 );
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	3304      	adds	r3, #4
 8007696:	781b      	ldrb	r3, [r3, #0]
 8007698:	461a      	mov	r2, r3
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	3305      	adds	r3, #5
 800769e:	781b      	ldrb	r3, [r3, #0]
 80076a0:	021b      	lsls	r3, r3, #8
 80076a2:	431a      	orrs	r2, r3
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	3306      	adds	r3, #6
 80076a8:	781b      	ldrb	r3, [r3, #0]
 80076aa:	041b      	lsls	r3, r3, #16
 80076ac:	431a      	orrs	r2, r3
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	3307      	adds	r3, #7
 80076b2:	781b      	ldrb	r3, [r3, #0]
 80076b4:	061b      	lsls	r3, r3, #24
 80076b6:	431a      	orrs	r2, r3
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	639a      	str	r2, [r3, #56]	@ 0x38
    ctx->state[15] = BYTES_TO_U32_LE( nonce, 8 );
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	3308      	adds	r3, #8
 80076c0:	781b      	ldrb	r3, [r3, #0]
 80076c2:	461a      	mov	r2, r3
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	3309      	adds	r3, #9
 80076c8:	781b      	ldrb	r3, [r3, #0]
 80076ca:	021b      	lsls	r3, r3, #8
 80076cc:	431a      	orrs	r2, r3
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	330a      	adds	r3, #10
 80076d2:	781b      	ldrb	r3, [r3, #0]
 80076d4:	041b      	lsls	r3, r3, #16
 80076d6:	431a      	orrs	r2, r3
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	330b      	adds	r3, #11
 80076dc:	781b      	ldrb	r3, [r3, #0]
 80076de:	061b      	lsls	r3, r3, #24
 80076e0:	431a      	orrs	r2, r3
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    mbedtls_platform_zeroize( ctx->keystream8, sizeof( ctx->keystream8 ) );
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	3340      	adds	r3, #64	@ 0x40
 80076ea:	2140      	movs	r1, #64	@ 0x40
 80076ec:	4618      	mov	r0, r3
 80076ee:	f000 f93d 	bl	800796c <mbedtls_platform_zeroize>

    /* Initially, there's no keystream bytes available */
    ctx->keystream_bytes_used = CHACHA20_BLOCK_SIZE_BYTES;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2240      	movs	r2, #64	@ 0x40
 80076f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return( 0 );
 80076fa:	2300      	movs	r3, #0
}
 80076fc:	4618      	mov	r0, r3
 80076fe:	3710      	adds	r7, #16
 8007700:	46bd      	mov	sp, r7
 8007702:	bd80      	pop	{r7, pc}

08007704 <mbedtls_chacha20_update>:

int mbedtls_chacha20_update( mbedtls_chacha20_context *ctx,
                              size_t size,
                              const unsigned char *input,
                              unsigned char *output )
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b086      	sub	sp, #24
 8007708:	af00      	add	r7, sp, #0
 800770a:	60f8      	str	r0, [r7, #12]
 800770c:	60b9      	str	r1, [r7, #8]
 800770e:	607a      	str	r2, [r7, #4]
 8007710:	603b      	str	r3, [r7, #0]
    size_t offset = 0U;
 8007712:	2300      	movs	r3, #0
 8007714:	617b      	str	r3, [r7, #20]
    CHACHA20_VALIDATE_RET( ctx != NULL );
    CHACHA20_VALIDATE_RET( size == 0 || input  != NULL );
    CHACHA20_VALIDATE_RET( size == 0 || output != NULL );

    /* Use leftover keystream bytes, if available */
    while( size > 0U && ctx->keystream_bytes_used < CHACHA20_BLOCK_SIZE_BYTES )
 8007716:	e01d      	b.n	8007754 <mbedtls_chacha20_update+0x50>
    {
        output[offset] = input[offset]
 8007718:	687a      	ldr	r2, [r7, #4]
 800771a:	697b      	ldr	r3, [r7, #20]
 800771c:	4413      	add	r3, r2
 800771e:	7819      	ldrb	r1, [r3, #0]
                       ^ ctx->keystream8[ctx->keystream_bytes_used];
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007726:	68fa      	ldr	r2, [r7, #12]
 8007728:	4413      	add	r3, r2
 800772a:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
        output[offset] = input[offset]
 800772e:	6838      	ldr	r0, [r7, #0]
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	4403      	add	r3, r0
 8007734:	404a      	eors	r2, r1
 8007736:	b2d2      	uxtb	r2, r2
 8007738:	701a      	strb	r2, [r3, #0]

        ctx->keystream_bytes_used++;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007740:	1c5a      	adds	r2, r3, #1
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        offset++;
 8007748:	697b      	ldr	r3, [r7, #20]
 800774a:	3301      	adds	r3, #1
 800774c:	617b      	str	r3, [r7, #20]
        size--;
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	3b01      	subs	r3, #1
 8007752:	60bb      	str	r3, [r7, #8]
    while( size > 0U && ctx->keystream_bytes_used < CHACHA20_BLOCK_SIZE_BYTES )
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	2b00      	cmp	r3, #0
 8007758:	f000 80cf 	beq.w	80078fa <mbedtls_chacha20_update+0x1f6>
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007762:	2b3f      	cmp	r3, #63	@ 0x3f
 8007764:	d9d8      	bls.n	8007718 <mbedtls_chacha20_update+0x14>
    }

    /* Process full blocks */
    while( size >= CHACHA20_BLOCK_SIZE_BYTES )
 8007766:	e0c8      	b.n	80078fa <mbedtls_chacha20_update+0x1f6>
    {
        /* Generate new keystream block and increment counter */
        chacha20_block( ctx->state, ctx->keystream8 );
 8007768:	68fa      	ldr	r2, [r7, #12]
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	3340      	adds	r3, #64	@ 0x40
 800776e:	4619      	mov	r1, r3
 8007770:	4610      	mov	r0, r2
 8007772:	f7ff fdc1 	bl	80072f8 <chacha20_block>
        ctx->state[CHACHA20_CTR_INDEX]++;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800777a:	1c5a      	adds	r2, r3, #1
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	631a      	str	r2, [r3, #48]	@ 0x30

        for( i = 0U; i < 64U; i += 8U )
 8007780:	2300      	movs	r3, #0
 8007782:	613b      	str	r3, [r7, #16]
 8007784:	e0af      	b.n	80078e6 <mbedtls_chacha20_update+0x1e2>
        {
            output[offset + i  ] = input[offset + i  ] ^ ctx->keystream8[i  ];
 8007786:	697a      	ldr	r2, [r7, #20]
 8007788:	693b      	ldr	r3, [r7, #16]
 800778a:	4413      	add	r3, r2
 800778c:	687a      	ldr	r2, [r7, #4]
 800778e:	4413      	add	r3, r2
 8007790:	7819      	ldrb	r1, [r3, #0]
 8007792:	68fa      	ldr	r2, [r7, #12]
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	4413      	add	r3, r2
 8007798:	3340      	adds	r3, #64	@ 0x40
 800779a:	781a      	ldrb	r2, [r3, #0]
 800779c:	6978      	ldr	r0, [r7, #20]
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	4403      	add	r3, r0
 80077a2:	6838      	ldr	r0, [r7, #0]
 80077a4:	4403      	add	r3, r0
 80077a6:	404a      	eors	r2, r1
 80077a8:	b2d2      	uxtb	r2, r2
 80077aa:	701a      	strb	r2, [r3, #0]
            output[offset + i+1] = input[offset + i+1] ^ ctx->keystream8[i+1];
 80077ac:	697a      	ldr	r2, [r7, #20]
 80077ae:	693b      	ldr	r3, [r7, #16]
 80077b0:	4413      	add	r3, r2
 80077b2:	3301      	adds	r3, #1
 80077b4:	687a      	ldr	r2, [r7, #4]
 80077b6:	4413      	add	r3, r2
 80077b8:	7819      	ldrb	r1, [r3, #0]
 80077ba:	693b      	ldr	r3, [r7, #16]
 80077bc:	3301      	adds	r3, #1
 80077be:	68fa      	ldr	r2, [r7, #12]
 80077c0:	4413      	add	r3, r2
 80077c2:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80077c6:	6978      	ldr	r0, [r7, #20]
 80077c8:	693b      	ldr	r3, [r7, #16]
 80077ca:	4403      	add	r3, r0
 80077cc:	3301      	adds	r3, #1
 80077ce:	6838      	ldr	r0, [r7, #0]
 80077d0:	4403      	add	r3, r0
 80077d2:	404a      	eors	r2, r1
 80077d4:	b2d2      	uxtb	r2, r2
 80077d6:	701a      	strb	r2, [r3, #0]
            output[offset + i+2] = input[offset + i+2] ^ ctx->keystream8[i+2];
 80077d8:	697a      	ldr	r2, [r7, #20]
 80077da:	693b      	ldr	r3, [r7, #16]
 80077dc:	4413      	add	r3, r2
 80077de:	3302      	adds	r3, #2
 80077e0:	687a      	ldr	r2, [r7, #4]
 80077e2:	4413      	add	r3, r2
 80077e4:	7819      	ldrb	r1, [r3, #0]
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	3302      	adds	r3, #2
 80077ea:	68fa      	ldr	r2, [r7, #12]
 80077ec:	4413      	add	r3, r2
 80077ee:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80077f2:	6978      	ldr	r0, [r7, #20]
 80077f4:	693b      	ldr	r3, [r7, #16]
 80077f6:	4403      	add	r3, r0
 80077f8:	3302      	adds	r3, #2
 80077fa:	6838      	ldr	r0, [r7, #0]
 80077fc:	4403      	add	r3, r0
 80077fe:	404a      	eors	r2, r1
 8007800:	b2d2      	uxtb	r2, r2
 8007802:	701a      	strb	r2, [r3, #0]
            output[offset + i+3] = input[offset + i+3] ^ ctx->keystream8[i+3];
 8007804:	697a      	ldr	r2, [r7, #20]
 8007806:	693b      	ldr	r3, [r7, #16]
 8007808:	4413      	add	r3, r2
 800780a:	3303      	adds	r3, #3
 800780c:	687a      	ldr	r2, [r7, #4]
 800780e:	4413      	add	r3, r2
 8007810:	7819      	ldrb	r1, [r3, #0]
 8007812:	693b      	ldr	r3, [r7, #16]
 8007814:	3303      	adds	r3, #3
 8007816:	68fa      	ldr	r2, [r7, #12]
 8007818:	4413      	add	r3, r2
 800781a:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800781e:	6978      	ldr	r0, [r7, #20]
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	4403      	add	r3, r0
 8007824:	3303      	adds	r3, #3
 8007826:	6838      	ldr	r0, [r7, #0]
 8007828:	4403      	add	r3, r0
 800782a:	404a      	eors	r2, r1
 800782c:	b2d2      	uxtb	r2, r2
 800782e:	701a      	strb	r2, [r3, #0]
            output[offset + i+4] = input[offset + i+4] ^ ctx->keystream8[i+4];
 8007830:	697a      	ldr	r2, [r7, #20]
 8007832:	693b      	ldr	r3, [r7, #16]
 8007834:	4413      	add	r3, r2
 8007836:	3304      	adds	r3, #4
 8007838:	687a      	ldr	r2, [r7, #4]
 800783a:	4413      	add	r3, r2
 800783c:	7819      	ldrb	r1, [r3, #0]
 800783e:	693b      	ldr	r3, [r7, #16]
 8007840:	3304      	adds	r3, #4
 8007842:	68fa      	ldr	r2, [r7, #12]
 8007844:	4413      	add	r3, r2
 8007846:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800784a:	6978      	ldr	r0, [r7, #20]
 800784c:	693b      	ldr	r3, [r7, #16]
 800784e:	4403      	add	r3, r0
 8007850:	3304      	adds	r3, #4
 8007852:	6838      	ldr	r0, [r7, #0]
 8007854:	4403      	add	r3, r0
 8007856:	404a      	eors	r2, r1
 8007858:	b2d2      	uxtb	r2, r2
 800785a:	701a      	strb	r2, [r3, #0]
            output[offset + i+5] = input[offset + i+5] ^ ctx->keystream8[i+5];
 800785c:	697a      	ldr	r2, [r7, #20]
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	4413      	add	r3, r2
 8007862:	3305      	adds	r3, #5
 8007864:	687a      	ldr	r2, [r7, #4]
 8007866:	4413      	add	r3, r2
 8007868:	7819      	ldrb	r1, [r3, #0]
 800786a:	693b      	ldr	r3, [r7, #16]
 800786c:	3305      	adds	r3, #5
 800786e:	68fa      	ldr	r2, [r7, #12]
 8007870:	4413      	add	r3, r2
 8007872:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8007876:	6978      	ldr	r0, [r7, #20]
 8007878:	693b      	ldr	r3, [r7, #16]
 800787a:	4403      	add	r3, r0
 800787c:	3305      	adds	r3, #5
 800787e:	6838      	ldr	r0, [r7, #0]
 8007880:	4403      	add	r3, r0
 8007882:	404a      	eors	r2, r1
 8007884:	b2d2      	uxtb	r2, r2
 8007886:	701a      	strb	r2, [r3, #0]
            output[offset + i+6] = input[offset + i+6] ^ ctx->keystream8[i+6];
 8007888:	697a      	ldr	r2, [r7, #20]
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	4413      	add	r3, r2
 800788e:	3306      	adds	r3, #6
 8007890:	687a      	ldr	r2, [r7, #4]
 8007892:	4413      	add	r3, r2
 8007894:	7819      	ldrb	r1, [r3, #0]
 8007896:	693b      	ldr	r3, [r7, #16]
 8007898:	3306      	adds	r3, #6
 800789a:	68fa      	ldr	r2, [r7, #12]
 800789c:	4413      	add	r3, r2
 800789e:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80078a2:	6978      	ldr	r0, [r7, #20]
 80078a4:	693b      	ldr	r3, [r7, #16]
 80078a6:	4403      	add	r3, r0
 80078a8:	3306      	adds	r3, #6
 80078aa:	6838      	ldr	r0, [r7, #0]
 80078ac:	4403      	add	r3, r0
 80078ae:	404a      	eors	r2, r1
 80078b0:	b2d2      	uxtb	r2, r2
 80078b2:	701a      	strb	r2, [r3, #0]
            output[offset + i+7] = input[offset + i+7] ^ ctx->keystream8[i+7];
 80078b4:	697a      	ldr	r2, [r7, #20]
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	4413      	add	r3, r2
 80078ba:	3307      	adds	r3, #7
 80078bc:	687a      	ldr	r2, [r7, #4]
 80078be:	4413      	add	r3, r2
 80078c0:	7819      	ldrb	r1, [r3, #0]
 80078c2:	693b      	ldr	r3, [r7, #16]
 80078c4:	3307      	adds	r3, #7
 80078c6:	68fa      	ldr	r2, [r7, #12]
 80078c8:	4413      	add	r3, r2
 80078ca:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80078ce:	6978      	ldr	r0, [r7, #20]
 80078d0:	693b      	ldr	r3, [r7, #16]
 80078d2:	4403      	add	r3, r0
 80078d4:	3307      	adds	r3, #7
 80078d6:	6838      	ldr	r0, [r7, #0]
 80078d8:	4403      	add	r3, r0
 80078da:	404a      	eors	r2, r1
 80078dc:	b2d2      	uxtb	r2, r2
 80078de:	701a      	strb	r2, [r3, #0]
        for( i = 0U; i < 64U; i += 8U )
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	3308      	adds	r3, #8
 80078e4:	613b      	str	r3, [r7, #16]
 80078e6:	693b      	ldr	r3, [r7, #16]
 80078e8:	2b3f      	cmp	r3, #63	@ 0x3f
 80078ea:	f67f af4c 	bls.w	8007786 <mbedtls_chacha20_update+0x82>
        }

        offset += CHACHA20_BLOCK_SIZE_BYTES;
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	3340      	adds	r3, #64	@ 0x40
 80078f2:	617b      	str	r3, [r7, #20]
        size   -= CHACHA20_BLOCK_SIZE_BYTES;
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	3b40      	subs	r3, #64	@ 0x40
 80078f8:	60bb      	str	r3, [r7, #8]
    while( size >= CHACHA20_BLOCK_SIZE_BYTES )
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	2b3f      	cmp	r3, #63	@ 0x3f
 80078fe:	f63f af33 	bhi.w	8007768 <mbedtls_chacha20_update+0x64>
    }

    /* Last (partial) block */
    if( size > 0U )
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d02c      	beq.n	8007962 <mbedtls_chacha20_update+0x25e>
    {
        /* Generate new keystream block and increment counter */
        chacha20_block( ctx->state, ctx->keystream8 );
 8007908:	68fa      	ldr	r2, [r7, #12]
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	3340      	adds	r3, #64	@ 0x40
 800790e:	4619      	mov	r1, r3
 8007910:	4610      	mov	r0, r2
 8007912:	f7ff fcf1 	bl	80072f8 <chacha20_block>
        ctx->state[CHACHA20_CTR_INDEX]++;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800791a:	1c5a      	adds	r2, r3, #1
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	631a      	str	r2, [r3, #48]	@ 0x30

        for( i = 0U; i < size; i++)
 8007920:	2300      	movs	r3, #0
 8007922:	613b      	str	r3, [r7, #16]
 8007924:	e015      	b.n	8007952 <mbedtls_chacha20_update+0x24e>
        {
            output[offset + i] = input[offset + i] ^ ctx->keystream8[i];
 8007926:	697a      	ldr	r2, [r7, #20]
 8007928:	693b      	ldr	r3, [r7, #16]
 800792a:	4413      	add	r3, r2
 800792c:	687a      	ldr	r2, [r7, #4]
 800792e:	4413      	add	r3, r2
 8007930:	7819      	ldrb	r1, [r3, #0]
 8007932:	68fa      	ldr	r2, [r7, #12]
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	4413      	add	r3, r2
 8007938:	3340      	adds	r3, #64	@ 0x40
 800793a:	781a      	ldrb	r2, [r3, #0]
 800793c:	6978      	ldr	r0, [r7, #20]
 800793e:	693b      	ldr	r3, [r7, #16]
 8007940:	4403      	add	r3, r0
 8007942:	6838      	ldr	r0, [r7, #0]
 8007944:	4403      	add	r3, r0
 8007946:	404a      	eors	r2, r1
 8007948:	b2d2      	uxtb	r2, r2
 800794a:	701a      	strb	r2, [r3, #0]
        for( i = 0U; i < size; i++)
 800794c:	693b      	ldr	r3, [r7, #16]
 800794e:	3301      	adds	r3, #1
 8007950:	613b      	str	r3, [r7, #16]
 8007952:	693a      	ldr	r2, [r7, #16]
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	429a      	cmp	r2, r3
 8007958:	d3e5      	bcc.n	8007926 <mbedtls_chacha20_update+0x222>
        }

        ctx->keystream_bytes_used = size;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	68ba      	ldr	r2, [r7, #8]
 800795e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    }

    return( 0 );
 8007962:	2300      	movs	r3, #0
}
 8007964:	4618      	mov	r0, r3
 8007966:	3718      	adds	r7, #24
 8007968:	46bd      	mov	sp, r7
 800796a:	bd80      	pop	{r7, pc}

0800796c <mbedtls_platform_zeroize>:
 * platform and needs.
 */
static void * (* const volatile memset_func)( void *, int, size_t ) = memset;

void mbedtls_platform_zeroize( void *buf, size_t len )
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b082      	sub	sp, #8
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
 8007974:	6039      	str	r1, [r7, #0]
    memset_func( buf, 0, len );
 8007976:	4b05      	ldr	r3, [pc, #20]	@ (800798c <mbedtls_platform_zeroize+0x20>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	683a      	ldr	r2, [r7, #0]
 800797c:	2100      	movs	r1, #0
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	4798      	blx	r3
}
 8007982:	bf00      	nop
 8007984:	3708      	adds	r7, #8
 8007986:	46bd      	mov	sp, r7
 8007988:	bd80      	pop	{r7, pc}
 800798a:	bf00      	nop
 800798c:	0800b6b8 	.word	0x0800b6b8

08007990 <sbrk_aligned>:
 8007990:	b570      	push	{r4, r5, r6, lr}
 8007992:	4e0f      	ldr	r6, [pc, #60]	@ (80079d0 <sbrk_aligned+0x40>)
 8007994:	460c      	mov	r4, r1
 8007996:	6831      	ldr	r1, [r6, #0]
 8007998:	4605      	mov	r5, r0
 800799a:	b911      	cbnz	r1, 80079a2 <sbrk_aligned+0x12>
 800799c:	f000 fb3c 	bl	8008018 <_sbrk_r>
 80079a0:	6030      	str	r0, [r6, #0]
 80079a2:	4621      	mov	r1, r4
 80079a4:	4628      	mov	r0, r5
 80079a6:	f000 fb37 	bl	8008018 <_sbrk_r>
 80079aa:	1c43      	adds	r3, r0, #1
 80079ac:	d103      	bne.n	80079b6 <sbrk_aligned+0x26>
 80079ae:	f04f 34ff 	mov.w	r4, #4294967295
 80079b2:	4620      	mov	r0, r4
 80079b4:	bd70      	pop	{r4, r5, r6, pc}
 80079b6:	1cc4      	adds	r4, r0, #3
 80079b8:	f024 0403 	bic.w	r4, r4, #3
 80079bc:	42a0      	cmp	r0, r4
 80079be:	d0f8      	beq.n	80079b2 <sbrk_aligned+0x22>
 80079c0:	1a21      	subs	r1, r4, r0
 80079c2:	4628      	mov	r0, r5
 80079c4:	f000 fb28 	bl	8008018 <_sbrk_r>
 80079c8:	3001      	adds	r0, #1
 80079ca:	d1f2      	bne.n	80079b2 <sbrk_aligned+0x22>
 80079cc:	e7ef      	b.n	80079ae <sbrk_aligned+0x1e>
 80079ce:	bf00      	nop
 80079d0:	20004114 	.word	0x20004114

080079d4 <_malloc_r>:
 80079d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079d8:	1ccd      	adds	r5, r1, #3
 80079da:	f025 0503 	bic.w	r5, r5, #3
 80079de:	3508      	adds	r5, #8
 80079e0:	2d0c      	cmp	r5, #12
 80079e2:	bf38      	it	cc
 80079e4:	250c      	movcc	r5, #12
 80079e6:	2d00      	cmp	r5, #0
 80079e8:	4606      	mov	r6, r0
 80079ea:	db01      	blt.n	80079f0 <_malloc_r+0x1c>
 80079ec:	42a9      	cmp	r1, r5
 80079ee:	d904      	bls.n	80079fa <_malloc_r+0x26>
 80079f0:	230c      	movs	r3, #12
 80079f2:	6033      	str	r3, [r6, #0]
 80079f4:	2000      	movs	r0, #0
 80079f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007ad0 <_malloc_r+0xfc>
 80079fe:	f000 f869 	bl	8007ad4 <__malloc_lock>
 8007a02:	f8d8 3000 	ldr.w	r3, [r8]
 8007a06:	461c      	mov	r4, r3
 8007a08:	bb44      	cbnz	r4, 8007a5c <_malloc_r+0x88>
 8007a0a:	4629      	mov	r1, r5
 8007a0c:	4630      	mov	r0, r6
 8007a0e:	f7ff ffbf 	bl	8007990 <sbrk_aligned>
 8007a12:	1c43      	adds	r3, r0, #1
 8007a14:	4604      	mov	r4, r0
 8007a16:	d158      	bne.n	8007aca <_malloc_r+0xf6>
 8007a18:	f8d8 4000 	ldr.w	r4, [r8]
 8007a1c:	4627      	mov	r7, r4
 8007a1e:	2f00      	cmp	r7, #0
 8007a20:	d143      	bne.n	8007aaa <_malloc_r+0xd6>
 8007a22:	2c00      	cmp	r4, #0
 8007a24:	d04b      	beq.n	8007abe <_malloc_r+0xea>
 8007a26:	6823      	ldr	r3, [r4, #0]
 8007a28:	4639      	mov	r1, r7
 8007a2a:	4630      	mov	r0, r6
 8007a2c:	eb04 0903 	add.w	r9, r4, r3
 8007a30:	f000 faf2 	bl	8008018 <_sbrk_r>
 8007a34:	4581      	cmp	r9, r0
 8007a36:	d142      	bne.n	8007abe <_malloc_r+0xea>
 8007a38:	6821      	ldr	r1, [r4, #0]
 8007a3a:	1a6d      	subs	r5, r5, r1
 8007a3c:	4629      	mov	r1, r5
 8007a3e:	4630      	mov	r0, r6
 8007a40:	f7ff ffa6 	bl	8007990 <sbrk_aligned>
 8007a44:	3001      	adds	r0, #1
 8007a46:	d03a      	beq.n	8007abe <_malloc_r+0xea>
 8007a48:	6823      	ldr	r3, [r4, #0]
 8007a4a:	442b      	add	r3, r5
 8007a4c:	6023      	str	r3, [r4, #0]
 8007a4e:	f8d8 3000 	ldr.w	r3, [r8]
 8007a52:	685a      	ldr	r2, [r3, #4]
 8007a54:	bb62      	cbnz	r2, 8007ab0 <_malloc_r+0xdc>
 8007a56:	f8c8 7000 	str.w	r7, [r8]
 8007a5a:	e00f      	b.n	8007a7c <_malloc_r+0xa8>
 8007a5c:	6822      	ldr	r2, [r4, #0]
 8007a5e:	1b52      	subs	r2, r2, r5
 8007a60:	d420      	bmi.n	8007aa4 <_malloc_r+0xd0>
 8007a62:	2a0b      	cmp	r2, #11
 8007a64:	d917      	bls.n	8007a96 <_malloc_r+0xc2>
 8007a66:	1961      	adds	r1, r4, r5
 8007a68:	42a3      	cmp	r3, r4
 8007a6a:	6025      	str	r5, [r4, #0]
 8007a6c:	bf18      	it	ne
 8007a6e:	6059      	strne	r1, [r3, #4]
 8007a70:	6863      	ldr	r3, [r4, #4]
 8007a72:	bf08      	it	eq
 8007a74:	f8c8 1000 	streq.w	r1, [r8]
 8007a78:	5162      	str	r2, [r4, r5]
 8007a7a:	604b      	str	r3, [r1, #4]
 8007a7c:	4630      	mov	r0, r6
 8007a7e:	f000 f82f 	bl	8007ae0 <__malloc_unlock>
 8007a82:	f104 000b 	add.w	r0, r4, #11
 8007a86:	1d23      	adds	r3, r4, #4
 8007a88:	f020 0007 	bic.w	r0, r0, #7
 8007a8c:	1ac2      	subs	r2, r0, r3
 8007a8e:	bf1c      	itt	ne
 8007a90:	1a1b      	subne	r3, r3, r0
 8007a92:	50a3      	strne	r3, [r4, r2]
 8007a94:	e7af      	b.n	80079f6 <_malloc_r+0x22>
 8007a96:	6862      	ldr	r2, [r4, #4]
 8007a98:	42a3      	cmp	r3, r4
 8007a9a:	bf0c      	ite	eq
 8007a9c:	f8c8 2000 	streq.w	r2, [r8]
 8007aa0:	605a      	strne	r2, [r3, #4]
 8007aa2:	e7eb      	b.n	8007a7c <_malloc_r+0xa8>
 8007aa4:	4623      	mov	r3, r4
 8007aa6:	6864      	ldr	r4, [r4, #4]
 8007aa8:	e7ae      	b.n	8007a08 <_malloc_r+0x34>
 8007aaa:	463c      	mov	r4, r7
 8007aac:	687f      	ldr	r7, [r7, #4]
 8007aae:	e7b6      	b.n	8007a1e <_malloc_r+0x4a>
 8007ab0:	461a      	mov	r2, r3
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	42a3      	cmp	r3, r4
 8007ab6:	d1fb      	bne.n	8007ab0 <_malloc_r+0xdc>
 8007ab8:	2300      	movs	r3, #0
 8007aba:	6053      	str	r3, [r2, #4]
 8007abc:	e7de      	b.n	8007a7c <_malloc_r+0xa8>
 8007abe:	230c      	movs	r3, #12
 8007ac0:	6033      	str	r3, [r6, #0]
 8007ac2:	4630      	mov	r0, r6
 8007ac4:	f000 f80c 	bl	8007ae0 <__malloc_unlock>
 8007ac8:	e794      	b.n	80079f4 <_malloc_r+0x20>
 8007aca:	6005      	str	r5, [r0, #0]
 8007acc:	e7d6      	b.n	8007a7c <_malloc_r+0xa8>
 8007ace:	bf00      	nop
 8007ad0:	20004118 	.word	0x20004118

08007ad4 <__malloc_lock>:
 8007ad4:	4801      	ldr	r0, [pc, #4]	@ (8007adc <__malloc_lock+0x8>)
 8007ad6:	f000 baec 	b.w	80080b2 <__retarget_lock_acquire_recursive>
 8007ada:	bf00      	nop
 8007adc:	2000425c 	.word	0x2000425c

08007ae0 <__malloc_unlock>:
 8007ae0:	4801      	ldr	r0, [pc, #4]	@ (8007ae8 <__malloc_unlock+0x8>)
 8007ae2:	f000 bae7 	b.w	80080b4 <__retarget_lock_release_recursive>
 8007ae6:	bf00      	nop
 8007ae8:	2000425c 	.word	0x2000425c

08007aec <std>:
 8007aec:	2300      	movs	r3, #0
 8007aee:	b510      	push	{r4, lr}
 8007af0:	4604      	mov	r4, r0
 8007af2:	e9c0 3300 	strd	r3, r3, [r0]
 8007af6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007afa:	6083      	str	r3, [r0, #8]
 8007afc:	8181      	strh	r1, [r0, #12]
 8007afe:	6643      	str	r3, [r0, #100]	@ 0x64
 8007b00:	81c2      	strh	r2, [r0, #14]
 8007b02:	6183      	str	r3, [r0, #24]
 8007b04:	4619      	mov	r1, r3
 8007b06:	2208      	movs	r2, #8
 8007b08:	305c      	adds	r0, #92	@ 0x5c
 8007b0a:	f000 fa49 	bl	8007fa0 <memset>
 8007b0e:	4b0d      	ldr	r3, [pc, #52]	@ (8007b44 <std+0x58>)
 8007b10:	6263      	str	r3, [r4, #36]	@ 0x24
 8007b12:	4b0d      	ldr	r3, [pc, #52]	@ (8007b48 <std+0x5c>)
 8007b14:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007b16:	4b0d      	ldr	r3, [pc, #52]	@ (8007b4c <std+0x60>)
 8007b18:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007b1a:	4b0d      	ldr	r3, [pc, #52]	@ (8007b50 <std+0x64>)
 8007b1c:	6323      	str	r3, [r4, #48]	@ 0x30
 8007b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8007b54 <std+0x68>)
 8007b20:	6224      	str	r4, [r4, #32]
 8007b22:	429c      	cmp	r4, r3
 8007b24:	d006      	beq.n	8007b34 <std+0x48>
 8007b26:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007b2a:	4294      	cmp	r4, r2
 8007b2c:	d002      	beq.n	8007b34 <std+0x48>
 8007b2e:	33d0      	adds	r3, #208	@ 0xd0
 8007b30:	429c      	cmp	r4, r3
 8007b32:	d105      	bne.n	8007b40 <std+0x54>
 8007b34:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007b38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b3c:	f000 bab8 	b.w	80080b0 <__retarget_lock_init_recursive>
 8007b40:	bd10      	pop	{r4, pc}
 8007b42:	bf00      	nop
 8007b44:	08007dbd 	.word	0x08007dbd
 8007b48:	08007ddf 	.word	0x08007ddf
 8007b4c:	08007e17 	.word	0x08007e17
 8007b50:	08007e3b 	.word	0x08007e3b
 8007b54:	2000411c 	.word	0x2000411c

08007b58 <stdio_exit_handler>:
 8007b58:	4a02      	ldr	r2, [pc, #8]	@ (8007b64 <stdio_exit_handler+0xc>)
 8007b5a:	4903      	ldr	r1, [pc, #12]	@ (8007b68 <stdio_exit_handler+0x10>)
 8007b5c:	4803      	ldr	r0, [pc, #12]	@ (8007b6c <stdio_exit_handler+0x14>)
 8007b5e:	f000 b869 	b.w	8007c34 <_fwalk_sglue>
 8007b62:	bf00      	nop
 8007b64:	20000020 	.word	0x20000020
 8007b68:	08008abd 	.word	0x08008abd
 8007b6c:	20000030 	.word	0x20000030

08007b70 <cleanup_stdio>:
 8007b70:	6841      	ldr	r1, [r0, #4]
 8007b72:	4b0c      	ldr	r3, [pc, #48]	@ (8007ba4 <cleanup_stdio+0x34>)
 8007b74:	4299      	cmp	r1, r3
 8007b76:	b510      	push	{r4, lr}
 8007b78:	4604      	mov	r4, r0
 8007b7a:	d001      	beq.n	8007b80 <cleanup_stdio+0x10>
 8007b7c:	f000 ff9e 	bl	8008abc <_fflush_r>
 8007b80:	68a1      	ldr	r1, [r4, #8]
 8007b82:	4b09      	ldr	r3, [pc, #36]	@ (8007ba8 <cleanup_stdio+0x38>)
 8007b84:	4299      	cmp	r1, r3
 8007b86:	d002      	beq.n	8007b8e <cleanup_stdio+0x1e>
 8007b88:	4620      	mov	r0, r4
 8007b8a:	f000 ff97 	bl	8008abc <_fflush_r>
 8007b8e:	68e1      	ldr	r1, [r4, #12]
 8007b90:	4b06      	ldr	r3, [pc, #24]	@ (8007bac <cleanup_stdio+0x3c>)
 8007b92:	4299      	cmp	r1, r3
 8007b94:	d004      	beq.n	8007ba0 <cleanup_stdio+0x30>
 8007b96:	4620      	mov	r0, r4
 8007b98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b9c:	f000 bf8e 	b.w	8008abc <_fflush_r>
 8007ba0:	bd10      	pop	{r4, pc}
 8007ba2:	bf00      	nop
 8007ba4:	2000411c 	.word	0x2000411c
 8007ba8:	20004184 	.word	0x20004184
 8007bac:	200041ec 	.word	0x200041ec

08007bb0 <global_stdio_init.part.0>:
 8007bb0:	b510      	push	{r4, lr}
 8007bb2:	4b0b      	ldr	r3, [pc, #44]	@ (8007be0 <global_stdio_init.part.0+0x30>)
 8007bb4:	4c0b      	ldr	r4, [pc, #44]	@ (8007be4 <global_stdio_init.part.0+0x34>)
 8007bb6:	4a0c      	ldr	r2, [pc, #48]	@ (8007be8 <global_stdio_init.part.0+0x38>)
 8007bb8:	601a      	str	r2, [r3, #0]
 8007bba:	4620      	mov	r0, r4
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	2104      	movs	r1, #4
 8007bc0:	f7ff ff94 	bl	8007aec <std>
 8007bc4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007bc8:	2201      	movs	r2, #1
 8007bca:	2109      	movs	r1, #9
 8007bcc:	f7ff ff8e 	bl	8007aec <std>
 8007bd0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007bd4:	2202      	movs	r2, #2
 8007bd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bda:	2112      	movs	r1, #18
 8007bdc:	f7ff bf86 	b.w	8007aec <std>
 8007be0:	20004254 	.word	0x20004254
 8007be4:	2000411c 	.word	0x2000411c
 8007be8:	08007b59 	.word	0x08007b59

08007bec <__sfp_lock_acquire>:
 8007bec:	4801      	ldr	r0, [pc, #4]	@ (8007bf4 <__sfp_lock_acquire+0x8>)
 8007bee:	f000 ba60 	b.w	80080b2 <__retarget_lock_acquire_recursive>
 8007bf2:	bf00      	nop
 8007bf4:	2000425d 	.word	0x2000425d

08007bf8 <__sfp_lock_release>:
 8007bf8:	4801      	ldr	r0, [pc, #4]	@ (8007c00 <__sfp_lock_release+0x8>)
 8007bfa:	f000 ba5b 	b.w	80080b4 <__retarget_lock_release_recursive>
 8007bfe:	bf00      	nop
 8007c00:	2000425d 	.word	0x2000425d

08007c04 <__sinit>:
 8007c04:	b510      	push	{r4, lr}
 8007c06:	4604      	mov	r4, r0
 8007c08:	f7ff fff0 	bl	8007bec <__sfp_lock_acquire>
 8007c0c:	6a23      	ldr	r3, [r4, #32]
 8007c0e:	b11b      	cbz	r3, 8007c18 <__sinit+0x14>
 8007c10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c14:	f7ff bff0 	b.w	8007bf8 <__sfp_lock_release>
 8007c18:	4b04      	ldr	r3, [pc, #16]	@ (8007c2c <__sinit+0x28>)
 8007c1a:	6223      	str	r3, [r4, #32]
 8007c1c:	4b04      	ldr	r3, [pc, #16]	@ (8007c30 <__sinit+0x2c>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d1f5      	bne.n	8007c10 <__sinit+0xc>
 8007c24:	f7ff ffc4 	bl	8007bb0 <global_stdio_init.part.0>
 8007c28:	e7f2      	b.n	8007c10 <__sinit+0xc>
 8007c2a:	bf00      	nop
 8007c2c:	08007b71 	.word	0x08007b71
 8007c30:	20004254 	.word	0x20004254

08007c34 <_fwalk_sglue>:
 8007c34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c38:	4607      	mov	r7, r0
 8007c3a:	4688      	mov	r8, r1
 8007c3c:	4614      	mov	r4, r2
 8007c3e:	2600      	movs	r6, #0
 8007c40:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007c44:	f1b9 0901 	subs.w	r9, r9, #1
 8007c48:	d505      	bpl.n	8007c56 <_fwalk_sglue+0x22>
 8007c4a:	6824      	ldr	r4, [r4, #0]
 8007c4c:	2c00      	cmp	r4, #0
 8007c4e:	d1f7      	bne.n	8007c40 <_fwalk_sglue+0xc>
 8007c50:	4630      	mov	r0, r6
 8007c52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c56:	89ab      	ldrh	r3, [r5, #12]
 8007c58:	2b01      	cmp	r3, #1
 8007c5a:	d907      	bls.n	8007c6c <_fwalk_sglue+0x38>
 8007c5c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007c60:	3301      	adds	r3, #1
 8007c62:	d003      	beq.n	8007c6c <_fwalk_sglue+0x38>
 8007c64:	4629      	mov	r1, r5
 8007c66:	4638      	mov	r0, r7
 8007c68:	47c0      	blx	r8
 8007c6a:	4306      	orrs	r6, r0
 8007c6c:	3568      	adds	r5, #104	@ 0x68
 8007c6e:	e7e9      	b.n	8007c44 <_fwalk_sglue+0x10>

08007c70 <iprintf>:
 8007c70:	b40f      	push	{r0, r1, r2, r3}
 8007c72:	b507      	push	{r0, r1, r2, lr}
 8007c74:	4906      	ldr	r1, [pc, #24]	@ (8007c90 <iprintf+0x20>)
 8007c76:	ab04      	add	r3, sp, #16
 8007c78:	6808      	ldr	r0, [r1, #0]
 8007c7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c7e:	6881      	ldr	r1, [r0, #8]
 8007c80:	9301      	str	r3, [sp, #4]
 8007c82:	f000 fbf3 	bl	800846c <_vfiprintf_r>
 8007c86:	b003      	add	sp, #12
 8007c88:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c8c:	b004      	add	sp, #16
 8007c8e:	4770      	bx	lr
 8007c90:	2000002c 	.word	0x2000002c

08007c94 <_puts_r>:
 8007c94:	6a03      	ldr	r3, [r0, #32]
 8007c96:	b570      	push	{r4, r5, r6, lr}
 8007c98:	6884      	ldr	r4, [r0, #8]
 8007c9a:	4605      	mov	r5, r0
 8007c9c:	460e      	mov	r6, r1
 8007c9e:	b90b      	cbnz	r3, 8007ca4 <_puts_r+0x10>
 8007ca0:	f7ff ffb0 	bl	8007c04 <__sinit>
 8007ca4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ca6:	07db      	lsls	r3, r3, #31
 8007ca8:	d405      	bmi.n	8007cb6 <_puts_r+0x22>
 8007caa:	89a3      	ldrh	r3, [r4, #12]
 8007cac:	0598      	lsls	r0, r3, #22
 8007cae:	d402      	bmi.n	8007cb6 <_puts_r+0x22>
 8007cb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007cb2:	f000 f9fe 	bl	80080b2 <__retarget_lock_acquire_recursive>
 8007cb6:	89a3      	ldrh	r3, [r4, #12]
 8007cb8:	0719      	lsls	r1, r3, #28
 8007cba:	d502      	bpl.n	8007cc2 <_puts_r+0x2e>
 8007cbc:	6923      	ldr	r3, [r4, #16]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d135      	bne.n	8007d2e <_puts_r+0x9a>
 8007cc2:	4621      	mov	r1, r4
 8007cc4:	4628      	mov	r0, r5
 8007cc6:	f000 f8fb 	bl	8007ec0 <__swsetup_r>
 8007cca:	b380      	cbz	r0, 8007d2e <_puts_r+0x9a>
 8007ccc:	f04f 35ff 	mov.w	r5, #4294967295
 8007cd0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007cd2:	07da      	lsls	r2, r3, #31
 8007cd4:	d405      	bmi.n	8007ce2 <_puts_r+0x4e>
 8007cd6:	89a3      	ldrh	r3, [r4, #12]
 8007cd8:	059b      	lsls	r3, r3, #22
 8007cda:	d402      	bmi.n	8007ce2 <_puts_r+0x4e>
 8007cdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007cde:	f000 f9e9 	bl	80080b4 <__retarget_lock_release_recursive>
 8007ce2:	4628      	mov	r0, r5
 8007ce4:	bd70      	pop	{r4, r5, r6, pc}
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	da04      	bge.n	8007cf4 <_puts_r+0x60>
 8007cea:	69a2      	ldr	r2, [r4, #24]
 8007cec:	429a      	cmp	r2, r3
 8007cee:	dc17      	bgt.n	8007d20 <_puts_r+0x8c>
 8007cf0:	290a      	cmp	r1, #10
 8007cf2:	d015      	beq.n	8007d20 <_puts_r+0x8c>
 8007cf4:	6823      	ldr	r3, [r4, #0]
 8007cf6:	1c5a      	adds	r2, r3, #1
 8007cf8:	6022      	str	r2, [r4, #0]
 8007cfa:	7019      	strb	r1, [r3, #0]
 8007cfc:	68a3      	ldr	r3, [r4, #8]
 8007cfe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007d02:	3b01      	subs	r3, #1
 8007d04:	60a3      	str	r3, [r4, #8]
 8007d06:	2900      	cmp	r1, #0
 8007d08:	d1ed      	bne.n	8007ce6 <_puts_r+0x52>
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	da11      	bge.n	8007d32 <_puts_r+0x9e>
 8007d0e:	4622      	mov	r2, r4
 8007d10:	210a      	movs	r1, #10
 8007d12:	4628      	mov	r0, r5
 8007d14:	f000 f895 	bl	8007e42 <__swbuf_r>
 8007d18:	3001      	adds	r0, #1
 8007d1a:	d0d7      	beq.n	8007ccc <_puts_r+0x38>
 8007d1c:	250a      	movs	r5, #10
 8007d1e:	e7d7      	b.n	8007cd0 <_puts_r+0x3c>
 8007d20:	4622      	mov	r2, r4
 8007d22:	4628      	mov	r0, r5
 8007d24:	f000 f88d 	bl	8007e42 <__swbuf_r>
 8007d28:	3001      	adds	r0, #1
 8007d2a:	d1e7      	bne.n	8007cfc <_puts_r+0x68>
 8007d2c:	e7ce      	b.n	8007ccc <_puts_r+0x38>
 8007d2e:	3e01      	subs	r6, #1
 8007d30:	e7e4      	b.n	8007cfc <_puts_r+0x68>
 8007d32:	6823      	ldr	r3, [r4, #0]
 8007d34:	1c5a      	adds	r2, r3, #1
 8007d36:	6022      	str	r2, [r4, #0]
 8007d38:	220a      	movs	r2, #10
 8007d3a:	701a      	strb	r2, [r3, #0]
 8007d3c:	e7ee      	b.n	8007d1c <_puts_r+0x88>
	...

08007d40 <puts>:
 8007d40:	4b02      	ldr	r3, [pc, #8]	@ (8007d4c <puts+0xc>)
 8007d42:	4601      	mov	r1, r0
 8007d44:	6818      	ldr	r0, [r3, #0]
 8007d46:	f7ff bfa5 	b.w	8007c94 <_puts_r>
 8007d4a:	bf00      	nop
 8007d4c:	2000002c 	.word	0x2000002c

08007d50 <sniprintf>:
 8007d50:	b40c      	push	{r2, r3}
 8007d52:	b530      	push	{r4, r5, lr}
 8007d54:	4b18      	ldr	r3, [pc, #96]	@ (8007db8 <sniprintf+0x68>)
 8007d56:	1e0c      	subs	r4, r1, #0
 8007d58:	681d      	ldr	r5, [r3, #0]
 8007d5a:	b09d      	sub	sp, #116	@ 0x74
 8007d5c:	da08      	bge.n	8007d70 <sniprintf+0x20>
 8007d5e:	238b      	movs	r3, #139	@ 0x8b
 8007d60:	602b      	str	r3, [r5, #0]
 8007d62:	f04f 30ff 	mov.w	r0, #4294967295
 8007d66:	b01d      	add	sp, #116	@ 0x74
 8007d68:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007d6c:	b002      	add	sp, #8
 8007d6e:	4770      	bx	lr
 8007d70:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007d74:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007d78:	f04f 0300 	mov.w	r3, #0
 8007d7c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007d7e:	bf14      	ite	ne
 8007d80:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007d84:	4623      	moveq	r3, r4
 8007d86:	9304      	str	r3, [sp, #16]
 8007d88:	9307      	str	r3, [sp, #28]
 8007d8a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007d8e:	9002      	str	r0, [sp, #8]
 8007d90:	9006      	str	r0, [sp, #24]
 8007d92:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007d96:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007d98:	ab21      	add	r3, sp, #132	@ 0x84
 8007d9a:	a902      	add	r1, sp, #8
 8007d9c:	4628      	mov	r0, r5
 8007d9e:	9301      	str	r3, [sp, #4]
 8007da0:	f000 fa3e 	bl	8008220 <_svfiprintf_r>
 8007da4:	1c43      	adds	r3, r0, #1
 8007da6:	bfbc      	itt	lt
 8007da8:	238b      	movlt	r3, #139	@ 0x8b
 8007daa:	602b      	strlt	r3, [r5, #0]
 8007dac:	2c00      	cmp	r4, #0
 8007dae:	d0da      	beq.n	8007d66 <sniprintf+0x16>
 8007db0:	9b02      	ldr	r3, [sp, #8]
 8007db2:	2200      	movs	r2, #0
 8007db4:	701a      	strb	r2, [r3, #0]
 8007db6:	e7d6      	b.n	8007d66 <sniprintf+0x16>
 8007db8:	2000002c 	.word	0x2000002c

08007dbc <__sread>:
 8007dbc:	b510      	push	{r4, lr}
 8007dbe:	460c      	mov	r4, r1
 8007dc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dc4:	f000 f916 	bl	8007ff4 <_read_r>
 8007dc8:	2800      	cmp	r0, #0
 8007dca:	bfab      	itete	ge
 8007dcc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007dce:	89a3      	ldrhlt	r3, [r4, #12]
 8007dd0:	181b      	addge	r3, r3, r0
 8007dd2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007dd6:	bfac      	ite	ge
 8007dd8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007dda:	81a3      	strhlt	r3, [r4, #12]
 8007ddc:	bd10      	pop	{r4, pc}

08007dde <__swrite>:
 8007dde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007de2:	461f      	mov	r7, r3
 8007de4:	898b      	ldrh	r3, [r1, #12]
 8007de6:	05db      	lsls	r3, r3, #23
 8007de8:	4605      	mov	r5, r0
 8007dea:	460c      	mov	r4, r1
 8007dec:	4616      	mov	r6, r2
 8007dee:	d505      	bpl.n	8007dfc <__swrite+0x1e>
 8007df0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007df4:	2302      	movs	r3, #2
 8007df6:	2200      	movs	r2, #0
 8007df8:	f000 f8ea 	bl	8007fd0 <_lseek_r>
 8007dfc:	89a3      	ldrh	r3, [r4, #12]
 8007dfe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e02:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007e06:	81a3      	strh	r3, [r4, #12]
 8007e08:	4632      	mov	r2, r6
 8007e0a:	463b      	mov	r3, r7
 8007e0c:	4628      	mov	r0, r5
 8007e0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e12:	f000 b911 	b.w	8008038 <_write_r>

08007e16 <__sseek>:
 8007e16:	b510      	push	{r4, lr}
 8007e18:	460c      	mov	r4, r1
 8007e1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e1e:	f000 f8d7 	bl	8007fd0 <_lseek_r>
 8007e22:	1c43      	adds	r3, r0, #1
 8007e24:	89a3      	ldrh	r3, [r4, #12]
 8007e26:	bf15      	itete	ne
 8007e28:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007e2a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007e2e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007e32:	81a3      	strheq	r3, [r4, #12]
 8007e34:	bf18      	it	ne
 8007e36:	81a3      	strhne	r3, [r4, #12]
 8007e38:	bd10      	pop	{r4, pc}

08007e3a <__sclose>:
 8007e3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e3e:	f000 b8b7 	b.w	8007fb0 <_close_r>

08007e42 <__swbuf_r>:
 8007e42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e44:	460e      	mov	r6, r1
 8007e46:	4614      	mov	r4, r2
 8007e48:	4605      	mov	r5, r0
 8007e4a:	b118      	cbz	r0, 8007e54 <__swbuf_r+0x12>
 8007e4c:	6a03      	ldr	r3, [r0, #32]
 8007e4e:	b90b      	cbnz	r3, 8007e54 <__swbuf_r+0x12>
 8007e50:	f7ff fed8 	bl	8007c04 <__sinit>
 8007e54:	69a3      	ldr	r3, [r4, #24]
 8007e56:	60a3      	str	r3, [r4, #8]
 8007e58:	89a3      	ldrh	r3, [r4, #12]
 8007e5a:	071a      	lsls	r2, r3, #28
 8007e5c:	d501      	bpl.n	8007e62 <__swbuf_r+0x20>
 8007e5e:	6923      	ldr	r3, [r4, #16]
 8007e60:	b943      	cbnz	r3, 8007e74 <__swbuf_r+0x32>
 8007e62:	4621      	mov	r1, r4
 8007e64:	4628      	mov	r0, r5
 8007e66:	f000 f82b 	bl	8007ec0 <__swsetup_r>
 8007e6a:	b118      	cbz	r0, 8007e74 <__swbuf_r+0x32>
 8007e6c:	f04f 37ff 	mov.w	r7, #4294967295
 8007e70:	4638      	mov	r0, r7
 8007e72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e74:	6823      	ldr	r3, [r4, #0]
 8007e76:	6922      	ldr	r2, [r4, #16]
 8007e78:	1a98      	subs	r0, r3, r2
 8007e7a:	6963      	ldr	r3, [r4, #20]
 8007e7c:	b2f6      	uxtb	r6, r6
 8007e7e:	4283      	cmp	r3, r0
 8007e80:	4637      	mov	r7, r6
 8007e82:	dc05      	bgt.n	8007e90 <__swbuf_r+0x4e>
 8007e84:	4621      	mov	r1, r4
 8007e86:	4628      	mov	r0, r5
 8007e88:	f000 fe18 	bl	8008abc <_fflush_r>
 8007e8c:	2800      	cmp	r0, #0
 8007e8e:	d1ed      	bne.n	8007e6c <__swbuf_r+0x2a>
 8007e90:	68a3      	ldr	r3, [r4, #8]
 8007e92:	3b01      	subs	r3, #1
 8007e94:	60a3      	str	r3, [r4, #8]
 8007e96:	6823      	ldr	r3, [r4, #0]
 8007e98:	1c5a      	adds	r2, r3, #1
 8007e9a:	6022      	str	r2, [r4, #0]
 8007e9c:	701e      	strb	r6, [r3, #0]
 8007e9e:	6962      	ldr	r2, [r4, #20]
 8007ea0:	1c43      	adds	r3, r0, #1
 8007ea2:	429a      	cmp	r2, r3
 8007ea4:	d004      	beq.n	8007eb0 <__swbuf_r+0x6e>
 8007ea6:	89a3      	ldrh	r3, [r4, #12]
 8007ea8:	07db      	lsls	r3, r3, #31
 8007eaa:	d5e1      	bpl.n	8007e70 <__swbuf_r+0x2e>
 8007eac:	2e0a      	cmp	r6, #10
 8007eae:	d1df      	bne.n	8007e70 <__swbuf_r+0x2e>
 8007eb0:	4621      	mov	r1, r4
 8007eb2:	4628      	mov	r0, r5
 8007eb4:	f000 fe02 	bl	8008abc <_fflush_r>
 8007eb8:	2800      	cmp	r0, #0
 8007eba:	d0d9      	beq.n	8007e70 <__swbuf_r+0x2e>
 8007ebc:	e7d6      	b.n	8007e6c <__swbuf_r+0x2a>
	...

08007ec0 <__swsetup_r>:
 8007ec0:	b538      	push	{r3, r4, r5, lr}
 8007ec2:	4b29      	ldr	r3, [pc, #164]	@ (8007f68 <__swsetup_r+0xa8>)
 8007ec4:	4605      	mov	r5, r0
 8007ec6:	6818      	ldr	r0, [r3, #0]
 8007ec8:	460c      	mov	r4, r1
 8007eca:	b118      	cbz	r0, 8007ed4 <__swsetup_r+0x14>
 8007ecc:	6a03      	ldr	r3, [r0, #32]
 8007ece:	b90b      	cbnz	r3, 8007ed4 <__swsetup_r+0x14>
 8007ed0:	f7ff fe98 	bl	8007c04 <__sinit>
 8007ed4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ed8:	0719      	lsls	r1, r3, #28
 8007eda:	d422      	bmi.n	8007f22 <__swsetup_r+0x62>
 8007edc:	06da      	lsls	r2, r3, #27
 8007ede:	d407      	bmi.n	8007ef0 <__swsetup_r+0x30>
 8007ee0:	2209      	movs	r2, #9
 8007ee2:	602a      	str	r2, [r5, #0]
 8007ee4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ee8:	81a3      	strh	r3, [r4, #12]
 8007eea:	f04f 30ff 	mov.w	r0, #4294967295
 8007eee:	e033      	b.n	8007f58 <__swsetup_r+0x98>
 8007ef0:	0758      	lsls	r0, r3, #29
 8007ef2:	d512      	bpl.n	8007f1a <__swsetup_r+0x5a>
 8007ef4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007ef6:	b141      	cbz	r1, 8007f0a <__swsetup_r+0x4a>
 8007ef8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007efc:	4299      	cmp	r1, r3
 8007efe:	d002      	beq.n	8007f06 <__swsetup_r+0x46>
 8007f00:	4628      	mov	r0, r5
 8007f02:	f000 f8e7 	bl	80080d4 <_free_r>
 8007f06:	2300      	movs	r3, #0
 8007f08:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f0a:	89a3      	ldrh	r3, [r4, #12]
 8007f0c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007f10:	81a3      	strh	r3, [r4, #12]
 8007f12:	2300      	movs	r3, #0
 8007f14:	6063      	str	r3, [r4, #4]
 8007f16:	6923      	ldr	r3, [r4, #16]
 8007f18:	6023      	str	r3, [r4, #0]
 8007f1a:	89a3      	ldrh	r3, [r4, #12]
 8007f1c:	f043 0308 	orr.w	r3, r3, #8
 8007f20:	81a3      	strh	r3, [r4, #12]
 8007f22:	6923      	ldr	r3, [r4, #16]
 8007f24:	b94b      	cbnz	r3, 8007f3a <__swsetup_r+0x7a>
 8007f26:	89a3      	ldrh	r3, [r4, #12]
 8007f28:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007f2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f30:	d003      	beq.n	8007f3a <__swsetup_r+0x7a>
 8007f32:	4621      	mov	r1, r4
 8007f34:	4628      	mov	r0, r5
 8007f36:	f000 fe0f 	bl	8008b58 <__smakebuf_r>
 8007f3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f3e:	f013 0201 	ands.w	r2, r3, #1
 8007f42:	d00a      	beq.n	8007f5a <__swsetup_r+0x9a>
 8007f44:	2200      	movs	r2, #0
 8007f46:	60a2      	str	r2, [r4, #8]
 8007f48:	6962      	ldr	r2, [r4, #20]
 8007f4a:	4252      	negs	r2, r2
 8007f4c:	61a2      	str	r2, [r4, #24]
 8007f4e:	6922      	ldr	r2, [r4, #16]
 8007f50:	b942      	cbnz	r2, 8007f64 <__swsetup_r+0xa4>
 8007f52:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007f56:	d1c5      	bne.n	8007ee4 <__swsetup_r+0x24>
 8007f58:	bd38      	pop	{r3, r4, r5, pc}
 8007f5a:	0799      	lsls	r1, r3, #30
 8007f5c:	bf58      	it	pl
 8007f5e:	6962      	ldrpl	r2, [r4, #20]
 8007f60:	60a2      	str	r2, [r4, #8]
 8007f62:	e7f4      	b.n	8007f4e <__swsetup_r+0x8e>
 8007f64:	2000      	movs	r0, #0
 8007f66:	e7f7      	b.n	8007f58 <__swsetup_r+0x98>
 8007f68:	2000002c 	.word	0x2000002c

08007f6c <memmove>:
 8007f6c:	4288      	cmp	r0, r1
 8007f6e:	b510      	push	{r4, lr}
 8007f70:	eb01 0402 	add.w	r4, r1, r2
 8007f74:	d902      	bls.n	8007f7c <memmove+0x10>
 8007f76:	4284      	cmp	r4, r0
 8007f78:	4623      	mov	r3, r4
 8007f7a:	d807      	bhi.n	8007f8c <memmove+0x20>
 8007f7c:	1e43      	subs	r3, r0, #1
 8007f7e:	42a1      	cmp	r1, r4
 8007f80:	d008      	beq.n	8007f94 <memmove+0x28>
 8007f82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007f86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007f8a:	e7f8      	b.n	8007f7e <memmove+0x12>
 8007f8c:	4402      	add	r2, r0
 8007f8e:	4601      	mov	r1, r0
 8007f90:	428a      	cmp	r2, r1
 8007f92:	d100      	bne.n	8007f96 <memmove+0x2a>
 8007f94:	bd10      	pop	{r4, pc}
 8007f96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007f9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007f9e:	e7f7      	b.n	8007f90 <memmove+0x24>

08007fa0 <memset>:
 8007fa0:	4402      	add	r2, r0
 8007fa2:	4603      	mov	r3, r0
 8007fa4:	4293      	cmp	r3, r2
 8007fa6:	d100      	bne.n	8007faa <memset+0xa>
 8007fa8:	4770      	bx	lr
 8007faa:	f803 1b01 	strb.w	r1, [r3], #1
 8007fae:	e7f9      	b.n	8007fa4 <memset+0x4>

08007fb0 <_close_r>:
 8007fb0:	b538      	push	{r3, r4, r5, lr}
 8007fb2:	4d06      	ldr	r5, [pc, #24]	@ (8007fcc <_close_r+0x1c>)
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	4604      	mov	r4, r0
 8007fb8:	4608      	mov	r0, r1
 8007fba:	602b      	str	r3, [r5, #0]
 8007fbc:	f7f9 fd71 	bl	8001aa2 <_close>
 8007fc0:	1c43      	adds	r3, r0, #1
 8007fc2:	d102      	bne.n	8007fca <_close_r+0x1a>
 8007fc4:	682b      	ldr	r3, [r5, #0]
 8007fc6:	b103      	cbz	r3, 8007fca <_close_r+0x1a>
 8007fc8:	6023      	str	r3, [r4, #0]
 8007fca:	bd38      	pop	{r3, r4, r5, pc}
 8007fcc:	20004258 	.word	0x20004258

08007fd0 <_lseek_r>:
 8007fd0:	b538      	push	{r3, r4, r5, lr}
 8007fd2:	4d07      	ldr	r5, [pc, #28]	@ (8007ff0 <_lseek_r+0x20>)
 8007fd4:	4604      	mov	r4, r0
 8007fd6:	4608      	mov	r0, r1
 8007fd8:	4611      	mov	r1, r2
 8007fda:	2200      	movs	r2, #0
 8007fdc:	602a      	str	r2, [r5, #0]
 8007fde:	461a      	mov	r2, r3
 8007fe0:	f7f9 fd86 	bl	8001af0 <_lseek>
 8007fe4:	1c43      	adds	r3, r0, #1
 8007fe6:	d102      	bne.n	8007fee <_lseek_r+0x1e>
 8007fe8:	682b      	ldr	r3, [r5, #0]
 8007fea:	b103      	cbz	r3, 8007fee <_lseek_r+0x1e>
 8007fec:	6023      	str	r3, [r4, #0]
 8007fee:	bd38      	pop	{r3, r4, r5, pc}
 8007ff0:	20004258 	.word	0x20004258

08007ff4 <_read_r>:
 8007ff4:	b538      	push	{r3, r4, r5, lr}
 8007ff6:	4d07      	ldr	r5, [pc, #28]	@ (8008014 <_read_r+0x20>)
 8007ff8:	4604      	mov	r4, r0
 8007ffa:	4608      	mov	r0, r1
 8007ffc:	4611      	mov	r1, r2
 8007ffe:	2200      	movs	r2, #0
 8008000:	602a      	str	r2, [r5, #0]
 8008002:	461a      	mov	r2, r3
 8008004:	f7f9 fd30 	bl	8001a68 <_read>
 8008008:	1c43      	adds	r3, r0, #1
 800800a:	d102      	bne.n	8008012 <_read_r+0x1e>
 800800c:	682b      	ldr	r3, [r5, #0]
 800800e:	b103      	cbz	r3, 8008012 <_read_r+0x1e>
 8008010:	6023      	str	r3, [r4, #0]
 8008012:	bd38      	pop	{r3, r4, r5, pc}
 8008014:	20004258 	.word	0x20004258

08008018 <_sbrk_r>:
 8008018:	b538      	push	{r3, r4, r5, lr}
 800801a:	4d06      	ldr	r5, [pc, #24]	@ (8008034 <_sbrk_r+0x1c>)
 800801c:	2300      	movs	r3, #0
 800801e:	4604      	mov	r4, r0
 8008020:	4608      	mov	r0, r1
 8008022:	602b      	str	r3, [r5, #0]
 8008024:	f7f9 fd72 	bl	8001b0c <_sbrk>
 8008028:	1c43      	adds	r3, r0, #1
 800802a:	d102      	bne.n	8008032 <_sbrk_r+0x1a>
 800802c:	682b      	ldr	r3, [r5, #0]
 800802e:	b103      	cbz	r3, 8008032 <_sbrk_r+0x1a>
 8008030:	6023      	str	r3, [r4, #0]
 8008032:	bd38      	pop	{r3, r4, r5, pc}
 8008034:	20004258 	.word	0x20004258

08008038 <_write_r>:
 8008038:	b538      	push	{r3, r4, r5, lr}
 800803a:	4d07      	ldr	r5, [pc, #28]	@ (8008058 <_write_r+0x20>)
 800803c:	4604      	mov	r4, r0
 800803e:	4608      	mov	r0, r1
 8008040:	4611      	mov	r1, r2
 8008042:	2200      	movs	r2, #0
 8008044:	602a      	str	r2, [r5, #0]
 8008046:	461a      	mov	r2, r3
 8008048:	f7f8 faea 	bl	8000620 <_write>
 800804c:	1c43      	adds	r3, r0, #1
 800804e:	d102      	bne.n	8008056 <_write_r+0x1e>
 8008050:	682b      	ldr	r3, [r5, #0]
 8008052:	b103      	cbz	r3, 8008056 <_write_r+0x1e>
 8008054:	6023      	str	r3, [r4, #0]
 8008056:	bd38      	pop	{r3, r4, r5, pc}
 8008058:	20004258 	.word	0x20004258

0800805c <__errno>:
 800805c:	4b01      	ldr	r3, [pc, #4]	@ (8008064 <__errno+0x8>)
 800805e:	6818      	ldr	r0, [r3, #0]
 8008060:	4770      	bx	lr
 8008062:	bf00      	nop
 8008064:	2000002c 	.word	0x2000002c

08008068 <__libc_init_array>:
 8008068:	b570      	push	{r4, r5, r6, lr}
 800806a:	4d0d      	ldr	r5, [pc, #52]	@ (80080a0 <__libc_init_array+0x38>)
 800806c:	4c0d      	ldr	r4, [pc, #52]	@ (80080a4 <__libc_init_array+0x3c>)
 800806e:	1b64      	subs	r4, r4, r5
 8008070:	10a4      	asrs	r4, r4, #2
 8008072:	2600      	movs	r6, #0
 8008074:	42a6      	cmp	r6, r4
 8008076:	d109      	bne.n	800808c <__libc_init_array+0x24>
 8008078:	4d0b      	ldr	r5, [pc, #44]	@ (80080a8 <__libc_init_array+0x40>)
 800807a:	4c0c      	ldr	r4, [pc, #48]	@ (80080ac <__libc_init_array+0x44>)
 800807c:	f000 fe00 	bl	8008c80 <_init>
 8008080:	1b64      	subs	r4, r4, r5
 8008082:	10a4      	asrs	r4, r4, #2
 8008084:	2600      	movs	r6, #0
 8008086:	42a6      	cmp	r6, r4
 8008088:	d105      	bne.n	8008096 <__libc_init_array+0x2e>
 800808a:	bd70      	pop	{r4, r5, r6, pc}
 800808c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008090:	4798      	blx	r3
 8008092:	3601      	adds	r6, #1
 8008094:	e7ee      	b.n	8008074 <__libc_init_array+0xc>
 8008096:	f855 3b04 	ldr.w	r3, [r5], #4
 800809a:	4798      	blx	r3
 800809c:	3601      	adds	r6, #1
 800809e:	e7f2      	b.n	8008086 <__libc_init_array+0x1e>
 80080a0:	0800b6f8 	.word	0x0800b6f8
 80080a4:	0800b6f8 	.word	0x0800b6f8
 80080a8:	0800b6f8 	.word	0x0800b6f8
 80080ac:	0800b6fc 	.word	0x0800b6fc

080080b0 <__retarget_lock_init_recursive>:
 80080b0:	4770      	bx	lr

080080b2 <__retarget_lock_acquire_recursive>:
 80080b2:	4770      	bx	lr

080080b4 <__retarget_lock_release_recursive>:
 80080b4:	4770      	bx	lr

080080b6 <memcpy>:
 80080b6:	440a      	add	r2, r1
 80080b8:	4291      	cmp	r1, r2
 80080ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80080be:	d100      	bne.n	80080c2 <memcpy+0xc>
 80080c0:	4770      	bx	lr
 80080c2:	b510      	push	{r4, lr}
 80080c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080cc:	4291      	cmp	r1, r2
 80080ce:	d1f9      	bne.n	80080c4 <memcpy+0xe>
 80080d0:	bd10      	pop	{r4, pc}
	...

080080d4 <_free_r>:
 80080d4:	b538      	push	{r3, r4, r5, lr}
 80080d6:	4605      	mov	r5, r0
 80080d8:	2900      	cmp	r1, #0
 80080da:	d041      	beq.n	8008160 <_free_r+0x8c>
 80080dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080e0:	1f0c      	subs	r4, r1, #4
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	bfb8      	it	lt
 80080e6:	18e4      	addlt	r4, r4, r3
 80080e8:	f7ff fcf4 	bl	8007ad4 <__malloc_lock>
 80080ec:	4a1d      	ldr	r2, [pc, #116]	@ (8008164 <_free_r+0x90>)
 80080ee:	6813      	ldr	r3, [r2, #0]
 80080f0:	b933      	cbnz	r3, 8008100 <_free_r+0x2c>
 80080f2:	6063      	str	r3, [r4, #4]
 80080f4:	6014      	str	r4, [r2, #0]
 80080f6:	4628      	mov	r0, r5
 80080f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80080fc:	f7ff bcf0 	b.w	8007ae0 <__malloc_unlock>
 8008100:	42a3      	cmp	r3, r4
 8008102:	d908      	bls.n	8008116 <_free_r+0x42>
 8008104:	6820      	ldr	r0, [r4, #0]
 8008106:	1821      	adds	r1, r4, r0
 8008108:	428b      	cmp	r3, r1
 800810a:	bf01      	itttt	eq
 800810c:	6819      	ldreq	r1, [r3, #0]
 800810e:	685b      	ldreq	r3, [r3, #4]
 8008110:	1809      	addeq	r1, r1, r0
 8008112:	6021      	streq	r1, [r4, #0]
 8008114:	e7ed      	b.n	80080f2 <_free_r+0x1e>
 8008116:	461a      	mov	r2, r3
 8008118:	685b      	ldr	r3, [r3, #4]
 800811a:	b10b      	cbz	r3, 8008120 <_free_r+0x4c>
 800811c:	42a3      	cmp	r3, r4
 800811e:	d9fa      	bls.n	8008116 <_free_r+0x42>
 8008120:	6811      	ldr	r1, [r2, #0]
 8008122:	1850      	adds	r0, r2, r1
 8008124:	42a0      	cmp	r0, r4
 8008126:	d10b      	bne.n	8008140 <_free_r+0x6c>
 8008128:	6820      	ldr	r0, [r4, #0]
 800812a:	4401      	add	r1, r0
 800812c:	1850      	adds	r0, r2, r1
 800812e:	4283      	cmp	r3, r0
 8008130:	6011      	str	r1, [r2, #0]
 8008132:	d1e0      	bne.n	80080f6 <_free_r+0x22>
 8008134:	6818      	ldr	r0, [r3, #0]
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	6053      	str	r3, [r2, #4]
 800813a:	4408      	add	r0, r1
 800813c:	6010      	str	r0, [r2, #0]
 800813e:	e7da      	b.n	80080f6 <_free_r+0x22>
 8008140:	d902      	bls.n	8008148 <_free_r+0x74>
 8008142:	230c      	movs	r3, #12
 8008144:	602b      	str	r3, [r5, #0]
 8008146:	e7d6      	b.n	80080f6 <_free_r+0x22>
 8008148:	6820      	ldr	r0, [r4, #0]
 800814a:	1821      	adds	r1, r4, r0
 800814c:	428b      	cmp	r3, r1
 800814e:	bf04      	itt	eq
 8008150:	6819      	ldreq	r1, [r3, #0]
 8008152:	685b      	ldreq	r3, [r3, #4]
 8008154:	6063      	str	r3, [r4, #4]
 8008156:	bf04      	itt	eq
 8008158:	1809      	addeq	r1, r1, r0
 800815a:	6021      	streq	r1, [r4, #0]
 800815c:	6054      	str	r4, [r2, #4]
 800815e:	e7ca      	b.n	80080f6 <_free_r+0x22>
 8008160:	bd38      	pop	{r3, r4, r5, pc}
 8008162:	bf00      	nop
 8008164:	20004118 	.word	0x20004118

08008168 <__ssputs_r>:
 8008168:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800816c:	688e      	ldr	r6, [r1, #8]
 800816e:	461f      	mov	r7, r3
 8008170:	42be      	cmp	r6, r7
 8008172:	680b      	ldr	r3, [r1, #0]
 8008174:	4682      	mov	sl, r0
 8008176:	460c      	mov	r4, r1
 8008178:	4690      	mov	r8, r2
 800817a:	d82d      	bhi.n	80081d8 <__ssputs_r+0x70>
 800817c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008180:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008184:	d026      	beq.n	80081d4 <__ssputs_r+0x6c>
 8008186:	6965      	ldr	r5, [r4, #20]
 8008188:	6909      	ldr	r1, [r1, #16]
 800818a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800818e:	eba3 0901 	sub.w	r9, r3, r1
 8008192:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008196:	1c7b      	adds	r3, r7, #1
 8008198:	444b      	add	r3, r9
 800819a:	106d      	asrs	r5, r5, #1
 800819c:	429d      	cmp	r5, r3
 800819e:	bf38      	it	cc
 80081a0:	461d      	movcc	r5, r3
 80081a2:	0553      	lsls	r3, r2, #21
 80081a4:	d527      	bpl.n	80081f6 <__ssputs_r+0x8e>
 80081a6:	4629      	mov	r1, r5
 80081a8:	f7ff fc14 	bl	80079d4 <_malloc_r>
 80081ac:	4606      	mov	r6, r0
 80081ae:	b360      	cbz	r0, 800820a <__ssputs_r+0xa2>
 80081b0:	6921      	ldr	r1, [r4, #16]
 80081b2:	464a      	mov	r2, r9
 80081b4:	f7ff ff7f 	bl	80080b6 <memcpy>
 80081b8:	89a3      	ldrh	r3, [r4, #12]
 80081ba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80081be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081c2:	81a3      	strh	r3, [r4, #12]
 80081c4:	6126      	str	r6, [r4, #16]
 80081c6:	6165      	str	r5, [r4, #20]
 80081c8:	444e      	add	r6, r9
 80081ca:	eba5 0509 	sub.w	r5, r5, r9
 80081ce:	6026      	str	r6, [r4, #0]
 80081d0:	60a5      	str	r5, [r4, #8]
 80081d2:	463e      	mov	r6, r7
 80081d4:	42be      	cmp	r6, r7
 80081d6:	d900      	bls.n	80081da <__ssputs_r+0x72>
 80081d8:	463e      	mov	r6, r7
 80081da:	6820      	ldr	r0, [r4, #0]
 80081dc:	4632      	mov	r2, r6
 80081de:	4641      	mov	r1, r8
 80081e0:	f7ff fec4 	bl	8007f6c <memmove>
 80081e4:	68a3      	ldr	r3, [r4, #8]
 80081e6:	1b9b      	subs	r3, r3, r6
 80081e8:	60a3      	str	r3, [r4, #8]
 80081ea:	6823      	ldr	r3, [r4, #0]
 80081ec:	4433      	add	r3, r6
 80081ee:	6023      	str	r3, [r4, #0]
 80081f0:	2000      	movs	r0, #0
 80081f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081f6:	462a      	mov	r2, r5
 80081f8:	f000 fd0c 	bl	8008c14 <_realloc_r>
 80081fc:	4606      	mov	r6, r0
 80081fe:	2800      	cmp	r0, #0
 8008200:	d1e0      	bne.n	80081c4 <__ssputs_r+0x5c>
 8008202:	6921      	ldr	r1, [r4, #16]
 8008204:	4650      	mov	r0, sl
 8008206:	f7ff ff65 	bl	80080d4 <_free_r>
 800820a:	230c      	movs	r3, #12
 800820c:	f8ca 3000 	str.w	r3, [sl]
 8008210:	89a3      	ldrh	r3, [r4, #12]
 8008212:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008216:	81a3      	strh	r3, [r4, #12]
 8008218:	f04f 30ff 	mov.w	r0, #4294967295
 800821c:	e7e9      	b.n	80081f2 <__ssputs_r+0x8a>
	...

08008220 <_svfiprintf_r>:
 8008220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008224:	4698      	mov	r8, r3
 8008226:	898b      	ldrh	r3, [r1, #12]
 8008228:	061b      	lsls	r3, r3, #24
 800822a:	b09d      	sub	sp, #116	@ 0x74
 800822c:	4607      	mov	r7, r0
 800822e:	460d      	mov	r5, r1
 8008230:	4614      	mov	r4, r2
 8008232:	d510      	bpl.n	8008256 <_svfiprintf_r+0x36>
 8008234:	690b      	ldr	r3, [r1, #16]
 8008236:	b973      	cbnz	r3, 8008256 <_svfiprintf_r+0x36>
 8008238:	2140      	movs	r1, #64	@ 0x40
 800823a:	f7ff fbcb 	bl	80079d4 <_malloc_r>
 800823e:	6028      	str	r0, [r5, #0]
 8008240:	6128      	str	r0, [r5, #16]
 8008242:	b930      	cbnz	r0, 8008252 <_svfiprintf_r+0x32>
 8008244:	230c      	movs	r3, #12
 8008246:	603b      	str	r3, [r7, #0]
 8008248:	f04f 30ff 	mov.w	r0, #4294967295
 800824c:	b01d      	add	sp, #116	@ 0x74
 800824e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008252:	2340      	movs	r3, #64	@ 0x40
 8008254:	616b      	str	r3, [r5, #20]
 8008256:	2300      	movs	r3, #0
 8008258:	9309      	str	r3, [sp, #36]	@ 0x24
 800825a:	2320      	movs	r3, #32
 800825c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008260:	f8cd 800c 	str.w	r8, [sp, #12]
 8008264:	2330      	movs	r3, #48	@ 0x30
 8008266:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008404 <_svfiprintf_r+0x1e4>
 800826a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800826e:	f04f 0901 	mov.w	r9, #1
 8008272:	4623      	mov	r3, r4
 8008274:	469a      	mov	sl, r3
 8008276:	f813 2b01 	ldrb.w	r2, [r3], #1
 800827a:	b10a      	cbz	r2, 8008280 <_svfiprintf_r+0x60>
 800827c:	2a25      	cmp	r2, #37	@ 0x25
 800827e:	d1f9      	bne.n	8008274 <_svfiprintf_r+0x54>
 8008280:	ebba 0b04 	subs.w	fp, sl, r4
 8008284:	d00b      	beq.n	800829e <_svfiprintf_r+0x7e>
 8008286:	465b      	mov	r3, fp
 8008288:	4622      	mov	r2, r4
 800828a:	4629      	mov	r1, r5
 800828c:	4638      	mov	r0, r7
 800828e:	f7ff ff6b 	bl	8008168 <__ssputs_r>
 8008292:	3001      	adds	r0, #1
 8008294:	f000 80a7 	beq.w	80083e6 <_svfiprintf_r+0x1c6>
 8008298:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800829a:	445a      	add	r2, fp
 800829c:	9209      	str	r2, [sp, #36]	@ 0x24
 800829e:	f89a 3000 	ldrb.w	r3, [sl]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	f000 809f 	beq.w	80083e6 <_svfiprintf_r+0x1c6>
 80082a8:	2300      	movs	r3, #0
 80082aa:	f04f 32ff 	mov.w	r2, #4294967295
 80082ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80082b2:	f10a 0a01 	add.w	sl, sl, #1
 80082b6:	9304      	str	r3, [sp, #16]
 80082b8:	9307      	str	r3, [sp, #28]
 80082ba:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80082be:	931a      	str	r3, [sp, #104]	@ 0x68
 80082c0:	4654      	mov	r4, sl
 80082c2:	2205      	movs	r2, #5
 80082c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082c8:	484e      	ldr	r0, [pc, #312]	@ (8008404 <_svfiprintf_r+0x1e4>)
 80082ca:	f7f7 ffa9 	bl	8000220 <memchr>
 80082ce:	9a04      	ldr	r2, [sp, #16]
 80082d0:	b9d8      	cbnz	r0, 800830a <_svfiprintf_r+0xea>
 80082d2:	06d0      	lsls	r0, r2, #27
 80082d4:	bf44      	itt	mi
 80082d6:	2320      	movmi	r3, #32
 80082d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80082dc:	0711      	lsls	r1, r2, #28
 80082de:	bf44      	itt	mi
 80082e0:	232b      	movmi	r3, #43	@ 0x2b
 80082e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80082e6:	f89a 3000 	ldrb.w	r3, [sl]
 80082ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80082ec:	d015      	beq.n	800831a <_svfiprintf_r+0xfa>
 80082ee:	9a07      	ldr	r2, [sp, #28]
 80082f0:	4654      	mov	r4, sl
 80082f2:	2000      	movs	r0, #0
 80082f4:	f04f 0c0a 	mov.w	ip, #10
 80082f8:	4621      	mov	r1, r4
 80082fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80082fe:	3b30      	subs	r3, #48	@ 0x30
 8008300:	2b09      	cmp	r3, #9
 8008302:	d94b      	bls.n	800839c <_svfiprintf_r+0x17c>
 8008304:	b1b0      	cbz	r0, 8008334 <_svfiprintf_r+0x114>
 8008306:	9207      	str	r2, [sp, #28]
 8008308:	e014      	b.n	8008334 <_svfiprintf_r+0x114>
 800830a:	eba0 0308 	sub.w	r3, r0, r8
 800830e:	fa09 f303 	lsl.w	r3, r9, r3
 8008312:	4313      	orrs	r3, r2
 8008314:	9304      	str	r3, [sp, #16]
 8008316:	46a2      	mov	sl, r4
 8008318:	e7d2      	b.n	80082c0 <_svfiprintf_r+0xa0>
 800831a:	9b03      	ldr	r3, [sp, #12]
 800831c:	1d19      	adds	r1, r3, #4
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	9103      	str	r1, [sp, #12]
 8008322:	2b00      	cmp	r3, #0
 8008324:	bfbb      	ittet	lt
 8008326:	425b      	neglt	r3, r3
 8008328:	f042 0202 	orrlt.w	r2, r2, #2
 800832c:	9307      	strge	r3, [sp, #28]
 800832e:	9307      	strlt	r3, [sp, #28]
 8008330:	bfb8      	it	lt
 8008332:	9204      	strlt	r2, [sp, #16]
 8008334:	7823      	ldrb	r3, [r4, #0]
 8008336:	2b2e      	cmp	r3, #46	@ 0x2e
 8008338:	d10a      	bne.n	8008350 <_svfiprintf_r+0x130>
 800833a:	7863      	ldrb	r3, [r4, #1]
 800833c:	2b2a      	cmp	r3, #42	@ 0x2a
 800833e:	d132      	bne.n	80083a6 <_svfiprintf_r+0x186>
 8008340:	9b03      	ldr	r3, [sp, #12]
 8008342:	1d1a      	adds	r2, r3, #4
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	9203      	str	r2, [sp, #12]
 8008348:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800834c:	3402      	adds	r4, #2
 800834e:	9305      	str	r3, [sp, #20]
 8008350:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008414 <_svfiprintf_r+0x1f4>
 8008354:	7821      	ldrb	r1, [r4, #0]
 8008356:	2203      	movs	r2, #3
 8008358:	4650      	mov	r0, sl
 800835a:	f7f7 ff61 	bl	8000220 <memchr>
 800835e:	b138      	cbz	r0, 8008370 <_svfiprintf_r+0x150>
 8008360:	9b04      	ldr	r3, [sp, #16]
 8008362:	eba0 000a 	sub.w	r0, r0, sl
 8008366:	2240      	movs	r2, #64	@ 0x40
 8008368:	4082      	lsls	r2, r0
 800836a:	4313      	orrs	r3, r2
 800836c:	3401      	adds	r4, #1
 800836e:	9304      	str	r3, [sp, #16]
 8008370:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008374:	4824      	ldr	r0, [pc, #144]	@ (8008408 <_svfiprintf_r+0x1e8>)
 8008376:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800837a:	2206      	movs	r2, #6
 800837c:	f7f7 ff50 	bl	8000220 <memchr>
 8008380:	2800      	cmp	r0, #0
 8008382:	d036      	beq.n	80083f2 <_svfiprintf_r+0x1d2>
 8008384:	4b21      	ldr	r3, [pc, #132]	@ (800840c <_svfiprintf_r+0x1ec>)
 8008386:	bb1b      	cbnz	r3, 80083d0 <_svfiprintf_r+0x1b0>
 8008388:	9b03      	ldr	r3, [sp, #12]
 800838a:	3307      	adds	r3, #7
 800838c:	f023 0307 	bic.w	r3, r3, #7
 8008390:	3308      	adds	r3, #8
 8008392:	9303      	str	r3, [sp, #12]
 8008394:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008396:	4433      	add	r3, r6
 8008398:	9309      	str	r3, [sp, #36]	@ 0x24
 800839a:	e76a      	b.n	8008272 <_svfiprintf_r+0x52>
 800839c:	fb0c 3202 	mla	r2, ip, r2, r3
 80083a0:	460c      	mov	r4, r1
 80083a2:	2001      	movs	r0, #1
 80083a4:	e7a8      	b.n	80082f8 <_svfiprintf_r+0xd8>
 80083a6:	2300      	movs	r3, #0
 80083a8:	3401      	adds	r4, #1
 80083aa:	9305      	str	r3, [sp, #20]
 80083ac:	4619      	mov	r1, r3
 80083ae:	f04f 0c0a 	mov.w	ip, #10
 80083b2:	4620      	mov	r0, r4
 80083b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083b8:	3a30      	subs	r2, #48	@ 0x30
 80083ba:	2a09      	cmp	r2, #9
 80083bc:	d903      	bls.n	80083c6 <_svfiprintf_r+0x1a6>
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d0c6      	beq.n	8008350 <_svfiprintf_r+0x130>
 80083c2:	9105      	str	r1, [sp, #20]
 80083c4:	e7c4      	b.n	8008350 <_svfiprintf_r+0x130>
 80083c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80083ca:	4604      	mov	r4, r0
 80083cc:	2301      	movs	r3, #1
 80083ce:	e7f0      	b.n	80083b2 <_svfiprintf_r+0x192>
 80083d0:	ab03      	add	r3, sp, #12
 80083d2:	9300      	str	r3, [sp, #0]
 80083d4:	462a      	mov	r2, r5
 80083d6:	4b0e      	ldr	r3, [pc, #56]	@ (8008410 <_svfiprintf_r+0x1f0>)
 80083d8:	a904      	add	r1, sp, #16
 80083da:	4638      	mov	r0, r7
 80083dc:	f3af 8000 	nop.w
 80083e0:	1c42      	adds	r2, r0, #1
 80083e2:	4606      	mov	r6, r0
 80083e4:	d1d6      	bne.n	8008394 <_svfiprintf_r+0x174>
 80083e6:	89ab      	ldrh	r3, [r5, #12]
 80083e8:	065b      	lsls	r3, r3, #25
 80083ea:	f53f af2d 	bmi.w	8008248 <_svfiprintf_r+0x28>
 80083ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80083f0:	e72c      	b.n	800824c <_svfiprintf_r+0x2c>
 80083f2:	ab03      	add	r3, sp, #12
 80083f4:	9300      	str	r3, [sp, #0]
 80083f6:	462a      	mov	r2, r5
 80083f8:	4b05      	ldr	r3, [pc, #20]	@ (8008410 <_svfiprintf_r+0x1f0>)
 80083fa:	a904      	add	r1, sp, #16
 80083fc:	4638      	mov	r0, r7
 80083fe:	f000 f9bb 	bl	8008778 <_printf_i>
 8008402:	e7ed      	b.n	80083e0 <_svfiprintf_r+0x1c0>
 8008404:	0800b6bc 	.word	0x0800b6bc
 8008408:	0800b6c6 	.word	0x0800b6c6
 800840c:	00000000 	.word	0x00000000
 8008410:	08008169 	.word	0x08008169
 8008414:	0800b6c2 	.word	0x0800b6c2

08008418 <__sfputc_r>:
 8008418:	6893      	ldr	r3, [r2, #8]
 800841a:	3b01      	subs	r3, #1
 800841c:	2b00      	cmp	r3, #0
 800841e:	b410      	push	{r4}
 8008420:	6093      	str	r3, [r2, #8]
 8008422:	da08      	bge.n	8008436 <__sfputc_r+0x1e>
 8008424:	6994      	ldr	r4, [r2, #24]
 8008426:	42a3      	cmp	r3, r4
 8008428:	db01      	blt.n	800842e <__sfputc_r+0x16>
 800842a:	290a      	cmp	r1, #10
 800842c:	d103      	bne.n	8008436 <__sfputc_r+0x1e>
 800842e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008432:	f7ff bd06 	b.w	8007e42 <__swbuf_r>
 8008436:	6813      	ldr	r3, [r2, #0]
 8008438:	1c58      	adds	r0, r3, #1
 800843a:	6010      	str	r0, [r2, #0]
 800843c:	7019      	strb	r1, [r3, #0]
 800843e:	4608      	mov	r0, r1
 8008440:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008444:	4770      	bx	lr

08008446 <__sfputs_r>:
 8008446:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008448:	4606      	mov	r6, r0
 800844a:	460f      	mov	r7, r1
 800844c:	4614      	mov	r4, r2
 800844e:	18d5      	adds	r5, r2, r3
 8008450:	42ac      	cmp	r4, r5
 8008452:	d101      	bne.n	8008458 <__sfputs_r+0x12>
 8008454:	2000      	movs	r0, #0
 8008456:	e007      	b.n	8008468 <__sfputs_r+0x22>
 8008458:	f814 1b01 	ldrb.w	r1, [r4], #1
 800845c:	463a      	mov	r2, r7
 800845e:	4630      	mov	r0, r6
 8008460:	f7ff ffda 	bl	8008418 <__sfputc_r>
 8008464:	1c43      	adds	r3, r0, #1
 8008466:	d1f3      	bne.n	8008450 <__sfputs_r+0xa>
 8008468:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800846c <_vfiprintf_r>:
 800846c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008470:	460d      	mov	r5, r1
 8008472:	b09d      	sub	sp, #116	@ 0x74
 8008474:	4614      	mov	r4, r2
 8008476:	4698      	mov	r8, r3
 8008478:	4606      	mov	r6, r0
 800847a:	b118      	cbz	r0, 8008484 <_vfiprintf_r+0x18>
 800847c:	6a03      	ldr	r3, [r0, #32]
 800847e:	b90b      	cbnz	r3, 8008484 <_vfiprintf_r+0x18>
 8008480:	f7ff fbc0 	bl	8007c04 <__sinit>
 8008484:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008486:	07d9      	lsls	r1, r3, #31
 8008488:	d405      	bmi.n	8008496 <_vfiprintf_r+0x2a>
 800848a:	89ab      	ldrh	r3, [r5, #12]
 800848c:	059a      	lsls	r2, r3, #22
 800848e:	d402      	bmi.n	8008496 <_vfiprintf_r+0x2a>
 8008490:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008492:	f7ff fe0e 	bl	80080b2 <__retarget_lock_acquire_recursive>
 8008496:	89ab      	ldrh	r3, [r5, #12]
 8008498:	071b      	lsls	r3, r3, #28
 800849a:	d501      	bpl.n	80084a0 <_vfiprintf_r+0x34>
 800849c:	692b      	ldr	r3, [r5, #16]
 800849e:	b99b      	cbnz	r3, 80084c8 <_vfiprintf_r+0x5c>
 80084a0:	4629      	mov	r1, r5
 80084a2:	4630      	mov	r0, r6
 80084a4:	f7ff fd0c 	bl	8007ec0 <__swsetup_r>
 80084a8:	b170      	cbz	r0, 80084c8 <_vfiprintf_r+0x5c>
 80084aa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80084ac:	07dc      	lsls	r4, r3, #31
 80084ae:	d504      	bpl.n	80084ba <_vfiprintf_r+0x4e>
 80084b0:	f04f 30ff 	mov.w	r0, #4294967295
 80084b4:	b01d      	add	sp, #116	@ 0x74
 80084b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084ba:	89ab      	ldrh	r3, [r5, #12]
 80084bc:	0598      	lsls	r0, r3, #22
 80084be:	d4f7      	bmi.n	80084b0 <_vfiprintf_r+0x44>
 80084c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80084c2:	f7ff fdf7 	bl	80080b4 <__retarget_lock_release_recursive>
 80084c6:	e7f3      	b.n	80084b0 <_vfiprintf_r+0x44>
 80084c8:	2300      	movs	r3, #0
 80084ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80084cc:	2320      	movs	r3, #32
 80084ce:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80084d2:	f8cd 800c 	str.w	r8, [sp, #12]
 80084d6:	2330      	movs	r3, #48	@ 0x30
 80084d8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008688 <_vfiprintf_r+0x21c>
 80084dc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80084e0:	f04f 0901 	mov.w	r9, #1
 80084e4:	4623      	mov	r3, r4
 80084e6:	469a      	mov	sl, r3
 80084e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084ec:	b10a      	cbz	r2, 80084f2 <_vfiprintf_r+0x86>
 80084ee:	2a25      	cmp	r2, #37	@ 0x25
 80084f0:	d1f9      	bne.n	80084e6 <_vfiprintf_r+0x7a>
 80084f2:	ebba 0b04 	subs.w	fp, sl, r4
 80084f6:	d00b      	beq.n	8008510 <_vfiprintf_r+0xa4>
 80084f8:	465b      	mov	r3, fp
 80084fa:	4622      	mov	r2, r4
 80084fc:	4629      	mov	r1, r5
 80084fe:	4630      	mov	r0, r6
 8008500:	f7ff ffa1 	bl	8008446 <__sfputs_r>
 8008504:	3001      	adds	r0, #1
 8008506:	f000 80a7 	beq.w	8008658 <_vfiprintf_r+0x1ec>
 800850a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800850c:	445a      	add	r2, fp
 800850e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008510:	f89a 3000 	ldrb.w	r3, [sl]
 8008514:	2b00      	cmp	r3, #0
 8008516:	f000 809f 	beq.w	8008658 <_vfiprintf_r+0x1ec>
 800851a:	2300      	movs	r3, #0
 800851c:	f04f 32ff 	mov.w	r2, #4294967295
 8008520:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008524:	f10a 0a01 	add.w	sl, sl, #1
 8008528:	9304      	str	r3, [sp, #16]
 800852a:	9307      	str	r3, [sp, #28]
 800852c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008530:	931a      	str	r3, [sp, #104]	@ 0x68
 8008532:	4654      	mov	r4, sl
 8008534:	2205      	movs	r2, #5
 8008536:	f814 1b01 	ldrb.w	r1, [r4], #1
 800853a:	4853      	ldr	r0, [pc, #332]	@ (8008688 <_vfiprintf_r+0x21c>)
 800853c:	f7f7 fe70 	bl	8000220 <memchr>
 8008540:	9a04      	ldr	r2, [sp, #16]
 8008542:	b9d8      	cbnz	r0, 800857c <_vfiprintf_r+0x110>
 8008544:	06d1      	lsls	r1, r2, #27
 8008546:	bf44      	itt	mi
 8008548:	2320      	movmi	r3, #32
 800854a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800854e:	0713      	lsls	r3, r2, #28
 8008550:	bf44      	itt	mi
 8008552:	232b      	movmi	r3, #43	@ 0x2b
 8008554:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008558:	f89a 3000 	ldrb.w	r3, [sl]
 800855c:	2b2a      	cmp	r3, #42	@ 0x2a
 800855e:	d015      	beq.n	800858c <_vfiprintf_r+0x120>
 8008560:	9a07      	ldr	r2, [sp, #28]
 8008562:	4654      	mov	r4, sl
 8008564:	2000      	movs	r0, #0
 8008566:	f04f 0c0a 	mov.w	ip, #10
 800856a:	4621      	mov	r1, r4
 800856c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008570:	3b30      	subs	r3, #48	@ 0x30
 8008572:	2b09      	cmp	r3, #9
 8008574:	d94b      	bls.n	800860e <_vfiprintf_r+0x1a2>
 8008576:	b1b0      	cbz	r0, 80085a6 <_vfiprintf_r+0x13a>
 8008578:	9207      	str	r2, [sp, #28]
 800857a:	e014      	b.n	80085a6 <_vfiprintf_r+0x13a>
 800857c:	eba0 0308 	sub.w	r3, r0, r8
 8008580:	fa09 f303 	lsl.w	r3, r9, r3
 8008584:	4313      	orrs	r3, r2
 8008586:	9304      	str	r3, [sp, #16]
 8008588:	46a2      	mov	sl, r4
 800858a:	e7d2      	b.n	8008532 <_vfiprintf_r+0xc6>
 800858c:	9b03      	ldr	r3, [sp, #12]
 800858e:	1d19      	adds	r1, r3, #4
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	9103      	str	r1, [sp, #12]
 8008594:	2b00      	cmp	r3, #0
 8008596:	bfbb      	ittet	lt
 8008598:	425b      	neglt	r3, r3
 800859a:	f042 0202 	orrlt.w	r2, r2, #2
 800859e:	9307      	strge	r3, [sp, #28]
 80085a0:	9307      	strlt	r3, [sp, #28]
 80085a2:	bfb8      	it	lt
 80085a4:	9204      	strlt	r2, [sp, #16]
 80085a6:	7823      	ldrb	r3, [r4, #0]
 80085a8:	2b2e      	cmp	r3, #46	@ 0x2e
 80085aa:	d10a      	bne.n	80085c2 <_vfiprintf_r+0x156>
 80085ac:	7863      	ldrb	r3, [r4, #1]
 80085ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80085b0:	d132      	bne.n	8008618 <_vfiprintf_r+0x1ac>
 80085b2:	9b03      	ldr	r3, [sp, #12]
 80085b4:	1d1a      	adds	r2, r3, #4
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	9203      	str	r2, [sp, #12]
 80085ba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80085be:	3402      	adds	r4, #2
 80085c0:	9305      	str	r3, [sp, #20]
 80085c2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008698 <_vfiprintf_r+0x22c>
 80085c6:	7821      	ldrb	r1, [r4, #0]
 80085c8:	2203      	movs	r2, #3
 80085ca:	4650      	mov	r0, sl
 80085cc:	f7f7 fe28 	bl	8000220 <memchr>
 80085d0:	b138      	cbz	r0, 80085e2 <_vfiprintf_r+0x176>
 80085d2:	9b04      	ldr	r3, [sp, #16]
 80085d4:	eba0 000a 	sub.w	r0, r0, sl
 80085d8:	2240      	movs	r2, #64	@ 0x40
 80085da:	4082      	lsls	r2, r0
 80085dc:	4313      	orrs	r3, r2
 80085de:	3401      	adds	r4, #1
 80085e0:	9304      	str	r3, [sp, #16]
 80085e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085e6:	4829      	ldr	r0, [pc, #164]	@ (800868c <_vfiprintf_r+0x220>)
 80085e8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80085ec:	2206      	movs	r2, #6
 80085ee:	f7f7 fe17 	bl	8000220 <memchr>
 80085f2:	2800      	cmp	r0, #0
 80085f4:	d03f      	beq.n	8008676 <_vfiprintf_r+0x20a>
 80085f6:	4b26      	ldr	r3, [pc, #152]	@ (8008690 <_vfiprintf_r+0x224>)
 80085f8:	bb1b      	cbnz	r3, 8008642 <_vfiprintf_r+0x1d6>
 80085fa:	9b03      	ldr	r3, [sp, #12]
 80085fc:	3307      	adds	r3, #7
 80085fe:	f023 0307 	bic.w	r3, r3, #7
 8008602:	3308      	adds	r3, #8
 8008604:	9303      	str	r3, [sp, #12]
 8008606:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008608:	443b      	add	r3, r7
 800860a:	9309      	str	r3, [sp, #36]	@ 0x24
 800860c:	e76a      	b.n	80084e4 <_vfiprintf_r+0x78>
 800860e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008612:	460c      	mov	r4, r1
 8008614:	2001      	movs	r0, #1
 8008616:	e7a8      	b.n	800856a <_vfiprintf_r+0xfe>
 8008618:	2300      	movs	r3, #0
 800861a:	3401      	adds	r4, #1
 800861c:	9305      	str	r3, [sp, #20]
 800861e:	4619      	mov	r1, r3
 8008620:	f04f 0c0a 	mov.w	ip, #10
 8008624:	4620      	mov	r0, r4
 8008626:	f810 2b01 	ldrb.w	r2, [r0], #1
 800862a:	3a30      	subs	r2, #48	@ 0x30
 800862c:	2a09      	cmp	r2, #9
 800862e:	d903      	bls.n	8008638 <_vfiprintf_r+0x1cc>
 8008630:	2b00      	cmp	r3, #0
 8008632:	d0c6      	beq.n	80085c2 <_vfiprintf_r+0x156>
 8008634:	9105      	str	r1, [sp, #20]
 8008636:	e7c4      	b.n	80085c2 <_vfiprintf_r+0x156>
 8008638:	fb0c 2101 	mla	r1, ip, r1, r2
 800863c:	4604      	mov	r4, r0
 800863e:	2301      	movs	r3, #1
 8008640:	e7f0      	b.n	8008624 <_vfiprintf_r+0x1b8>
 8008642:	ab03      	add	r3, sp, #12
 8008644:	9300      	str	r3, [sp, #0]
 8008646:	462a      	mov	r2, r5
 8008648:	4b12      	ldr	r3, [pc, #72]	@ (8008694 <_vfiprintf_r+0x228>)
 800864a:	a904      	add	r1, sp, #16
 800864c:	4630      	mov	r0, r6
 800864e:	f3af 8000 	nop.w
 8008652:	4607      	mov	r7, r0
 8008654:	1c78      	adds	r0, r7, #1
 8008656:	d1d6      	bne.n	8008606 <_vfiprintf_r+0x19a>
 8008658:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800865a:	07d9      	lsls	r1, r3, #31
 800865c:	d405      	bmi.n	800866a <_vfiprintf_r+0x1fe>
 800865e:	89ab      	ldrh	r3, [r5, #12]
 8008660:	059a      	lsls	r2, r3, #22
 8008662:	d402      	bmi.n	800866a <_vfiprintf_r+0x1fe>
 8008664:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008666:	f7ff fd25 	bl	80080b4 <__retarget_lock_release_recursive>
 800866a:	89ab      	ldrh	r3, [r5, #12]
 800866c:	065b      	lsls	r3, r3, #25
 800866e:	f53f af1f 	bmi.w	80084b0 <_vfiprintf_r+0x44>
 8008672:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008674:	e71e      	b.n	80084b4 <_vfiprintf_r+0x48>
 8008676:	ab03      	add	r3, sp, #12
 8008678:	9300      	str	r3, [sp, #0]
 800867a:	462a      	mov	r2, r5
 800867c:	4b05      	ldr	r3, [pc, #20]	@ (8008694 <_vfiprintf_r+0x228>)
 800867e:	a904      	add	r1, sp, #16
 8008680:	4630      	mov	r0, r6
 8008682:	f000 f879 	bl	8008778 <_printf_i>
 8008686:	e7e4      	b.n	8008652 <_vfiprintf_r+0x1e6>
 8008688:	0800b6bc 	.word	0x0800b6bc
 800868c:	0800b6c6 	.word	0x0800b6c6
 8008690:	00000000 	.word	0x00000000
 8008694:	08008447 	.word	0x08008447
 8008698:	0800b6c2 	.word	0x0800b6c2

0800869c <_printf_common>:
 800869c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086a0:	4616      	mov	r6, r2
 80086a2:	4698      	mov	r8, r3
 80086a4:	688a      	ldr	r2, [r1, #8]
 80086a6:	690b      	ldr	r3, [r1, #16]
 80086a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80086ac:	4293      	cmp	r3, r2
 80086ae:	bfb8      	it	lt
 80086b0:	4613      	movlt	r3, r2
 80086b2:	6033      	str	r3, [r6, #0]
 80086b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80086b8:	4607      	mov	r7, r0
 80086ba:	460c      	mov	r4, r1
 80086bc:	b10a      	cbz	r2, 80086c2 <_printf_common+0x26>
 80086be:	3301      	adds	r3, #1
 80086c0:	6033      	str	r3, [r6, #0]
 80086c2:	6823      	ldr	r3, [r4, #0]
 80086c4:	0699      	lsls	r1, r3, #26
 80086c6:	bf42      	ittt	mi
 80086c8:	6833      	ldrmi	r3, [r6, #0]
 80086ca:	3302      	addmi	r3, #2
 80086cc:	6033      	strmi	r3, [r6, #0]
 80086ce:	6825      	ldr	r5, [r4, #0]
 80086d0:	f015 0506 	ands.w	r5, r5, #6
 80086d4:	d106      	bne.n	80086e4 <_printf_common+0x48>
 80086d6:	f104 0a19 	add.w	sl, r4, #25
 80086da:	68e3      	ldr	r3, [r4, #12]
 80086dc:	6832      	ldr	r2, [r6, #0]
 80086de:	1a9b      	subs	r3, r3, r2
 80086e0:	42ab      	cmp	r3, r5
 80086e2:	dc26      	bgt.n	8008732 <_printf_common+0x96>
 80086e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80086e8:	6822      	ldr	r2, [r4, #0]
 80086ea:	3b00      	subs	r3, #0
 80086ec:	bf18      	it	ne
 80086ee:	2301      	movne	r3, #1
 80086f0:	0692      	lsls	r2, r2, #26
 80086f2:	d42b      	bmi.n	800874c <_printf_common+0xb0>
 80086f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80086f8:	4641      	mov	r1, r8
 80086fa:	4638      	mov	r0, r7
 80086fc:	47c8      	blx	r9
 80086fe:	3001      	adds	r0, #1
 8008700:	d01e      	beq.n	8008740 <_printf_common+0xa4>
 8008702:	6823      	ldr	r3, [r4, #0]
 8008704:	6922      	ldr	r2, [r4, #16]
 8008706:	f003 0306 	and.w	r3, r3, #6
 800870a:	2b04      	cmp	r3, #4
 800870c:	bf02      	ittt	eq
 800870e:	68e5      	ldreq	r5, [r4, #12]
 8008710:	6833      	ldreq	r3, [r6, #0]
 8008712:	1aed      	subeq	r5, r5, r3
 8008714:	68a3      	ldr	r3, [r4, #8]
 8008716:	bf0c      	ite	eq
 8008718:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800871c:	2500      	movne	r5, #0
 800871e:	4293      	cmp	r3, r2
 8008720:	bfc4      	itt	gt
 8008722:	1a9b      	subgt	r3, r3, r2
 8008724:	18ed      	addgt	r5, r5, r3
 8008726:	2600      	movs	r6, #0
 8008728:	341a      	adds	r4, #26
 800872a:	42b5      	cmp	r5, r6
 800872c:	d11a      	bne.n	8008764 <_printf_common+0xc8>
 800872e:	2000      	movs	r0, #0
 8008730:	e008      	b.n	8008744 <_printf_common+0xa8>
 8008732:	2301      	movs	r3, #1
 8008734:	4652      	mov	r2, sl
 8008736:	4641      	mov	r1, r8
 8008738:	4638      	mov	r0, r7
 800873a:	47c8      	blx	r9
 800873c:	3001      	adds	r0, #1
 800873e:	d103      	bne.n	8008748 <_printf_common+0xac>
 8008740:	f04f 30ff 	mov.w	r0, #4294967295
 8008744:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008748:	3501      	adds	r5, #1
 800874a:	e7c6      	b.n	80086da <_printf_common+0x3e>
 800874c:	18e1      	adds	r1, r4, r3
 800874e:	1c5a      	adds	r2, r3, #1
 8008750:	2030      	movs	r0, #48	@ 0x30
 8008752:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008756:	4422      	add	r2, r4
 8008758:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800875c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008760:	3302      	adds	r3, #2
 8008762:	e7c7      	b.n	80086f4 <_printf_common+0x58>
 8008764:	2301      	movs	r3, #1
 8008766:	4622      	mov	r2, r4
 8008768:	4641      	mov	r1, r8
 800876a:	4638      	mov	r0, r7
 800876c:	47c8      	blx	r9
 800876e:	3001      	adds	r0, #1
 8008770:	d0e6      	beq.n	8008740 <_printf_common+0xa4>
 8008772:	3601      	adds	r6, #1
 8008774:	e7d9      	b.n	800872a <_printf_common+0x8e>
	...

08008778 <_printf_i>:
 8008778:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800877c:	7e0f      	ldrb	r7, [r1, #24]
 800877e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008780:	2f78      	cmp	r7, #120	@ 0x78
 8008782:	4691      	mov	r9, r2
 8008784:	4680      	mov	r8, r0
 8008786:	460c      	mov	r4, r1
 8008788:	469a      	mov	sl, r3
 800878a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800878e:	d807      	bhi.n	80087a0 <_printf_i+0x28>
 8008790:	2f62      	cmp	r7, #98	@ 0x62
 8008792:	d80a      	bhi.n	80087aa <_printf_i+0x32>
 8008794:	2f00      	cmp	r7, #0
 8008796:	f000 80d1 	beq.w	800893c <_printf_i+0x1c4>
 800879a:	2f58      	cmp	r7, #88	@ 0x58
 800879c:	f000 80b8 	beq.w	8008910 <_printf_i+0x198>
 80087a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80087a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80087a8:	e03a      	b.n	8008820 <_printf_i+0xa8>
 80087aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80087ae:	2b15      	cmp	r3, #21
 80087b0:	d8f6      	bhi.n	80087a0 <_printf_i+0x28>
 80087b2:	a101      	add	r1, pc, #4	@ (adr r1, 80087b8 <_printf_i+0x40>)
 80087b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80087b8:	08008811 	.word	0x08008811
 80087bc:	08008825 	.word	0x08008825
 80087c0:	080087a1 	.word	0x080087a1
 80087c4:	080087a1 	.word	0x080087a1
 80087c8:	080087a1 	.word	0x080087a1
 80087cc:	080087a1 	.word	0x080087a1
 80087d0:	08008825 	.word	0x08008825
 80087d4:	080087a1 	.word	0x080087a1
 80087d8:	080087a1 	.word	0x080087a1
 80087dc:	080087a1 	.word	0x080087a1
 80087e0:	080087a1 	.word	0x080087a1
 80087e4:	08008923 	.word	0x08008923
 80087e8:	0800884f 	.word	0x0800884f
 80087ec:	080088dd 	.word	0x080088dd
 80087f0:	080087a1 	.word	0x080087a1
 80087f4:	080087a1 	.word	0x080087a1
 80087f8:	08008945 	.word	0x08008945
 80087fc:	080087a1 	.word	0x080087a1
 8008800:	0800884f 	.word	0x0800884f
 8008804:	080087a1 	.word	0x080087a1
 8008808:	080087a1 	.word	0x080087a1
 800880c:	080088e5 	.word	0x080088e5
 8008810:	6833      	ldr	r3, [r6, #0]
 8008812:	1d1a      	adds	r2, r3, #4
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	6032      	str	r2, [r6, #0]
 8008818:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800881c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008820:	2301      	movs	r3, #1
 8008822:	e09c      	b.n	800895e <_printf_i+0x1e6>
 8008824:	6833      	ldr	r3, [r6, #0]
 8008826:	6820      	ldr	r0, [r4, #0]
 8008828:	1d19      	adds	r1, r3, #4
 800882a:	6031      	str	r1, [r6, #0]
 800882c:	0606      	lsls	r6, r0, #24
 800882e:	d501      	bpl.n	8008834 <_printf_i+0xbc>
 8008830:	681d      	ldr	r5, [r3, #0]
 8008832:	e003      	b.n	800883c <_printf_i+0xc4>
 8008834:	0645      	lsls	r5, r0, #25
 8008836:	d5fb      	bpl.n	8008830 <_printf_i+0xb8>
 8008838:	f9b3 5000 	ldrsh.w	r5, [r3]
 800883c:	2d00      	cmp	r5, #0
 800883e:	da03      	bge.n	8008848 <_printf_i+0xd0>
 8008840:	232d      	movs	r3, #45	@ 0x2d
 8008842:	426d      	negs	r5, r5
 8008844:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008848:	4858      	ldr	r0, [pc, #352]	@ (80089ac <_printf_i+0x234>)
 800884a:	230a      	movs	r3, #10
 800884c:	e011      	b.n	8008872 <_printf_i+0xfa>
 800884e:	6821      	ldr	r1, [r4, #0]
 8008850:	6833      	ldr	r3, [r6, #0]
 8008852:	0608      	lsls	r0, r1, #24
 8008854:	f853 5b04 	ldr.w	r5, [r3], #4
 8008858:	d402      	bmi.n	8008860 <_printf_i+0xe8>
 800885a:	0649      	lsls	r1, r1, #25
 800885c:	bf48      	it	mi
 800885e:	b2ad      	uxthmi	r5, r5
 8008860:	2f6f      	cmp	r7, #111	@ 0x6f
 8008862:	4852      	ldr	r0, [pc, #328]	@ (80089ac <_printf_i+0x234>)
 8008864:	6033      	str	r3, [r6, #0]
 8008866:	bf14      	ite	ne
 8008868:	230a      	movne	r3, #10
 800886a:	2308      	moveq	r3, #8
 800886c:	2100      	movs	r1, #0
 800886e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008872:	6866      	ldr	r6, [r4, #4]
 8008874:	60a6      	str	r6, [r4, #8]
 8008876:	2e00      	cmp	r6, #0
 8008878:	db05      	blt.n	8008886 <_printf_i+0x10e>
 800887a:	6821      	ldr	r1, [r4, #0]
 800887c:	432e      	orrs	r6, r5
 800887e:	f021 0104 	bic.w	r1, r1, #4
 8008882:	6021      	str	r1, [r4, #0]
 8008884:	d04b      	beq.n	800891e <_printf_i+0x1a6>
 8008886:	4616      	mov	r6, r2
 8008888:	fbb5 f1f3 	udiv	r1, r5, r3
 800888c:	fb03 5711 	mls	r7, r3, r1, r5
 8008890:	5dc7      	ldrb	r7, [r0, r7]
 8008892:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008896:	462f      	mov	r7, r5
 8008898:	42bb      	cmp	r3, r7
 800889a:	460d      	mov	r5, r1
 800889c:	d9f4      	bls.n	8008888 <_printf_i+0x110>
 800889e:	2b08      	cmp	r3, #8
 80088a0:	d10b      	bne.n	80088ba <_printf_i+0x142>
 80088a2:	6823      	ldr	r3, [r4, #0]
 80088a4:	07df      	lsls	r7, r3, #31
 80088a6:	d508      	bpl.n	80088ba <_printf_i+0x142>
 80088a8:	6923      	ldr	r3, [r4, #16]
 80088aa:	6861      	ldr	r1, [r4, #4]
 80088ac:	4299      	cmp	r1, r3
 80088ae:	bfde      	ittt	le
 80088b0:	2330      	movle	r3, #48	@ 0x30
 80088b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80088b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80088ba:	1b92      	subs	r2, r2, r6
 80088bc:	6122      	str	r2, [r4, #16]
 80088be:	f8cd a000 	str.w	sl, [sp]
 80088c2:	464b      	mov	r3, r9
 80088c4:	aa03      	add	r2, sp, #12
 80088c6:	4621      	mov	r1, r4
 80088c8:	4640      	mov	r0, r8
 80088ca:	f7ff fee7 	bl	800869c <_printf_common>
 80088ce:	3001      	adds	r0, #1
 80088d0:	d14a      	bne.n	8008968 <_printf_i+0x1f0>
 80088d2:	f04f 30ff 	mov.w	r0, #4294967295
 80088d6:	b004      	add	sp, #16
 80088d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088dc:	6823      	ldr	r3, [r4, #0]
 80088de:	f043 0320 	orr.w	r3, r3, #32
 80088e2:	6023      	str	r3, [r4, #0]
 80088e4:	4832      	ldr	r0, [pc, #200]	@ (80089b0 <_printf_i+0x238>)
 80088e6:	2778      	movs	r7, #120	@ 0x78
 80088e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80088ec:	6823      	ldr	r3, [r4, #0]
 80088ee:	6831      	ldr	r1, [r6, #0]
 80088f0:	061f      	lsls	r7, r3, #24
 80088f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80088f6:	d402      	bmi.n	80088fe <_printf_i+0x186>
 80088f8:	065f      	lsls	r7, r3, #25
 80088fa:	bf48      	it	mi
 80088fc:	b2ad      	uxthmi	r5, r5
 80088fe:	6031      	str	r1, [r6, #0]
 8008900:	07d9      	lsls	r1, r3, #31
 8008902:	bf44      	itt	mi
 8008904:	f043 0320 	orrmi.w	r3, r3, #32
 8008908:	6023      	strmi	r3, [r4, #0]
 800890a:	b11d      	cbz	r5, 8008914 <_printf_i+0x19c>
 800890c:	2310      	movs	r3, #16
 800890e:	e7ad      	b.n	800886c <_printf_i+0xf4>
 8008910:	4826      	ldr	r0, [pc, #152]	@ (80089ac <_printf_i+0x234>)
 8008912:	e7e9      	b.n	80088e8 <_printf_i+0x170>
 8008914:	6823      	ldr	r3, [r4, #0]
 8008916:	f023 0320 	bic.w	r3, r3, #32
 800891a:	6023      	str	r3, [r4, #0]
 800891c:	e7f6      	b.n	800890c <_printf_i+0x194>
 800891e:	4616      	mov	r6, r2
 8008920:	e7bd      	b.n	800889e <_printf_i+0x126>
 8008922:	6833      	ldr	r3, [r6, #0]
 8008924:	6825      	ldr	r5, [r4, #0]
 8008926:	6961      	ldr	r1, [r4, #20]
 8008928:	1d18      	adds	r0, r3, #4
 800892a:	6030      	str	r0, [r6, #0]
 800892c:	062e      	lsls	r6, r5, #24
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	d501      	bpl.n	8008936 <_printf_i+0x1be>
 8008932:	6019      	str	r1, [r3, #0]
 8008934:	e002      	b.n	800893c <_printf_i+0x1c4>
 8008936:	0668      	lsls	r0, r5, #25
 8008938:	d5fb      	bpl.n	8008932 <_printf_i+0x1ba>
 800893a:	8019      	strh	r1, [r3, #0]
 800893c:	2300      	movs	r3, #0
 800893e:	6123      	str	r3, [r4, #16]
 8008940:	4616      	mov	r6, r2
 8008942:	e7bc      	b.n	80088be <_printf_i+0x146>
 8008944:	6833      	ldr	r3, [r6, #0]
 8008946:	1d1a      	adds	r2, r3, #4
 8008948:	6032      	str	r2, [r6, #0]
 800894a:	681e      	ldr	r6, [r3, #0]
 800894c:	6862      	ldr	r2, [r4, #4]
 800894e:	2100      	movs	r1, #0
 8008950:	4630      	mov	r0, r6
 8008952:	f7f7 fc65 	bl	8000220 <memchr>
 8008956:	b108      	cbz	r0, 800895c <_printf_i+0x1e4>
 8008958:	1b80      	subs	r0, r0, r6
 800895a:	6060      	str	r0, [r4, #4]
 800895c:	6863      	ldr	r3, [r4, #4]
 800895e:	6123      	str	r3, [r4, #16]
 8008960:	2300      	movs	r3, #0
 8008962:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008966:	e7aa      	b.n	80088be <_printf_i+0x146>
 8008968:	6923      	ldr	r3, [r4, #16]
 800896a:	4632      	mov	r2, r6
 800896c:	4649      	mov	r1, r9
 800896e:	4640      	mov	r0, r8
 8008970:	47d0      	blx	sl
 8008972:	3001      	adds	r0, #1
 8008974:	d0ad      	beq.n	80088d2 <_printf_i+0x15a>
 8008976:	6823      	ldr	r3, [r4, #0]
 8008978:	079b      	lsls	r3, r3, #30
 800897a:	d413      	bmi.n	80089a4 <_printf_i+0x22c>
 800897c:	68e0      	ldr	r0, [r4, #12]
 800897e:	9b03      	ldr	r3, [sp, #12]
 8008980:	4298      	cmp	r0, r3
 8008982:	bfb8      	it	lt
 8008984:	4618      	movlt	r0, r3
 8008986:	e7a6      	b.n	80088d6 <_printf_i+0x15e>
 8008988:	2301      	movs	r3, #1
 800898a:	4632      	mov	r2, r6
 800898c:	4649      	mov	r1, r9
 800898e:	4640      	mov	r0, r8
 8008990:	47d0      	blx	sl
 8008992:	3001      	adds	r0, #1
 8008994:	d09d      	beq.n	80088d2 <_printf_i+0x15a>
 8008996:	3501      	adds	r5, #1
 8008998:	68e3      	ldr	r3, [r4, #12]
 800899a:	9903      	ldr	r1, [sp, #12]
 800899c:	1a5b      	subs	r3, r3, r1
 800899e:	42ab      	cmp	r3, r5
 80089a0:	dcf2      	bgt.n	8008988 <_printf_i+0x210>
 80089a2:	e7eb      	b.n	800897c <_printf_i+0x204>
 80089a4:	2500      	movs	r5, #0
 80089a6:	f104 0619 	add.w	r6, r4, #25
 80089aa:	e7f5      	b.n	8008998 <_printf_i+0x220>
 80089ac:	0800b6cd 	.word	0x0800b6cd
 80089b0:	0800b6de 	.word	0x0800b6de

080089b4 <__sflush_r>:
 80089b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80089b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089bc:	0716      	lsls	r6, r2, #28
 80089be:	4605      	mov	r5, r0
 80089c0:	460c      	mov	r4, r1
 80089c2:	d454      	bmi.n	8008a6e <__sflush_r+0xba>
 80089c4:	684b      	ldr	r3, [r1, #4]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	dc02      	bgt.n	80089d0 <__sflush_r+0x1c>
 80089ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	dd48      	ble.n	8008a62 <__sflush_r+0xae>
 80089d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80089d2:	2e00      	cmp	r6, #0
 80089d4:	d045      	beq.n	8008a62 <__sflush_r+0xae>
 80089d6:	2300      	movs	r3, #0
 80089d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80089dc:	682f      	ldr	r7, [r5, #0]
 80089de:	6a21      	ldr	r1, [r4, #32]
 80089e0:	602b      	str	r3, [r5, #0]
 80089e2:	d030      	beq.n	8008a46 <__sflush_r+0x92>
 80089e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80089e6:	89a3      	ldrh	r3, [r4, #12]
 80089e8:	0759      	lsls	r1, r3, #29
 80089ea:	d505      	bpl.n	80089f8 <__sflush_r+0x44>
 80089ec:	6863      	ldr	r3, [r4, #4]
 80089ee:	1ad2      	subs	r2, r2, r3
 80089f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80089f2:	b10b      	cbz	r3, 80089f8 <__sflush_r+0x44>
 80089f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80089f6:	1ad2      	subs	r2, r2, r3
 80089f8:	2300      	movs	r3, #0
 80089fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80089fc:	6a21      	ldr	r1, [r4, #32]
 80089fe:	4628      	mov	r0, r5
 8008a00:	47b0      	blx	r6
 8008a02:	1c43      	adds	r3, r0, #1
 8008a04:	89a3      	ldrh	r3, [r4, #12]
 8008a06:	d106      	bne.n	8008a16 <__sflush_r+0x62>
 8008a08:	6829      	ldr	r1, [r5, #0]
 8008a0a:	291d      	cmp	r1, #29
 8008a0c:	d82b      	bhi.n	8008a66 <__sflush_r+0xb2>
 8008a0e:	4a2a      	ldr	r2, [pc, #168]	@ (8008ab8 <__sflush_r+0x104>)
 8008a10:	40ca      	lsrs	r2, r1
 8008a12:	07d6      	lsls	r6, r2, #31
 8008a14:	d527      	bpl.n	8008a66 <__sflush_r+0xb2>
 8008a16:	2200      	movs	r2, #0
 8008a18:	6062      	str	r2, [r4, #4]
 8008a1a:	04d9      	lsls	r1, r3, #19
 8008a1c:	6922      	ldr	r2, [r4, #16]
 8008a1e:	6022      	str	r2, [r4, #0]
 8008a20:	d504      	bpl.n	8008a2c <__sflush_r+0x78>
 8008a22:	1c42      	adds	r2, r0, #1
 8008a24:	d101      	bne.n	8008a2a <__sflush_r+0x76>
 8008a26:	682b      	ldr	r3, [r5, #0]
 8008a28:	b903      	cbnz	r3, 8008a2c <__sflush_r+0x78>
 8008a2a:	6560      	str	r0, [r4, #84]	@ 0x54
 8008a2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008a2e:	602f      	str	r7, [r5, #0]
 8008a30:	b1b9      	cbz	r1, 8008a62 <__sflush_r+0xae>
 8008a32:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008a36:	4299      	cmp	r1, r3
 8008a38:	d002      	beq.n	8008a40 <__sflush_r+0x8c>
 8008a3a:	4628      	mov	r0, r5
 8008a3c:	f7ff fb4a 	bl	80080d4 <_free_r>
 8008a40:	2300      	movs	r3, #0
 8008a42:	6363      	str	r3, [r4, #52]	@ 0x34
 8008a44:	e00d      	b.n	8008a62 <__sflush_r+0xae>
 8008a46:	2301      	movs	r3, #1
 8008a48:	4628      	mov	r0, r5
 8008a4a:	47b0      	blx	r6
 8008a4c:	4602      	mov	r2, r0
 8008a4e:	1c50      	adds	r0, r2, #1
 8008a50:	d1c9      	bne.n	80089e6 <__sflush_r+0x32>
 8008a52:	682b      	ldr	r3, [r5, #0]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d0c6      	beq.n	80089e6 <__sflush_r+0x32>
 8008a58:	2b1d      	cmp	r3, #29
 8008a5a:	d001      	beq.n	8008a60 <__sflush_r+0xac>
 8008a5c:	2b16      	cmp	r3, #22
 8008a5e:	d11e      	bne.n	8008a9e <__sflush_r+0xea>
 8008a60:	602f      	str	r7, [r5, #0]
 8008a62:	2000      	movs	r0, #0
 8008a64:	e022      	b.n	8008aac <__sflush_r+0xf8>
 8008a66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a6a:	b21b      	sxth	r3, r3
 8008a6c:	e01b      	b.n	8008aa6 <__sflush_r+0xf2>
 8008a6e:	690f      	ldr	r7, [r1, #16]
 8008a70:	2f00      	cmp	r7, #0
 8008a72:	d0f6      	beq.n	8008a62 <__sflush_r+0xae>
 8008a74:	0793      	lsls	r3, r2, #30
 8008a76:	680e      	ldr	r6, [r1, #0]
 8008a78:	bf08      	it	eq
 8008a7a:	694b      	ldreq	r3, [r1, #20]
 8008a7c:	600f      	str	r7, [r1, #0]
 8008a7e:	bf18      	it	ne
 8008a80:	2300      	movne	r3, #0
 8008a82:	eba6 0807 	sub.w	r8, r6, r7
 8008a86:	608b      	str	r3, [r1, #8]
 8008a88:	f1b8 0f00 	cmp.w	r8, #0
 8008a8c:	dde9      	ble.n	8008a62 <__sflush_r+0xae>
 8008a8e:	6a21      	ldr	r1, [r4, #32]
 8008a90:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008a92:	4643      	mov	r3, r8
 8008a94:	463a      	mov	r2, r7
 8008a96:	4628      	mov	r0, r5
 8008a98:	47b0      	blx	r6
 8008a9a:	2800      	cmp	r0, #0
 8008a9c:	dc08      	bgt.n	8008ab0 <__sflush_r+0xfc>
 8008a9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008aa2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008aa6:	81a3      	strh	r3, [r4, #12]
 8008aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8008aac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ab0:	4407      	add	r7, r0
 8008ab2:	eba8 0800 	sub.w	r8, r8, r0
 8008ab6:	e7e7      	b.n	8008a88 <__sflush_r+0xd4>
 8008ab8:	20400001 	.word	0x20400001

08008abc <_fflush_r>:
 8008abc:	b538      	push	{r3, r4, r5, lr}
 8008abe:	690b      	ldr	r3, [r1, #16]
 8008ac0:	4605      	mov	r5, r0
 8008ac2:	460c      	mov	r4, r1
 8008ac4:	b913      	cbnz	r3, 8008acc <_fflush_r+0x10>
 8008ac6:	2500      	movs	r5, #0
 8008ac8:	4628      	mov	r0, r5
 8008aca:	bd38      	pop	{r3, r4, r5, pc}
 8008acc:	b118      	cbz	r0, 8008ad6 <_fflush_r+0x1a>
 8008ace:	6a03      	ldr	r3, [r0, #32]
 8008ad0:	b90b      	cbnz	r3, 8008ad6 <_fflush_r+0x1a>
 8008ad2:	f7ff f897 	bl	8007c04 <__sinit>
 8008ad6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d0f3      	beq.n	8008ac6 <_fflush_r+0xa>
 8008ade:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008ae0:	07d0      	lsls	r0, r2, #31
 8008ae2:	d404      	bmi.n	8008aee <_fflush_r+0x32>
 8008ae4:	0599      	lsls	r1, r3, #22
 8008ae6:	d402      	bmi.n	8008aee <_fflush_r+0x32>
 8008ae8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008aea:	f7ff fae2 	bl	80080b2 <__retarget_lock_acquire_recursive>
 8008aee:	4628      	mov	r0, r5
 8008af0:	4621      	mov	r1, r4
 8008af2:	f7ff ff5f 	bl	80089b4 <__sflush_r>
 8008af6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008af8:	07da      	lsls	r2, r3, #31
 8008afa:	4605      	mov	r5, r0
 8008afc:	d4e4      	bmi.n	8008ac8 <_fflush_r+0xc>
 8008afe:	89a3      	ldrh	r3, [r4, #12]
 8008b00:	059b      	lsls	r3, r3, #22
 8008b02:	d4e1      	bmi.n	8008ac8 <_fflush_r+0xc>
 8008b04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008b06:	f7ff fad5 	bl	80080b4 <__retarget_lock_release_recursive>
 8008b0a:	e7dd      	b.n	8008ac8 <_fflush_r+0xc>

08008b0c <__swhatbuf_r>:
 8008b0c:	b570      	push	{r4, r5, r6, lr}
 8008b0e:	460c      	mov	r4, r1
 8008b10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b14:	2900      	cmp	r1, #0
 8008b16:	b096      	sub	sp, #88	@ 0x58
 8008b18:	4615      	mov	r5, r2
 8008b1a:	461e      	mov	r6, r3
 8008b1c:	da0d      	bge.n	8008b3a <__swhatbuf_r+0x2e>
 8008b1e:	89a3      	ldrh	r3, [r4, #12]
 8008b20:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008b24:	f04f 0100 	mov.w	r1, #0
 8008b28:	bf14      	ite	ne
 8008b2a:	2340      	movne	r3, #64	@ 0x40
 8008b2c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008b30:	2000      	movs	r0, #0
 8008b32:	6031      	str	r1, [r6, #0]
 8008b34:	602b      	str	r3, [r5, #0]
 8008b36:	b016      	add	sp, #88	@ 0x58
 8008b38:	bd70      	pop	{r4, r5, r6, pc}
 8008b3a:	466a      	mov	r2, sp
 8008b3c:	f000 f848 	bl	8008bd0 <_fstat_r>
 8008b40:	2800      	cmp	r0, #0
 8008b42:	dbec      	blt.n	8008b1e <__swhatbuf_r+0x12>
 8008b44:	9901      	ldr	r1, [sp, #4]
 8008b46:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008b4a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008b4e:	4259      	negs	r1, r3
 8008b50:	4159      	adcs	r1, r3
 8008b52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008b56:	e7eb      	b.n	8008b30 <__swhatbuf_r+0x24>

08008b58 <__smakebuf_r>:
 8008b58:	898b      	ldrh	r3, [r1, #12]
 8008b5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b5c:	079d      	lsls	r5, r3, #30
 8008b5e:	4606      	mov	r6, r0
 8008b60:	460c      	mov	r4, r1
 8008b62:	d507      	bpl.n	8008b74 <__smakebuf_r+0x1c>
 8008b64:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008b68:	6023      	str	r3, [r4, #0]
 8008b6a:	6123      	str	r3, [r4, #16]
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	6163      	str	r3, [r4, #20]
 8008b70:	b003      	add	sp, #12
 8008b72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b74:	ab01      	add	r3, sp, #4
 8008b76:	466a      	mov	r2, sp
 8008b78:	f7ff ffc8 	bl	8008b0c <__swhatbuf_r>
 8008b7c:	9f00      	ldr	r7, [sp, #0]
 8008b7e:	4605      	mov	r5, r0
 8008b80:	4639      	mov	r1, r7
 8008b82:	4630      	mov	r0, r6
 8008b84:	f7fe ff26 	bl	80079d4 <_malloc_r>
 8008b88:	b948      	cbnz	r0, 8008b9e <__smakebuf_r+0x46>
 8008b8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b8e:	059a      	lsls	r2, r3, #22
 8008b90:	d4ee      	bmi.n	8008b70 <__smakebuf_r+0x18>
 8008b92:	f023 0303 	bic.w	r3, r3, #3
 8008b96:	f043 0302 	orr.w	r3, r3, #2
 8008b9a:	81a3      	strh	r3, [r4, #12]
 8008b9c:	e7e2      	b.n	8008b64 <__smakebuf_r+0xc>
 8008b9e:	89a3      	ldrh	r3, [r4, #12]
 8008ba0:	6020      	str	r0, [r4, #0]
 8008ba2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ba6:	81a3      	strh	r3, [r4, #12]
 8008ba8:	9b01      	ldr	r3, [sp, #4]
 8008baa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008bae:	b15b      	cbz	r3, 8008bc8 <__smakebuf_r+0x70>
 8008bb0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008bb4:	4630      	mov	r0, r6
 8008bb6:	f000 f81d 	bl	8008bf4 <_isatty_r>
 8008bba:	b128      	cbz	r0, 8008bc8 <__smakebuf_r+0x70>
 8008bbc:	89a3      	ldrh	r3, [r4, #12]
 8008bbe:	f023 0303 	bic.w	r3, r3, #3
 8008bc2:	f043 0301 	orr.w	r3, r3, #1
 8008bc6:	81a3      	strh	r3, [r4, #12]
 8008bc8:	89a3      	ldrh	r3, [r4, #12]
 8008bca:	431d      	orrs	r5, r3
 8008bcc:	81a5      	strh	r5, [r4, #12]
 8008bce:	e7cf      	b.n	8008b70 <__smakebuf_r+0x18>

08008bd0 <_fstat_r>:
 8008bd0:	b538      	push	{r3, r4, r5, lr}
 8008bd2:	4d07      	ldr	r5, [pc, #28]	@ (8008bf0 <_fstat_r+0x20>)
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	4604      	mov	r4, r0
 8008bd8:	4608      	mov	r0, r1
 8008bda:	4611      	mov	r1, r2
 8008bdc:	602b      	str	r3, [r5, #0]
 8008bde:	f7f8 ff6c 	bl	8001aba <_fstat>
 8008be2:	1c43      	adds	r3, r0, #1
 8008be4:	d102      	bne.n	8008bec <_fstat_r+0x1c>
 8008be6:	682b      	ldr	r3, [r5, #0]
 8008be8:	b103      	cbz	r3, 8008bec <_fstat_r+0x1c>
 8008bea:	6023      	str	r3, [r4, #0]
 8008bec:	bd38      	pop	{r3, r4, r5, pc}
 8008bee:	bf00      	nop
 8008bf0:	20004258 	.word	0x20004258

08008bf4 <_isatty_r>:
 8008bf4:	b538      	push	{r3, r4, r5, lr}
 8008bf6:	4d06      	ldr	r5, [pc, #24]	@ (8008c10 <_isatty_r+0x1c>)
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	4604      	mov	r4, r0
 8008bfc:	4608      	mov	r0, r1
 8008bfe:	602b      	str	r3, [r5, #0]
 8008c00:	f7f8 ff6b 	bl	8001ada <_isatty>
 8008c04:	1c43      	adds	r3, r0, #1
 8008c06:	d102      	bne.n	8008c0e <_isatty_r+0x1a>
 8008c08:	682b      	ldr	r3, [r5, #0]
 8008c0a:	b103      	cbz	r3, 8008c0e <_isatty_r+0x1a>
 8008c0c:	6023      	str	r3, [r4, #0]
 8008c0e:	bd38      	pop	{r3, r4, r5, pc}
 8008c10:	20004258 	.word	0x20004258

08008c14 <_realloc_r>:
 8008c14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c18:	4607      	mov	r7, r0
 8008c1a:	4614      	mov	r4, r2
 8008c1c:	460d      	mov	r5, r1
 8008c1e:	b921      	cbnz	r1, 8008c2a <_realloc_r+0x16>
 8008c20:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c24:	4611      	mov	r1, r2
 8008c26:	f7fe bed5 	b.w	80079d4 <_malloc_r>
 8008c2a:	b92a      	cbnz	r2, 8008c38 <_realloc_r+0x24>
 8008c2c:	f7ff fa52 	bl	80080d4 <_free_r>
 8008c30:	4625      	mov	r5, r4
 8008c32:	4628      	mov	r0, r5
 8008c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c38:	f000 f81a 	bl	8008c70 <_malloc_usable_size_r>
 8008c3c:	4284      	cmp	r4, r0
 8008c3e:	4606      	mov	r6, r0
 8008c40:	d802      	bhi.n	8008c48 <_realloc_r+0x34>
 8008c42:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008c46:	d8f4      	bhi.n	8008c32 <_realloc_r+0x1e>
 8008c48:	4621      	mov	r1, r4
 8008c4a:	4638      	mov	r0, r7
 8008c4c:	f7fe fec2 	bl	80079d4 <_malloc_r>
 8008c50:	4680      	mov	r8, r0
 8008c52:	b908      	cbnz	r0, 8008c58 <_realloc_r+0x44>
 8008c54:	4645      	mov	r5, r8
 8008c56:	e7ec      	b.n	8008c32 <_realloc_r+0x1e>
 8008c58:	42b4      	cmp	r4, r6
 8008c5a:	4622      	mov	r2, r4
 8008c5c:	4629      	mov	r1, r5
 8008c5e:	bf28      	it	cs
 8008c60:	4632      	movcs	r2, r6
 8008c62:	f7ff fa28 	bl	80080b6 <memcpy>
 8008c66:	4629      	mov	r1, r5
 8008c68:	4638      	mov	r0, r7
 8008c6a:	f7ff fa33 	bl	80080d4 <_free_r>
 8008c6e:	e7f1      	b.n	8008c54 <_realloc_r+0x40>

08008c70 <_malloc_usable_size_r>:
 8008c70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c74:	1f18      	subs	r0, r3, #4
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	bfbc      	itt	lt
 8008c7a:	580b      	ldrlt	r3, [r1, r0]
 8008c7c:	18c0      	addlt	r0, r0, r3
 8008c7e:	4770      	bx	lr

08008c80 <_init>:
 8008c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c82:	bf00      	nop
 8008c84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c86:	bc08      	pop	{r3}
 8008c88:	469e      	mov	lr, r3
 8008c8a:	4770      	bx	lr

08008c8c <_fini>:
 8008c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c8e:	bf00      	nop
 8008c90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c92:	bc08      	pop	{r3}
 8008c94:	469e      	mov	lr, r3
 8008c96:	4770      	bx	lr
