// Seed: 2743157324
`default_nettype wire
module module_0 (
    output logic id_0,
    input id_1,
    output tri1 id_2
);
  assign id_2[1] = id_1;
  logic id_3;
  logic id_4;
endmodule
