{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669840412540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669840412548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 15:33:32 2022 " "Processing started: Wed Nov 30 15:33:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669840412548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669840412548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project3Top -c project3Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off project3Top -c project3Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669840412548 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669840413069 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669840413069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_project3.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_project3.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_project3 " "Found entity 1: tb_project3" {  } { { "tb_project3.v" "" { Text "C:/Users/qianh/OneDrive/Documents/lab5/project3Top_zx_restored/tb_project3.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669840423056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669840423056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw2dec.v 1 1 " "Found 1 design units, including 1 entities, in source file sw2dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 SW2dec " "Found entity 1: SW2dec" {  } { { "SW2dec.v" "" { Text "C:/Users/qianh/OneDrive/Documents/lab5/project3Top_zx_restored/SW2dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669840423058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669840423058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_driver " "Found entity 1: seven_seg_driver" {  } { { "seven_seg_driver.v" "" { Text "C:/Users/qianh/OneDrive/Documents/lab5/project3Top_zx_restored/seven_seg_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669840423061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669840423061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypressed.v 1 1 " "Found 1 design units, including 1 entities, in source file keypressed.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypressed " "Found entity 1: keypressed" {  } { { "keypressed.v" "" { Text "C:/Users/qianh/OneDrive/Documents/lab5/project3Top_zx_restored/keypressed.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669840423063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669840423063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3top.v 1 1 " "Found 1 design units, including 1 entities, in source file project3top.v" { { "Info" "ISGN_ENTITY_NAME" "1 project3Top " "Found entity 1: project3Top" {  } { { "project3Top.v" "" { Text "C:/Users/qianh/OneDrive/Documents/lab5/project3Top_zx_restored/project3Top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669840423065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669840423065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "run.v 1 1 " "Found 1 design units, including 1 entities, in source file run.v" { { "Info" "ISGN_ENTITY_NAME" "1 run " "Found entity 1: run" {  } { { "run.v" "" { Text "C:/Users/qianh/OneDrive/Documents/lab5/project3Top_zx_restored/run.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669840423066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669840423066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newton.v 1 1 " "Found 1 design units, including 1 entities, in source file newton.v" { { "Info" "ISGN_ENTITY_NAME" "1 newton " "Found entity 1: newton" {  } { { "newton.v" "" { Text "C:/Users/qianh/OneDrive/Documents/lab5/project3Top_zx_restored/newton.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669840423068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669840423068 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "initValue packed run.v(8) " "Verilog HDL Port Declaration warning at run.v(8): port declaration for \"initValue\" declares packed dimensions but the data type declaration does not" {  } { { "run.v" "" { Text "C:/Users/qianh/OneDrive/Documents/lab5/project3Top_zx_restored/run.v" 8 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1669840423070 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "initValue run.v(7) " "HDL info at run.v(7): see declaration for object \"initValue\"" {  } { { "run.v" "" { Text "C:/Users/qianh/OneDrive/Documents/lab5/project3Top_zx_restored/run.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669840423070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project3Top " "Elaborating entity \"project3Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669840423114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SW2dec SW2dec:F1 " "Elaborating entity \"SW2dec\" for hierarchy \"SW2dec:F1\"" {  } { { "project3Top.v" "F1" { Text "C:/Users/qianh/OneDrive/Documents/lab5/project3Top_zx_restored/project3Top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669840423146 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SW2dec.v(23) " "Verilog HDL assignment warning at SW2dec.v(23): truncated value with size 32 to match size of target (10)" {  } { { "SW2dec.v" "" { Text "C:/Users/qianh/OneDrive/Documents/lab5/project3Top_zx_restored/SW2dec.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669840423146 "|project3Top|SW2dec:F1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_driver seven_seg_driver:S0 " "Elaborating entity \"seven_seg_driver\" for hierarchy \"seven_seg_driver:S0\"" {  } { { "project3Top.v" "S0" { Text "C:/Users/qianh/OneDrive/Documents/lab5/project3Top_zx_restored/project3Top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669840423154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypressed keypressed:U1 " "Elaborating entity \"keypressed\" for hierarchy \"keypressed:U1\"" {  } { { "project3Top.v" "U1" { Text "C:/Users/qianh/OneDrive/Documents/lab5/project3Top_zx_restored/project3Top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669840423161 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669840423813 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669840424222 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669840424222 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "198 " "Implemented 198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669840424333 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669840424333 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669840424333 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669840424333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669840424349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 15:33:44 2022 " "Processing ended: Wed Nov 30 15:33:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669840424349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669840424349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669840424349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669840424349 ""}
