// Seed: 380221875
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input wire id_2,
    input tri id_3,
    input tri1 id_4,
    output wor id_5,
    input tri id_6,
    output supply1 id_7,
    output wand id_8,
    input wand id_9,
    output tri id_10
);
  wire id_12;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output logic id_0,
    output wand id_1,
    input wand id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5
);
  assign id_0 = -1'b0;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_2,
      id_3,
      id_2,
      id_1,
      id_4,
      id_1,
      id_1,
      id_5,
      id_1
  );
  initial begin : LABEL_0
    id_0 = 1 & id_3;
  end
  assign id_1#(
      .id_3(1),
      .id_3(1 >= {-1 - 1, 1, 1, 1, -1, 1})
  ) = -1 == (~id_4);
endmodule
