// Seed: 1552008299
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd52,
    parameter id_7 = 32'd78
) (
    id_1,
    _id_2
);
  output wire _id_2;
  inout logic [7:0] id_1;
  always begin : LABEL_0
    $signed(93);
    ;
  end
  logic id_3;
  ;
  wire id_4, id_5, id_6;
  wire _id_7;
  module_0 modCall_1 ();
  assign id_1 = id_5 ? id_3 : (id_3);
  wire [id_7 : id_7] id_8, id_9, id_10;
  assign id_6 = id_6;
  wire id_11;
endmodule
module module_2 #(
    parameter id_0 = 32'd29
) (
    input tri _id_0,
    output wire id_1,
    input supply1 id_2,
    input wand id_3
);
  logic id_5;
  ;
  module_0 modCall_1 ();
  wire id_6;
  ;
  always id_5 = 1;
  id_7(
      id_7
  );
  wire [1 : 1] id_8;
  wire [id_0 : 1] id_9;
  assign id_5 = id_3;
  logic id_10;
  wire  id_11;
  wire  id_12;
endmodule
