--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/home/storage/Xilinx/14.3/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3
-intstyle xflow -xml bsp.twx bsp.ncd bsp.pcf

Design file:              bsp.ncd
Physical constraint file: bsp.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK_IN" 10 ns HIGH 50% INPUT_JITTER 
0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RXCLK = PERIOD TIMEGRP "RXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkfx = PERIOD TIMEGRP "clkfx" TS_CLK / 1.25 HIGH 50% 
INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1638 paths analyzed, 511 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.470ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkfx180 = PERIOD TIMEGRP "clkfx180" TS_CLK / 1.25 PHASE 
4 ns HIGH 50%         INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.750ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkdv = PERIOD TIMEGRP "clkdv" TS_CLK * 2 HIGH 50% 
INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 178166 paths analyzed, 2479 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.330ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_INTERNAL_RXCLK_BUF = PERIOD TIMEGRP "INTERNAL_RXCLK_BUF" 
TS_RXCLK PHASE         0.4375 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1917 paths analyzed, 859 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.487ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "IN_GMII" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP 
"RXCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.989ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK                         |     10.000ns|      5.340ns|      9.338ns|            0|            0|            0|       179813|
| TS_clkfx                      |      8.000ns|      7.470ns|          N/A|            0|            0|         1638|            0|
| TS_clkfx180                   |      8.000ns|      4.750ns|          N/A|            0|            0|            9|            0|
| TS_clkdv                      |     20.000ns|     14.330ns|          N/A|            0|            0|       178166|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_RXCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_RXCLK                       |      8.000ns|      5.340ns|      7.487ns|            0|            0|            0|         1917|
| TS_INTERNAL_RXCLK_BUF         |      8.000ns|      7.487ns|          N/A|            0|            0|         1917|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RXCLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD<0>      |    1.963(R)|      SLOW  |   -0.039(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXD<1>      |    1.818(R)|      SLOW  |   -0.017(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXD<2>      |    1.952(R)|      SLOW  |   -0.028(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXD<3>      |    1.963(R)|      SLOW  |   -0.088(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXD<4>      |    1.989(R)|      SLOW  |   -0.065(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXD<5>      |    1.841(R)|      SLOW  |   -0.040(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXD<6>      |    1.865(R)|      SLOW  |   -0.064(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXD<7>      |    1.955(R)|      SLOW  |   -0.031(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXDV        |    1.913(R)|      SLOW  |   -0.067(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXER        |    1.986(R)|      SLOW  |   -0.062(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_IN         |   12.566|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RXCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RXCLK          |    7.487|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "IN_GMII" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "RXCLK";
Worst Case Data Window 1.972; Ideal Clock Offset To Actual Clock 0.003; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD<0>            |    1.963(R)|      SLOW  |   -0.039(R)|      FAST  |    0.037|    0.039|       -0.001|
RXD<1>            |    1.818(R)|      SLOW  |   -0.017(R)|      FAST  |    0.182|    0.017|        0.082|
RXD<2>            |    1.952(R)|      SLOW  |   -0.028(R)|      FAST  |    0.048|    0.028|        0.010|
RXD<3>            |    1.963(R)|      SLOW  |   -0.088(R)|      FAST  |    0.037|    0.088|       -0.026|
RXD<4>            |    1.989(R)|      SLOW  |   -0.065(R)|      FAST  |    0.011|    0.065|       -0.027|
RXD<5>            |    1.841(R)|      SLOW  |   -0.040(R)|      FAST  |    0.159|    0.040|        0.060|
RXD<6>            |    1.865(R)|      SLOW  |   -0.064(R)|      FAST  |    0.135|    0.064|        0.036|
RXD<7>            |    1.955(R)|      SLOW  |   -0.031(R)|      FAST  |    0.045|    0.031|        0.007|
RXDV              |    1.913(R)|      SLOW  |   -0.067(R)|      FAST  |    0.087|    0.067|        0.010|
RXER              |    1.986(R)|      SLOW  |   -0.062(R)|      FAST  |    0.014|    0.062|       -0.024|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.989|         -  |      -0.017|         -  |    0.011|    0.017|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 181740 paths, 0 nets, and 6714 connections

Design statistics:
   Minimum period:  14.330ns   (Maximum frequency:  69.784MHz)
   Minimum input required time before clock:   1.989ns


Analysis completed Sun Jul 31 18:52:48 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 463 MB



