<!doctype html>
<html>
<head>
<title>Gude!</title>
<link rel="stylesheet" href="google-code-prettify/skins/desert.css">
<link rel="stylesheet" href="css/custom.css">
<link rel="stylesheet" href="css/mark-lines.css">
<script src="google-code-prettify/prettify.js"></script>
</head>
<body onload="PR.prettyPrint()">
<pre class="prettyprint linenums lang-c">
extern int getenv(const char *name);
extern int foo();
extern int bar();

int
main()
{
    int rc;
    for (int i = 0; getenv("gude"); i++) {
        for (int j = 0; j < 10; j++) {
            rc = j;
        }
    }

    return rc;
}

</pre>
<div>
0 2018-Dec-28 21:51:55.110501 - [DEBUG] Set-up the command-line parameters<br>
1 2018-Dec-28 21:51:55.110929 - [INFO] Chosen operation mode: 'phasarLLVM'<br>
2 2018-Dec-28 21:51:55.111275 - [INFO] No configuration file is used.<br>
3 2018-Dec-28 21:51:55.111353 - [INFO] Program options have been successfully parsed.<br>
4 2018-Dec-28 21:51:55.111452 - [INFO] Check program options for logical errors.<br>
5 2018-Dec-28 21:51:55.111541 - [INFO] Set-up IR database.<br>
6 2018-Dec-28 21:51:55.117938 - [INFO] Constructed the analysis controller.<br>
7 2018-Dec-28 21:51:55.118057 - [INFO] Found the following IR files for this project: <br>
8 2018-Dec-28 21:51:55.118118 - [INFO] 	main.ll<br>
9 2018-Dec-28 21:51:55.118177 - [INFO] Check for chosen entry points.<br>
10 2018-Dec-28 21:51:55.118238 - [INFO] link all llvm modules into a single module for WPA ...<br>
<br>
11 2018-Dec-28 21:51:55.118296 - [INFO] link all llvm modules into a single module for WPA ended<br>
<br>
12 2018-Dec-28 21:51:55.118356 - [INFO] Preprocess module: main.ll<br>
13 2018-Dec-28 21:51:55.118694 - [INFO] Running GeneralStatisticsPass<br>
14 2018-Dec-28 21:51:55.118837 - [INFO] Running ValueAnnotationPass<br>
15 2018-Dec-28 21:51:55.119270 - [INFO] GeneralStatisticsPass summary for module: 'main.ll'<br>
<br>
16 2018-Dec-28 21:51:55.119334 - [INFO] Allocated Types    : 1<br>
17 2018-Dec-28 21:51:55.119398 - [INFO] Allocation Sites   : 4<br>
18 2018-Dec-28 21:51:55.119456 - [INFO] Basic Blocks       : 9<br>
19 2018-Dec-28 21:51:55.119513 - [INFO] Calls Sites        : 4<br>
20 2018-Dec-28 21:51:55.119570 - [INFO] Functions          : 3<br>
21 2018-Dec-28 21:51:55.119628 - [INFO] Globals            : 1<br>
22 2018-Dec-28 21:51:55.119685 - [INFO] Global Pointer     : 1<br>
23 2018-Dec-28 21:51:55.119742 - [INFO] Instructions       : 32<br>
24 2018-Dec-28 21:51:55.119799 - [INFO] Memory Intrinsics  : 0<br>
25 2018-Dec-28 21:51:55.119857 - [INFO] Store Instructions : 6<br>
26 2018-Dec-28 21:51:55.119939 - [INFO]  <br>
27 2018-Dec-28 21:51:55.120014 - [INFO]   i32<br>
28 2018-Dec-28 21:51:55.120618 - [DEBUG] Analyzing function: main<br>
29 2018-Dec-28 21:51:55.120925 - [INFO] Reconstruct the class hierarchy.<br>
30 2018-Dec-28 21:51:55.120989 - [INFO] Construct type hierarchy<br>
31 2018-Dec-28 21:51:55.121049 - [DEBUG] Analyse types in module: main.ll<br>
32 2018-Dec-28 21:51:55.121248 - [DEBUG] Reconstruct virtual function table for module: main.ll<br>
33 2018-Dec-28 21:51:55.121317 - [INFO] Reconstruction of class hierarchy completed.<br>
34 2018-Dec-28 21:51:55.121380 - [INFO] Starting CallGraphAnalysisType: OTF<br>
35 2018-Dec-28 21:51:55.121490 - [DEBUG] Walking in function: main<br>
36 2018-Dec-28 21:51:55.121576 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %rc, metadata !17, metadata !18), !dbg !19, !phasar.instruction.id !20, ID: 6<br>
37 2018-Dec-28 21:51:55.121960 - [DEBUG] Found 1 possible target(s)<br>
38 2018-Dec-28 21:51:55.122020 - [DEBUG] Target name: llvm.dbg.declare<br>
39 2018-Dec-28 21:51:55.122106 - [DEBUG] Walking in function: llvm.dbg.declare<br>
40 2018-Dec-28 21:51:55.122169 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
41 2018-Dec-28 21:51:55.122233 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %i, metadata !21, metadata !18), !dbg !23, !phasar.instruction.id !24, ID: 7<br>
42 2018-Dec-28 21:51:55.122553 - [DEBUG] Found 1 possible target(s)<br>
43 2018-Dec-28 21:51:55.122612 - [DEBUG] Target name: llvm.dbg.declare<br>
44 2018-Dec-28 21:51:55.122687 - [DEBUG] Walking in function: llvm.dbg.declare<br>
45 2018-Dec-28 21:51:55.122750 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
46 2018-Dec-28 21:51:55.122813 - [DEBUG] Found static call-site: %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
47 2018-Dec-28 21:51:55.123182 - [DEBUG] Found 1 possible target(s)<br>
48 2018-Dec-28 21:51:55.123268 - [DEBUG] Target name: getenv<br>
49 2018-Dec-28 21:51:55.123356 - [DEBUG] Walking in function: getenv<br>
50 2018-Dec-28 21:51:55.123419 - [DEBUG] Function already visited or only declaration: getenv<br>
51 2018-Dec-28 21:51:55.123483 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
52 2018-Dec-28 21:51:55.123830 - [DEBUG] Found 1 possible target(s)<br>
53 2018-Dec-28 21:51:55.123889 - [DEBUG] Target name: llvm.dbg.declare<br>
54 2018-Dec-28 21:51:55.123964 - [DEBUG] Walking in function: llvm.dbg.declare<br>
55 2018-Dec-28 21:51:55.124026 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
56 2018-Dec-28 21:51:55.124091 - [INFO] Call graph has been constructed<br>
57 2018-Dec-28 21:51:55.124154 - [INFO] Performing analysis: plugin<br>
58 2018-Dec-28 21:51:55.124220 - [DEBUG] Loading shared object library: '/home/sebastian/.qt-creator-workspace/build-Phasar-Desktop-Debug/EnvironmentVariableTainting/libEnvironmentVariableTainting.so'<br>
59 2018-Dec-28 21:51:55.124713 - [INFO] Solving plugin: mono<br>
PhASAR v1218<br>
A LLVM-based static analysis framework<br>
<br>
--- Configuration ---<br>
Project ID: myphasarproject<br>
Graph ID: 123456<br>
Module(s): main.ll <br>
Data-flow analysis: plugin <br>
WPA: 1<br>
Mem2reg: 0<br>
Print edge recorder: 0<br>
Analysis plugin(s): <br>
/home/sebastian/.qt-creator-workspace/build-Phasar-Desktop-Debug/EnvironmentVariableTainting/libEnvironmentVariableTainting.so<br>
Output: results.json<br>
All modules loaded<br>
PTG construction ...<br>
PTG construction ended<br>
DONE<br>
init - MonoIntraEnvironmentVariableTracing<br>
<br>
  %retval = alloca i32, align 4, !phasar.instruction.id !12<br>
Got operands checking instruction (alloca)<br>
<br>
  %rc = alloca i32, align 4, !phasar.instruction.id !13<br>
Got operands checking instruction (alloca)<br>
<br>
  %i = alloca i32, align 4, !phasar.instruction.id !14<br>
Got operands checking instruction (alloca)<br>
<br>
  %j = alloca i32, align 4, !phasar.instruction.id !15<br>
Got operands checking instruction (alloca)<br>
<br>
  store i32 0, i32* %retval, align 4, !phasar.instruction.id !16<br>
Got store instruction<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %rc, metadata !17, metadata !18), !dbg !19, !phasar.instruction.id !20<br>
Got call instruction<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %i, metadata !21, metadata !18), !dbg !23, !phasar.instruction.id !24<br>
Got call instruction<br>
<br>
  store i32 0, i32* %i, align 4, !dbg !23, !phasar.instruction.id !25<br>
Got store instruction<br>
<br>
  br label %for.cond, !dbg !26, !phasar.instruction.id !27<br>
Got branch instruction<br>
<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30<br>
Got call instruction<br>
Adding call instruction fact<br>
Adding line: 9<br>
<br>
  %tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32<br>
Got operands checking instruction (icmp)<br>
Adding fact<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33<br>
Got branch instruction<br>
Adding conditional branch instruction fact<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33<br>
Got branch instruction<br>
Adding conditional branch instruction fact<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  br label %for.cond1, !dbg !40, !phasar.instruction.id !41<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  %0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
<br>
  %cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
<br>
  br i1 %cmp, label %for.body2, label %for.end, !dbg !47, !phasar.instruction.id !48<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
<br>
  br i1 %cmp, label %for.body2, label %for.end, !dbg !47, !phasar.instruction.id !48<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
<br>
  %1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
<br>
  store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
<br>
  br label %for.inc, !dbg !54, !phasar.instruction.id !55<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
<br>
  %2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 10<br>
<br>
  %inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 10<br>
<br>
  store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
<br>
  br label %for.cond1, !dbg !60, !llvm.loop !61, !phasar.instruction.id !63<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
<br>
  br label %for.inc3, !dbg !64, !phasar.instruction.id !65<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
<br>
  %3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
<br>
  %inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  br label %for.cond, !dbg !70, !llvm.loop !71, !phasar.instruction.id !73<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  %4 = load i32, i32* %rc, align 4, !dbg !74, !phasar.instruction.id !75<br>
Got load instruction<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  %tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32<br>
Got operands checking instruction (icmp)<br>
Adding fact<br>
<br>
  br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33<br>
Got branch instruction<br>
Adding conditional branch instruction fact<br>
<br>
  br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33<br>
Got branch instruction<br>
Adding conditional branch instruction fact<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38<br>
<br>
  %4 = load i32, i32* %rc, align 4, !dbg !74, !phasar.instruction.id !75<br>
Got load instruction<br>
<br>
  store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39<br>
<br>
  br label %for.cond1, !dbg !40, !phasar.instruction.id !41<br>
<br>
  %0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
<br>
  %cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
<br>
  br i1 %cmp, label %for.body2, label %for.end, !dbg !47, !phasar.instruction.id !48<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
<br>
  br i1 %cmp, label %for.body2, label %for.end, !dbg !47, !phasar.instruction.id !48<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
<br>
  %1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
<br>
  br label %for.inc3, !dbg !64, !phasar.instruction.id !65<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
<br>
  store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
<br>
  br label %for.inc, !dbg !54, !phasar.instruction.id !55<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
<br>
  %2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
<br>
  %inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
<br>
  store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59<br>
<br>
  br label %for.cond1, !dbg !60, !llvm.loop !61, !phasar.instruction.id !63<br>
<br>
  %0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44<br>
<br>
  %3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
<br>
  %inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
<br>
  store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  br label %for.cond, !dbg !70, !llvm.loop !71, !phasar.instruction.id !73<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  %cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46<br>
<br>
  br i1 %cmp, label %for.body2, label %for.end, !dbg !47, !phasar.instruction.id !48<br>
<br>
  br i1 %cmp, label %for.body2, label %for.end, !dbg !47, !phasar.instruction.id !48<br>
<br>
  %1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51<br>
<br>
  br label %for.inc3, !dbg !64, !phasar.instruction.id !65<br>
<br>
  store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53<br>
<br>
  %3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67<br>
<br>
  br label %for.inc, !dbg !54, !phasar.instruction.id !55<br>
<br>
  %2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57<br>
<br>
  %inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58<br>
<br>
  store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59<br>
<br>
  %inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68<br>
<br>
  store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69<br>
<br>
  br label %for.cond, !dbg !70, !llvm.loop !71, !phasar.instruction.id !73<br>
<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30<br>
<br>
  %tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  %4 = load i32, i32* %rc, align 4, !dbg !74, !phasar.instruction.id !75<br>
Got load instruction<br>
Adding load instruction fact<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 15<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  br label %for.cond1, !dbg !40, !phasar.instruction.id !41<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  %0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  %cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  br i1 %cmp, label %for.body2, label %for.end, !dbg !47, !phasar.instruction.id !48<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  br i1 %cmp, label %for.body2, label %for.end, !dbg !47, !phasar.instruction.id !48<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  %1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  br label %for.inc3, !dbg !64, !phasar.instruction.id !65<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  %3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  br label %for.inc, !dbg !54, !phasar.instruction.id !55<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  %inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  %2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69<br>
<br>
  %inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59<br>
Adding line: 11<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 11<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  br label %for.cond1, !dbg !60, !llvm.loop !61, !phasar.instruction.id !63<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %rc, metadata !17, metadata !18), !dbg !19, !phasar.instruction.id !20<br>
Got call instruction<br>
<br>
  %rc = alloca i32, align 4, !phasar.instruction.id !13<br>
Got operands checking instruction (alloca)<br>
<br>
  %i = alloca i32, align 4, !phasar.instruction.id !14<br>
Got operands checking instruction (alloca)<br>
<br>
  %retval = alloca i32, align 4, !phasar.instruction.id !12<br>
Got operands checking instruction (alloca)<br>
<br>
  store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53<br>
<br>
  store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39<br>
<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30<br>
<br>
  store i32 0, i32* %i, align 4, !dbg !23, !phasar.instruction.id !25<br>
Got store instruction<br>
<br>
  store i32 0, i32* %retval, align 4, !phasar.instruction.id !16<br>
Got store instruction<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %i, metadata !21, metadata !18), !dbg !23, !phasar.instruction.id !24<br>
Got call instruction<br>
<br>
  br label %for.cond, !dbg !26, !phasar.instruction.id !27<br>
Got branch instruction<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38<br>
<br>
  %j = alloca i32, align 4, !phasar.instruction.id !15<br>
Got operands checking instruction (alloca)<br>
<br>
  %tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32<br>
<br>
  %0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44<br>
<br>
  %4 = load i32, i32* %rc, align 4, !dbg !74, !phasar.instruction.id !75<br>
Got load instruction<br>
Adding load instruction fact<br>
<br>
  br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33<br>
<br>
  br label %for.cond1, !dbg !40, !phasar.instruction.id !41<br>
<br>
  %cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46<br>
<br>
  %1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51<br>
<br>
  %3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67<br>
<br>
  br i1 %cmp, label %for.body2, label %for.end, !dbg !47, !phasar.instruction.id !48<br>
<br>
  %2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57<br>
<br>
  br label %for.inc, !dbg !54, !phasar.instruction.id !55<br>
<br>
  %inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58<br>
<br>
  store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59<br>
<br>
  br label %for.cond1, !dbg !60, !llvm.loop !61, !phasar.instruction.id !63<br>
<br>
  br label %for.inc3, !dbg !64, !phasar.instruction.id !65<br>
<br>
  %inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68<br>
<br>
  store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69<br>
<br>
  br label %for.cond, !dbg !70, !llvm.loop !71, !phasar.instruction.id !73<br>
<br>
  ret i32 %4, !dbg !76, !phasar.instruction.id !77worklist size: 33<br>
worklist size: 32<br>
worklist size: 31<br>
worklist size: 30<br>
worklist size: 29<br>
worklist size: 28<br>
worklist size: 27<br>
worklist size: 26<br>
worklist size: 25<br>
worklist size: 24<br>
worklist size: 24<br>
worklist size: 25<br>
worklist size: 25<br>
worklist size: 25<br>
worklist size: 25<br>
worklist size: 25<br>
worklist size: 25<br>
worklist size: 25<br>
worklist size: 26<br>
worklist size: 26<br>
worklist size: 26<br>
worklist size: 26<br>
worklist size: 26<br>
worklist size: 26<br>
worklist size: 26<br>
worklist size: 26<br>
worklist size: 26<br>
worklist size: 26<br>
worklist size: 26<br>
worklist size: 26<br>
worklist size: 26<br>
worklist size: 26<br>
worklist size: 26<br>
worklist size: 25<br>
worklist size: 24<br>
worklist size: 23<br>
worklist size: 22<br>
worklist size: 21<br>
worklist size: 20<br>
worklist size: 19<br>
worklist size: 18<br>
worklist size: 18<br>
worklist size: 19<br>
worklist size: 19<br>
worklist size: 19<br>
worklist size: 19<br>
worklist size: 19<br>
worklist size: 19<br>
worklist size: 19<br>
worklist size: 19<br>
worklist size: 19<br>
worklist size: 18<br>
worklist size: 17<br>
worklist size: 16<br>
worklist size: 16<br>
worklist size: 16<br>
worklist size: 16<br>
worklist size: 16<br>
worklist size: 16<br>
worklist size: 15<br>
worklist size: 14<br>
worklist size: 13<br>
worklist size: 12<br>
worklist size: 11<br>
worklist size: 10<br>
worklist size: 9<br>
worklist size: 8<br>
worklist size: 7<br>
worklist size: 6<br>
worklist size: 5<br>
worklist size: 4<br>
worklist size: 3<br>
worklist size: 2<br>
worklist size: 1<br>
worklist size: 2<br>
worklist size: 2<br>
worklist size: 2<br>
worklist size: 2<br>
worklist size: 1<br>
worklist size: 1<br>
worklist size: 1<br>
worklist size: 1<br>
worklist size: 2<br>
worklist size: 2<br>
worklist size: 2<br>
worklist size: 2<br>
worklist size: 2<br>
worklist size: 2<br>
worklist size: 2<br>
worklist size: 2<br>
worklist size: 2<br>
worklist size: 2<br>
worklist size: 1<br>
worklist size: 1<br>
worklist size: 1<br>
LLVM-Intra-Monotone solver results:<br>
-----------------------------------<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %rc, metadata !17, metadata !18), !dbg !19, !phasar.instruction.id !20, ID: 6<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%rc = alloca i32, align 4, !phasar.instruction.id !13, ID: 2<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%i = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%retval = alloca i32, align 4, !phasar.instruction.id !12, ID: 1<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
Facts:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
<br>
<br>
Instruction:<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
Facts:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
<br>
<br>
Instruction:<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
Facts:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
<br>
<br>
Instruction:<br>
store i32 0, i32* %i, align 4, !dbg !23, !phasar.instruction.id !25, ID: 8<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
store i32 0, i32* %retval, align 4, !phasar.instruction.id !16, ID: 5<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %i, metadata !21, metadata !18), !dbg !23, !phasar.instruction.id !24, ID: 7<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
br label %for.cond, !dbg !26, !phasar.instruction.id !27, ID: 9<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
Facts:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
<br>
<br>
Instruction:<br>
%j = alloca i32, align 4, !phasar.instruction.id !15, ID: 4<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
Facts:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
<br>
<br>
Instruction:<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
Facts:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
<br>
<br>
Instruction:<br>
%4 = load i32, i32* %rc, align 4, !dbg !74, !phasar.instruction.id !75, ID: 31<br>
Facts:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
<br>
<br>
Instruction:<br>
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12<br>
Facts:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
<br>
<br>
Instruction:<br>
br label %for.cond1, !dbg !40, !phasar.instruction.id !41, ID: 15<br>
Facts:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
<br>
<br>
Instruction:<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
Facts:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
<br>
<br>
Instruction:<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
Facts:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
<br>
<br>
Instruction:<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
Facts:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
<br>
<br>
Instruction:<br>
br i1 %cmp, label %for.body2, label %for.end, !dbg !47, !phasar.instruction.id !48, ID: 18<br>
Facts:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
<br>
<br>
Instruction:<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
Facts:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
<br>
<br>
Instruction:<br>
br label %for.inc, !dbg !54, !phasar.instruction.id !55, ID: 21<br>
Facts:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
<br>
<br>
Instruction:<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
Facts:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
<br>
<br>
Instruction:<br>
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
Facts:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
<br>
<br>
Instruction:<br>
br label %for.cond1, !dbg !60, !llvm.loop !61, !phasar.instruction.id !63, ID: 25<br>
Facts:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
<br>
<br>
Instruction:<br>
br label %for.inc3, !dbg !64, !phasar.instruction.id !65, ID: 26<br>
Facts:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
<br>
<br>
Instruction:<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
Facts:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
<br>
<br>
Instruction:<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
Facts:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
<br>
<br>
Instruction:<br>
br label %for.cond, !dbg !70, !llvm.loop !71, !phasar.instruction.id !73, ID: 30<br>
Facts:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
sto60 2018-Dec-28 21:51:55.255583 - [INFO] Write results to file<br>
61 2018-Dec-28 21:51:55.255790 - [INFO] Shutdown llvm and the analysis framework.<br>
<br>
re i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
<br>
<br>
Instruction:<br>
ret i32 %4, !dbg !76, !phasar.instruction.id !77, ID: 32<br>
Facts:<br>
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20<br>
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10<br>
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13<br>
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11<br>
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16<br>
%4 = load i32, i32* %rc, align 4, !dbg !74, !phasar.instruction.id !75, ID: 31<br>
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17<br>
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19<br>
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27<br>
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22<br>
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23<br>
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24<br>
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28<br>
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29<br>
<br>
<br>
</div>
</body>
</html>
