#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
<<<<<<< Updated upstream
# Start of session at: Tue Aug 13 16:27:25 2024
# Process ID: 20420
# Current directory: E:/Work/vivado_2019/basys3_soc/basys3_soc.runs/synth_1
# Command line: vivado.exe -log top_module_of_electric_fan.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module_of_electric_fan.tcl
# Log file: E:/Work/vivado_2019/basys3_soc/basys3_soc.runs/synth_1/top_module_of_electric_fan.vds
# Journal file: E:/Work/vivado_2019/basys3_soc/basys3_soc.runs/synth_1\vivado.jou
=======
# Start of session at: Wed Aug 14 09:59:16 2024
# Process ID: 12360
# Current directory: C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.runs/synth_1
# Command line: vivado.exe -log top_module_of_electric_fan.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module_of_electric_fan.tcl
# Log file: C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.runs/synth_1/top_module_of_electric_fan.vds
# Journal file: C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.runs/synth_1\vivado.jou
>>>>>>> Stashed changes
#-----------------------------------------------------------
source top_module_of_electric_fan.tcl -notrace
Command: synth_design -top top_module_of_electric_fan -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
<<<<<<< Updated upstream
INFO: Helper process launched with PID 28028 
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:691]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:835]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1164.074 ; gain = 232.180
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module_of_electric_fan' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:23]
=======
INFO: Helper process launched with PID 3364 
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:691]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:835]
WARNING: [Synth 8-2490] overwriting previous definition of module button_cntr [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:489]
WARNING: [Synth 8-2490] overwriting previous definition of module bin_to_dec [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:547]
WARNING: [Synth 8-2490] overwriting previous definition of module fnd_cntr [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:567]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 913.168 ; gain = 238.473
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module_of_electric_fan' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:23]
>>>>>>> Stashed changes
	Parameter POWER_CONTROL bound to: 4'b0001 
	Parameter TIMER_CONTROL bound to: 4'b0010 
	Parameter LED_CONTROL bound to: 4'b0100 
	Parameter ECHO_CONTROL bound to: 4'b1000 
<<<<<<< Updated upstream
INFO: [Synth 8-6157] synthesizing module 'button_cntr' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:49]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_p' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:289]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_p' (1#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:289]
WARNING: [Synth 8-7023] instance 'ed_clk' of module 'edge_detector_p' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:58]
INFO: [Synth 8-6155] done synthesizing module 'button_cntr' (2#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:49]
WARNING: [Synth 8-7023] instance 'btn_power_cntr' of module 'button_cntr' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:39]
WARNING: [Synth 8-7023] instance 'btn_timer_cntr' of module 'button_cntr' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:40]
WARNING: [Synth 8-7023] instance 'btn_led_cntr' of module 'button_cntr' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:41]
WARNING: [Synth 8-7023] instance 'btn_echo_cntr' of module 'button_cntr' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:42]
INFO: [Synth 8-6157] synthesizing module 'power_cntr' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:87]
=======
	Parameter ROTATION_CONTROL bound to: 4'b0001 
INFO: [Synth 8-6157] synthesizing module 'button_cntr' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:489]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_positive' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:520]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_positive' (1#1) [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:520]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_positive' has 5 connections declared, but only 4 given [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:500]
INFO: [Synth 8-6155] done synthesizing module 'button_cntr' (2#1) [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:489]
WARNING: [Synth 8-7023] instance 'btn_power_cntr' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:41]
WARNING: [Synth 8-7023] instance 'btn_timer_cntr' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:42]
WARNING: [Synth 8-7023] instance 'btn_led_cntr' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:43]
WARNING: [Synth 8-7023] instance 'btn_echo_cntr' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:44]
INFO: [Synth 8-6157] synthesizing module 'power_cntr' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:116]
>>>>>>> Stashed changes
	Parameter TURN_OFF bound to: 4'b0001 
	Parameter FIRST_SPEED bound to: 4'b0010 
	Parameter SECOND_SPEED bound to: 4'b0100 
	Parameter THIRD_SPEED bound to: 4'b1000 
	Parameter SETTING_0SEC bound to: 4'b0000 
	Parameter SETTING_5SEC bound to: 4'b0101 
	Parameter SETTING_10SEC bound to: 4'b1010 
	Parameter SETTING_15SEC bound to: 4'b1111 
<<<<<<< Updated upstream
INFO: [Synth 8-6157] synthesizing module 'clock_div_100' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/clock_library.v:23]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_n' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:311]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_n' (3#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:311]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/clock_library.v:40]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_100' (4#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/clock_library.v:23]
WARNING: [Synth 8-7023] instance 'usec_clk' of module 'clock_div_100' has 4 connections declared, but only 3 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:160]
INFO: [Synth 8-6157] synthesizing module 'clock_div_1000' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/clock_library.v:47]
WARNING: [Synth 8-7023] instance 'ed_source' of module 'edge_detector_n' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/clock_library.v:56]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/clock_library.v:70]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_1000' (5#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/clock_library.v:47]
WARNING: [Synth 8-7023] instance 'msec_clk' of module 'clock_div_1000' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:161]
WARNING: [Synth 8-7023] instance 'sec_clk' of module 'clock_div_1000' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:162]
WARNING: [Synth 8-5788] Register next_timer_setting_reg in module power_cntr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:193]
INFO: [Synth 8-6155] done synthesizing module 'power_cntr' (6#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:87]
INFO: [Synth 8-6157] synthesizing module 'pwm_cntr' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:249]
=======
INFO: [Synth 8-6157] synthesizing module 'clock_div_100' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/clock_library.v:23]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_n' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:311]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_n' (3#1) [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:311]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/clock_library.v:40]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_100' (4#1) [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/clock_library.v:23]
WARNING: [Synth 8-7023] instance 'usec_clk' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:193]
INFO: [Synth 8-6157] synthesizing module 'clock_div_1000' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/clock_library.v:47]
WARNING: [Synth 8-7023] instance 'ed_source' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/clock_library.v:56]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/clock_library.v:70]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_1000' (5#1) [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/clock_library.v:47]
WARNING: [Synth 8-7023] instance 'msec_clk' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:194]
WARNING: [Synth 8-7023] instance 'sec_clk' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:195]
INFO: [Synth 8-6155] done synthesizing module 'power_cntr' (6#1) [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:116]
INFO: [Synth 8-6157] synthesizing module 'dht11_duty' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:590]
INFO: [Synth 8-6157] synthesizing module 'dht11_cntrl' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:337]
	Parameter S_IDLE bound to: 6'b000001 
	Parameter S_LOW_18MS bound to: 6'b000010 
	Parameter S_HIGH_20US bound to: 6'b000100 
	Parameter S_LOW_80US bound to: 6'b001000 
	Parameter S_HIGH_80US bound to: 6'b010000 
	Parameter S_READ_DATA bound to: 6'b100000 
	Parameter S_WAIT_PEDGE bound to: 2'b01 
	Parameter S_WAIT_NEDGE bound to: 2'b10 
WARNING: [Synth 8-7023] instance 'usec_clk' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:359]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_p' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:289]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_p' (7#1) [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:289]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:467]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:397]
WARNING: [Synth 8-5788] Register dht11_buffer_reg in module dht11_cntrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:378]
WARNING: [Synth 8-5788] Register humidity_reg in module dht11_cntrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:498]
WARNING: [Synth 8-5788] Register temperature_reg in module dht11_cntrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:499]
INFO: [Synth 8-6155] done synthesizing module 'dht11_cntrl' (8#1) [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:337]
WARNING: [Synth 8-7023] instance 'dth11' of module 'dht11_cntrl' has 6 connections declared, but only 5 given [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:597]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:547]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec' (9#1) [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:547]
INFO: [Synth 8-6155] done synthesizing module 'dht11_duty' (10#1) [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:590]
INFO: [Synth 8-6157] synthesizing module 'pwm_cntr' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:276]
>>>>>>> Stashed changes
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 100 - type: integer 
	Parameter duty_step bound to: 4 - type: integer 
	Parameter temp bound to: 250000 - type: integer 
	Parameter temp_half bound to: 125000 - type: integer 
<<<<<<< Updated upstream
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:278]
INFO: [Synth 8-6155] done synthesizing module 'pwm_cntr' (7#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:249]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:382]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec' (8#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:382]
INFO: [Synth 8-6157] synthesizing module 'fnd_cntr' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:22]
INFO: [Synth 8-6157] synthesizing module 'ring_counter_fnd' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:270]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:278]
INFO: [Synth 8-6155] done synthesizing module 'ring_counter_fnd' (9#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:270]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:32]
INFO: [Synth 8-6157] synthesizing module 'decoder_7seg' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:261]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7seg' (10#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:261]
INFO: [Synth 8-6155] done synthesizing module 'fnd_cntr' (11#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:22]
WARNING: [Synth 8-3848] Net echo_duty in module/entity top_module_of_electric_fan does not have driver. [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:62]
WARNING: [Synth 8-3848] Net led in module/entity top_module_of_electric_fan does not have driver. [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_module_of_electric_fan' (12#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:23]
WARNING: [Synth 8-3331] design top_module_of_electric_fan has unconnected port led
WARNING: [Synth 8-3331] design top_module_of_electric_fan has unconnected port sw_direction_cntr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1214.355 ; gain = 282.461
=======
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:305]
INFO: [Synth 8-6155] done synthesizing module 'pwm_cntr' (11#1) [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:276]
INFO: [Synth 8-6157] synthesizing module 'fan_led' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:365]
INFO: [Synth 8-6157] synthesizing module 'pwm_100step_solo' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:420]
	Parameter sys_clk_freq bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 10000 - type: integer 
	Parameter duty_step bound to: 100 - type: integer 
	Parameter temp bound to: 100 - type: integer 
	Parameter temp_half bound to: 50 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_nedge' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:465]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_nedge' (12#1) [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:465]
WARNING: [Synth 8-7023] instance 'ed_n1' of module 'edge_detector_nedge' has 5 connections declared, but only 4 given [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:447]
INFO: [Synth 8-6155] done synthesizing module 'pwm_100step_solo' (13#1) [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:420]
WARNING: [Synth 8-689] width (7) of port connection 'bcd' does not match port width (16) of module 'bin_to_dec' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:410]
INFO: [Synth 8-6157] synthesizing module 'fnd_cntr' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:567]
INFO: [Synth 8-6157] synthesizing module 'ring_counter_fnd' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:270]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:278]
INFO: [Synth 8-6155] done synthesizing module 'ring_counter_fnd' (14#1) [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:270]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:577]
INFO: [Synth 8-6157] synthesizing module 'decoder_7seg' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:261]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7seg' (15#1) [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:261]
INFO: [Synth 8-6155] done synthesizing module 'fnd_cntr' (16#1) [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:567]
INFO: [Synth 8-6155] done synthesizing module 'fan_led' (17#1) [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:365]
WARNING: [Synth 8-7023] instance 'blue_led' of module 'fan_led' has 7 connections declared, but only 5 given [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:83]
INFO: [Synth 8-6157] synthesizing module 'rotation_cntr' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:323]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:334]
INFO: [Synth 8-6157] synthesizing module 'pwm_Nstep_freq' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:968]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 50 - type: integer 
	Parameter duty_step bound to: 600 - type: integer 
	Parameter temp bound to: 3333 - type: integer 
	Parameter temp_half bound to: 1666 - type: integer 
WARNING: [Synth 8-7023] instance 'edge_detector_0' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:995]
INFO: [Synth 8-6155] done synthesizing module 'pwm_Nstep_freq' (18#1) [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:968]
WARNING: [Synth 8-5788] Register down_up_reg in module rotation_cntr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:347]
INFO: [Synth 8-6155] done synthesizing module 'rotation_cntr' (19#1) [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:323]
INFO: [Synth 8-6155] done synthesizing module 'top_module_of_electric_fan' (20#1) [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:23]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[15]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[14]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[13]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[12]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[11]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[10]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[9]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[8]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[7]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 966.117 ; gain = 291.422
>>>>>>> Stashed changes
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1214.355 ; gain = 282.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1214.355 ; gain = 282.461
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1214.355 ; gain = 0.000
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 966.117 ; gain = 291.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 966.117 ; gain = 291.422
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 966.117 ; gain = 0.000
>>>>>>> Stashed changes
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
<<<<<<< Updated upstream
Parsing XDC File [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_debug[4]'. [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_of_electric_fan_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_of_electric_fan_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1335.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1335.871 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1335.871 ; gain = 403.977
=======
Parsing XDC File [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_debug[8]'. [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[9]'. [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[10]'. [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_of_electric_fan_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_of_electric_fan_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1084.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1084.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1084.203 ; gain = 409.508
>>>>>>> Stashed changes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1335.871 ; gain = 403.977
=======
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1084.203 ; gain = 409.508
>>>>>>> Stashed changes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1335.871 ; gain = 403.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1335.871 ; gain = 403.977
=======
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1084.203 ; gain = 409.508
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:347]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1084.203 ; gain = 409.508
>>>>>>> Stashed changes
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 26    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 24    
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_module_of_electric_fan 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module edge_detector_p 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module button_cntr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_n 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_div_100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module clock_div_1000 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module power_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 3     
Module bin_to_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 25    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
Module ring_counter_fnd 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module fnd_cntr 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
<<<<<<< Updated upstream
INFO: [Synth 8-4471] merging register 'power_cntr_0/msec_clk/ed_source/ff_cur_reg' into 'power_cntr_0/usec_clk/ed/ff_cur_reg' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:319]
INFO: [Synth 8-4471] merging register 'power_cntr_0/msec_clk/ed_source/ff_old_reg' into 'power_cntr_0/usec_clk/ed/ff_old_reg' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:320]
INFO: [Synth 8-4471] merging register 'power_cntr_0/sec_clk/ed_source/ff_cur_reg' into 'power_cntr_0/msec_clk/ed/ff_cur_reg' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:319]
INFO: [Synth 8-4471] merging register 'power_cntr_0/sec_clk/ed_source/ff_old_reg' into 'power_cntr_0/msec_clk/ed/ff_old_reg' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:320]
INFO: [Synth 8-4471] merging register 'btn_timer_cntr/ed_clk/ff_cur_reg' into 'btn_power_cntr/ed_clk/ff_cur_reg' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:297]
INFO: [Synth 8-4471] merging register 'btn_led_cntr/ed_clk/ff_cur_reg' into 'btn_power_cntr/ed_clk/ff_cur_reg' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:297]
INFO: [Synth 8-4471] merging register 'btn_echo_cntr/ed_clk/ff_cur_reg' into 'btn_power_cntr/ed_clk/ff_cur_reg' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:297]
INFO: [Synth 8-4471] merging register 'fnd/rc/ed/ff_cur_reg' into 'btn_power_cntr/ed_clk/ff_cur_reg' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:297]
INFO: [Synth 8-4471] merging register 'btn_timer_cntr/ed_clk/ff_old_reg' into 'btn_power_cntr/ed_clk/ff_old_reg' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:298]
INFO: [Synth 8-4471] merging register 'btn_led_cntr/ed_clk/ff_old_reg' into 'btn_power_cntr/ed_clk/ff_old_reg' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:298]
INFO: [Synth 8-4471] merging register 'btn_echo_cntr/ed_clk/ff_old_reg' into 'btn_power_cntr/ed_clk/ff_old_reg' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:298]
INFO: [Synth 8-4471] merging register 'fnd/rc/ed/ff_old_reg' into 'btn_power_cntr/ed_clk/ff_old_reg' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:298]
WARNING: [Synth 8-3331] design top_module_of_electric_fan has unconnected port led
WARNING: [Synth 8-3331] design top_module_of_electric_fan has unconnected port sw_direction_cntr
INFO: [Synth 8-3886] merging instance 'power_cntr_0/timer_next_state_reg[0]' (FDPE_1) to 'power_cntr_0/timer_next_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'power_cntr_0/timer_next_state_reg[1]' (FDCE_1) to 'power_cntr_0/timer_next_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'power_cntr_0/next_timer_setting_reg[2]' (FDE_1) to 'power_cntr_0/next_timer_setting_reg[0]'
INFO: [Synth 8-3886] merging instance 'power_cntr_0/next_timer_setting_reg[3]' (FDE_1) to 'power_cntr_0/next_timer_setting_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\current_state_reg[1] )
INFO: [Synth 8-3886] merging instance 'power_cntr_0/timer_state_reg[0]' (FDCE) to 'power_cntr_0/timer_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'power_cntr_0/timer_state_reg[1]' (FDCE) to 'power_cntr_0/timer_state_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1335.871 ; gain = 403.977
=======
INFO: [Synth 8-4471] merging register 'msec_clk/ed_source/ff_cur_reg' into 'usec_clk/ed/ff_cur_reg' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:319]
INFO: [Synth 8-4471] merging register 'msec_clk/ed_source/ff_old_reg' into 'usec_clk/ed/ff_old_reg' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:320]
INFO: [Synth 8-4471] merging register 'sec_clk/ed_source/ff_cur_reg' into 'msec_clk/ed/ff_cur_reg' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:319]
INFO: [Synth 8-4471] merging register 'sec_clk/ed_source/ff_old_reg' into 'msec_clk/ed/ff_old_reg' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:320]
INFO: [Synth 8-4471] merging register 'btn_timer_cntr/ed/ff_cur_reg' into 'btn_power_cntr/ed/ff_cur_reg' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:529]
INFO: [Synth 8-4471] merging register 'btn_led_cntr/ed/ff_cur_reg' into 'btn_power_cntr/ed/ff_cur_reg' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:529]
INFO: [Synth 8-4471] merging register 'btn_echo_cntr/ed/ff_cur_reg' into 'btn_power_cntr/ed/ff_cur_reg' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:529]
INFO: [Synth 8-4471] merging register 'btn_timer_cntr/ed/ff_old_reg' into 'btn_power_cntr/ed/ff_old_reg' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:530]
INFO: [Synth 8-4471] merging register 'btn_led_cntr/ed/ff_old_reg' into 'btn_power_cntr/ed/ff_old_reg' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:530]
INFO: [Synth 8-4471] merging register 'btn_echo_cntr/ed/ff_old_reg' into 'btn_power_cntr/ed/ff_old_reg' [C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:530]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[15]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[14]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[13]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[12]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[11]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[10]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[9]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[8]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[7]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[6]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nolabel_line100/duty_min_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nolabel_line100/duty_min_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nolabel_line100/duty_max_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nolabel_line100/duty_max_reg[1] )
INFO: [Synth 8-3886] merging instance 'power_cntr_0/timer_next_state_reg[2]' (FDPE_1) to 'power_cntr_0/timer_next_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'power_cntr_0/timer_next_state_reg[3]' (FDCE_1) to 'power_cntr_0/timer_next_state_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nolabel_line100/duty_min_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nolabel_line100/duty_min_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line100/duty_min_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line100/duty_min_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line100/duty_min_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line100/duty_max_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nolabel_line100/duty_max_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line100/duty_max_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line100/duty_max_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nolabel_line100/duty_max_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line75/echo_enable_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line75/dth11/dht11_buffer_tristate_oe_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\current_state_reg[4] )
INFO: [Synth 8-3886] merging instance 'power_cntr_0/timer_state_reg[0]' (FDCE) to 'power_cntr_0/timer_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'power_cntr_0/timer_state_reg[1]' (FDCE) to 'power_cntr_0/timer_state_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1084.203 ; gain = 409.508
>>>>>>> Stashed changes
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1335.871 ; gain = 403.977
=======
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1084.203 ; gain = 409.508
>>>>>>> Stashed changes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1336.074 ; gain = 404.180
=======
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1094.156 ; gain = 419.461
>>>>>>> Stashed changes
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1338.961 ; gain = 407.066
=======
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1096.223 ; gain = 421.527
>>>>>>> Stashed changes
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Finished IO Insertion : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1345.746 ; gain = 413.852
=======
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1102.016 ; gain = 427.320
>>>>>>> Stashed changes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Finished Renaming Generated Instances : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1345.746 ; gain = 413.852
=======
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1102.016 ; gain = 427.320
>>>>>>> Stashed changes
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1345.746 ; gain = 413.852
=======
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1102.016 ; gain = 427.320
>>>>>>> Stashed changes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Finished Renaming Generated Ports : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1345.746 ; gain = 413.852
=======
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1102.016 ; gain = 427.320
>>>>>>> Stashed changes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1345.746 ; gain = 413.852
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1102.016 ; gain = 427.320
>>>>>>> Stashed changes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Finished Renaming Generated Nets : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1345.746 ; gain = 413.852
=======
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1102.016 ; gain = 427.320
>>>>>>> Stashed changes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
<<<<<<< Updated upstream
|2     |CARRY4 |    39|
|3     |LUT1   |     4|
|4     |LUT2   |   173|
|5     |LUT3   |    10|
|6     |LUT4   |    17|
|7     |LUT5   |    31|
|8     |LUT6   |    32|
|9     |FDCE   |   132|
|10    |FDPE   |     8|
|11    |FDRE   |    23|
|12    |IBUF   |     6|
|13    |OBUF   |    17|
|14    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-------------------+------+
|      |Instance           |Module             |Cells |
+------+-------------------+-------------------+------+
|1     |top                |                   |   494|
|2     |  btn_echo_cntr    |button_cntr        |     3|
|3     |    ed_btn         |edge_detector_p_10 |     2|
|4     |  btn_led_cntr     |button_cntr_0      |     6|
|5     |    ed_btn         |edge_detector_p_9  |     5|
|6     |  btn_power_cntr   |button_cntr_1      |    31|
|7     |    ed_btn         |edge_detector_p_7  |     4|
|8     |    ed_clk         |edge_detector_p_8  |     3|
|9     |  btn_timer_cntr   |button_cntr_2      |     5|
|10    |    ed_btn         |edge_detector_p_6  |     4|
|11    |  control_pwm      |pwm_cntr           |   260|
|12    |    ed             |edge_detector_p    |     6|
|13    |  fnd              |fnd_cntr           |    20|
|14    |    nolabel_line40 |decoder_7seg       |     7|
|15    |    rc             |ring_counter_fnd   |     9|
|16    |  power_cntr_0     |power_cntr         |   141|
|17    |    msec_clk       |clock_div_1000     |    29|
|18    |      ed           |edge_detector_n_5  |     5|
|19    |    sec_clk        |clock_div_1000_3   |    31|
|20    |      ed           |edge_detector_n_4  |     7|
|21    |    usec_clk       |clock_div_100      |    20|
|22    |      ed           |edge_detector_n    |     4|
+------+-------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1345.746 ; gain = 413.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1345.746 ; gain = 292.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1345.746 ; gain = 413.852
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1357.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1360.820 ; gain = 0.000
=======
|2     |CARRY4 |    97|
|3     |LUT1   |    18|
|4     |LUT2   |   354|
|5     |LUT3   |    18|
|6     |LUT4   |    67|
|7     |LUT5   |    34|
|8     |LUT6   |    88|
|9     |FDCE   |   278|
|10    |FDPE   |    15|
|11    |FDRE   |    65|
|12    |IBUF   |     7|
|13    |IOBUF  |     1|
|14    |OBUF   |    23|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------------------+------+
|      |Instance              |Module                    |Cells |
+------+----------------------+--------------------------+------+
|1     |top                   |                          |  1066|
|2     |  blue_led            |fan_led                   |    54|
|3     |    led_b             |pwm_100step_solo          |    42|
|4     |      ed_n1           |edge_detector_nedge       |     4|
|5     |  btn_echo_cntr       |button_cntr               |     4|
|6     |    btn1              |edge_detector_positive_15 |     3|
|7     |  btn_led_cntr        |button_cntr_0             |     6|
|8     |    btn1              |edge_detector_positive_14 |     5|
|9     |  btn_power_cntr      |button_cntr_1             |    33|
|10    |    btn1              |edge_detector_positive_12 |     6|
|11    |    ed                |edge_detector_positive_13 |     3|
|12    |  btn_timer_cntr      |button_cntr_2             |     5|
|13    |    btn1              |edge_detector_positive    |     4|
|14    |  control_pwm         |pwm_cntr                  |   260|
|15    |    ed                |edge_detector_p_11        |     6|
|16    |  fnd                 |fnd_cntr                  |    43|
|17    |    rc                |ring_counter_fnd          |    32|
|18    |      ed              |edge_detector_p_10        |     3|
|19    |    sub7seg           |decoder_7seg              |     7|
|20    |  nolabel_line100     |rotation_cntr             |   333|
|21    |    ed                |edge_detector_n_8         |     6|
|22    |    pwm_rotation      |pwm_Nstep_freq            |   263|
|23    |      edge_detector_0 |edge_detector_n_9         |     3|
|24    |  nolabel_line75      |dht11_duty                |   154|
|25    |    dth11             |dht11_cntrl               |   154|
|26    |      ed              |edge_detector_p           |    23|
|27    |      usec_clk        |clock_div_100_6           |    49|
|28    |        ed            |edge_detector_n_7         |    33|
|29    |  power_cntr_0        |power_cntr                |   136|
|30    |    msec_clk          |clock_div_1000            |    29|
|31    |      ed              |edge_detector_n_5         |     5|
|32    |    sec_clk           |clock_div_1000_3          |    29|
|33    |      ed              |edge_detector_n_4         |     5|
|34    |    usec_clk          |clock_div_100             |    20|
|35    |      ed              |edge_detector_n           |     4|
+------+----------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1102.016 ; gain = 427.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1102.016 ; gain = 309.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1102.016 ; gain = 427.320
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1114.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1114.074 ; gain = 0.000
>>>>>>> Stashed changes
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 23 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
<<<<<<< Updated upstream
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1360.820 ; gain = 712.938
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1360.820 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Work/vivado_2019/basys3_soc/basys3_soc.runs/synth_1/top_module_of_electric_fan.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_of_electric_fan_utilization_synth.rpt -pb top_module_of_electric_fan_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 13 16:27:51 2024...
=======
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1114.074 ; gain = 732.066
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1114.074 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.runs/synth_1/top_module_of_electric_fan.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_of_electric_fan_utilization_synth.rpt -pb top_module_of_electric_fan_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 14 10:00:12 2024...
>>>>>>> Stashed changes
