{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1525617929450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1525617929450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 06 17:45:29 2018 " "Processing started: Sun May 06 17:45:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1525617929450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1525617929450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1525617929451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1525617929953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_gate-gate_level " "Found design unit 1: xor_gate-gate_level" {  } { { "Code - Quartus/xor.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/xor.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930539 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "Code - Quartus/xor.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/xor.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/swap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/swap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Swap-Behavioral " "Found design unit 1: Swap-Behavioral" {  } { { "Code - Quartus/Swap.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/Swap.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930555 ""} { "Info" "ISGN_ENTITY_NAME" "1 Swap " "Found entity 1: Swap" {  } { { "Code - Quartus/Swap.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/Swap.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/shift_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/shift_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_unit-structural " "Found design unit 1: shift_unit-structural" {  } { { "Code - Quartus/shift_unit.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/shift_unit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930555 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_unit " "Found entity 1: shift_unit" {  } { { "Code - Quartus/shift_unit.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/shift_unit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/shift_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/shift_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_Nbits-behavioral " "Found design unit 1: shift_Nbits-behavioral" {  } { { "Code - Quartus/shift_Nbits.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/shift_Nbits.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930555 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_Nbits " "Found entity 1: shift_Nbits" {  } { { "Code - Quartus/shift_Nbits.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/shift_Nbits.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/reg_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/reg_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8bit-behavioral " "Found design unit 1: reg_8bit-behavioral" {  } { { "Code - Quartus/reg_8bit.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/reg_8bit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930555 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_8bit " "Found entity 1: reg_8bit" {  } { { "Code - Quartus/reg_8bit.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/reg_8bit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/output_selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/output_selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Output_Selector-structural " "Found design unit 1: Output_Selector-structural" {  } { { "Code - Quartus/Output_Selector.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/Output_Selector.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930555 ""} { "Info" "ISGN_ENTITY_NAME" "1 Output_Selector " "Found entity 1: Output_Selector" {  } { { "Code - Quartus/Output_Selector.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/Output_Selector.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/n_dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/n_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 N_dff-strutural " "Found design unit 1: N_dff-strutural" {  } { { "Code - Quartus/N_dff.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/N_dff.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930571 ""} { "Info" "ISGN_ENTITY_NAME" "1 N_dff " "Found entity 1: N_dff" {  } { { "Code - Quartus/N_dff.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/N_dff.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/mux_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/mux_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_Nbits-Behavioral " "Found design unit 1: MUX_Nbits-Behavioral" {  } { { "Code - Quartus/MUX_Nbits.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/MUX_Nbits.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930571 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_Nbits " "Found entity 1: MUX_Nbits" {  } { { "Code - Quartus/MUX_Nbits.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/MUX_Nbits.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/mul_fpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/mul_fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUL_FPU-gate_level " "Found design unit 1: MUL_FPU-gate_level" {  } { { "Code - Quartus/MUL_FPU.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/MUL_FPU.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930571 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUL_FPU " "Found entity 1: MUL_FPU" {  } { { "Code - Quartus/MUL_FPU.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/MUL_FPU.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/mul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUL-gate_level " "Found design unit 1: MUL-gate_level" {  } { { "Code - Quartus/MUL.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/MUL.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930571 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Found entity 1: MUL" {  } { { "Code - Quartus/MUL.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/MUL.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/max_min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/max_min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAX_MIN-gate_level " "Found design unit 1: MAX_MIN-gate_level" {  } { { "Code - Quartus/MAX_MIN.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/MAX_MIN.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930586 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAX_MIN " "Found entity 1: MAX_MIN" {  } { { "Code - Quartus/MAX_MIN.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/MAX_MIN.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAC-behavioral " "Found design unit 1: MAC-behavioral" {  } { { "Code - Quartus/MAC.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/MAC.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930586 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "Code - Quartus/MAC.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/MAC.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/leadingzeroes_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/leadingzeroes_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeadingZeroes_counter-Behavioral " "Found design unit 1: LeadingZeroes_counter-Behavioral" {  } { { "Code - Quartus/LeadingZeroes_counter.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/LeadingZeroes_counter.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930586 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeadingZeroes_counter " "Found entity 1: LeadingZeroes_counter" {  } { { "Code - Quartus/LeadingZeroes_counter.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/LeadingZeroes_counter.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-gate_level " "Found design unit 1: full_adder-gate_level" {  } { { "Code - Quartus/full_adder.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/full_adder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930586 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "Code - Quartus/full_adder.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/full_adder.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/fpu_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/fpu_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPU_Unit-gate_level " "Found design unit 1: FPU_Unit-gate_level" {  } { { "Code - Quartus/FPU_Unit.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/FPU_Unit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930586 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPU_Unit " "Found entity 1: FPU_Unit" {  } { { "Code - Quartus/FPU_Unit.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/FPU_Unit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/fpu_selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/fpu_selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPU_selector-gate_level " "Found design unit 1: FPU_selector-gate_level" {  } { { "Code - Quartus/FPU_selector.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/FPU_selector.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930602 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPU_selector " "Found entity 1: FPU_selector" {  } { { "Code - Quartus/FPU_selector.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/FPU_selector.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/fpga_design.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/fpga_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_design-structural " "Found design unit 1: FPGA_design-structural" {  } { { "Code - Quartus/FPGA_design.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/FPGA_design.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930602 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_design " "Found entity 1: FPGA_design" {  } { { "Code - Quartus/FPGA_design.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/FPGA_design.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/floatinpointnormlizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/floatinpointnormlizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FloatinPointNormlizer-gate_level " "Found design unit 1: FloatinPointNormlizer-gate_level" {  } { { "Code - Quartus/FloatinPointNormlizer.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/FloatinPointNormlizer.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930602 ""} { "Info" "ISGN_ENTITY_NAME" "1 FloatinPointNormlizer " "Found entity 1: FloatinPointNormlizer" {  } { { "Code - Quartus/FloatinPointNormlizer.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/FloatinPointNormlizer.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/dff_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/dff_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_1bit-behavioral " "Found design unit 1: dff_1bit-behavioral" {  } { { "Code - Quartus/dff_1bit.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/dff_1bit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930617 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_1bit " "Found entity 1: dff_1bit" {  } { { "Code - Quartus/dff_1bit.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/dff_1bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/arithmetic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/arithmetic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arithmetic_Unit-gate_level " "Found design unit 1: Arithmetic_Unit-gate_level" {  } { { "Code - Quartus/Arithmetic_Unit.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/Arithmetic_Unit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930617 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic_Unit " "Found entity 1: Arithmetic_Unit" {  } { { "Code - Quartus/Arithmetic_Unit.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/Arithmetic_Unit.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/arithmetic_selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/arithmetic_selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arithmetic_selector-gate_level " "Found design unit 1: Arithmetic_selector-gate_level" {  } { { "Code - Quartus/Arithmetic_selector.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/Arithmetic_selector.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930617 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic_selector " "Found entity 1: Arithmetic_selector" {  } { { "Code - Quartus/Arithmetic_selector.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/Arithmetic_selector.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structural " "Found design unit 1: ALU-structural" {  } { { "Code - Quartus/ALU.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/ALU.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930617 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Code - Quartus/ALU.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/ALU.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/add_sub_fpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/add_sub_fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD_SUB_FPU-gate_level " "Found design unit 1: ADD_SUB_FPU-gate_level" {  } { { "Code - Quartus/ADD_SUB_FPU.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/ADD_SUB_FPU.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930633 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_FPU " "Found entity 1: ADD_SUB_FPU" {  } { { "Code - Quartus/ADD_SUB_FPU.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/ADD_SUB_FPU.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD_SUB-gate_level " "Found design unit 1: ADD_SUB-gate_level" {  } { { "Code - Quartus/ADD_SUB.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/ADD_SUB.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930633 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB " "Found entity 1: ADD_SUB" {  } { { "Code - Quartus/ADD_SUB.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/ADD_SUB.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD-gate_level " "Found design unit 1: ADD-gate_level" {  } { { "Code - Quartus/ADD.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/ADD.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930633 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "Code - Quartus/ADD.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/ADD.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code - quartus/7-segment_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code - quartus/7-segment_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_7_segment-rtl " "Found design unit 1: display_7_segment-rtl" {  } { { "Code - Quartus/7-Segment_8_bit.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/7-Segment_8_bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525617930649 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_7_segment " "Found entity 1: display_7_segment" {  } { { "Code - Quartus/7-Segment_8_bit.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/7-Segment_8_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617930649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617930649 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_design " "Elaborating entity \"FPGA_design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1525617930727 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "STATUS FPGA_design.vhd(31) " "VHDL Signal Declaration warning at FPGA_design.vhd(31): used implicit default value for signal \"STATUS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Code - Quartus/FPGA_design.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/FPGA_design.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1525617930727 "|FPGA_design"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STATUS_from_ALU FPGA_design.vhd(73) " "Verilog HDL or VHDL warning at FPGA_design.vhd(73): object \"STATUS_from_ALU\" assigned a value but never read" {  } { { "Code - Quartus/FPGA_design.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/FPGA_design.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525617930727 "|FPGA_design"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit reg_8bit:A_number " "Elaborating entity \"reg_8bit\" for hierarchy \"reg_8bit:A_number\"" {  } { { "Code - Quartus/FPGA_design.vhd" "A_number" { Text "D:/altera/12.1/lab2/Code - Quartus/FPGA_design.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617930727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_1bit reg_8bit:A_number\|dff_1bit:uut1 " "Elaborating entity \"dff_1bit\" for hierarchy \"reg_8bit:A_number\|dff_1bit:uut1\"" {  } { { "Code - Quartus/reg_8bit.vhd" "uut1" { Text "D:/altera/12.1/lab2/Code - Quartus/reg_8bit.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617930727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_op " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_op\"" {  } { { "Code - Quartus/FPGA_design.vhd" "ALU_op" { Text "D:/altera/12.1/lab2/Code - Quartus/FPGA_design.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617930789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithmetic_Unit ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit " "Elaborating entity \"Arithmetic_Unit\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\"" {  } { { "Code - Quartus/ALU.vhd" "ArithmeticUnit" { Text "D:/altera/12.1/lab2/Code - Quartus/ALU.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617930789 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry Arithmetic_Unit.vhd(107) " "Verilog HDL or VHDL warning at Arithmetic_Unit.vhd(107): object \"carry\" assigned a value but never read" {  } { { "Code - Quartus/Arithmetic_Unit.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/Arithmetic_Unit.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525617930789 "|FPGA_design|ALU:ALU_op|Arithmetic_Unit:ArithmeticUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component " "Elaborating entity \"MUL\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\"" {  } { { "Code - Quartus/Arithmetic_Unit.vhd" "mul_component" { Text "D:/altera/12.1/lab2/Code - Quartus/Arithmetic_Unit.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617930789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_Nbits ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUX_Nbits:mux_bits_A " "Elaborating entity \"MUX_Nbits\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUX_Nbits:mux_bits_A\"" {  } { { "Code - Quartus/Arithmetic_Unit.vhd" "mux_bits_A" { Text "D:/altera/12.1/lab2/Code - Quartus/Arithmetic_Unit.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617930789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\"" {  } { { "Code - Quartus/Arithmetic_Unit.vhd" "add_sub_component" { Text "D:/altera/12.1/lab2/Code - Quartus/Arithmetic_Unit.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617930805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|xor_gate:\\stage_0:0:stage_i " "Elaborating entity \"xor_gate\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|xor_gate:\\stage_0:0:stage_i\"" {  } { { "Code - Quartus/ADD_SUB.vhd" "\\stage_0:0:stage_i" { Text "D:/altera/12.1/lab2/Code - Quartus/ADD_SUB.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617930805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|ADD:stage_1\"" {  } { { "Code - Quartus/ADD_SUB.vhd" "stage_1" { Text "D:/altera/12.1/lab2/Code - Quartus/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617930836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|ADD:stage_1\|full_adder:\\Array_Of_full_adders:0:stage_i " "Elaborating entity \"full_adder\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|ADD:stage_1\|full_adder:\\Array_Of_full_adders:0:stage_i\"" {  } { { "Code - Quartus/ADD.vhd" "\\Array_Of_full_adders:0:stage_i" { Text "D:/altera/12.1/lab2/Code - Quartus/ADD.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617930836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAC:mac_component " "Elaborating entity \"MAC\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAC:mac_component\"" {  } { { "Code - Quartus/Arithmetic_Unit.vhd" "mac_component" { Text "D:/altera/12.1/lab2/Code - Quartus/Arithmetic_Unit.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617930867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_dff ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAC:mac_component\|N_dff:LO_dff " "Elaborating entity \"N_dff\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAC:mac_component\|N_dff:LO_dff\"" {  } { { "Code - Quartus/MAC.vhd" "LO_dff" { Text "D:/altera/12.1/lab2/Code - Quartus/MAC.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617930867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX_MIN ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component " "Elaborating entity \"MAX_MIN\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component\"" {  } { { "Code - Quartus/Arithmetic_Unit.vhd" "max_min_component" { Text "D:/altera/12.1/lab2/Code - Quartus/Arithmetic_Unit.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617930899 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry MAX_MIN.vhd(45) " "Verilog HDL or VHDL warning at MAX_MIN.vhd(45): object \"carry\" assigned a value but never read" {  } { { "Code - Quartus/MAX_MIN.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/MAX_MIN.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525617930899 "|FPGA_design|ALU:ALU_op|Arithmetic_Unit:ArithmeticUnit|MAX_MIN:max_min_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B MAX_MIN.vhd(64) " "VHDL Process Statement warning at MAX_MIN.vhd(64): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code - Quartus/MAX_MIN.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/MAX_MIN.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1525617930899 "|FPGA_design|ALU:ALU_op|Arithmetic_Unit:ArithmeticUnit|MAX_MIN:max_min_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A MAX_MIN.vhd(66) " "VHDL Process Statement warning at MAX_MIN.vhd(66): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code - Quartus/MAX_MIN.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/MAX_MIN.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1525617930914 "|FPGA_design|ALU:ALU_op|Arithmetic_Unit:ArithmeticUnit|MAX_MIN:max_min_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component\|ADD_SUB:stage_0 " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component\|ADD_SUB:stage_0\"" {  } { { "Code - Quartus/MAX_MIN.vhd" "stage_0" { Text "D:/altera/12.1/lab2/Code - Quartus/MAX_MIN.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617930914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component\|ADD_SUB:stage_0\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component\|ADD_SUB:stage_0\|ADD:stage_1\"" {  } { { "Code - Quartus/ADD_SUB.vhd" "stage_1" { Text "D:/altera/12.1/lab2/Code - Quartus/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617930930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithmetic_selector ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|Arithmetic_selector:arithmetic_selector_component " "Elaborating entity \"Arithmetic_selector\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|Arithmetic_selector:arithmetic_selector_component\"" {  } { { "Code - Quartus/Arithmetic_Unit.vhd" "arithmetic_selector_component" { Text "D:/altera/12.1/lab2/Code - Quartus/Arithmetic_Unit.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617930945 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Arithmetic_selector.vhd(37) " "VHDL Process Statement warning at Arithmetic_selector.vhd(37): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code - Quartus/Arithmetic_selector.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/Arithmetic_selector.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1525617930945 "|FPGA_design|ALU:ALU_op|Arithmetic_Unit:ArithmeticUnit|Arithmetic_selector:arithmetic_selector_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FloatinPointNormlizer ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert " "Elaborating entity \"FloatinPointNormlizer\" for hierarchy \"ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\"" {  } { { "Code - Quartus/ALU.vhd" "FloatinPointConvert" { Text "D:/altera/12.1/lab2/Code - Quartus/ALU.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617930945 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bias FloatinPointNormlizer.vhd(64) " "VHDL Signal Declaration warning at FloatinPointNormlizer.vhd(64): used explicit default value for signal \"bias\" because signal was never assigned a value" {  } { { "Code - Quartus/FloatinPointNormlizer.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/FloatinPointNormlizer.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1525617930945 "|FPGA_design|ALU:ALU_op|FloatinPointNormlizer:FloatinPointConvert"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeadingZeroes_counter ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|LeadingZeroes_counter:stage_1 " "Elaborating entity \"LeadingZeroes_counter\" for hierarchy \"ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|LeadingZeroes_counter:stage_1\"" {  } { { "Code - Quartus/FloatinPointNormlizer.vhd" "stage_1" { Text "D:/altera/12.1/lab2/Code - Quartus/FloatinPointNormlizer.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617930945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|shift_unit:stage_5 " "Elaborating entity \"shift_unit\" for hierarchy \"ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|shift_unit:stage_5\"" {  } { { "Code - Quartus/FloatinPointNormlizer.vhd" "stage_5" { Text "D:/altera/12.1/lab2/Code - Quartus/FloatinPointNormlizer.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617931024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_Nbits ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|shift_unit:stage_5\|shift_Nbits:shift_loop_bit0 " "Elaborating entity \"shift_Nbits\" for hierarchy \"ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|shift_unit:stage_5\|shift_Nbits:shift_loop_bit0\"" {  } { { "Code - Quartus/shift_unit.vhd" "shift_loop_bit0" { Text "D:/altera/12.1/lab2/Code - Quartus/shift_unit.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617931024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|ADD_SUB:stage_11 " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|ADD_SUB:stage_11\"" {  } { { "Code - Quartus/FloatinPointNormlizer.vhd" "stage_11" { Text "D:/altera/12.1/lab2/Code - Quartus/FloatinPointNormlizer.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617931227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|ADD_SUB:stage_11\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|ADD_SUB:stage_11\|ADD:stage_1\"" {  } { { "Code - Quartus/ADD_SUB.vhd" "stage_1" { Text "D:/altera/12.1/lab2/Code - Quartus/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617931242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|shift_unit:stage_7 " "Elaborating entity \"shift_unit\" for hierarchy \"ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|shift_unit:stage_7\"" {  } { { "Code - Quartus/FloatinPointNormlizer.vhd" "stage_7" { Text "D:/altera/12.1/lab2/Code - Quartus/FloatinPointNormlizer.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617931274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_Nbits ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|shift_unit:stage_7\|shift_Nbits:shift_loop_bit0 " "Elaborating entity \"shift_Nbits\" for hierarchy \"ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|shift_unit:stage_7\|shift_Nbits:shift_loop_bit0\"" {  } { { "Code - Quartus/shift_unit.vhd" "shift_loop_bit0" { Text "D:/altera/12.1/lab2/Code - Quartus/shift_unit.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617931289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|ADD_SUB:stage_9 " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|ADD_SUB:stage_9\"" {  } { { "Code - Quartus/FloatinPointNormlizer.vhd" "stage_9" { Text "D:/altera/12.1/lab2/Code - Quartus/FloatinPointNormlizer.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617931492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|ADD_SUB:stage_9\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|ADD_SUB:stage_9\|ADD:stage_1\"" {  } { { "Code - Quartus/ADD_SUB.vhd" "stage_1" { Text "D:/altera/12.1/lab2/Code - Quartus/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617931524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_Unit ALU:ALU_op\|FPU_Unit:FPUUnit " "Elaborating entity \"FPU_Unit\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\"" {  } { { "Code - Quartus/ALU.vhd" "FPUUnit" { Text "D:/altera/12.1/lab2/Code - Quartus/ALU.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617931635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_FPU ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component " "Elaborating entity \"MUL_FPU\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\"" {  } { { "Code - Quartus/FPU_Unit.vhd" "mul_component" { Text "D:/altera/12.1/lab2/Code - Quartus/FPU_Unit.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617931639 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bias MUL_FPU.vhd(65) " "VHDL Signal Declaration warning at MUL_FPU.vhd(65): used explicit default value for signal \"bias\" because signal was never assigned a value" {  } { { "Code - Quartus/MUL_FPU.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/MUL_FPU.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1525617931642 "|FPGA_design|ALU:ALU_op|FPU_Unit:FPUUnit|MUL_FPU:mul_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0 " "Elaborating entity \"MUL\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\"" {  } { { "Code - Quartus/MUL_FPU.vhd" "stage_0" { Text "D:/altera/12.1/lab2/Code - Quartus/MUL_FPU.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617931644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeadingZeroes_counter ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|LeadingZeroes_counter:stage_1 " "Elaborating entity \"LeadingZeroes_counter\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|LeadingZeroes_counter:stage_1\"" {  } { { "Code - Quartus/MUL_FPU.vhd" "stage_1" { Text "D:/altera/12.1/lab2/Code - Quartus/MUL_FPU.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617931648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|ADD_SUB:stage_2 " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|ADD_SUB:stage_2\"" {  } { { "Code - Quartus/MUL_FPU.vhd" "stage_2" { Text "D:/altera/12.1/lab2/Code - Quartus/MUL_FPU.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617931651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|ADD_SUB:stage_2\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|ADD_SUB:stage_2\|ADD:stage_1\"" {  } { { "Code - Quartus/ADD_SUB.vhd" "stage_1" { Text "D:/altera/12.1/lab2/Code - Quartus/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617931670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_FPU ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component " "Elaborating entity \"ADD_SUB_FPU\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\"" {  } { { "Code - Quartus/FPU_Unit.vhd" "add_component" { Text "D:/altera/12.1/lab2/Code - Quartus/FPU_Unit.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617931758 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carryFractions ADD_SUB_FPU.vhd(99) " "Verilog HDL or VHDL warning at ADD_SUB_FPU.vhd(99): object \"carryFractions\" assigned a value but never read" {  } { { "Code - Quartus/ADD_SUB_FPU.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/ADD_SUB_FPU.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525617931758 "|FPGA_design|ALU:ALU_op|FPU_Unit:FPUUnit|ADD_SUB_FPU:add_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2 ADD_SUB_FPU.vhd(100) " "Verilog HDL or VHDL warning at ADD_SUB_FPU.vhd(100): object \"temp2\" assigned a value but never read" {  } { { "Code - Quartus/ADD_SUB_FPU.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/ADD_SUB_FPU.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525617931758 "|FPGA_design|ALU:ALU_op|FPU_Unit:FPUUnit|ADD_SUB_FPU:add_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp ADD_SUB_FPU.vhd(101) " "Verilog HDL or VHDL warning at ADD_SUB_FPU.vhd(101): object \"temp\" assigned a value but never read" {  } { { "Code - Quartus/ADD_SUB_FPU.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/ADD_SUB_FPU.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525617931758 "|FPGA_design|ALU:ALU_op|FPU_Unit:FPUUnit|ADD_SUB_FPU:add_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Swap ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|Swap:stage_1 " "Elaborating entity \"Swap\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|Swap:stage_1\"" {  } { { "Code - Quartus/ADD_SUB_FPU.vhd" "stage_1" { Text "D:/altera/12.1/lab2/Code - Quartus/ADD_SUB_FPU.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617931789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|shift_unit:stage_2 " "Elaborating entity \"shift_unit\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|shift_unit:stage_2\"" {  } { { "Code - Quartus/ADD_SUB_FPU.vhd" "stage_2" { Text "D:/altera/12.1/lab2/Code - Quartus/ADD_SUB_FPU.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617931789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_Nbits ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|shift_unit:stage_2\|shift_Nbits:shift_loop_bit0 " "Elaborating entity \"shift_Nbits\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|shift_unit:stage_2\|shift_Nbits:shift_loop_bit0\"" {  } { { "Code - Quartus/shift_unit.vhd" "shift_loop_bit0" { Text "D:/altera/12.1/lab2/Code - Quartus/shift_unit.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617931805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|ADD_SUB:stage_3 " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|ADD_SUB:stage_3\"" {  } { { "Code - Quartus/ADD_SUB_FPU.vhd" "stage_3" { Text "D:/altera/12.1/lab2/Code - Quartus/ADD_SUB_FPU.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617931930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|ADD_SUB:stage_3\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|ADD_SUB:stage_3\|ADD:stage_1\"" {  } { { "Code - Quartus/ADD_SUB.vhd" "stage_1" { Text "D:/altera/12.1/lab2/Code - Quartus/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617931961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_Nbits ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|MUX_Nbits:stage_7 " "Elaborating entity \"MUX_Nbits\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|MUX_Nbits:stage_7\"" {  } { { "Code - Quartus/ADD_SUB_FPU.vhd" "stage_7" { Text "D:/altera/12.1/lab2/Code - Quartus/ADD_SUB_FPU.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617932242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_selector ALU:ALU_op\|FPU_Unit:FPUUnit\|FPU_selector:selector " "Elaborating entity \"FPU_selector\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|FPU_selector:selector\"" {  } { { "Code - Quartus/FPU_Unit.vhd" "selector" { Text "D:/altera/12.1/lab2/Code - Quartus/FPU_Unit.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617932242 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPP FPU_selector.vhd(33) " "VHDL Process Statement warning at FPU_selector.vhd(33): signal \"OPP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code - Quartus/FPU_selector.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/FPU_selector.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1525617932242 "|FPGA_design|ALU:ALU_op|FPU_Unit:FPUUnit|FPU_selector:selector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD_SUB_result FPU_selector.vhd(35) " "VHDL Process Statement warning at FPU_selector.vhd(35): signal \"ADD_SUB_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code - Quartus/FPU_selector.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/FPU_selector.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1525617932242 "|FPGA_design|ALU:ALU_op|FPU_Unit:FPUUnit|FPU_selector:selector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MUL_result FPU_selector.vhd(38) " "VHDL Process Statement warning at FPU_selector.vhd(38): signal \"MUL_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code - Quartus/FPU_selector.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/FPU_selector.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1525617932242 "|FPGA_design|ALU:ALU_op|FPU_Unit:FPUUnit|FPU_selector:selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit ALU:ALU_op\|shift_unit:ShiftUnit " "Elaborating entity \"shift_unit\" for hierarchy \"ALU:ALU_op\|shift_unit:ShiftUnit\"" {  } { { "Code - Quartus/ALU.vhd" "ShiftUnit" { Text "D:/altera/12.1/lab2/Code - Quartus/ALU.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617932242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_Nbits ALU:ALU_op\|shift_unit:ShiftUnit\|shift_Nbits:shift_loop_bit0 " "Elaborating entity \"shift_Nbits\" for hierarchy \"ALU:ALU_op\|shift_unit:ShiftUnit\|shift_Nbits:shift_loop_bit0\"" {  } { { "Code - Quartus/shift_unit.vhd" "shift_loop_bit0" { Text "D:/altera/12.1/lab2/Code - Quartus/shift_unit.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617932258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Selector ALU:ALU_op\|Output_Selector:OutputSelector " "Elaborating entity \"Output_Selector\" for hierarchy \"ALU:ALU_op\|Output_Selector:OutputSelector\"" {  } { { "Code - Quartus/ALU.vhd" "OutputSelector" { Text "D:/altera/12.1/lab2/Code - Quartus/ALU.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617932336 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeroes Output_Selector.vhd(52) " "VHDL Signal Declaration warning at Output_Selector.vhd(52): used explicit default value for signal \"zeroes\" because signal was never assigned a value" {  } { { "Code - Quartus/Output_Selector.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/Output_Selector.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1525617932336 "|FPGA_design|ALU:ALU_op|Output_Selector:OutputSelector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_Nbits ALU:ALU_op\|Output_Selector:OutputSelector\|MUX_Nbits:MUX_FLAG " "Elaborating entity \"MUX_Nbits\" for hierarchy \"ALU:ALU_op\|Output_Selector:OutputSelector\|MUX_Nbits:MUX_FLAG\"" {  } { { "Code - Quartus/Output_Selector.vhd" "MUX_FLAG" { Text "D:/altera/12.1/lab2/Code - Quartus/Output_Selector.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617932336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_7_segment display_7_segment:convert_7_segment_1 " "Elaborating entity \"display_7_segment\" for hierarchy \"display_7_segment:convert_7_segment_1\"" {  } { { "Code - Quartus/FPGA_design.vhd" "convert_7_segment_1" { Text "D:/altera/12.1/lab2/Code - Quartus/FPGA_design.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525617932352 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|Mult0\"" {  } { { "Code - Quartus/MUL.vhd" "Mult0" { Text "D:/altera/12.1/lab2/Code - Quartus/MUL.vhd" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1525617939577 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|Mult0\"" {  } { { "Code - Quartus/MUL.vhd" "Mult0" { Text "D:/altera/12.1/lab2/Code - Quartus/MUL.vhd" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1525617939577 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1525617939577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|lpm_mult:Mult0\"" {  } { { "Code - Quartus/MUL.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/MUL.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1525617939676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525617939677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 25 " "Parameter \"LPM_WIDTHB\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525617939677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 50 " "Parameter \"LPM_WIDTHP\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525617939677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 50 " "Parameter \"LPM_WIDTHR\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525617939677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525617939677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525617939677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525617939677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525617939677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525617939677 ""}  } { { "Code - Quartus/MUL.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/MUL.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1525617939677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h1t " "Found entity 1: mult_h1t" {  } { { "db/mult_h1t.tdf" "" { Text "D:/altera/12.1/lab2/db/mult_h1t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617939759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617939759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|lpm_mult:Mult0\"" {  } { { "Code - Quartus/MUL.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/MUL.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1525617939775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525617939775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525617939775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525617939775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525617939775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525617939775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525617939775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525617939775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525617939775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525617939775 ""}  } { { "Code - Quartus/MUL.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/MUL.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1525617939775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lus.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lus.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lus " "Found entity 1: mult_lus" {  } { { "db/mult_lus.tdf" "" { Text "D:/altera/12.1/lab2/db/mult_lus.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525617939868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525617939868 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "178 " "Ignored 178 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "178 " "Ignored 178 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1525617940459 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1525617940459 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[0\] GND " "Pin \"STATUS\[0\]\" is stuck at GND" {  } { { "Code - Quartus/FPGA_design.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/FPGA_design.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1525617941984 "|FPGA_design|STATUS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[1\] GND " "Pin \"STATUS\[1\]\" is stuck at GND" {  } { { "Code - Quartus/FPGA_design.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/FPGA_design.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1525617941984 "|FPGA_design|STATUS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[2\] GND " "Pin \"STATUS\[2\]\" is stuck at GND" {  } { { "Code - Quartus/FPGA_design.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/FPGA_design.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1525617941984 "|FPGA_design|STATUS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[3\] GND " "Pin \"STATUS\[3\]\" is stuck at GND" {  } { { "Code - Quartus/FPGA_design.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/FPGA_design.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1525617941984 "|FPGA_design|STATUS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[4\] GND " "Pin \"STATUS\[4\]\" is stuck at GND" {  } { { "Code - Quartus/FPGA_design.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/FPGA_design.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1525617941984 "|FPGA_design|STATUS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[5\] GND " "Pin \"STATUS\[5\]\" is stuck at GND" {  } { { "Code - Quartus/FPGA_design.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/FPGA_design.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1525617941984 "|FPGA_design|STATUS[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1525617941984 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1525617944461 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1525617944461 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "861 " "Implemented 861 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1525617944555 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1525617944555 ""} { "Info" "ICUT_CUT_TM_LCELLS" "805 " "Implemented 805 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1525617944555 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1525617944555 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1525617944555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "610 " "Peak virtual memory: 610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1525617944633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 06 17:45:44 2018 " "Processing ended: Sun May 06 17:45:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1525617944633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1525617944633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1525617944633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1525617944633 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1525617946040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1525617946040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 06 17:45:45 2018 " "Processing started: Sun May 06 17:45:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1525617946040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1525617946040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1525617946040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1525617946244 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU EP2C20F484C6 " "Selected device EP2C20F484C6 for design \"ALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1525617946259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1525617946290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1525617946290 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1525617946654 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1525617946665 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C6 " "Device EP2C15AF484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1525617947040 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C6 " "Device EP2C35F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1525617947040 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C6 " "Device EP2C50F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1525617947040 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1525617947040 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/lab2/" { { 0 { 0 ""} 0 2464 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1525617947040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/lab2/" { { 0 { 0 ""} 0 2465 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1525617947040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/lab2/" { { 0 { 0 ""} 0 2466 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1525617947040 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1525617947040 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1525617947275 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1525617947322 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1525617947322 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1525617947322 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1525617947322 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1525617947322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1525617947400 ""}  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Code - Quartus/FPGA_design.vhd" "" { Text "D:/altera/12.1/lab2/Code - Quartus/FPGA_design.vhd" 20 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/lab2/" { { 0 { 0 ""} 0 987 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1525617947400 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1525617947572 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1525617947572 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1525617947572 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1525617947572 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1525617947572 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1525617947572 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1525617947587 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Embedded multiplier block " "Packed 8 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1525617947721 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1525617947721 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1525617947721 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1525617947784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1525617948674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1525617948912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1525617948912 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1525617950182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1525617950183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1525617950649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "D:/altera/12.1/lab2/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1525617951559 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1525617951559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1525617952490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1525617952490 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1525617952490 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1525617952522 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "34 " "Found 34 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_1\[0\] 0 " "Pin \"LO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_1\[1\] 0 " "Pin \"LO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_1\[2\] 0 " "Pin \"LO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_1\[3\] 0 " "Pin \"LO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_1\[4\] 0 " "Pin \"LO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_1\[5\] 0 " "Pin \"LO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_1\[6\] 0 " "Pin \"LO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_2\[0\] 0 " "Pin \"LO_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_2\[1\] 0 " "Pin \"LO_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_2\[2\] 0 " "Pin \"LO_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_2\[3\] 0 " "Pin \"LO_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_2\[4\] 0 " "Pin \"LO_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_2\[5\] 0 " "Pin \"LO_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_2\[6\] 0 " "Pin \"LO_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_1\[0\] 0 " "Pin \"HI_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_1\[1\] 0 " "Pin \"HI_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_1\[2\] 0 " "Pin \"HI_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_1\[3\] 0 " "Pin \"HI_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_1\[4\] 0 " "Pin \"HI_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_1\[5\] 0 " "Pin \"HI_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_1\[6\] 0 " "Pin \"HI_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_2\[0\] 0 " "Pin \"HI_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_2\[1\] 0 " "Pin \"HI_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_2\[2\] 0 " "Pin \"HI_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_2\[3\] 0 " "Pin \"HI_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_2\[4\] 0 " "Pin \"HI_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_2\[5\] 0 " "Pin \"HI_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_2\[6\] 0 " "Pin \"HI_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[0\] 0 " "Pin \"STATUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[1\] 0 " "Pin \"STATUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[2\] 0 " "Pin \"STATUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[3\] 0 " "Pin \"STATUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[4\] 0 " "Pin \"STATUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[5\] 0 " "Pin \"STATUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525617952553 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1525617952553 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1525617952755 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1525617952846 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1525617953098 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1525617953356 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1525617953490 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/12.1/lab2/output_files/ALU.fit.smsg " "Generated suppressed messages file D:/altera/12.1/lab2/output_files/ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1525617953647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1525617953996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 06 17:45:53 2018 " "Processing ended: Sun May 06 17:45:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1525617953996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1525617953996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1525617953996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1525617953996 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1525617955580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1525617955580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 06 17:45:55 2018 " "Processing started: Sun May 06 17:45:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1525617955580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1525617955580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1525617955580 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1525617956807 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1525617956854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1525617957354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 06 17:45:57 2018 " "Processing ended: Sun May 06 17:45:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1525617957354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1525617957354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1525617957354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1525617957354 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1525617958039 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1525617959025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1525617959025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 06 17:45:58 2018 " "Processing started: Sun May 06 17:45:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1525617959025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1525617959025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU -c ALU " "Command: quartus_sta ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1525617959025 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1525617959181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1525617959416 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1525617959447 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1525617959447 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1525617959588 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1525617959603 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1525617959621 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1525617959628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.715 " "Worst-case setup slack is -10.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1525617959631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1525617959631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.715      -255.517 clk  " "  -10.715      -255.517 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1525617959631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1525617959631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.103 " "Worst-case hold slack is 1.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1525617959636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1525617959636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.103         0.000 clk  " "    1.103         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1525617959636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1525617959636 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1525617959640 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1525617959643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1525617959646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1525617959646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423       -76.148 clk  " "   -1.423       -76.148 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1525617959646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1525617959646 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1525617959711 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1525617959726 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1525617959773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.471 " "Worst-case setup slack is -3.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1525617959773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1525617959773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.471       -77.500 clk  " "   -3.471       -77.500 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1525617959773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1525617959773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.494 " "Worst-case hold slack is 0.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1525617959773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1525617959773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494         0.000 clk  " "    0.494         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1525617959773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1525617959773 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1525617959773 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1525617959789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.519 " "Worst-case minimum pulse width slack is -1.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1525617959789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1525617959789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.519       -77.684 clk  " "   -1.519       -77.684 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1525617959789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1525617959789 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1525617959851 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1525617960206 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1525617960206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1525617960315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 06 17:46:00 2018 " "Processing ended: Sun May 06 17:46:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1525617960315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1525617960315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1525617960315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1525617960315 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1525617961753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1525617961753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 06 17:46:01 2018 " "Processing started: Sun May 06 17:46:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1525617961753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1525617961753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1525617961753 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "ALU.vho\", \"ALU_fast.vho ALU_vhd.sdo ALU_vhd_fast.sdo D:/altera/12.1/lab2/simulation/modelsim/ simulation " "Generated files \"ALU.vho\", \"ALU_fast.vho\", \"ALU_vhd.sdo\" and \"ALU_vhd_fast.sdo\" in directory \"D:/altera/12.1/lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1525617962712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1525617962790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 06 17:46:02 2018 " "Processing ended: Sun May 06 17:46:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1525617962790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1525617962790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1525617962790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1525617962790 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1525617963487 ""}
