# ğŸš€ riscvBoy

**riscvBoy** is a personal RISC-V CPU project implementing a simple, classic **5-stage pipeline** core based on the **RV32I** instruction set.  
Designed for learning and experimentation, this project is written in Verilog and includes simulation support.

---

## ğŸ“Œ Features
- Harvard architecture
- Supports **RV32I** base instruction set
- **5-stage pipeline** architecture:
  - IF (Instruction Fetch)
  - ID (Instruction Decode)
  - EX (Execute)
  - MEM (Memory Access)
  - WB (Write Back)
- Basic hazard detection and data forwarding
- Modular and readable RTL design
- Simple testbench with simulation and waveform output

---

## ğŸ§ª How to Run Simulation

### ğŸ“ Navigate to testbench folder:

```bash
cd tb/simple_platform
```

### â–¶ï¸ Run simulation:

```bash
python3 run_test.py -f
```

This will:
- Compile the testbench files
- Run simulation
- Generate waveform: `cpu_wave.vcd`
- Log output: `sim_result.log`

### ğŸ“– View the result:

```bash
gvim sim_result.log     # or use any text editor
gtkwave cpu_wave.vcd    # view waveform
```

---

## ğŸ”§ Project Structure

```
riscvBoy/
â”œâ”€â”€ rtl/                   # Verilog source files
â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ isa_lib/           # Instruction test library (if used)
â”‚   â””â”€â”€ simple_platform/   # Testbench and simulation scripts
â”‚       â”œâ”€â”€ tb_top.sv
â”‚       â”œâ”€â”€ run_test.py
â”‚       â””â”€â”€ sim_result.log
```

---

## ğŸ¯ Project Goals

- Learn and implement a classic RISC-V pipeline
- Explore Verilog RTL design and modular SoC structure
- Build a base for future extensions (e.g. peripherals, debug logic, SoC integration)

---

---

## ğŸ› ï¸ Environment

- **Python**: 3.12+
- **Simulator**: [Icarus Verilog (iverilog)](http://iverilog.icarus.com/)

Make sure both `iverilog` and `vvp` are installed and accessible in your system's PATH.

