From 416ed9cdb7cddca9e463867b778c6e2ed034a66e Mon Sep 17 00:00:00 2001
From: kevin <kevin@allwinnertech.com>
Date: Wed, 30 Nov 2011 09:35:41 +0800
Subject: [PATCH 400/944] fix the bug on lcd1ch0 clock source settig

---
 arch/arm/mach-sun4i/clock/ccmu/ccm_mod_clk.c | 8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)

diff --git a/arch/arm/mach-sun4i/clock/ccmu/ccm_mod_clk.c b/arch/arm/mach-sun4i/clock/ccmu/ccm_mod_clk.c
index b372357..d3909df 100644
--- a/arch/arm/mach-sun4i/clock/ccmu/ccm_mod_clk.c
+++ b/arch/arm/mach-sun4i/clock/ccmu/ccm_mod_clk.c
@@ -1242,16 +1242,16 @@ static __s32 mod_clk_set_parent(__aw_ccu_mod_clk_e id, __aw_ccu_sys_clk_e parent
             switch(parent)
             {
                 case AW_SYS_CLK_PLL3:
-                    aw_ccu_reg->Lcd0Ch0Clk.ClkSrc = 0;
+                    aw_ccu_reg->Lcd1Ch0Clk.ClkSrc = 0;
                     return 0;
                 case AW_SYS_CLK_PLL3X2:
-                    aw_ccu_reg->Lcd0Ch0Clk.ClkSrc = 2;
+                    aw_ccu_reg->Lcd1Ch0Clk.ClkSrc = 2;
                     return 0;
                 case AW_SYS_CLK_PLL7:
-                    aw_ccu_reg->Lcd0Ch0Clk.ClkSrc = 1;
+                    aw_ccu_reg->Lcd1Ch0Clk.ClkSrc = 1;
                     return 0;
                 case AW_SYS_CLK_PLL7X2:
-                    aw_ccu_reg->Lcd0Ch0Clk.ClkSrc = 3;
+                    aw_ccu_reg->Lcd1Ch0Clk.ClkSrc = 3;
                     return 0;
                 default:
                     return -1;
-- 
1.8.0

