// Seed: 3235656649
module module_0 (
    input tri0 id_0
);
  assign module_2.id_5 = 0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input supply1 id_2,
    output wor id_3,
    output tri0 id_4,
    input supply1 id_5
);
  wire id_7, id_8, id_9;
  module_0 modCall_1 (id_5);
endmodule
module module_2 #(
    parameter id_1 = 32'd44,
    parameter id_6 = 32'd69
) (
    input supply0 id_0,
    input wand _id_1,
    input wire id_2,
    output tri id_3
    , id_8,
    output tri1 id_4,
    input tri0 id_5,
    input tri _id_6
);
  assign id_4 = id_6;
  module_0 modCall_1 (id_2);
  logic [7:0][-1] id_9;
  wire [-1  *  (  id_1  ) : id_6] id_10, id_11, id_12;
  xnor primCall (id_3, id_2, id_5, id_8, id_0);
endmodule
