\doxysection{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structFSMC__Bank1E__TypeDef}{}\label{structFSMC__Bank1E__TypeDef}\index{FSMC\_Bank1E\_TypeDef@{FSMC\_Bank1E\_TypeDef}}


Flexible Static Memory Controller Bank1E.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{structFSMC__Bank1E__TypeDef_afe650877ca972faff9c61fcb364c7b66}{BWTR}} \mbox{[}7\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Static Memory Controller Bank1E. 

\doxysubsection{Member Data Documentation}
\Hypertarget{structFSMC__Bank1E__TypeDef_afe650877ca972faff9c61fcb364c7b66}\label{structFSMC__Bank1E__TypeDef_afe650877ca972faff9c61fcb364c7b66} 
\index{FSMC\_Bank1E\_TypeDef@{FSMC\_Bank1E\_TypeDef}!BWTR@{BWTR}}
\index{BWTR@{BWTR}!FSMC\_Bank1E\_TypeDef@{FSMC\_Bank1E\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BWTR}{BWTR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def\+::\+BWTR\mbox{[}7\mbox{]}}

NOR/\+PSRAM write timing registers, Address offset\+: 0x104-\/0x11C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/gijs/\+Documents/\+STM32/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
