// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VSocLite__Syms.h"


VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBus(c+3730,"debug_wb_pc", false,-1, 31,0);
    tracep->declBit(c+3731,"debug_wb_rf_wen", false,-1);
    tracep->declBus(c+3732,"debug_wb_rf_wnum", false,-1, 4,0);
    tracep->declBus(c+3733,"debug_wb_rf_wdata", false,-1, 31,0);
    tracep->pushNamePrefix("SocLite ");
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBus(c+3730,"debug_wb_pc", false,-1, 31,0);
    tracep->declBit(c+3731,"debug_wb_rf_wen", false,-1);
    tracep->declBus(c+3732,"debug_wb_rf_wnum", false,-1, 4,0);
    tracep->declBus(c+3733,"debug_wb_rf_wdata", false,-1, 31,0);
    tracep->declBit(c+3728,"axi_cpu_clock", false,-1);
    tracep->declBit(c+3729,"axi_cpu_reset", false,-1);
    tracep->declBit(c+40,"axi_cpu_auto_out_aw_ready", false,-1);
    tracep->declBit(c+41,"axi_cpu_auto_out_aw_valid", false,-1);
    tracep->declBus(c+42,"axi_cpu_auto_out_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+43,"axi_cpu_auto_out_aw_bits_addr", false,-1, 31,0);
    tracep->declBus(c+44,"axi_cpu_auto_out_aw_bits_len", false,-1, 7,0);
    tracep->declBus(c+45,"axi_cpu_auto_out_aw_bits_size", false,-1, 2,0);
    tracep->declBus(c+46,"axi_cpu_auto_out_aw_bits_burst", false,-1, 1,0);
    tracep->declBit(c+47,"axi_cpu_auto_out_aw_bits_lock", false,-1);
    tracep->declBus(c+48,"axi_cpu_auto_out_aw_bits_cache", false,-1, 3,0);
    tracep->declBus(c+49,"axi_cpu_auto_out_aw_bits_prot", false,-1, 2,0);
    tracep->declBit(c+50,"axi_cpu_auto_out_w_ready", false,-1);
    tracep->declBit(c+51,"axi_cpu_auto_out_w_valid", false,-1);
    tracep->declBus(c+52,"axi_cpu_auto_out_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+53,"axi_cpu_auto_out_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+54,"axi_cpu_auto_out_w_bits_last", false,-1);
    tracep->declBit(c+55,"axi_cpu_auto_out_b_ready", false,-1);
    tracep->declBit(c+56,"axi_cpu_auto_out_b_valid", false,-1);
    tracep->declBus(c+57,"axi_cpu_auto_out_b_bits_id", false,-1, 3,0);
    tracep->declBus(c+58,"axi_cpu_auto_out_b_bits_resp", false,-1, 1,0);
    tracep->declBit(c+59,"axi_cpu_auto_out_ar_ready", false,-1);
    tracep->declBit(c+60,"axi_cpu_auto_out_ar_valid", false,-1);
    tracep->declBus(c+42,"axi_cpu_auto_out_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+61,"axi_cpu_auto_out_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+62,"axi_cpu_auto_out_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+63,"axi_cpu_auto_out_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+64,"axi_cpu_auto_out_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+47,"axi_cpu_auto_out_ar_bits_lock", false,-1);
    tracep->declBus(c+48,"axi_cpu_auto_out_ar_bits_cache", false,-1, 3,0);
    tracep->declBus(c+49,"axi_cpu_auto_out_ar_bits_prot", false,-1, 2,0);
    tracep->declBit(c+65,"axi_cpu_auto_out_r_ready", false,-1);
    tracep->declBit(c+66,"axi_cpu_auto_out_r_valid", false,-1);
    tracep->declBus(c+67,"axi_cpu_auto_out_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+68,"axi_cpu_auto_out_r_bits_data", false,-1, 31,0);
    tracep->declBus(c+69,"axi_cpu_auto_out_r_bits_resp", false,-1, 1,0);
    tracep->declBit(c+70,"axi_cpu_auto_out_r_bits_last", false,-1);
    tracep->declBus(c+71,"axi_cpu_debug_wb_pc", false,-1, 31,0);
    tracep->declBit(c+72,"axi_cpu_debug_wb_rf_wen", false,-1);
    tracep->declBus(c+73,"axi_cpu_debug_wb_rf_wnum", false,-1, 4,0);
    tracep->declBus(c+74,"axi_cpu_debug_wb_rf_wdata", false,-1, 31,0);
    tracep->declBit(c+3728,"axi4xbar_clock", false,-1);
    tracep->declBit(c+3729,"axi4xbar_reset", false,-1);
    tracep->declBit(c+75,"axi4xbar_auto_in_aw_ready", false,-1);
    tracep->declBit(c+76,"axi4xbar_auto_in_aw_valid", false,-1);
    tracep->declBus(c+77,"axi4xbar_auto_in_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+78,"axi4xbar_auto_in_aw_bits_addr", false,-1, 31,0);
    tracep->declBus(c+79,"axi4xbar_auto_in_aw_bits_len", false,-1, 7,0);
    tracep->declBus(c+80,"axi4xbar_auto_in_aw_bits_size", false,-1, 2,0);
    tracep->declBus(c+81,"axi4xbar_auto_in_aw_bits_burst", false,-1, 1,0);
    tracep->declBit(c+82,"axi4xbar_auto_in_aw_bits_lock", false,-1);
    tracep->declBus(c+83,"axi4xbar_auto_in_aw_bits_cache", false,-1, 3,0);
    tracep->declBus(c+84,"axi4xbar_auto_in_aw_bits_prot", false,-1, 2,0);
    tracep->declBit(c+85,"axi4xbar_auto_in_w_ready", false,-1);
    tracep->declBit(c+86,"axi4xbar_auto_in_w_valid", false,-1);
    tracep->declBus(c+87,"axi4xbar_auto_in_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+88,"axi4xbar_auto_in_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+89,"axi4xbar_auto_in_w_bits_last", false,-1);
    tracep->declBit(c+90,"axi4xbar_auto_in_b_ready", false,-1);
    tracep->declBit(c+91,"axi4xbar_auto_in_b_valid", false,-1);
    tracep->declBus(c+92,"axi4xbar_auto_in_b_bits_id", false,-1, 3,0);
    tracep->declBus(c+93,"axi4xbar_auto_in_b_bits_resp", false,-1, 1,0);
    tracep->declBit(c+94,"axi4xbar_auto_in_ar_ready", false,-1);
    tracep->declBit(c+95,"axi4xbar_auto_in_ar_valid", false,-1);
    tracep->declBus(c+96,"axi4xbar_auto_in_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+97,"axi4xbar_auto_in_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+98,"axi4xbar_auto_in_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+99,"axi4xbar_auto_in_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+100,"axi4xbar_auto_in_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+101,"axi4xbar_auto_in_ar_bits_lock", false,-1);
    tracep->declBus(c+102,"axi4xbar_auto_in_ar_bits_cache", false,-1, 3,0);
    tracep->declBus(c+103,"axi4xbar_auto_in_ar_bits_prot", false,-1, 2,0);
    tracep->declBit(c+104,"axi4xbar_auto_in_r_ready", false,-1);
    tracep->declBit(c+105,"axi4xbar_auto_in_r_valid", false,-1);
    tracep->declBus(c+106,"axi4xbar_auto_in_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+107,"axi4xbar_auto_in_r_bits_data", false,-1, 31,0);
    tracep->declBus(c+108,"axi4xbar_auto_in_r_bits_resp", false,-1, 1,0);
    tracep->declBit(c+109,"axi4xbar_auto_in_r_bits_last", false,-1);
    tracep->declBit(c+110,"axi4xbar_auto_out_1_aw_ready", false,-1);
    tracep->declBit(c+111,"axi4xbar_auto_out_1_aw_valid", false,-1);
    tracep->declBus(c+77,"axi4xbar_auto_out_1_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+78,"axi4xbar_auto_out_1_aw_bits_addr", false,-1, 31,0);
    tracep->declBus(c+79,"axi4xbar_auto_out_1_aw_bits_len", false,-1, 7,0);
    tracep->declBus(c+80,"axi4xbar_auto_out_1_aw_bits_size", false,-1, 2,0);
    tracep->declBus(c+81,"axi4xbar_auto_out_1_aw_bits_burst", false,-1, 1,0);
    tracep->declBit(c+82,"axi4xbar_auto_out_1_aw_bits_lock", false,-1);
    tracep->declBus(c+83,"axi4xbar_auto_out_1_aw_bits_cache", false,-1, 3,0);
    tracep->declBus(c+84,"axi4xbar_auto_out_1_aw_bits_prot", false,-1, 2,0);
    tracep->declBit(c+112,"axi4xbar_auto_out_1_w_ready", false,-1);
    tracep->declBit(c+113,"axi4xbar_auto_out_1_w_valid", false,-1);
    tracep->declBus(c+87,"axi4xbar_auto_out_1_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+88,"axi4xbar_auto_out_1_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+89,"axi4xbar_auto_out_1_w_bits_last", false,-1);
    tracep->declBit(c+114,"axi4xbar_auto_out_1_b_ready", false,-1);
    tracep->declBit(c+115,"axi4xbar_auto_out_1_b_valid", false,-1);
    tracep->declBus(c+116,"axi4xbar_auto_out_1_b_bits_id", false,-1, 3,0);
    tracep->declBus(c+117,"axi4xbar_auto_out_1_b_bits_resp", false,-1, 1,0);
    tracep->declBit(c+118,"axi4xbar_auto_out_1_ar_ready", false,-1);
    tracep->declBit(c+119,"axi4xbar_auto_out_1_ar_valid", false,-1);
    tracep->declBus(c+96,"axi4xbar_auto_out_1_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+97,"axi4xbar_auto_out_1_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+98,"axi4xbar_auto_out_1_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+99,"axi4xbar_auto_out_1_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+100,"axi4xbar_auto_out_1_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+101,"axi4xbar_auto_out_1_ar_bits_lock", false,-1);
    tracep->declBus(c+102,"axi4xbar_auto_out_1_ar_bits_cache", false,-1, 3,0);
    tracep->declBus(c+103,"axi4xbar_auto_out_1_ar_bits_prot", false,-1, 2,0);
    tracep->declBit(c+120,"axi4xbar_auto_out_1_r_ready", false,-1);
    tracep->declBit(c+121,"axi4xbar_auto_out_1_r_valid", false,-1);
    tracep->declBus(c+122,"axi4xbar_auto_out_1_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+123,"axi4xbar_auto_out_1_r_bits_data", false,-1, 31,0);
    tracep->declBus(c+124,"axi4xbar_auto_out_1_r_bits_resp", false,-1, 1,0);
    tracep->declBit(c+125,"axi4xbar_auto_out_1_r_bits_last", false,-1);
    tracep->declBit(c+126,"axi4xbar_auto_out_0_aw_ready", false,-1);
    tracep->declBit(c+127,"axi4xbar_auto_out_0_aw_valid", false,-1);
    tracep->declBus(c+77,"axi4xbar_auto_out_0_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+78,"axi4xbar_auto_out_0_aw_bits_addr", false,-1, 31,0);
    tracep->declBus(c+79,"axi4xbar_auto_out_0_aw_bits_len", false,-1, 7,0);
    tracep->declBus(c+80,"axi4xbar_auto_out_0_aw_bits_size", false,-1, 2,0);
    tracep->declBus(c+81,"axi4xbar_auto_out_0_aw_bits_burst", false,-1, 1,0);
    tracep->declBit(c+82,"axi4xbar_auto_out_0_aw_bits_lock", false,-1);
    tracep->declBus(c+83,"axi4xbar_auto_out_0_aw_bits_cache", false,-1, 3,0);
    tracep->declBus(c+84,"axi4xbar_auto_out_0_aw_bits_prot", false,-1, 2,0);
    tracep->declBit(c+128,"axi4xbar_auto_out_0_w_ready", false,-1);
    tracep->declBit(c+129,"axi4xbar_auto_out_0_w_valid", false,-1);
    tracep->declBus(c+87,"axi4xbar_auto_out_0_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+88,"axi4xbar_auto_out_0_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+89,"axi4xbar_auto_out_0_w_bits_last", false,-1);
    tracep->declBit(c+130,"axi4xbar_auto_out_0_b_ready", false,-1);
    tracep->declBit(c+131,"axi4xbar_auto_out_0_b_valid", false,-1);
    tracep->declBus(c+132,"axi4xbar_auto_out_0_b_bits_id", false,-1, 3,0);
    tracep->declBus(c+133,"axi4xbar_auto_out_0_b_bits_resp", false,-1, 1,0);
    tracep->declBit(c+134,"axi4xbar_auto_out_0_ar_ready", false,-1);
    tracep->declBit(c+135,"axi4xbar_auto_out_0_ar_valid", false,-1);
    tracep->declBus(c+96,"axi4xbar_auto_out_0_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+97,"axi4xbar_auto_out_0_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+98,"axi4xbar_auto_out_0_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+99,"axi4xbar_auto_out_0_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+100,"axi4xbar_auto_out_0_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+101,"axi4xbar_auto_out_0_ar_bits_lock", false,-1);
    tracep->declBus(c+102,"axi4xbar_auto_out_0_ar_bits_cache", false,-1, 3,0);
    tracep->declBus(c+103,"axi4xbar_auto_out_0_ar_bits_prot", false,-1, 2,0);
    tracep->declBit(c+136,"axi4xbar_auto_out_0_r_ready", false,-1);
    tracep->declBit(c+137,"axi4xbar_auto_out_0_r_valid", false,-1);
    tracep->declBus(c+138,"axi4xbar_auto_out_0_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+139,"axi4xbar_auto_out_0_r_bits_data", false,-1, 31,0);
    tracep->declBus(c+140,"axi4xbar_auto_out_0_r_bits_resp", false,-1, 1,0);
    tracep->declBit(c+141,"axi4xbar_auto_out_0_r_bits_last", false,-1);
    tracep->declBit(c+3728,"axi_ram_clock", false,-1);
    tracep->declBit(c+3729,"axi_ram_reset", false,-1);
    tracep->declBit(c+142,"axi_ram_auto_in_aw_ready", false,-1);
    tracep->declBit(c+143,"axi_ram_auto_in_aw_valid", false,-1);
    tracep->declBus(c+144,"axi_ram_auto_in_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+145,"axi_ram_auto_in_aw_bits_addr", false,-1, 31,0);
    tracep->declBit(c+146,"axi_ram_auto_in_w_ready", false,-1);
    tracep->declBit(c+147,"axi_ram_auto_in_w_valid", false,-1);
    tracep->declBus(c+148,"axi_ram_auto_in_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+149,"axi_ram_auto_in_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+150,"axi_ram_auto_in_w_bits_last", false,-1);
    tracep->declBit(c+151,"axi_ram_auto_in_b_ready", false,-1);
    tracep->declBit(c+152,"axi_ram_auto_in_b_valid", false,-1);
    tracep->declBus(c+153,"axi_ram_auto_in_b_bits_id", false,-1, 3,0);
    tracep->declBit(c+154,"axi_ram_auto_in_ar_ready", false,-1);
    tracep->declBit(c+155,"axi_ram_auto_in_ar_valid", false,-1);
    tracep->declBus(c+156,"axi_ram_auto_in_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+157,"axi_ram_auto_in_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+158,"axi_ram_auto_in_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+159,"axi_ram_auto_in_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+160,"axi_ram_auto_in_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+161,"axi_ram_auto_in_r_ready", false,-1);
    tracep->declBit(c+162,"axi_ram_auto_in_r_valid", false,-1);
    tracep->declBus(c+163,"axi_ram_auto_in_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+164,"axi_ram_auto_in_r_bits_data", false,-1, 31,0);
    tracep->declBit(c+165,"axi_ram_auto_in_r_bits_last", false,-1);
    tracep->declBit(c+3728,"confreg_wrapper_clock", false,-1);
    tracep->declBit(c+166,"confreg_wrapper_auto_in_aw_ready", false,-1);
    tracep->declBit(c+167,"confreg_wrapper_auto_in_aw_valid", false,-1);
    tracep->declBus(c+168,"confreg_wrapper_auto_in_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+169,"confreg_wrapper_auto_in_aw_bits_addr", false,-1, 31,0);
    tracep->declBus(c+170,"confreg_wrapper_auto_in_aw_bits_len", false,-1, 7,0);
    tracep->declBus(c+171,"confreg_wrapper_auto_in_aw_bits_size", false,-1, 2,0);
    tracep->declBus(c+172,"confreg_wrapper_auto_in_aw_bits_burst", false,-1, 1,0);
    tracep->declBit(c+173,"confreg_wrapper_auto_in_aw_bits_lock", false,-1);
    tracep->declBus(c+174,"confreg_wrapper_auto_in_aw_bits_cache", false,-1, 3,0);
    tracep->declBus(c+175,"confreg_wrapper_auto_in_aw_bits_prot", false,-1, 2,0);
    tracep->declBit(c+176,"confreg_wrapper_auto_in_w_ready", false,-1);
    tracep->declBit(c+177,"confreg_wrapper_auto_in_w_valid", false,-1);
    tracep->declBus(c+178,"confreg_wrapper_auto_in_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+179,"confreg_wrapper_auto_in_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+180,"confreg_wrapper_auto_in_w_bits_last", false,-1);
    tracep->declBit(c+181,"confreg_wrapper_auto_in_b_ready", false,-1);
    tracep->declBit(c+182,"confreg_wrapper_auto_in_b_valid", false,-1);
    tracep->declBus(c+183,"confreg_wrapper_auto_in_b_bits_id", false,-1, 3,0);
    tracep->declBus(c+3736,"confreg_wrapper_auto_in_b_bits_resp", false,-1, 1,0);
    tracep->declBit(c+184,"confreg_wrapper_auto_in_ar_ready", false,-1);
    tracep->declBit(c+185,"confreg_wrapper_auto_in_ar_valid", false,-1);
    tracep->declBus(c+186,"confreg_wrapper_auto_in_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+187,"confreg_wrapper_auto_in_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+188,"confreg_wrapper_auto_in_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+189,"confreg_wrapper_auto_in_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+190,"confreg_wrapper_auto_in_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+191,"confreg_wrapper_auto_in_ar_bits_lock", false,-1);
    tracep->declBus(c+192,"confreg_wrapper_auto_in_ar_bits_cache", false,-1, 3,0);
    tracep->declBus(c+193,"confreg_wrapper_auto_in_ar_bits_prot", false,-1, 2,0);
    tracep->declBit(c+194,"confreg_wrapper_auto_in_r_ready", false,-1);
    tracep->declBit(c+195,"confreg_wrapper_auto_in_r_valid", false,-1);
    tracep->declBus(c+183,"confreg_wrapper_auto_in_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+196,"confreg_wrapper_auto_in_r_bits_data", false,-1, 31,0);
    tracep->declBus(c+3736,"confreg_wrapper_auto_in_r_bits_resp", false,-1, 1,0);
    tracep->declBit(c+197,"confreg_wrapper_auto_in_r_bits_last", false,-1);
    tracep->declBit(c+3728,"axi4buf_clock", false,-1);
    tracep->declBit(c+3729,"axi4buf_reset", false,-1);
    tracep->declBit(c+40,"axi4buf_auto_in_aw_ready", false,-1);
    tracep->declBit(c+41,"axi4buf_auto_in_aw_valid", false,-1);
    tracep->declBus(c+42,"axi4buf_auto_in_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+43,"axi4buf_auto_in_aw_bits_addr", false,-1, 31,0);
    tracep->declBus(c+44,"axi4buf_auto_in_aw_bits_len", false,-1, 7,0);
    tracep->declBus(c+45,"axi4buf_auto_in_aw_bits_size", false,-1, 2,0);
    tracep->declBus(c+46,"axi4buf_auto_in_aw_bits_burst", false,-1, 1,0);
    tracep->declBit(c+47,"axi4buf_auto_in_aw_bits_lock", false,-1);
    tracep->declBus(c+48,"axi4buf_auto_in_aw_bits_cache", false,-1, 3,0);
    tracep->declBus(c+49,"axi4buf_auto_in_aw_bits_prot", false,-1, 2,0);
    tracep->declBit(c+50,"axi4buf_auto_in_w_ready", false,-1);
    tracep->declBit(c+51,"axi4buf_auto_in_w_valid", false,-1);
    tracep->declBus(c+52,"axi4buf_auto_in_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+53,"axi4buf_auto_in_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+54,"axi4buf_auto_in_w_bits_last", false,-1);
    tracep->declBit(c+55,"axi4buf_auto_in_b_ready", false,-1);
    tracep->declBit(c+56,"axi4buf_auto_in_b_valid", false,-1);
    tracep->declBus(c+57,"axi4buf_auto_in_b_bits_id", false,-1, 3,0);
    tracep->declBus(c+58,"axi4buf_auto_in_b_bits_resp", false,-1, 1,0);
    tracep->declBit(c+59,"axi4buf_auto_in_ar_ready", false,-1);
    tracep->declBit(c+60,"axi4buf_auto_in_ar_valid", false,-1);
    tracep->declBus(c+42,"axi4buf_auto_in_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+61,"axi4buf_auto_in_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+62,"axi4buf_auto_in_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+63,"axi4buf_auto_in_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+64,"axi4buf_auto_in_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+47,"axi4buf_auto_in_ar_bits_lock", false,-1);
    tracep->declBus(c+48,"axi4buf_auto_in_ar_bits_cache", false,-1, 3,0);
    tracep->declBus(c+49,"axi4buf_auto_in_ar_bits_prot", false,-1, 2,0);
    tracep->declBit(c+65,"axi4buf_auto_in_r_ready", false,-1);
    tracep->declBit(c+66,"axi4buf_auto_in_r_valid", false,-1);
    tracep->declBus(c+67,"axi4buf_auto_in_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+68,"axi4buf_auto_in_r_bits_data", false,-1, 31,0);
    tracep->declBus(c+69,"axi4buf_auto_in_r_bits_resp", false,-1, 1,0);
    tracep->declBit(c+70,"axi4buf_auto_in_r_bits_last", false,-1);
    tracep->declBit(c+75,"axi4buf_auto_out_aw_ready", false,-1);
    tracep->declBit(c+76,"axi4buf_auto_out_aw_valid", false,-1);
    tracep->declBus(c+77,"axi4buf_auto_out_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+78,"axi4buf_auto_out_aw_bits_addr", false,-1, 31,0);
    tracep->declBus(c+79,"axi4buf_auto_out_aw_bits_len", false,-1, 7,0);
    tracep->declBus(c+80,"axi4buf_auto_out_aw_bits_size", false,-1, 2,0);
    tracep->declBus(c+81,"axi4buf_auto_out_aw_bits_burst", false,-1, 1,0);
    tracep->declBit(c+82,"axi4buf_auto_out_aw_bits_lock", false,-1);
    tracep->declBus(c+83,"axi4buf_auto_out_aw_bits_cache", false,-1, 3,0);
    tracep->declBus(c+84,"axi4buf_auto_out_aw_bits_prot", false,-1, 2,0);
    tracep->declBit(c+85,"axi4buf_auto_out_w_ready", false,-1);
    tracep->declBit(c+86,"axi4buf_auto_out_w_valid", false,-1);
    tracep->declBus(c+87,"axi4buf_auto_out_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+88,"axi4buf_auto_out_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+89,"axi4buf_auto_out_w_bits_last", false,-1);
    tracep->declBit(c+90,"axi4buf_auto_out_b_ready", false,-1);
    tracep->declBit(c+91,"axi4buf_auto_out_b_valid", false,-1);
    tracep->declBus(c+92,"axi4buf_auto_out_b_bits_id", false,-1, 3,0);
    tracep->declBus(c+93,"axi4buf_auto_out_b_bits_resp", false,-1, 1,0);
    tracep->declBit(c+94,"axi4buf_auto_out_ar_ready", false,-1);
    tracep->declBit(c+95,"axi4buf_auto_out_ar_valid", false,-1);
    tracep->declBus(c+96,"axi4buf_auto_out_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+97,"axi4buf_auto_out_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+98,"axi4buf_auto_out_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+99,"axi4buf_auto_out_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+100,"axi4buf_auto_out_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+101,"axi4buf_auto_out_ar_bits_lock", false,-1);
    tracep->declBus(c+102,"axi4buf_auto_out_ar_bits_cache", false,-1, 3,0);
    tracep->declBus(c+103,"axi4buf_auto_out_ar_bits_prot", false,-1, 2,0);
    tracep->declBit(c+104,"axi4buf_auto_out_r_ready", false,-1);
    tracep->declBit(c+105,"axi4buf_auto_out_r_valid", false,-1);
    tracep->declBus(c+106,"axi4buf_auto_out_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+107,"axi4buf_auto_out_r_bits_data", false,-1, 31,0);
    tracep->declBus(c+108,"axi4buf_auto_out_r_bits_resp", false,-1, 1,0);
    tracep->declBit(c+109,"axi4buf_auto_out_r_bits_last", false,-1);
    tracep->declBit(c+3728,"axi4buf_1_clock", false,-1);
    tracep->declBit(c+3729,"axi4buf_1_reset", false,-1);
    tracep->declBit(c+126,"axi4buf_1_auto_in_aw_ready", false,-1);
    tracep->declBit(c+127,"axi4buf_1_auto_in_aw_valid", false,-1);
    tracep->declBus(c+77,"axi4buf_1_auto_in_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+78,"axi4buf_1_auto_in_aw_bits_addr", false,-1, 31,0);
    tracep->declBus(c+79,"axi4buf_1_auto_in_aw_bits_len", false,-1, 7,0);
    tracep->declBus(c+80,"axi4buf_1_auto_in_aw_bits_size", false,-1, 2,0);
    tracep->declBus(c+81,"axi4buf_1_auto_in_aw_bits_burst", false,-1, 1,0);
    tracep->declBit(c+82,"axi4buf_1_auto_in_aw_bits_lock", false,-1);
    tracep->declBus(c+83,"axi4buf_1_auto_in_aw_bits_cache", false,-1, 3,0);
    tracep->declBus(c+84,"axi4buf_1_auto_in_aw_bits_prot", false,-1, 2,0);
    tracep->declBit(c+128,"axi4buf_1_auto_in_w_ready", false,-1);
    tracep->declBit(c+129,"axi4buf_1_auto_in_w_valid", false,-1);
    tracep->declBus(c+87,"axi4buf_1_auto_in_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+88,"axi4buf_1_auto_in_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+89,"axi4buf_1_auto_in_w_bits_last", false,-1);
    tracep->declBit(c+130,"axi4buf_1_auto_in_b_ready", false,-1);
    tracep->declBit(c+131,"axi4buf_1_auto_in_b_valid", false,-1);
    tracep->declBus(c+132,"axi4buf_1_auto_in_b_bits_id", false,-1, 3,0);
    tracep->declBus(c+133,"axi4buf_1_auto_in_b_bits_resp", false,-1, 1,0);
    tracep->declBit(c+134,"axi4buf_1_auto_in_ar_ready", false,-1);
    tracep->declBit(c+135,"axi4buf_1_auto_in_ar_valid", false,-1);
    tracep->declBus(c+96,"axi4buf_1_auto_in_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+97,"axi4buf_1_auto_in_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+98,"axi4buf_1_auto_in_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+99,"axi4buf_1_auto_in_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+100,"axi4buf_1_auto_in_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+101,"axi4buf_1_auto_in_ar_bits_lock", false,-1);
    tracep->declBus(c+102,"axi4buf_1_auto_in_ar_bits_cache", false,-1, 3,0);
    tracep->declBus(c+103,"axi4buf_1_auto_in_ar_bits_prot", false,-1, 2,0);
    tracep->declBit(c+136,"axi4buf_1_auto_in_r_ready", false,-1);
    tracep->declBit(c+137,"axi4buf_1_auto_in_r_valid", false,-1);
    tracep->declBus(c+138,"axi4buf_1_auto_in_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+139,"axi4buf_1_auto_in_r_bits_data", false,-1, 31,0);
    tracep->declBus(c+140,"axi4buf_1_auto_in_r_bits_resp", false,-1, 1,0);
    tracep->declBit(c+141,"axi4buf_1_auto_in_r_bits_last", false,-1);
    tracep->declBit(c+142,"axi4buf_1_auto_out_aw_ready", false,-1);
    tracep->declBit(c+143,"axi4buf_1_auto_out_aw_valid", false,-1);
    tracep->declBus(c+144,"axi4buf_1_auto_out_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+145,"axi4buf_1_auto_out_aw_bits_addr", false,-1, 31,0);
    tracep->declBus(c+198,"axi4buf_1_auto_out_aw_bits_len", false,-1, 7,0);
    tracep->declBus(c+199,"axi4buf_1_auto_out_aw_bits_size", false,-1, 2,0);
    tracep->declBus(c+200,"axi4buf_1_auto_out_aw_bits_burst", false,-1, 1,0);
    tracep->declBit(c+201,"axi4buf_1_auto_out_aw_bits_lock", false,-1);
    tracep->declBus(c+202,"axi4buf_1_auto_out_aw_bits_cache", false,-1, 3,0);
    tracep->declBus(c+203,"axi4buf_1_auto_out_aw_bits_prot", false,-1, 2,0);
    tracep->declBit(c+146,"axi4buf_1_auto_out_w_ready", false,-1);
    tracep->declBit(c+147,"axi4buf_1_auto_out_w_valid", false,-1);
    tracep->declBus(c+148,"axi4buf_1_auto_out_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+149,"axi4buf_1_auto_out_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+150,"axi4buf_1_auto_out_w_bits_last", false,-1);
    tracep->declBit(c+151,"axi4buf_1_auto_out_b_ready", false,-1);
    tracep->declBit(c+152,"axi4buf_1_auto_out_b_valid", false,-1);
    tracep->declBus(c+153,"axi4buf_1_auto_out_b_bits_id", false,-1, 3,0);
    tracep->declBus(c+3736,"axi4buf_1_auto_out_b_bits_resp", false,-1, 1,0);
    tracep->declBit(c+154,"axi4buf_1_auto_out_ar_ready", false,-1);
    tracep->declBit(c+155,"axi4buf_1_auto_out_ar_valid", false,-1);
    tracep->declBus(c+156,"axi4buf_1_auto_out_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+157,"axi4buf_1_auto_out_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+158,"axi4buf_1_auto_out_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+159,"axi4buf_1_auto_out_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+160,"axi4buf_1_auto_out_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+204,"axi4buf_1_auto_out_ar_bits_lock", false,-1);
    tracep->declBus(c+205,"axi4buf_1_auto_out_ar_bits_cache", false,-1, 3,0);
    tracep->declBus(c+206,"axi4buf_1_auto_out_ar_bits_prot", false,-1, 2,0);
    tracep->declBit(c+161,"axi4buf_1_auto_out_r_ready", false,-1);
    tracep->declBit(c+162,"axi4buf_1_auto_out_r_valid", false,-1);
    tracep->declBus(c+163,"axi4buf_1_auto_out_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+164,"axi4buf_1_auto_out_r_bits_data", false,-1, 31,0);
    tracep->declBus(c+3736,"axi4buf_1_auto_out_r_bits_resp", false,-1, 1,0);
    tracep->declBit(c+165,"axi4buf_1_auto_out_r_bits_last", false,-1);
    tracep->declBit(c+3728,"axi4buf_2_clock", false,-1);
    tracep->declBit(c+3729,"axi4buf_2_reset", false,-1);
    tracep->declBit(c+110,"axi4buf_2_auto_in_aw_ready", false,-1);
    tracep->declBit(c+111,"axi4buf_2_auto_in_aw_valid", false,-1);
    tracep->declBus(c+77,"axi4buf_2_auto_in_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+78,"axi4buf_2_auto_in_aw_bits_addr", false,-1, 31,0);
    tracep->declBus(c+79,"axi4buf_2_auto_in_aw_bits_len", false,-1, 7,0);
    tracep->declBus(c+80,"axi4buf_2_auto_in_aw_bits_size", false,-1, 2,0);
    tracep->declBus(c+81,"axi4buf_2_auto_in_aw_bits_burst", false,-1, 1,0);
    tracep->declBit(c+82,"axi4buf_2_auto_in_aw_bits_lock", false,-1);
    tracep->declBus(c+83,"axi4buf_2_auto_in_aw_bits_cache", false,-1, 3,0);
    tracep->declBus(c+84,"axi4buf_2_auto_in_aw_bits_prot", false,-1, 2,0);
    tracep->declBit(c+112,"axi4buf_2_auto_in_w_ready", false,-1);
    tracep->declBit(c+113,"axi4buf_2_auto_in_w_valid", false,-1);
    tracep->declBus(c+87,"axi4buf_2_auto_in_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+88,"axi4buf_2_auto_in_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+89,"axi4buf_2_auto_in_w_bits_last", false,-1);
    tracep->declBit(c+114,"axi4buf_2_auto_in_b_ready", false,-1);
    tracep->declBit(c+115,"axi4buf_2_auto_in_b_valid", false,-1);
    tracep->declBus(c+116,"axi4buf_2_auto_in_b_bits_id", false,-1, 3,0);
    tracep->declBus(c+117,"axi4buf_2_auto_in_b_bits_resp", false,-1, 1,0);
    tracep->declBit(c+118,"axi4buf_2_auto_in_ar_ready", false,-1);
    tracep->declBit(c+119,"axi4buf_2_auto_in_ar_valid", false,-1);
    tracep->declBus(c+96,"axi4buf_2_auto_in_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+97,"axi4buf_2_auto_in_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+98,"axi4buf_2_auto_in_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+99,"axi4buf_2_auto_in_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+100,"axi4buf_2_auto_in_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+101,"axi4buf_2_auto_in_ar_bits_lock", false,-1);
    tracep->declBus(c+102,"axi4buf_2_auto_in_ar_bits_cache", false,-1, 3,0);
    tracep->declBus(c+103,"axi4buf_2_auto_in_ar_bits_prot", false,-1, 2,0);
    tracep->declBit(c+120,"axi4buf_2_auto_in_r_ready", false,-1);
    tracep->declBit(c+121,"axi4buf_2_auto_in_r_valid", false,-1);
    tracep->declBus(c+122,"axi4buf_2_auto_in_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+123,"axi4buf_2_auto_in_r_bits_data", false,-1, 31,0);
    tracep->declBus(c+124,"axi4buf_2_auto_in_r_bits_resp", false,-1, 1,0);
    tracep->declBit(c+125,"axi4buf_2_auto_in_r_bits_last", false,-1);
    tracep->declBit(c+166,"axi4buf_2_auto_out_aw_ready", false,-1);
    tracep->declBit(c+167,"axi4buf_2_auto_out_aw_valid", false,-1);
    tracep->declBus(c+168,"axi4buf_2_auto_out_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+169,"axi4buf_2_auto_out_aw_bits_addr", false,-1, 31,0);
    tracep->declBus(c+170,"axi4buf_2_auto_out_aw_bits_len", false,-1, 7,0);
    tracep->declBus(c+171,"axi4buf_2_auto_out_aw_bits_size", false,-1, 2,0);
    tracep->declBus(c+172,"axi4buf_2_auto_out_aw_bits_burst", false,-1, 1,0);
    tracep->declBit(c+173,"axi4buf_2_auto_out_aw_bits_lock", false,-1);
    tracep->declBus(c+174,"axi4buf_2_auto_out_aw_bits_cache", false,-1, 3,0);
    tracep->declBus(c+175,"axi4buf_2_auto_out_aw_bits_prot", false,-1, 2,0);
    tracep->declBit(c+176,"axi4buf_2_auto_out_w_ready", false,-1);
    tracep->declBit(c+177,"axi4buf_2_auto_out_w_valid", false,-1);
    tracep->declBus(c+178,"axi4buf_2_auto_out_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+179,"axi4buf_2_auto_out_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+180,"axi4buf_2_auto_out_w_bits_last", false,-1);
    tracep->declBit(c+181,"axi4buf_2_auto_out_b_ready", false,-1);
    tracep->declBit(c+182,"axi4buf_2_auto_out_b_valid", false,-1);
    tracep->declBus(c+183,"axi4buf_2_auto_out_b_bits_id", false,-1, 3,0);
    tracep->declBus(c+3736,"axi4buf_2_auto_out_b_bits_resp", false,-1, 1,0);
    tracep->declBit(c+184,"axi4buf_2_auto_out_ar_ready", false,-1);
    tracep->declBit(c+185,"axi4buf_2_auto_out_ar_valid", false,-1);
    tracep->declBus(c+186,"axi4buf_2_auto_out_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+187,"axi4buf_2_auto_out_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+188,"axi4buf_2_auto_out_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+189,"axi4buf_2_auto_out_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+190,"axi4buf_2_auto_out_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+191,"axi4buf_2_auto_out_ar_bits_lock", false,-1);
    tracep->declBus(c+192,"axi4buf_2_auto_out_ar_bits_cache", false,-1, 3,0);
    tracep->declBus(c+193,"axi4buf_2_auto_out_ar_bits_prot", false,-1, 2,0);
    tracep->declBit(c+194,"axi4buf_2_auto_out_r_ready", false,-1);
    tracep->declBit(c+195,"axi4buf_2_auto_out_r_valid", false,-1);
    tracep->declBus(c+183,"axi4buf_2_auto_out_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+196,"axi4buf_2_auto_out_r_bits_data", false,-1, 31,0);
    tracep->declBus(c+3736,"axi4buf_2_auto_out_r_bits_resp", false,-1, 1,0);
    tracep->declBit(c+197,"axi4buf_2_auto_out_r_bits_last", false,-1);
    tracep->pushNamePrefix("axi4xbar ");
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBit(c+75,"auto_in_aw_ready", false,-1);
    tracep->declBit(c+76,"auto_in_aw_valid", false,-1);
    tracep->declBus(c+77,"auto_in_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+78,"auto_in_aw_bits_addr", false,-1, 31,0);
    tracep->declBus(c+79,"auto_in_aw_bits_len", false,-1, 7,0);
    tracep->declBus(c+80,"auto_in_aw_bits_size", false,-1, 2,0);
    tracep->declBus(c+81,"auto_in_aw_bits_burst", false,-1, 1,0);
    tracep->declBit(c+82,"auto_in_aw_bits_lock", false,-1);
    tracep->declBus(c+83,"auto_in_aw_bits_cache", false,-1, 3,0);
    tracep->declBus(c+84,"auto_in_aw_bits_prot", false,-1, 2,0);
    tracep->declBit(c+85,"auto_in_w_ready", false,-1);
    tracep->declBit(c+86,"auto_in_w_valid", false,-1);
    tracep->declBus(c+87,"auto_in_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+88,"auto_in_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+89,"auto_in_w_bits_last", false,-1);
    tracep->declBit(c+90,"auto_in_b_ready", false,-1);
    tracep->declBit(c+91,"auto_in_b_valid", false,-1);
    tracep->declBus(c+92,"auto_in_b_bits_id", false,-1, 3,0);
    tracep->declBus(c+93,"auto_in_b_bits_resp", false,-1, 1,0);
    tracep->declBit(c+94,"auto_in_ar_ready", false,-1);
    tracep->declBit(c+95,"auto_in_ar_valid", false,-1);
    tracep->declBus(c+96,"auto_in_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+97,"auto_in_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+98,"auto_in_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+99,"auto_in_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+100,"auto_in_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+101,"auto_in_ar_bits_lock", false,-1);
    tracep->declBus(c+102,"auto_in_ar_bits_cache", false,-1, 3,0);
    tracep->declBus(c+103,"auto_in_ar_bits_prot", false,-1, 2,0);
    tracep->declBit(c+104,"auto_in_r_ready", false,-1);
    tracep->declBit(c+105,"auto_in_r_valid", false,-1);
    tracep->declBus(c+106,"auto_in_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+107,"auto_in_r_bits_data", false,-1, 31,0);
    tracep->declBus(c+108,"auto_in_r_bits_resp", false,-1, 1,0);
    tracep->declBit(c+109,"auto_in_r_bits_last", false,-1);
    tracep->declBit(c+110,"auto_out_1_aw_ready", false,-1);
    tracep->declBit(c+111,"auto_out_1_aw_valid", false,-1);
    tracep->declBus(c+77,"auto_out_1_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+78,"auto_out_1_aw_bits_addr", false,-1, 31,0);
    tracep->declBus(c+79,"auto_out_1_aw_bits_len", false,-1, 7,0);
    tracep->declBus(c+80,"auto_out_1_aw_bits_size", false,-1, 2,0);
    tracep->declBus(c+81,"auto_out_1_aw_bits_burst", false,-1, 1,0);
    tracep->declBit(c+82,"auto_out_1_aw_bits_lock", false,-1);
    tracep->declBus(c+83,"auto_out_1_aw_bits_cache", false,-1, 3,0);
    tracep->declBus(c+84,"auto_out_1_aw_bits_prot", false,-1, 2,0);
    tracep->declBit(c+112,"auto_out_1_w_ready", false,-1);
    tracep->declBit(c+113,"auto_out_1_w_valid", false,-1);
    tracep->declBus(c+87,"auto_out_1_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+88,"auto_out_1_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+89,"auto_out_1_w_bits_last", false,-1);
    tracep->declBit(c+114,"auto_out_1_b_ready", false,-1);
    tracep->declBit(c+115,"auto_out_1_b_valid", false,-1);
    tracep->declBus(c+116,"auto_out_1_b_bits_id", false,-1, 3,0);
    tracep->declBus(c+117,"auto_out_1_b_bits_resp", false,-1, 1,0);
    tracep->declBit(c+118,"auto_out_1_ar_ready", false,-1);
    tracep->declBit(c+119,"auto_out_1_ar_valid", false,-1);
    tracep->declBus(c+96,"auto_out_1_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+97,"auto_out_1_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+98,"auto_out_1_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+99,"auto_out_1_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+100,"auto_out_1_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+101,"auto_out_1_ar_bits_lock", false,-1);
    tracep->declBus(c+102,"auto_out_1_ar_bits_cache", false,-1, 3,0);
    tracep->declBus(c+103,"auto_out_1_ar_bits_prot", false,-1, 2,0);
    tracep->declBit(c+120,"auto_out_1_r_ready", false,-1);
    tracep->declBit(c+121,"auto_out_1_r_valid", false,-1);
    tracep->declBus(c+122,"auto_out_1_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+123,"auto_out_1_r_bits_data", false,-1, 31,0);
    tracep->declBus(c+124,"auto_out_1_r_bits_resp", false,-1, 1,0);
    tracep->declBit(c+125,"auto_out_1_r_bits_last", false,-1);
    tracep->declBit(c+126,"auto_out_0_aw_ready", false,-1);
    tracep->declBit(c+127,"auto_out_0_aw_valid", false,-1);
    tracep->declBus(c+77,"auto_out_0_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+78,"auto_out_0_aw_bits_addr", false,-1, 31,0);
    tracep->declBus(c+79,"auto_out_0_aw_bits_len", false,-1, 7,0);
    tracep->declBus(c+80,"auto_out_0_aw_bits_size", false,-1, 2,0);
    tracep->declBus(c+81,"auto_out_0_aw_bits_burst", false,-1, 1,0);
    tracep->declBit(c+82,"auto_out_0_aw_bits_lock", false,-1);
    tracep->declBus(c+83,"auto_out_0_aw_bits_cache", false,-1, 3,0);
    tracep->declBus(c+84,"auto_out_0_aw_bits_prot", false,-1, 2,0);
    tracep->declBit(c+128,"auto_out_0_w_ready", false,-1);
    tracep->declBit(c+129,"auto_out_0_w_valid", false,-1);
    tracep->declBus(c+87,"auto_out_0_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+88,"auto_out_0_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+89,"auto_out_0_w_bits_last", false,-1);
    tracep->declBit(c+130,"auto_out_0_b_ready", false,-1);
    tracep->declBit(c+131,"auto_out_0_b_valid", false,-1);
    tracep->declBus(c+132,"auto_out_0_b_bits_id", false,-1, 3,0);
    tracep->declBus(c+133,"auto_out_0_b_bits_resp", false,-1, 1,0);
    tracep->declBit(c+134,"auto_out_0_ar_ready", false,-1);
    tracep->declBit(c+135,"auto_out_0_ar_valid", false,-1);
    tracep->declBus(c+96,"auto_out_0_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+97,"auto_out_0_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+98,"auto_out_0_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+99,"auto_out_0_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+100,"auto_out_0_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+101,"auto_out_0_ar_bits_lock", false,-1);
    tracep->declBus(c+102,"auto_out_0_ar_bits_cache", false,-1, 3,0);
    tracep->declBus(c+103,"auto_out_0_ar_bits_prot", false,-1, 2,0);
    tracep->declBit(c+136,"auto_out_0_r_ready", false,-1);
    tracep->declBit(c+137,"auto_out_0_r_valid", false,-1);
    tracep->declBus(c+138,"auto_out_0_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+139,"auto_out_0_r_bits_data", false,-1, 31,0);
    tracep->declBus(c+140,"auto_out_0_r_bits_resp", false,-1, 1,0);
    tracep->declBit(c+141,"auto_out_0_r_bits_last", false,-1);
    tracep->declBit(c+3728,"awIn_0_clock", false,-1);
    tracep->declBit(c+3729,"awIn_0_reset", false,-1);
    tracep->declBit(c+207,"awIn_0_io_enq_ready", false,-1);
    tracep->declBit(c+208,"awIn_0_io_enq_valid", false,-1);
    tracep->declBus(c+209,"awIn_0_io_enq_bits", false,-1, 1,0);
    tracep->declBit(c+210,"awIn_0_io_deq_ready", false,-1);
    tracep->declBit(c+211,"awIn_0_io_deq_valid", false,-1);
    tracep->declBus(c+212,"awIn_0_io_deq_bits", false,-1, 1,0);
    tracep->declBit(c+213,"requestARIO_0_0", false,-1);
    tracep->declBit(c+214,"requestARIO_0_1", false,-1);
    tracep->declBit(c+215,"requestAWIO_0_0", false,-1);
    tracep->declBit(c+216,"requestAWIO_0_1", false,-1);
    tracep->declBit(c+217,"requestWIO_0_0", false,-1);
    tracep->declBit(c+218,"requestWIO_0_1", false,-1);
    tracep->declBit(c+219,"idle_2", false,-1);
    tracep->declBus(c+220,"readys_filter_lo", false,-1, 1,0);
    tracep->declBus(c+221,"readys_mask", false,-1, 1,0);
    tracep->declBus(c+222,"readys_filter_hi", false,-1, 1,0);
    tracep->declBus(c+223,"readys_filter", false,-1, 3,0);
    tracep->declBus(c+224,"readys_unready", false,-1, 3,0);
    tracep->declBus(c+225,"readys_readys", false,-1, 1,0);
    tracep->declBit(c+226,"readys_2_0", false,-1);
    tracep->declBit(c+227,"winner_2_0", false,-1);
    tracep->declBit(c+228,"state_2_0", false,-1);
    tracep->declBit(c+229,"muxState_2_0", false,-1);
    tracep->declBit(c+230,"readys_2_1", false,-1);
    tracep->declBit(c+231,"winner_2_1", false,-1);
    tracep->declBit(c+232,"state_2_1", false,-1);
    tracep->declBit(c+233,"muxState_2_1", false,-1);
    tracep->declBus(c+234,"in_0_r_bits_id", false,-1, 3,0);
    tracep->declBit(c+235,"idle_3", false,-1);
    tracep->declBus(c+236,"readys_filter_lo_1", false,-1, 1,0);
    tracep->declBus(c+237,"readys_mask_1", false,-1, 1,0);
    tracep->declBus(c+238,"readys_filter_hi_1", false,-1, 1,0);
    tracep->declBus(c+239,"readys_filter_1", false,-1, 3,0);
    tracep->declBus(c+240,"readys_unready_1", false,-1, 3,0);
    tracep->declBus(c+241,"readys_readys_1", false,-1, 1,0);
    tracep->declBit(c+242,"readys_3_0", false,-1);
    tracep->declBit(c+243,"winner_3_0", false,-1);
    tracep->declBit(c+244,"state_3_0", false,-1);
    tracep->declBit(c+245,"muxState_3_0", false,-1);
    tracep->declBit(c+246,"readys_3_1", false,-1);
    tracep->declBit(c+247,"winner_3_1", false,-1);
    tracep->declBit(c+248,"state_3_1", false,-1);
    tracep->declBit(c+249,"muxState_3_1", false,-1);
    tracep->declBus(c+250,"in_0_b_bits_id", false,-1, 3,0);
    tracep->declBus(c+251,"arSel", false,-1, 15,0);
    tracep->declBus(c+252,"awSel", false,-1, 15,0);
    tracep->declBus(c+253,"rSel", false,-1, 15,0);
    tracep->declBus(c+254,"bSel", false,-1, 15,0);
    tracep->declBit(c+255,"arTag", false,-1);
    tracep->declBit(c+256,"awTag", false,-1);
    tracep->declBit(c+257,"in_0_ar_ready", false,-1);
    tracep->declBus(c+258,"arFIFOMap_15_count", false,-1, 2,0);
    tracep->declBit(c+259,"arFIFOMap_15_last", false,-1);
    tracep->declBit(c+260,"arFIFOMap_15_portMatch", false,-1);
    tracep->declBit(c+261,"arFIFOMap_15", false,-1);
    tracep->declBus(c+262,"arFIFOMap_14_count", false,-1, 2,0);
    tracep->declBit(c+263,"arFIFOMap_14_last", false,-1);
    tracep->declBit(c+264,"arFIFOMap_14_portMatch", false,-1);
    tracep->declBit(c+265,"arFIFOMap_14", false,-1);
    tracep->declBus(c+266,"arFIFOMap_13_count", false,-1, 2,0);
    tracep->declBit(c+267,"arFIFOMap_13_last", false,-1);
    tracep->declBit(c+268,"arFIFOMap_13_portMatch", false,-1);
    tracep->declBit(c+269,"arFIFOMap_13", false,-1);
    tracep->declBus(c+270,"arFIFOMap_12_count", false,-1, 2,0);
    tracep->declBit(c+271,"arFIFOMap_12_last", false,-1);
    tracep->declBit(c+272,"arFIFOMap_12_portMatch", false,-1);
    tracep->declBit(c+273,"arFIFOMap_12", false,-1);
    tracep->declBus(c+274,"arFIFOMap_11_count", false,-1, 2,0);
    tracep->declBit(c+275,"arFIFOMap_11_last", false,-1);
    tracep->declBit(c+276,"arFIFOMap_11_portMatch", false,-1);
    tracep->declBit(c+277,"arFIFOMap_11", false,-1);
    tracep->declBus(c+278,"arFIFOMap_10_count", false,-1, 2,0);
    tracep->declBit(c+279,"arFIFOMap_10_last", false,-1);
    tracep->declBit(c+280,"arFIFOMap_10_portMatch", false,-1);
    tracep->declBit(c+281,"arFIFOMap_10", false,-1);
    tracep->declBus(c+282,"arFIFOMap_9_count", false,-1, 2,0);
    tracep->declBit(c+283,"arFIFOMap_9_last", false,-1);
    tracep->declBit(c+284,"arFIFOMap_9_portMatch", false,-1);
    tracep->declBit(c+285,"arFIFOMap_9", false,-1);
    tracep->declBus(c+286,"arFIFOMap_8_count", false,-1, 2,0);
    tracep->declBit(c+287,"arFIFOMap_8_last", false,-1);
    tracep->declBit(c+288,"arFIFOMap_8_portMatch", false,-1);
    tracep->declBit(c+289,"arFIFOMap_8", false,-1);
    tracep->declBus(c+290,"arFIFOMap_7_count", false,-1, 2,0);
    tracep->declBit(c+291,"arFIFOMap_7_last", false,-1);
    tracep->declBit(c+292,"arFIFOMap_7_portMatch", false,-1);
    tracep->declBit(c+293,"arFIFOMap_7", false,-1);
    tracep->declBus(c+294,"arFIFOMap_6_count", false,-1, 2,0);
    tracep->declBit(c+295,"arFIFOMap_6_last", false,-1);
    tracep->declBit(c+296,"arFIFOMap_6_portMatch", false,-1);
    tracep->declBit(c+297,"arFIFOMap_6", false,-1);
    tracep->declBus(c+298,"arFIFOMap_5_count", false,-1, 2,0);
    tracep->declBit(c+299,"arFIFOMap_5_last", false,-1);
    tracep->declBit(c+300,"arFIFOMap_5_portMatch", false,-1);
    tracep->declBit(c+301,"arFIFOMap_5", false,-1);
    tracep->declBus(c+302,"arFIFOMap_4_count", false,-1, 2,0);
    tracep->declBit(c+303,"arFIFOMap_4_last", false,-1);
    tracep->declBit(c+304,"arFIFOMap_4_portMatch", false,-1);
    tracep->declBit(c+305,"arFIFOMap_4", false,-1);
    tracep->declBus(c+306,"arFIFOMap_3_count", false,-1, 2,0);
    tracep->declBit(c+307,"arFIFOMap_3_last", false,-1);
    tracep->declBit(c+308,"arFIFOMap_3_portMatch", false,-1);
    tracep->declBit(c+309,"arFIFOMap_3", false,-1);
    tracep->declBus(c+310,"arFIFOMap_2_count", false,-1, 2,0);
    tracep->declBit(c+311,"arFIFOMap_2_last", false,-1);
    tracep->declBit(c+312,"arFIFOMap_2_portMatch", false,-1);
    tracep->declBit(c+313,"arFIFOMap_2", false,-1);
    tracep->declBus(c+314,"arFIFOMap_1_count", false,-1, 2,0);
    tracep->declBit(c+315,"arFIFOMap_1_last", false,-1);
    tracep->declBit(c+316,"arFIFOMap_1_portMatch", false,-1);
    tracep->declBit(c+317,"arFIFOMap_1", false,-1);
    tracep->declBus(c+318,"arFIFOMap_0_count", false,-1, 2,0);
    tracep->declBit(c+319,"arFIFOMap_0_last", false,-1);
    tracep->declBit(c+320,"arFIFOMap_0_portMatch", false,-1);
    tracep->declBit(c+321,"arFIFOMap_0", false,-1);
    tracep->declBit(c+94,"io_in_0_ar_ready", false,-1);
    tracep->declBit(c+322,"anyValid", false,-1);
    tracep->declBit(c+323,"in_0_r_valid", false,-1);
    tracep->declBit(c+324,"in_0_r_bits_last", false,-1);
    tracep->declBit(c+325,"in_0_aw_ready", false,-1);
    tracep->declBit(c+326,"latched", false,-1);
    tracep->declBus(c+327,"awFIFOMap_15_count", false,-1, 2,0);
    tracep->declBit(c+328,"awFIFOMap_15_last", false,-1);
    tracep->declBit(c+329,"awFIFOMap_15_portMatch", false,-1);
    tracep->declBit(c+330,"awFIFOMap_15", false,-1);
    tracep->declBus(c+331,"awFIFOMap_14_count", false,-1, 2,0);
    tracep->declBit(c+332,"awFIFOMap_14_last", false,-1);
    tracep->declBit(c+333,"awFIFOMap_14_portMatch", false,-1);
    tracep->declBit(c+334,"awFIFOMap_14", false,-1);
    tracep->declBus(c+335,"awFIFOMap_13_count", false,-1, 2,0);
    tracep->declBit(c+336,"awFIFOMap_13_last", false,-1);
    tracep->declBit(c+337,"awFIFOMap_13_portMatch", false,-1);
    tracep->declBit(c+338,"awFIFOMap_13", false,-1);
    tracep->declBus(c+339,"awFIFOMap_12_count", false,-1, 2,0);
    tracep->declBit(c+340,"awFIFOMap_12_last", false,-1);
    tracep->declBit(c+341,"awFIFOMap_12_portMatch", false,-1);
    tracep->declBit(c+342,"awFIFOMap_12", false,-1);
    tracep->declBus(c+343,"awFIFOMap_11_count", false,-1, 2,0);
    tracep->declBit(c+344,"awFIFOMap_11_last", false,-1);
    tracep->declBit(c+345,"awFIFOMap_11_portMatch", false,-1);
    tracep->declBit(c+346,"awFIFOMap_11", false,-1);
    tracep->declBus(c+347,"awFIFOMap_10_count", false,-1, 2,0);
    tracep->declBit(c+348,"awFIFOMap_10_last", false,-1);
    tracep->declBit(c+349,"awFIFOMap_10_portMatch", false,-1);
    tracep->declBit(c+350,"awFIFOMap_10", false,-1);
    tracep->declBus(c+351,"awFIFOMap_9_count", false,-1, 2,0);
    tracep->declBit(c+352,"awFIFOMap_9_last", false,-1);
    tracep->declBit(c+353,"awFIFOMap_9_portMatch", false,-1);
    tracep->declBit(c+354,"awFIFOMap_9", false,-1);
    tracep->declBus(c+355,"awFIFOMap_8_count", false,-1, 2,0);
    tracep->declBit(c+356,"awFIFOMap_8_last", false,-1);
    tracep->declBit(c+357,"awFIFOMap_8_portMatch", false,-1);
    tracep->declBit(c+358,"awFIFOMap_8", false,-1);
    tracep->declBus(c+359,"awFIFOMap_7_count", false,-1, 2,0);
    tracep->declBit(c+360,"awFIFOMap_7_last", false,-1);
    tracep->declBit(c+361,"awFIFOMap_7_portMatch", false,-1);
    tracep->declBit(c+362,"awFIFOMap_7", false,-1);
    tracep->declBus(c+363,"awFIFOMap_6_count", false,-1, 2,0);
    tracep->declBit(c+364,"awFIFOMap_6_last", false,-1);
    tracep->declBit(c+365,"awFIFOMap_6_portMatch", false,-1);
    tracep->declBit(c+366,"awFIFOMap_6", false,-1);
    tracep->declBus(c+367,"awFIFOMap_5_count", false,-1, 2,0);
    tracep->declBit(c+368,"awFIFOMap_5_last", false,-1);
    tracep->declBit(c+369,"awFIFOMap_5_portMatch", false,-1);
    tracep->declBit(c+370,"awFIFOMap_5", false,-1);
    tracep->declBus(c+371,"awFIFOMap_4_count", false,-1, 2,0);
    tracep->declBit(c+372,"awFIFOMap_4_last", false,-1);
    tracep->declBit(c+373,"awFIFOMap_4_portMatch", false,-1);
    tracep->declBit(c+374,"awFIFOMap_4", false,-1);
    tracep->declBus(c+375,"awFIFOMap_3_count", false,-1, 2,0);
    tracep->declBit(c+376,"awFIFOMap_3_last", false,-1);
    tracep->declBit(c+377,"awFIFOMap_3_portMatch", false,-1);
    tracep->declBit(c+378,"awFIFOMap_3", false,-1);
    tracep->declBus(c+379,"awFIFOMap_2_count", false,-1, 2,0);
    tracep->declBit(c+380,"awFIFOMap_2_last", false,-1);
    tracep->declBit(c+381,"awFIFOMap_2_portMatch", false,-1);
    tracep->declBit(c+382,"awFIFOMap_2", false,-1);
    tracep->declBus(c+383,"awFIFOMap_1_count", false,-1, 2,0);
    tracep->declBit(c+384,"awFIFOMap_1_last", false,-1);
    tracep->declBit(c+385,"awFIFOMap_1_portMatch", false,-1);
    tracep->declBit(c+386,"awFIFOMap_1", false,-1);
    tracep->declBus(c+387,"awFIFOMap_0_count", false,-1, 2,0);
    tracep->declBit(c+388,"awFIFOMap_0_last", false,-1);
    tracep->declBit(c+389,"awFIFOMap_0_portMatch", false,-1);
    tracep->declBit(c+390,"awFIFOMap_0", false,-1);
    tracep->declBit(c+75,"io_in_0_aw_ready", false,-1);
    tracep->declBit(c+391,"anyValid_1", false,-1);
    tracep->declBit(c+392,"in_0_b_valid", false,-1);
    tracep->declBit(c+393,"in_0_ar_valid", false,-1);
    tracep->declBit(c+394,"in_0_aw_valid", false,-1);
    tracep->declBit(c+395,"in_0_w_valid", false,-1);
    tracep->declBit(c+396,"in_0_w_ready", false,-1);
    tracep->declBit(c+397,"portsAROI_filtered_0_valid", false,-1);
    tracep->declBit(c+398,"portsAROI_filtered_1_valid", false,-1);
    tracep->declBit(c+399,"portsAWOI_filtered_0_valid", false,-1);
    tracep->declBit(c+400,"portsAWOI_filtered_1_valid", false,-1);
    tracep->declBit(c+401,"allowed__0", false,-1);
    tracep->declBit(c+402,"allowed__1", false,-1);
    tracep->declBit(c+403,"allowed_1_0", false,-1);
    tracep->declBit(c+404,"allowed_1_1", false,-1);
    tracep->declBus(c+3737,"initvar", false,-1, 31,0);
    tracep->pushNamePrefix("awIn_0 ");
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBit(c+207,"io_enq_ready", false,-1);
    tracep->declBit(c+208,"io_enq_valid", false,-1);
    tracep->declBus(c+209,"io_enq_bits", false,-1, 1,0);
    tracep->declBit(c+210,"io_deq_ready", false,-1);
    tracep->declBit(c+211,"io_deq_valid", false,-1);
    tracep->declBus(c+212,"io_deq_bits", false,-1, 1,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+405+i*1,"ram", true,(i+0), 1,0);
    }
    tracep->declBus(c+407,"ram_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+408,"ram_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+209,"ram_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+409,"ram_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_MPORT_mask", false,-1);
    tracep->declBit(c+410,"ram_MPORT_en", false,-1);
    tracep->declBit(c+409,"enq_ptr_value", false,-1);
    tracep->declBit(c+408,"deq_ptr_value", false,-1);
    tracep->declBit(c+411,"maybe_full", false,-1);
    tracep->declBit(c+412,"ptr_match", false,-1);
    tracep->declBit(c+413,"empty", false,-1);
    tracep->declBit(c+414,"full", false,-1);
    tracep->declBit(c+415,"do_enq", false,-1);
    tracep->declBit(c+416,"do_deq", false,-1);
    tracep->declBus(c+1,"initvar", false,-1, 31,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("axi_cpu ");
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBit(c+40,"auto_out_aw_ready", false,-1);
    tracep->declBit(c+41,"auto_out_aw_valid", false,-1);
    tracep->declBus(c+42,"auto_out_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+43,"auto_out_aw_bits_addr", false,-1, 31,0);
    tracep->declBus(c+44,"auto_out_aw_bits_len", false,-1, 7,0);
    tracep->declBus(c+45,"auto_out_aw_bits_size", false,-1, 2,0);
    tracep->declBus(c+46,"auto_out_aw_bits_burst", false,-1, 1,0);
    tracep->declBit(c+47,"auto_out_aw_bits_lock", false,-1);
    tracep->declBus(c+48,"auto_out_aw_bits_cache", false,-1, 3,0);
    tracep->declBus(c+49,"auto_out_aw_bits_prot", false,-1, 2,0);
    tracep->declBit(c+50,"auto_out_w_ready", false,-1);
    tracep->declBit(c+51,"auto_out_w_valid", false,-1);
    tracep->declBus(c+52,"auto_out_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+53,"auto_out_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+54,"auto_out_w_bits_last", false,-1);
    tracep->declBit(c+55,"auto_out_b_ready", false,-1);
    tracep->declBit(c+56,"auto_out_b_valid", false,-1);
    tracep->declBus(c+57,"auto_out_b_bits_id", false,-1, 3,0);
    tracep->declBus(c+58,"auto_out_b_bits_resp", false,-1, 1,0);
    tracep->declBit(c+59,"auto_out_ar_ready", false,-1);
    tracep->declBit(c+60,"auto_out_ar_valid", false,-1);
    tracep->declBus(c+42,"auto_out_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+61,"auto_out_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+62,"auto_out_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+63,"auto_out_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+64,"auto_out_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+47,"auto_out_ar_bits_lock", false,-1);
    tracep->declBus(c+48,"auto_out_ar_bits_cache", false,-1, 3,0);
    tracep->declBus(c+49,"auto_out_ar_bits_prot", false,-1, 2,0);
    tracep->declBit(c+65,"auto_out_r_ready", false,-1);
    tracep->declBit(c+66,"auto_out_r_valid", false,-1);
    tracep->declBus(c+67,"auto_out_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+68,"auto_out_r_bits_data", false,-1, 31,0);
    tracep->declBus(c+69,"auto_out_r_bits_resp", false,-1, 1,0);
    tracep->declBit(c+70,"auto_out_r_bits_last", false,-1);
    tracep->declBus(c+71,"debug_wb_pc", false,-1, 31,0);
    tracep->declBit(c+72,"debug_wb_rf_wen", false,-1);
    tracep->declBus(c+73,"debug_wb_rf_wnum", false,-1, 4,0);
    tracep->declBus(c+74,"debug_wb_rf_wdata", false,-1, 31,0);
    tracep->declBus(c+42,"my_cpu_cpu_ar_id", false,-1, 3,0);
    tracep->declBus(c+61,"my_cpu_cpu_ar_addr", false,-1, 31,0);
    tracep->declBus(c+62,"my_cpu_cpu_ar_len", false,-1, 7,0);
    tracep->declBus(c+63,"my_cpu_cpu_ar_size", false,-1, 2,0);
    tracep->declBus(c+64,"my_cpu_cpu_ar_burst", false,-1, 1,0);
    tracep->declBit(c+47,"my_cpu_cpu_ar_lock", false,-1);
    tracep->declBus(c+48,"my_cpu_cpu_ar_cache", false,-1, 3,0);
    tracep->declBus(c+49,"my_cpu_cpu_ar_prot", false,-1, 2,0);
    tracep->declBus(c+3739,"my_cpu_cpu_ar_qos", false,-1, 3,0);
    tracep->declBus(c+67,"my_cpu_cpu_r_id", false,-1, 3,0);
    tracep->declBus(c+68,"my_cpu_cpu_r_data", false,-1, 31,0);
    tracep->declBus(c+69,"my_cpu_cpu_r_resp", false,-1, 1,0);
    tracep->declBit(c+70,"my_cpu_cpu_r_last", false,-1);
    tracep->declBus(c+42,"my_cpu_cpu_aw_id", false,-1, 3,0);
    tracep->declBus(c+43,"my_cpu_cpu_aw_addr", false,-1, 31,0);
    tracep->declBus(c+44,"my_cpu_cpu_aw_len", false,-1, 7,0);
    tracep->declBus(c+45,"my_cpu_cpu_aw_size", false,-1, 2,0);
    tracep->declBus(c+46,"my_cpu_cpu_aw_burst", false,-1, 1,0);
    tracep->declBit(c+47,"my_cpu_cpu_aw_lock", false,-1);
    tracep->declBus(c+48,"my_cpu_cpu_aw_cache", false,-1, 3,0);
    tracep->declBus(c+49,"my_cpu_cpu_aw_prot", false,-1, 2,0);
    tracep->declBus(c+3740,"my_cpu_cpu_aw_qos", false,-1, 3,0);
    tracep->declBus(c+52,"my_cpu_cpu_w_data", false,-1, 31,0);
    tracep->declBus(c+53,"my_cpu_cpu_w_strb", false,-1, 3,0);
    tracep->declBit(c+54,"my_cpu_cpu_w_last", false,-1);
    tracep->declBus(c+57,"my_cpu_cpu_b_id", false,-1, 3,0);
    tracep->declBus(c+58,"my_cpu_cpu_b_resp", false,-1, 1,0);
    tracep->declBit(c+60,"my_cpu_cpu_ar_valid", false,-1);
    tracep->declBit(c+41,"my_cpu_cpu_aw_valid", false,-1);
    tracep->declBit(c+51,"my_cpu_cpu_w_valid", false,-1);
    tracep->declBit(c+59,"my_cpu_cpu_ar_ready", false,-1);
    tracep->declBit(c+40,"my_cpu_cpu_aw_ready", false,-1);
    tracep->declBit(c+50,"my_cpu_cpu_w_ready", false,-1);
    tracep->declBit(c+66,"my_cpu_cpu_r_valid", false,-1);
    tracep->declBit(c+56,"my_cpu_cpu_b_valid", false,-1);
    tracep->declBit(c+65,"my_cpu_cpu_r_ready", false,-1);
    tracep->declBit(c+55,"my_cpu_cpu_b_ready", false,-1);
    tracep->declBus(c+3741,"my_cpu_ext_int", false,-1, 5,0);
    tracep->declBit(c+3728,"my_cpu_aclk", false,-1);
    tracep->declBit(c+3734,"my_cpu_aresetn", false,-1);
    tracep->declBus(c+71,"my_cpu_debug_wb_pc", false,-1, 31,0);
    tracep->declBit(c+72,"my_cpu_debug_wb_rf_wen", false,-1);
    tracep->declBus(c+417,"my_cpu_debug_wb_rf_wen_temp", false,-1, 3,0);
    tracep->declBus(c+73,"my_cpu_debug_wb_rf_wnum", false,-1, 4,0);
    tracep->declBus(c+74,"my_cpu_debug_wb_rf_wdata", false,-1, 31,0);
    tracep->declBus(c+418,"my_cpu_cpu_w_id", false,-1, 3,0);
    tracep->declBus(c+419,"arlentemp", false,-1, 3,0);
    tracep->declBus(c+420,"awlentemp", false,-1, 3,0);
    tracep->declBit(c+421,"arlock_temp", false,-1);
    tracep->declBit(c+421,"awlock_temp", false,-1);
    tracep->pushNamePrefix("my_cpu ");
    tracep->declBus(c+3741,"ext_int", false,-1, 5,0);
    tracep->declBit(c+3728,"aclk", false,-1);
    tracep->declBit(c+3734,"aresetn", false,-1);
    tracep->declBus(c+42,"arid", false,-1, 3,0);
    tracep->declBus(c+61,"araddr", false,-1, 31,0);
    tracep->declBus(c+419,"arlen", false,-1, 3,0);
    tracep->declBus(c+63,"arsize", false,-1, 2,0);
    tracep->declBus(c+64,"arburst", false,-1, 1,0);
    tracep->declBus(c+422,"arlock", false,-1, 1,0);
    tracep->declBus(c+48,"arcache", false,-1, 3,0);
    tracep->declBus(c+49,"arprot", false,-1, 2,0);
    tracep->declBit(c+60,"arvalid", false,-1);
    tracep->declBit(c+59,"arready", false,-1);
    tracep->declBus(c+67,"rid", false,-1, 3,0);
    tracep->declBus(c+68,"rdata", false,-1, 31,0);
    tracep->declBus(c+69,"rresp", false,-1, 1,0);
    tracep->declBit(c+70,"rlast", false,-1);
    tracep->declBit(c+66,"rvalid", false,-1);
    tracep->declBit(c+65,"rready", false,-1);
    tracep->declBus(c+42,"awid", false,-1, 3,0);
    tracep->declBus(c+43,"awaddr", false,-1, 31,0);
    tracep->declBus(c+420,"awlen", false,-1, 3,0);
    tracep->declBus(c+45,"awsize", false,-1, 2,0);
    tracep->declBus(c+46,"awburst", false,-1, 1,0);
    tracep->declBus(c+422,"awlock", false,-1, 1,0);
    tracep->declBus(c+48,"awcache", false,-1, 3,0);
    tracep->declBus(c+49,"awprot", false,-1, 2,0);
    tracep->declBit(c+41,"awvalid", false,-1);
    tracep->declBit(c+40,"awready", false,-1);
    tracep->declBus(c+418,"wid", false,-1, 3,0);
    tracep->declBus(c+52,"wdata", false,-1, 31,0);
    tracep->declBus(c+53,"wstrb", false,-1, 3,0);
    tracep->declBit(c+54,"wlast", false,-1);
    tracep->declBit(c+51,"wvalid", false,-1);
    tracep->declBit(c+50,"wready", false,-1);
    tracep->declBus(c+57,"bid", false,-1, 3,0);
    tracep->declBus(c+58,"bresp", false,-1, 1,0);
    tracep->declBit(c+56,"bvalid", false,-1);
    tracep->declBit(c+55,"bready", false,-1);
    tracep->declBus(c+71,"debug_wb_pc", false,-1, 31,0);
    tracep->declBus(c+417,"debug_wb_rf_wen", false,-1, 3,0);
    tracep->declBus(c+73,"debug_wb_rf_wnum", false,-1, 4,0);
    tracep->declBus(c+74,"debug_wb_rf_wdata", false,-1, 31,0);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBit(c+424,"fs_allowin", false,-1);
    tracep->declBit(c+425,"ds_allowin", false,-1);
    tracep->declBit(c+426,"es_allowin", false,-1);
    tracep->declBit(c+427,"m1s_allowin", false,-1);
    tracep->declBit(c+428,"ms_allowin", false,-1);
    tracep->declBit(c+3742,"ms_load_op", false,-1);
    tracep->declBit(c+3738,"ws_allowin", false,-1);
    tracep->declBit(c+429,"ps_to_fs_valid", false,-1);
    tracep->declBit(c+430,"fs_to_ds_valid", false,-1);
    tracep->declBit(c+431,"ds_to_es_valid", false,-1);
    tracep->declBit(c+432,"es_to_m1s_valid", false,-1);
    tracep->declBit(c+433,"m1s_to_ms_valid", false,-1);
    tracep->declBit(c+434,"ms_to_ws_valid", false,-1);
    tracep->declQuad(c+3678,"ps_to_fs_bus", false,-1, 38,0);
    tracep->declArray(c+3680,"fs_to_ds_bus", false,-1, 70,0);
    tracep->declQuad(c+435,"BPU_to_ds_bus", false,-1, 35,0);
    tracep->declArray(c+3683,"ds_to_es_bus", false,-1, 344,0);
    tracep->declArray(c+437,"es_to_m1s_bus", false,-1, 179,0);
    tracep->declArray(c+443,"m1s_to_ms_bus", false,-1, 116,0);
    tracep->declArray(c+447,"ms_to_ws_bus", false,-1, 70,0);
    tracep->declQuad(c+450,"ws_to_rf_bus", false,-1, 37,0);
    tracep->declArray(c+3694,"br_bus", false,-1, 67,0);
    tracep->declQuad(c+3697,"BPU_to_ps_bus", false,-1, 32,0);
    tracep->declArray(c+3699,"BResult", false,-1, 67,0);
    tracep->declBus(c+452,"es_inst", false,-1, 31,0);
    tracep->declBus(c+453,"m1s_inst", false,-1, 31,0);
    tracep->declBus(c+454,"ms_inst", false,-1, 31,0);
    tracep->declBus(c+455,"ms_data_wstrb", false,-1, 3,0);
    tracep->declBus(c+456,"ms_data_wdata", false,-1, 31,0);
    tracep->declBit(c+3702,"br_flush", false,-1);
    tracep->declBit(c+457,"is_branch", false,-1);
    tracep->declBus(c+458,"ds_inst", false,-1, 31,0);
    tracep->declBus(c+459,"EXE_dest", false,-1, 4,0);
    tracep->declBus(c+460,"M1s_dest", false,-1, 4,0);
    tracep->declBus(c+461,"MEM_dest", false,-1, 4,0);
    tracep->declBus(c+462,"WB_dest", false,-1, 4,0);
    tracep->declBus(c+463,"EXE_result", false,-1, 31,0);
    tracep->declBus(c+464,"M1s_result", false,-1, 31,0);
    tracep->declBus(c+465,"MEM_result", false,-1, 31,0);
    tracep->declBus(c+74,"WB_result", false,-1, 31,0);
    tracep->declBit(c+466,"es_load_op", false,-1);
    tracep->declBit(c+467,"m1s_load_op", false,-1);
    tracep->declBit(c+468,"flush", false,-1);
    tracep->declBit(c+469,"m1s_ex", false,-1);
    tracep->declBus(c+470,"CP0_EPC_out", false,-1, 31,0);
    tracep->declBit(c+471,"CP0_Cause_TI_out", false,-1);
    tracep->declBit(c+472,"CP0_Status_IE_out", false,-1);
    tracep->declBit(c+473,"CP0_Status_EXL_out", false,-1);
    tracep->declBus(c+474,"CP0_Status_IM_out", false,-1, 7,0);
    tracep->declBus(c+475,"CP0_Cause_IP_out", false,-1, 7,0);
    tracep->declBus(c+476,"Exception_Addr", false,-1, 31,0);
    tracep->declBit(c+477,"es_inst_mfc0", false,-1);
    tracep->declBit(c+478,"m1s_inst_mfc0", false,-1);
    tracep->declBit(c+479,"m1s_inst_eret", false,-1);
    tracep->declBit(c+480,"ITLB_found", false,-1);
    tracep->declBus(c+481,"ITLB_pfn0", false,-1, 19,0);
    tracep->declBus(c+482,"ITLB_c0", false,-1, 2,0);
    tracep->declBit(c+483,"ITLB_d0", false,-1);
    tracep->declBit(c+484,"ITLB_v0", false,-1);
    tracep->declBus(c+485,"ITLB_pfn1", false,-1, 19,0);
    tracep->declBus(c+486,"ITLB_c1", false,-1, 2,0);
    tracep->declBit(c+487,"ITLB_d1", false,-1);
    tracep->declBit(c+488,"ITLB_v1", false,-1);
    tracep->declBit(c+489,"DTLB_found", false,-1);
    tracep->declBus(c+490,"DTLB_pfn0", false,-1, 19,0);
    tracep->declBus(c+491,"DTLB_c0", false,-1, 2,0);
    tracep->declBit(c+492,"DTLB_d0", false,-1);
    tracep->declBit(c+493,"DTLB_v0", false,-1);
    tracep->declBus(c+494,"DTLB_pfn1", false,-1, 19,0);
    tracep->declBus(c+495,"DTLB_c1", false,-1, 2,0);
    tracep->declBit(c+496,"DTLB_d1", false,-1);
    tracep->declBit(c+497,"DTLB_v1", false,-1);
    tracep->declBus(c+498,"prefs_pc", false,-1, 31,0);
    tracep->declBus(c+499,"m1s_pc", false,-1, 31,0);
    tracep->declBit(c+500,"m1s_refetch", false,-1);
    tracep->declBit(c+501,"m1s_is_ICacheInst", false,-1);
    tracep->declBit(c+502,"m1s_is_DCacheInst", false,-1);
    tracep->declBit(c+503,"ICacheInst_delayed", false,-1);
    tracep->declBus(c+504,"m1s_CacheInst_type", false,-1, 2,0);
    tracep->declBit(c+505,"icache_rd_req", false,-1);
    tracep->declBus(c+506,"icache_rd_addr", false,-1, 31,0);
    tracep->declBit(c+507,"icache_rd_rdy", false,-1);
    tracep->declBit(c+508,"icache_ret_valid", false,-1);
    tracep->declArray(c+509,"icache_ret_data", false,-1, 127,0);
    tracep->declBit(c+513,"dcache_rd_req", false,-1);
    tracep->declBus(c+514,"dcache_rd_addr", false,-1, 31,0);
    tracep->declBit(c+515,"dcache_rd_rdy", false,-1);
    tracep->declBit(c+516,"dcache_ret_valid", false,-1);
    tracep->declArray(c+517,"dcache_ret_data", false,-1, 127,0);
    tracep->declBit(c+521,"dcache_wr_req", false,-1);
    tracep->declBus(c+522,"dcache_wr_addr", false,-1, 31,0);
    tracep->declArray(c+523,"dcache_wr_data", false,-1, 127,0);
    tracep->declBit(c+527,"dcache_wr_rdy", false,-1);
    tracep->declBit(c+528,"dcache_wr_valid", false,-1);
    tracep->declBit(c+529,"udcache_rd_req", false,-1);
    tracep->declBus(c+530,"udcache_rd_addr", false,-1, 31,0);
    tracep->declBus(c+531,"udcache_load_size", false,-1, 2,0);
    tracep->declBit(c+532,"udcache_rd_rdy", false,-1);
    tracep->declBit(c+533,"udcache_ret_valid", false,-1);
    tracep->declBus(c+534,"udcache_ret_data", false,-1, 31,0);
    tracep->declBit(c+535,"udcache_wr_req", false,-1);
    tracep->declBus(c+536,"udcache_wr_addr", false,-1, 31,0);
    tracep->declBus(c+537,"udcache_wr_strb", false,-1, 3,0);
    tracep->declBus(c+538,"udcache_wr_data", false,-1, 31,0);
    tracep->declBit(c+539,"udcache_wr_rdy", false,-1);
    tracep->declBit(c+540,"udcache_wr_valid", false,-1);
    tracep->declBus(c+541,"inst_index", false,-1, 7,0);
    tracep->declBus(c+542,"inst_tag", false,-1, 19,0);
    tracep->declBus(c+543,"inst_offset", false,-1, 3,0);
    tracep->declBit(c+544,"icache_busy", false,-1);
    tracep->declBus(c+545,"inst_rdata", false,-1, 31,0);
    tracep->declBit(c+3703,"inst_valid", false,-1);
    tracep->declBit(c+546,"data_valid", false,-1);
    tracep->declBit(c+547,"data_op", false,-1);
    tracep->declBus(c+548,"data_index", false,-1, 7,0);
    tracep->declBus(c+549,"data_tag", false,-1, 19,0);
    tracep->declBus(c+550,"data_offset", false,-1, 3,0);
    tracep->declBus(c+551,"data_wstrb", false,-1, 3,0);
    tracep->declBus(c+552,"data_wdata", false,-1, 31,0);
    tracep->declBus(c+553,"data_rdata", false,-1, 31,0);
    tracep->declBus(c+554,"load_size", false,-1, 2,0);
    tracep->declBit(c+555,"isUncache", false,-1);
    tracep->declBit(c+556,"dcache_busy", false,-1);
    tracep->declBit(c+557,"store_record", false,-1);
    tracep->declBus(c+3704,"fs_pc", false,-1, 31,0);
    tracep->declBus(c+3705,"ds_pc", false,-1, 31,0);
    tracep->declBus(c+558,"es_pc", false,-1, 31,0);
    tracep->declBus(c+559,"ms_pc", false,-1, 31,0);
    tracep->declBus(c+71,"ws_pc", false,-1, 31,0);
    tracep->declBus(c+74,"ws_final_result", false,-1, 31,0);
    tracep->declBus(c+3743,"dcache_addr", false,-1, 31,0);
    tracep->declBus(c+3706,"fs_inst", false,-1, 31,0);
    tracep->declBit(c+560,"ds_ex", false,-1);
    tracep->declBus(c+561,"m1s_Exctype", false,-1, 4,0);
    tracep->declBus(c+562,"ra", false,-1, 31,0);
    tracep->declBus(c+563,"sp", false,-1, 31,0);
    tracep->declBit(c+564,"m1s_inst_tlbwi", false,-1);
    tracep->declBit(c+565,"m1s_inst_tlbwr", false,-1);
    tracep->declBit(c+566,"m1s_inst_tlbp", false,-1);
    tracep->declBit(c+489,"tlb_to_cp0_found", false,-1);
    tracep->declBus(c+567,"tlb_to_cp0_vpn2", false,-1, 18,0);
    tracep->declBus(c+568,"tlb_to_cp0_asid", false,-1, 7,0);
    tracep->declBus(c+569,"tlb_to_cp0_index", false,-1, 3,0);
    tracep->declBus(c+570,"tlb_to_cp0_pfn0", false,-1, 19,0);
    tracep->declBus(c+571,"tlb_to_cp0_c0", false,-1, 2,0);
    tracep->declBit(c+572,"tlb_to_cp0_d0", false,-1);
    tracep->declBit(c+573,"tlb_to_cp0_v0", false,-1);
    tracep->declBit(c+574,"tlb_to_cp0_g0", false,-1);
    tracep->declBus(c+575,"tlb_to_cp0_pfn1", false,-1, 19,0);
    tracep->declBus(c+576,"tlb_to_cp0_c1", false,-1, 2,0);
    tracep->declBit(c+577,"tlb_to_cp0_d1", false,-1);
    tracep->declBit(c+578,"tlb_to_cp0_v1", false,-1);
    tracep->declBit(c+574,"tlb_to_cp0_g1", false,-1);
    tracep->declBus(c+579,"cp0_to_tlb_vpn2", false,-1, 18,0);
    tracep->declBus(c+580,"cp0_to_tlb_asid", false,-1, 7,0);
    tracep->declBus(c+581,"cp0_to_tlb_pfn0", false,-1, 19,0);
    tracep->declBus(c+582,"cp0_to_tlb_c0", false,-1, 2,0);
    tracep->declBit(c+583,"cp0_to_tlb_d0", false,-1);
    tracep->declBit(c+584,"cp0_to_tlb_v0", false,-1);
    tracep->declBit(c+585,"cp0_to_tlb_g0", false,-1);
    tracep->declBus(c+586,"cp0_to_tlb_pfn1", false,-1, 19,0);
    tracep->declBus(c+587,"cp0_to_tlb_c1", false,-1, 2,0);
    tracep->declBit(c+588,"cp0_to_tlb_d1", false,-1);
    tracep->declBit(c+589,"cp0_to_tlb_v1", false,-1);
    tracep->declBit(c+590,"cp0_to_tlb_g1", false,-1);
    tracep->declBus(c+591,"cp0_to_tlb_index", false,-1, 3,0);
    tracep->declBus(c+592,"cp0_to_tlb_random", false,-1, 3,0);
    tracep->declBus(c+593,"m1s_alu_result", false,-1, 31,0);
    tracep->declBit(c+594,"TLB_Buffer_Flush", false,-1);
    tracep->pushNamePrefix("U_AXI_Interface ");
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+3734,"resetn", false,-1);
    tracep->declBus(c+42,"arid", false,-1, 3,0);
    tracep->declBus(c+61,"araddr", false,-1, 31,0);
    tracep->declBus(c+419,"arlen", false,-1, 3,0);
    tracep->declBus(c+63,"arsize", false,-1, 2,0);
    tracep->declBus(c+64,"arburst", false,-1, 1,0);
    tracep->declBus(c+422,"arlock", false,-1, 1,0);
    tracep->declBus(c+48,"arcache", false,-1, 3,0);
    tracep->declBus(c+49,"arprot", false,-1, 2,0);
    tracep->declBit(c+60,"arvalid", false,-1);
    tracep->declBit(c+59,"arready", false,-1);
    tracep->declBus(c+67,"rid", false,-1, 3,0);
    tracep->declBus(c+68,"rdata", false,-1, 31,0);
    tracep->declBus(c+69,"rresp", false,-1, 1,0);
    tracep->declBit(c+70,"rlast", false,-1);
    tracep->declBit(c+66,"rvalid", false,-1);
    tracep->declBit(c+65,"rready", false,-1);
    tracep->declBus(c+42,"awid", false,-1, 3,0);
    tracep->declBus(c+43,"awaddr", false,-1, 31,0);
    tracep->declBus(c+420,"awlen", false,-1, 3,0);
    tracep->declBus(c+45,"awsize", false,-1, 2,0);
    tracep->declBus(c+46,"awburst", false,-1, 1,0);
    tracep->declBus(c+422,"awlock", false,-1, 1,0);
    tracep->declBus(c+48,"awcache", false,-1, 3,0);
    tracep->declBus(c+49,"awprot", false,-1, 2,0);
    tracep->declBit(c+41,"awvalid", false,-1);
    tracep->declBit(c+40,"awready", false,-1);
    tracep->declBus(c+418,"wid", false,-1, 3,0);
    tracep->declBus(c+52,"wdata", false,-1, 31,0);
    tracep->declBus(c+53,"wstrb", false,-1, 3,0);
    tracep->declBit(c+54,"wlast", false,-1);
    tracep->declBit(c+51,"wvalid", false,-1);
    tracep->declBit(c+50,"wready", false,-1);
    tracep->declBus(c+57,"bid", false,-1, 3,0);
    tracep->declBus(c+58,"bresp", false,-1, 1,0);
    tracep->declBit(c+56,"bvalid", false,-1);
    tracep->declBit(c+55,"bready", false,-1);
    tracep->declBit(c+505,"icache_rd_req", false,-1);
    tracep->declBus(c+506,"icache_rd_addr", false,-1, 31,0);
    tracep->declBit(c+507,"icache_rd_rdy", false,-1);
    tracep->declBit(c+508,"icache_ret_valid", false,-1);
    tracep->declArray(c+509,"icache_ret_data", false,-1, 127,0);
    tracep->declBit(c+513,"dcache_rd_req", false,-1);
    tracep->declBus(c+514,"dcache_rd_addr", false,-1, 31,0);
    tracep->declBit(c+515,"dcache_rd_rdy", false,-1);
    tracep->declBit(c+516,"dcache_ret_valid", false,-1);
    tracep->declArray(c+517,"dcache_ret_data", false,-1, 127,0);
    tracep->declBit(c+521,"dcache_wr_req", false,-1);
    tracep->declBus(c+522,"dcache_wr_addr", false,-1, 31,0);
    tracep->declArray(c+523,"dcache_wr_data", false,-1, 127,0);
    tracep->declBit(c+527,"dcache_wr_rdy", false,-1);
    tracep->declBit(c+528,"dcache_wr_valid", false,-1);
    tracep->declBit(c+529,"udcache_rd_req", false,-1);
    tracep->declBus(c+530,"udcache_rd_addr", false,-1, 31,0);
    tracep->declBus(c+531,"udcache_load_size", false,-1, 2,0);
    tracep->declBit(c+532,"udcache_rd_rdy", false,-1);
    tracep->declBit(c+533,"udcache_ret_valid", false,-1);
    tracep->declBus(c+534,"udcache_ret_data", false,-1, 31,0);
    tracep->declBit(c+535,"udcache_wr_req", false,-1);
    tracep->declBus(c+536,"udcache_wr_addr", false,-1, 31,0);
    tracep->declBus(c+537,"udcache_wr_strb", false,-1, 3,0);
    tracep->declBus(c+538,"udcache_wr_data", false,-1, 31,0);
    tracep->declBit(c+539,"udcache_wr_rdy", false,-1);
    tracep->declBit(c+540,"udcache_wr_valid", false,-1);
    tracep->declBus(c+3744,"inst_arid", false,-1, 3,0);
    tracep->declBus(c+595,"inst_araddr", false,-1, 31,0);
    tracep->declBus(c+3745,"inst_arlen", false,-1, 3,0);
    tracep->declBus(c+3746,"inst_arsize", false,-1, 2,0);
    tracep->declBus(c+3747,"inst_arburst", false,-1, 1,0);
    tracep->declBus(c+3736,"inst_arlock", false,-1, 1,0);
    tracep->declBus(c+3744,"inst_arcache", false,-1, 3,0);
    tracep->declBus(c+3748,"inst_arprot", false,-1, 2,0);
    tracep->declBit(c+596,"inst_arvalid", false,-1);
    tracep->declBit(c+597,"inst_arready", false,-1);
    tracep->declBus(c+598,"inst_rid", false,-1, 3,0);
    tracep->declBus(c+599,"inst_rdata", false,-1, 31,0);
    tracep->declBus(c+600,"inst_rresp", false,-1, 1,0);
    tracep->declBit(c+601,"inst_rlast", false,-1);
    tracep->declBit(c+602,"inst_rvalid", false,-1);
    tracep->declBit(c+603,"inst_rready", false,-1);
    tracep->declBus(c+3744,"inst_awid", false,-1, 3,0);
    tracep->declBus(c+3749,"inst_awaddr", false,-1, 31,0);
    tracep->declBus(c+3744,"inst_awlen", false,-1, 3,0);
    tracep->declBus(c+3748,"inst_awsize", false,-1, 2,0);
    tracep->declBus(c+3736,"inst_awburst", false,-1, 1,0);
    tracep->declBus(c+3736,"inst_awlock", false,-1, 1,0);
    tracep->declBus(c+3744,"inst_awcache", false,-1, 3,0);
    tracep->declBus(c+3748,"inst_awprot", false,-1, 2,0);
    tracep->declBit(c+3750,"inst_awvalid", false,-1);
    tracep->declBit(c+604,"inst_awready", false,-1);
    tracep->declBus(c+3744,"inst_wid", false,-1, 3,0);
    tracep->declBus(c+3749,"inst_wdata", false,-1, 31,0);
    tracep->declBus(c+3744,"inst_wstrb", false,-1, 3,0);
    tracep->declBit(c+3750,"inst_wlast", false,-1);
    tracep->declBit(c+3750,"inst_wvalid", false,-1);
    tracep->declBit(c+605,"inst_wready", false,-1);
    tracep->declBus(c+606,"inst_bid", false,-1, 3,0);
    tracep->declBus(c+607,"inst_bresp", false,-1, 1,0);
    tracep->declBit(c+608,"inst_bvalid", false,-1);
    tracep->declBit(c+3750,"inst_bready", false,-1);
    tracep->declBus(c+3751,"data_arid", false,-1, 3,0);
    tracep->declBus(c+609,"data_araddr", false,-1, 31,0);
    tracep->declBus(c+3745,"data_arlen", false,-1, 3,0);
    tracep->declBus(c+3746,"data_arsize", false,-1, 2,0);
    tracep->declBus(c+3747,"data_arburst", false,-1, 1,0);
    tracep->declBus(c+3736,"data_arlock", false,-1, 1,0);
    tracep->declBus(c+3744,"data_arcache", false,-1, 3,0);
    tracep->declBus(c+3748,"data_arprot", false,-1, 2,0);
    tracep->declBit(c+610,"data_arvalid", false,-1);
    tracep->declBit(c+611,"data_arready", false,-1);
    tracep->declBus(c+612,"data_rid", false,-1, 3,0);
    tracep->declBus(c+613,"data_rdata", false,-1, 31,0);
    tracep->declBus(c+614,"data_rresp", false,-1, 1,0);
    tracep->declBit(c+615,"data_rlast", false,-1);
    tracep->declBit(c+616,"data_rvalid", false,-1);
    tracep->declBit(c+617,"data_rready", false,-1);
    tracep->declBus(c+3751,"data_awid", false,-1, 3,0);
    tracep->declBus(c+618,"data_awaddr", false,-1, 31,0);
    tracep->declBus(c+3745,"data_awlen", false,-1, 3,0);
    tracep->declBus(c+3746,"data_awsize", false,-1, 2,0);
    tracep->declBus(c+3747,"data_awburst", false,-1, 1,0);
    tracep->declBus(c+3736,"data_awlock", false,-1, 1,0);
    tracep->declBus(c+3744,"data_awcache", false,-1, 3,0);
    tracep->declBus(c+3748,"data_awprot", false,-1, 2,0);
    tracep->declBit(c+619,"data_awvalid", false,-1);
    tracep->declBit(c+620,"data_awready", false,-1);
    tracep->declBus(c+3751,"data_wid", false,-1, 3,0);
    tracep->declBus(c+621,"data_wdata", false,-1, 31,0);
    tracep->declBus(c+3752,"data_wstrb", false,-1, 3,0);
    tracep->declBit(c+622,"data_wlast", false,-1);
    tracep->declBit(c+623,"data_wvalid", false,-1);
    tracep->declBit(c+624,"data_wready", false,-1);
    tracep->declBus(c+625,"data_bid", false,-1, 3,0);
    tracep->declBus(c+626,"data_bresp", false,-1, 1,0);
    tracep->declBit(c+627,"data_bvalid", false,-1);
    tracep->declBit(c+3738,"data_bready", false,-1);
    tracep->declBus(c+3745,"udata_arid", false,-1, 3,0);
    tracep->declBus(c+628,"udata_araddr", false,-1, 31,0);
    tracep->declBus(c+3744,"udata_arlen", false,-1, 3,0);
    tracep->declBus(c+629,"udata_arsize", false,-1, 2,0);
    tracep->declBus(c+3747,"udata_arburst", false,-1, 1,0);
    tracep->declBus(c+3736,"udata_arlock", false,-1, 1,0);
    tracep->declBus(c+3744,"udata_arcache", false,-1, 3,0);
    tracep->declBus(c+3748,"udata_arprot", false,-1, 2,0);
    tracep->declBit(c+630,"udata_arvalid", false,-1);
    tracep->declBit(c+631,"udata_arready", false,-1);
    tracep->declBus(c+632,"udata_rid", false,-1, 3,0);
    tracep->declBus(c+633,"udata_rdata", false,-1, 31,0);
    tracep->declBus(c+634,"udata_rresp", false,-1, 1,0);
    tracep->declBit(c+635,"udata_rlast", false,-1);
    tracep->declBit(c+636,"udata_rvalid", false,-1);
    tracep->declBit(c+637,"udata_rready", false,-1);
    tracep->declBus(c+3745,"udata_awid", false,-1, 3,0);
    tracep->declBus(c+638,"udata_awaddr", false,-1, 31,0);
    tracep->declBus(c+3744,"udata_awlen", false,-1, 3,0);
    tracep->declBus(c+3746,"udata_awsize", false,-1, 2,0);
    tracep->declBus(c+3747,"udata_awburst", false,-1, 1,0);
    tracep->declBus(c+3736,"udata_awlock", false,-1, 1,0);
    tracep->declBus(c+3744,"udata_awcache", false,-1, 3,0);
    tracep->declBus(c+3748,"udata_awprot", false,-1, 2,0);
    tracep->declBit(c+639,"udata_awvalid", false,-1);
    tracep->declBit(c+640,"udata_awready", false,-1);
    tracep->declBus(c+3751,"udata_wid", false,-1, 3,0);
    tracep->declBus(c+641,"udata_wdata", false,-1, 31,0);
    tracep->declBus(c+642,"udata_wstrb", false,-1, 3,0);
    tracep->declBit(c+643,"udata_wlast", false,-1);
    tracep->declBit(c+643,"udata_wvalid", false,-1);
    tracep->declBit(c+644,"udata_wready", false,-1);
    tracep->declBus(c+645,"udata_bid", false,-1, 3,0);
    tracep->declBus(c+646,"udata_bresp", false,-1, 1,0);
    tracep->declBit(c+647,"udata_bvalid", false,-1);
    tracep->declBit(c+3738,"udata_bready", false,-1);
    tracep->declBus(c+648,"I_RD_state", false,-1, 2,0);
    tracep->declBus(c+649,"I_RD_nextstate", false,-1, 2,0);
    tracep->declBus(c+650,"I_RD_DataReady", false,-1, 2,0);
    tracep->declBus(c+651,"I_RD_Addr", false,-1, 31,0);
    tracep->declArray(c+652,"AXI_I_RData", false,-1, 127,0);
    tracep->declBus(c+656,"D_RD_state", false,-1, 2,0);
    tracep->declBus(c+657,"D_RD_nextstate", false,-1, 2,0);
    tracep->declBus(c+658,"D_RD_DataReady", false,-1, 2,0);
    tracep->declBus(c+659,"D_RD_Addr", false,-1, 31,0);
    tracep->declArray(c+660,"AXI_D_RData", false,-1, 127,0);
    tracep->declBus(c+664,"D_WR_state", false,-1, 2,0);
    tracep->declBus(c+665,"D_WR_nextstate", false,-1, 2,0);
    tracep->declBus(c+666,"D_WR_Addr", false,-1, 31,0);
    tracep->declArray(c+667,"AXI_D_WData", false,-1, 127,0);
    tracep->declBus(c+671,"U_RD_state", false,-1, 1,0);
    tracep->declBus(c+672,"U_RD_nextstate", false,-1, 1,0);
    tracep->declBus(c+673,"U_RD_Addr", false,-1, 31,0);
    tracep->declBus(c+629,"U_RD_load_size", false,-1, 2,0);
    tracep->declBus(c+674,"AXI_U_RData", false,-1, 31,0);
    tracep->declBus(c+675,"U_WR_state", false,-1, 2,0);
    tracep->declBus(c+676,"U_WR_nextstate", false,-1, 2,0);
    tracep->declBus(c+677,"U_WR_Addr", false,-1, 31,0);
    tracep->declBus(c+641,"AXI_U_WData", false,-1, 31,0);
    tracep->declBus(c+642,"AXI_U_WStrb", false,-1, 3,0);
    tracep->declBit(c+678,"u_valid", false,-1);
    tracep->declBit(c+679,"d_valid", false,-1);
    tracep->declBit(c+680,"i_valid", false,-1);
    tracep->declBus(c+595,"i_bus_req_axi_araddr", false,-1, 31,0);
    tracep->declBus(c+3744,"i_bus_req_axi_arid", false,-1, 3,0);
    tracep->declBus(c+3745,"i_bus_req_axi_arlen", false,-1, 3,0);
    tracep->declBus(c+3746,"i_bus_req_axi_arsize", false,-1, 2,0);
    tracep->declBus(c+3747,"i_bus_req_axi_arburst", false,-1, 1,0);
    tracep->declBus(c+3736,"i_bus_req_axi_arlock", false,-1, 1,0);
    tracep->declBus(c+3744,"i_bus_req_axi_arcache", false,-1, 3,0);
    tracep->declBus(c+3748,"i_bus_req_axi_arprot", false,-1, 2,0);
    tracep->declBit(c+596,"i_bus_req_axi_arvalid", false,-1);
    tracep->declBit(c+603,"i_bus_req_axi_rready", false,-1);
    tracep->declBus(c+3744,"i_bus_req_axi_awid", false,-1, 3,0);
    tracep->declBus(c+3753,"i_bus_req_axi_awaddr", false,-1, 31,0);
    tracep->declBus(c+3744,"i_bus_req_axi_awlen", false,-1, 3,0);
    tracep->declBus(c+3748,"i_bus_req_axi_awsize", false,-1, 2,0);
    tracep->declBus(c+3736,"i_bus_req_axi_awburst", false,-1, 1,0);
    tracep->declBus(c+3736,"i_bus_req_axi_awlock", false,-1, 1,0);
    tracep->declBus(c+3744,"i_bus_req_axi_awcache", false,-1, 3,0);
    tracep->declBus(c+3748,"i_bus_req_axi_awprot", false,-1, 2,0);
    tracep->declBit(c+3750,"i_bus_req_axi_awvalid", false,-1);
    tracep->declBus(c+3744,"i_bus_req_axi_wid", false,-1, 3,0);
    tracep->declBus(c+3753,"i_bus_req_axi_wdata", false,-1, 31,0);
    tracep->declBus(c+3744,"i_bus_req_axi_wstrb", false,-1, 3,0);
    tracep->declBit(c+3750,"i_bus_req_axi_wlast", false,-1);
    tracep->declBit(c+3750,"i_bus_req_axi_wvalid", false,-1);
    tracep->declBit(c+3750,"i_bus_req_axi_bready", false,-1);
    tracep->declBus(c+609,"d_bus_req_axi_araddr", false,-1, 31,0);
    tracep->declBus(c+3751,"d_bus_req_axi_arid", false,-1, 3,0);
    tracep->declBus(c+3745,"d_bus_req_axi_arlen", false,-1, 3,0);
    tracep->declBus(c+3746,"d_bus_req_axi_arsize", false,-1, 2,0);
    tracep->declBus(c+3747,"d_bus_req_axi_arburst", false,-1, 1,0);
    tracep->declBus(c+3736,"d_bus_req_axi_arlock", false,-1, 1,0);
    tracep->declBus(c+3744,"d_bus_req_axi_arcache", false,-1, 3,0);
    tracep->declBus(c+3748,"d_bus_req_axi_arprot", false,-1, 2,0);
    tracep->declBit(c+610,"d_bus_req_axi_arvalid", false,-1);
    tracep->declBit(c+617,"d_bus_req_axi_rready", false,-1);
    tracep->declBus(c+3751,"d_bus_req_axi_awid", false,-1, 3,0);
    tracep->declBus(c+618,"d_bus_req_axi_awaddr", false,-1, 31,0);
    tracep->declBus(c+3745,"d_bus_req_axi_awlen", false,-1, 3,0);
    tracep->declBus(c+3746,"d_bus_req_axi_awsize", false,-1, 2,0);
    tracep->declBus(c+3747,"d_bus_req_axi_awburst", false,-1, 1,0);
    tracep->declBus(c+3736,"d_bus_req_axi_awlock", false,-1, 1,0);
    tracep->declBus(c+3744,"d_bus_req_axi_awcache", false,-1, 3,0);
    tracep->declBus(c+3748,"d_bus_req_axi_awprot", false,-1, 2,0);
    tracep->declBit(c+619,"d_bus_req_axi_awvalid", false,-1);
    tracep->declBus(c+3751,"d_bus_req_axi_wid", false,-1, 3,0);
    tracep->declBus(c+621,"d_bus_req_axi_wdata", false,-1, 31,0);
    tracep->declBus(c+3752,"d_bus_req_axi_wstrb", false,-1, 3,0);
    tracep->declBit(c+622,"d_bus_req_axi_wlast", false,-1);
    tracep->declBit(c+623,"d_bus_req_axi_wvalid", false,-1);
    tracep->declBit(c+3738,"d_bus_req_axi_bready", false,-1);
    tracep->declBus(c+628,"u_bus_req_axi_araddr", false,-1, 31,0);
    tracep->declBus(c+3745,"u_bus_req_axi_arid", false,-1, 3,0);
    tracep->declBus(c+3744,"u_bus_req_axi_arlen", false,-1, 3,0);
    tracep->declBus(c+629,"u_bus_req_axi_arsize", false,-1, 2,0);
    tracep->declBus(c+3747,"u_bus_req_axi_arburst", false,-1, 1,0);
    tracep->declBus(c+3736,"u_bus_req_axi_arlock", false,-1, 1,0);
    tracep->declBus(c+3744,"u_bus_req_axi_arcache", false,-1, 3,0);
    tracep->declBus(c+3748,"u_bus_req_axi_arprot", false,-1, 2,0);
    tracep->declBit(c+630,"u_bus_req_axi_arvalid", false,-1);
    tracep->declBit(c+637,"u_bus_req_axi_rready", false,-1);
    tracep->declBus(c+3745,"u_bus_req_axi_awid", false,-1, 3,0);
    tracep->declBus(c+638,"u_bus_req_axi_awaddr", false,-1, 31,0);
    tracep->declBus(c+3744,"u_bus_req_axi_awlen", false,-1, 3,0);
    tracep->declBus(c+3746,"u_bus_req_axi_awsize", false,-1, 2,0);
    tracep->declBus(c+3747,"u_bus_req_axi_awburst", false,-1, 1,0);
    tracep->declBus(c+3736,"u_bus_req_axi_awlock", false,-1, 1,0);
    tracep->declBus(c+3744,"u_bus_req_axi_awcache", false,-1, 3,0);
    tracep->declBus(c+3748,"u_bus_req_axi_awprot", false,-1, 2,0);
    tracep->declBit(c+639,"u_bus_req_axi_awvalid", false,-1);
    tracep->declBus(c+3751,"u_bus_req_axi_wid", false,-1, 3,0);
    tracep->declBus(c+641,"u_bus_req_axi_wdata", false,-1, 31,0);
    tracep->declBus(c+642,"u_bus_req_axi_wstrb", false,-1, 3,0);
    tracep->declBit(c+643,"u_bus_req_axi_wlast", false,-1);
    tracep->declBit(c+643,"u_bus_req_axi_wvalid", false,-1);
    tracep->declBit(c+3738,"u_bus_req_axi_bready", false,-1);
    tracep->declBit(c+597,"i_bus_resp_axi_arready", false,-1);
    tracep->declBus(c+598,"i_bus_resp_axi_rid", false,-1, 3,0);
    tracep->declBus(c+599,"i_bus_resp_axi_rdata", false,-1, 31,0);
    tracep->declBus(c+600,"i_bus_resp_axi_rresp", false,-1, 1,0);
    tracep->declBit(c+601,"i_bus_resp_axi_rlast", false,-1);
    tracep->declBit(c+602,"i_bus_resp_axi_rvalid", false,-1);
    tracep->declBit(c+604,"i_bus_resp_axi_awready", false,-1);
    tracep->declBit(c+605,"i_bus_resp_axi_wready", false,-1);
    tracep->declBus(c+606,"i_bus_resp_axi_bid", false,-1, 3,0);
    tracep->declBus(c+607,"i_bus_resp_axi_bresp", false,-1, 1,0);
    tracep->declBit(c+608,"i_bus_resp_axi_bvalid", false,-1);
    tracep->declBit(c+611,"d_bus_resp_axi_arready", false,-1);
    tracep->declBus(c+612,"d_bus_resp_axi_rid", false,-1, 3,0);
    tracep->declBus(c+613,"d_bus_resp_axi_rdata", false,-1, 31,0);
    tracep->declBus(c+614,"d_bus_resp_axi_rresp", false,-1, 1,0);
    tracep->declBit(c+615,"d_bus_resp_axi_rlast", false,-1);
    tracep->declBit(c+616,"d_bus_resp_axi_rvalid", false,-1);
    tracep->declBit(c+620,"d_bus_resp_axi_awready", false,-1);
    tracep->declBit(c+624,"d_bus_resp_axi_wready", false,-1);
    tracep->declBus(c+625,"d_bus_resp_axi_bid", false,-1, 3,0);
    tracep->declBus(c+626,"d_bus_resp_axi_bresp", false,-1, 1,0);
    tracep->declBit(c+627,"d_bus_resp_axi_bvalid", false,-1);
    tracep->declBit(c+631,"u_bus_resp_axi_arready", false,-1);
    tracep->declBus(c+632,"u_bus_resp_axi_rid", false,-1, 3,0);
    tracep->declBus(c+633,"u_bus_resp_axi_rdata", false,-1, 31,0);
    tracep->declBus(c+634,"u_bus_resp_axi_rresp", false,-1, 1,0);
    tracep->declBit(c+635,"u_bus_resp_axi_rlast", false,-1);
    tracep->declBit(c+636,"u_bus_resp_axi_rvalid", false,-1);
    tracep->declBit(c+640,"u_bus_resp_axi_awready", false,-1);
    tracep->declBit(c+644,"u_bus_resp_axi_wready", false,-1);
    tracep->declBus(c+645,"u_bus_resp_axi_bid", false,-1, 3,0);
    tracep->declBus(c+646,"u_bus_resp_axi_bresp", false,-1, 1,0);
    tracep->declBit(c+647,"u_bus_resp_axi_bvalid", false,-1);
    tracep->declBus(c+61,"master_req_axi_araddr", false,-1, 31,0);
    tracep->declBus(c+42,"master_req_axi_arid", false,-1, 3,0);
    tracep->declBus(c+419,"master_req_axi_arlen", false,-1, 3,0);
    tracep->declBus(c+63,"master_req_axi_arsize", false,-1, 2,0);
    tracep->declBus(c+64,"master_req_axi_arburst", false,-1, 1,0);
    tracep->declBus(c+422,"master_req_axi_arlock", false,-1, 1,0);
    tracep->declBus(c+48,"master_req_axi_arcache", false,-1, 3,0);
    tracep->declBus(c+49,"master_req_axi_arprot", false,-1, 2,0);
    tracep->declBit(c+60,"master_req_axi_arvalid", false,-1);
    tracep->declBit(c+65,"master_req_axi_rready", false,-1);
    tracep->declBus(c+42,"master_req_axi_awid", false,-1, 3,0);
    tracep->declBus(c+43,"master_req_axi_awaddr", false,-1, 31,0);
    tracep->declBus(c+420,"master_req_axi_awlen", false,-1, 3,0);
    tracep->declBus(c+45,"master_req_axi_awsize", false,-1, 2,0);
    tracep->declBus(c+46,"master_req_axi_awburst", false,-1, 1,0);
    tracep->declBus(c+422,"master_req_axi_awlock", false,-1, 1,0);
    tracep->declBus(c+48,"master_req_axi_awcache", false,-1, 3,0);
    tracep->declBus(c+49,"master_req_axi_awprot", false,-1, 2,0);
    tracep->declBit(c+41,"master_req_axi_awvalid", false,-1);
    tracep->declBus(c+418,"master_req_axi_wid", false,-1, 3,0);
    tracep->declBus(c+52,"master_req_axi_wdata", false,-1, 31,0);
    tracep->declBus(c+53,"master_req_axi_wstrb", false,-1, 3,0);
    tracep->declBit(c+54,"master_req_axi_wlast", false,-1);
    tracep->declBit(c+51,"master_req_axi_wvalid", false,-1);
    tracep->declBit(c+55,"master_req_axi_bready", false,-1);
    tracep->declBit(c+59,"master_resp_axi_arready", false,-1);
    tracep->declBus(c+67,"master_resp_axi_rid", false,-1, 3,0);
    tracep->declBus(c+68,"master_resp_axi_rdata", false,-1, 31,0);
    tracep->declBus(c+69,"master_resp_axi_rresp", false,-1, 1,0);
    tracep->declBit(c+70,"master_resp_axi_rlast", false,-1);
    tracep->declBit(c+66,"master_resp_axi_rvalid", false,-1);
    tracep->declBit(c+40,"master_resp_axi_awready", false,-1);
    tracep->declBit(c+50,"master_resp_axi_wready", false,-1);
    tracep->declBus(c+57,"master_resp_axi_bid", false,-1, 3,0);
    tracep->declBus(c+58,"master_resp_axi_bresp", false,-1, 1,0);
    tracep->declBit(c+56,"master_resp_axi_bvalid", false,-1);
    tracep->pushNamePrefix("U_BusArbiter_dut ");
    tracep->declBus(c+3754,"NUM_INPUTS", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+3734,"resetn", false,-1);
    tracep->declBit(c+678,"u_valid", false,-1);
    tracep->declBit(c+679,"d_valid", false,-1);
    tracep->declBit(c+680,"i_valid", false,-1);
    tracep->declBus(c+595,"i_bus_req_axi_araddr", false,-1, 31,0);
    tracep->declBus(c+3744,"i_bus_req_axi_arid", false,-1, 3,0);
    tracep->declBus(c+3745,"i_bus_req_axi_arlen", false,-1, 3,0);
    tracep->declBus(c+3746,"i_bus_req_axi_arsize", false,-1, 2,0);
    tracep->declBus(c+3747,"i_bus_req_axi_arburst", false,-1, 1,0);
    tracep->declBus(c+3736,"i_bus_req_axi_arlock", false,-1, 1,0);
    tracep->declBus(c+3744,"i_bus_req_axi_arcache", false,-1, 3,0);
    tracep->declBus(c+3748,"i_bus_req_axi_arprot", false,-1, 2,0);
    tracep->declBit(c+596,"i_bus_req_axi_arvalid", false,-1);
    tracep->declBit(c+603,"i_bus_req_axi_rready", false,-1);
    tracep->declBus(c+3744,"i_bus_req_axi_awid", false,-1, 3,0);
    tracep->declBus(c+3753,"i_bus_req_axi_awaddr", false,-1, 31,0);
    tracep->declBus(c+3744,"i_bus_req_axi_awlen", false,-1, 3,0);
    tracep->declBus(c+3748,"i_bus_req_axi_awsize", false,-1, 2,0);
    tracep->declBus(c+3736,"i_bus_req_axi_awburst", false,-1, 1,0);
    tracep->declBus(c+3736,"i_bus_req_axi_awlock", false,-1, 1,0);
    tracep->declBus(c+3744,"i_bus_req_axi_awcache", false,-1, 3,0);
    tracep->declBus(c+3748,"i_bus_req_axi_awprot", false,-1, 2,0);
    tracep->declBit(c+3750,"i_bus_req_axi_awvalid", false,-1);
    tracep->declBus(c+3744,"i_bus_req_axi_wid", false,-1, 3,0);
    tracep->declBus(c+3753,"i_bus_req_axi_wdata", false,-1, 31,0);
    tracep->declBus(c+3744,"i_bus_req_axi_wstrb", false,-1, 3,0);
    tracep->declBit(c+3750,"i_bus_req_axi_wlast", false,-1);
    tracep->declBit(c+3750,"i_bus_req_axi_wvalid", false,-1);
    tracep->declBit(c+3750,"i_bus_req_axi_bready", false,-1);
    tracep->declBus(c+609,"d_bus_req_axi_araddr", false,-1, 31,0);
    tracep->declBus(c+3751,"d_bus_req_axi_arid", false,-1, 3,0);
    tracep->declBus(c+3745,"d_bus_req_axi_arlen", false,-1, 3,0);
    tracep->declBus(c+3746,"d_bus_req_axi_arsize", false,-1, 2,0);
    tracep->declBus(c+3747,"d_bus_req_axi_arburst", false,-1, 1,0);
    tracep->declBus(c+3736,"d_bus_req_axi_arlock", false,-1, 1,0);
    tracep->declBus(c+3744,"d_bus_req_axi_arcache", false,-1, 3,0);
    tracep->declBus(c+3748,"d_bus_req_axi_arprot", false,-1, 2,0);
    tracep->declBit(c+610,"d_bus_req_axi_arvalid", false,-1);
    tracep->declBit(c+617,"d_bus_req_axi_rready", false,-1);
    tracep->declBus(c+3751,"d_bus_req_axi_awid", false,-1, 3,0);
    tracep->declBus(c+618,"d_bus_req_axi_awaddr", false,-1, 31,0);
    tracep->declBus(c+3745,"d_bus_req_axi_awlen", false,-1, 3,0);
    tracep->declBus(c+3746,"d_bus_req_axi_awsize", false,-1, 2,0);
    tracep->declBus(c+3747,"d_bus_req_axi_awburst", false,-1, 1,0);
    tracep->declBus(c+3736,"d_bus_req_axi_awlock", false,-1, 1,0);
    tracep->declBus(c+3744,"d_bus_req_axi_awcache", false,-1, 3,0);
    tracep->declBus(c+3748,"d_bus_req_axi_awprot", false,-1, 2,0);
    tracep->declBit(c+619,"d_bus_req_axi_awvalid", false,-1);
    tracep->declBus(c+3751,"d_bus_req_axi_wid", false,-1, 3,0);
    tracep->declBus(c+621,"d_bus_req_axi_wdata", false,-1, 31,0);
    tracep->declBus(c+3752,"d_bus_req_axi_wstrb", false,-1, 3,0);
    tracep->declBit(c+622,"d_bus_req_axi_wlast", false,-1);
    tracep->declBit(c+623,"d_bus_req_axi_wvalid", false,-1);
    tracep->declBit(c+3738,"d_bus_req_axi_bready", false,-1);
    tracep->declBus(c+628,"u_bus_req_axi_araddr", false,-1, 31,0);
    tracep->declBus(c+3745,"u_bus_req_axi_arid", false,-1, 3,0);
    tracep->declBus(c+3744,"u_bus_req_axi_arlen", false,-1, 3,0);
    tracep->declBus(c+629,"u_bus_req_axi_arsize", false,-1, 2,0);
    tracep->declBus(c+3747,"u_bus_req_axi_arburst", false,-1, 1,0);
    tracep->declBus(c+3736,"u_bus_req_axi_arlock", false,-1, 1,0);
    tracep->declBus(c+3744,"u_bus_req_axi_arcache", false,-1, 3,0);
    tracep->declBus(c+3748,"u_bus_req_axi_arprot", false,-1, 2,0);
    tracep->declBit(c+630,"u_bus_req_axi_arvalid", false,-1);
    tracep->declBit(c+637,"u_bus_req_axi_rready", false,-1);
    tracep->declBus(c+3745,"u_bus_req_axi_awid", false,-1, 3,0);
    tracep->declBus(c+638,"u_bus_req_axi_awaddr", false,-1, 31,0);
    tracep->declBus(c+3744,"u_bus_req_axi_awlen", false,-1, 3,0);
    tracep->declBus(c+3746,"u_bus_req_axi_awsize", false,-1, 2,0);
    tracep->declBus(c+3747,"u_bus_req_axi_awburst", false,-1, 1,0);
    tracep->declBus(c+3736,"u_bus_req_axi_awlock", false,-1, 1,0);
    tracep->declBus(c+3744,"u_bus_req_axi_awcache", false,-1, 3,0);
    tracep->declBus(c+3748,"u_bus_req_axi_awprot", false,-1, 2,0);
    tracep->declBit(c+639,"u_bus_req_axi_awvalid", false,-1);
    tracep->declBus(c+3751,"u_bus_req_axi_wid", false,-1, 3,0);
    tracep->declBus(c+641,"u_bus_req_axi_wdata", false,-1, 31,0);
    tracep->declBus(c+642,"u_bus_req_axi_wstrb", false,-1, 3,0);
    tracep->declBit(c+643,"u_bus_req_axi_wlast", false,-1);
    tracep->declBit(c+643,"u_bus_req_axi_wvalid", false,-1);
    tracep->declBit(c+3738,"u_bus_req_axi_bready", false,-1);
    tracep->declBit(c+59,"master_resp_axi_arready", false,-1);
    tracep->declBus(c+67,"master_resp_axi_rid", false,-1, 3,0);
    tracep->declBus(c+68,"master_resp_axi_rdata", false,-1, 31,0);
    tracep->declBus(c+69,"master_resp_axi_rresp", false,-1, 1,0);
    tracep->declBit(c+70,"master_resp_axi_rlast", false,-1);
    tracep->declBit(c+66,"master_resp_axi_rvalid", false,-1);
    tracep->declBit(c+40,"master_resp_axi_awready", false,-1);
    tracep->declBit(c+50,"master_resp_axi_wready", false,-1);
    tracep->declBus(c+57,"master_resp_axi_bid", false,-1, 3,0);
    tracep->declBus(c+58,"master_resp_axi_bresp", false,-1, 1,0);
    tracep->declBit(c+56,"master_resp_axi_bvalid", false,-1);
    tracep->declBit(c+597,"i_bus_resp_axi_arready", false,-1);
    tracep->declBus(c+598,"i_bus_resp_axi_rid", false,-1, 3,0);
    tracep->declBus(c+599,"i_bus_resp_axi_rdata", false,-1, 31,0);
    tracep->declBus(c+600,"i_bus_resp_axi_rresp", false,-1, 1,0);
    tracep->declBit(c+601,"i_bus_resp_axi_rlast", false,-1);
    tracep->declBit(c+602,"i_bus_resp_axi_rvalid", false,-1);
    tracep->declBit(c+604,"i_bus_resp_axi_awready", false,-1);
    tracep->declBit(c+605,"i_bus_resp_axi_wready", false,-1);
    tracep->declBus(c+606,"i_bus_resp_axi_bid", false,-1, 3,0);
    tracep->declBus(c+607,"i_bus_resp_axi_bresp", false,-1, 1,0);
    tracep->declBit(c+608,"i_bus_resp_axi_bvalid", false,-1);
    tracep->declBit(c+611,"d_bus_resp_axi_arready", false,-1);
    tracep->declBus(c+612,"d_bus_resp_axi_rid", false,-1, 3,0);
    tracep->declBus(c+613,"d_bus_resp_axi_rdata", false,-1, 31,0);
    tracep->declBus(c+614,"d_bus_resp_axi_rresp", false,-1, 1,0);
    tracep->declBit(c+615,"d_bus_resp_axi_rlast", false,-1);
    tracep->declBit(c+616,"d_bus_resp_axi_rvalid", false,-1);
    tracep->declBit(c+620,"d_bus_resp_axi_awready", false,-1);
    tracep->declBit(c+624,"d_bus_resp_axi_wready", false,-1);
    tracep->declBus(c+625,"d_bus_resp_axi_bid", false,-1, 3,0);
    tracep->declBus(c+626,"d_bus_resp_axi_bresp", false,-1, 1,0);
    tracep->declBit(c+627,"d_bus_resp_axi_bvalid", false,-1);
    tracep->declBit(c+631,"u_bus_resp_axi_arready", false,-1);
    tracep->declBus(c+632,"u_bus_resp_axi_rid", false,-1, 3,0);
    tracep->declBus(c+633,"u_bus_resp_axi_rdata", false,-1, 31,0);
    tracep->declBus(c+634,"u_bus_resp_axi_rresp", false,-1, 1,0);
    tracep->declBit(c+635,"u_bus_resp_axi_rlast", false,-1);
    tracep->declBit(c+636,"u_bus_resp_axi_rvalid", false,-1);
    tracep->declBit(c+640,"u_bus_resp_axi_awready", false,-1);
    tracep->declBit(c+644,"u_bus_resp_axi_wready", false,-1);
    tracep->declBus(c+645,"u_bus_resp_axi_bid", false,-1, 3,0);
    tracep->declBus(c+646,"u_bus_resp_axi_bresp", false,-1, 1,0);
    tracep->declBit(c+647,"u_bus_resp_axi_bvalid", false,-1);
    tracep->declBus(c+61,"o_bus_req_axi_araddr", false,-1, 31,0);
    tracep->declBus(c+42,"o_bus_req_axi_arid", false,-1, 3,0);
    tracep->declBus(c+419,"o_bus_req_axi_arlen", false,-1, 3,0);
    tracep->declBus(c+63,"o_bus_req_axi_arsize", false,-1, 2,0);
    tracep->declBus(c+64,"o_bus_req_axi_arburst", false,-1, 1,0);
    tracep->declBus(c+422,"o_bus_req_axi_arlock", false,-1, 1,0);
    tracep->declBus(c+48,"o_bus_req_axi_arcache", false,-1, 3,0);
    tracep->declBus(c+49,"o_bus_req_axi_arprot", false,-1, 2,0);
    tracep->declBit(c+60,"o_bus_req_axi_arvalid", false,-1);
    tracep->declBit(c+65,"o_bus_req_axi_rready", false,-1);
    tracep->declBus(c+42,"o_bus_req_axi_awid", false,-1, 3,0);
    tracep->declBus(c+43,"o_bus_req_axi_awaddr", false,-1, 31,0);
    tracep->declBus(c+420,"o_bus_req_axi_awlen", false,-1, 3,0);
    tracep->declBus(c+45,"o_bus_req_axi_awsize", false,-1, 2,0);
    tracep->declBus(c+46,"o_bus_req_axi_awburst", false,-1, 1,0);
    tracep->declBus(c+422,"o_bus_req_axi_awlock", false,-1, 1,0);
    tracep->declBus(c+48,"o_bus_req_axi_awcache", false,-1, 3,0);
    tracep->declBus(c+49,"o_bus_req_axi_awprot", false,-1, 2,0);
    tracep->declBit(c+41,"o_bus_req_axi_awvalid", false,-1);
    tracep->declBus(c+418,"o_bus_req_axi_wid", false,-1, 3,0);
    tracep->declBus(c+52,"o_bus_req_axi_wdata", false,-1, 31,0);
    tracep->declBus(c+53,"o_bus_req_axi_wstrb", false,-1, 3,0);
    tracep->declBit(c+54,"o_bus_req_axi_wlast", false,-1);
    tracep->declBit(c+51,"o_bus_req_axi_wvalid", false,-1);
    tracep->declBit(c+55,"o_bus_req_axi_bready", false,-1);
    tracep->declBit(c+681,"busy", false,-1);
    tracep->declBus(c+682,"select", false,-1, 2,0);
    tracep->declBus(c+683,"index", false,-1, 2,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("U_DCache ");
    tracep->declBus(c+3755,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3756,"CACHELINE_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3757,"FIFO_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBus(c+3759,"WORDS_PER_LINE", false,-1, 31,0);
    tracep->declBus(c+3760,"WAY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3761,"BLOCK_NUMS", false,-1, 31,0);
    tracep->declBus(c+3759,"BYTES_PER_WORD", false,-1, 31,0);
    tracep->declBus(c+3762,"INDEX_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3759,"OFFSET_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3763,"TAG_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3759,"WSTRB_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3764,"DIRTY_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBit(c+546,"data_valid", false,-1);
    tracep->declBit(c+547,"data_op", false,-1);
    tracep->declBus(c+548,"data_index", false,-1, 7,0);
    tracep->declBus(c+549,"data_tag", false,-1, 19,0);
    tracep->declBus(c+550,"data_offset", false,-1, 3,0);
    tracep->declBus(c+552,"data_wdata", false,-1, 31,0);
    tracep->declBus(c+551,"data_wstrb", false,-1, 3,0);
    tracep->declBus(c+553,"data_rdata", false,-1, 31,0);
    tracep->declBus(c+554,"load_size", false,-1, 2,0);
    tracep->declBit(c+556,"busy", false,-1);
    tracep->declBit(c+502,"is_DCacheInst", false,-1);
    tracep->declBus(c+504,"CacheInst_type", false,-1, 2,0);
    tracep->declBit(c+557,"store_record", false,-1);
    tracep->declBit(c+513,"dcache_rd_req", false,-1);
    tracep->declBus(c+514,"dcache_rd_addr", false,-1, 31,0);
    tracep->declBit(c+515,"dcache_rd_rdy", false,-1);
    tracep->declBit(c+528,"dcache_wr_valid", false,-1);
    tracep->declBit(c+516,"dcache_ret_valid", false,-1);
    tracep->declArray(c+517,"dcache_ret_data", false,-1, 127,0);
    tracep->declBit(c+521,"dcache_wr_req", false,-1);
    tracep->declBit(c+527,"dcache_wr_rdy", false,-1);
    tracep->declBus(c+522,"dcache_wr_addr", false,-1, 31,0);
    tracep->declArray(c+523,"dcache_wr_data", false,-1, 127,0);
    tracep->declBit(c+529,"udcache_rd_req", false,-1);
    tracep->declBus(c+530,"udcache_rd_addr", false,-1, 31,0);
    tracep->declBus(c+531,"udcache_load_size", false,-1, 2,0);
    tracep->declBit(c+532,"udcache_rd_rdy", false,-1);
    tracep->declBit(c+533,"udcache_ret_valid", false,-1);
    tracep->declBit(c+540,"udcache_wr_valid", false,-1);
    tracep->declBus(c+534,"udcache_ret_data", false,-1, 31,0);
    tracep->declBus(c+537,"udcache_wr_strb", false,-1, 3,0);
    tracep->declBit(c+535,"udcache_wr_req", false,-1);
    tracep->declBit(c+539,"udcache_wr_rdy", false,-1);
    tracep->declBus(c+536,"udcache_wr_addr", false,-1, 31,0);
    tracep->declBus(c+538,"udcache_wr_data", false,-1, 31,0);
    tracep->declBit(c+555,"isUncache", false,-1);
    tracep->declBus(c+3748,"LOOKUP", false,-1, 2,0);
    tracep->declBus(c+3765,"MISSDIRTY", false,-1, 2,0);
    tracep->declBus(c+3746,"WRITEBACK", false,-1, 2,0);
    tracep->declBus(c+3766,"MISSCLEAN", false,-1, 2,0);
    tracep->declBus(c+3767,"REFILL", false,-1, 2,0);
    tracep->declBus(c+3768,"REFILLDONE", false,-1, 2,0);
    tracep->declBus(c+3748,"UNCACHE_LOOKUP", false,-1, 2,0);
    tracep->declBus(c+3765,"UNCACHE_LOAD", false,-1, 2,0);
    tracep->declBus(c+3746,"WRITE_FIFO", false,-1, 2,0);
    tracep->declBus(c+3766,"UNCACHE_RETURN", false,-1, 2,0);
    tracep->declBus(c+3767,"UNCACHE_DONE", false,-1, 2,0);
    tracep->declBus(c+3769,"WRITE_IDLE", false,-1, 0,0);
    tracep->declBus(c+3770,"WRITE_START", false,-1, 0,0);
    tracep->declBus(c+3736,"FIFO_IDLE", false,-1, 1,0);
    tracep->declBus(c+3747,"FIFO_WAIT", false,-1, 1,0);
    tracep->declBus(c+3771,"FIFO_RETURN", false,-1, 1,0);
    tracep->declBus(c+3736,"CACHEINST_IDLE", false,-1, 1,0);
    tracep->declBus(c+3747,"CACHEINST_LOOKUP", false,-1, 1,0);
    tracep->declBus(c+3771,"CACHEINST_WAIT", false,-1, 1,0);
    tracep->declBus(c+3772,"CACHEINST_DONE", false,-1, 1,0);
    tracep->declBus(c+684,"dcache_state", false,-1, 2,0);
    tracep->declBus(c+685,"dcache_nextstate", false,-1, 2,0);
    tracep->declBus(c+686,"uncache_state", false,-1, 2,0);
    tracep->declBus(c+687,"uncache_nextstate", false,-1, 2,0);
    tracep->declBit(c+688,"write_state", false,-1);
    tracep->declBit(c+689,"write_nextstate", false,-1);
    tracep->declBus(c+690,"fifo_state", false,-1, 1,0);
    tracep->declBus(c+691,"fifo_nextstate", false,-1, 1,0);
    tracep->declBus(c+692,"CacheInst_state", false,-1, 1,0);
    tracep->declBus(c+693,"CacheInst_nextstate", false,-1, 1,0);
    tracep->declBit(c+546,"reqbuffer_en", false,-1);
    tracep->declBit(c+694,"reqbuffer_flush", false,-1);
    tracep->declBit(c+695,"reqbuffer_data_valid", false,-1);
    tracep->declBit(c+696,"reqbuffer_data_op", false,-1);
    tracep->declBus(c+697,"reqbuffer_data_index", false,-1, 7,0);
    tracep->declBus(c+698,"reqbuffer_data_tag", false,-1, 19,0);
    tracep->declBus(c+699,"reqbuffer_data_offset", false,-1, 3,0);
    tracep->declBus(c+700,"reqbuffer_data_wdata", false,-1, 31,0);
    tracep->declBus(c+701,"reqbuffer_data_wstrb", false,-1, 3,0);
    tracep->declBus(c+531,"reqbuffer_load_size", false,-1, 2,0);
    tracep->declBit(c+702,"reqbuffer_data_isUncache", false,-1);
    tracep->declBit(c+703,"reqbuffer_is_DCacheInst", false,-1);
    tracep->declBus(c+704,"reqbuffer_CacheInst_type", false,-1, 2,0);
    tracep->declBit(c+705,"writebuffer_en", false,-1);
    tracep->declBus(c+706,"writebuffer_data_index", false,-1, 7,0);
    tracep->declBus(c+707,"writebuffer_data_hit", false,-1, 1,0);
    tracep->declBus(c+708,"writebuffer_data_tag", false,-1, 19,0);
    tracep->declBus(c+709,"writebuffer_data_offset", false,-1, 3,0);
    tracep->declBus(c+710,"writebuffer_data_wdata", false,-1, 31,0);
    tracep->declBus(c+711,"hit", false,-1, 1,0);
    tracep->declBit(c+712,"cache_hit", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+714,"delayed_cache_hit", false,-1);
    tracep->declBit(c+715,"delayed_hit_wr", false,-1);
    tracep->declBit(c+716,"data_read_en", false,-1);
    tracep->declBus(c+717,"dirty_we", false,-1, 1,0);
    tracep->declBus(c+718,"tagv_we", false,-1, 1,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+719+i*1,"data_we", true,(i+0), 3,0);
    }
    tracep->declBus(c+721,"dirty_index", false,-1, 7,0);
    tracep->declBus(c+722,"tagv_index", false,-1, 7,0);
    tracep->declBus(c+723,"write_index", false,-1, 7,0);
    tracep->declBus(c+724,"read_index", false,-1, 7,0);
    tracep->declBus(c+725,"tagv_wdata", false,-1, 20,0);
    tracep->declBit(c+726,"dirty_wbit", false,-1);
    tracep->declBus(c+727,"dirty_rbit", false,-1, 1,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+728+i*1,"tag_rdata", true,(i+0), 19,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declBit(c+730+i*1,"valid_rdata", true,(i+0));
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+732+i*1,"dcache_wdata", true,(i+0), 31,0);
    }
    tracep->pushNamePrefix("dcache_rdata");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+736,"[0]", false,-1, 31,0);
    tracep->declBus(c+737,"[1]", false,-1, 31,0);
    tracep->declBus(c+738,"[2]", false,-1, 31,0);
    tracep->declBus(c+739,"[3]", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+740,"[0]", false,-1, 31,0);
    tracep->declBus(c+741,"[1]", false,-1, 31,0);
    tracep->declBus(c+742,"[2]", false,-1, 31,0);
    tracep->declBus(c+743,"[3]", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+744+i*1,"dcache_rdata_sel", true,(i+0), 31,0);
    }
    tracep->declBus(c+746,"dcache_write_data", false,-1, 31,0);
    tracep->declBus(c+747,"uncache_rdata", false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+748+i*1,"delayed_tag_rdata", true,(i+0), 19,0);
    }
    tracep->declBus(c+750,"sel_way", false,-1, 0,0);
    tracep->declBit(c+751,"plru_en", false,-1);
    tracep->declBit(c+752,"uncache_busy", false,-1);
    tracep->declBit(c+753,"dcache_busy", false,-1);
    tracep->declBit(c+754,"CacheInst_busy", false,-1);
    tracep->declArray(c+755,"FIFO_din", false,-1, 67,0);
    tracep->declBit(c+758,"FIFO_rd_en", false,-1);
    tracep->declBit(c+759,"FIFO_wr_en", false,-1);
    tracep->declBit(c+760,"FIFO_full", false,-1);
    tracep->declBit(c+761,"FIFO_empty", false,-1);
    tracep->declBus(c+536,"FIFO_wr_addr", false,-1, 31,0);
    tracep->declBus(c+538,"FIFO_wr_data", false,-1, 31,0);
    tracep->declBus(c+537,"FIFO_wr_wstrb", false,-1, 3,0);
    tracep->pushNamePrefix("U_FIFO ");
    tracep->declBus(c+3757,"FIFO_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3755,"BUFFER_DEPTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declArray(c+755,"din", false,-1, 67,0);
    tracep->declBit(c+758,"rd_en", false,-1);
    tracep->declBit(c+759,"wr_en", false,-1);
    tracep->declBit(c+760,"full", false,-1);
    tracep->declBit(c+761,"empty", false,-1);
    tracep->declArray(c+762,"dout", false,-1, 67,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declArray(c+765+i*3,"fifo_buffer", true,(i+0), 67,0);
    }
    tracep->declBus(c+861,"read_ptr", false,-1, 4,0);
    tracep->declBus(c+862,"write_ptr", false,-1, 4,0);
    tracep->declBus(c+863,"i", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk6[0] ");
    tracep->pushNamePrefix("dcache_ram_dirty ");
    tracep->declBus(c+3764,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3761,"SIZE", false,-1, 31,0);
    tracep->declBus(c+3749,"LATENCY", false,-1, 31,0);
    tracep->declBus(c+3761,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3762,"ADDR_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+423,"rsta", false,-1);
    tracep->declBit(c+864,"wea", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBus(c+721,"addra", false,-1, 7,0);
    tracep->declBus(c+726,"dina", false,-1, 0,0);
    tracep->declBus(c+865,"douta", false,-1, 0,0);
    tracep->pushNamePrefix("xpm_memory_spram_inst ");
    tracep->declBus(c+3773,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3774,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declQuad(c+3775,"ECC_MODE", false,-1, 47,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declArray(c+3780,"WAKEUP_TIME", false,-1, 103,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3779,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3779,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3784,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declArray(c+3787,"WRITE_MODE_A", false,-1, 79,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+423,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+864,"wea", false,-1, 0,0);
    tracep->declBus(c+721,"addra", false,-1, 7,0);
    tracep->declBus(c+726,"dina", false,-1, 0,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+865,"douta", false,-1, 0,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBus(c+3784,"P_MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_base_inst ");
    tracep->declBus(c+3784,"MEMORY_TYPE", false,-1, 31,0);
    tracep->declBus(c+3773,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3784,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"VERSION", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3779,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3779,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3784,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3779,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3779,"BYTE_WRITE_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3784,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+423,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+864,"wea", false,-1, 0,0);
    tracep->declBus(c+721,"addra", false,-1, 7,0);
    tracep->declBus(c+726,"dina", false,-1, 0,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+865,"douta", false,-1, 0,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBit(c+3750,"clkb", false,-1);
    tracep->declBit(c+3750,"rstb", false,-1);
    tracep->declBit(c+3750,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3750,"web", false,-1, 0,0);
    tracep->declBus(c+3791,"addrb", false,-1, 7,0);
    tracep->declBus(c+3750,"dinb", false,-1, 0,0);
    tracep->declBit(c+3750,"injectsbiterrb", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb", false,-1);
    tracep->declBus(c+3750,"doutb", false,-1, 0,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declArray(c+3792,"P_MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declBus(c+3779,"P_MIN_WIDTH_DATA_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MIN_WIDTH_DATA_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MIN_WIDTH_DATA", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MIN_WIDTH_DATA_ECC", false,-1, 31,0);
    tracep->declBus(c+3773,"P_MAX_DEPTH_DATA", false,-1, 31,0);
    tracep->declArray(c+3795,"P_ECC_MODE", false,-1, 175,0);
    tracep->declBus(c+3801,"P_MEMORY_OPT", false,-1, 23,0);
    tracep->declBus(c+3779,"P_WIDTH_COL_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WIDTH_COL_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3801,"P_SDP_WRITE_MODE", false,-1, 23,0);
    tracep->declBus(c+3802,"rsta_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3802,"rstb_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3749,"NUM_CHAR_LOC", false,-1, 31,0);
    tracep->declBus(c+3749,"MAX_NUM_CHAR", false,-1, 31,0);
    tracep->declBus(c+3803,"P_MIN_WIDTH_DATA_SHFT", false,-1, 31,0);
    tracep->declBus(c+3764,"P_MIN_WIDTH_DATA_LDW", false,-1, 31,0);
    tracep->declBus(c+3749,"num_char_in_param", false,-1, 31,0);
    tracep->declBus(c+3804,"douta_bb", false,-1, 0,0);
    tracep->declBus(c+3805,"doutb_bb", false,-1, 0,0);
    tracep->declBit(c+3738,"ena_i", false,-1);
    tracep->declBus(c+864,"wea_i", false,-1, 0,0);
    tracep->declBus(c+721,"addra_i", false,-1, 7,0);
    tracep->declBus(c+726,"dina_i", false,-1, 0,0);
    tracep->declBit(c+3738,"ena_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regcea_i", false,-1);
    tracep->declBit(c+3750,"enb_i", false,-1);
    tracep->declBus(c+3750,"web_i", false,-1, 0,0);
    tracep->declBus(c+3791,"addrb_i", false,-1, 7,0);
    tracep->declBus(c+3750,"dinb_i", false,-1, 0,0);
    tracep->declBit(c+3750,"enb_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regceb_i", false,-1);
    tracep->declBit(c+3750,"sleep_int_a", false,-1);
    tracep->declBit(c+3750,"sleep_int_b", false,-1);
    tracep->declBus(c+721,"addra_aslp_sim", false,-1, 7,0);
    tracep->declBus(c+3791,"addrb_aslp_sim", false,-1, 7,0);
    tracep->declBit(c+3750,"injectsbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectsbiterrb_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb_sim", false,-1);
    tracep->pushNamePrefix("config_drc ");
    tracep->declBit(c+3750,"drc_err_flag", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_rd_a ");
    tracep->declBus(c+3764,"READ_DATA_WIDTH_A_ECC", false,-1, 31,0);
    tracep->declBus(c+721,"addra_int", false,-1, 7,0);
    tracep->declBus(c+865,"douta_reg", false,-1, 0,0);
    tracep->declBus(c+3769,"rsta_val", false,-1, 0,0);
    tracep->declBit(c+3750,"sbiterra_i", false,-1);
    tracep->declBit(c+3750,"dbiterra_i", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_wr_a ");
    tracep->declBus(c+721,"addra_int", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init_zeroes ");
    tracep->declBus(c+2,"initword", false,-1, 31,0);
    tracep->popNamePrefix(5);
    tracep->pushNamePrefix("genblk6[1] ");
    tracep->pushNamePrefix("dcache_ram_dirty ");
    tracep->declBus(c+3764,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3761,"SIZE", false,-1, 31,0);
    tracep->declBus(c+3749,"LATENCY", false,-1, 31,0);
    tracep->declBus(c+3761,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3762,"ADDR_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+423,"rsta", false,-1);
    tracep->declBit(c+866,"wea", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBus(c+721,"addra", false,-1, 7,0);
    tracep->declBus(c+726,"dina", false,-1, 0,0);
    tracep->declBus(c+867,"douta", false,-1, 0,0);
    tracep->pushNamePrefix("xpm_memory_spram_inst ");
    tracep->declBus(c+3773,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3774,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declQuad(c+3775,"ECC_MODE", false,-1, 47,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declArray(c+3780,"WAKEUP_TIME", false,-1, 103,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3779,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3779,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3784,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declArray(c+3787,"WRITE_MODE_A", false,-1, 79,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+423,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+866,"wea", false,-1, 0,0);
    tracep->declBus(c+721,"addra", false,-1, 7,0);
    tracep->declBus(c+726,"dina", false,-1, 0,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+867,"douta", false,-1, 0,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBus(c+3784,"P_MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_base_inst ");
    tracep->declBus(c+3784,"MEMORY_TYPE", false,-1, 31,0);
    tracep->declBus(c+3773,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3784,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"VERSION", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3779,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3779,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3784,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3779,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3779,"BYTE_WRITE_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3784,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+423,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+866,"wea", false,-1, 0,0);
    tracep->declBus(c+721,"addra", false,-1, 7,0);
    tracep->declBus(c+726,"dina", false,-1, 0,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+867,"douta", false,-1, 0,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBit(c+3750,"clkb", false,-1);
    tracep->declBit(c+3750,"rstb", false,-1);
    tracep->declBit(c+3750,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3750,"web", false,-1, 0,0);
    tracep->declBus(c+3791,"addrb", false,-1, 7,0);
    tracep->declBus(c+3750,"dinb", false,-1, 0,0);
    tracep->declBit(c+3750,"injectsbiterrb", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb", false,-1);
    tracep->declBus(c+3750,"doutb", false,-1, 0,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declArray(c+3792,"P_MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declBus(c+3779,"P_MIN_WIDTH_DATA_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MIN_WIDTH_DATA_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MIN_WIDTH_DATA", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MIN_WIDTH_DATA_ECC", false,-1, 31,0);
    tracep->declBus(c+3773,"P_MAX_DEPTH_DATA", false,-1, 31,0);
    tracep->declArray(c+3795,"P_ECC_MODE", false,-1, 175,0);
    tracep->declBus(c+3801,"P_MEMORY_OPT", false,-1, 23,0);
    tracep->declBus(c+3779,"P_WIDTH_COL_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WIDTH_COL_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3801,"P_SDP_WRITE_MODE", false,-1, 23,0);
    tracep->declBus(c+3802,"rsta_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3802,"rstb_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3749,"NUM_CHAR_LOC", false,-1, 31,0);
    tracep->declBus(c+3749,"MAX_NUM_CHAR", false,-1, 31,0);
    tracep->declBus(c+3803,"P_MIN_WIDTH_DATA_SHFT", false,-1, 31,0);
    tracep->declBus(c+3764,"P_MIN_WIDTH_DATA_LDW", false,-1, 31,0);
    tracep->declBus(c+3749,"num_char_in_param", false,-1, 31,0);
    tracep->declBus(c+3806,"douta_bb", false,-1, 0,0);
    tracep->declBus(c+3807,"doutb_bb", false,-1, 0,0);
    tracep->declBit(c+3738,"ena_i", false,-1);
    tracep->declBus(c+866,"wea_i", false,-1, 0,0);
    tracep->declBus(c+721,"addra_i", false,-1, 7,0);
    tracep->declBus(c+726,"dina_i", false,-1, 0,0);
    tracep->declBit(c+3738,"ena_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regcea_i", false,-1);
    tracep->declBit(c+3750,"enb_i", false,-1);
    tracep->declBus(c+3750,"web_i", false,-1, 0,0);
    tracep->declBus(c+3791,"addrb_i", false,-1, 7,0);
    tracep->declBus(c+3750,"dinb_i", false,-1, 0,0);
    tracep->declBit(c+3750,"enb_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regceb_i", false,-1);
    tracep->declBit(c+3750,"sleep_int_a", false,-1);
    tracep->declBit(c+3750,"sleep_int_b", false,-1);
    tracep->declBus(c+721,"addra_aslp_sim", false,-1, 7,0);
    tracep->declBus(c+3791,"addrb_aslp_sim", false,-1, 7,0);
    tracep->declBit(c+3750,"injectsbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectsbiterrb_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb_sim", false,-1);
    tracep->pushNamePrefix("config_drc ");
    tracep->declBit(c+3750,"drc_err_flag", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_rd_a ");
    tracep->declBus(c+3764,"READ_DATA_WIDTH_A_ECC", false,-1, 31,0);
    tracep->declBus(c+721,"addra_int", false,-1, 7,0);
    tracep->declBus(c+867,"douta_reg", false,-1, 0,0);
    tracep->declBus(c+3769,"rsta_val", false,-1, 0,0);
    tracep->declBit(c+3750,"sbiterra_i", false,-1);
    tracep->declBit(c+3750,"dbiterra_i", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_wr_a ");
    tracep->declBus(c+721,"addra_int", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init_zeroes ");
    tracep->declBus(c+3,"initword", false,-1, 31,0);
    tracep->popNamePrefix(5);
    tracep->pushNamePrefix("genblk7[0] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+868,"update", false,-1);
    tracep->declBus(c+869,"plru", false,-1, 0,0);
    tracep->declBus(c+869,"state", false,-1, 0,0);
    tracep->declBus(c+870,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[100] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+871,"update", false,-1);
    tracep->declBus(c+872,"plru", false,-1, 0,0);
    tracep->declBus(c+872,"state", false,-1, 0,0);
    tracep->declBus(c+873,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[101] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+874,"update", false,-1);
    tracep->declBus(c+875,"plru", false,-1, 0,0);
    tracep->declBus(c+875,"state", false,-1, 0,0);
    tracep->declBus(c+876,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[102] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+877,"update", false,-1);
    tracep->declBus(c+878,"plru", false,-1, 0,0);
    tracep->declBus(c+878,"state", false,-1, 0,0);
    tracep->declBus(c+879,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[103] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+880,"update", false,-1);
    tracep->declBus(c+881,"plru", false,-1, 0,0);
    tracep->declBus(c+881,"state", false,-1, 0,0);
    tracep->declBus(c+882,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[104] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+883,"update", false,-1);
    tracep->declBus(c+884,"plru", false,-1, 0,0);
    tracep->declBus(c+884,"state", false,-1, 0,0);
    tracep->declBus(c+885,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[105] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+886,"update", false,-1);
    tracep->declBus(c+887,"plru", false,-1, 0,0);
    tracep->declBus(c+887,"state", false,-1, 0,0);
    tracep->declBus(c+888,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[106] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+889,"update", false,-1);
    tracep->declBus(c+890,"plru", false,-1, 0,0);
    tracep->declBus(c+890,"state", false,-1, 0,0);
    tracep->declBus(c+891,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[107] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+892,"update", false,-1);
    tracep->declBus(c+893,"plru", false,-1, 0,0);
    tracep->declBus(c+893,"state", false,-1, 0,0);
    tracep->declBus(c+894,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[108] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+895,"update", false,-1);
    tracep->declBus(c+896,"plru", false,-1, 0,0);
    tracep->declBus(c+896,"state", false,-1, 0,0);
    tracep->declBus(c+897,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[109] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+898,"update", false,-1);
    tracep->declBus(c+899,"plru", false,-1, 0,0);
    tracep->declBus(c+899,"state", false,-1, 0,0);
    tracep->declBus(c+900,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[10] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+901,"update", false,-1);
    tracep->declBus(c+902,"plru", false,-1, 0,0);
    tracep->declBus(c+902,"state", false,-1, 0,0);
    tracep->declBus(c+903,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[110] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+904,"update", false,-1);
    tracep->declBus(c+905,"plru", false,-1, 0,0);
    tracep->declBus(c+905,"state", false,-1, 0,0);
    tracep->declBus(c+906,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[111] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+907,"update", false,-1);
    tracep->declBus(c+908,"plru", false,-1, 0,0);
    tracep->declBus(c+908,"state", false,-1, 0,0);
    tracep->declBus(c+909,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[112] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+910,"update", false,-1);
    tracep->declBus(c+911,"plru", false,-1, 0,0);
    tracep->declBus(c+911,"state", false,-1, 0,0);
    tracep->declBus(c+912,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[113] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+913,"update", false,-1);
    tracep->declBus(c+914,"plru", false,-1, 0,0);
    tracep->declBus(c+914,"state", false,-1, 0,0);
    tracep->declBus(c+915,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[114] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+916,"update", false,-1);
    tracep->declBus(c+917,"plru", false,-1, 0,0);
    tracep->declBus(c+917,"state", false,-1, 0,0);
    tracep->declBus(c+918,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[115] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+919,"update", false,-1);
    tracep->declBus(c+920,"plru", false,-1, 0,0);
    tracep->declBus(c+920,"state", false,-1, 0,0);
    tracep->declBus(c+921,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[116] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+922,"update", false,-1);
    tracep->declBus(c+923,"plru", false,-1, 0,0);
    tracep->declBus(c+923,"state", false,-1, 0,0);
    tracep->declBus(c+924,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[117] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+925,"update", false,-1);
    tracep->declBus(c+926,"plru", false,-1, 0,0);
    tracep->declBus(c+926,"state", false,-1, 0,0);
    tracep->declBus(c+927,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[118] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+928,"update", false,-1);
    tracep->declBus(c+929,"plru", false,-1, 0,0);
    tracep->declBus(c+929,"state", false,-1, 0,0);
    tracep->declBus(c+930,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[119] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+931,"update", false,-1);
    tracep->declBus(c+932,"plru", false,-1, 0,0);
    tracep->declBus(c+932,"state", false,-1, 0,0);
    tracep->declBus(c+933,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[11] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+934,"update", false,-1);
    tracep->declBus(c+935,"plru", false,-1, 0,0);
    tracep->declBus(c+935,"state", false,-1, 0,0);
    tracep->declBus(c+936,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[120] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+937,"update", false,-1);
    tracep->declBus(c+938,"plru", false,-1, 0,0);
    tracep->declBus(c+938,"state", false,-1, 0,0);
    tracep->declBus(c+939,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[121] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+940,"update", false,-1);
    tracep->declBus(c+941,"plru", false,-1, 0,0);
    tracep->declBus(c+941,"state", false,-1, 0,0);
    tracep->declBus(c+942,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[122] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+943,"update", false,-1);
    tracep->declBus(c+944,"plru", false,-1, 0,0);
    tracep->declBus(c+944,"state", false,-1, 0,0);
    tracep->declBus(c+945,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[123] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+946,"update", false,-1);
    tracep->declBus(c+947,"plru", false,-1, 0,0);
    tracep->declBus(c+947,"state", false,-1, 0,0);
    tracep->declBus(c+948,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[124] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+949,"update", false,-1);
    tracep->declBus(c+950,"plru", false,-1, 0,0);
    tracep->declBus(c+950,"state", false,-1, 0,0);
    tracep->declBus(c+951,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[125] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+952,"update", false,-1);
    tracep->declBus(c+953,"plru", false,-1, 0,0);
    tracep->declBus(c+953,"state", false,-1, 0,0);
    tracep->declBus(c+954,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[126] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+955,"update", false,-1);
    tracep->declBus(c+956,"plru", false,-1, 0,0);
    tracep->declBus(c+956,"state", false,-1, 0,0);
    tracep->declBus(c+957,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[127] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+958,"update", false,-1);
    tracep->declBus(c+959,"plru", false,-1, 0,0);
    tracep->declBus(c+959,"state", false,-1, 0,0);
    tracep->declBus(c+960,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[128] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+961,"update", false,-1);
    tracep->declBus(c+962,"plru", false,-1, 0,0);
    tracep->declBus(c+962,"state", false,-1, 0,0);
    tracep->declBus(c+963,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[129] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+964,"update", false,-1);
    tracep->declBus(c+965,"plru", false,-1, 0,0);
    tracep->declBus(c+965,"state", false,-1, 0,0);
    tracep->declBus(c+966,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[12] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+967,"update", false,-1);
    tracep->declBus(c+968,"plru", false,-1, 0,0);
    tracep->declBus(c+968,"state", false,-1, 0,0);
    tracep->declBus(c+969,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[130] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+970,"update", false,-1);
    tracep->declBus(c+971,"plru", false,-1, 0,0);
    tracep->declBus(c+971,"state", false,-1, 0,0);
    tracep->declBus(c+972,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[131] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+973,"update", false,-1);
    tracep->declBus(c+974,"plru", false,-1, 0,0);
    tracep->declBus(c+974,"state", false,-1, 0,0);
    tracep->declBus(c+975,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[132] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+976,"update", false,-1);
    tracep->declBus(c+977,"plru", false,-1, 0,0);
    tracep->declBus(c+977,"state", false,-1, 0,0);
    tracep->declBus(c+978,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[133] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+979,"update", false,-1);
    tracep->declBus(c+980,"plru", false,-1, 0,0);
    tracep->declBus(c+980,"state", false,-1, 0,0);
    tracep->declBus(c+981,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[134] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+982,"update", false,-1);
    tracep->declBus(c+983,"plru", false,-1, 0,0);
    tracep->declBus(c+983,"state", false,-1, 0,0);
    tracep->declBus(c+984,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[135] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+985,"update", false,-1);
    tracep->declBus(c+986,"plru", false,-1, 0,0);
    tracep->declBus(c+986,"state", false,-1, 0,0);
    tracep->declBus(c+987,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[136] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+988,"update", false,-1);
    tracep->declBus(c+989,"plru", false,-1, 0,0);
    tracep->declBus(c+989,"state", false,-1, 0,0);
    tracep->declBus(c+990,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[137] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+991,"update", false,-1);
    tracep->declBus(c+992,"plru", false,-1, 0,0);
    tracep->declBus(c+992,"state", false,-1, 0,0);
    tracep->declBus(c+993,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[138] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+994,"update", false,-1);
    tracep->declBus(c+995,"plru", false,-1, 0,0);
    tracep->declBus(c+995,"state", false,-1, 0,0);
    tracep->declBus(c+996,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[139] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+997,"update", false,-1);
    tracep->declBus(c+998,"plru", false,-1, 0,0);
    tracep->declBus(c+998,"state", false,-1, 0,0);
    tracep->declBus(c+999,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[13] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1000,"update", false,-1);
    tracep->declBus(c+1001,"plru", false,-1, 0,0);
    tracep->declBus(c+1001,"state", false,-1, 0,0);
    tracep->declBus(c+1002,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[140] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1003,"update", false,-1);
    tracep->declBus(c+1004,"plru", false,-1, 0,0);
    tracep->declBus(c+1004,"state", false,-1, 0,0);
    tracep->declBus(c+1005,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[141] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1006,"update", false,-1);
    tracep->declBus(c+1007,"plru", false,-1, 0,0);
    tracep->declBus(c+1007,"state", false,-1, 0,0);
    tracep->declBus(c+1008,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[142] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1009,"update", false,-1);
    tracep->declBus(c+1010,"plru", false,-1, 0,0);
    tracep->declBus(c+1010,"state", false,-1, 0,0);
    tracep->declBus(c+1011,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[143] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1012,"update", false,-1);
    tracep->declBus(c+1013,"plru", false,-1, 0,0);
    tracep->declBus(c+1013,"state", false,-1, 0,0);
    tracep->declBus(c+1014,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[144] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1015,"update", false,-1);
    tracep->declBus(c+1016,"plru", false,-1, 0,0);
    tracep->declBus(c+1016,"state", false,-1, 0,0);
    tracep->declBus(c+1017,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[145] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1018,"update", false,-1);
    tracep->declBus(c+1019,"plru", false,-1, 0,0);
    tracep->declBus(c+1019,"state", false,-1, 0,0);
    tracep->declBus(c+1020,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[146] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1021,"update", false,-1);
    tracep->declBus(c+1022,"plru", false,-1, 0,0);
    tracep->declBus(c+1022,"state", false,-1, 0,0);
    tracep->declBus(c+1023,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[147] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1024,"update", false,-1);
    tracep->declBus(c+1025,"plru", false,-1, 0,0);
    tracep->declBus(c+1025,"state", false,-1, 0,0);
    tracep->declBus(c+1026,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[148] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1027,"update", false,-1);
    tracep->declBus(c+1028,"plru", false,-1, 0,0);
    tracep->declBus(c+1028,"state", false,-1, 0,0);
    tracep->declBus(c+1029,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[149] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1030,"update", false,-1);
    tracep->declBus(c+1031,"plru", false,-1, 0,0);
    tracep->declBus(c+1031,"state", false,-1, 0,0);
    tracep->declBus(c+1032,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[14] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1033,"update", false,-1);
    tracep->declBus(c+1034,"plru", false,-1, 0,0);
    tracep->declBus(c+1034,"state", false,-1, 0,0);
    tracep->declBus(c+1035,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[150] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1036,"update", false,-1);
    tracep->declBus(c+1037,"plru", false,-1, 0,0);
    tracep->declBus(c+1037,"state", false,-1, 0,0);
    tracep->declBus(c+1038,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[151] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1039,"update", false,-1);
    tracep->declBus(c+1040,"plru", false,-1, 0,0);
    tracep->declBus(c+1040,"state", false,-1, 0,0);
    tracep->declBus(c+1041,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[152] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1042,"update", false,-1);
    tracep->declBus(c+1043,"plru", false,-1, 0,0);
    tracep->declBus(c+1043,"state", false,-1, 0,0);
    tracep->declBus(c+1044,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[153] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1045,"update", false,-1);
    tracep->declBus(c+1046,"plru", false,-1, 0,0);
    tracep->declBus(c+1046,"state", false,-1, 0,0);
    tracep->declBus(c+1047,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[154] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1048,"update", false,-1);
    tracep->declBus(c+1049,"plru", false,-1, 0,0);
    tracep->declBus(c+1049,"state", false,-1, 0,0);
    tracep->declBus(c+1050,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[155] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1051,"update", false,-1);
    tracep->declBus(c+1052,"plru", false,-1, 0,0);
    tracep->declBus(c+1052,"state", false,-1, 0,0);
    tracep->declBus(c+1053,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[156] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1054,"update", false,-1);
    tracep->declBus(c+1055,"plru", false,-1, 0,0);
    tracep->declBus(c+1055,"state", false,-1, 0,0);
    tracep->declBus(c+1056,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[157] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1057,"update", false,-1);
    tracep->declBus(c+1058,"plru", false,-1, 0,0);
    tracep->declBus(c+1058,"state", false,-1, 0,0);
    tracep->declBus(c+1059,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[158] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1060,"update", false,-1);
    tracep->declBus(c+1061,"plru", false,-1, 0,0);
    tracep->declBus(c+1061,"state", false,-1, 0,0);
    tracep->declBus(c+1062,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[159] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1063,"update", false,-1);
    tracep->declBus(c+1064,"plru", false,-1, 0,0);
    tracep->declBus(c+1064,"state", false,-1, 0,0);
    tracep->declBus(c+1065,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[15] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1066,"update", false,-1);
    tracep->declBus(c+1067,"plru", false,-1, 0,0);
    tracep->declBus(c+1067,"state", false,-1, 0,0);
    tracep->declBus(c+1068,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[160] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1069,"update", false,-1);
    tracep->declBus(c+1070,"plru", false,-1, 0,0);
    tracep->declBus(c+1070,"state", false,-1, 0,0);
    tracep->declBus(c+1071,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[161] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1072,"update", false,-1);
    tracep->declBus(c+1073,"plru", false,-1, 0,0);
    tracep->declBus(c+1073,"state", false,-1, 0,0);
    tracep->declBus(c+1074,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[162] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1075,"update", false,-1);
    tracep->declBus(c+1076,"plru", false,-1, 0,0);
    tracep->declBus(c+1076,"state", false,-1, 0,0);
    tracep->declBus(c+1077,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[163] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1078,"update", false,-1);
    tracep->declBus(c+1079,"plru", false,-1, 0,0);
    tracep->declBus(c+1079,"state", false,-1, 0,0);
    tracep->declBus(c+1080,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[164] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1081,"update", false,-1);
    tracep->declBus(c+1082,"plru", false,-1, 0,0);
    tracep->declBus(c+1082,"state", false,-1, 0,0);
    tracep->declBus(c+1083,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[165] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1084,"update", false,-1);
    tracep->declBus(c+1085,"plru", false,-1, 0,0);
    tracep->declBus(c+1085,"state", false,-1, 0,0);
    tracep->declBus(c+1086,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[166] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1087,"update", false,-1);
    tracep->declBus(c+1088,"plru", false,-1, 0,0);
    tracep->declBus(c+1088,"state", false,-1, 0,0);
    tracep->declBus(c+1089,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[167] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1090,"update", false,-1);
    tracep->declBus(c+1091,"plru", false,-1, 0,0);
    tracep->declBus(c+1091,"state", false,-1, 0,0);
    tracep->declBus(c+1092,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[168] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1093,"update", false,-1);
    tracep->declBus(c+1094,"plru", false,-1, 0,0);
    tracep->declBus(c+1094,"state", false,-1, 0,0);
    tracep->declBus(c+1095,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[169] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1096,"update", false,-1);
    tracep->declBus(c+1097,"plru", false,-1, 0,0);
    tracep->declBus(c+1097,"state", false,-1, 0,0);
    tracep->declBus(c+1098,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[16] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1099,"update", false,-1);
    tracep->declBus(c+1100,"plru", false,-1, 0,0);
    tracep->declBus(c+1100,"state", false,-1, 0,0);
    tracep->declBus(c+1101,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[170] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1102,"update", false,-1);
    tracep->declBus(c+1103,"plru", false,-1, 0,0);
    tracep->declBus(c+1103,"state", false,-1, 0,0);
    tracep->declBus(c+1104,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[171] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1105,"update", false,-1);
    tracep->declBus(c+1106,"plru", false,-1, 0,0);
    tracep->declBus(c+1106,"state", false,-1, 0,0);
    tracep->declBus(c+1107,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[172] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1108,"update", false,-1);
    tracep->declBus(c+1109,"plru", false,-1, 0,0);
    tracep->declBus(c+1109,"state", false,-1, 0,0);
    tracep->declBus(c+1110,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[173] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1111,"update", false,-1);
    tracep->declBus(c+1112,"plru", false,-1, 0,0);
    tracep->declBus(c+1112,"state", false,-1, 0,0);
    tracep->declBus(c+1113,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[174] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1114,"update", false,-1);
    tracep->declBus(c+1115,"plru", false,-1, 0,0);
    tracep->declBus(c+1115,"state", false,-1, 0,0);
    tracep->declBus(c+1116,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[175] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1117,"update", false,-1);
    tracep->declBus(c+1118,"plru", false,-1, 0,0);
    tracep->declBus(c+1118,"state", false,-1, 0,0);
    tracep->declBus(c+1119,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[176] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1120,"update", false,-1);
    tracep->declBus(c+1121,"plru", false,-1, 0,0);
    tracep->declBus(c+1121,"state", false,-1, 0,0);
    tracep->declBus(c+1122,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[177] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1123,"update", false,-1);
    tracep->declBus(c+1124,"plru", false,-1, 0,0);
    tracep->declBus(c+1124,"state", false,-1, 0,0);
    tracep->declBus(c+1125,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[178] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1126,"update", false,-1);
    tracep->declBus(c+1127,"plru", false,-1, 0,0);
    tracep->declBus(c+1127,"state", false,-1, 0,0);
    tracep->declBus(c+1128,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[179] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1129,"update", false,-1);
    tracep->declBus(c+1130,"plru", false,-1, 0,0);
    tracep->declBus(c+1130,"state", false,-1, 0,0);
    tracep->declBus(c+1131,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[17] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1132,"update", false,-1);
    tracep->declBus(c+1133,"plru", false,-1, 0,0);
    tracep->declBus(c+1133,"state", false,-1, 0,0);
    tracep->declBus(c+1134,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[180] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1135,"update", false,-1);
    tracep->declBus(c+1136,"plru", false,-1, 0,0);
    tracep->declBus(c+1136,"state", false,-1, 0,0);
    tracep->declBus(c+1137,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[181] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1138,"update", false,-1);
    tracep->declBus(c+1139,"plru", false,-1, 0,0);
    tracep->declBus(c+1139,"state", false,-1, 0,0);
    tracep->declBus(c+1140,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[182] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1141,"update", false,-1);
    tracep->declBus(c+1142,"plru", false,-1, 0,0);
    tracep->declBus(c+1142,"state", false,-1, 0,0);
    tracep->declBus(c+1143,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[183] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1144,"update", false,-1);
    tracep->declBus(c+1145,"plru", false,-1, 0,0);
    tracep->declBus(c+1145,"state", false,-1, 0,0);
    tracep->declBus(c+1146,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[184] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1147,"update", false,-1);
    tracep->declBus(c+1148,"plru", false,-1, 0,0);
    tracep->declBus(c+1148,"state", false,-1, 0,0);
    tracep->declBus(c+1149,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[185] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1150,"update", false,-1);
    tracep->declBus(c+1151,"plru", false,-1, 0,0);
    tracep->declBus(c+1151,"state", false,-1, 0,0);
    tracep->declBus(c+1152,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[186] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1153,"update", false,-1);
    tracep->declBus(c+1154,"plru", false,-1, 0,0);
    tracep->declBus(c+1154,"state", false,-1, 0,0);
    tracep->declBus(c+1155,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[187] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1156,"update", false,-1);
    tracep->declBus(c+1157,"plru", false,-1, 0,0);
    tracep->declBus(c+1157,"state", false,-1, 0,0);
    tracep->declBus(c+1158,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[188] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1159,"update", false,-1);
    tracep->declBus(c+1160,"plru", false,-1, 0,0);
    tracep->declBus(c+1160,"state", false,-1, 0,0);
    tracep->declBus(c+1161,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[189] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1162,"update", false,-1);
    tracep->declBus(c+1163,"plru", false,-1, 0,0);
    tracep->declBus(c+1163,"state", false,-1, 0,0);
    tracep->declBus(c+1164,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[18] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1165,"update", false,-1);
    tracep->declBus(c+1166,"plru", false,-1, 0,0);
    tracep->declBus(c+1166,"state", false,-1, 0,0);
    tracep->declBus(c+1167,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[190] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1168,"update", false,-1);
    tracep->declBus(c+1169,"plru", false,-1, 0,0);
    tracep->declBus(c+1169,"state", false,-1, 0,0);
    tracep->declBus(c+1170,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[191] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1171,"update", false,-1);
    tracep->declBus(c+1172,"plru", false,-1, 0,0);
    tracep->declBus(c+1172,"state", false,-1, 0,0);
    tracep->declBus(c+1173,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[192] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1174,"update", false,-1);
    tracep->declBus(c+1175,"plru", false,-1, 0,0);
    tracep->declBus(c+1175,"state", false,-1, 0,0);
    tracep->declBus(c+1176,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[193] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1177,"update", false,-1);
    tracep->declBus(c+1178,"plru", false,-1, 0,0);
    tracep->declBus(c+1178,"state", false,-1, 0,0);
    tracep->declBus(c+1179,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[194] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1180,"update", false,-1);
    tracep->declBus(c+1181,"plru", false,-1, 0,0);
    tracep->declBus(c+1181,"state", false,-1, 0,0);
    tracep->declBus(c+1182,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[195] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1183,"update", false,-1);
    tracep->declBus(c+1184,"plru", false,-1, 0,0);
    tracep->declBus(c+1184,"state", false,-1, 0,0);
    tracep->declBus(c+1185,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[196] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1186,"update", false,-1);
    tracep->declBus(c+1187,"plru", false,-1, 0,0);
    tracep->declBus(c+1187,"state", false,-1, 0,0);
    tracep->declBus(c+1188,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[197] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1189,"update", false,-1);
    tracep->declBus(c+1190,"plru", false,-1, 0,0);
    tracep->declBus(c+1190,"state", false,-1, 0,0);
    tracep->declBus(c+1191,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[198] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1192,"update", false,-1);
    tracep->declBus(c+1193,"plru", false,-1, 0,0);
    tracep->declBus(c+1193,"state", false,-1, 0,0);
    tracep->declBus(c+1194,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[199] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1195,"update", false,-1);
    tracep->declBus(c+1196,"plru", false,-1, 0,0);
    tracep->declBus(c+1196,"state", false,-1, 0,0);
    tracep->declBus(c+1197,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[19] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1198,"update", false,-1);
    tracep->declBus(c+1199,"plru", false,-1, 0,0);
    tracep->declBus(c+1199,"state", false,-1, 0,0);
    tracep->declBus(c+1200,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[1] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1201,"update", false,-1);
    tracep->declBus(c+1202,"plru", false,-1, 0,0);
    tracep->declBus(c+1202,"state", false,-1, 0,0);
    tracep->declBus(c+1203,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[200] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1204,"update", false,-1);
    tracep->declBus(c+1205,"plru", false,-1, 0,0);
    tracep->declBus(c+1205,"state", false,-1, 0,0);
    tracep->declBus(c+1206,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[201] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1207,"update", false,-1);
    tracep->declBus(c+1208,"plru", false,-1, 0,0);
    tracep->declBus(c+1208,"state", false,-1, 0,0);
    tracep->declBus(c+1209,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[202] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1210,"update", false,-1);
    tracep->declBus(c+1211,"plru", false,-1, 0,0);
    tracep->declBus(c+1211,"state", false,-1, 0,0);
    tracep->declBus(c+1212,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[203] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1213,"update", false,-1);
    tracep->declBus(c+1214,"plru", false,-1, 0,0);
    tracep->declBus(c+1214,"state", false,-1, 0,0);
    tracep->declBus(c+1215,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[204] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1216,"update", false,-1);
    tracep->declBus(c+1217,"plru", false,-1, 0,0);
    tracep->declBus(c+1217,"state", false,-1, 0,0);
    tracep->declBus(c+1218,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[205] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1219,"update", false,-1);
    tracep->declBus(c+1220,"plru", false,-1, 0,0);
    tracep->declBus(c+1220,"state", false,-1, 0,0);
    tracep->declBus(c+1221,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[206] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1222,"update", false,-1);
    tracep->declBus(c+1223,"plru", false,-1, 0,0);
    tracep->declBus(c+1223,"state", false,-1, 0,0);
    tracep->declBus(c+1224,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[207] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1225,"update", false,-1);
    tracep->declBus(c+1226,"plru", false,-1, 0,0);
    tracep->declBus(c+1226,"state", false,-1, 0,0);
    tracep->declBus(c+1227,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[208] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1228,"update", false,-1);
    tracep->declBus(c+1229,"plru", false,-1, 0,0);
    tracep->declBus(c+1229,"state", false,-1, 0,0);
    tracep->declBus(c+1230,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[209] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1231,"update", false,-1);
    tracep->declBus(c+1232,"plru", false,-1, 0,0);
    tracep->declBus(c+1232,"state", false,-1, 0,0);
    tracep->declBus(c+1233,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[20] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1234,"update", false,-1);
    tracep->declBus(c+1235,"plru", false,-1, 0,0);
    tracep->declBus(c+1235,"state", false,-1, 0,0);
    tracep->declBus(c+1236,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[210] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1237,"update", false,-1);
    tracep->declBus(c+1238,"plru", false,-1, 0,0);
    tracep->declBus(c+1238,"state", false,-1, 0,0);
    tracep->declBus(c+1239,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[211] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1240,"update", false,-1);
    tracep->declBus(c+1241,"plru", false,-1, 0,0);
    tracep->declBus(c+1241,"state", false,-1, 0,0);
    tracep->declBus(c+1242,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[212] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1243,"update", false,-1);
    tracep->declBus(c+1244,"plru", false,-1, 0,0);
    tracep->declBus(c+1244,"state", false,-1, 0,0);
    tracep->declBus(c+1245,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[213] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1246,"update", false,-1);
    tracep->declBus(c+1247,"plru", false,-1, 0,0);
    tracep->declBus(c+1247,"state", false,-1, 0,0);
    tracep->declBus(c+1248,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[214] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1249,"update", false,-1);
    tracep->declBus(c+1250,"plru", false,-1, 0,0);
    tracep->declBus(c+1250,"state", false,-1, 0,0);
    tracep->declBus(c+1251,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[215] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1252,"update", false,-1);
    tracep->declBus(c+1253,"plru", false,-1, 0,0);
    tracep->declBus(c+1253,"state", false,-1, 0,0);
    tracep->declBus(c+1254,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[216] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1255,"update", false,-1);
    tracep->declBus(c+1256,"plru", false,-1, 0,0);
    tracep->declBus(c+1256,"state", false,-1, 0,0);
    tracep->declBus(c+1257,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[217] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1258,"update", false,-1);
    tracep->declBus(c+1259,"plru", false,-1, 0,0);
    tracep->declBus(c+1259,"state", false,-1, 0,0);
    tracep->declBus(c+1260,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[218] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1261,"update", false,-1);
    tracep->declBus(c+1262,"plru", false,-1, 0,0);
    tracep->declBus(c+1262,"state", false,-1, 0,0);
    tracep->declBus(c+1263,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[219] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1264,"update", false,-1);
    tracep->declBus(c+1265,"plru", false,-1, 0,0);
    tracep->declBus(c+1265,"state", false,-1, 0,0);
    tracep->declBus(c+1266,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[21] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1267,"update", false,-1);
    tracep->declBus(c+1268,"plru", false,-1, 0,0);
    tracep->declBus(c+1268,"state", false,-1, 0,0);
    tracep->declBus(c+1269,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[220] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1270,"update", false,-1);
    tracep->declBus(c+1271,"plru", false,-1, 0,0);
    tracep->declBus(c+1271,"state", false,-1, 0,0);
    tracep->declBus(c+1272,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[221] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1273,"update", false,-1);
    tracep->declBus(c+1274,"plru", false,-1, 0,0);
    tracep->declBus(c+1274,"state", false,-1, 0,0);
    tracep->declBus(c+1275,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[222] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1276,"update", false,-1);
    tracep->declBus(c+1277,"plru", false,-1, 0,0);
    tracep->declBus(c+1277,"state", false,-1, 0,0);
    tracep->declBus(c+1278,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[223] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1279,"update", false,-1);
    tracep->declBus(c+1280,"plru", false,-1, 0,0);
    tracep->declBus(c+1280,"state", false,-1, 0,0);
    tracep->declBus(c+1281,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[224] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1282,"update", false,-1);
    tracep->declBus(c+1283,"plru", false,-1, 0,0);
    tracep->declBus(c+1283,"state", false,-1, 0,0);
    tracep->declBus(c+1284,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[225] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1285,"update", false,-1);
    tracep->declBus(c+1286,"plru", false,-1, 0,0);
    tracep->declBus(c+1286,"state", false,-1, 0,0);
    tracep->declBus(c+1287,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[226] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1288,"update", false,-1);
    tracep->declBus(c+1289,"plru", false,-1, 0,0);
    tracep->declBus(c+1289,"state", false,-1, 0,0);
    tracep->declBus(c+1290,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[227] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1291,"update", false,-1);
    tracep->declBus(c+1292,"plru", false,-1, 0,0);
    tracep->declBus(c+1292,"state", false,-1, 0,0);
    tracep->declBus(c+1293,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[228] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1294,"update", false,-1);
    tracep->declBus(c+1295,"plru", false,-1, 0,0);
    tracep->declBus(c+1295,"state", false,-1, 0,0);
    tracep->declBus(c+1296,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[229] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1297,"update", false,-1);
    tracep->declBus(c+1298,"plru", false,-1, 0,0);
    tracep->declBus(c+1298,"state", false,-1, 0,0);
    tracep->declBus(c+1299,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[22] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1300,"update", false,-1);
    tracep->declBus(c+1301,"plru", false,-1, 0,0);
    tracep->declBus(c+1301,"state", false,-1, 0,0);
    tracep->declBus(c+1302,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[230] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1303,"update", false,-1);
    tracep->declBus(c+1304,"plru", false,-1, 0,0);
    tracep->declBus(c+1304,"state", false,-1, 0,0);
    tracep->declBus(c+1305,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[231] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1306,"update", false,-1);
    tracep->declBus(c+1307,"plru", false,-1, 0,0);
    tracep->declBus(c+1307,"state", false,-1, 0,0);
    tracep->declBus(c+1308,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[232] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1309,"update", false,-1);
    tracep->declBus(c+1310,"plru", false,-1, 0,0);
    tracep->declBus(c+1310,"state", false,-1, 0,0);
    tracep->declBus(c+1311,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[233] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1312,"update", false,-1);
    tracep->declBus(c+1313,"plru", false,-1, 0,0);
    tracep->declBus(c+1313,"state", false,-1, 0,0);
    tracep->declBus(c+1314,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[234] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1315,"update", false,-1);
    tracep->declBus(c+1316,"plru", false,-1, 0,0);
    tracep->declBus(c+1316,"state", false,-1, 0,0);
    tracep->declBus(c+1317,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[235] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1318,"update", false,-1);
    tracep->declBus(c+1319,"plru", false,-1, 0,0);
    tracep->declBus(c+1319,"state", false,-1, 0,0);
    tracep->declBus(c+1320,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[236] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1321,"update", false,-1);
    tracep->declBus(c+1322,"plru", false,-1, 0,0);
    tracep->declBus(c+1322,"state", false,-1, 0,0);
    tracep->declBus(c+1323,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[237] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1324,"update", false,-1);
    tracep->declBus(c+1325,"plru", false,-1, 0,0);
    tracep->declBus(c+1325,"state", false,-1, 0,0);
    tracep->declBus(c+1326,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[238] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1327,"update", false,-1);
    tracep->declBus(c+1328,"plru", false,-1, 0,0);
    tracep->declBus(c+1328,"state", false,-1, 0,0);
    tracep->declBus(c+1329,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[239] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1330,"update", false,-1);
    tracep->declBus(c+1331,"plru", false,-1, 0,0);
    tracep->declBus(c+1331,"state", false,-1, 0,0);
    tracep->declBus(c+1332,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[23] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1333,"update", false,-1);
    tracep->declBus(c+1334,"plru", false,-1, 0,0);
    tracep->declBus(c+1334,"state", false,-1, 0,0);
    tracep->declBus(c+1335,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[240] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1336,"update", false,-1);
    tracep->declBus(c+1337,"plru", false,-1, 0,0);
    tracep->declBus(c+1337,"state", false,-1, 0,0);
    tracep->declBus(c+1338,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[241] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1339,"update", false,-1);
    tracep->declBus(c+1340,"plru", false,-1, 0,0);
    tracep->declBus(c+1340,"state", false,-1, 0,0);
    tracep->declBus(c+1341,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[242] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1342,"update", false,-1);
    tracep->declBus(c+1343,"plru", false,-1, 0,0);
    tracep->declBus(c+1343,"state", false,-1, 0,0);
    tracep->declBus(c+1344,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[243] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1345,"update", false,-1);
    tracep->declBus(c+1346,"plru", false,-1, 0,0);
    tracep->declBus(c+1346,"state", false,-1, 0,0);
    tracep->declBus(c+1347,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[244] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1348,"update", false,-1);
    tracep->declBus(c+1349,"plru", false,-1, 0,0);
    tracep->declBus(c+1349,"state", false,-1, 0,0);
    tracep->declBus(c+1350,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[245] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1351,"update", false,-1);
    tracep->declBus(c+1352,"plru", false,-1, 0,0);
    tracep->declBus(c+1352,"state", false,-1, 0,0);
    tracep->declBus(c+1353,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[246] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1354,"update", false,-1);
    tracep->declBus(c+1355,"plru", false,-1, 0,0);
    tracep->declBus(c+1355,"state", false,-1, 0,0);
    tracep->declBus(c+1356,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[247] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1357,"update", false,-1);
    tracep->declBus(c+1358,"plru", false,-1, 0,0);
    tracep->declBus(c+1358,"state", false,-1, 0,0);
    tracep->declBus(c+1359,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[248] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1360,"update", false,-1);
    tracep->declBus(c+1361,"plru", false,-1, 0,0);
    tracep->declBus(c+1361,"state", false,-1, 0,0);
    tracep->declBus(c+1362,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[249] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1363,"update", false,-1);
    tracep->declBus(c+1364,"plru", false,-1, 0,0);
    tracep->declBus(c+1364,"state", false,-1, 0,0);
    tracep->declBus(c+1365,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[24] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1366,"update", false,-1);
    tracep->declBus(c+1367,"plru", false,-1, 0,0);
    tracep->declBus(c+1367,"state", false,-1, 0,0);
    tracep->declBus(c+1368,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[250] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1369,"update", false,-1);
    tracep->declBus(c+1370,"plru", false,-1, 0,0);
    tracep->declBus(c+1370,"state", false,-1, 0,0);
    tracep->declBus(c+1371,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[251] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1372,"update", false,-1);
    tracep->declBus(c+1373,"plru", false,-1, 0,0);
    tracep->declBus(c+1373,"state", false,-1, 0,0);
    tracep->declBus(c+1374,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[252] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1375,"update", false,-1);
    tracep->declBus(c+1376,"plru", false,-1, 0,0);
    tracep->declBus(c+1376,"state", false,-1, 0,0);
    tracep->declBus(c+1377,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[253] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1378,"update", false,-1);
    tracep->declBus(c+1379,"plru", false,-1, 0,0);
    tracep->declBus(c+1379,"state", false,-1, 0,0);
    tracep->declBus(c+1380,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[254] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1381,"update", false,-1);
    tracep->declBus(c+1382,"plru", false,-1, 0,0);
    tracep->declBus(c+1382,"state", false,-1, 0,0);
    tracep->declBus(c+1383,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[255] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1384,"update", false,-1);
    tracep->declBus(c+1385,"plru", false,-1, 0,0);
    tracep->declBus(c+1385,"state", false,-1, 0,0);
    tracep->declBus(c+1386,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[25] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1387,"update", false,-1);
    tracep->declBus(c+1388,"plru", false,-1, 0,0);
    tracep->declBus(c+1388,"state", false,-1, 0,0);
    tracep->declBus(c+1389,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[26] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1390,"update", false,-1);
    tracep->declBus(c+1391,"plru", false,-1, 0,0);
    tracep->declBus(c+1391,"state", false,-1, 0,0);
    tracep->declBus(c+1392,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[27] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1393,"update", false,-1);
    tracep->declBus(c+1394,"plru", false,-1, 0,0);
    tracep->declBus(c+1394,"state", false,-1, 0,0);
    tracep->declBus(c+1395,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[28] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1396,"update", false,-1);
    tracep->declBus(c+1397,"plru", false,-1, 0,0);
    tracep->declBus(c+1397,"state", false,-1, 0,0);
    tracep->declBus(c+1398,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[29] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1399,"update", false,-1);
    tracep->declBus(c+1400,"plru", false,-1, 0,0);
    tracep->declBus(c+1400,"state", false,-1, 0,0);
    tracep->declBus(c+1401,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[2] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1402,"update", false,-1);
    tracep->declBus(c+1403,"plru", false,-1, 0,0);
    tracep->declBus(c+1403,"state", false,-1, 0,0);
    tracep->declBus(c+1404,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[30] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1405,"update", false,-1);
    tracep->declBus(c+1406,"plru", false,-1, 0,0);
    tracep->declBus(c+1406,"state", false,-1, 0,0);
    tracep->declBus(c+1407,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[31] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1408,"update", false,-1);
    tracep->declBus(c+1409,"plru", false,-1, 0,0);
    tracep->declBus(c+1409,"state", false,-1, 0,0);
    tracep->declBus(c+1410,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[32] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1411,"update", false,-1);
    tracep->declBus(c+1412,"plru", false,-1, 0,0);
    tracep->declBus(c+1412,"state", false,-1, 0,0);
    tracep->declBus(c+1413,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[33] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1414,"update", false,-1);
    tracep->declBus(c+1415,"plru", false,-1, 0,0);
    tracep->declBus(c+1415,"state", false,-1, 0,0);
    tracep->declBus(c+1416,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[34] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1417,"update", false,-1);
    tracep->declBus(c+1418,"plru", false,-1, 0,0);
    tracep->declBus(c+1418,"state", false,-1, 0,0);
    tracep->declBus(c+1419,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[35] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1420,"update", false,-1);
    tracep->declBus(c+1421,"plru", false,-1, 0,0);
    tracep->declBus(c+1421,"state", false,-1, 0,0);
    tracep->declBus(c+1422,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[36] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1423,"update", false,-1);
    tracep->declBus(c+1424,"plru", false,-1, 0,0);
    tracep->declBus(c+1424,"state", false,-1, 0,0);
    tracep->declBus(c+1425,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[37] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1426,"update", false,-1);
    tracep->declBus(c+1427,"plru", false,-1, 0,0);
    tracep->declBus(c+1427,"state", false,-1, 0,0);
    tracep->declBus(c+1428,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[38] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1429,"update", false,-1);
    tracep->declBus(c+1430,"plru", false,-1, 0,0);
    tracep->declBus(c+1430,"state", false,-1, 0,0);
    tracep->declBus(c+1431,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[39] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1432,"update", false,-1);
    tracep->declBus(c+1433,"plru", false,-1, 0,0);
    tracep->declBus(c+1433,"state", false,-1, 0,0);
    tracep->declBus(c+1434,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[3] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1435,"update", false,-1);
    tracep->declBus(c+1436,"plru", false,-1, 0,0);
    tracep->declBus(c+1436,"state", false,-1, 0,0);
    tracep->declBus(c+1437,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[40] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1438,"update", false,-1);
    tracep->declBus(c+1439,"plru", false,-1, 0,0);
    tracep->declBus(c+1439,"state", false,-1, 0,0);
    tracep->declBus(c+1440,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[41] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1441,"update", false,-1);
    tracep->declBus(c+1442,"plru", false,-1, 0,0);
    tracep->declBus(c+1442,"state", false,-1, 0,0);
    tracep->declBus(c+1443,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[42] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1444,"update", false,-1);
    tracep->declBus(c+1445,"plru", false,-1, 0,0);
    tracep->declBus(c+1445,"state", false,-1, 0,0);
    tracep->declBus(c+1446,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[43] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1447,"update", false,-1);
    tracep->declBus(c+1448,"plru", false,-1, 0,0);
    tracep->declBus(c+1448,"state", false,-1, 0,0);
    tracep->declBus(c+1449,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[44] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1450,"update", false,-1);
    tracep->declBus(c+1451,"plru", false,-1, 0,0);
    tracep->declBus(c+1451,"state", false,-1, 0,0);
    tracep->declBus(c+1452,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[45] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1453,"update", false,-1);
    tracep->declBus(c+1454,"plru", false,-1, 0,0);
    tracep->declBus(c+1454,"state", false,-1, 0,0);
    tracep->declBus(c+1455,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[46] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1456,"update", false,-1);
    tracep->declBus(c+1457,"plru", false,-1, 0,0);
    tracep->declBus(c+1457,"state", false,-1, 0,0);
    tracep->declBus(c+1458,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[47] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1459,"update", false,-1);
    tracep->declBus(c+1460,"plru", false,-1, 0,0);
    tracep->declBus(c+1460,"state", false,-1, 0,0);
    tracep->declBus(c+1461,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[48] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1462,"update", false,-1);
    tracep->declBus(c+1463,"plru", false,-1, 0,0);
    tracep->declBus(c+1463,"state", false,-1, 0,0);
    tracep->declBus(c+1464,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[49] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1465,"update", false,-1);
    tracep->declBus(c+1466,"plru", false,-1, 0,0);
    tracep->declBus(c+1466,"state", false,-1, 0,0);
    tracep->declBus(c+1467,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[4] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1468,"update", false,-1);
    tracep->declBus(c+1469,"plru", false,-1, 0,0);
    tracep->declBus(c+1469,"state", false,-1, 0,0);
    tracep->declBus(c+1470,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[50] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1471,"update", false,-1);
    tracep->declBus(c+1472,"plru", false,-1, 0,0);
    tracep->declBus(c+1472,"state", false,-1, 0,0);
    tracep->declBus(c+1473,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[51] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1474,"update", false,-1);
    tracep->declBus(c+1475,"plru", false,-1, 0,0);
    tracep->declBus(c+1475,"state", false,-1, 0,0);
    tracep->declBus(c+1476,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[52] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1477,"update", false,-1);
    tracep->declBus(c+1478,"plru", false,-1, 0,0);
    tracep->declBus(c+1478,"state", false,-1, 0,0);
    tracep->declBus(c+1479,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[53] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1480,"update", false,-1);
    tracep->declBus(c+1481,"plru", false,-1, 0,0);
    tracep->declBus(c+1481,"state", false,-1, 0,0);
    tracep->declBus(c+1482,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[54] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1483,"update", false,-1);
    tracep->declBus(c+1484,"plru", false,-1, 0,0);
    tracep->declBus(c+1484,"state", false,-1, 0,0);
    tracep->declBus(c+1485,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[55] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1486,"update", false,-1);
    tracep->declBus(c+1487,"plru", false,-1, 0,0);
    tracep->declBus(c+1487,"state", false,-1, 0,0);
    tracep->declBus(c+1488,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[56] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1489,"update", false,-1);
    tracep->declBus(c+1490,"plru", false,-1, 0,0);
    tracep->declBus(c+1490,"state", false,-1, 0,0);
    tracep->declBus(c+1491,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[57] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1492,"update", false,-1);
    tracep->declBus(c+1493,"plru", false,-1, 0,0);
    tracep->declBus(c+1493,"state", false,-1, 0,0);
    tracep->declBus(c+1494,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[58] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1495,"update", false,-1);
    tracep->declBus(c+1496,"plru", false,-1, 0,0);
    tracep->declBus(c+1496,"state", false,-1, 0,0);
    tracep->declBus(c+1497,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[59] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1498,"update", false,-1);
    tracep->declBus(c+1499,"plru", false,-1, 0,0);
    tracep->declBus(c+1499,"state", false,-1, 0,0);
    tracep->declBus(c+1500,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[5] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1501,"update", false,-1);
    tracep->declBus(c+1502,"plru", false,-1, 0,0);
    tracep->declBus(c+1502,"state", false,-1, 0,0);
    tracep->declBus(c+1503,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[60] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1504,"update", false,-1);
    tracep->declBus(c+1505,"plru", false,-1, 0,0);
    tracep->declBus(c+1505,"state", false,-1, 0,0);
    tracep->declBus(c+1506,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[61] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1507,"update", false,-1);
    tracep->declBus(c+1508,"plru", false,-1, 0,0);
    tracep->declBus(c+1508,"state", false,-1, 0,0);
    tracep->declBus(c+1509,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[62] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1510,"update", false,-1);
    tracep->declBus(c+1511,"plru", false,-1, 0,0);
    tracep->declBus(c+1511,"state", false,-1, 0,0);
    tracep->declBus(c+1512,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[63] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1513,"update", false,-1);
    tracep->declBus(c+1514,"plru", false,-1, 0,0);
    tracep->declBus(c+1514,"state", false,-1, 0,0);
    tracep->declBus(c+1515,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[64] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1516,"update", false,-1);
    tracep->declBus(c+1517,"plru", false,-1, 0,0);
    tracep->declBus(c+1517,"state", false,-1, 0,0);
    tracep->declBus(c+1518,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[65] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1519,"update", false,-1);
    tracep->declBus(c+1520,"plru", false,-1, 0,0);
    tracep->declBus(c+1520,"state", false,-1, 0,0);
    tracep->declBus(c+1521,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[66] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1522,"update", false,-1);
    tracep->declBus(c+1523,"plru", false,-1, 0,0);
    tracep->declBus(c+1523,"state", false,-1, 0,0);
    tracep->declBus(c+1524,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[67] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1525,"update", false,-1);
    tracep->declBus(c+1526,"plru", false,-1, 0,0);
    tracep->declBus(c+1526,"state", false,-1, 0,0);
    tracep->declBus(c+1527,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[68] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1528,"update", false,-1);
    tracep->declBus(c+1529,"plru", false,-1, 0,0);
    tracep->declBus(c+1529,"state", false,-1, 0,0);
    tracep->declBus(c+1530,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[69] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1531,"update", false,-1);
    tracep->declBus(c+1532,"plru", false,-1, 0,0);
    tracep->declBus(c+1532,"state", false,-1, 0,0);
    tracep->declBus(c+1533,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[6] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1534,"update", false,-1);
    tracep->declBus(c+1535,"plru", false,-1, 0,0);
    tracep->declBus(c+1535,"state", false,-1, 0,0);
    tracep->declBus(c+1536,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[70] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1537,"update", false,-1);
    tracep->declBus(c+1538,"plru", false,-1, 0,0);
    tracep->declBus(c+1538,"state", false,-1, 0,0);
    tracep->declBus(c+1539,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[71] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1540,"update", false,-1);
    tracep->declBus(c+1541,"plru", false,-1, 0,0);
    tracep->declBus(c+1541,"state", false,-1, 0,0);
    tracep->declBus(c+1542,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[72] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1543,"update", false,-1);
    tracep->declBus(c+1544,"plru", false,-1, 0,0);
    tracep->declBus(c+1544,"state", false,-1, 0,0);
    tracep->declBus(c+1545,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[73] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1546,"update", false,-1);
    tracep->declBus(c+1547,"plru", false,-1, 0,0);
    tracep->declBus(c+1547,"state", false,-1, 0,0);
    tracep->declBus(c+1548,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[74] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1549,"update", false,-1);
    tracep->declBus(c+1550,"plru", false,-1, 0,0);
    tracep->declBus(c+1550,"state", false,-1, 0,0);
    tracep->declBus(c+1551,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[75] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1552,"update", false,-1);
    tracep->declBus(c+1553,"plru", false,-1, 0,0);
    tracep->declBus(c+1553,"state", false,-1, 0,0);
    tracep->declBus(c+1554,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[76] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1555,"update", false,-1);
    tracep->declBus(c+1556,"plru", false,-1, 0,0);
    tracep->declBus(c+1556,"state", false,-1, 0,0);
    tracep->declBus(c+1557,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[77] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1558,"update", false,-1);
    tracep->declBus(c+1559,"plru", false,-1, 0,0);
    tracep->declBus(c+1559,"state", false,-1, 0,0);
    tracep->declBus(c+1560,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[78] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1561,"update", false,-1);
    tracep->declBus(c+1562,"plru", false,-1, 0,0);
    tracep->declBus(c+1562,"state", false,-1, 0,0);
    tracep->declBus(c+1563,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[79] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1564,"update", false,-1);
    tracep->declBus(c+1565,"plru", false,-1, 0,0);
    tracep->declBus(c+1565,"state", false,-1, 0,0);
    tracep->declBus(c+1566,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[7] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1567,"update", false,-1);
    tracep->declBus(c+1568,"plru", false,-1, 0,0);
    tracep->declBus(c+1568,"state", false,-1, 0,0);
    tracep->declBus(c+1569,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[80] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1570,"update", false,-1);
    tracep->declBus(c+1571,"plru", false,-1, 0,0);
    tracep->declBus(c+1571,"state", false,-1, 0,0);
    tracep->declBus(c+1572,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[81] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1573,"update", false,-1);
    tracep->declBus(c+1574,"plru", false,-1, 0,0);
    tracep->declBus(c+1574,"state", false,-1, 0,0);
    tracep->declBus(c+1575,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[82] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1576,"update", false,-1);
    tracep->declBus(c+1577,"plru", false,-1, 0,0);
    tracep->declBus(c+1577,"state", false,-1, 0,0);
    tracep->declBus(c+1578,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[83] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1579,"update", false,-1);
    tracep->declBus(c+1580,"plru", false,-1, 0,0);
    tracep->declBus(c+1580,"state", false,-1, 0,0);
    tracep->declBus(c+1581,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[84] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1582,"update", false,-1);
    tracep->declBus(c+1583,"plru", false,-1, 0,0);
    tracep->declBus(c+1583,"state", false,-1, 0,0);
    tracep->declBus(c+1584,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[85] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1585,"update", false,-1);
    tracep->declBus(c+1586,"plru", false,-1, 0,0);
    tracep->declBus(c+1586,"state", false,-1, 0,0);
    tracep->declBus(c+1587,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[86] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1588,"update", false,-1);
    tracep->declBus(c+1589,"plru", false,-1, 0,0);
    tracep->declBus(c+1589,"state", false,-1, 0,0);
    tracep->declBus(c+1590,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[87] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1591,"update", false,-1);
    tracep->declBus(c+1592,"plru", false,-1, 0,0);
    tracep->declBus(c+1592,"state", false,-1, 0,0);
    tracep->declBus(c+1593,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[88] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1594,"update", false,-1);
    tracep->declBus(c+1595,"plru", false,-1, 0,0);
    tracep->declBus(c+1595,"state", false,-1, 0,0);
    tracep->declBus(c+1596,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[89] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1597,"update", false,-1);
    tracep->declBus(c+1598,"plru", false,-1, 0,0);
    tracep->declBus(c+1598,"state", false,-1, 0,0);
    tracep->declBus(c+1599,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[8] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1600,"update", false,-1);
    tracep->declBus(c+1601,"plru", false,-1, 0,0);
    tracep->declBus(c+1601,"state", false,-1, 0,0);
    tracep->declBus(c+1602,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[90] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1603,"update", false,-1);
    tracep->declBus(c+1604,"plru", false,-1, 0,0);
    tracep->declBus(c+1604,"state", false,-1, 0,0);
    tracep->declBus(c+1605,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[91] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1606,"update", false,-1);
    tracep->declBus(c+1607,"plru", false,-1, 0,0);
    tracep->declBus(c+1607,"state", false,-1, 0,0);
    tracep->declBus(c+1608,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[92] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1609,"update", false,-1);
    tracep->declBus(c+1610,"plru", false,-1, 0,0);
    tracep->declBus(c+1610,"state", false,-1, 0,0);
    tracep->declBus(c+1611,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[93] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1612,"update", false,-1);
    tracep->declBus(c+1613,"plru", false,-1, 0,0);
    tracep->declBus(c+1613,"state", false,-1, 0,0);
    tracep->declBus(c+1614,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[94] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1615,"update", false,-1);
    tracep->declBus(c+1616,"plru", false,-1, 0,0);
    tracep->declBus(c+1616,"state", false,-1, 0,0);
    tracep->declBus(c+1617,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[95] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1618,"update", false,-1);
    tracep->declBus(c+1619,"plru", false,-1, 0,0);
    tracep->declBus(c+1619,"state", false,-1, 0,0);
    tracep->declBus(c+1620,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[96] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1621,"update", false,-1);
    tracep->declBus(c+1622,"plru", false,-1, 0,0);
    tracep->declBus(c+1622,"state", false,-1, 0,0);
    tracep->declBus(c+1623,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[97] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1624,"update", false,-1);
    tracep->declBus(c+1625,"plru", false,-1, 0,0);
    tracep->declBus(c+1625,"state", false,-1, 0,0);
    tracep->declBus(c+1626,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[98] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1627,"update", false,-1);
    tracep->declBus(c+1628,"plru", false,-1, 0,0);
    tracep->declBus(c+1628,"state", false,-1, 0,0);
    tracep->declBus(c+1629,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[99] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1630,"update", false,-1);
    tracep->declBus(c+1631,"plru", false,-1, 0,0);
    tracep->declBus(c+1631,"state", false,-1, 0,0);
    tracep->declBus(c+1632,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk7[9] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+713,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1633,"update", false,-1);
    tracep->declBus(c+1634,"plru", false,-1, 0,0);
    tracep->declBus(c+1634,"state", false,-1, 0,0);
    tracep->declBus(c+1635,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("U_Icache ");
    tracep->declBus(c+3755,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBus(c+3759,"WORDS_PER_LINE", false,-1, 31,0);
    tracep->declBus(c+3760,"WAY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3761,"BLOCK_NUMS", false,-1, 31,0);
    tracep->declBus(c+3759,"BYTES_PER_WORD", false,-1, 31,0);
    tracep->declBus(c+3762,"INDEX_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3759,"OFFSET_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3763,"TAG_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBit(c+3703,"inst_valid", false,-1);
    tracep->declBus(c+541,"inst_index", false,-1, 7,0);
    tracep->declBus(c+542,"inst_tag", false,-1, 19,0);
    tracep->declBus(c+543,"inst_offset", false,-1, 3,0);
    tracep->declBit(c+544,"icache_busy", false,-1);
    tracep->declBus(c+545,"inst_rdata", false,-1, 31,0);
    tracep->declBit(c+503,"ICacheInst_delayed", false,-1);
    tracep->declBit(c+505,"icache_rd_req", false,-1);
    tracep->declBus(c+506,"icache_rd_addr", false,-1, 31,0);
    tracep->declBit(c+507,"icache_rd_rdy", false,-1);
    tracep->declBit(c+508,"icache_ret_valid", false,-1);
    tracep->declArray(c+509,"icache_ret_data", false,-1, 127,0);
    tracep->declBus(c+3736,"LOOKUP", false,-1, 1,0);
    tracep->declBus(c+3747,"MISS", false,-1, 1,0);
    tracep->declBus(c+3771,"REFILL", false,-1, 1,0);
    tracep->declBus(c+3772,"REFILLDONE", false,-1, 1,0);
    tracep->declBus(c+1636,"icache_state", false,-1, 1,0);
    tracep->declBus(c+1637,"icache_nextstate", false,-1, 1,0);
    tracep->declBit(c+3703,"reqbuffer_en", false,-1);
    tracep->declBit(c+1638,"reqbuffer_inst_valid", false,-1);
    tracep->declBus(c+1639,"reqbuffer_inst_index", false,-1, 7,0);
    tracep->declBus(c+1640,"reqbuffer_inst_tag", false,-1, 19,0);
    tracep->declBus(c+1641,"reqbuffer_inst_offset", false,-1, 3,0);
    tracep->declBus(c+3707,"hit", false,-1, 1,0);
    tracep->declBit(c+3708,"cache_hit", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1643,"delayed_cache_hit", false,-1);
    tracep->declBit(c+3709,"delayed_hit_wr", false,-1);
    tracep->declBit(c+3710,"data_read_en", false,-1);
    tracep->declBus(c+1644,"tagv_we", false,-1, 1,0);
    tracep->declBus(c+1645,"data_we", false,-1, 1,0);
    tracep->declBus(c+1646,"index_addr", false,-1, 7,0);
    tracep->declBus(c+1647,"tagv_wdata", false,-1, 20,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+1648+i*1,"tag_rdata", true,(i+0), 19,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declBit(c+1650+i*1,"valid_rdata", true,(i+0));
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1652+i*1,"icache_wdata", true,(i+0), 31,0);
    }
    tracep->pushNamePrefix("icache_rdata");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+1656,"[0]", false,-1, 31,0);
    tracep->declBus(c+1657,"[1]", false,-1, 31,0);
    tracep->declBus(c+1658,"[2]", false,-1, 31,0);
    tracep->declBus(c+1659,"[3]", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+1660,"[0]", false,-1, 31,0);
    tracep->declBus(c+1661,"[1]", false,-1, 31,0);
    tracep->declBus(c+1662,"[2]", false,-1, 31,0);
    tracep->declBus(c+1663,"[3]", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+1664+i*1,"icache_rdata_sel", true,(i+0), 31,0);
    }
    tracep->declBus(c+1666,"sel_way", false,-1, 0,0);
    tracep->pushNamePrefix("genblk5[0] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1667,"update", false,-1);
    tracep->declBus(c+1668,"plru", false,-1, 0,0);
    tracep->declBus(c+1668,"state", false,-1, 0,0);
    tracep->declBus(c+1669,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[100] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1670,"update", false,-1);
    tracep->declBus(c+1671,"plru", false,-1, 0,0);
    tracep->declBus(c+1671,"state", false,-1, 0,0);
    tracep->declBus(c+1672,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[101] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1673,"update", false,-1);
    tracep->declBus(c+1674,"plru", false,-1, 0,0);
    tracep->declBus(c+1674,"state", false,-1, 0,0);
    tracep->declBus(c+1675,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[102] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1676,"update", false,-1);
    tracep->declBus(c+1677,"plru", false,-1, 0,0);
    tracep->declBus(c+1677,"state", false,-1, 0,0);
    tracep->declBus(c+1678,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[103] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1679,"update", false,-1);
    tracep->declBus(c+1680,"plru", false,-1, 0,0);
    tracep->declBus(c+1680,"state", false,-1, 0,0);
    tracep->declBus(c+1681,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[104] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1682,"update", false,-1);
    tracep->declBus(c+1683,"plru", false,-1, 0,0);
    tracep->declBus(c+1683,"state", false,-1, 0,0);
    tracep->declBus(c+1684,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[105] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1685,"update", false,-1);
    tracep->declBus(c+1686,"plru", false,-1, 0,0);
    tracep->declBus(c+1686,"state", false,-1, 0,0);
    tracep->declBus(c+1687,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[106] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1688,"update", false,-1);
    tracep->declBus(c+1689,"plru", false,-1, 0,0);
    tracep->declBus(c+1689,"state", false,-1, 0,0);
    tracep->declBus(c+1690,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[107] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1691,"update", false,-1);
    tracep->declBus(c+1692,"plru", false,-1, 0,0);
    tracep->declBus(c+1692,"state", false,-1, 0,0);
    tracep->declBus(c+1693,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[108] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1694,"update", false,-1);
    tracep->declBus(c+1695,"plru", false,-1, 0,0);
    tracep->declBus(c+1695,"state", false,-1, 0,0);
    tracep->declBus(c+1696,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[109] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1697,"update", false,-1);
    tracep->declBus(c+1698,"plru", false,-1, 0,0);
    tracep->declBus(c+1698,"state", false,-1, 0,0);
    tracep->declBus(c+1699,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[10] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1700,"update", false,-1);
    tracep->declBus(c+1701,"plru", false,-1, 0,0);
    tracep->declBus(c+1701,"state", false,-1, 0,0);
    tracep->declBus(c+1702,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[110] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1703,"update", false,-1);
    tracep->declBus(c+1704,"plru", false,-1, 0,0);
    tracep->declBus(c+1704,"state", false,-1, 0,0);
    tracep->declBus(c+1705,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[111] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1706,"update", false,-1);
    tracep->declBus(c+1707,"plru", false,-1, 0,0);
    tracep->declBus(c+1707,"state", false,-1, 0,0);
    tracep->declBus(c+1708,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[112] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1709,"update", false,-1);
    tracep->declBus(c+1710,"plru", false,-1, 0,0);
    tracep->declBus(c+1710,"state", false,-1, 0,0);
    tracep->declBus(c+1711,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[113] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1712,"update", false,-1);
    tracep->declBus(c+1713,"plru", false,-1, 0,0);
    tracep->declBus(c+1713,"state", false,-1, 0,0);
    tracep->declBus(c+1714,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[114] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1715,"update", false,-1);
    tracep->declBus(c+1716,"plru", false,-1, 0,0);
    tracep->declBus(c+1716,"state", false,-1, 0,0);
    tracep->declBus(c+1717,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[115] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1718,"update", false,-1);
    tracep->declBus(c+1719,"plru", false,-1, 0,0);
    tracep->declBus(c+1719,"state", false,-1, 0,0);
    tracep->declBus(c+1720,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[116] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1721,"update", false,-1);
    tracep->declBus(c+1722,"plru", false,-1, 0,0);
    tracep->declBus(c+1722,"state", false,-1, 0,0);
    tracep->declBus(c+1723,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[117] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1724,"update", false,-1);
    tracep->declBus(c+1725,"plru", false,-1, 0,0);
    tracep->declBus(c+1725,"state", false,-1, 0,0);
    tracep->declBus(c+1726,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[118] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1727,"update", false,-1);
    tracep->declBus(c+1728,"plru", false,-1, 0,0);
    tracep->declBus(c+1728,"state", false,-1, 0,0);
    tracep->declBus(c+1729,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[119] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1730,"update", false,-1);
    tracep->declBus(c+1731,"plru", false,-1, 0,0);
    tracep->declBus(c+1731,"state", false,-1, 0,0);
    tracep->declBus(c+1732,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[11] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1733,"update", false,-1);
    tracep->declBus(c+1734,"plru", false,-1, 0,0);
    tracep->declBus(c+1734,"state", false,-1, 0,0);
    tracep->declBus(c+1735,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[120] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1736,"update", false,-1);
    tracep->declBus(c+1737,"plru", false,-1, 0,0);
    tracep->declBus(c+1737,"state", false,-1, 0,0);
    tracep->declBus(c+1738,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[121] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1739,"update", false,-1);
    tracep->declBus(c+1740,"plru", false,-1, 0,0);
    tracep->declBus(c+1740,"state", false,-1, 0,0);
    tracep->declBus(c+1741,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[122] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1742,"update", false,-1);
    tracep->declBus(c+1743,"plru", false,-1, 0,0);
    tracep->declBus(c+1743,"state", false,-1, 0,0);
    tracep->declBus(c+1744,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[123] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1745,"update", false,-1);
    tracep->declBus(c+1746,"plru", false,-1, 0,0);
    tracep->declBus(c+1746,"state", false,-1, 0,0);
    tracep->declBus(c+1747,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[124] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1748,"update", false,-1);
    tracep->declBus(c+1749,"plru", false,-1, 0,0);
    tracep->declBus(c+1749,"state", false,-1, 0,0);
    tracep->declBus(c+1750,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[125] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1751,"update", false,-1);
    tracep->declBus(c+1752,"plru", false,-1, 0,0);
    tracep->declBus(c+1752,"state", false,-1, 0,0);
    tracep->declBus(c+1753,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[126] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1754,"update", false,-1);
    tracep->declBus(c+1755,"plru", false,-1, 0,0);
    tracep->declBus(c+1755,"state", false,-1, 0,0);
    tracep->declBus(c+1756,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[127] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1757,"update", false,-1);
    tracep->declBus(c+1758,"plru", false,-1, 0,0);
    tracep->declBus(c+1758,"state", false,-1, 0,0);
    tracep->declBus(c+1759,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[128] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1760,"update", false,-1);
    tracep->declBus(c+1761,"plru", false,-1, 0,0);
    tracep->declBus(c+1761,"state", false,-1, 0,0);
    tracep->declBus(c+1762,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[129] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1763,"update", false,-1);
    tracep->declBus(c+1764,"plru", false,-1, 0,0);
    tracep->declBus(c+1764,"state", false,-1, 0,0);
    tracep->declBus(c+1765,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[12] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1766,"update", false,-1);
    tracep->declBus(c+1767,"plru", false,-1, 0,0);
    tracep->declBus(c+1767,"state", false,-1, 0,0);
    tracep->declBus(c+1768,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[130] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1769,"update", false,-1);
    tracep->declBus(c+1770,"plru", false,-1, 0,0);
    tracep->declBus(c+1770,"state", false,-1, 0,0);
    tracep->declBus(c+1771,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[131] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1772,"update", false,-1);
    tracep->declBus(c+1773,"plru", false,-1, 0,0);
    tracep->declBus(c+1773,"state", false,-1, 0,0);
    tracep->declBus(c+1774,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[132] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1775,"update", false,-1);
    tracep->declBus(c+1776,"plru", false,-1, 0,0);
    tracep->declBus(c+1776,"state", false,-1, 0,0);
    tracep->declBus(c+1777,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[133] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1778,"update", false,-1);
    tracep->declBus(c+1779,"plru", false,-1, 0,0);
    tracep->declBus(c+1779,"state", false,-1, 0,0);
    tracep->declBus(c+1780,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[134] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1781,"update", false,-1);
    tracep->declBus(c+1782,"plru", false,-1, 0,0);
    tracep->declBus(c+1782,"state", false,-1, 0,0);
    tracep->declBus(c+1783,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[135] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1784,"update", false,-1);
    tracep->declBus(c+1785,"plru", false,-1, 0,0);
    tracep->declBus(c+1785,"state", false,-1, 0,0);
    tracep->declBus(c+1786,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[136] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1787,"update", false,-1);
    tracep->declBus(c+1788,"plru", false,-1, 0,0);
    tracep->declBus(c+1788,"state", false,-1, 0,0);
    tracep->declBus(c+1789,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[137] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1790,"update", false,-1);
    tracep->declBus(c+1791,"plru", false,-1, 0,0);
    tracep->declBus(c+1791,"state", false,-1, 0,0);
    tracep->declBus(c+1792,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[138] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1793,"update", false,-1);
    tracep->declBus(c+1794,"plru", false,-1, 0,0);
    tracep->declBus(c+1794,"state", false,-1, 0,0);
    tracep->declBus(c+1795,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[139] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1796,"update", false,-1);
    tracep->declBus(c+1797,"plru", false,-1, 0,0);
    tracep->declBus(c+1797,"state", false,-1, 0,0);
    tracep->declBus(c+1798,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[13] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1799,"update", false,-1);
    tracep->declBus(c+1800,"plru", false,-1, 0,0);
    tracep->declBus(c+1800,"state", false,-1, 0,0);
    tracep->declBus(c+1801,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[140] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1802,"update", false,-1);
    tracep->declBus(c+1803,"plru", false,-1, 0,0);
    tracep->declBus(c+1803,"state", false,-1, 0,0);
    tracep->declBus(c+1804,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[141] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1805,"update", false,-1);
    tracep->declBus(c+1806,"plru", false,-1, 0,0);
    tracep->declBus(c+1806,"state", false,-1, 0,0);
    tracep->declBus(c+1807,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[142] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1808,"update", false,-1);
    tracep->declBus(c+1809,"plru", false,-1, 0,0);
    tracep->declBus(c+1809,"state", false,-1, 0,0);
    tracep->declBus(c+1810,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[143] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1811,"update", false,-1);
    tracep->declBus(c+1812,"plru", false,-1, 0,0);
    tracep->declBus(c+1812,"state", false,-1, 0,0);
    tracep->declBus(c+1813,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[144] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1814,"update", false,-1);
    tracep->declBus(c+1815,"plru", false,-1, 0,0);
    tracep->declBus(c+1815,"state", false,-1, 0,0);
    tracep->declBus(c+1816,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[145] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1817,"update", false,-1);
    tracep->declBus(c+1818,"plru", false,-1, 0,0);
    tracep->declBus(c+1818,"state", false,-1, 0,0);
    tracep->declBus(c+1819,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[146] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1820,"update", false,-1);
    tracep->declBus(c+1821,"plru", false,-1, 0,0);
    tracep->declBus(c+1821,"state", false,-1, 0,0);
    tracep->declBus(c+1822,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[147] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1823,"update", false,-1);
    tracep->declBus(c+1824,"plru", false,-1, 0,0);
    tracep->declBus(c+1824,"state", false,-1, 0,0);
    tracep->declBus(c+1825,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[148] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1826,"update", false,-1);
    tracep->declBus(c+1827,"plru", false,-1, 0,0);
    tracep->declBus(c+1827,"state", false,-1, 0,0);
    tracep->declBus(c+1828,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[149] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1829,"update", false,-1);
    tracep->declBus(c+1830,"plru", false,-1, 0,0);
    tracep->declBus(c+1830,"state", false,-1, 0,0);
    tracep->declBus(c+1831,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[14] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1832,"update", false,-1);
    tracep->declBus(c+1833,"plru", false,-1, 0,0);
    tracep->declBus(c+1833,"state", false,-1, 0,0);
    tracep->declBus(c+1834,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[150] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1835,"update", false,-1);
    tracep->declBus(c+1836,"plru", false,-1, 0,0);
    tracep->declBus(c+1836,"state", false,-1, 0,0);
    tracep->declBus(c+1837,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[151] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1838,"update", false,-1);
    tracep->declBus(c+1839,"plru", false,-1, 0,0);
    tracep->declBus(c+1839,"state", false,-1, 0,0);
    tracep->declBus(c+1840,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[152] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1841,"update", false,-1);
    tracep->declBus(c+1842,"plru", false,-1, 0,0);
    tracep->declBus(c+1842,"state", false,-1, 0,0);
    tracep->declBus(c+1843,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[153] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1844,"update", false,-1);
    tracep->declBus(c+1845,"plru", false,-1, 0,0);
    tracep->declBus(c+1845,"state", false,-1, 0,0);
    tracep->declBus(c+1846,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[154] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1847,"update", false,-1);
    tracep->declBus(c+1848,"plru", false,-1, 0,0);
    tracep->declBus(c+1848,"state", false,-1, 0,0);
    tracep->declBus(c+1849,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[155] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1850,"update", false,-1);
    tracep->declBus(c+1851,"plru", false,-1, 0,0);
    tracep->declBus(c+1851,"state", false,-1, 0,0);
    tracep->declBus(c+1852,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[156] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1853,"update", false,-1);
    tracep->declBus(c+1854,"plru", false,-1, 0,0);
    tracep->declBus(c+1854,"state", false,-1, 0,0);
    tracep->declBus(c+1855,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[157] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1856,"update", false,-1);
    tracep->declBus(c+1857,"plru", false,-1, 0,0);
    tracep->declBus(c+1857,"state", false,-1, 0,0);
    tracep->declBus(c+1858,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[158] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1859,"update", false,-1);
    tracep->declBus(c+1860,"plru", false,-1, 0,0);
    tracep->declBus(c+1860,"state", false,-1, 0,0);
    tracep->declBus(c+1861,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[159] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1862,"update", false,-1);
    tracep->declBus(c+1863,"plru", false,-1, 0,0);
    tracep->declBus(c+1863,"state", false,-1, 0,0);
    tracep->declBus(c+1864,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[15] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1865,"update", false,-1);
    tracep->declBus(c+1866,"plru", false,-1, 0,0);
    tracep->declBus(c+1866,"state", false,-1, 0,0);
    tracep->declBus(c+1867,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[160] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1868,"update", false,-1);
    tracep->declBus(c+1869,"plru", false,-1, 0,0);
    tracep->declBus(c+1869,"state", false,-1, 0,0);
    tracep->declBus(c+1870,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[161] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1871,"update", false,-1);
    tracep->declBus(c+1872,"plru", false,-1, 0,0);
    tracep->declBus(c+1872,"state", false,-1, 0,0);
    tracep->declBus(c+1873,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[162] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1874,"update", false,-1);
    tracep->declBus(c+1875,"plru", false,-1, 0,0);
    tracep->declBus(c+1875,"state", false,-1, 0,0);
    tracep->declBus(c+1876,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[163] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1877,"update", false,-1);
    tracep->declBus(c+1878,"plru", false,-1, 0,0);
    tracep->declBus(c+1878,"state", false,-1, 0,0);
    tracep->declBus(c+1879,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[164] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1880,"update", false,-1);
    tracep->declBus(c+1881,"plru", false,-1, 0,0);
    tracep->declBus(c+1881,"state", false,-1, 0,0);
    tracep->declBus(c+1882,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[165] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1883,"update", false,-1);
    tracep->declBus(c+1884,"plru", false,-1, 0,0);
    tracep->declBus(c+1884,"state", false,-1, 0,0);
    tracep->declBus(c+1885,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[166] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1886,"update", false,-1);
    tracep->declBus(c+1887,"plru", false,-1, 0,0);
    tracep->declBus(c+1887,"state", false,-1, 0,0);
    tracep->declBus(c+1888,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[167] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1889,"update", false,-1);
    tracep->declBus(c+1890,"plru", false,-1, 0,0);
    tracep->declBus(c+1890,"state", false,-1, 0,0);
    tracep->declBus(c+1891,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[168] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1892,"update", false,-1);
    tracep->declBus(c+1893,"plru", false,-1, 0,0);
    tracep->declBus(c+1893,"state", false,-1, 0,0);
    tracep->declBus(c+1894,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[169] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1895,"update", false,-1);
    tracep->declBus(c+1896,"plru", false,-1, 0,0);
    tracep->declBus(c+1896,"state", false,-1, 0,0);
    tracep->declBus(c+1897,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[16] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1898,"update", false,-1);
    tracep->declBus(c+1899,"plru", false,-1, 0,0);
    tracep->declBus(c+1899,"state", false,-1, 0,0);
    tracep->declBus(c+1900,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[170] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1901,"update", false,-1);
    tracep->declBus(c+1902,"plru", false,-1, 0,0);
    tracep->declBus(c+1902,"state", false,-1, 0,0);
    tracep->declBus(c+1903,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[171] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1904,"update", false,-1);
    tracep->declBus(c+1905,"plru", false,-1, 0,0);
    tracep->declBus(c+1905,"state", false,-1, 0,0);
    tracep->declBus(c+1906,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[172] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1907,"update", false,-1);
    tracep->declBus(c+1908,"plru", false,-1, 0,0);
    tracep->declBus(c+1908,"state", false,-1, 0,0);
    tracep->declBus(c+1909,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[173] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1910,"update", false,-1);
    tracep->declBus(c+1911,"plru", false,-1, 0,0);
    tracep->declBus(c+1911,"state", false,-1, 0,0);
    tracep->declBus(c+1912,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[174] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1913,"update", false,-1);
    tracep->declBus(c+1914,"plru", false,-1, 0,0);
    tracep->declBus(c+1914,"state", false,-1, 0,0);
    tracep->declBus(c+1915,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[175] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1916,"update", false,-1);
    tracep->declBus(c+1917,"plru", false,-1, 0,0);
    tracep->declBus(c+1917,"state", false,-1, 0,0);
    tracep->declBus(c+1918,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[176] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1919,"update", false,-1);
    tracep->declBus(c+1920,"plru", false,-1, 0,0);
    tracep->declBus(c+1920,"state", false,-1, 0,0);
    tracep->declBus(c+1921,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[177] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1922,"update", false,-1);
    tracep->declBus(c+1923,"plru", false,-1, 0,0);
    tracep->declBus(c+1923,"state", false,-1, 0,0);
    tracep->declBus(c+1924,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[178] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1925,"update", false,-1);
    tracep->declBus(c+1926,"plru", false,-1, 0,0);
    tracep->declBus(c+1926,"state", false,-1, 0,0);
    tracep->declBus(c+1927,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[179] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1928,"update", false,-1);
    tracep->declBus(c+1929,"plru", false,-1, 0,0);
    tracep->declBus(c+1929,"state", false,-1, 0,0);
    tracep->declBus(c+1930,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[17] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1931,"update", false,-1);
    tracep->declBus(c+1932,"plru", false,-1, 0,0);
    tracep->declBus(c+1932,"state", false,-1, 0,0);
    tracep->declBus(c+1933,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[180] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1934,"update", false,-1);
    tracep->declBus(c+1935,"plru", false,-1, 0,0);
    tracep->declBus(c+1935,"state", false,-1, 0,0);
    tracep->declBus(c+1936,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[181] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1937,"update", false,-1);
    tracep->declBus(c+1938,"plru", false,-1, 0,0);
    tracep->declBus(c+1938,"state", false,-1, 0,0);
    tracep->declBus(c+1939,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[182] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1940,"update", false,-1);
    tracep->declBus(c+1941,"plru", false,-1, 0,0);
    tracep->declBus(c+1941,"state", false,-1, 0,0);
    tracep->declBus(c+1942,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[183] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1943,"update", false,-1);
    tracep->declBus(c+1944,"plru", false,-1, 0,0);
    tracep->declBus(c+1944,"state", false,-1, 0,0);
    tracep->declBus(c+1945,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[184] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1946,"update", false,-1);
    tracep->declBus(c+1947,"plru", false,-1, 0,0);
    tracep->declBus(c+1947,"state", false,-1, 0,0);
    tracep->declBus(c+1948,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[185] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1949,"update", false,-1);
    tracep->declBus(c+1950,"plru", false,-1, 0,0);
    tracep->declBus(c+1950,"state", false,-1, 0,0);
    tracep->declBus(c+1951,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[186] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1952,"update", false,-1);
    tracep->declBus(c+1953,"plru", false,-1, 0,0);
    tracep->declBus(c+1953,"state", false,-1, 0,0);
    tracep->declBus(c+1954,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[187] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1955,"update", false,-1);
    tracep->declBus(c+1956,"plru", false,-1, 0,0);
    tracep->declBus(c+1956,"state", false,-1, 0,0);
    tracep->declBus(c+1957,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[188] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1958,"update", false,-1);
    tracep->declBus(c+1959,"plru", false,-1, 0,0);
    tracep->declBus(c+1959,"state", false,-1, 0,0);
    tracep->declBus(c+1960,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[189] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1961,"update", false,-1);
    tracep->declBus(c+1962,"plru", false,-1, 0,0);
    tracep->declBus(c+1962,"state", false,-1, 0,0);
    tracep->declBus(c+1963,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[18] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1964,"update", false,-1);
    tracep->declBus(c+1965,"plru", false,-1, 0,0);
    tracep->declBus(c+1965,"state", false,-1, 0,0);
    tracep->declBus(c+1966,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[190] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1967,"update", false,-1);
    tracep->declBus(c+1968,"plru", false,-1, 0,0);
    tracep->declBus(c+1968,"state", false,-1, 0,0);
    tracep->declBus(c+1969,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[191] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1970,"update", false,-1);
    tracep->declBus(c+1971,"plru", false,-1, 0,0);
    tracep->declBus(c+1971,"state", false,-1, 0,0);
    tracep->declBus(c+1972,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[192] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1973,"update", false,-1);
    tracep->declBus(c+1974,"plru", false,-1, 0,0);
    tracep->declBus(c+1974,"state", false,-1, 0,0);
    tracep->declBus(c+1975,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[193] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1976,"update", false,-1);
    tracep->declBus(c+1977,"plru", false,-1, 0,0);
    tracep->declBus(c+1977,"state", false,-1, 0,0);
    tracep->declBus(c+1978,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[194] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1979,"update", false,-1);
    tracep->declBus(c+1980,"plru", false,-1, 0,0);
    tracep->declBus(c+1980,"state", false,-1, 0,0);
    tracep->declBus(c+1981,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[195] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1982,"update", false,-1);
    tracep->declBus(c+1983,"plru", false,-1, 0,0);
    tracep->declBus(c+1983,"state", false,-1, 0,0);
    tracep->declBus(c+1984,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[196] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1985,"update", false,-1);
    tracep->declBus(c+1986,"plru", false,-1, 0,0);
    tracep->declBus(c+1986,"state", false,-1, 0,0);
    tracep->declBus(c+1987,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[197] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1988,"update", false,-1);
    tracep->declBus(c+1989,"plru", false,-1, 0,0);
    tracep->declBus(c+1989,"state", false,-1, 0,0);
    tracep->declBus(c+1990,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[198] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1991,"update", false,-1);
    tracep->declBus(c+1992,"plru", false,-1, 0,0);
    tracep->declBus(c+1992,"state", false,-1, 0,0);
    tracep->declBus(c+1993,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[199] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1994,"update", false,-1);
    tracep->declBus(c+1995,"plru", false,-1, 0,0);
    tracep->declBus(c+1995,"state", false,-1, 0,0);
    tracep->declBus(c+1996,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[19] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+1997,"update", false,-1);
    tracep->declBus(c+1998,"plru", false,-1, 0,0);
    tracep->declBus(c+1998,"state", false,-1, 0,0);
    tracep->declBus(c+1999,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[1] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2000,"update", false,-1);
    tracep->declBus(c+2001,"plru", false,-1, 0,0);
    tracep->declBus(c+2001,"state", false,-1, 0,0);
    tracep->declBus(c+2002,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[200] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2003,"update", false,-1);
    tracep->declBus(c+2004,"plru", false,-1, 0,0);
    tracep->declBus(c+2004,"state", false,-1, 0,0);
    tracep->declBus(c+2005,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[201] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2006,"update", false,-1);
    tracep->declBus(c+2007,"plru", false,-1, 0,0);
    tracep->declBus(c+2007,"state", false,-1, 0,0);
    tracep->declBus(c+2008,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[202] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2009,"update", false,-1);
    tracep->declBus(c+2010,"plru", false,-1, 0,0);
    tracep->declBus(c+2010,"state", false,-1, 0,0);
    tracep->declBus(c+2011,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[203] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2012,"update", false,-1);
    tracep->declBus(c+2013,"plru", false,-1, 0,0);
    tracep->declBus(c+2013,"state", false,-1, 0,0);
    tracep->declBus(c+2014,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[204] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2015,"update", false,-1);
    tracep->declBus(c+2016,"plru", false,-1, 0,0);
    tracep->declBus(c+2016,"state", false,-1, 0,0);
    tracep->declBus(c+2017,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[205] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2018,"update", false,-1);
    tracep->declBus(c+2019,"plru", false,-1, 0,0);
    tracep->declBus(c+2019,"state", false,-1, 0,0);
    tracep->declBus(c+2020,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[206] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2021,"update", false,-1);
    tracep->declBus(c+2022,"plru", false,-1, 0,0);
    tracep->declBus(c+2022,"state", false,-1, 0,0);
    tracep->declBus(c+2023,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[207] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2024,"update", false,-1);
    tracep->declBus(c+2025,"plru", false,-1, 0,0);
    tracep->declBus(c+2025,"state", false,-1, 0,0);
    tracep->declBus(c+2026,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[208] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2027,"update", false,-1);
    tracep->declBus(c+2028,"plru", false,-1, 0,0);
    tracep->declBus(c+2028,"state", false,-1, 0,0);
    tracep->declBus(c+2029,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[209] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2030,"update", false,-1);
    tracep->declBus(c+2031,"plru", false,-1, 0,0);
    tracep->declBus(c+2031,"state", false,-1, 0,0);
    tracep->declBus(c+2032,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[20] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2033,"update", false,-1);
    tracep->declBus(c+2034,"plru", false,-1, 0,0);
    tracep->declBus(c+2034,"state", false,-1, 0,0);
    tracep->declBus(c+2035,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[210] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2036,"update", false,-1);
    tracep->declBus(c+2037,"plru", false,-1, 0,0);
    tracep->declBus(c+2037,"state", false,-1, 0,0);
    tracep->declBus(c+2038,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[211] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2039,"update", false,-1);
    tracep->declBus(c+2040,"plru", false,-1, 0,0);
    tracep->declBus(c+2040,"state", false,-1, 0,0);
    tracep->declBus(c+2041,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[212] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2042,"update", false,-1);
    tracep->declBus(c+2043,"plru", false,-1, 0,0);
    tracep->declBus(c+2043,"state", false,-1, 0,0);
    tracep->declBus(c+2044,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[213] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2045,"update", false,-1);
    tracep->declBus(c+2046,"plru", false,-1, 0,0);
    tracep->declBus(c+2046,"state", false,-1, 0,0);
    tracep->declBus(c+2047,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[214] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2048,"update", false,-1);
    tracep->declBus(c+2049,"plru", false,-1, 0,0);
    tracep->declBus(c+2049,"state", false,-1, 0,0);
    tracep->declBus(c+2050,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[215] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2051,"update", false,-1);
    tracep->declBus(c+2052,"plru", false,-1, 0,0);
    tracep->declBus(c+2052,"state", false,-1, 0,0);
    tracep->declBus(c+2053,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[216] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2054,"update", false,-1);
    tracep->declBus(c+2055,"plru", false,-1, 0,0);
    tracep->declBus(c+2055,"state", false,-1, 0,0);
    tracep->declBus(c+2056,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[217] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2057,"update", false,-1);
    tracep->declBus(c+2058,"plru", false,-1, 0,0);
    tracep->declBus(c+2058,"state", false,-1, 0,0);
    tracep->declBus(c+2059,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[218] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2060,"update", false,-1);
    tracep->declBus(c+2061,"plru", false,-1, 0,0);
    tracep->declBus(c+2061,"state", false,-1, 0,0);
    tracep->declBus(c+2062,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[219] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2063,"update", false,-1);
    tracep->declBus(c+2064,"plru", false,-1, 0,0);
    tracep->declBus(c+2064,"state", false,-1, 0,0);
    tracep->declBus(c+2065,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[21] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2066,"update", false,-1);
    tracep->declBus(c+2067,"plru", false,-1, 0,0);
    tracep->declBus(c+2067,"state", false,-1, 0,0);
    tracep->declBus(c+2068,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[220] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2069,"update", false,-1);
    tracep->declBus(c+2070,"plru", false,-1, 0,0);
    tracep->declBus(c+2070,"state", false,-1, 0,0);
    tracep->declBus(c+2071,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[221] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2072,"update", false,-1);
    tracep->declBus(c+2073,"plru", false,-1, 0,0);
    tracep->declBus(c+2073,"state", false,-1, 0,0);
    tracep->declBus(c+2074,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[222] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2075,"update", false,-1);
    tracep->declBus(c+2076,"plru", false,-1, 0,0);
    tracep->declBus(c+2076,"state", false,-1, 0,0);
    tracep->declBus(c+2077,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[223] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2078,"update", false,-1);
    tracep->declBus(c+2079,"plru", false,-1, 0,0);
    tracep->declBus(c+2079,"state", false,-1, 0,0);
    tracep->declBus(c+2080,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[224] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2081,"update", false,-1);
    tracep->declBus(c+2082,"plru", false,-1, 0,0);
    tracep->declBus(c+2082,"state", false,-1, 0,0);
    tracep->declBus(c+2083,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[225] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2084,"update", false,-1);
    tracep->declBus(c+2085,"plru", false,-1, 0,0);
    tracep->declBus(c+2085,"state", false,-1, 0,0);
    tracep->declBus(c+2086,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[226] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2087,"update", false,-1);
    tracep->declBus(c+2088,"plru", false,-1, 0,0);
    tracep->declBus(c+2088,"state", false,-1, 0,0);
    tracep->declBus(c+2089,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[227] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2090,"update", false,-1);
    tracep->declBus(c+2091,"plru", false,-1, 0,0);
    tracep->declBus(c+2091,"state", false,-1, 0,0);
    tracep->declBus(c+2092,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[228] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2093,"update", false,-1);
    tracep->declBus(c+2094,"plru", false,-1, 0,0);
    tracep->declBus(c+2094,"state", false,-1, 0,0);
    tracep->declBus(c+2095,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[229] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2096,"update", false,-1);
    tracep->declBus(c+2097,"plru", false,-1, 0,0);
    tracep->declBus(c+2097,"state", false,-1, 0,0);
    tracep->declBus(c+2098,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[22] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2099,"update", false,-1);
    tracep->declBus(c+2100,"plru", false,-1, 0,0);
    tracep->declBus(c+2100,"state", false,-1, 0,0);
    tracep->declBus(c+2101,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[230] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2102,"update", false,-1);
    tracep->declBus(c+2103,"plru", false,-1, 0,0);
    tracep->declBus(c+2103,"state", false,-1, 0,0);
    tracep->declBus(c+2104,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[231] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2105,"update", false,-1);
    tracep->declBus(c+2106,"plru", false,-1, 0,0);
    tracep->declBus(c+2106,"state", false,-1, 0,0);
    tracep->declBus(c+2107,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[232] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2108,"update", false,-1);
    tracep->declBus(c+2109,"plru", false,-1, 0,0);
    tracep->declBus(c+2109,"state", false,-1, 0,0);
    tracep->declBus(c+2110,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[233] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2111,"update", false,-1);
    tracep->declBus(c+2112,"plru", false,-1, 0,0);
    tracep->declBus(c+2112,"state", false,-1, 0,0);
    tracep->declBus(c+2113,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[234] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2114,"update", false,-1);
    tracep->declBus(c+2115,"plru", false,-1, 0,0);
    tracep->declBus(c+2115,"state", false,-1, 0,0);
    tracep->declBus(c+2116,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[235] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2117,"update", false,-1);
    tracep->declBus(c+2118,"plru", false,-1, 0,0);
    tracep->declBus(c+2118,"state", false,-1, 0,0);
    tracep->declBus(c+2119,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[236] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2120,"update", false,-1);
    tracep->declBus(c+2121,"plru", false,-1, 0,0);
    tracep->declBus(c+2121,"state", false,-1, 0,0);
    tracep->declBus(c+2122,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[237] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2123,"update", false,-1);
    tracep->declBus(c+2124,"plru", false,-1, 0,0);
    tracep->declBus(c+2124,"state", false,-1, 0,0);
    tracep->declBus(c+2125,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[238] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2126,"update", false,-1);
    tracep->declBus(c+2127,"plru", false,-1, 0,0);
    tracep->declBus(c+2127,"state", false,-1, 0,0);
    tracep->declBus(c+2128,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[239] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2129,"update", false,-1);
    tracep->declBus(c+2130,"plru", false,-1, 0,0);
    tracep->declBus(c+2130,"state", false,-1, 0,0);
    tracep->declBus(c+2131,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[23] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2132,"update", false,-1);
    tracep->declBus(c+2133,"plru", false,-1, 0,0);
    tracep->declBus(c+2133,"state", false,-1, 0,0);
    tracep->declBus(c+2134,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[240] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2135,"update", false,-1);
    tracep->declBus(c+2136,"plru", false,-1, 0,0);
    tracep->declBus(c+2136,"state", false,-1, 0,0);
    tracep->declBus(c+2137,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[241] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2138,"update", false,-1);
    tracep->declBus(c+2139,"plru", false,-1, 0,0);
    tracep->declBus(c+2139,"state", false,-1, 0,0);
    tracep->declBus(c+2140,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[242] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2141,"update", false,-1);
    tracep->declBus(c+2142,"plru", false,-1, 0,0);
    tracep->declBus(c+2142,"state", false,-1, 0,0);
    tracep->declBus(c+2143,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[243] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2144,"update", false,-1);
    tracep->declBus(c+2145,"plru", false,-1, 0,0);
    tracep->declBus(c+2145,"state", false,-1, 0,0);
    tracep->declBus(c+2146,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[244] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2147,"update", false,-1);
    tracep->declBus(c+2148,"plru", false,-1, 0,0);
    tracep->declBus(c+2148,"state", false,-1, 0,0);
    tracep->declBus(c+2149,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[245] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2150,"update", false,-1);
    tracep->declBus(c+2151,"plru", false,-1, 0,0);
    tracep->declBus(c+2151,"state", false,-1, 0,0);
    tracep->declBus(c+2152,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[246] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2153,"update", false,-1);
    tracep->declBus(c+2154,"plru", false,-1, 0,0);
    tracep->declBus(c+2154,"state", false,-1, 0,0);
    tracep->declBus(c+2155,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[247] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2156,"update", false,-1);
    tracep->declBus(c+2157,"plru", false,-1, 0,0);
    tracep->declBus(c+2157,"state", false,-1, 0,0);
    tracep->declBus(c+2158,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[248] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2159,"update", false,-1);
    tracep->declBus(c+2160,"plru", false,-1, 0,0);
    tracep->declBus(c+2160,"state", false,-1, 0,0);
    tracep->declBus(c+2161,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[249] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2162,"update", false,-1);
    tracep->declBus(c+2163,"plru", false,-1, 0,0);
    tracep->declBus(c+2163,"state", false,-1, 0,0);
    tracep->declBus(c+2164,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[24] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2165,"update", false,-1);
    tracep->declBus(c+2166,"plru", false,-1, 0,0);
    tracep->declBus(c+2166,"state", false,-1, 0,0);
    tracep->declBus(c+2167,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[250] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2168,"update", false,-1);
    tracep->declBus(c+2169,"plru", false,-1, 0,0);
    tracep->declBus(c+2169,"state", false,-1, 0,0);
    tracep->declBus(c+2170,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[251] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2171,"update", false,-1);
    tracep->declBus(c+2172,"plru", false,-1, 0,0);
    tracep->declBus(c+2172,"state", false,-1, 0,0);
    tracep->declBus(c+2173,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[252] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2174,"update", false,-1);
    tracep->declBus(c+2175,"plru", false,-1, 0,0);
    tracep->declBus(c+2175,"state", false,-1, 0,0);
    tracep->declBus(c+2176,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[253] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2177,"update", false,-1);
    tracep->declBus(c+2178,"plru", false,-1, 0,0);
    tracep->declBus(c+2178,"state", false,-1, 0,0);
    tracep->declBus(c+2179,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[254] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2180,"update", false,-1);
    tracep->declBus(c+2181,"plru", false,-1, 0,0);
    tracep->declBus(c+2181,"state", false,-1, 0,0);
    tracep->declBus(c+2182,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[255] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2183,"update", false,-1);
    tracep->declBus(c+2184,"plru", false,-1, 0,0);
    tracep->declBus(c+2184,"state", false,-1, 0,0);
    tracep->declBus(c+2185,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[25] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2186,"update", false,-1);
    tracep->declBus(c+2187,"plru", false,-1, 0,0);
    tracep->declBus(c+2187,"state", false,-1, 0,0);
    tracep->declBus(c+2188,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[26] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2189,"update", false,-1);
    tracep->declBus(c+2190,"plru", false,-1, 0,0);
    tracep->declBus(c+2190,"state", false,-1, 0,0);
    tracep->declBus(c+2191,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[27] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2192,"update", false,-1);
    tracep->declBus(c+2193,"plru", false,-1, 0,0);
    tracep->declBus(c+2193,"state", false,-1, 0,0);
    tracep->declBus(c+2194,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[28] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2195,"update", false,-1);
    tracep->declBus(c+2196,"plru", false,-1, 0,0);
    tracep->declBus(c+2196,"state", false,-1, 0,0);
    tracep->declBus(c+2197,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[29] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2198,"update", false,-1);
    tracep->declBus(c+2199,"plru", false,-1, 0,0);
    tracep->declBus(c+2199,"state", false,-1, 0,0);
    tracep->declBus(c+2200,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[2] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2201,"update", false,-1);
    tracep->declBus(c+2202,"plru", false,-1, 0,0);
    tracep->declBus(c+2202,"state", false,-1, 0,0);
    tracep->declBus(c+2203,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[30] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2204,"update", false,-1);
    tracep->declBus(c+2205,"plru", false,-1, 0,0);
    tracep->declBus(c+2205,"state", false,-1, 0,0);
    tracep->declBus(c+2206,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[31] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2207,"update", false,-1);
    tracep->declBus(c+2208,"plru", false,-1, 0,0);
    tracep->declBus(c+2208,"state", false,-1, 0,0);
    tracep->declBus(c+2209,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[32] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2210,"update", false,-1);
    tracep->declBus(c+2211,"plru", false,-1, 0,0);
    tracep->declBus(c+2211,"state", false,-1, 0,0);
    tracep->declBus(c+2212,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[33] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2213,"update", false,-1);
    tracep->declBus(c+2214,"plru", false,-1, 0,0);
    tracep->declBus(c+2214,"state", false,-1, 0,0);
    tracep->declBus(c+2215,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[34] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2216,"update", false,-1);
    tracep->declBus(c+2217,"plru", false,-1, 0,0);
    tracep->declBus(c+2217,"state", false,-1, 0,0);
    tracep->declBus(c+2218,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[35] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2219,"update", false,-1);
    tracep->declBus(c+2220,"plru", false,-1, 0,0);
    tracep->declBus(c+2220,"state", false,-1, 0,0);
    tracep->declBus(c+2221,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[36] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2222,"update", false,-1);
    tracep->declBus(c+2223,"plru", false,-1, 0,0);
    tracep->declBus(c+2223,"state", false,-1, 0,0);
    tracep->declBus(c+2224,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[37] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2225,"update", false,-1);
    tracep->declBus(c+2226,"plru", false,-1, 0,0);
    tracep->declBus(c+2226,"state", false,-1, 0,0);
    tracep->declBus(c+2227,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[38] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2228,"update", false,-1);
    tracep->declBus(c+2229,"plru", false,-1, 0,0);
    tracep->declBus(c+2229,"state", false,-1, 0,0);
    tracep->declBus(c+2230,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[39] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2231,"update", false,-1);
    tracep->declBus(c+2232,"plru", false,-1, 0,0);
    tracep->declBus(c+2232,"state", false,-1, 0,0);
    tracep->declBus(c+2233,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[3] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2234,"update", false,-1);
    tracep->declBus(c+2235,"plru", false,-1, 0,0);
    tracep->declBus(c+2235,"state", false,-1, 0,0);
    tracep->declBus(c+2236,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[40] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2237,"update", false,-1);
    tracep->declBus(c+2238,"plru", false,-1, 0,0);
    tracep->declBus(c+2238,"state", false,-1, 0,0);
    tracep->declBus(c+2239,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[41] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2240,"update", false,-1);
    tracep->declBus(c+2241,"plru", false,-1, 0,0);
    tracep->declBus(c+2241,"state", false,-1, 0,0);
    tracep->declBus(c+2242,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[42] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2243,"update", false,-1);
    tracep->declBus(c+2244,"plru", false,-1, 0,0);
    tracep->declBus(c+2244,"state", false,-1, 0,0);
    tracep->declBus(c+2245,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[43] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2246,"update", false,-1);
    tracep->declBus(c+2247,"plru", false,-1, 0,0);
    tracep->declBus(c+2247,"state", false,-1, 0,0);
    tracep->declBus(c+2248,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[44] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2249,"update", false,-1);
    tracep->declBus(c+2250,"plru", false,-1, 0,0);
    tracep->declBus(c+2250,"state", false,-1, 0,0);
    tracep->declBus(c+2251,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[45] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2252,"update", false,-1);
    tracep->declBus(c+2253,"plru", false,-1, 0,0);
    tracep->declBus(c+2253,"state", false,-1, 0,0);
    tracep->declBus(c+2254,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[46] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2255,"update", false,-1);
    tracep->declBus(c+2256,"plru", false,-1, 0,0);
    tracep->declBus(c+2256,"state", false,-1, 0,0);
    tracep->declBus(c+2257,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[47] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2258,"update", false,-1);
    tracep->declBus(c+2259,"plru", false,-1, 0,0);
    tracep->declBus(c+2259,"state", false,-1, 0,0);
    tracep->declBus(c+2260,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[48] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2261,"update", false,-1);
    tracep->declBus(c+2262,"plru", false,-1, 0,0);
    tracep->declBus(c+2262,"state", false,-1, 0,0);
    tracep->declBus(c+2263,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[49] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2264,"update", false,-1);
    tracep->declBus(c+2265,"plru", false,-1, 0,0);
    tracep->declBus(c+2265,"state", false,-1, 0,0);
    tracep->declBus(c+2266,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[4] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2267,"update", false,-1);
    tracep->declBus(c+2268,"plru", false,-1, 0,0);
    tracep->declBus(c+2268,"state", false,-1, 0,0);
    tracep->declBus(c+2269,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[50] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2270,"update", false,-1);
    tracep->declBus(c+2271,"plru", false,-1, 0,0);
    tracep->declBus(c+2271,"state", false,-1, 0,0);
    tracep->declBus(c+2272,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[51] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2273,"update", false,-1);
    tracep->declBus(c+2274,"plru", false,-1, 0,0);
    tracep->declBus(c+2274,"state", false,-1, 0,0);
    tracep->declBus(c+2275,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[52] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2276,"update", false,-1);
    tracep->declBus(c+2277,"plru", false,-1, 0,0);
    tracep->declBus(c+2277,"state", false,-1, 0,0);
    tracep->declBus(c+2278,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[53] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2279,"update", false,-1);
    tracep->declBus(c+2280,"plru", false,-1, 0,0);
    tracep->declBus(c+2280,"state", false,-1, 0,0);
    tracep->declBus(c+2281,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[54] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2282,"update", false,-1);
    tracep->declBus(c+2283,"plru", false,-1, 0,0);
    tracep->declBus(c+2283,"state", false,-1, 0,0);
    tracep->declBus(c+2284,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[55] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2285,"update", false,-1);
    tracep->declBus(c+2286,"plru", false,-1, 0,0);
    tracep->declBus(c+2286,"state", false,-1, 0,0);
    tracep->declBus(c+2287,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[56] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2288,"update", false,-1);
    tracep->declBus(c+2289,"plru", false,-1, 0,0);
    tracep->declBus(c+2289,"state", false,-1, 0,0);
    tracep->declBus(c+2290,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[57] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2291,"update", false,-1);
    tracep->declBus(c+2292,"plru", false,-1, 0,0);
    tracep->declBus(c+2292,"state", false,-1, 0,0);
    tracep->declBus(c+2293,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[58] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2294,"update", false,-1);
    tracep->declBus(c+2295,"plru", false,-1, 0,0);
    tracep->declBus(c+2295,"state", false,-1, 0,0);
    tracep->declBus(c+2296,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[59] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2297,"update", false,-1);
    tracep->declBus(c+2298,"plru", false,-1, 0,0);
    tracep->declBus(c+2298,"state", false,-1, 0,0);
    tracep->declBus(c+2299,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[5] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2300,"update", false,-1);
    tracep->declBus(c+2301,"plru", false,-1, 0,0);
    tracep->declBus(c+2301,"state", false,-1, 0,0);
    tracep->declBus(c+2302,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[60] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2303,"update", false,-1);
    tracep->declBus(c+2304,"plru", false,-1, 0,0);
    tracep->declBus(c+2304,"state", false,-1, 0,0);
    tracep->declBus(c+2305,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[61] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2306,"update", false,-1);
    tracep->declBus(c+2307,"plru", false,-1, 0,0);
    tracep->declBus(c+2307,"state", false,-1, 0,0);
    tracep->declBus(c+2308,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[62] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2309,"update", false,-1);
    tracep->declBus(c+2310,"plru", false,-1, 0,0);
    tracep->declBus(c+2310,"state", false,-1, 0,0);
    tracep->declBus(c+2311,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[63] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2312,"update", false,-1);
    tracep->declBus(c+2313,"plru", false,-1, 0,0);
    tracep->declBus(c+2313,"state", false,-1, 0,0);
    tracep->declBus(c+2314,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[64] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2315,"update", false,-1);
    tracep->declBus(c+2316,"plru", false,-1, 0,0);
    tracep->declBus(c+2316,"state", false,-1, 0,0);
    tracep->declBus(c+2317,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[65] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2318,"update", false,-1);
    tracep->declBus(c+2319,"plru", false,-1, 0,0);
    tracep->declBus(c+2319,"state", false,-1, 0,0);
    tracep->declBus(c+2320,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[66] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2321,"update", false,-1);
    tracep->declBus(c+2322,"plru", false,-1, 0,0);
    tracep->declBus(c+2322,"state", false,-1, 0,0);
    tracep->declBus(c+2323,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[67] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2324,"update", false,-1);
    tracep->declBus(c+2325,"plru", false,-1, 0,0);
    tracep->declBus(c+2325,"state", false,-1, 0,0);
    tracep->declBus(c+2326,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[68] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2327,"update", false,-1);
    tracep->declBus(c+2328,"plru", false,-1, 0,0);
    tracep->declBus(c+2328,"state", false,-1, 0,0);
    tracep->declBus(c+2329,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[69] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2330,"update", false,-1);
    tracep->declBus(c+2331,"plru", false,-1, 0,0);
    tracep->declBus(c+2331,"state", false,-1, 0,0);
    tracep->declBus(c+2332,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[6] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2333,"update", false,-1);
    tracep->declBus(c+2334,"plru", false,-1, 0,0);
    tracep->declBus(c+2334,"state", false,-1, 0,0);
    tracep->declBus(c+2335,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[70] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2336,"update", false,-1);
    tracep->declBus(c+2337,"plru", false,-1, 0,0);
    tracep->declBus(c+2337,"state", false,-1, 0,0);
    tracep->declBus(c+2338,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[71] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2339,"update", false,-1);
    tracep->declBus(c+2340,"plru", false,-1, 0,0);
    tracep->declBus(c+2340,"state", false,-1, 0,0);
    tracep->declBus(c+2341,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[72] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2342,"update", false,-1);
    tracep->declBus(c+2343,"plru", false,-1, 0,0);
    tracep->declBus(c+2343,"state", false,-1, 0,0);
    tracep->declBus(c+2344,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[73] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2345,"update", false,-1);
    tracep->declBus(c+2346,"plru", false,-1, 0,0);
    tracep->declBus(c+2346,"state", false,-1, 0,0);
    tracep->declBus(c+2347,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[74] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2348,"update", false,-1);
    tracep->declBus(c+2349,"plru", false,-1, 0,0);
    tracep->declBus(c+2349,"state", false,-1, 0,0);
    tracep->declBus(c+2350,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[75] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2351,"update", false,-1);
    tracep->declBus(c+2352,"plru", false,-1, 0,0);
    tracep->declBus(c+2352,"state", false,-1, 0,0);
    tracep->declBus(c+2353,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[76] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2354,"update", false,-1);
    tracep->declBus(c+2355,"plru", false,-1, 0,0);
    tracep->declBus(c+2355,"state", false,-1, 0,0);
    tracep->declBus(c+2356,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[77] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2357,"update", false,-1);
    tracep->declBus(c+2358,"plru", false,-1, 0,0);
    tracep->declBus(c+2358,"state", false,-1, 0,0);
    tracep->declBus(c+2359,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[78] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2360,"update", false,-1);
    tracep->declBus(c+2361,"plru", false,-1, 0,0);
    tracep->declBus(c+2361,"state", false,-1, 0,0);
    tracep->declBus(c+2362,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[79] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2363,"update", false,-1);
    tracep->declBus(c+2364,"plru", false,-1, 0,0);
    tracep->declBus(c+2364,"state", false,-1, 0,0);
    tracep->declBus(c+2365,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[7] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2366,"update", false,-1);
    tracep->declBus(c+2367,"plru", false,-1, 0,0);
    tracep->declBus(c+2367,"state", false,-1, 0,0);
    tracep->declBus(c+2368,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[80] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2369,"update", false,-1);
    tracep->declBus(c+2370,"plru", false,-1, 0,0);
    tracep->declBus(c+2370,"state", false,-1, 0,0);
    tracep->declBus(c+2371,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[81] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2372,"update", false,-1);
    tracep->declBus(c+2373,"plru", false,-1, 0,0);
    tracep->declBus(c+2373,"state", false,-1, 0,0);
    tracep->declBus(c+2374,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[82] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2375,"update", false,-1);
    tracep->declBus(c+2376,"plru", false,-1, 0,0);
    tracep->declBus(c+2376,"state", false,-1, 0,0);
    tracep->declBus(c+2377,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[83] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2378,"update", false,-1);
    tracep->declBus(c+2379,"plru", false,-1, 0,0);
    tracep->declBus(c+2379,"state", false,-1, 0,0);
    tracep->declBus(c+2380,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[84] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2381,"update", false,-1);
    tracep->declBus(c+2382,"plru", false,-1, 0,0);
    tracep->declBus(c+2382,"state", false,-1, 0,0);
    tracep->declBus(c+2383,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[85] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2384,"update", false,-1);
    tracep->declBus(c+2385,"plru", false,-1, 0,0);
    tracep->declBus(c+2385,"state", false,-1, 0,0);
    tracep->declBus(c+2386,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[86] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2387,"update", false,-1);
    tracep->declBus(c+2388,"plru", false,-1, 0,0);
    tracep->declBus(c+2388,"state", false,-1, 0,0);
    tracep->declBus(c+2389,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[87] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2390,"update", false,-1);
    tracep->declBus(c+2391,"plru", false,-1, 0,0);
    tracep->declBus(c+2391,"state", false,-1, 0,0);
    tracep->declBus(c+2392,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[88] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2393,"update", false,-1);
    tracep->declBus(c+2394,"plru", false,-1, 0,0);
    tracep->declBus(c+2394,"state", false,-1, 0,0);
    tracep->declBus(c+2395,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[89] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2396,"update", false,-1);
    tracep->declBus(c+2397,"plru", false,-1, 0,0);
    tracep->declBus(c+2397,"state", false,-1, 0,0);
    tracep->declBus(c+2398,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[8] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2399,"update", false,-1);
    tracep->declBus(c+2400,"plru", false,-1, 0,0);
    tracep->declBus(c+2400,"state", false,-1, 0,0);
    tracep->declBus(c+2401,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[90] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2402,"update", false,-1);
    tracep->declBus(c+2403,"plru", false,-1, 0,0);
    tracep->declBus(c+2403,"state", false,-1, 0,0);
    tracep->declBus(c+2404,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[91] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2405,"update", false,-1);
    tracep->declBus(c+2406,"plru", false,-1, 0,0);
    tracep->declBus(c+2406,"state", false,-1, 0,0);
    tracep->declBus(c+2407,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[92] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2408,"update", false,-1);
    tracep->declBus(c+2409,"plru", false,-1, 0,0);
    tracep->declBus(c+2409,"state", false,-1, 0,0);
    tracep->declBus(c+2410,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[93] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2411,"update", false,-1);
    tracep->declBus(c+2412,"plru", false,-1, 0,0);
    tracep->declBus(c+2412,"state", false,-1, 0,0);
    tracep->declBus(c+2413,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[94] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2414,"update", false,-1);
    tracep->declBus(c+2415,"plru", false,-1, 0,0);
    tracep->declBus(c+2415,"state", false,-1, 0,0);
    tracep->declBus(c+2416,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[95] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2417,"update", false,-1);
    tracep->declBus(c+2418,"plru", false,-1, 0,0);
    tracep->declBus(c+2418,"state", false,-1, 0,0);
    tracep->declBus(c+2419,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[96] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2420,"update", false,-1);
    tracep->declBus(c+2421,"plru", false,-1, 0,0);
    tracep->declBus(c+2421,"state", false,-1, 0,0);
    tracep->declBus(c+2422,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[97] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2423,"update", false,-1);
    tracep->declBus(c+2424,"plru", false,-1, 0,0);
    tracep->declBus(c+2424,"state", false,-1, 0,0);
    tracep->declBus(c+2425,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[98] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2426,"update", false,-1);
    tracep->declBus(c+2427,"plru", false,-1, 0,0);
    tracep->declBus(c+2427,"state", false,-1, 0,0);
    tracep->declBus(c+2428,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[99] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2429,"update", false,-1);
    tracep->declBus(c+2430,"plru", false,-1, 0,0);
    tracep->declBus(c+2430,"state", false,-1, 0,0);
    tracep->declBus(c+2431,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[9] ");
    tracep->pushNamePrefix("U_PLRU ");
    tracep->declBus(c+3758,"ASSOC_NUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+1642,"delayed_hit", false,-1, 1,0);
    tracep->declBit(c+2432,"update", false,-1);
    tracep->declBus(c+2433,"plru", false,-1, 0,0);
    tracep->declBus(c+2433,"state", false,-1, 0,0);
    tracep->declBus(c+2434,"nextstate", false,-1, 0,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("U_tlb ");
    tracep->declBus(c+3808,"TLBNUM", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+2435,"ITLB_vpn2", false,-1, 18,0);
    tracep->declBit(c+480,"ITLB_found", false,-1);
    tracep->declBus(c+481,"ITLB_pfn0", false,-1, 19,0);
    tracep->declBus(c+482,"ITLB_c0", false,-1, 2,0);
    tracep->declBit(c+483,"ITLB_d0", false,-1);
    tracep->declBit(c+484,"ITLB_v0", false,-1);
    tracep->declBus(c+485,"ITLB_pfn1", false,-1, 19,0);
    tracep->declBus(c+486,"ITLB_c1", false,-1, 2,0);
    tracep->declBit(c+487,"ITLB_d1", false,-1);
    tracep->declBit(c+488,"ITLB_v1", false,-1);
    tracep->declBus(c+2436,"DTLB_vpn2", false,-1, 18,0);
    tracep->declBit(c+489,"DTLB_found", false,-1);
    tracep->declBus(c+490,"DTLB_pfn0", false,-1, 19,0);
    tracep->declBus(c+491,"DTLB_c0", false,-1, 2,0);
    tracep->declBit(c+492,"DTLB_d0", false,-1);
    tracep->declBit(c+493,"DTLB_v0", false,-1);
    tracep->declBus(c+494,"DTLB_pfn1", false,-1, 19,0);
    tracep->declBus(c+495,"DTLB_c1", false,-1, 2,0);
    tracep->declBit(c+496,"DTLB_d1", false,-1);
    tracep->declBit(c+497,"DTLB_v1", false,-1);
    tracep->declBit(c+489,"tlb_to_cp0_found", false,-1);
    tracep->declBus(c+567,"tlb_to_cp0_vpn2", false,-1, 18,0);
    tracep->declBus(c+568,"tlb_to_cp0_asid", false,-1, 7,0);
    tracep->declBus(c+569,"tlb_to_cp0_index", false,-1, 3,0);
    tracep->declBus(c+570,"tlb_to_cp0_pfn0", false,-1, 19,0);
    tracep->declBus(c+571,"tlb_to_cp0_c0", false,-1, 2,0);
    tracep->declBit(c+572,"tlb_to_cp0_d0", false,-1);
    tracep->declBit(c+573,"tlb_to_cp0_v0", false,-1);
    tracep->declBit(c+574,"tlb_to_cp0_g0", false,-1);
    tracep->declBus(c+575,"tlb_to_cp0_pfn1", false,-1, 19,0);
    tracep->declBus(c+576,"tlb_to_cp0_c1", false,-1, 2,0);
    tracep->declBit(c+577,"tlb_to_cp0_d1", false,-1);
    tracep->declBit(c+578,"tlb_to_cp0_v1", false,-1);
    tracep->declBit(c+574,"tlb_to_cp0_g1", false,-1);
    tracep->declBit(c+564,"inst_tlbwi", false,-1);
    tracep->declBit(c+565,"inst_tlbwr", false,-1);
    tracep->declBit(c+566,"inst_tlbp", false,-1);
    tracep->declBus(c+591,"cp0_to_tlb_index", false,-1, 3,0);
    tracep->declBus(c+592,"cp0_to_tlb_random", false,-1, 3,0);
    tracep->declBus(c+579,"cp0_to_tlb_vpn2", false,-1, 18,0);
    tracep->declBus(c+580,"cp0_to_tlb_asid", false,-1, 7,0);
    tracep->declBit(c+585,"cp0_to_tlb_g0", false,-1);
    tracep->declBit(c+590,"cp0_to_tlb_g1", false,-1);
    tracep->declBus(c+581,"cp0_to_tlb_pfn0", false,-1, 19,0);
    tracep->declBus(c+582,"cp0_to_tlb_c0", false,-1, 2,0);
    tracep->declBit(c+583,"cp0_to_tlb_d0", false,-1);
    tracep->declBit(c+584,"cp0_to_tlb_v0", false,-1);
    tracep->declBus(c+586,"cp0_to_tlb_pfn1", false,-1, 19,0);
    tracep->declBus(c+587,"cp0_to_tlb_c1", false,-1, 2,0);
    tracep->declBit(c+588,"cp0_to_tlb_d1", false,-1);
    tracep->declBit(c+589,"cp0_to_tlb_v1", false,-1);
    for (int i = 0; i < 16; ++i) {
        tracep->declBus(c+2437+i*1,"tlb_vpn2", true,(i+0), 18,0);
    }
    for (int i = 0; i < 16; ++i) {
        tracep->declBus(c+2453+i*1,"tlb_asid", true,(i+0), 7,0);
    }
    for (int i = 0; i < 16; ++i) {
        tracep->declBit(c+2469+i*1,"tlb_g", true,(i+0));
    }
    for (int i = 0; i < 16; ++i) {
        tracep->declBus(c+2485+i*1,"tlb_pfn0", true,(i+0), 19,0);
    }
    for (int i = 0; i < 16; ++i) {
        tracep->declBus(c+2501+i*1,"tlb_c0", true,(i+0), 2,0);
    }
    for (int i = 0; i < 16; ++i) {
        tracep->declBit(c+2517+i*1,"tlb_d0", true,(i+0));
    }
    for (int i = 0; i < 16; ++i) {
        tracep->declBit(c+2533+i*1,"tlb_v0", true,(i+0));
    }
    for (int i = 0; i < 16; ++i) {
        tracep->declBus(c+2549+i*1,"tlb_pfn1", true,(i+0), 19,0);
    }
    for (int i = 0; i < 16; ++i) {
        tracep->declBus(c+2565+i*1,"tlb_c1", true,(i+0), 2,0);
    }
    for (int i = 0; i < 16; ++i) {
        tracep->declBit(c+2581+i*1,"tlb_d1", true,(i+0));
    }
    for (int i = 0; i < 16; ++i) {
        tracep->declBit(c+2597+i*1,"tlb_v1", true,(i+0));
    }
    tracep->declBus(c+2613,"ITLB_match", false,-1, 15,0);
    tracep->declBus(c+2614,"common_match", false,-1, 15,0);
    tracep->declBus(c+2615,"ITLB_index", false,-1, 3,0);
    tracep->declBus(c+569,"common_index", false,-1, 3,0);
    tracep->declBus(c+2616,"write_index", false,-1, 3,0);
    tracep->declBus(c+2617,"common_vpn2", false,-1, 18,0);
    tracep->declBus(c+2618,"latched_index", false,-1, 3,0);
    tracep->declBus(c+2619,"latched_asid", false,-1, 7,0);
    tracep->declBus(c+2620,"latched_ITLB_vpn2", false,-1, 18,0);
    tracep->declBus(c+2621,"latched_common_vpn2", false,-1, 18,0);
    tracep->declBus(c+2622,"i", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("exe_stage ");
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBit(c+427,"m1s_allowin", false,-1);
    tracep->declBit(c+426,"es_allowin", false,-1);
    tracep->declBit(c+431,"ds_to_es_valid", false,-1);
    tracep->declArray(c+3683,"ds_to_es_bus", false,-1, 344,0);
    tracep->declArray(c+3694,"EXE_br_bus", false,-1, 67,0);
    tracep->declArray(c+3699,"EXE_BResult", false,-1, 67,0);
    tracep->declBit(c+3702,"es_br_flush", false,-1);
    tracep->declBus(c+458,"ds_inst", false,-1, 31,0);
    tracep->declBus(c+452,"es_inst", false,-1, 31,0);
    tracep->declBit(c+432,"es_to_m1s_valid", false,-1);
    tracep->declArray(c+437,"es_to_m1s_bus", false,-1, 179,0);
    tracep->declBus(c+459,"EXE_dest", false,-1, 4,0);
    tracep->declBus(c+463,"EXE_result", false,-1, 31,0);
    tracep->declBit(c+466,"es_load_op", false,-1);
    tracep->declBit(c+468,"flush", false,-1);
    tracep->declBit(c+469,"m1s_ex", false,-1);
    tracep->declBit(c+477,"es_inst_mfc0", false,-1);
    tracep->declBit(c+479,"m1s_inst_eret", false,-1);
    tracep->declBus(c+3705,"ds_pc", false,-1, 31,0);
    tracep->declBit(c+2623,"es_valid", false,-1);
    tracep->declBit(c+2624,"es_ready_go", false,-1);
    tracep->declArray(c+2625,"ds_to_es_bus_r", false,-1, 344,0);
    tracep->declBus(c+2636,"es_alu_op", false,-1, 28,0);
    tracep->declBit(c+2637,"es_src1_is_not_rs_value", false,-1);
    tracep->declBit(c+2638,"es_src2_is_not_rt_value", false,-1);
    tracep->declBus(c+2639,"es_not_rs_value", false,-1, 31,0);
    tracep->declBus(c+2640,"es_not_rt_value", false,-1, 31,0);
    tracep->declBus(c+2641,"es_trap_op", false,-1, 2,0);
    tracep->declBus(c+2642,"es_CacheInst_type", false,-1, 2,0);
    tracep->declBit(c+2643,"es_is_ICacheInst", false,-1);
    tracep->declBit(c+2644,"es_is_DCacheInst", false,-1);
    tracep->declBit(c+2645,"es_br_is_imm", false,-1);
    tracep->declBit(c+2646,"es_br_is_reg", false,-1);
    tracep->declBus(c+2647,"es_imm_br_addr", false,-1, 31,0);
    tracep->declBit(c+2648,"es_gr_we", false,-1);
    tracep->declBit(c+2649,"es_mem_we", false,-1);
    tracep->declBus(c+2650,"es_dest", false,-1, 4,0);
    tracep->declBus(c+2651,"es_imm", false,-1, 15,0);
    tracep->declBus(c+2652,"es_rs_value", false,-1, 31,0);
    tracep->declBus(c+2653,"es_rt_value", false,-1, 31,0);
    tracep->declBus(c+2654,"es_pc", false,-1, 31,0);
    tracep->declBus(c+2655,"es_mem_inst", false,-1, 11,0);
    tracep->declBus(c+2656,"sram_wen", false,-1, 3,0);
    tracep->declBus(c+2657,"sram_wdata", false,-1, 31,0);
    tracep->declBus(c+2658,"es_part_inst", false,-1, 25,0);
    tracep->declBus(c+2659,"es_sel", false,-1, 2,0);
    tracep->declBit(c+2660,"es_inst_tlbp", false,-1);
    tracep->declBit(c+2661,"es_inst_tlbr", false,-1);
    tracep->declBit(c+2662,"es_inst_tlbwi", false,-1);
    tracep->declBit(c+2663,"es_inst_tlbwr", false,-1);
    tracep->declBus(c+2664,"es_mfc0_rd", false,-1, 4,0);
    tracep->declBit(c+2665,"es_inst_mtc0", false,-1);
    tracep->declBit(c+2666,"es_inst_eret", false,-1);
    tracep->declBit(c+2667,"es_bd", false,-1);
    tracep->declBit(c+2668,"temp_ex", false,-1);
    tracep->declBus(c+2669,"temp_ExcCode", false,-1, 4,0);
    tracep->declBit(c+2670,"es_ex", false,-1);
    tracep->declBus(c+2671,"es_Exctype", false,-1, 4,0);
    tracep->declBit(c+2672,"Overflow_ex", false,-1);
    tracep->declBus(c+2673,"Overflow_inst", false,-1, 2,0);
    tracep->declBit(c+2674,"ADES_ex", false,-1);
    tracep->declBit(c+2675,"ADEL_ex", false,-1);
    tracep->declBit(c+2676,"trap_ex", false,-1);
    tracep->declBit(c+3711,"es_BPU_right", false,-1);
    tracep->declBit(c+2677,"inst_beq", false,-1);
    tracep->declBit(c+2678,"inst_bne", false,-1);
    tracep->declBit(c+2679,"inst_jal", false,-1);
    tracep->declBit(c+2680,"inst_jr", false,-1);
    tracep->declBit(c+2681,"inst_j", false,-1);
    tracep->declBit(c+2682,"inst_jalr", false,-1);
    tracep->declBit(c+2683,"inst_bgez", false,-1);
    tracep->declBit(c+2684,"inst_bgtz", false,-1);
    tracep->declBit(c+2685,"inst_blez", false,-1);
    tracep->declBit(c+2686,"inst_bltz", false,-1);
    tracep->declBit(c+2687,"inst_bgezal", false,-1);
    tracep->declBit(c+2688,"inst_bltzal", false,-1);
    tracep->declBus(c+2689,"es_BPU_ret_addr", false,-1, 31,0);
    tracep->declBit(c+2690,"es_BPU_is_taken", false,-1);
    tracep->declBit(c+2691,"es_BPU_valid", false,-1);
    tracep->declBus(c+2692,"es_Count", false,-1, 1,0);
    tracep->declBus(c+3809,"es_branch_type", false,-1, 3,0);
    tracep->declBus(c+2693,"es_br_inst", false,-1, 11,0);
    tracep->declBus(c+2658,"es_jidx", false,-1, 25,0);
    tracep->declBit(c+2694,"es_is_branch", false,-1);
    tracep->declBit(c+2695,"es_br_taken", false,-1);
    tracep->declBus(c+3712,"es_br_target", false,-1, 31,0);
    tracep->declBit(c+2696,"es_rs_eq_rt", false,-1);
    tracep->declBit(c+2697,"es_rsgez", false,-1);
    tracep->declBit(c+2698,"es_rsgtz", false,-1);
    tracep->declBit(c+2699,"es_rslez", false,-1);
    tracep->declBit(c+2700,"es_rsltz", false,-1);
    tracep->declBus(c+2701,"es_alu_src1", false,-1, 31,0);
    tracep->declBus(c+2702,"es_alu_src2", false,-1, 31,0);
    tracep->declBus(c+2703,"temp_alu_result", false,-1, 31,0);
    tracep->declBus(c+463,"es_alu_result", false,-1, 31,0);
    tracep->declBit(c+466,"es_res_from_mem", false,-1);
    tracep->declBit(c+2704,"m_axis_dout_tvalid", false,-1);
    tracep->declBit(c+2705,"m_axis_dout_tvalidu", false,-1);
    tracep->declBit(c+2706,"isMul", false,-1);
    tracep->declBit(c+2707,"isDiv", false,-1);
    tracep->declBit(c+2708,"mul_finished", false,-1);
    tracep->declBit(c+2709,"inst_is_sb", false,-1);
    tracep->declBit(c+2710,"inst_is_sh", false,-1);
    tracep->declBit(c+2711,"inst_is_swl", false,-1);
    tracep->declBit(c+2712,"inst_is_swr", false,-1);
    tracep->declBit(c+2713,"inst_is_sw", false,-1);
    tracep->declBit(c+2714,"inst_is_lh", false,-1);
    tracep->declBit(c+2715,"inst_is_lhu", false,-1);
    tracep->declBit(c+2716,"inst_is_lw", false,-1);
    tracep->pushNamePrefix("u_alu ");
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+2636,"alu_op", false,-1, 28,0);
    tracep->declBus(c+2641,"trap_op", false,-1, 2,0);
    tracep->declBus(c+2701,"alu_src1", false,-1, 31,0);
    tracep->declBus(c+2702,"alu_src2", false,-1, 31,0);
    tracep->declBus(c+2703,"alu_result", false,-1, 31,0);
    tracep->declBus(c+2673,"Overflow_inst", false,-1, 2,0);
    tracep->declBit(c+2704,"m_axis_dout_tvalid", false,-1);
    tracep->declBit(c+2705,"m_axis_dout_tvalidu", false,-1);
    tracep->declBit(c+2706,"isMul", false,-1);
    tracep->declBit(c+2707,"isDiv", false,-1);
    tracep->declBit(c+2708,"mul_finished", false,-1);
    tracep->declBit(c+2672,"Overflow_ex", false,-1);
    tracep->declBit(c+2676,"trap_ex", false,-1);
    tracep->declBit(c+2670,"es_ex", false,-1);
    tracep->declBit(c+469,"m1s_ex", false,-1);
    tracep->declBit(c+2717,"op_add", false,-1);
    tracep->declBit(c+2718,"op_sub", false,-1);
    tracep->declBit(c+2719,"op_slt", false,-1);
    tracep->declBit(c+2720,"op_sltu", false,-1);
    tracep->declBit(c+2721,"op_and", false,-1);
    tracep->declBit(c+2722,"op_nor", false,-1);
    tracep->declBit(c+2723,"op_or", false,-1);
    tracep->declBit(c+2724,"op_xor", false,-1);
    tracep->declBit(c+2725,"op_sll", false,-1);
    tracep->declBit(c+2726,"op_srl", false,-1);
    tracep->declBit(c+2727,"op_sra", false,-1);
    tracep->declBit(c+2728,"op_lui", false,-1);
    tracep->declBit(c+2729,"op_div", false,-1);
    tracep->declBit(c+2730,"op_divu", false,-1);
    tracep->declBit(c+2731,"op_mult", false,-1);
    tracep->declBit(c+2732,"op_multu", false,-1);
    tracep->declBit(c+2733,"op_mfhi", false,-1);
    tracep->declBit(c+2734,"op_mflo", false,-1);
    tracep->declBit(c+2735,"op_mthi", false,-1);
    tracep->declBit(c+2736,"op_mtlo", false,-1);
    tracep->declBit(c+2737,"op_clo", false,-1);
    tracep->declBit(c+2738,"op_clz", false,-1);
    tracep->declBit(c+3810,"cloclz_type", false,-1);
    tracep->declBit(c+2739,"op_madd", false,-1);
    tracep->declBit(c+2740,"op_maddu", false,-1);
    tracep->declBit(c+2741,"op_msub", false,-1);
    tracep->declBit(c+2742,"op_msubu", false,-1);
    tracep->declBit(c+2743,"op_mul", false,-1);
    tracep->declBit(c+2744,"op_movn", false,-1);
    tracep->declBit(c+2745,"op_movz", false,-1);
    tracep->declBus(c+2746,"add_sub_result", false,-1, 31,0);
    tracep->declBus(c+2747,"slt_result", false,-1, 31,0);
    tracep->declBus(c+2748,"sltu_result", false,-1, 31,0);
    tracep->declBus(c+2749,"and_result", false,-1, 31,0);
    tracep->declBus(c+2750,"nor_result", false,-1, 31,0);
    tracep->declBus(c+2751,"or_result", false,-1, 31,0);
    tracep->declBus(c+2752,"xor_result", false,-1, 31,0);
    tracep->declBus(c+2753,"lui_result", false,-1, 31,0);
    tracep->declBus(c+2754,"sll_result", false,-1, 31,0);
    tracep->declBus(c+2755,"srl_result", false,-1, 31,0);
    tracep->declBus(c+2756,"sra_result", false,-1, 31,0);
    tracep->declQuad(c+2757,"mult_result", false,-1, 63,0);
    tracep->declQuad(c+2759,"multi_result", false,-1, 63,0);
    tracep->declQuad(c+2759,"multu_result", false,-1, 63,0);
    tracep->declQuad(c+2761,"div_result", false,-1, 63,0);
    tracep->declQuad(c+2763,"divu_result", false,-1, 63,0);
    tracep->declBus(c+2765,"mfhi_result", false,-1, 31,0);
    tracep->declBus(c+2766,"mflo_result", false,-1, 31,0);
    tracep->declBus(c+2767,"cloclz_result", false,-1, 31,0);
    tracep->declQuad(c+2768,"madd_result", false,-1, 63,0);
    tracep->declQuad(c+2770,"maddu_result", false,-1, 63,0);
    tracep->declQuad(c+2772,"msub_result", false,-1, 63,0);
    tracep->declQuad(c+2774,"msubu_result", false,-1, 63,0);
    tracep->declQuad(c+3811,"mul_result", false,-1, 63,0);
    tracep->declBus(c+2776,"movn_result", false,-1, 31,0);
    tracep->declBus(c+2777,"movz_result", false,-1, 31,0);
    tracep->declBus(c+2701,"adder_a", false,-1, 31,0);
    tracep->declBus(c+2778,"adder_b", false,-1, 31,0);
    tracep->declBus(c+2779,"adder_cin", false,-1, 31,0);
    tracep->declBus(c+2746,"adder_result", false,-1, 31,0);
    tracep->declBit(c+3813,"adder_cout", false,-1);
    tracep->declBus(c+2780,"sub_result", false,-1, 31,0);
    tracep->declBus(c+2781,"add_result", false,-1, 31,0);
    tracep->declBit(c+3814,"sub_cout", false,-1);
    tracep->declBit(c+3815,"add_cout", false,-1);
    tracep->declBus(c+2765,"HI", false,-1, 31,0);
    tracep->declBus(c+2766,"LO", false,-1, 31,0);
    tracep->declBit(c+2731,"mul_isSigned", false,-1);
    tracep->declBit(c+2782,"isNegative", false,-1);
    tracep->declBus(c+2783,"multiplicantA", false,-1, 31,0);
    tracep->declBus(c+2784,"multiplicantB", false,-1, 31,0);
    tracep->declBus(c+2785,"mul_state", false,-1, 1,0);
    tracep->declBus(c+2786,"mul_nextstate", false,-1, 1,0);
    tracep->declBus(c+3736,"MUL_IDLE", false,-1, 1,0);
    tracep->declBus(c+3747,"MUL_STAGE1", false,-1, 1,0);
    tracep->declBus(c+3771,"MUL_STAGE2", false,-1, 1,0);
    tracep->declBus(c+3772,"MUL_STAGE3", false,-1, 1,0);
    tracep->declBit(c+2787,"s_axis_divisor_tvalid", false,-1);
    tracep->declBit(c+3738,"s_axis_divisor_tready", false,-1);
    tracep->declBit(c+2788,"s_axis_dividend_tvalid", false,-1);
    tracep->declBit(c+3738,"s_axis_dividend_tready", false,-1);
    tracep->declBit(c+2789,"s_axis_divisor_tvalidu", false,-1);
    tracep->declBit(c+3738,"s_axis_divisor_treadyu", false,-1);
    tracep->declBit(c+2790,"s_axis_dividend_tvalidu", false,-1);
    tracep->declBit(c+3738,"s_axis_dividend_treadyu", false,-1);
    tracep->declBus(c+3769,"DIV_IDLE", false,-1, 0,0);
    tracep->declBus(c+3770,"DIV_START", false,-1, 0,0);
    tracep->declBit(c+2791,"div_state", false,-1);
    tracep->declBit(c+2792,"div_nextstate", false,-1);
    tracep->pushNamePrefix("U_cloclz_cnt ");
    tracep->declBus(c+2701,"cloclz_in", false,-1, 31,0);
    tracep->declBit(c+2738,"cloclz_type", false,-1);
    tracep->declBus(c+2767,"cloclz_out", false,-1, 31,0);
    tracep->declBus(c+2793,"clo_out", false,-1, 31,0);
    tracep->declBus(c+2794,"clz_out", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("U_multiplier ");
    tracep->declBit(c+3728,"CLK", false,-1);
    tracep->declBus(c+2783,"A", false,-1, 31,0);
    tracep->declBus(c+2784,"B", false,-1, 31,0);
    tracep->declQuad(c+2759,"P", false,-1, 63,0);
    tracep->declBus(c+2795,"A_reg", false,-1, 31,0);
    tracep->declBus(c+2796,"B_reg", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("U_trap ");
    tracep->declBus(c+2641,"trap_op", false,-1, 2,0);
    tracep->declBus(c+2701,"trap_src1", false,-1, 31,0);
    tracep->declBus(c+2702,"trap_src2", false,-1, 31,0);
    tracep->declBit(c+2676,"trap_ex", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("u_mydiv ");
    tracep->declBit(c+3728,"aclk", false,-1);
    tracep->declBit(c+2797,"aresetn", false,-1);
    tracep->declBit(c+2787,"s_axis_divisor_tvalid", false,-1);
    tracep->declBit(c+3738,"s_axis_divisor_tready", false,-1);
    tracep->declBus(c+2702,"s_axis_divisor_tdata", false,-1, 31,0);
    tracep->declBit(c+2788,"s_axis_dividend_tvalid", false,-1);
    tracep->declBit(c+3738,"s_axis_dividend_tready", false,-1);
    tracep->declBus(c+2701,"s_axis_dividend_tdata", false,-1, 31,0);
    tracep->declBit(c+2704,"m_axis_dout_tvalid", false,-1);
    tracep->declQuad(c+2761,"m_axis_dout_tdata", false,-1, 63,0);
    tracep->declQuad(c+2798,"temp", false,-1, 63,0);
    tracep->declBus(c+2800,"state", false,-1, 2,0);
    tracep->declBus(c+2801,"i", false,-1, 4,0);
    tracep->declBus(c+2802,"next_state", false,-1, 2,0);
    tracep->declBit(c+2803,"start", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("u_mydiv_unsigned ");
    tracep->declBit(c+3728,"aclk", false,-1);
    tracep->declBit(c+2797,"aresetn", false,-1);
    tracep->declBit(c+2789,"s_axis_divisor_tvalid", false,-1);
    tracep->declBit(c+3738,"s_axis_divisor_tready", false,-1);
    tracep->declBus(c+2702,"s_axis_divisor_tdata", false,-1, 31,0);
    tracep->declBit(c+2790,"s_axis_dividend_tvalid", false,-1);
    tracep->declBit(c+3738,"s_axis_dividend_tready", false,-1);
    tracep->declBus(c+2701,"s_axis_dividend_tdata", false,-1, 31,0);
    tracep->declBit(c+2705,"m_axis_dout_tvalid", false,-1);
    tracep->declQuad(c+2763,"m_axis_dout_tdata", false,-1, 63,0);
    tracep->declQuad(c+2804,"temp", false,-1, 63,0);
    tracep->declBus(c+2806,"state", false,-1, 2,0);
    tracep->declBus(c+2807,"i", false,-1, 4,0);
    tracep->declBus(c+2808,"next_state", false,-1, 2,0);
    tracep->declBit(c+2809,"start", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("id_stage ");
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+458,"ds_inst", false,-1, 31,0);
    tracep->declBit(c+560,"ds_ex", false,-1);
    tracep->declBus(c+562,"ra", false,-1, 31,0);
    tracep->declBus(c+563,"sp", false,-1, 31,0);
    tracep->declBit(c+426,"es_allowin", false,-1);
    tracep->declBit(c+425,"ds_allowin", false,-1);
    tracep->declBit(c+430,"fs_to_ds_valid", false,-1);
    tracep->declArray(c+3680,"fs_to_ds_bus", false,-1, 70,0);
    tracep->declQuad(c+435,"BPU_to_ds_bus", false,-1, 35,0);
    tracep->declBit(c+431,"ds_to_es_valid", false,-1);
    tracep->declArray(c+3683,"ds_to_es_bus", false,-1, 344,0);
    tracep->declBit(c+457,"is_branch", false,-1);
    tracep->declQuad(c+450,"ws_to_rf_bus", false,-1, 37,0);
    tracep->declBus(c+459,"EXE_dest", false,-1, 4,0);
    tracep->declBus(c+461,"MEM_dest", false,-1, 4,0);
    tracep->declBus(c+460,"M1s_dest", false,-1, 4,0);
    tracep->declBus(c+462,"WB_dest", false,-1, 4,0);
    tracep->declBus(c+463,"EXE_result", false,-1, 31,0);
    tracep->declBus(c+465,"MEM_result", false,-1, 31,0);
    tracep->declBus(c+464,"M1s_result", false,-1, 31,0);
    tracep->declBus(c+74,"WB_result", false,-1, 31,0);
    tracep->declBit(c+466,"es_load_op", false,-1);
    tracep->declBit(c+467,"m1s_load_op", false,-1);
    tracep->declBit(c+468,"flush", false,-1);
    tracep->declBit(c+477,"es_inst_mfc0", false,-1);
    tracep->declBit(c+478,"m1s_inst_mfc0", false,-1);
    tracep->declBit(c+472,"CP0_Status_IE_out", false,-1);
    tracep->declBit(c+473,"CP0_Status_EXL_out", false,-1);
    tracep->declBus(c+474,"CP0_Status_IM_out", false,-1, 7,0);
    tracep->declBus(c+475,"CP0_Cause_IP_out", false,-1, 7,0);
    tracep->declBit(c+471,"CP0_Cause_TI_out", false,-1);
    tracep->declBit(c+544,"icache_busy", false,-1);
    tracep->declBit(c+556,"dcache_busy", false,-1);
    tracep->declBit(c+2810,"ds_valid", false,-1);
    tracep->declBit(c+2811,"ds_ready_go", false,-1);
    tracep->declBus(c+2812,"ds_br_inst", false,-1, 11,0);
    tracep->declBus(c+3704,"fs_pc", false,-1, 31,0);
    tracep->declArray(c+2813,"fs_to_ds_bus_r", false,-1, 70,0);
    tracep->declBus(c+2816,"ds_pc", false,-1, 31,0);
    tracep->declBus(c+2817,"mfc0_rd", false,-1, 4,0);
    tracep->declBit(c+2818,"ds_bd", false,-1);
    tracep->declBit(c+2819,"temp_ex", false,-1);
    tracep->declBus(c+2820,"temp_Exctype", false,-1, 4,0);
    tracep->declBus(c+2821,"ds_Exctype", false,-1, 4,0);
    tracep->declBit(c+2822,"inst_defined", false,-1);
    tracep->declBus(c+2823,"Overflow_inst", false,-1, 2,0);
    tracep->declBus(c+2824,"Count", false,-1, 1,0);
    tracep->declBus(c+2825,"BPU_ret_addr", false,-1, 31,0);
    tracep->declBit(c+2826,"BPU_valid", false,-1);
    tracep->declBit(c+2827,"BPU_is_taken", false,-1);
    tracep->declBus(c+3816,"branch_type", false,-1, 3,0);
    tracep->declBit(c+2828,"rf_we", false,-1);
    tracep->declBus(c+2829,"rf_waddr", false,-1, 4,0);
    tracep->declBus(c+2830,"rf_wdata", false,-1, 31,0);
    tracep->declBit(c+3817,"br_taken", false,-1);
    tracep->declBit(c+2831,"br_is_reg", false,-1);
    tracep->declBit(c+2832,"br_is_imm", false,-1);
    tracep->declBus(c+3669,"imm_br_addr", false,-1, 31,0);
    tracep->declBus(c+2833,"alu_op", false,-1, 28,0);
    tracep->declBit(c+2834,"load_op", false,-1);
    tracep->declBit(c+2835,"src1_is_not_rs_value", false,-1);
    tracep->declBit(c+2836,"src1_is_sa", false,-1);
    tracep->declBit(c+2837,"src1_is_pc", false,-1);
    tracep->declBit(c+2838,"src2_is_not_rt_value", false,-1);
    tracep->declBit(c+2839,"src2_is_8", false,-1);
    tracep->declBit(c+2840,"gr_we", false,-1);
    tracep->declBit(c+2841,"mem_we", false,-1);
    tracep->declBus(c+2842,"dest", false,-1, 4,0);
    tracep->declBus(c+2843,"imm", false,-1, 15,0);
    tracep->declBus(c+2844,"not_rs_value", false,-1, 31,0);
    tracep->declBus(c+2845,"rs_value", false,-1, 31,0);
    tracep->declBus(c+2846,"not_rt_value", false,-1, 31,0);
    tracep->declBus(c+2847,"rt_value", false,-1, 31,0);
    tracep->declBus(c+2848,"op", false,-1, 5,0);
    tracep->declBus(c+2849,"rs", false,-1, 4,0);
    tracep->declBus(c+2850,"rt", false,-1, 4,0);
    tracep->declBus(c+2817,"rd", false,-1, 4,0);
    tracep->declBus(c+2851,"sa", false,-1, 4,0);
    tracep->declBus(c+2852,"func", false,-1, 5,0);
    tracep->declBus(c+2853,"part_inst", false,-1, 25,0);
    tracep->declQuad(c+2854,"op_d", false,-1, 63,0);
    tracep->declBus(c+2856,"rs_d", false,-1, 31,0);
    tracep->declBus(c+2857,"rt_d", false,-1, 31,0);
    tracep->declBus(c+2858,"rd_d", false,-1, 31,0);
    tracep->declBus(c+2859,"sa_d", false,-1, 31,0);
    tracep->declQuad(c+2860,"func_d", false,-1, 63,0);
    tracep->declBit(c+2862,"inst_addu", false,-1);
    tracep->declBit(c+2863,"inst_subu", false,-1);
    tracep->declBit(c+2864,"inst_slt", false,-1);
    tracep->declBit(c+2865,"inst_sltu", false,-1);
    tracep->declBit(c+2866,"inst_and", false,-1);
    tracep->declBit(c+2867,"inst_or", false,-1);
    tracep->declBit(c+2868,"inst_xor", false,-1);
    tracep->declBit(c+2869,"inst_nor", false,-1);
    tracep->declBit(c+2870,"inst_sll", false,-1);
    tracep->declBit(c+2871,"inst_srl", false,-1);
    tracep->declBit(c+2872,"inst_sra", false,-1);
    tracep->declBit(c+2873,"inst_addiu", false,-1);
    tracep->declBit(c+2874,"inst_lui", false,-1);
    tracep->declBit(c+2875,"inst_lw", false,-1);
    tracep->declBit(c+2876,"inst_sw", false,-1);
    tracep->declBit(c+2877,"inst_beq", false,-1);
    tracep->declBit(c+2878,"inst_bne", false,-1);
    tracep->declBit(c+2879,"inst_jal", false,-1);
    tracep->declBit(c+2880,"inst_jr", false,-1);
    tracep->declBit(c+2881,"inst_add", false,-1);
    tracep->declBit(c+2882,"inst_addi", false,-1);
    tracep->declBit(c+2883,"inst_sub", false,-1);
    tracep->declBit(c+2884,"inst_slti", false,-1);
    tracep->declBit(c+2885,"inst_sltiu", false,-1);
    tracep->declBit(c+2886,"inst_andi", false,-1);
    tracep->declBit(c+2887,"inst_ori", false,-1);
    tracep->declBit(c+2888,"inst_xori", false,-1);
    tracep->declBit(c+2889,"inst_sllv", false,-1);
    tracep->declBit(c+2890,"inst_srav", false,-1);
    tracep->declBit(c+2891,"inst_srlv", false,-1);
    tracep->declBit(c+2892,"inst_mult", false,-1);
    tracep->declBit(c+2893,"inst_multu", false,-1);
    tracep->declBit(c+2894,"inst_div", false,-1);
    tracep->declBit(c+2895,"inst_divu", false,-1);
    tracep->declBit(c+2896,"inst_mfhi", false,-1);
    tracep->declBit(c+2897,"inst_mflo", false,-1);
    tracep->declBit(c+2898,"inst_mthi", false,-1);
    tracep->declBit(c+2899,"inst_mtlo", false,-1);
    tracep->declBit(c+2900,"inst_bgez", false,-1);
    tracep->declBit(c+2901,"inst_bgtz", false,-1);
    tracep->declBit(c+2902,"inst_blez", false,-1);
    tracep->declBit(c+2903,"inst_bltz", false,-1);
    tracep->declBit(c+2904,"inst_bgezal", false,-1);
    tracep->declBit(c+2905,"inst_bltzal", false,-1);
    tracep->declBit(c+2906,"inst_j", false,-1);
    tracep->declBit(c+2907,"inst_jalr", false,-1);
    tracep->declBit(c+2908,"inst_swl", false,-1);
    tracep->declBit(c+2909,"inst_swr", false,-1);
    tracep->declBit(c+2910,"inst_sb", false,-1);
    tracep->declBit(c+2911,"inst_sh", false,-1);
    tracep->declBit(c+2912,"inst_lb", false,-1);
    tracep->declBit(c+2913,"inst_lbu", false,-1);
    tracep->declBit(c+2914,"inst_lh", false,-1);
    tracep->declBit(c+2915,"inst_lhu", false,-1);
    tracep->declBit(c+2916,"inst_lwl", false,-1);
    tracep->declBit(c+2917,"inst_lwr", false,-1);
    tracep->declBus(c+2918,"mem_inst", false,-1, 11,0);
    tracep->declBit(c+2919,"inst_mtc0", false,-1);
    tracep->declBit(c+2920,"inst_mfc0", false,-1);
    tracep->declBit(c+2921,"inst_eret", false,-1);
    tracep->declBit(c+2922,"inst_syscall", false,-1);
    tracep->declBit(c+2923,"inst_break", false,-1);
    tracep->declBit(c+2924,"inst_tlbp", false,-1);
    tracep->declBit(c+2925,"inst_tlbr", false,-1);
    tracep->declBit(c+2926,"inst_tlbwi", false,-1);
    tracep->declBit(c+2927,"inst_tlbwr", false,-1);
    tracep->declBit(c+2928,"inst_clo", false,-1);
    tracep->declBit(c+2929,"inst_clz", false,-1);
    tracep->declBit(c+2930,"inst_madd", false,-1);
    tracep->declBit(c+2931,"inst_maddu", false,-1);
    tracep->declBit(c+2932,"inst_msub", false,-1);
    tracep->declBit(c+2933,"inst_msubu", false,-1);
    tracep->declBit(c+2934,"inst_mul", false,-1);
    tracep->declBit(c+2935,"inst_movn", false,-1);
    tracep->declBit(c+2936,"inst_movz", false,-1);
    tracep->declBit(c+2937,"inst_teq", false,-1);
    tracep->declBit(c+2938,"inst_teqi", false,-1);
    tracep->declBit(c+2939,"inst_tge", false,-1);
    tracep->declBit(c+2940,"inst_tgei", false,-1);
    tracep->declBit(c+2941,"inst_tgeiu", false,-1);
    tracep->declBit(c+2942,"inst_tgeu", false,-1);
    tracep->declBit(c+2943,"inst_tlt", false,-1);
    tracep->declBit(c+2944,"inst_tlti", false,-1);
    tracep->declBit(c+2945,"inst_tltiu", false,-1);
    tracep->declBit(c+2946,"inst_tltu", false,-1);
    tracep->declBit(c+2947,"inst_tne", false,-1);
    tracep->declBit(c+2948,"inst_tnei", false,-1);
    tracep->declBus(c+2949,"trap_op", false,-1, 2,0);
    tracep->declBus(c+2950,"FPU_inst_type", false,-1, 1,0);
    tracep->declBit(c+2951,"inst_cache", false,-1);
    tracep->declBus(c+2952,"CacheInst_type", false,-1, 2,0);
    tracep->declBit(c+2953,"is_ICacheInst", false,-1);
    tracep->declBit(c+2954,"is_DCacheInst", false,-1);
    tracep->declBit(c+2955,"inst_pref", false,-1);
    tracep->declBit(c+2956,"inst_sync", false,-1);
    tracep->declBit(c+2957,"inst_wait", false,-1);
    tracep->declBit(c+2958,"dst_is_r31", false,-1);
    tracep->declBit(c+2959,"dst_is_rt", false,-1);
    tracep->declBus(c+2960,"rf_rdata1", false,-1, 31,0);
    tracep->declBus(c+2961,"rf_rdata2", false,-1, 31,0);
    tracep->declBit(c+2962,"rs_wait", false,-1);
    tracep->declBit(c+2963,"rt_wait", false,-1);
    tracep->declBit(c+2964,"inst_no_dest", false,-1);
    tracep->declBit(c+3750,"src1_no_rs", false,-1);
    tracep->declBit(c+2965,"src2_no_rt", false,-1);
    tracep->declBit(c+2966,"load_stall", false,-1);
    tracep->declBit(c+2967,"mfc0_stall", false,-1);
    tracep->declBit(c+3818,"br_stall", false,-1);
    tracep->declBit(c+2968,"imm_zero_ext", false,-1);
    tracep->declBit(c+2969,"imm_sign_ext", false,-1);
    tracep->pushNamePrefix("u_dec0 ");
    tracep->declBus(c+2848,"in", false,-1, 5,0);
    tracep->declQuad(c+2854,"out", false,-1, 63,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("u_dec1 ");
    tracep->declBus(c+2852,"in", false,-1, 5,0);
    tracep->declQuad(c+2860,"out", false,-1, 63,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("u_dec2 ");
    tracep->declBus(c+2849,"in", false,-1, 4,0);
    tracep->declBus(c+2856,"out", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("u_dec3 ");
    tracep->declBus(c+2850,"in", false,-1, 4,0);
    tracep->declBus(c+2857,"out", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("u_dec4 ");
    tracep->declBus(c+2817,"in", false,-1, 4,0);
    tracep->declBus(c+2858,"out", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("u_dec5 ");
    tracep->declBus(c+2851,"in", false,-1, 4,0);
    tracep->declBus(c+2859,"out", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("u_regfile ");
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+562,"ra", false,-1, 31,0);
    tracep->declBus(c+563,"sp", false,-1, 31,0);
    tracep->declBus(c+2849,"raddr1", false,-1, 4,0);
    tracep->declBus(c+2960,"rdata1", false,-1, 31,0);
    tracep->declBus(c+2850,"raddr2", false,-1, 4,0);
    tracep->declBus(c+2961,"rdata2", false,-1, 31,0);
    tracep->declBit(c+2828,"we", false,-1);
    tracep->declBus(c+2829,"waddr", false,-1, 4,0);
    tracep->declBus(c+2830,"wdata", false,-1, 31,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+2970+i*1,"rf", true,(i+0), 31,0);
    }
    tracep->declBus(c+3002,"i", false,-1, 31,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("if_stage ");
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBit(c+424,"fs_allowin", false,-1);
    tracep->declBit(c+425,"ds_allowin", false,-1);
    tracep->declQuad(c+3678,"ps_to_fs_bus", false,-1, 38,0);
    tracep->declBit(c+429,"ps_to_fs_valid", false,-1);
    tracep->declBit(c+457,"fs_bd", false,-1);
    tracep->declArray(c+3699,"BResult", false,-1, 67,0);
    tracep->declQuad(c+3697,"BPU_to_ps_bus", false,-1, 32,0);
    tracep->declBit(c+430,"fs_to_ds_valid", false,-1);
    tracep->declArray(c+3680,"fs_to_ds_bus", false,-1, 70,0);
    tracep->declQuad(c+435,"BPU_to_ds_bus", false,-1, 35,0);
    tracep->declBit(c+3702,"br_flush", false,-1);
    tracep->declBit(c+468,"flush", false,-1);
    tracep->declBit(c+544,"icache_busy", false,-1);
    tracep->declBus(c+545,"inst_rdata", false,-1, 31,0);
    tracep->declBus(c+3713,"prefs_pc", false,-1, 31,0);
    tracep->declBus(c+3003,"pre_inst_op", false,-1, 5,0);
    tracep->declBus(c+3004,"pre_inst_rt", false,-1, 4,0);
    tracep->declBus(c+3005,"pre_inst_last", false,-1, 10,0);
    tracep->declBus(c+3670,"ja_target", false,-1, 31,0);
    tracep->declBit(c+3006,"inst_is_ja", false,-1);
    tracep->declBit(c+3819,"inst_is_jr", false,-1);
    tracep->declBit(c+3007,"fs_valid", false,-1);
    tracep->declBit(c+3008,"fs_ready_go", false,-1);
    tracep->declBit(c+3671,"fs_ex", false,-1);
    tracep->declBus(c+3009,"fs_Exctype", false,-1, 4,0);
    tracep->declQuad(c+3010,"ps_to_fs_bus_r", false,-1, 38,0);
    tracep->declBit(c+3012,"ps_ex", false,-1);
    tracep->declBus(c+3009,"ps_Exctype", false,-1, 4,0);
    tracep->declBus(c+3013,"temp_fs_pc", false,-1, 31,0);
    tracep->declBus(c+3672,"fs_pc", false,-1, 31,0);
    tracep->declBus(c+3673,"fs_inst", false,-1, 31,0);
    tracep->declBit(c+3014,"fs_inst_valid", false,-1);
    tracep->declBus(c+3714,"BPU_target", false,-1, 31,0);
    tracep->declBit(c+3015,"BPU_valid", false,-1);
    tracep->declBit(c+3016,"predict_valid", false,-1);
    tracep->declBit(c+3017,"to_BPU_pc_valid", false,-1);
    tracep->pushNamePrefix("u_BPU ");
    tracep->declBus(c+3820,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3761,"PHT_NUMS", false,-1, 31,0);
    tracep->declBus(c+3736,"W_Taken", false,-1, 1,0);
    tracep->declBus(c+3747,"S_Taken", false,-1, 1,0);
    tracep->declBus(c+3771,"WN_Taken", false,-1, 1,0);
    tracep->declBus(c+3772,"SN_Taken", false,-1, 1,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+3713,"pre_pc", false,-1, 31,0);
    tracep->declBus(c+3013,"fs_pc", false,-1, 31,0);
    tracep->declBit(c+3017,"pc_valid", false,-1);
    tracep->declBit(c+425,"ds_allowin", false,-1);
    tracep->declArray(c+3699,"BResult", false,-1, 67,0);
    tracep->declBus(c+3670,"ja_target", false,-1, 31,0);
    tracep->declBit(c+3006,"inst_is_ja", false,-1);
    tracep->declBus(c+3714,"target", false,-1, 31,0);
    tracep->declBit(c+3015,"BPU_valid", false,-1);
    tracep->declQuad(c+435,"BPU_to_ds_bus", false,-1, 35,0);
    tracep->declBus(c+3018,"BPU_es_pc", false,-1, 31,0);
    tracep->declBus(c+3019,"BPU_old_Count", false,-1, 1,0);
    tracep->declBit(c+3020,"BPU_is_branch", false,-1);
    tracep->declBit(c+3021,"BPU_br_taken", false,-1);
    tracep->declBus(c+3022,"BPU_br_target", false,-1, 31,0);
    tracep->declBit(c+3020,"PHT_we", false,-1);
    tracep->declBus(c+3023,"PHT_wr_index", false,-1, 7,0);
    tracep->declBus(c+3024,"PHT_wr_tag", false,-1, 21,0);
    tracep->declBus(c+3025,"BPU_new_Count", false,-1, 1,0);
    tracep->declQuad(c+3026,"PHT_wr_data", false,-1, 55,0);
    tracep->declBus(c+3715,"PHT_rd_index", false,-1, 7,0);
    tracep->declBus(c+3028,"PHT_rout_tag", false,-1, 21,0);
    tracep->declBus(c+3029,"PHT_rout_target", false,-1, 31,0);
    tracep->declBus(c+3030,"PHT_rout_Count", false,-1, 1,0);
    tracep->declBit(c+3031,"PHT_hit", false,-1);
    tracep->declQuad(c+3032,"PHT_rd_data", false,-1, 55,0);
    tracep->declBus(c+3034,"debug_fs_pc_tag", false,-1, 21,0);
    tracep->declBus(c+3714,"BPU_ret_addr", false,-1, 31,0);
    tracep->declBit(c+3035,"BPU_valid_reg", false,-1);
    tracep->declBus(c+3036,"BPU_ret_addr_reg", false,-1, 31,0);
    tracep->declBus(c+3037,"BPU_Count_reg", false,-1, 1,0);
    tracep->declBit(c+3038,"BPU_is_taken_reg", false,-1);
    tracep->declBit(c+3039,"BPU_is_taken", false,-1);
    tracep->declBus(c+3674,"index_addr", false,-1, 7,0);
    tracep->declBit(c+3017,"data_read_en", false,-1);
    tracep->pushNamePrefix("PHT_ram_data ");
    tracep->declBus(c+3820,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3764,"LATENCY", false,-1, 31,0);
    tracep->declBus(c+3761,"SIZE", false,-1, 31,0);
    tracep->declBus(c+3821,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3762,"ADDR_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"rst", false,-1);
    tracep->declBit(c+3020,"wea", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3017,"enb", false,-1);
    tracep->declBus(c+3023,"addra", false,-1, 7,0);
    tracep->declBus(c+3715,"addrb", false,-1, 7,0);
    tracep->declQuad(c+3026,"dina", false,-1, 55,0);
    tracep->declQuad(c+3032,"doutb", false,-1, 55,0);
    tracep->declBit(c+3040,"valid", false,-1);
    tracep->declQuad(c+3041,"doutb_bypass", false,-1, 55,0);
    tracep->declQuad(c+3043,"doutb_byram", false,-1, 55,0);
    tracep->pushNamePrefix("xpm_memory_sdpram_inst ");
    tracep->declBus(c+3822,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declArray(c+3823,"MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declArray(c+3826,"CLOCKING_MODE", false,-1, 95,0);
    tracep->declQuad(c+3775,"ECC_MODE", false,-1, 47,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declArray(c+3780,"WAKEUP_TIME", false,-1, 103,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3829,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3829,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3829,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declArray(c+3787,"WRITE_MODE_B", false,-1, 79,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBus(c+3020,"wea", false,-1, 0,0);
    tracep->declBus(c+3023,"addra", false,-1, 7,0);
    tracep->declQuad(c+3026,"dina", false,-1, 55,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+3017,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3715,"addrb", false,-1, 7,0);
    tracep->declQuad(c+3043,"doutb", false,-1, 55,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declBus(c+3779,"P_MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_base_inst ");
    tracep->declBus(c+3779,"MEMORY_TYPE", false,-1, 31,0);
    tracep->declBus(c+3822,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3779,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"VERSION", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3829,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3829,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3829,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3830,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3829,"WRITE_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3829,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3829,"BYTE_WRITE_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3750,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3020,"wea", false,-1, 0,0);
    tracep->declBus(c+3023,"addra", false,-1, 7,0);
    tracep->declQuad(c+3026,"dina", false,-1, 55,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declQuad(c+3831,"douta", false,-1, 55,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+3017,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3750,"web", false,-1, 0,0);
    tracep->declBus(c+3715,"addrb", false,-1, 7,0);
    tracep->declQuad(c+3831,"dinb", false,-1, 55,0);
    tracep->declBit(c+3750,"injectsbiterrb", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb", false,-1);
    tracep->declQuad(c+3043,"doutb", false,-1, 55,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declArray(c+3823,"P_MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declBus(c+3829,"P_MIN_WIDTH_DATA_A", false,-1, 31,0);
    tracep->declBus(c+3829,"P_MIN_WIDTH_DATA_B", false,-1, 31,0);
    tracep->declBus(c+3829,"P_MIN_WIDTH_DATA", false,-1, 31,0);
    tracep->declBus(c+3829,"P_MIN_WIDTH_DATA_ECC", false,-1, 31,0);
    tracep->declBus(c+3773,"P_MAX_DEPTH_DATA", false,-1, 31,0);
    tracep->declArray(c+3795,"P_ECC_MODE", false,-1, 175,0);
    tracep->declBus(c+3801,"P_MEMORY_OPT", false,-1, 23,0);
    tracep->declBus(c+3829,"P_WIDTH_COL_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3829,"P_WIDTH_COL_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3801,"P_SDP_WRITE_MODE", false,-1, 23,0);
    tracep->declBus(c+3829,"rsta_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3829,"rstb_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3749,"NUM_CHAR_LOC", false,-1, 31,0);
    tracep->declBus(c+3749,"MAX_NUM_CHAR", false,-1, 31,0);
    tracep->declBus(c+3820,"P_MIN_WIDTH_DATA_SHFT", false,-1, 31,0);
    tracep->declBus(c+3759,"P_MIN_WIDTH_DATA_LDW", false,-1, 31,0);
    tracep->declBus(c+3749,"num_char_in_param", false,-1, 31,0);
    tracep->declQuad(c+3833,"douta_bb", false,-1, 55,0);
    tracep->declQuad(c+3835,"doutb_bb", false,-1, 55,0);
    tracep->declBit(c+3738,"ena_i", false,-1);
    tracep->declBus(c+3020,"wea_i", false,-1, 0,0);
    tracep->declBus(c+3023,"addra_i", false,-1, 7,0);
    tracep->declQuad(c+3026,"dina_i", false,-1, 55,0);
    tracep->declBit(c+3738,"ena_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regcea_i", false,-1);
    tracep->declBit(c+3017,"enb_i", false,-1);
    tracep->declBus(c+3750,"web_i", false,-1, 0,0);
    tracep->declBus(c+3715,"addrb_i", false,-1, 7,0);
    tracep->declQuad(c+3831,"dinb_i", false,-1, 55,0);
    tracep->declBit(c+3017,"enb_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regceb_i", false,-1);
    tracep->declBit(c+3750,"sleep_int_a", false,-1);
    tracep->declBit(c+3750,"sleep_int_b", false,-1);
    tracep->declBus(c+3023,"addra_aslp_sim", false,-1, 7,0);
    tracep->declBus(c+3715,"addrb_aslp_sim", false,-1, 7,0);
    tracep->declBit(c+3750,"injectsbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectsbiterrb_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb_sim", false,-1);
    tracep->pushNamePrefix("config_drc ");
    tracep->declBit(c+3750,"drc_err_flag", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_rd_b ");
    tracep->declBit(c+3728,"clkb_int", false,-1);
    tracep->declBus(c+3820,"READ_DATA_WIDTH_B_ECC", false,-1, 31,0);
    tracep->declBus(c+3715,"addrb_int", false,-1, 7,0);
    tracep->declBus(c+3837,"EMB_XDC", false,-1, 23,0);
    tracep->declQuad(c+3043,"doutb_reg", false,-1, 55,0);
    tracep->declQuad(c+3831,"rstb_val", false,-1, 55,0);
    tracep->declBit(c+3750,"sbiterrb_i", false,-1);
    tracep->declBit(c+3750,"dbiterrb_i", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_wr_a ");
    tracep->declBus(c+3023,"addra_int", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init_zeroes ");
    tracep->declBus(c+4,"initword", false,-1, 31,0);
    tracep->popNamePrefix(6);
    tracep->pushNamePrefix("m1_stage ");
    tracep->declBus(c+3741,"ext_int", false,-1, 5,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+561,"m1s_Exctype", false,-1, 4,0);
    tracep->declBit(c+428,"ms_allowin", false,-1);
    tracep->declBit(c+427,"m1s_allowin", false,-1);
    tracep->declBit(c+432,"es_to_m1s_valid", false,-1);
    tracep->declArray(c+437,"es_to_m1s_bus", false,-1, 179,0);
    tracep->declBus(c+452,"es_inst", false,-1, 31,0);
    tracep->declBus(c+453,"m1s_inst", false,-1, 31,0);
    tracep->declBit(c+433,"m1s_to_ms_valid", false,-1);
    tracep->declArray(c+443,"m1s_to_ms_bus", false,-1, 116,0);
    tracep->declBus(c+460,"M1s_dest", false,-1, 4,0);
    tracep->declBit(c+467,"m1s_load_op", false,-1);
    tracep->declBus(c+464,"M1s_result", false,-1, 31,0);
    tracep->declBit(c+469,"m1s_ex", false,-1);
    tracep->declBit(c+478,"m1s_inst_mfc0", false,-1);
    tracep->declBit(c+479,"m1s_inst_eret", false,-1);
    tracep->declBit(c+468,"flush", false,-1);
    tracep->declBus(c+470,"CP0_EPC_out", false,-1, 31,0);
    tracep->declBit(c+472,"CP0_Status_IE_out", false,-1);
    tracep->declBit(c+473,"CP0_Status_EXL_out", false,-1);
    tracep->declBus(c+474,"CP0_Status_IM_out", false,-1, 7,0);
    tracep->declBus(c+475,"CP0_Cause_IP_out", false,-1, 7,0);
    tracep->declBit(c+471,"CP0_Cause_TI_out", false,-1);
    tracep->declBus(c+476,"Exception_Addr", false,-1, 31,0);
    tracep->declBit(c+564,"m1s_inst_tlbwi", false,-1);
    tracep->declBit(c+565,"m1s_inst_tlbwr", false,-1);
    tracep->declBit(c+566,"m1s_inst_tlbp", false,-1);
    tracep->declBit(c+489,"tlb_to_cp0_found", false,-1);
    tracep->declBus(c+567,"tlb_to_cp0_vpn2", false,-1, 18,0);
    tracep->declBus(c+568,"tlb_to_cp0_asid", false,-1, 7,0);
    tracep->declBus(c+569,"tlb_to_cp0_index", false,-1, 3,0);
    tracep->declBus(c+570,"tlb_to_cp0_pfn0", false,-1, 19,0);
    tracep->declBus(c+571,"tlb_to_cp0_c0", false,-1, 2,0);
    tracep->declBit(c+572,"tlb_to_cp0_d0", false,-1);
    tracep->declBit(c+573,"tlb_to_cp0_v0", false,-1);
    tracep->declBit(c+574,"tlb_to_cp0_g0", false,-1);
    tracep->declBus(c+575,"tlb_to_cp0_pfn1", false,-1, 19,0);
    tracep->declBus(c+576,"tlb_to_cp0_c1", false,-1, 2,0);
    tracep->declBit(c+577,"tlb_to_cp0_d1", false,-1);
    tracep->declBit(c+578,"tlb_to_cp0_v1", false,-1);
    tracep->declBit(c+574,"tlb_to_cp0_g1", false,-1);
    tracep->declBus(c+579,"cp0_to_tlb_vpn2", false,-1, 18,0);
    tracep->declBus(c+580,"cp0_to_tlb_asid", false,-1, 7,0);
    tracep->declBus(c+581,"cp0_to_tlb_pfn0", false,-1, 19,0);
    tracep->declBus(c+582,"cp0_to_tlb_c0", false,-1, 2,0);
    tracep->declBit(c+583,"cp0_to_tlb_d0", false,-1);
    tracep->declBit(c+584,"cp0_to_tlb_v0", false,-1);
    tracep->declBit(c+585,"cp0_to_tlb_g0", false,-1);
    tracep->declBus(c+586,"cp0_to_tlb_pfn1", false,-1, 19,0);
    tracep->declBus(c+587,"cp0_to_tlb_c1", false,-1, 2,0);
    tracep->declBit(c+588,"cp0_to_tlb_d1", false,-1);
    tracep->declBit(c+589,"cp0_to_tlb_v1", false,-1);
    tracep->declBit(c+590,"cp0_to_tlb_g1", false,-1);
    tracep->declBus(c+591,"cp0_to_tlb_index", false,-1, 3,0);
    tracep->declBus(c+592,"cp0_to_tlb_random", false,-1, 3,0);
    tracep->declBus(c+593,"m1s_alu_result", false,-1, 31,0);
    tracep->declBit(c+546,"data_valid", false,-1);
    tracep->declBit(c+547,"data_op", false,-1);
    tracep->declBus(c+548,"data_index", false,-1, 7,0);
    tracep->declBus(c+549,"data_tag", false,-1, 19,0);
    tracep->declBus(c+550,"data_offset", false,-1, 3,0);
    tracep->declBus(c+551,"data_wstrb", false,-1, 3,0);
    tracep->declBus(c+552,"data_wdata", false,-1, 31,0);
    tracep->declBit(c+556,"dcache_busy", false,-1);
    tracep->declBus(c+554,"load_size", false,-1, 2,0);
    tracep->declBit(c+557,"store_record", false,-1);
    tracep->declBit(c+489,"DTLB_found", false,-1);
    tracep->declBus(c+490,"DTLB_pfn0", false,-1, 19,0);
    tracep->declBus(c+491,"DTLB_c0", false,-1, 2,0);
    tracep->declBit(c+492,"DTLB_d0", false,-1);
    tracep->declBit(c+493,"DTLB_v0", false,-1);
    tracep->declBus(c+494,"DTLB_pfn1", false,-1, 19,0);
    tracep->declBus(c+495,"DTLB_c1", false,-1, 2,0);
    tracep->declBit(c+496,"DTLB_d1", false,-1);
    tracep->declBit(c+497,"DTLB_v1", false,-1);
    tracep->declBit(c+555,"isUncache", false,-1);
    tracep->declBit(c+594,"TLB_Buffer_Flush", false,-1);
    tracep->declBus(c+499,"m1s_pc", false,-1, 31,0);
    tracep->declBit(c+500,"m1s_refetch", false,-1);
    tracep->declBit(c+501,"m1s_is_ICacheInst", false,-1);
    tracep->declBit(c+502,"m1s_is_DCacheInst", false,-1);
    tracep->declBus(c+504,"m1s_CacheInst_type", false,-1, 2,0);
    tracep->declBus(c+549,"DTLB_PFN", false,-1, 31,12);
    tracep->declBit(c+3045,"m1s_valid", false,-1);
    tracep->declBit(c+3046,"m1s_ready_go", false,-1);
    tracep->declArray(c+3047,"es_to_m1s_bus_r", false,-1, 179,0);
    tracep->declBit(c+3053,"m1s_res_from_mem", false,-1);
    tracep->declBit(c+3054,"m1s_gr_we", false,-1);
    tracep->declBus(c+3055,"m1s_dest", false,-1, 4,0);
    tracep->declBus(c+3056,"m1s_mem_inst", false,-1, 11,0);
    tracep->declBus(c+3057,"m1s_rt_value", false,-1, 31,0);
    tracep->declBus(c+464,"m1s_final_result", false,-1, 31,0);
    tracep->declBus(c+3058,"m1s_sel", false,-1, 2,0);
    tracep->declBus(c+3059,"m1s_mtc0_rd", false,-1, 4,0);
    tracep->declBit(c+3060,"m1s_inst_mtc0", false,-1);
    tracep->declBit(c+3061,"m1s_bd", false,-1);
    tracep->declBit(c+3062,"temp_m1s_ex", false,-1);
    tracep->declBit(c+3063,"has_int", false,-1);
    tracep->declBit(c+3064,"DTLB_ex", false,-1);
    tracep->declBus(c+3065,"temp_m1s_Exctype", false,-1, 4,0);
    tracep->declBus(c+3066,"DTLB_Exctype", false,-1, 4,0);
    tracep->declBit(c+3067,"DTLB_Buffer_Stall", false,-1);
    tracep->declBit(c+3068,"eret_flush", false,-1);
    tracep->declBit(c+3069,"TLB_refetch", false,-1);
    tracep->declBit(c+501,"ICache_refetch", false,-1);
    tracep->declBus(c+3070,"CP0_Config_K0_out", false,-1, 2,0);
    tracep->declBus(c+3071,"CP0_data", false,-1, 31,0);
    tracep->declBit(c+3072,"m1s_inst_tlbr", false,-1);
    tracep->declBit(c+3073,"TLBInst_flow", false,-1);
    tracep->declBit(c+547,"m1s_mem_we", false,-1);
    tracep->declBus(c+3074,"sram_wen", false,-1, 3,0);
    tracep->declBus(c+552,"sram_wdata", false,-1, 31,0);
    tracep->declBit(c+3075,"m1s_store_flow", false,-1);
    tracep->declBit(c+3076,"debug_sw", false,-1);
    tracep->declBit(c+3077,"debug_lw", false,-1);
    tracep->pushNamePrefix("DTLB ");
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBit(c+489,"DTLB_found", false,-1);
    tracep->declBus(c+3078,"DTLB_VPN", false,-1, 31,12);
    tracep->declBus(c+549,"DTLB_PFN", false,-1, 31,12);
    tracep->declBus(c+490,"DTLB_pfn0", false,-1, 19,0);
    tracep->declBus(c+491,"DTLB_c0", false,-1, 2,0);
    tracep->declBit(c+492,"DTLB_d0", false,-1);
    tracep->declBit(c+493,"DTLB_v0", false,-1);
    tracep->declBus(c+494,"DTLB_pfn1", false,-1, 19,0);
    tracep->declBus(c+495,"DTLB_c1", false,-1, 2,0);
    tracep->declBit(c+496,"DTLB_d1", false,-1);
    tracep->declBit(c+497,"DTLB_v1", false,-1);
    tracep->declBit(c+467,"DTLB_read", false,-1);
    tracep->declBit(c+547,"DTLB_store", false,-1);
    tracep->declBit(c+594,"TLB_Buffer_Flush", false,-1);
    tracep->declBus(c+3066,"DTLB_Exctype", false,-1, 4,0);
    tracep->declBit(c+3064,"DTLB_ex", false,-1);
    tracep->declBit(c+555,"isUncache", false,-1);
    tracep->declBit(c+3067,"DTLB_Buffer_Stall", false,-1);
    tracep->declBus(c+3070,"CP0_Config_K0_out", false,-1, 2,0);
    tracep->declBus(c+3769,"DTLB_IDLE", false,-1, 0,0);
    tracep->declBus(c+3770,"DTLB_START", false,-1, 0,0);
    tracep->declBit(c+3079,"DTLB_state", false,-1);
    tracep->declBit(c+3080,"DTLB_nextstate", false,-1);
    tracep->declBit(c+3081,"DTLB_Buffer_Hit", false,-1);
    tracep->declBit(c+3082,"DTLB_Buffer_valid", false,-1);
    tracep->declBit(c+3083,"DTLB_Buffer_found", false,-1);
    tracep->declBus(c+3084,"DTLB_Buffer_index", false,-1, 3,0);
    tracep->declBus(c+3085,"DTLB_Buffer_pfn0", false,-1, 19,0);
    tracep->declBus(c+3086,"DTLB_Buffer_c0", false,-1, 2,0);
    tracep->declBit(c+3087,"DTLB_Buffer_d0", false,-1);
    tracep->declBit(c+3088,"DTLB_Buffer_v0", false,-1);
    tracep->declBus(c+3089,"DTLB_Buffer_pfn1", false,-1, 19,0);
    tracep->declBus(c+3090,"DTLB_Buffer_c1", false,-1, 2,0);
    tracep->declBit(c+3091,"DTLB_Buffer_d1", false,-1);
    tracep->declBit(c+3092,"DTLB_Buffer_v1", false,-1);
    tracep->declBus(c+3093,"DTLB_Buffer_vpn2", false,-1, 18,0);
    tracep->declBit(c+3079,"DTLB_Buffer_Wr", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("u_CP0_Reg ");
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+3059,"m1s_mtc0_rd", false,-1, 4,0);
    tracep->declBus(c+3058,"m1s_sel", false,-1, 2,0);
    tracep->declBit(c+3045,"m1s_valid", false,-1);
    tracep->declBit(c+3060,"m1s_inst_mtc0", false,-1);
    tracep->declBit(c+479,"m1s_inst_eret", false,-1);
    tracep->declBit(c+3061,"m1s_bd", false,-1);
    tracep->declBit(c+469,"m1s_ex", false,-1);
    tracep->declBus(c+593,"m1s_alu_result", false,-1, 31,0);
    tracep->declBus(c+3741,"ext_int", false,-1, 5,0);
    tracep->declBus(c+561,"Exctype", false,-1, 4,0);
    tracep->declBus(c+499,"m1s_pc", false,-1, 31,0);
    tracep->declBus(c+3071,"CP0_data", false,-1, 31,0);
    tracep->declBit(c+3068,"eret_flush", false,-1);
    tracep->declBit(c+3072,"inst_tlbr", false,-1);
    tracep->declBit(c+566,"inst_tlbp", false,-1);
    tracep->declBit(c+489,"tlb_to_cp0_found", false,-1);
    tracep->declBus(c+567,"tlb_to_cp0_vpn2", false,-1, 18,0);
    tracep->declBus(c+568,"tlb_to_cp0_asid", false,-1, 7,0);
    tracep->declBus(c+569,"tlb_to_cp0_index", false,-1, 3,0);
    tracep->declBus(c+570,"tlb_to_cp0_pfn0", false,-1, 19,0);
    tracep->declBus(c+571,"tlb_to_cp0_c0", false,-1, 2,0);
    tracep->declBit(c+572,"tlb_to_cp0_d0", false,-1);
    tracep->declBit(c+573,"tlb_to_cp0_v0", false,-1);
    tracep->declBit(c+574,"tlb_to_cp0_g0", false,-1);
    tracep->declBus(c+575,"tlb_to_cp0_pfn1", false,-1, 19,0);
    tracep->declBus(c+576,"tlb_to_cp0_c1", false,-1, 2,0);
    tracep->declBit(c+577,"tlb_to_cp0_d1", false,-1);
    tracep->declBit(c+578,"tlb_to_cp0_v1", false,-1);
    tracep->declBit(c+574,"tlb_to_cp0_g1", false,-1);
    tracep->declBus(c+579,"cp0_to_tlb_vpn2", false,-1, 18,0);
    tracep->declBus(c+580,"cp0_to_tlb_asid", false,-1, 7,0);
    tracep->declBus(c+581,"cp0_to_tlb_pfn0", false,-1, 19,0);
    tracep->declBus(c+582,"cp0_to_tlb_c0", false,-1, 2,0);
    tracep->declBit(c+583,"cp0_to_tlb_d0", false,-1);
    tracep->declBit(c+584,"cp0_to_tlb_v0", false,-1);
    tracep->declBit(c+585,"cp0_to_tlb_g0", false,-1);
    tracep->declBus(c+586,"cp0_to_tlb_pfn1", false,-1, 19,0);
    tracep->declBus(c+587,"cp0_to_tlb_c1", false,-1, 2,0);
    tracep->declBit(c+588,"cp0_to_tlb_d1", false,-1);
    tracep->declBit(c+589,"cp0_to_tlb_v1", false,-1);
    tracep->declBit(c+590,"cp0_to_tlb_g1", false,-1);
    tracep->declBus(c+591,"cp0_to_tlb_index", false,-1, 3,0);
    tracep->declBus(c+592,"cp0_to_tlb_random", false,-1, 3,0);
    tracep->declBus(c+470,"CP0_EPC_out", false,-1, 31,0);
    tracep->declBit(c+472,"CP0_Status_IE_out", false,-1);
    tracep->declBit(c+473,"CP0_Status_EXL_out", false,-1);
    tracep->declBus(c+474,"CP0_Status_IM_out", false,-1, 7,0);
    tracep->declBus(c+475,"CP0_Cause_IP_out", false,-1, 7,0);
    tracep->declBit(c+471,"CP0_Cause_TI_out", false,-1);
    tracep->declBus(c+3070,"CP0_Config_K0_out", false,-1, 2,0);
    tracep->declBus(c+476,"Exception_Addr", false,-1, 31,0);
    tracep->declBus(c+3808,"TLBNUM", false,-1, 31,0);
    tracep->declBus(c+3838,"Config_reset_val", false,-1, 31,0);
    tracep->declBus(c+3094,"CP0_Addr", false,-1, 7,0);
    tracep->declBit(c+3095,"mtc0_we", false,-1);
    tracep->declBus(c+3096,"Exception_Base", false,-1, 31,0);
    tracep->declBus(c+3097,"Exception_Offset", false,-1, 31,0);
    tracep->declBit(c+3098,"CP0_Status_CU0", false,-1);
    tracep->declBit(c+3099,"CP0_Status_Bev", false,-1);
    tracep->declBus(c+474,"CP0_Status_IM", false,-1, 7,0);
    tracep->declBit(c+3100,"CP0_Status_UM", false,-1);
    tracep->declBit(c+3101,"CP0_Status_ERL", false,-1);
    tracep->declBit(c+473,"CP0_Status_EXL", false,-1);
    tracep->declBit(c+472,"CP0_Status_IE", false,-1);
    tracep->declBus(c+3102,"CP0_Count", false,-1, 31,0);
    tracep->declBus(c+3103,"CP0_Compare", false,-1, 31,0);
    tracep->declBit(c+3104,"tick", false,-1);
    tracep->declBit(c+3105,"CP0_Cause_BD", false,-1);
    tracep->declBit(c+471,"CP0_Cause_TI", false,-1);
    tracep->declBus(c+3106,"CP0_Cause_CE", false,-1, 1,0);
    tracep->declBus(c+475,"CP0_Cause_IP", false,-1, 7,0);
    tracep->declBus(c+3107,"CP0_Cause_ExcCode", false,-1, 4,0);
    tracep->declBit(c+3108,"Count_eq_Compare", false,-1);
    tracep->declBus(c+592,"CP0_Random_Random", false,-1, 3,0);
    tracep->declBus(c+3109,"CP0_Wired_Wired", false,-1, 3,0);
    tracep->declBus(c+3110,"Random_next", false,-1, 3,0);
    tracep->declBus(c+3111,"CP0_Context_PTEBase", false,-1, 8,0);
    tracep->declBus(c+3112,"CP0_Context_BadVPN2", false,-1, 18,0);
    tracep->declBus(c+3113,"CP0_PageMask", false,-1, 31,0);
    tracep->declBus(c+470,"CP0_EPC", false,-1, 31,0);
    tracep->declBus(c+3114,"CP0_BadVAddr", false,-1, 31,0);
    tracep->declBus(c+579,"CP0_Entryhi_VPN2", false,-1, 18,0);
    tracep->declBus(c+580,"CP0_Entryhi_ASID", false,-1, 7,0);
    tracep->declBus(c+581,"CP0_Entrylo0_PFN0", false,-1, 19,0);
    tracep->declBus(c+582,"CP0_Entrylo0_C0", false,-1, 2,0);
    tracep->declBit(c+583,"CP0_Entrylo0_D0", false,-1);
    tracep->declBit(c+584,"CP0_Entrylo0_V0", false,-1);
    tracep->declBit(c+585,"CP0_Entrylo0_G0", false,-1);
    tracep->declBus(c+586,"CP0_Entrylo1_PFN1", false,-1, 19,0);
    tracep->declBus(c+587,"CP0_Entrylo1_C1", false,-1, 2,0);
    tracep->declBit(c+588,"CP0_Entrylo1_D1", false,-1);
    tracep->declBit(c+589,"CP0_Entrylo1_V1", false,-1);
    tracep->declBit(c+590,"CP0_Entrylo1_G1", false,-1);
    tracep->declBit(c+3115,"CP0_Index_P", false,-1);
    tracep->declBus(c+591,"CP0_Index_Index", false,-1, 3,0);
    tracep->declBus(c+3116,"CP0_Config", false,-1, 31,0);
    tracep->declBus(c+3117,"CP0_Prid", false,-1, 31,0);
    tracep->declBus(c+3118,"CP0_EBase", false,-1, 31,0);
    tracep->declBus(c+3119,"CP0_Config1_M", false,-1, 31,31);
    tracep->declBus(c+3120,"CP0_Config1_MMUSize", false,-1, 30,25);
    tracep->declBus(c+3121,"CP0_Config1_IS", false,-1, 24,22);
    tracep->declBus(c+3122,"CP0_Config1_IL", false,-1, 21,19);
    tracep->declBus(c+3122,"CP0_Config1_IA", false,-1, 18,16);
    tracep->declBus(c+3121,"CP0_Config1_DS", false,-1, 15,13);
    tracep->declBus(c+3122,"CP0_Config1_DL", false,-1, 12,10);
    tracep->declBus(c+3122,"CP0_Config1_DA", false,-1, 9,7);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("mem_stage ");
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBit(c+3738,"ws_allowin", false,-1);
    tracep->declBit(c+428,"ms_allowin", false,-1);
    tracep->declBus(c+453,"m1s_inst", false,-1, 31,0);
    tracep->declBus(c+551,"m1s_data_wstrb", false,-1, 3,0);
    tracep->declBus(c+552,"m1s_data_wdata", false,-1, 31,0);
    tracep->declBus(c+454,"ms_inst", false,-1, 31,0);
    tracep->declBus(c+455,"ms_data_wstrb", false,-1, 3,0);
    tracep->declBus(c+456,"ms_data_wdata", false,-1, 31,0);
    tracep->declBit(c+433,"m1s_to_ms_valid", false,-1);
    tracep->declArray(c+443,"m1s_to_ms_bus", false,-1, 116,0);
    tracep->declBit(c+434,"ms_to_ws_valid", false,-1);
    tracep->declArray(c+447,"ms_to_ws_bus", false,-1, 70,0);
    tracep->declBus(c+553,"data_rdata", false,-1, 31,0);
    tracep->declBit(c+556,"dcache_busy", false,-1);
    tracep->declBus(c+461,"MEM_dest", false,-1, 4,0);
    tracep->declBus(c+465,"MEM_result", false,-1, 31,0);
    tracep->declBit(c+3123,"ms_valid", false,-1);
    tracep->declBit(c+3124,"ms_ready_go", false,-1);
    tracep->declArray(c+3125,"m1s_to_ms_bus_r", false,-1, 116,0);
    tracep->declBit(c+3129,"ms_res_from_mem", false,-1);
    tracep->declBit(c+3130,"ms_gr_we", false,-1);
    tracep->declBus(c+3131,"ms_dest", false,-1, 4,0);
    tracep->declBus(c+3132,"ms_result", false,-1, 31,0);
    tracep->declBus(c+3133,"ms_pc", false,-1, 31,0);
    tracep->declBit(c+3134,"ms_ex", false,-1);
    tracep->declBit(c+3135,"ms_store_flow", false,-1);
    tracep->declBus(c+3136,"ms_mem_inst", false,-1, 11,0);
    tracep->declBus(c+3137,"ms_rt_value", false,-1, 31,0);
    tracep->declBit(c+3138,"load_sign_lb", false,-1);
    tracep->declBit(c+3139,"load_sign_lh", false,-1);
    tracep->declBus(c+3140,"mem_result_lb", false,-1, 31,0);
    tracep->declBus(c+3141,"mem_result_lbu", false,-1, 31,0);
    tracep->declBus(c+3142,"mem_result_lh", false,-1, 31,0);
    tracep->declBus(c+3143,"mem_result_lhu", false,-1, 31,0);
    tracep->declBus(c+3144,"mem_result_lwl", false,-1, 31,0);
    tracep->declBus(c+3145,"mem_result_lwr", false,-1, 31,0);
    tracep->declBus(c+3146,"mem_data", false,-1, 31,0);
    tracep->declBus(c+465,"ms_final_result", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pre_if_stage ");
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBit(c+424,"fs_allowin", false,-1);
    tracep->declArray(c+3694,"br_bus", false,-1, 67,0);
    tracep->declQuad(c+3697,"BPU_to_ps_bus", false,-1, 32,0);
    tracep->declQuad(c+3678,"ps_to_fs_bus", false,-1, 38,0);
    tracep->declBit(c+429,"ps_to_fs_valid", false,-1);
    tracep->declBit(c+3702,"br_flush", false,-1);
    tracep->declBit(c+468,"flush", false,-1);
    tracep->declBus(c+476,"Exception_Addr", false,-1, 31,0);
    tracep->declBus(c+470,"CP0_EPC_out", false,-1, 31,0);
    tracep->declBit(c+479,"m1s_inst_eret", false,-1);
    tracep->declBus(c+541,"inst_index", false,-1, 7,0);
    tracep->declBus(c+542,"inst_tag", false,-1, 19,0);
    tracep->declBus(c+543,"inst_offset", false,-1, 3,0);
    tracep->declBit(c+544,"icache_busy", false,-1);
    tracep->declBus(c+498,"prefs_pc", false,-1, 31,0);
    tracep->declBit(c+480,"ITLB_found", false,-1);
    tracep->declBus(c+481,"ITLB_pfn0", false,-1, 19,0);
    tracep->declBus(c+482,"ITLB_c0", false,-1, 2,0);
    tracep->declBit(c+483,"ITLB_d0", false,-1);
    tracep->declBit(c+484,"ITLB_v0", false,-1);
    tracep->declBus(c+485,"ITLB_pfn1", false,-1, 19,0);
    tracep->declBus(c+486,"ITLB_c1", false,-1, 2,0);
    tracep->declBit(c+487,"ITLB_d1", false,-1);
    tracep->declBit(c+488,"ITLB_v1", false,-1);
    tracep->declBit(c+594,"TLB_Buffer_Flush", false,-1);
    tracep->declBit(c+3703,"inst_valid", false,-1);
    tracep->declBit(c+500,"m1s_refetch", false,-1);
    tracep->declBus(c+499,"m1s_pc", false,-1, 31,0);
    tracep->declBit(c+501,"m1s_is_ICacheInst", false,-1);
    tracep->declBus(c+548,"cache_index", false,-1, 11,4);
    tracep->declBit(c+503,"ICacheInst_delayed", false,-1);
    tracep->declBit(c+3716,"inst_valid_end", false,-1);
    tracep->declBit(c+429,"ps_ready_go", false,-1);
    tracep->declBit(c+3147,"ps_allowin", false,-1);
    tracep->declBus(c+542,"ITLB_PFN", false,-1, 31,12);
    tracep->declBit(c+3717,"ADEL_ex", false,-1);
    tracep->declBit(c+3148,"ITLB_ex", false,-1);
    tracep->declBit(c+3718,"ps_ex", false,-1);
    tracep->declBus(c+3675,"ps_Exctype", false,-1, 4,0);
    tracep->declBus(c+3149,"ITLB_Exctype", false,-1, 4,0);
    tracep->declBit(c+3150,"ITLB_Buffer_Stall", false,-1);
    tracep->declBus(c+3676,"nextpc", false,-1, 31,0);
    tracep->declBus(c+3151,"seq_pc", false,-1, 31,0);
    tracep->declBus(c+3677,"right_flow_pc", false,-1, 31,0);
    tracep->declBus(c+3719,"wrong_flow_pc", false,-1, 31,0);
    tracep->declBit(c+3152,"flush_delayed", false,-1);
    tracep->declBit(c+3153,"refetch_delayed", false,-1);
    tracep->declBus(c+3154,"cache_index_delayed", false,-1, 11,4);
    tracep->declBit(c+3720,"br_taken", false,-1);
    tracep->declBus(c+3721,"br_target", false,-1, 31,0);
    tracep->declBit(c+3722,"br_BPU_valid", false,-1);
    tracep->declBit(c+3723,"is_branch", false,-1);
    tracep->declBit(c+3724,"br_BPU_right", false,-1);
    tracep->declBus(c+3725,"br_es_pc", false,-1, 31,0);
    tracep->declBit(c+3839,"prefs_bdd", false,-1);
    tracep->declBus(c+3726,"BPU_target", false,-1, 31,0);
    tracep->declBit(c+3727,"BPU_valid", false,-1);
    tracep->pushNamePrefix("ITLB ");
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBit(c+480,"ITLB_found", false,-1);
    tracep->declBus(c+3155,"ITLB_VPN", false,-1, 31,12);
    tracep->declBus(c+542,"ITLB_PFN", false,-1, 31,12);
    tracep->declBus(c+481,"ITLB_pfn0", false,-1, 19,0);
    tracep->declBus(c+482,"ITLB_c0", false,-1, 2,0);
    tracep->declBit(c+483,"ITLB_d0", false,-1);
    tracep->declBit(c+484,"ITLB_v0", false,-1);
    tracep->declBus(c+485,"ITLB_pfn1", false,-1, 19,0);
    tracep->declBus(c+486,"ITLB_c1", false,-1, 2,0);
    tracep->declBit(c+487,"ITLB_d1", false,-1);
    tracep->declBit(c+488,"ITLB_v1", false,-1);
    tracep->declBus(c+3149,"ITLB_Exctype", false,-1, 4,0);
    tracep->declBit(c+3148,"ITLB_ex", false,-1);
    tracep->declBit(c+3150,"ITLB_Buffer_Stall", false,-1);
    tracep->declBit(c+594,"TLB_Buffer_Flush", false,-1);
    tracep->declBus(c+3769,"ITLB_IDLE", false,-1, 0,0);
    tracep->declBus(c+3770,"ITLB_START", false,-1, 0,0);
    tracep->declBit(c+3156,"ITLB_state", false,-1);
    tracep->declBit(c+3157,"ITLB_nextstate", false,-1);
    tracep->declBit(c+3158,"ITLB_Buffer_Hit", false,-1);
    tracep->declBit(c+3159,"ITLB_Buffer_valid", false,-1);
    tracep->declBit(c+3160,"ITLB_Buffer_found", false,-1);
    tracep->declBus(c+3161,"ITLB_Buffer_vpn2", false,-1, 18,0);
    tracep->declBus(c+3840,"ITLB_Buffer_index", false,-1, 3,0);
    tracep->declBus(c+3162,"ITLB_Buffer_pfn0", false,-1, 19,0);
    tracep->declBus(c+3163,"ITLB_Buffer_c0", false,-1, 2,0);
    tracep->declBit(c+3164,"ITLB_Buffer_d0", false,-1);
    tracep->declBit(c+3165,"ITLB_Buffer_v0", false,-1);
    tracep->declBus(c+3166,"ITLB_Buffer_pfn1", false,-1, 19,0);
    tracep->declBus(c+3167,"ITLB_Buffer_c1", false,-1, 2,0);
    tracep->declBit(c+3168,"ITLB_Buffer_d1", false,-1);
    tracep->declBit(c+3169,"ITLB_Buffer_v1", false,-1);
    tracep->declBit(c+3156,"ITLB_Buffer_Wr", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("wb_stage ");
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"reset", false,-1);
    tracep->declBus(c+71,"ws_pc", false,-1, 31,0);
    tracep->declBus(c+74,"ws_final_result", false,-1, 31,0);
    tracep->declBit(c+3738,"ws_allowin", false,-1);
    tracep->declBit(c+434,"ms_to_ws_valid", false,-1);
    tracep->declArray(c+447,"ms_to_ws_bus", false,-1, 70,0);
    tracep->declBus(c+455,"ms_data_wstrb", false,-1, 3,0);
    tracep->declBus(c+456,"ms_data_wdata", false,-1, 31,0);
    tracep->declBus(c+454,"ms_inst", false,-1, 31,0);
    tracep->declQuad(c+450,"ws_to_rf_bus", false,-1, 37,0);
    tracep->declBus(c+71,"debug_wb_pc", false,-1, 31,0);
    tracep->declBus(c+417,"debug_wb_rf_wen", false,-1, 3,0);
    tracep->declBus(c+73,"debug_wb_rf_wnum", false,-1, 4,0);
    tracep->declBus(c+74,"debug_wb_rf_wdata", false,-1, 31,0);
    tracep->declBus(c+462,"WB_dest", false,-1, 4,0);
    tracep->declBus(c+74,"WB_result", false,-1, 31,0);
    tracep->declBit(c+3170,"ws_valid", false,-1);
    tracep->declBit(c+3738,"ws_ready_go", false,-1);
    tracep->declArray(c+3171,"ms_to_ws_bus_r", false,-1, 70,0);
    tracep->declBit(c+3174,"ws_ex", false,-1);
    tracep->declBit(c+3175,"ws_gr_we", false,-1);
    tracep->declBus(c+73,"ws_dest", false,-1, 4,0);
    tracep->declBus(c+74,"ws_result", false,-1, 31,0);
    tracep->declBus(c+3841,"ws_mem_inst", false,-1, 11,0);
    tracep->declBus(c+3842,"ws_rt_value", false,-1, 31,0);
    tracep->declBus(c+3843,"ws_data_rdata", false,-1, 31,0);
    tracep->declBus(c+3844,"ws_rdata_type", false,-1, 1,0);
    tracep->declBus(c+3845,"ws_mem_data", false,-1, 31,0);
    tracep->declBit(c+3846,"load_sign_lb", false,-1);
    tracep->declBit(c+3847,"load_sign_lh", false,-1);
    tracep->declBus(c+3848,"wb_result_lb", false,-1, 31,0);
    tracep->declBus(c+3849,"wb_result_lbu", false,-1, 31,0);
    tracep->declBus(c+3850,"wb_result_lh", false,-1, 31,0);
    tracep->declBus(c+3851,"wb_result_lhu", false,-1, 31,0);
    tracep->declBus(c+3852,"wb_result_lwl", false,-1, 31,0);
    tracep->declBus(c+3853,"wb_result_lwr", false,-1, 31,0);
    tracep->declBit(c+3854,"ws_res_from_mem", false,-1);
    tracep->declBus(c+3176,"data_wstrb_r", false,-1, 3,0);
    tracep->declBus(c+3177,"data_wdata_r", false,-1, 31,0);
    tracep->declBus(c+3178,"ws_final_result_r", false,-1, 31,0);
    tracep->declBus(c+3179,"ws_inst_r", false,-1, 31,0);
    tracep->declBit(c+3180,"rf_we", false,-1);
    tracep->declBus(c+73,"rf_waddr", false,-1, 4,0);
    tracep->declBus(c+74,"rf_wdata", false,-1, 31,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("axi_ram ");
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBit(c+142,"auto_in_aw_ready", false,-1);
    tracep->declBit(c+143,"auto_in_aw_valid", false,-1);
    tracep->declBus(c+144,"auto_in_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+145,"auto_in_aw_bits_addr", false,-1, 31,0);
    tracep->declBit(c+146,"auto_in_w_ready", false,-1);
    tracep->declBit(c+147,"auto_in_w_valid", false,-1);
    tracep->declBus(c+148,"auto_in_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+149,"auto_in_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+150,"auto_in_w_bits_last", false,-1);
    tracep->declBit(c+151,"auto_in_b_ready", false,-1);
    tracep->declBit(c+152,"auto_in_b_valid", false,-1);
    tracep->declBus(c+153,"auto_in_b_bits_id", false,-1, 3,0);
    tracep->declBit(c+154,"auto_in_ar_ready", false,-1);
    tracep->declBit(c+155,"auto_in_ar_valid", false,-1);
    tracep->declBus(c+156,"auto_in_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+157,"auto_in_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+158,"auto_in_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+159,"auto_in_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+160,"auto_in_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+161,"auto_in_r_ready", false,-1);
    tracep->declBit(c+162,"auto_in_r_valid", false,-1);
    tracep->declBus(c+163,"auto_in_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+164,"auto_in_r_bits_data", false,-1, 31,0);
    tracep->declBit(c+165,"auto_in_r_bits_last", false,-1);
    tracep->declBit(c+3728,"mem_clk", false,-1);
    tracep->declBit(c+3738,"mem_en", false,-1);
    tracep->declBus(c+3181,"mem_rIdx", false,-1, 31,0);
    tracep->declBus(c+3182,"mem_rdata", false,-1, 31,0);
    tracep->declBus(c+3183,"mem_wIdx", false,-1, 31,0);
    tracep->declBus(c+148,"mem_wdata", false,-1, 31,0);
    tracep->declBus(c+3184,"mem_wmask", false,-1, 31,0);
    tracep->declBit(c+3185,"mem_wen", false,-1);
    tracep->declBus(c+3186,"fullMask_lo_lo", false,-1, 7,0);
    tracep->declBus(c+3187,"fullMask_lo_hi", false,-1, 7,0);
    tracep->declBus(c+3188,"fullMask_hi_lo", false,-1, 7,0);
    tracep->declBus(c+3189,"fullMask_hi_hi", false,-1, 7,0);
    tracep->declBus(c+3190,"fullMask_lo", false,-1, 15,0);
    tracep->declBus(c+3191,"fullMask_hi", false,-1, 15,0);
    tracep->declBus(c+3192,"value", false,-1, 7,0);
    tracep->declBus(c+3193,"value_1", false,-1, 7,0);
    tracep->declBit(c+3194,"r_busy", false,-1);
    tracep->declBit(c+154,"in_ar_ready", false,-1);
    tracep->declBus(c+3195,"r", false,-1, 7,0);
    tracep->declBus(c+3196,"r_1", false,-1, 1,0);
    tracep->declQuad(c+3197,"raddr_r", false,-1, 38,0);
    tracep->declBit(c+3199,"in_r_bits_last", false,-1);
    tracep->declBit(c+3200,"ren_REG", false,-1);
    tracep->declBit(c+162,"bundleIn_0_r_valid_r", false,-1);
    tracep->declBit(c+3201,"ren", false,-1);
    tracep->declBus(c+3202,"value_2", false,-1, 7,0);
    tracep->declBit(c+3203,"w_busy", false,-1);
    tracep->declBit(c+142,"in_aw_ready", false,-1);
    tracep->declBus(c+3204,"waddr_r", false,-1, 31,0);
    tracep->declBit(c+146,"in_w_ready", false,-1);
    tracep->declBit(c+152,"bundleIn_0_b_valid_r", false,-1);
    tracep->declBus(c+153,"bundleIn_0_b_bits_id_r", false,-1, 3,0);
    tracep->declBus(c+163,"bundleIn_0_r_bits_id_r", false,-1, 3,0);
    tracep->declBus(c+3205,"wIdx", false,-1, 29,0);
    tracep->declQuad(c+3206,"rIdx", false,-1, 36,0);
    tracep->declBus(c+164,"bundleIn_0_r_bits_data_r", false,-1, 31,0);
    tracep->declBus(c+3855,"initvar", false,-1, 31,0);
    tracep->pushNamePrefix("mem ");
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+3738,"en", false,-1);
    tracep->declBus(c+3181,"rIdx", false,-1, 31,0);
    tracep->declBus(c+3182,"rdata", false,-1, 31,0);
    tracep->declBus(c+3183,"wIdx", false,-1, 31,0);
    tracep->declBus(c+148,"wdata", false,-1, 31,0);
    tracep->declBus(c+3184,"wmask", false,-1, 31,0);
    tracep->declBit(c+3185,"wen", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("uart_helper ");
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+3734,"aresetn", false,-1);
    tracep->declBus(c+3208,"uart_data", false,-1, 31,0);
    tracep->declBit(c+3209,"valid", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("confreg_wrapper ");
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+166,"auto_in_aw_ready", false,-1);
    tracep->declBit(c+167,"auto_in_aw_valid", false,-1);
    tracep->declBus(c+168,"auto_in_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+169,"auto_in_aw_bits_addr", false,-1, 31,0);
    tracep->declBus(c+170,"auto_in_aw_bits_len", false,-1, 7,0);
    tracep->declBus(c+171,"auto_in_aw_bits_size", false,-1, 2,0);
    tracep->declBus(c+172,"auto_in_aw_bits_burst", false,-1, 1,0);
    tracep->declBit(c+173,"auto_in_aw_bits_lock", false,-1);
    tracep->declBus(c+174,"auto_in_aw_bits_cache", false,-1, 3,0);
    tracep->declBus(c+175,"auto_in_aw_bits_prot", false,-1, 2,0);
    tracep->declBit(c+176,"auto_in_w_ready", false,-1);
    tracep->declBit(c+177,"auto_in_w_valid", false,-1);
    tracep->declBus(c+178,"auto_in_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+179,"auto_in_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+180,"auto_in_w_bits_last", false,-1);
    tracep->declBit(c+181,"auto_in_b_ready", false,-1);
    tracep->declBit(c+182,"auto_in_b_valid", false,-1);
    tracep->declBus(c+183,"auto_in_b_bits_id", false,-1, 3,0);
    tracep->declBus(c+3736,"auto_in_b_bits_resp", false,-1, 1,0);
    tracep->declBit(c+184,"auto_in_ar_ready", false,-1);
    tracep->declBit(c+185,"auto_in_ar_valid", false,-1);
    tracep->declBus(c+186,"auto_in_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+187,"auto_in_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+188,"auto_in_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+189,"auto_in_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+190,"auto_in_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+191,"auto_in_ar_bits_lock", false,-1);
    tracep->declBus(c+192,"auto_in_ar_bits_cache", false,-1, 3,0);
    tracep->declBus(c+193,"auto_in_ar_bits_prot", false,-1, 2,0);
    tracep->declBit(c+194,"auto_in_r_ready", false,-1);
    tracep->declBit(c+195,"auto_in_r_valid", false,-1);
    tracep->declBus(c+183,"auto_in_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+196,"auto_in_r_bits_data", false,-1, 31,0);
    tracep->declBus(c+3736,"auto_in_r_bits_resp", false,-1, 1,0);
    tracep->declBit(c+197,"auto_in_r_bits_last", false,-1);
    tracep->declBit(c+3728,"u_confreg_aclk", false,-1);
    tracep->declBit(c+3750,"u_confreg_timer_clk", false,-1);
    tracep->declBit(c+3750,"u_confreg_aresetn", false,-1);
    tracep->declBus(c+3210,"u_confreg_led", false,-1, 15,0);
    tracep->declBus(c+3211,"u_confreg_led_rg0", false,-1, 1,0);
    tracep->declBus(c+3212,"u_confreg_led_rg1", false,-1, 1,0);
    tracep->declBus(c+3213,"u_confreg_num_csn", false,-1, 7,0);
    tracep->declBus(c+3214,"u_confreg_num_a_g", false,-1, 6,0);
    tracep->declBus(c+3856,"u_confreg_switch", false,-1, 7,0);
    tracep->declBus(c+3215,"u_confreg_btn_key_col", false,-1, 3,0);
    tracep->declBus(c+3744,"u_confreg_btn_key_row", false,-1, 3,0);
    tracep->declBus(c+3772,"u_confreg_btn_step", false,-1, 1,0);
    tracep->declBus(c+3216,"u_confreg_ram_random_mask", false,-1, 4,0);
    tracep->declBus(c+186,"u_confreg_arid", false,-1, 3,0);
    tracep->declBus(c+187,"u_confreg_araddr", false,-1, 31,0);
    tracep->declBus(c+188,"u_confreg_arlen", false,-1, 7,0);
    tracep->declBus(c+189,"u_confreg_arsize", false,-1, 2,0);
    tracep->declBus(c+190,"u_confreg_arburst", false,-1, 1,0);
    tracep->declBus(c+3217,"u_confreg_arlock", false,-1, 1,0);
    tracep->declBus(c+192,"u_confreg_arcache", false,-1, 3,0);
    tracep->declBus(c+193,"u_confreg_arprot", false,-1, 2,0);
    tracep->declBit(c+185,"u_confreg_arvalid", false,-1);
    tracep->declBit(c+184,"u_confreg_arready", false,-1);
    tracep->declBus(c+168,"u_confreg_awid", false,-1, 3,0);
    tracep->declBus(c+169,"u_confreg_awaddr", false,-1, 31,0);
    tracep->declBus(c+170,"u_confreg_awlen", false,-1, 7,0);
    tracep->declBus(c+171,"u_confreg_awsize", false,-1, 2,0);
    tracep->declBus(c+172,"u_confreg_awburst", false,-1, 1,0);
    tracep->declBus(c+3218,"u_confreg_awlock", false,-1, 1,0);
    tracep->declBus(c+174,"u_confreg_awcache", false,-1, 3,0);
    tracep->declBus(c+175,"u_confreg_awprot", false,-1, 2,0);
    tracep->declBit(c+167,"u_confreg_awvalid", false,-1);
    tracep->declBit(c+166,"u_confreg_awready", false,-1);
    tracep->declBus(c+183,"u_confreg_rid", false,-1, 3,0);
    tracep->declBus(c+196,"u_confreg_rdata", false,-1, 31,0);
    tracep->declBus(c+3736,"u_confreg_rresp", false,-1, 1,0);
    tracep->declBit(c+197,"u_confreg_rlast", false,-1);
    tracep->declBit(c+195,"u_confreg_rvalid", false,-1);
    tracep->declBit(c+194,"u_confreg_rready", false,-1);
    tracep->declBus(c+3744,"u_confreg_wid", false,-1, 3,0);
    tracep->declBus(c+178,"u_confreg_wdata", false,-1, 31,0);
    tracep->declBus(c+179,"u_confreg_wstrb", false,-1, 3,0);
    tracep->declBit(c+180,"u_confreg_wlast", false,-1);
    tracep->declBit(c+177,"u_confreg_wvalid", false,-1);
    tracep->declBit(c+176,"u_confreg_wready", false,-1);
    tracep->declBus(c+183,"u_confreg_bid", false,-1, 3,0);
    tracep->declBus(c+3736,"u_confreg_bresp", false,-1, 1,0);
    tracep->declBit(c+182,"u_confreg_bvalid", false,-1);
    tracep->declBit(c+181,"u_confreg_bready", false,-1);
    tracep->pushNamePrefix("u_confreg ");
    tracep->declBus(c+3770,"SIMULATION", false,-1, 0,0);
    tracep->declBit(c+3728,"aclk", false,-1);
    tracep->declBit(c+3750,"timer_clk", false,-1);
    tracep->declBit(c+3750,"aresetn", false,-1);
    tracep->declBus(c+186,"arid", false,-1, 3,0);
    tracep->declBus(c+187,"araddr", false,-1, 31,0);
    tracep->declBus(c+188,"arlen", false,-1, 7,0);
    tracep->declBus(c+189,"arsize", false,-1, 2,0);
    tracep->declBus(c+190,"arburst", false,-1, 1,0);
    tracep->declBus(c+3217,"arlock", false,-1, 1,0);
    tracep->declBus(c+192,"arcache", false,-1, 3,0);
    tracep->declBus(c+193,"arprot", false,-1, 2,0);
    tracep->declBit(c+185,"arvalid", false,-1);
    tracep->declBit(c+184,"arready", false,-1);
    tracep->declBus(c+183,"rid", false,-1, 3,0);
    tracep->declBus(c+196,"rdata", false,-1, 31,0);
    tracep->declBus(c+3736,"rresp", false,-1, 1,0);
    tracep->declBit(c+197,"rlast", false,-1);
    tracep->declBit(c+195,"rvalid", false,-1);
    tracep->declBit(c+194,"rready", false,-1);
    tracep->declBus(c+168,"awid", false,-1, 3,0);
    tracep->declBus(c+169,"awaddr", false,-1, 31,0);
    tracep->declBus(c+170,"awlen", false,-1, 7,0);
    tracep->declBus(c+171,"awsize", false,-1, 2,0);
    tracep->declBus(c+172,"awburst", false,-1, 1,0);
    tracep->declBus(c+3218,"awlock", false,-1, 1,0);
    tracep->declBus(c+174,"awcache", false,-1, 3,0);
    tracep->declBus(c+175,"awprot", false,-1, 2,0);
    tracep->declBit(c+167,"awvalid", false,-1);
    tracep->declBit(c+166,"awready", false,-1);
    tracep->declBus(c+3744,"wid", false,-1, 3,0);
    tracep->declBus(c+178,"wdata", false,-1, 31,0);
    tracep->declBus(c+179,"wstrb", false,-1, 3,0);
    tracep->declBit(c+180,"wlast", false,-1);
    tracep->declBit(c+177,"wvalid", false,-1);
    tracep->declBit(c+176,"wready", false,-1);
    tracep->declBus(c+183,"bid", false,-1, 3,0);
    tracep->declBus(c+3736,"bresp", false,-1, 1,0);
    tracep->declBit(c+182,"bvalid", false,-1);
    tracep->declBit(c+181,"bready", false,-1);
    tracep->declBus(c+3216,"ram_random_mask", false,-1, 4,0);
    tracep->declBus(c+3210,"led", false,-1, 15,0);
    tracep->declBus(c+3211,"led_rg0", false,-1, 1,0);
    tracep->declBus(c+3212,"led_rg1", false,-1, 1,0);
    tracep->declBus(c+3213,"num_csn", false,-1, 7,0);
    tracep->declBus(c+3214,"num_a_g", false,-1, 6,0);
    tracep->declBus(c+3856,"switch", false,-1, 7,0);
    tracep->declBus(c+3215,"btn_key_col", false,-1, 3,0);
    tracep->declBus(c+3744,"btn_key_row", false,-1, 3,0);
    tracep->declBus(c+3772,"btn_step", false,-1, 1,0);
    tracep->declBus(c+3219,"cr0", false,-1, 31,0);
    tracep->declBus(c+3220,"cr1", false,-1, 31,0);
    tracep->declBus(c+3221,"cr2", false,-1, 31,0);
    tracep->declBus(c+3222,"cr3", false,-1, 31,0);
    tracep->declBus(c+3223,"cr4", false,-1, 31,0);
    tracep->declBus(c+3224,"cr5", false,-1, 31,0);
    tracep->declBus(c+3225,"cr6", false,-1, 31,0);
    tracep->declBus(c+3226,"cr7", false,-1, 31,0);
    tracep->declBus(c+3227,"led_data", false,-1, 31,0);
    tracep->declBus(c+3228,"led_rg0_data", false,-1, 31,0);
    tracep->declBus(c+3229,"led_rg1_data", false,-1, 31,0);
    tracep->declBus(c+3230,"num_data", false,-1, 31,0);
    tracep->declBus(c+3857,"switch_data", false,-1, 31,0);
    tracep->declBus(c+3858,"sw_inter_data", false,-1, 31,0);
    tracep->declBus(c+3231,"btn_key_data", false,-1, 31,0);
    tracep->declBus(c+3232,"btn_step_data", false,-1, 31,0);
    tracep->declBus(c+3233,"timer_r2", false,-1, 31,0);
    tracep->declBus(c+3234,"simu_flag", false,-1, 31,0);
    tracep->declBus(c+3235,"io_simu", false,-1, 31,0);
    tracep->declBus(c+3236,"virtual_uart_data", false,-1, 7,0);
    tracep->declBit(c+3735,"open_trace", false,-1);
    tracep->declBit(c+3237,"num_monitor", false,-1);
    tracep->declBit(c+3238,"busy", false,-1);
    tracep->declBit(c+3859,"write", false,-1);
    tracep->declBit(c+3239,"R_or_W", false,-1);
    tracep->declBit(c+3860,"s_wready", false,-1);
    tracep->declBit(c+3240,"ar_enter", false,-1);
    tracep->declBit(c+3241,"r_retire", false,-1);
    tracep->declBit(c+3242,"aw_enter", false,-1);
    tracep->declBit(c+3243,"w_enter", false,-1);
    tracep->declBit(c+3244,"b_retire", false,-1);
    tracep->declBus(c+183,"buf_id", false,-1, 3,0);
    tracep->declBus(c+3245,"buf_addr", false,-1, 31,0);
    tracep->declBus(c+3246,"buf_len", false,-1, 7,0);
    tracep->declBus(c+3247,"buf_size", false,-1, 2,0);
    tracep->declBit(c+176,"conf_wready_reg", false,-1);
    tracep->declBus(c+196,"conf_rdata_reg", false,-1, 31,0);
    tracep->declBit(c+195,"conf_rvalid_reg", false,-1);
    tracep->declBit(c+197,"conf_rlast_reg", false,-1);
    tracep->declBit(c+3243,"conf_we", false,-1);
    tracep->declBus(c+3245,"conf_addr", false,-1, 31,0);
    tracep->declBus(c+178,"conf_wdata", false,-1, 31,0);
    tracep->declBit(c+182,"conf_bvalid_reg", false,-1);
    tracep->declBit(c+3248,"write_cr0", false,-1);
    tracep->declBit(c+3249,"write_cr1", false,-1);
    tracep->declBit(c+3250,"write_cr2", false,-1);
    tracep->declBit(c+3251,"write_cr3", false,-1);
    tracep->declBit(c+3252,"write_cr4", false,-1);
    tracep->declBit(c+3253,"write_cr5", false,-1);
    tracep->declBit(c+3254,"write_cr6", false,-1);
    tracep->declBit(c+3255,"write_cr7", false,-1);
    tracep->declBit(c+3256,"write_timer_begin", false,-1);
    tracep->declBit(c+3861,"write_timer_begin_r1", false,-1);
    tracep->declBit(c+3862,"write_timer_begin_r2", false,-1);
    tracep->declBit(c+3863,"write_timer_begin_r3", false,-1);
    tracep->declBit(c+3257,"write_timer_end_r1", false,-1);
    tracep->declBit(c+3258,"write_timer_end_r2", false,-1);
    tracep->declBus(c+3864,"conf_wdata_r", false,-1, 31,0);
    tracep->declBus(c+3865,"conf_wdata_r1", false,-1, 31,0);
    tracep->declBus(c+3866,"conf_wdata_r2", false,-1, 31,0);
    tracep->declBus(c+3259,"timer_r1", false,-1, 31,0);
    tracep->declBus(c+3867,"timer", false,-1, 31,0);
    tracep->declBit(c+3260,"write_timer", false,-1);
    tracep->declBit(c+3261,"write_io_simu", false,-1);
    tracep->declBit(c+3262,"write_open_trace", false,-1);
    tracep->declBit(c+3263,"write_num_monitor", false,-1);
    tracep->declBus(c+3264,"write_uart_data", false,-1, 7,0);
    tracep->declBit(c+3265,"write_uart_valid", false,-1);
    tracep->declBus(c+3868,"switch_led", false,-1, 15,0);
    tracep->declBus(c+3869,"led_r_n", false,-1, 15,0);
    tracep->declBus(c+3266,"pseudo_random_23", false,-1, 22,0);
    tracep->declBit(c+3267,"no_mask", false,-1);
    tracep->declBit(c+3268,"short_delay", false,-1);
    tracep->declBit(c+3269,"write_led", false,-1);
    tracep->declBus(c+3270,"btn_key_r", false,-1, 15,0);
    tracep->declBus(c+3271,"state", false,-1, 2,0);
    tracep->declBus(c+3272,"next_state", false,-1, 2,0);
    tracep->declBit(c+3273,"key_flag", false,-1);
    tracep->declBus(c+3274,"key_count", false,-1, 19,0);
    tracep->declBus(c+3275,"state_count", false,-1, 3,0);
    tracep->declBit(c+3276,"key_start", false,-1);
    tracep->declBit(c+3750,"key_end", false,-1);
    tracep->declBit(c+3277,"key_sample", false,-1);
    tracep->declBus(c+3869,"btn_key_tmp", false,-1, 15,0);
    tracep->declBit(c+3278,"btn_step0_r", false,-1);
    tracep->declBit(c+3279,"btn_step1_r", false,-1);
    tracep->declBit(c+3280,"step0_flag", false,-1);
    tracep->declBus(c+3281,"step0_count", false,-1, 19,0);
    tracep->declBit(c+3750,"step0_start", false,-1);
    tracep->declBit(c+3282,"step0_end", false,-1);
    tracep->declBit(c+3283,"step0_sample", false,-1);
    tracep->declBit(c+3284,"step1_flag", false,-1);
    tracep->declBus(c+3285,"step1_count", false,-1, 19,0);
    tracep->declBit(c+3750,"step1_start", false,-1);
    tracep->declBit(c+3286,"step1_end", false,-1);
    tracep->declBit(c+3287,"step1_sample", false,-1);
    tracep->declBit(c+3288,"write_led_rg0", false,-1);
    tracep->declBit(c+3289,"write_led_rg1", false,-1);
    tracep->declBit(c+3290,"write_num", false,-1);
    tracep->declBus(c+3291,"count", false,-1, 19,0);
    tracep->declBus(c+3292,"scan_data", false,-1, 3,0);
    tracep->pushNamePrefix("uart_helper ");
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+3750,"aresetn", false,-1);
    tracep->declBus(c+3293,"uart_data", false,-1, 31,0);
    tracep->declBit(c+3265,"valid", false,-1);
    tracep->popNamePrefix(4);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi4buf__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi4buf__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBit(c+40,"auto_in_aw_ready", false,-1);
    tracep->declBit(c+41,"auto_in_aw_valid", false,-1);
    tracep->declBus(c+42,"auto_in_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+43,"auto_in_aw_bits_addr", false,-1, 31,0);
    tracep->declBus(c+44,"auto_in_aw_bits_len", false,-1, 7,0);
    tracep->declBus(c+45,"auto_in_aw_bits_size", false,-1, 2,0);
    tracep->declBus(c+46,"auto_in_aw_bits_burst", false,-1, 1,0);
    tracep->declBit(c+47,"auto_in_aw_bits_lock", false,-1);
    tracep->declBus(c+48,"auto_in_aw_bits_cache", false,-1, 3,0);
    tracep->declBus(c+49,"auto_in_aw_bits_prot", false,-1, 2,0);
    tracep->declBit(c+50,"auto_in_w_ready", false,-1);
    tracep->declBit(c+51,"auto_in_w_valid", false,-1);
    tracep->declBus(c+52,"auto_in_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+53,"auto_in_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+54,"auto_in_w_bits_last", false,-1);
    tracep->declBit(c+55,"auto_in_b_ready", false,-1);
    tracep->declBit(c+56,"auto_in_b_valid", false,-1);
    tracep->declBus(c+57,"auto_in_b_bits_id", false,-1, 3,0);
    tracep->declBus(c+58,"auto_in_b_bits_resp", false,-1, 1,0);
    tracep->declBit(c+59,"auto_in_ar_ready", false,-1);
    tracep->declBit(c+60,"auto_in_ar_valid", false,-1);
    tracep->declBus(c+42,"auto_in_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+61,"auto_in_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+62,"auto_in_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+63,"auto_in_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+64,"auto_in_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+47,"auto_in_ar_bits_lock", false,-1);
    tracep->declBus(c+48,"auto_in_ar_bits_cache", false,-1, 3,0);
    tracep->declBus(c+49,"auto_in_ar_bits_prot", false,-1, 2,0);
    tracep->declBit(c+65,"auto_in_r_ready", false,-1);
    tracep->declBit(c+66,"auto_in_r_valid", false,-1);
    tracep->declBus(c+67,"auto_in_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+68,"auto_in_r_bits_data", false,-1, 31,0);
    tracep->declBus(c+69,"auto_in_r_bits_resp", false,-1, 1,0);
    tracep->declBit(c+70,"auto_in_r_bits_last", false,-1);
    tracep->declBit(c+75,"auto_out_aw_ready", false,-1);
    tracep->declBit(c+76,"auto_out_aw_valid", false,-1);
    tracep->declBus(c+77,"auto_out_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+78,"auto_out_aw_bits_addr", false,-1, 31,0);
    tracep->declBus(c+79,"auto_out_aw_bits_len", false,-1, 7,0);
    tracep->declBus(c+80,"auto_out_aw_bits_size", false,-1, 2,0);
    tracep->declBus(c+81,"auto_out_aw_bits_burst", false,-1, 1,0);
    tracep->declBit(c+82,"auto_out_aw_bits_lock", false,-1);
    tracep->declBus(c+83,"auto_out_aw_bits_cache", false,-1, 3,0);
    tracep->declBus(c+84,"auto_out_aw_bits_prot", false,-1, 2,0);
    tracep->declBit(c+85,"auto_out_w_ready", false,-1);
    tracep->declBit(c+86,"auto_out_w_valid", false,-1);
    tracep->declBus(c+87,"auto_out_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+88,"auto_out_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+89,"auto_out_w_bits_last", false,-1);
    tracep->declBit(c+90,"auto_out_b_ready", false,-1);
    tracep->declBit(c+91,"auto_out_b_valid", false,-1);
    tracep->declBus(c+92,"auto_out_b_bits_id", false,-1, 3,0);
    tracep->declBus(c+93,"auto_out_b_bits_resp", false,-1, 1,0);
    tracep->declBit(c+94,"auto_out_ar_ready", false,-1);
    tracep->declBit(c+95,"auto_out_ar_valid", false,-1);
    tracep->declBus(c+96,"auto_out_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+97,"auto_out_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+98,"auto_out_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+99,"auto_out_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+100,"auto_out_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+101,"auto_out_ar_bits_lock", false,-1);
    tracep->declBus(c+102,"auto_out_ar_bits_cache", false,-1, 3,0);
    tracep->declBus(c+103,"auto_out_ar_bits_prot", false,-1, 2,0);
    tracep->declBit(c+104,"auto_out_r_ready", false,-1);
    tracep->declBit(c+105,"auto_out_r_valid", false,-1);
    tracep->declBus(c+106,"auto_out_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+107,"auto_out_r_bits_data", false,-1, 31,0);
    tracep->declBus(c+108,"auto_out_r_bits_resp", false,-1, 1,0);
    tracep->declBit(c+109,"auto_out_r_bits_last", false,-1);
    tracep->declBit(c+3728,"bundleOut_0_aw_deq_clock", false,-1);
    tracep->declBit(c+3729,"bundleOut_0_aw_deq_reset", false,-1);
    tracep->declBit(c+40,"bundleOut_0_aw_deq_io_enq_ready", false,-1);
    tracep->declBit(c+41,"bundleOut_0_aw_deq_io_enq_valid", false,-1);
    tracep->declBus(c+42,"bundleOut_0_aw_deq_io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+43,"bundleOut_0_aw_deq_io_enq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+44,"bundleOut_0_aw_deq_io_enq_bits_len", false,-1, 7,0);
    tracep->declBus(c+45,"bundleOut_0_aw_deq_io_enq_bits_size", false,-1, 2,0);
    tracep->declBus(c+46,"bundleOut_0_aw_deq_io_enq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+47,"bundleOut_0_aw_deq_io_enq_bits_lock", false,-1);
    tracep->declBus(c+48,"bundleOut_0_aw_deq_io_enq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+49,"bundleOut_0_aw_deq_io_enq_bits_prot", false,-1, 2,0);
    tracep->declBit(c+75,"bundleOut_0_aw_deq_io_deq_ready", false,-1);
    tracep->declBit(c+76,"bundleOut_0_aw_deq_io_deq_valid", false,-1);
    tracep->declBus(c+77,"bundleOut_0_aw_deq_io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+78,"bundleOut_0_aw_deq_io_deq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+79,"bundleOut_0_aw_deq_io_deq_bits_len", false,-1, 7,0);
    tracep->declBus(c+80,"bundleOut_0_aw_deq_io_deq_bits_size", false,-1, 2,0);
    tracep->declBus(c+81,"bundleOut_0_aw_deq_io_deq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+82,"bundleOut_0_aw_deq_io_deq_bits_lock", false,-1);
    tracep->declBus(c+83,"bundleOut_0_aw_deq_io_deq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+84,"bundleOut_0_aw_deq_io_deq_bits_prot", false,-1, 2,0);
    tracep->declBit(c+3728,"bundleOut_0_w_deq_clock", false,-1);
    tracep->declBit(c+3729,"bundleOut_0_w_deq_reset", false,-1);
    tracep->declBit(c+50,"bundleOut_0_w_deq_io_enq_ready", false,-1);
    tracep->declBit(c+51,"bundleOut_0_w_deq_io_enq_valid", false,-1);
    tracep->declBus(c+52,"bundleOut_0_w_deq_io_enq_bits_data", false,-1, 31,0);
    tracep->declBus(c+53,"bundleOut_0_w_deq_io_enq_bits_strb", false,-1, 3,0);
    tracep->declBit(c+54,"bundleOut_0_w_deq_io_enq_bits_last", false,-1);
    tracep->declBit(c+85,"bundleOut_0_w_deq_io_deq_ready", false,-1);
    tracep->declBit(c+86,"bundleOut_0_w_deq_io_deq_valid", false,-1);
    tracep->declBus(c+87,"bundleOut_0_w_deq_io_deq_bits_data", false,-1, 31,0);
    tracep->declBus(c+88,"bundleOut_0_w_deq_io_deq_bits_strb", false,-1, 3,0);
    tracep->declBit(c+89,"bundleOut_0_w_deq_io_deq_bits_last", false,-1);
    tracep->declBit(c+3728,"bundleIn_0_b_deq_clock", false,-1);
    tracep->declBit(c+3729,"bundleIn_0_b_deq_reset", false,-1);
    tracep->declBit(c+90,"bundleIn_0_b_deq_io_enq_ready", false,-1);
    tracep->declBit(c+91,"bundleIn_0_b_deq_io_enq_valid", false,-1);
    tracep->declBus(c+92,"bundleIn_0_b_deq_io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+93,"bundleIn_0_b_deq_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+55,"bundleIn_0_b_deq_io_deq_ready", false,-1);
    tracep->declBit(c+56,"bundleIn_0_b_deq_io_deq_valid", false,-1);
    tracep->declBus(c+57,"bundleIn_0_b_deq_io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+58,"bundleIn_0_b_deq_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+3728,"bundleOut_0_ar_deq_clock", false,-1);
    tracep->declBit(c+3729,"bundleOut_0_ar_deq_reset", false,-1);
    tracep->declBit(c+59,"bundleOut_0_ar_deq_io_enq_ready", false,-1);
    tracep->declBit(c+60,"bundleOut_0_ar_deq_io_enq_valid", false,-1);
    tracep->declBus(c+42,"bundleOut_0_ar_deq_io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+61,"bundleOut_0_ar_deq_io_enq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+62,"bundleOut_0_ar_deq_io_enq_bits_len", false,-1, 7,0);
    tracep->declBus(c+63,"bundleOut_0_ar_deq_io_enq_bits_size", false,-1, 2,0);
    tracep->declBus(c+64,"bundleOut_0_ar_deq_io_enq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+47,"bundleOut_0_ar_deq_io_enq_bits_lock", false,-1);
    tracep->declBus(c+48,"bundleOut_0_ar_deq_io_enq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+49,"bundleOut_0_ar_deq_io_enq_bits_prot", false,-1, 2,0);
    tracep->declBit(c+94,"bundleOut_0_ar_deq_io_deq_ready", false,-1);
    tracep->declBit(c+95,"bundleOut_0_ar_deq_io_deq_valid", false,-1);
    tracep->declBus(c+96,"bundleOut_0_ar_deq_io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+97,"bundleOut_0_ar_deq_io_deq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+98,"bundleOut_0_ar_deq_io_deq_bits_len", false,-1, 7,0);
    tracep->declBus(c+99,"bundleOut_0_ar_deq_io_deq_bits_size", false,-1, 2,0);
    tracep->declBus(c+100,"bundleOut_0_ar_deq_io_deq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+101,"bundleOut_0_ar_deq_io_deq_bits_lock", false,-1);
    tracep->declBus(c+102,"bundleOut_0_ar_deq_io_deq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+103,"bundleOut_0_ar_deq_io_deq_bits_prot", false,-1, 2,0);
    tracep->declBit(c+3728,"bundleIn_0_r_deq_clock", false,-1);
    tracep->declBit(c+3729,"bundleIn_0_r_deq_reset", false,-1);
    tracep->declBit(c+104,"bundleIn_0_r_deq_io_enq_ready", false,-1);
    tracep->declBit(c+105,"bundleIn_0_r_deq_io_enq_valid", false,-1);
    tracep->declBus(c+106,"bundleIn_0_r_deq_io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+107,"bundleIn_0_r_deq_io_enq_bits_data", false,-1, 31,0);
    tracep->declBus(c+108,"bundleIn_0_r_deq_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+109,"bundleIn_0_r_deq_io_enq_bits_last", false,-1);
    tracep->declBit(c+65,"bundleIn_0_r_deq_io_deq_ready", false,-1);
    tracep->declBit(c+66,"bundleIn_0_r_deq_io_deq_valid", false,-1);
    tracep->declBus(c+67,"bundleIn_0_r_deq_io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+68,"bundleIn_0_r_deq_io_deq_bits_data", false,-1, 31,0);
    tracep->declBus(c+69,"bundleIn_0_r_deq_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+70,"bundleIn_0_r_deq_io_deq_bits_last", false,-1);
    tracep->pushNamePrefix("bundleIn_0_b_deq ");
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBit(c+90,"io_enq_ready", false,-1);
    tracep->declBit(c+91,"io_enq_valid", false,-1);
    tracep->declBus(c+92,"io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+93,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+55,"io_deq_ready", false,-1);
    tracep->declBit(c+56,"io_deq_valid", false,-1);
    tracep->declBus(c+57,"io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+58,"io_deq_bits_resp", false,-1, 1,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3294+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+57,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3296,"ram_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+92,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3297,"ram_id_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+3298,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3299+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+58,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3296,"ram_resp_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+93,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3297,"ram_resp_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+3298,"ram_resp_MPORT_en", false,-1);
    tracep->declBit(c+3297,"value", false,-1);
    tracep->declBit(c+3296,"value_1", false,-1);
    tracep->declBit(c+3301,"maybe_full", false,-1);
    tracep->declBit(c+3302,"ptr_match", false,-1);
    tracep->declBit(c+3303,"empty", false,-1);
    tracep->declBit(c+3304,"full", false,-1);
    tracep->declBit(c+3305,"do_enq", false,-1);
    tracep->declBit(c+3306,"do_deq", false,-1);
    tracep->declBus(c+5,"initvar", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("bundleIn_0_r_deq ");
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBit(c+104,"io_enq_ready", false,-1);
    tracep->declBit(c+105,"io_enq_valid", false,-1);
    tracep->declBus(c+106,"io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+107,"io_enq_bits_data", false,-1, 31,0);
    tracep->declBus(c+108,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+109,"io_enq_bits_last", false,-1);
    tracep->declBit(c+65,"io_deq_ready", false,-1);
    tracep->declBit(c+66,"io_deq_valid", false,-1);
    tracep->declBus(c+67,"io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+68,"io_deq_bits_data", false,-1, 31,0);
    tracep->declBus(c+69,"io_deq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+70,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3307+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+67,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3309,"ram_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+106,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3310,"ram_id_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+3311,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3312+i*1,"ram_data", true,(i+0), 31,0);
    }
    tracep->declBus(c+68,"ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3309,"ram_data_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+107,"ram_data_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3310,"ram_data_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+3311,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3314+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+69,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3309,"ram_resp_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+108,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3310,"ram_resp_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+3311,"ram_resp_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBit(c+3316+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+70,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+3309,"ram_last_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+109,"ram_last_MPORT_data", false,-1);
    tracep->declBit(c+3310,"ram_last_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+3311,"ram_last_MPORT_en", false,-1);
    tracep->declBit(c+3310,"value", false,-1);
    tracep->declBit(c+3309,"value_1", false,-1);
    tracep->declBit(c+3318,"maybe_full", false,-1);
    tracep->declBit(c+3319,"ptr_match", false,-1);
    tracep->declBit(c+3320,"empty", false,-1);
    tracep->declBit(c+3321,"full", false,-1);
    tracep->declBit(c+3322,"do_enq", false,-1);
    tracep->declBit(c+3323,"do_deq", false,-1);
    tracep->declBus(c+6,"initvar", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("bundleOut_0_ar_deq ");
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBit(c+59,"io_enq_ready", false,-1);
    tracep->declBit(c+60,"io_enq_valid", false,-1);
    tracep->declBus(c+42,"io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+61,"io_enq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+62,"io_enq_bits_len", false,-1, 7,0);
    tracep->declBus(c+63,"io_enq_bits_size", false,-1, 2,0);
    tracep->declBus(c+64,"io_enq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+47,"io_enq_bits_lock", false,-1);
    tracep->declBus(c+48,"io_enq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+49,"io_enq_bits_prot", false,-1, 2,0);
    tracep->declBit(c+94,"io_deq_ready", false,-1);
    tracep->declBit(c+95,"io_deq_valid", false,-1);
    tracep->declBus(c+96,"io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+97,"io_deq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+98,"io_deq_bits_len", false,-1, 7,0);
    tracep->declBus(c+99,"io_deq_bits_size", false,-1, 2,0);
    tracep->declBus(c+100,"io_deq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+101,"io_deq_bits_lock", false,-1);
    tracep->declBus(c+102,"io_deq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+103,"io_deq_bits_prot", false,-1, 2,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3324+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+96,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3326,"ram_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+42,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3327,"ram_id_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+3328,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3329+i*1,"ram_addr", true,(i+0), 31,0);
    }
    tracep->declBus(c+97,"ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3326,"ram_addr_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+61,"ram_addr_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3327,"ram_addr_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_addr_MPORT_mask", false,-1);
    tracep->declBit(c+3328,"ram_addr_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3331+i*1,"ram_len", true,(i+0), 7,0);
    }
    tracep->declBus(c+98,"ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
    tracep->declBit(c+3326,"ram_len_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+62,"ram_len_MPORT_data", false,-1, 7,0);
    tracep->declBit(c+3327,"ram_len_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_len_MPORT_mask", false,-1);
    tracep->declBit(c+3328,"ram_len_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3333+i*1,"ram_size", true,(i+0), 2,0);
    }
    tracep->declBus(c+99,"ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3326,"ram_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+63,"ram_size_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3327,"ram_size_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_size_MPORT_mask", false,-1);
    tracep->declBit(c+3328,"ram_size_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3335+i*1,"ram_burst", true,(i+0), 1,0);
    }
    tracep->declBus(c+100,"ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3326,"ram_burst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+64,"ram_burst_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3327,"ram_burst_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_burst_MPORT_mask", false,-1);
    tracep->declBit(c+3328,"ram_burst_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBit(c+3337+i*1,"ram_lock", true,(i+0));
    }
    tracep->declBit(c+101,"ram_lock_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+3326,"ram_lock_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+47,"ram_lock_MPORT_data", false,-1);
    tracep->declBit(c+3327,"ram_lock_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_lock_MPORT_mask", false,-1);
    tracep->declBit(c+3328,"ram_lock_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3339+i*1,"ram_cache", true,(i+0), 3,0);
    }
    tracep->declBus(c+102,"ram_cache_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3326,"ram_cache_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+48,"ram_cache_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3327,"ram_cache_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_cache_MPORT_mask", false,-1);
    tracep->declBit(c+3328,"ram_cache_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3341+i*1,"ram_prot", true,(i+0), 2,0);
    }
    tracep->declBus(c+103,"ram_prot_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3326,"ram_prot_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+49,"ram_prot_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3327,"ram_prot_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_prot_MPORT_mask", false,-1);
    tracep->declBit(c+3328,"ram_prot_MPORT_en", false,-1);
    tracep->declBit(c+3327,"value", false,-1);
    tracep->declBit(c+3326,"value_1", false,-1);
    tracep->declBit(c+3343,"maybe_full", false,-1);
    tracep->declBit(c+3344,"ptr_match", false,-1);
    tracep->declBit(c+3345,"empty", false,-1);
    tracep->declBit(c+3346,"full", false,-1);
    tracep->declBit(c+3347,"do_enq", false,-1);
    tracep->declBit(c+3348,"do_deq", false,-1);
    tracep->declBus(c+7,"initvar", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("bundleOut_0_aw_deq ");
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBit(c+40,"io_enq_ready", false,-1);
    tracep->declBit(c+41,"io_enq_valid", false,-1);
    tracep->declBus(c+42,"io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+43,"io_enq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+44,"io_enq_bits_len", false,-1, 7,0);
    tracep->declBus(c+45,"io_enq_bits_size", false,-1, 2,0);
    tracep->declBus(c+46,"io_enq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+47,"io_enq_bits_lock", false,-1);
    tracep->declBus(c+48,"io_enq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+49,"io_enq_bits_prot", false,-1, 2,0);
    tracep->declBit(c+75,"io_deq_ready", false,-1);
    tracep->declBit(c+76,"io_deq_valid", false,-1);
    tracep->declBus(c+77,"io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+78,"io_deq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+79,"io_deq_bits_len", false,-1, 7,0);
    tracep->declBus(c+80,"io_deq_bits_size", false,-1, 2,0);
    tracep->declBus(c+81,"io_deq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+82,"io_deq_bits_lock", false,-1);
    tracep->declBus(c+83,"io_deq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+84,"io_deq_bits_prot", false,-1, 2,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3349+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+77,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3351,"ram_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+42,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3352,"ram_id_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+3353,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3354+i*1,"ram_addr", true,(i+0), 31,0);
    }
    tracep->declBus(c+78,"ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3351,"ram_addr_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+43,"ram_addr_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3352,"ram_addr_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_addr_MPORT_mask", false,-1);
    tracep->declBit(c+3353,"ram_addr_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3356+i*1,"ram_len", true,(i+0), 7,0);
    }
    tracep->declBus(c+79,"ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
    tracep->declBit(c+3351,"ram_len_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+44,"ram_len_MPORT_data", false,-1, 7,0);
    tracep->declBit(c+3352,"ram_len_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_len_MPORT_mask", false,-1);
    tracep->declBit(c+3353,"ram_len_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3358+i*1,"ram_size", true,(i+0), 2,0);
    }
    tracep->declBus(c+80,"ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3351,"ram_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+45,"ram_size_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3352,"ram_size_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_size_MPORT_mask", false,-1);
    tracep->declBit(c+3353,"ram_size_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3360+i*1,"ram_burst", true,(i+0), 1,0);
    }
    tracep->declBus(c+81,"ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3351,"ram_burst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+46,"ram_burst_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3352,"ram_burst_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_burst_MPORT_mask", false,-1);
    tracep->declBit(c+3353,"ram_burst_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBit(c+3362+i*1,"ram_lock", true,(i+0));
    }
    tracep->declBit(c+82,"ram_lock_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+3351,"ram_lock_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+47,"ram_lock_MPORT_data", false,-1);
    tracep->declBit(c+3352,"ram_lock_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_lock_MPORT_mask", false,-1);
    tracep->declBit(c+3353,"ram_lock_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3364+i*1,"ram_cache", true,(i+0), 3,0);
    }
    tracep->declBus(c+83,"ram_cache_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3351,"ram_cache_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+48,"ram_cache_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3352,"ram_cache_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_cache_MPORT_mask", false,-1);
    tracep->declBit(c+3353,"ram_cache_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3366+i*1,"ram_prot", true,(i+0), 2,0);
    }
    tracep->declBus(c+84,"ram_prot_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3351,"ram_prot_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+49,"ram_prot_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3352,"ram_prot_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_prot_MPORT_mask", false,-1);
    tracep->declBit(c+3353,"ram_prot_MPORT_en", false,-1);
    tracep->declBit(c+3352,"value", false,-1);
    tracep->declBit(c+3351,"value_1", false,-1);
    tracep->declBit(c+3368,"maybe_full", false,-1);
    tracep->declBit(c+3369,"ptr_match", false,-1);
    tracep->declBit(c+3370,"empty", false,-1);
    tracep->declBit(c+3371,"full", false,-1);
    tracep->declBit(c+3372,"do_enq", false,-1);
    tracep->declBit(c+3373,"do_deq", false,-1);
    tracep->declBus(c+8,"initvar", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("bundleOut_0_w_deq ");
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBit(c+50,"io_enq_ready", false,-1);
    tracep->declBit(c+51,"io_enq_valid", false,-1);
    tracep->declBus(c+52,"io_enq_bits_data", false,-1, 31,0);
    tracep->declBus(c+53,"io_enq_bits_strb", false,-1, 3,0);
    tracep->declBit(c+54,"io_enq_bits_last", false,-1);
    tracep->declBit(c+85,"io_deq_ready", false,-1);
    tracep->declBit(c+86,"io_deq_valid", false,-1);
    tracep->declBus(c+87,"io_deq_bits_data", false,-1, 31,0);
    tracep->declBus(c+88,"io_deq_bits_strb", false,-1, 3,0);
    tracep->declBit(c+89,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3374+i*1,"ram_data", true,(i+0), 31,0);
    }
    tracep->declBus(c+87,"ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3376,"ram_data_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+52,"ram_data_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3377,"ram_data_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+3378,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3379+i*1,"ram_strb", true,(i+0), 3,0);
    }
    tracep->declBus(c+88,"ram_strb_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3376,"ram_strb_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+53,"ram_strb_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3377,"ram_strb_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_strb_MPORT_mask", false,-1);
    tracep->declBit(c+3378,"ram_strb_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBit(c+3381+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+89,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+3376,"ram_last_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+54,"ram_last_MPORT_data", false,-1);
    tracep->declBit(c+3377,"ram_last_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+3378,"ram_last_MPORT_en", false,-1);
    tracep->declBit(c+3377,"value", false,-1);
    tracep->declBit(c+3376,"value_1", false,-1);
    tracep->declBit(c+3383,"maybe_full", false,-1);
    tracep->declBit(c+3384,"ptr_match", false,-1);
    tracep->declBit(c+3385,"empty", false,-1);
    tracep->declBit(c+3386,"full", false,-1);
    tracep->declBit(c+3387,"do_enq", false,-1);
    tracep->declBit(c+3388,"do_deq", false,-1);
    tracep->declBus(c+9,"initvar", false,-1, 31,0);
    tracep->popNamePrefix(1);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi4buf_1__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi4buf_1__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBit(c+126,"auto_in_aw_ready", false,-1);
    tracep->declBit(c+127,"auto_in_aw_valid", false,-1);
    tracep->declBus(c+77,"auto_in_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+78,"auto_in_aw_bits_addr", false,-1, 31,0);
    tracep->declBus(c+79,"auto_in_aw_bits_len", false,-1, 7,0);
    tracep->declBus(c+80,"auto_in_aw_bits_size", false,-1, 2,0);
    tracep->declBus(c+81,"auto_in_aw_bits_burst", false,-1, 1,0);
    tracep->declBit(c+82,"auto_in_aw_bits_lock", false,-1);
    tracep->declBus(c+83,"auto_in_aw_bits_cache", false,-1, 3,0);
    tracep->declBus(c+84,"auto_in_aw_bits_prot", false,-1, 2,0);
    tracep->declBit(c+128,"auto_in_w_ready", false,-1);
    tracep->declBit(c+129,"auto_in_w_valid", false,-1);
    tracep->declBus(c+87,"auto_in_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+88,"auto_in_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+89,"auto_in_w_bits_last", false,-1);
    tracep->declBit(c+130,"auto_in_b_ready", false,-1);
    tracep->declBit(c+131,"auto_in_b_valid", false,-1);
    tracep->declBus(c+132,"auto_in_b_bits_id", false,-1, 3,0);
    tracep->declBus(c+133,"auto_in_b_bits_resp", false,-1, 1,0);
    tracep->declBit(c+134,"auto_in_ar_ready", false,-1);
    tracep->declBit(c+135,"auto_in_ar_valid", false,-1);
    tracep->declBus(c+96,"auto_in_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+97,"auto_in_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+98,"auto_in_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+99,"auto_in_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+100,"auto_in_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+101,"auto_in_ar_bits_lock", false,-1);
    tracep->declBus(c+102,"auto_in_ar_bits_cache", false,-1, 3,0);
    tracep->declBus(c+103,"auto_in_ar_bits_prot", false,-1, 2,0);
    tracep->declBit(c+136,"auto_in_r_ready", false,-1);
    tracep->declBit(c+137,"auto_in_r_valid", false,-1);
    tracep->declBus(c+138,"auto_in_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+139,"auto_in_r_bits_data", false,-1, 31,0);
    tracep->declBus(c+140,"auto_in_r_bits_resp", false,-1, 1,0);
    tracep->declBit(c+141,"auto_in_r_bits_last", false,-1);
    tracep->declBit(c+142,"auto_out_aw_ready", false,-1);
    tracep->declBit(c+143,"auto_out_aw_valid", false,-1);
    tracep->declBus(c+144,"auto_out_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+145,"auto_out_aw_bits_addr", false,-1, 31,0);
    tracep->declBus(c+198,"auto_out_aw_bits_len", false,-1, 7,0);
    tracep->declBus(c+199,"auto_out_aw_bits_size", false,-1, 2,0);
    tracep->declBus(c+200,"auto_out_aw_bits_burst", false,-1, 1,0);
    tracep->declBit(c+201,"auto_out_aw_bits_lock", false,-1);
    tracep->declBus(c+202,"auto_out_aw_bits_cache", false,-1, 3,0);
    tracep->declBus(c+203,"auto_out_aw_bits_prot", false,-1, 2,0);
    tracep->declBit(c+146,"auto_out_w_ready", false,-1);
    tracep->declBit(c+147,"auto_out_w_valid", false,-1);
    tracep->declBus(c+148,"auto_out_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+149,"auto_out_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+150,"auto_out_w_bits_last", false,-1);
    tracep->declBit(c+151,"auto_out_b_ready", false,-1);
    tracep->declBit(c+152,"auto_out_b_valid", false,-1);
    tracep->declBus(c+153,"auto_out_b_bits_id", false,-1, 3,0);
    tracep->declBus(c+3736,"auto_out_b_bits_resp", false,-1, 1,0);
    tracep->declBit(c+154,"auto_out_ar_ready", false,-1);
    tracep->declBit(c+155,"auto_out_ar_valid", false,-1);
    tracep->declBus(c+156,"auto_out_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+157,"auto_out_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+158,"auto_out_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+159,"auto_out_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+160,"auto_out_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+204,"auto_out_ar_bits_lock", false,-1);
    tracep->declBus(c+205,"auto_out_ar_bits_cache", false,-1, 3,0);
    tracep->declBus(c+206,"auto_out_ar_bits_prot", false,-1, 2,0);
    tracep->declBit(c+161,"auto_out_r_ready", false,-1);
    tracep->declBit(c+162,"auto_out_r_valid", false,-1);
    tracep->declBus(c+163,"auto_out_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+164,"auto_out_r_bits_data", false,-1, 31,0);
    tracep->declBus(c+3736,"auto_out_r_bits_resp", false,-1, 1,0);
    tracep->declBit(c+165,"auto_out_r_bits_last", false,-1);
    tracep->declBit(c+3728,"bundleOut_0_aw_deq_clock", false,-1);
    tracep->declBit(c+3729,"bundleOut_0_aw_deq_reset", false,-1);
    tracep->declBit(c+126,"bundleOut_0_aw_deq_io_enq_ready", false,-1);
    tracep->declBit(c+127,"bundleOut_0_aw_deq_io_enq_valid", false,-1);
    tracep->declBus(c+77,"bundleOut_0_aw_deq_io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+78,"bundleOut_0_aw_deq_io_enq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+79,"bundleOut_0_aw_deq_io_enq_bits_len", false,-1, 7,0);
    tracep->declBus(c+80,"bundleOut_0_aw_deq_io_enq_bits_size", false,-1, 2,0);
    tracep->declBus(c+81,"bundleOut_0_aw_deq_io_enq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+82,"bundleOut_0_aw_deq_io_enq_bits_lock", false,-1);
    tracep->declBus(c+83,"bundleOut_0_aw_deq_io_enq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+84,"bundleOut_0_aw_deq_io_enq_bits_prot", false,-1, 2,0);
    tracep->declBit(c+142,"bundleOut_0_aw_deq_io_deq_ready", false,-1);
    tracep->declBit(c+143,"bundleOut_0_aw_deq_io_deq_valid", false,-1);
    tracep->declBus(c+144,"bundleOut_0_aw_deq_io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+145,"bundleOut_0_aw_deq_io_deq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+198,"bundleOut_0_aw_deq_io_deq_bits_len", false,-1, 7,0);
    tracep->declBus(c+199,"bundleOut_0_aw_deq_io_deq_bits_size", false,-1, 2,0);
    tracep->declBus(c+200,"bundleOut_0_aw_deq_io_deq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+201,"bundleOut_0_aw_deq_io_deq_bits_lock", false,-1);
    tracep->declBus(c+202,"bundleOut_0_aw_deq_io_deq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+203,"bundleOut_0_aw_deq_io_deq_bits_prot", false,-1, 2,0);
    tracep->declBit(c+3728,"bundleOut_0_w_deq_clock", false,-1);
    tracep->declBit(c+3729,"bundleOut_0_w_deq_reset", false,-1);
    tracep->declBit(c+128,"bundleOut_0_w_deq_io_enq_ready", false,-1);
    tracep->declBit(c+129,"bundleOut_0_w_deq_io_enq_valid", false,-1);
    tracep->declBus(c+87,"bundleOut_0_w_deq_io_enq_bits_data", false,-1, 31,0);
    tracep->declBus(c+88,"bundleOut_0_w_deq_io_enq_bits_strb", false,-1, 3,0);
    tracep->declBit(c+89,"bundleOut_0_w_deq_io_enq_bits_last", false,-1);
    tracep->declBit(c+146,"bundleOut_0_w_deq_io_deq_ready", false,-1);
    tracep->declBit(c+147,"bundleOut_0_w_deq_io_deq_valid", false,-1);
    tracep->declBus(c+148,"bundleOut_0_w_deq_io_deq_bits_data", false,-1, 31,0);
    tracep->declBus(c+149,"bundleOut_0_w_deq_io_deq_bits_strb", false,-1, 3,0);
    tracep->declBit(c+150,"bundleOut_0_w_deq_io_deq_bits_last", false,-1);
    tracep->declBit(c+3728,"bundleIn_0_b_deq_clock", false,-1);
    tracep->declBit(c+3729,"bundleIn_0_b_deq_reset", false,-1);
    tracep->declBit(c+151,"bundleIn_0_b_deq_io_enq_ready", false,-1);
    tracep->declBit(c+152,"bundleIn_0_b_deq_io_enq_valid", false,-1);
    tracep->declBus(c+153,"bundleIn_0_b_deq_io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+3736,"bundleIn_0_b_deq_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+130,"bundleIn_0_b_deq_io_deq_ready", false,-1);
    tracep->declBit(c+131,"bundleIn_0_b_deq_io_deq_valid", false,-1);
    tracep->declBus(c+132,"bundleIn_0_b_deq_io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+133,"bundleIn_0_b_deq_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+3728,"bundleOut_0_ar_deq_clock", false,-1);
    tracep->declBit(c+3729,"bundleOut_0_ar_deq_reset", false,-1);
    tracep->declBit(c+134,"bundleOut_0_ar_deq_io_enq_ready", false,-1);
    tracep->declBit(c+135,"bundleOut_0_ar_deq_io_enq_valid", false,-1);
    tracep->declBus(c+96,"bundleOut_0_ar_deq_io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+97,"bundleOut_0_ar_deq_io_enq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+98,"bundleOut_0_ar_deq_io_enq_bits_len", false,-1, 7,0);
    tracep->declBus(c+99,"bundleOut_0_ar_deq_io_enq_bits_size", false,-1, 2,0);
    tracep->declBus(c+100,"bundleOut_0_ar_deq_io_enq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+101,"bundleOut_0_ar_deq_io_enq_bits_lock", false,-1);
    tracep->declBus(c+102,"bundleOut_0_ar_deq_io_enq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+103,"bundleOut_0_ar_deq_io_enq_bits_prot", false,-1, 2,0);
    tracep->declBit(c+154,"bundleOut_0_ar_deq_io_deq_ready", false,-1);
    tracep->declBit(c+155,"bundleOut_0_ar_deq_io_deq_valid", false,-1);
    tracep->declBus(c+156,"bundleOut_0_ar_deq_io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+157,"bundleOut_0_ar_deq_io_deq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+158,"bundleOut_0_ar_deq_io_deq_bits_len", false,-1, 7,0);
    tracep->declBus(c+159,"bundleOut_0_ar_deq_io_deq_bits_size", false,-1, 2,0);
    tracep->declBus(c+160,"bundleOut_0_ar_deq_io_deq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+204,"bundleOut_0_ar_deq_io_deq_bits_lock", false,-1);
    tracep->declBus(c+205,"bundleOut_0_ar_deq_io_deq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+206,"bundleOut_0_ar_deq_io_deq_bits_prot", false,-1, 2,0);
    tracep->declBit(c+3728,"bundleIn_0_r_deq_clock", false,-1);
    tracep->declBit(c+3729,"bundleIn_0_r_deq_reset", false,-1);
    tracep->declBit(c+161,"bundleIn_0_r_deq_io_enq_ready", false,-1);
    tracep->declBit(c+162,"bundleIn_0_r_deq_io_enq_valid", false,-1);
    tracep->declBus(c+163,"bundleIn_0_r_deq_io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+164,"bundleIn_0_r_deq_io_enq_bits_data", false,-1, 31,0);
    tracep->declBus(c+3736,"bundleIn_0_r_deq_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+165,"bundleIn_0_r_deq_io_enq_bits_last", false,-1);
    tracep->declBit(c+136,"bundleIn_0_r_deq_io_deq_ready", false,-1);
    tracep->declBit(c+137,"bundleIn_0_r_deq_io_deq_valid", false,-1);
    tracep->declBus(c+138,"bundleIn_0_r_deq_io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+139,"bundleIn_0_r_deq_io_deq_bits_data", false,-1, 31,0);
    tracep->declBus(c+140,"bundleIn_0_r_deq_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+141,"bundleIn_0_r_deq_io_deq_bits_last", false,-1);
    tracep->pushNamePrefix("bundleIn_0_b_deq ");
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBit(c+151,"io_enq_ready", false,-1);
    tracep->declBit(c+152,"io_enq_valid", false,-1);
    tracep->declBus(c+153,"io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+3736,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+130,"io_deq_ready", false,-1);
    tracep->declBit(c+131,"io_deq_valid", false,-1);
    tracep->declBus(c+132,"io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+133,"io_deq_bits_resp", false,-1, 1,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3389+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+132,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3391,"ram_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+153,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3392,"ram_id_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+3393,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3394+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+133,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3391,"ram_resp_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3736,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3392,"ram_resp_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+3393,"ram_resp_MPORT_en", false,-1);
    tracep->declBit(c+3392,"value", false,-1);
    tracep->declBit(c+3391,"value_1", false,-1);
    tracep->declBit(c+3396,"maybe_full", false,-1);
    tracep->declBit(c+3397,"ptr_match", false,-1);
    tracep->declBit(c+3398,"empty", false,-1);
    tracep->declBit(c+3399,"full", false,-1);
    tracep->declBit(c+3400,"do_enq", false,-1);
    tracep->declBit(c+3401,"do_deq", false,-1);
    tracep->declBus(c+10,"initvar", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("bundleIn_0_r_deq ");
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBit(c+161,"io_enq_ready", false,-1);
    tracep->declBit(c+162,"io_enq_valid", false,-1);
    tracep->declBus(c+163,"io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+164,"io_enq_bits_data", false,-1, 31,0);
    tracep->declBus(c+3736,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+165,"io_enq_bits_last", false,-1);
    tracep->declBit(c+136,"io_deq_ready", false,-1);
    tracep->declBit(c+137,"io_deq_valid", false,-1);
    tracep->declBus(c+138,"io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+139,"io_deq_bits_data", false,-1, 31,0);
    tracep->declBus(c+140,"io_deq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+141,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3402+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+138,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3404,"ram_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+163,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3405,"ram_id_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+3406,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3407+i*1,"ram_data", true,(i+0), 31,0);
    }
    tracep->declBus(c+139,"ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3404,"ram_data_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+164,"ram_data_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3405,"ram_data_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+3406,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3409+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+140,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3404,"ram_resp_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3736,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3405,"ram_resp_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+3406,"ram_resp_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBit(c+3411+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+141,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+3404,"ram_last_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+165,"ram_last_MPORT_data", false,-1);
    tracep->declBit(c+3405,"ram_last_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+3406,"ram_last_MPORT_en", false,-1);
    tracep->declBit(c+3405,"value", false,-1);
    tracep->declBit(c+3404,"value_1", false,-1);
    tracep->declBit(c+3413,"maybe_full", false,-1);
    tracep->declBit(c+3414,"ptr_match", false,-1);
    tracep->declBit(c+3415,"empty", false,-1);
    tracep->declBit(c+3416,"full", false,-1);
    tracep->declBit(c+3417,"do_enq", false,-1);
    tracep->declBit(c+3418,"do_deq", false,-1);
    tracep->declBus(c+11,"initvar", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("bundleOut_0_ar_deq ");
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBit(c+134,"io_enq_ready", false,-1);
    tracep->declBit(c+135,"io_enq_valid", false,-1);
    tracep->declBus(c+96,"io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+97,"io_enq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+98,"io_enq_bits_len", false,-1, 7,0);
    tracep->declBus(c+99,"io_enq_bits_size", false,-1, 2,0);
    tracep->declBus(c+100,"io_enq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+101,"io_enq_bits_lock", false,-1);
    tracep->declBus(c+102,"io_enq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+103,"io_enq_bits_prot", false,-1, 2,0);
    tracep->declBit(c+154,"io_deq_ready", false,-1);
    tracep->declBit(c+155,"io_deq_valid", false,-1);
    tracep->declBus(c+156,"io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+157,"io_deq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+158,"io_deq_bits_len", false,-1, 7,0);
    tracep->declBus(c+159,"io_deq_bits_size", false,-1, 2,0);
    tracep->declBus(c+160,"io_deq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+204,"io_deq_bits_lock", false,-1);
    tracep->declBus(c+205,"io_deq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+206,"io_deq_bits_prot", false,-1, 2,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3419+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+156,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3421,"ram_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+96,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3422,"ram_id_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+3423,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3424+i*1,"ram_addr", true,(i+0), 31,0);
    }
    tracep->declBus(c+157,"ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3421,"ram_addr_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+97,"ram_addr_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3422,"ram_addr_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_addr_MPORT_mask", false,-1);
    tracep->declBit(c+3423,"ram_addr_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3426+i*1,"ram_len", true,(i+0), 7,0);
    }
    tracep->declBus(c+158,"ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
    tracep->declBit(c+3421,"ram_len_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+98,"ram_len_MPORT_data", false,-1, 7,0);
    tracep->declBit(c+3422,"ram_len_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_len_MPORT_mask", false,-1);
    tracep->declBit(c+3423,"ram_len_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3428+i*1,"ram_size", true,(i+0), 2,0);
    }
    tracep->declBus(c+159,"ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3421,"ram_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+99,"ram_size_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3422,"ram_size_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_size_MPORT_mask", false,-1);
    tracep->declBit(c+3423,"ram_size_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3430+i*1,"ram_burst", true,(i+0), 1,0);
    }
    tracep->declBus(c+160,"ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3421,"ram_burst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+100,"ram_burst_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3422,"ram_burst_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_burst_MPORT_mask", false,-1);
    tracep->declBit(c+3423,"ram_burst_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBit(c+3432+i*1,"ram_lock", true,(i+0));
    }
    tracep->declBit(c+204,"ram_lock_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+3421,"ram_lock_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+101,"ram_lock_MPORT_data", false,-1);
    tracep->declBit(c+3422,"ram_lock_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_lock_MPORT_mask", false,-1);
    tracep->declBit(c+3423,"ram_lock_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3434+i*1,"ram_cache", true,(i+0), 3,0);
    }
    tracep->declBus(c+205,"ram_cache_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3421,"ram_cache_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+102,"ram_cache_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3422,"ram_cache_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_cache_MPORT_mask", false,-1);
    tracep->declBit(c+3423,"ram_cache_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3436+i*1,"ram_prot", true,(i+0), 2,0);
    }
    tracep->declBus(c+206,"ram_prot_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3421,"ram_prot_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+103,"ram_prot_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3422,"ram_prot_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_prot_MPORT_mask", false,-1);
    tracep->declBit(c+3423,"ram_prot_MPORT_en", false,-1);
    tracep->declBit(c+3422,"value", false,-1);
    tracep->declBit(c+3421,"value_1", false,-1);
    tracep->declBit(c+3438,"maybe_full", false,-1);
    tracep->declBit(c+3439,"ptr_match", false,-1);
    tracep->declBit(c+3440,"empty", false,-1);
    tracep->declBit(c+3441,"full", false,-1);
    tracep->declBit(c+3442,"do_enq", false,-1);
    tracep->declBit(c+3443,"do_deq", false,-1);
    tracep->declBus(c+12,"initvar", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("bundleOut_0_aw_deq ");
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBit(c+126,"io_enq_ready", false,-1);
    tracep->declBit(c+127,"io_enq_valid", false,-1);
    tracep->declBus(c+77,"io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+78,"io_enq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+79,"io_enq_bits_len", false,-1, 7,0);
    tracep->declBus(c+80,"io_enq_bits_size", false,-1, 2,0);
    tracep->declBus(c+81,"io_enq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+82,"io_enq_bits_lock", false,-1);
    tracep->declBus(c+83,"io_enq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+84,"io_enq_bits_prot", false,-1, 2,0);
    tracep->declBit(c+142,"io_deq_ready", false,-1);
    tracep->declBit(c+143,"io_deq_valid", false,-1);
    tracep->declBus(c+144,"io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+145,"io_deq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+198,"io_deq_bits_len", false,-1, 7,0);
    tracep->declBus(c+199,"io_deq_bits_size", false,-1, 2,0);
    tracep->declBus(c+200,"io_deq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+201,"io_deq_bits_lock", false,-1);
    tracep->declBus(c+202,"io_deq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+203,"io_deq_bits_prot", false,-1, 2,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3444+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+144,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3446,"ram_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+77,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3447,"ram_id_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+3448,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3449+i*1,"ram_addr", true,(i+0), 31,0);
    }
    tracep->declBus(c+145,"ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3446,"ram_addr_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+78,"ram_addr_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3447,"ram_addr_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_addr_MPORT_mask", false,-1);
    tracep->declBit(c+3448,"ram_addr_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3451+i*1,"ram_len", true,(i+0), 7,0);
    }
    tracep->declBus(c+198,"ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
    tracep->declBit(c+3446,"ram_len_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+79,"ram_len_MPORT_data", false,-1, 7,0);
    tracep->declBit(c+3447,"ram_len_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_len_MPORT_mask", false,-1);
    tracep->declBit(c+3448,"ram_len_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3453+i*1,"ram_size", true,(i+0), 2,0);
    }
    tracep->declBus(c+199,"ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3446,"ram_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+80,"ram_size_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3447,"ram_size_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_size_MPORT_mask", false,-1);
    tracep->declBit(c+3448,"ram_size_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3455+i*1,"ram_burst", true,(i+0), 1,0);
    }
    tracep->declBus(c+200,"ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3446,"ram_burst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+81,"ram_burst_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3447,"ram_burst_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_burst_MPORT_mask", false,-1);
    tracep->declBit(c+3448,"ram_burst_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBit(c+3457+i*1,"ram_lock", true,(i+0));
    }
    tracep->declBit(c+201,"ram_lock_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+3446,"ram_lock_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+82,"ram_lock_MPORT_data", false,-1);
    tracep->declBit(c+3447,"ram_lock_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_lock_MPORT_mask", false,-1);
    tracep->declBit(c+3448,"ram_lock_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3459+i*1,"ram_cache", true,(i+0), 3,0);
    }
    tracep->declBus(c+202,"ram_cache_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3446,"ram_cache_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+83,"ram_cache_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3447,"ram_cache_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_cache_MPORT_mask", false,-1);
    tracep->declBit(c+3448,"ram_cache_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3461+i*1,"ram_prot", true,(i+0), 2,0);
    }
    tracep->declBus(c+203,"ram_prot_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3446,"ram_prot_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+84,"ram_prot_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3447,"ram_prot_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_prot_MPORT_mask", false,-1);
    tracep->declBit(c+3448,"ram_prot_MPORT_en", false,-1);
    tracep->declBit(c+3447,"value", false,-1);
    tracep->declBit(c+3446,"value_1", false,-1);
    tracep->declBit(c+3463,"maybe_full", false,-1);
    tracep->declBit(c+3464,"ptr_match", false,-1);
    tracep->declBit(c+3465,"empty", false,-1);
    tracep->declBit(c+3466,"full", false,-1);
    tracep->declBit(c+3467,"do_enq", false,-1);
    tracep->declBit(c+3468,"do_deq", false,-1);
    tracep->declBus(c+13,"initvar", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("bundleOut_0_w_deq ");
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBit(c+128,"io_enq_ready", false,-1);
    tracep->declBit(c+129,"io_enq_valid", false,-1);
    tracep->declBus(c+87,"io_enq_bits_data", false,-1, 31,0);
    tracep->declBus(c+88,"io_enq_bits_strb", false,-1, 3,0);
    tracep->declBit(c+89,"io_enq_bits_last", false,-1);
    tracep->declBit(c+146,"io_deq_ready", false,-1);
    tracep->declBit(c+147,"io_deq_valid", false,-1);
    tracep->declBus(c+148,"io_deq_bits_data", false,-1, 31,0);
    tracep->declBus(c+149,"io_deq_bits_strb", false,-1, 3,0);
    tracep->declBit(c+150,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3469+i*1,"ram_data", true,(i+0), 31,0);
    }
    tracep->declBus(c+148,"ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3471,"ram_data_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+87,"ram_data_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3472,"ram_data_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+3473,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3474+i*1,"ram_strb", true,(i+0), 3,0);
    }
    tracep->declBus(c+149,"ram_strb_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3471,"ram_strb_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+88,"ram_strb_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3472,"ram_strb_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_strb_MPORT_mask", false,-1);
    tracep->declBit(c+3473,"ram_strb_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBit(c+3476+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+150,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+3471,"ram_last_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+89,"ram_last_MPORT_data", false,-1);
    tracep->declBit(c+3472,"ram_last_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+3473,"ram_last_MPORT_en", false,-1);
    tracep->declBit(c+3472,"value", false,-1);
    tracep->declBit(c+3471,"value_1", false,-1);
    tracep->declBit(c+3478,"maybe_full", false,-1);
    tracep->declBit(c+3479,"ptr_match", false,-1);
    tracep->declBit(c+3480,"empty", false,-1);
    tracep->declBit(c+3481,"full", false,-1);
    tracep->declBit(c+3482,"do_enq", false,-1);
    tracep->declBit(c+3483,"do_deq", false,-1);
    tracep->declBus(c+14,"initvar", false,-1, 31,0);
    tracep->popNamePrefix(1);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi4buf_2__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi4buf_2__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBit(c+110,"auto_in_aw_ready", false,-1);
    tracep->declBit(c+111,"auto_in_aw_valid", false,-1);
    tracep->declBus(c+77,"auto_in_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+78,"auto_in_aw_bits_addr", false,-1, 31,0);
    tracep->declBus(c+79,"auto_in_aw_bits_len", false,-1, 7,0);
    tracep->declBus(c+80,"auto_in_aw_bits_size", false,-1, 2,0);
    tracep->declBus(c+81,"auto_in_aw_bits_burst", false,-1, 1,0);
    tracep->declBit(c+82,"auto_in_aw_bits_lock", false,-1);
    tracep->declBus(c+83,"auto_in_aw_bits_cache", false,-1, 3,0);
    tracep->declBus(c+84,"auto_in_aw_bits_prot", false,-1, 2,0);
    tracep->declBit(c+112,"auto_in_w_ready", false,-1);
    tracep->declBit(c+113,"auto_in_w_valid", false,-1);
    tracep->declBus(c+87,"auto_in_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+88,"auto_in_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+89,"auto_in_w_bits_last", false,-1);
    tracep->declBit(c+114,"auto_in_b_ready", false,-1);
    tracep->declBit(c+115,"auto_in_b_valid", false,-1);
    tracep->declBus(c+116,"auto_in_b_bits_id", false,-1, 3,0);
    tracep->declBus(c+117,"auto_in_b_bits_resp", false,-1, 1,0);
    tracep->declBit(c+118,"auto_in_ar_ready", false,-1);
    tracep->declBit(c+119,"auto_in_ar_valid", false,-1);
    tracep->declBus(c+96,"auto_in_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+97,"auto_in_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+98,"auto_in_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+99,"auto_in_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+100,"auto_in_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+101,"auto_in_ar_bits_lock", false,-1);
    tracep->declBus(c+102,"auto_in_ar_bits_cache", false,-1, 3,0);
    tracep->declBus(c+103,"auto_in_ar_bits_prot", false,-1, 2,0);
    tracep->declBit(c+120,"auto_in_r_ready", false,-1);
    tracep->declBit(c+121,"auto_in_r_valid", false,-1);
    tracep->declBus(c+122,"auto_in_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+123,"auto_in_r_bits_data", false,-1, 31,0);
    tracep->declBus(c+124,"auto_in_r_bits_resp", false,-1, 1,0);
    tracep->declBit(c+125,"auto_in_r_bits_last", false,-1);
    tracep->declBit(c+166,"auto_out_aw_ready", false,-1);
    tracep->declBit(c+167,"auto_out_aw_valid", false,-1);
    tracep->declBus(c+168,"auto_out_aw_bits_id", false,-1, 3,0);
    tracep->declBus(c+169,"auto_out_aw_bits_addr", false,-1, 31,0);
    tracep->declBus(c+170,"auto_out_aw_bits_len", false,-1, 7,0);
    tracep->declBus(c+171,"auto_out_aw_bits_size", false,-1, 2,0);
    tracep->declBus(c+172,"auto_out_aw_bits_burst", false,-1, 1,0);
    tracep->declBit(c+173,"auto_out_aw_bits_lock", false,-1);
    tracep->declBus(c+174,"auto_out_aw_bits_cache", false,-1, 3,0);
    tracep->declBus(c+175,"auto_out_aw_bits_prot", false,-1, 2,0);
    tracep->declBit(c+176,"auto_out_w_ready", false,-1);
    tracep->declBit(c+177,"auto_out_w_valid", false,-1);
    tracep->declBus(c+178,"auto_out_w_bits_data", false,-1, 31,0);
    tracep->declBus(c+179,"auto_out_w_bits_strb", false,-1, 3,0);
    tracep->declBit(c+180,"auto_out_w_bits_last", false,-1);
    tracep->declBit(c+181,"auto_out_b_ready", false,-1);
    tracep->declBit(c+182,"auto_out_b_valid", false,-1);
    tracep->declBus(c+183,"auto_out_b_bits_id", false,-1, 3,0);
    tracep->declBus(c+3736,"auto_out_b_bits_resp", false,-1, 1,0);
    tracep->declBit(c+184,"auto_out_ar_ready", false,-1);
    tracep->declBit(c+185,"auto_out_ar_valid", false,-1);
    tracep->declBus(c+186,"auto_out_ar_bits_id", false,-1, 3,0);
    tracep->declBus(c+187,"auto_out_ar_bits_addr", false,-1, 31,0);
    tracep->declBus(c+188,"auto_out_ar_bits_len", false,-1, 7,0);
    tracep->declBus(c+189,"auto_out_ar_bits_size", false,-1, 2,0);
    tracep->declBus(c+190,"auto_out_ar_bits_burst", false,-1, 1,0);
    tracep->declBit(c+191,"auto_out_ar_bits_lock", false,-1);
    tracep->declBus(c+192,"auto_out_ar_bits_cache", false,-1, 3,0);
    tracep->declBus(c+193,"auto_out_ar_bits_prot", false,-1, 2,0);
    tracep->declBit(c+194,"auto_out_r_ready", false,-1);
    tracep->declBit(c+195,"auto_out_r_valid", false,-1);
    tracep->declBus(c+183,"auto_out_r_bits_id", false,-1, 3,0);
    tracep->declBus(c+196,"auto_out_r_bits_data", false,-1, 31,0);
    tracep->declBus(c+3736,"auto_out_r_bits_resp", false,-1, 1,0);
    tracep->declBit(c+197,"auto_out_r_bits_last", false,-1);
    tracep->declBit(c+3728,"bundleOut_0_aw_deq_clock", false,-1);
    tracep->declBit(c+3729,"bundleOut_0_aw_deq_reset", false,-1);
    tracep->declBit(c+110,"bundleOut_0_aw_deq_io_enq_ready", false,-1);
    tracep->declBit(c+111,"bundleOut_0_aw_deq_io_enq_valid", false,-1);
    tracep->declBus(c+77,"bundleOut_0_aw_deq_io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+78,"bundleOut_0_aw_deq_io_enq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+79,"bundleOut_0_aw_deq_io_enq_bits_len", false,-1, 7,0);
    tracep->declBus(c+80,"bundleOut_0_aw_deq_io_enq_bits_size", false,-1, 2,0);
    tracep->declBus(c+81,"bundleOut_0_aw_deq_io_enq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+82,"bundleOut_0_aw_deq_io_enq_bits_lock", false,-1);
    tracep->declBus(c+83,"bundleOut_0_aw_deq_io_enq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+84,"bundleOut_0_aw_deq_io_enq_bits_prot", false,-1, 2,0);
    tracep->declBit(c+166,"bundleOut_0_aw_deq_io_deq_ready", false,-1);
    tracep->declBit(c+167,"bundleOut_0_aw_deq_io_deq_valid", false,-1);
    tracep->declBus(c+168,"bundleOut_0_aw_deq_io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+169,"bundleOut_0_aw_deq_io_deq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+170,"bundleOut_0_aw_deq_io_deq_bits_len", false,-1, 7,0);
    tracep->declBus(c+171,"bundleOut_0_aw_deq_io_deq_bits_size", false,-1, 2,0);
    tracep->declBus(c+172,"bundleOut_0_aw_deq_io_deq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+173,"bundleOut_0_aw_deq_io_deq_bits_lock", false,-1);
    tracep->declBus(c+174,"bundleOut_0_aw_deq_io_deq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+175,"bundleOut_0_aw_deq_io_deq_bits_prot", false,-1, 2,0);
    tracep->declBit(c+3728,"bundleOut_0_w_deq_clock", false,-1);
    tracep->declBit(c+3729,"bundleOut_0_w_deq_reset", false,-1);
    tracep->declBit(c+112,"bundleOut_0_w_deq_io_enq_ready", false,-1);
    tracep->declBit(c+113,"bundleOut_0_w_deq_io_enq_valid", false,-1);
    tracep->declBus(c+87,"bundleOut_0_w_deq_io_enq_bits_data", false,-1, 31,0);
    tracep->declBus(c+88,"bundleOut_0_w_deq_io_enq_bits_strb", false,-1, 3,0);
    tracep->declBit(c+89,"bundleOut_0_w_deq_io_enq_bits_last", false,-1);
    tracep->declBit(c+176,"bundleOut_0_w_deq_io_deq_ready", false,-1);
    tracep->declBit(c+177,"bundleOut_0_w_deq_io_deq_valid", false,-1);
    tracep->declBus(c+178,"bundleOut_0_w_deq_io_deq_bits_data", false,-1, 31,0);
    tracep->declBus(c+179,"bundleOut_0_w_deq_io_deq_bits_strb", false,-1, 3,0);
    tracep->declBit(c+180,"bundleOut_0_w_deq_io_deq_bits_last", false,-1);
    tracep->declBit(c+3728,"bundleIn_0_b_deq_clock", false,-1);
    tracep->declBit(c+3729,"bundleIn_0_b_deq_reset", false,-1);
    tracep->declBit(c+181,"bundleIn_0_b_deq_io_enq_ready", false,-1);
    tracep->declBit(c+182,"bundleIn_0_b_deq_io_enq_valid", false,-1);
    tracep->declBus(c+183,"bundleIn_0_b_deq_io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+3736,"bundleIn_0_b_deq_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+114,"bundleIn_0_b_deq_io_deq_ready", false,-1);
    tracep->declBit(c+115,"bundleIn_0_b_deq_io_deq_valid", false,-1);
    tracep->declBus(c+116,"bundleIn_0_b_deq_io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+117,"bundleIn_0_b_deq_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+3728,"bundleOut_0_ar_deq_clock", false,-1);
    tracep->declBit(c+3729,"bundleOut_0_ar_deq_reset", false,-1);
    tracep->declBit(c+118,"bundleOut_0_ar_deq_io_enq_ready", false,-1);
    tracep->declBit(c+119,"bundleOut_0_ar_deq_io_enq_valid", false,-1);
    tracep->declBus(c+96,"bundleOut_0_ar_deq_io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+97,"bundleOut_0_ar_deq_io_enq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+98,"bundleOut_0_ar_deq_io_enq_bits_len", false,-1, 7,0);
    tracep->declBus(c+99,"bundleOut_0_ar_deq_io_enq_bits_size", false,-1, 2,0);
    tracep->declBus(c+100,"bundleOut_0_ar_deq_io_enq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+101,"bundleOut_0_ar_deq_io_enq_bits_lock", false,-1);
    tracep->declBus(c+102,"bundleOut_0_ar_deq_io_enq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+103,"bundleOut_0_ar_deq_io_enq_bits_prot", false,-1, 2,0);
    tracep->declBit(c+184,"bundleOut_0_ar_deq_io_deq_ready", false,-1);
    tracep->declBit(c+185,"bundleOut_0_ar_deq_io_deq_valid", false,-1);
    tracep->declBus(c+186,"bundleOut_0_ar_deq_io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+187,"bundleOut_0_ar_deq_io_deq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+188,"bundleOut_0_ar_deq_io_deq_bits_len", false,-1, 7,0);
    tracep->declBus(c+189,"bundleOut_0_ar_deq_io_deq_bits_size", false,-1, 2,0);
    tracep->declBus(c+190,"bundleOut_0_ar_deq_io_deq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+191,"bundleOut_0_ar_deq_io_deq_bits_lock", false,-1);
    tracep->declBus(c+192,"bundleOut_0_ar_deq_io_deq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+193,"bundleOut_0_ar_deq_io_deq_bits_prot", false,-1, 2,0);
    tracep->declBit(c+3728,"bundleIn_0_r_deq_clock", false,-1);
    tracep->declBit(c+3729,"bundleIn_0_r_deq_reset", false,-1);
    tracep->declBit(c+194,"bundleIn_0_r_deq_io_enq_ready", false,-1);
    tracep->declBit(c+195,"bundleIn_0_r_deq_io_enq_valid", false,-1);
    tracep->declBus(c+183,"bundleIn_0_r_deq_io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+196,"bundleIn_0_r_deq_io_enq_bits_data", false,-1, 31,0);
    tracep->declBus(c+3736,"bundleIn_0_r_deq_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+197,"bundleIn_0_r_deq_io_enq_bits_last", false,-1);
    tracep->declBit(c+120,"bundleIn_0_r_deq_io_deq_ready", false,-1);
    tracep->declBit(c+121,"bundleIn_0_r_deq_io_deq_valid", false,-1);
    tracep->declBus(c+122,"bundleIn_0_r_deq_io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+123,"bundleIn_0_r_deq_io_deq_bits_data", false,-1, 31,0);
    tracep->declBus(c+124,"bundleIn_0_r_deq_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+125,"bundleIn_0_r_deq_io_deq_bits_last", false,-1);
    tracep->pushNamePrefix("bundleIn_0_b_deq ");
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBit(c+181,"io_enq_ready", false,-1);
    tracep->declBit(c+182,"io_enq_valid", false,-1);
    tracep->declBus(c+183,"io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+3736,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+114,"io_deq_ready", false,-1);
    tracep->declBit(c+115,"io_deq_valid", false,-1);
    tracep->declBus(c+116,"io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+117,"io_deq_bits_resp", false,-1, 1,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3484+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+116,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3486,"ram_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+183,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3487,"ram_id_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+3488,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3489+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+117,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3486,"ram_resp_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3736,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3487,"ram_resp_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+3488,"ram_resp_MPORT_en", false,-1);
    tracep->declBit(c+3487,"value", false,-1);
    tracep->declBit(c+3486,"value_1", false,-1);
    tracep->declBit(c+3491,"maybe_full", false,-1);
    tracep->declBit(c+3492,"ptr_match", false,-1);
    tracep->declBit(c+3493,"empty", false,-1);
    tracep->declBit(c+3494,"full", false,-1);
    tracep->declBit(c+3495,"do_enq", false,-1);
    tracep->declBit(c+3496,"do_deq", false,-1);
    tracep->declBus(c+15,"initvar", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("bundleIn_0_r_deq ");
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBit(c+194,"io_enq_ready", false,-1);
    tracep->declBit(c+195,"io_enq_valid", false,-1);
    tracep->declBus(c+183,"io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+196,"io_enq_bits_data", false,-1, 31,0);
    tracep->declBus(c+3736,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+197,"io_enq_bits_last", false,-1);
    tracep->declBit(c+120,"io_deq_ready", false,-1);
    tracep->declBit(c+121,"io_deq_valid", false,-1);
    tracep->declBus(c+122,"io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+123,"io_deq_bits_data", false,-1, 31,0);
    tracep->declBus(c+124,"io_deq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+125,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3497+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+122,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3499,"ram_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+183,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3500,"ram_id_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+3501,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3502+i*1,"ram_data", true,(i+0), 31,0);
    }
    tracep->declBus(c+123,"ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3499,"ram_data_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+196,"ram_data_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3500,"ram_data_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+3501,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3504+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+124,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3499,"ram_resp_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3736,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3500,"ram_resp_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+3501,"ram_resp_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBit(c+3506+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+125,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+3499,"ram_last_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+197,"ram_last_MPORT_data", false,-1);
    tracep->declBit(c+3500,"ram_last_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+3501,"ram_last_MPORT_en", false,-1);
    tracep->declBit(c+3500,"value", false,-1);
    tracep->declBit(c+3499,"value_1", false,-1);
    tracep->declBit(c+3508,"maybe_full", false,-1);
    tracep->declBit(c+3509,"ptr_match", false,-1);
    tracep->declBit(c+3510,"empty", false,-1);
    tracep->declBit(c+3511,"full", false,-1);
    tracep->declBit(c+3512,"do_enq", false,-1);
    tracep->declBit(c+3513,"do_deq", false,-1);
    tracep->declBus(c+16,"initvar", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("bundleOut_0_ar_deq ");
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBit(c+118,"io_enq_ready", false,-1);
    tracep->declBit(c+119,"io_enq_valid", false,-1);
    tracep->declBus(c+96,"io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+97,"io_enq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+98,"io_enq_bits_len", false,-1, 7,0);
    tracep->declBus(c+99,"io_enq_bits_size", false,-1, 2,0);
    tracep->declBus(c+100,"io_enq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+101,"io_enq_bits_lock", false,-1);
    tracep->declBus(c+102,"io_enq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+103,"io_enq_bits_prot", false,-1, 2,0);
    tracep->declBit(c+184,"io_deq_ready", false,-1);
    tracep->declBit(c+185,"io_deq_valid", false,-1);
    tracep->declBus(c+186,"io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+187,"io_deq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+188,"io_deq_bits_len", false,-1, 7,0);
    tracep->declBus(c+189,"io_deq_bits_size", false,-1, 2,0);
    tracep->declBus(c+190,"io_deq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+191,"io_deq_bits_lock", false,-1);
    tracep->declBus(c+192,"io_deq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+193,"io_deq_bits_prot", false,-1, 2,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3514+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+186,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3516,"ram_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+96,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3517,"ram_id_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+3518,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3519+i*1,"ram_addr", true,(i+0), 31,0);
    }
    tracep->declBus(c+187,"ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3516,"ram_addr_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+97,"ram_addr_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3517,"ram_addr_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_addr_MPORT_mask", false,-1);
    tracep->declBit(c+3518,"ram_addr_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3521+i*1,"ram_len", true,(i+0), 7,0);
    }
    tracep->declBus(c+188,"ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
    tracep->declBit(c+3516,"ram_len_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+98,"ram_len_MPORT_data", false,-1, 7,0);
    tracep->declBit(c+3517,"ram_len_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_len_MPORT_mask", false,-1);
    tracep->declBit(c+3518,"ram_len_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3523+i*1,"ram_size", true,(i+0), 2,0);
    }
    tracep->declBus(c+189,"ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3516,"ram_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+99,"ram_size_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3517,"ram_size_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_size_MPORT_mask", false,-1);
    tracep->declBit(c+3518,"ram_size_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3525+i*1,"ram_burst", true,(i+0), 1,0);
    }
    tracep->declBus(c+190,"ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3516,"ram_burst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+100,"ram_burst_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3517,"ram_burst_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_burst_MPORT_mask", false,-1);
    tracep->declBit(c+3518,"ram_burst_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBit(c+3527+i*1,"ram_lock", true,(i+0));
    }
    tracep->declBit(c+191,"ram_lock_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+3516,"ram_lock_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+101,"ram_lock_MPORT_data", false,-1);
    tracep->declBit(c+3517,"ram_lock_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_lock_MPORT_mask", false,-1);
    tracep->declBit(c+3518,"ram_lock_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3529+i*1,"ram_cache", true,(i+0), 3,0);
    }
    tracep->declBus(c+192,"ram_cache_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3516,"ram_cache_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+102,"ram_cache_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3517,"ram_cache_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_cache_MPORT_mask", false,-1);
    tracep->declBit(c+3518,"ram_cache_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3531+i*1,"ram_prot", true,(i+0), 2,0);
    }
    tracep->declBus(c+193,"ram_prot_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3516,"ram_prot_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+103,"ram_prot_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3517,"ram_prot_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_prot_MPORT_mask", false,-1);
    tracep->declBit(c+3518,"ram_prot_MPORT_en", false,-1);
    tracep->declBit(c+3517,"value", false,-1);
    tracep->declBit(c+3516,"value_1", false,-1);
    tracep->declBit(c+3533,"maybe_full", false,-1);
    tracep->declBit(c+3534,"ptr_match", false,-1);
    tracep->declBit(c+3535,"empty", false,-1);
    tracep->declBit(c+3536,"full", false,-1);
    tracep->declBit(c+3537,"do_enq", false,-1);
    tracep->declBit(c+3538,"do_deq", false,-1);
    tracep->declBus(c+17,"initvar", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("bundleOut_0_aw_deq ");
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBit(c+110,"io_enq_ready", false,-1);
    tracep->declBit(c+111,"io_enq_valid", false,-1);
    tracep->declBus(c+77,"io_enq_bits_id", false,-1, 3,0);
    tracep->declBus(c+78,"io_enq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+79,"io_enq_bits_len", false,-1, 7,0);
    tracep->declBus(c+80,"io_enq_bits_size", false,-1, 2,0);
    tracep->declBus(c+81,"io_enq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+82,"io_enq_bits_lock", false,-1);
    tracep->declBus(c+83,"io_enq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+84,"io_enq_bits_prot", false,-1, 2,0);
    tracep->declBit(c+166,"io_deq_ready", false,-1);
    tracep->declBit(c+167,"io_deq_valid", false,-1);
    tracep->declBus(c+168,"io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+169,"io_deq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+170,"io_deq_bits_len", false,-1, 7,0);
    tracep->declBus(c+171,"io_deq_bits_size", false,-1, 2,0);
    tracep->declBus(c+172,"io_deq_bits_burst", false,-1, 1,0);
    tracep->declBit(c+173,"io_deq_bits_lock", false,-1);
    tracep->declBus(c+174,"io_deq_bits_cache", false,-1, 3,0);
    tracep->declBus(c+175,"io_deq_bits_prot", false,-1, 2,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3539+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+168,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3541,"ram_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+77,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3542,"ram_id_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+3543,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3544+i*1,"ram_addr", true,(i+0), 31,0);
    }
    tracep->declBus(c+169,"ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3541,"ram_addr_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+78,"ram_addr_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3542,"ram_addr_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_addr_MPORT_mask", false,-1);
    tracep->declBit(c+3543,"ram_addr_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3546+i*1,"ram_len", true,(i+0), 7,0);
    }
    tracep->declBus(c+170,"ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
    tracep->declBit(c+3541,"ram_len_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+79,"ram_len_MPORT_data", false,-1, 7,0);
    tracep->declBit(c+3542,"ram_len_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_len_MPORT_mask", false,-1);
    tracep->declBit(c+3543,"ram_len_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3548+i*1,"ram_size", true,(i+0), 2,0);
    }
    tracep->declBus(c+171,"ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3541,"ram_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+80,"ram_size_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3542,"ram_size_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_size_MPORT_mask", false,-1);
    tracep->declBit(c+3543,"ram_size_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3550+i*1,"ram_burst", true,(i+0), 1,0);
    }
    tracep->declBus(c+172,"ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3541,"ram_burst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+81,"ram_burst_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+3542,"ram_burst_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_burst_MPORT_mask", false,-1);
    tracep->declBit(c+3543,"ram_burst_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBit(c+3552+i*1,"ram_lock", true,(i+0));
    }
    tracep->declBit(c+173,"ram_lock_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+3541,"ram_lock_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+82,"ram_lock_MPORT_data", false,-1);
    tracep->declBit(c+3542,"ram_lock_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_lock_MPORT_mask", false,-1);
    tracep->declBit(c+3543,"ram_lock_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3554+i*1,"ram_cache", true,(i+0), 3,0);
    }
    tracep->declBus(c+174,"ram_cache_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3541,"ram_cache_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+83,"ram_cache_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3542,"ram_cache_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_cache_MPORT_mask", false,-1);
    tracep->declBit(c+3543,"ram_cache_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3556+i*1,"ram_prot", true,(i+0), 2,0);
    }
    tracep->declBus(c+175,"ram_prot_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3541,"ram_prot_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+84,"ram_prot_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+3542,"ram_prot_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_prot_MPORT_mask", false,-1);
    tracep->declBit(c+3543,"ram_prot_MPORT_en", false,-1);
    tracep->declBit(c+3542,"value", false,-1);
    tracep->declBit(c+3541,"value_1", false,-1);
    tracep->declBit(c+3558,"maybe_full", false,-1);
    tracep->declBit(c+3559,"ptr_match", false,-1);
    tracep->declBit(c+3560,"empty", false,-1);
    tracep->declBit(c+3561,"full", false,-1);
    tracep->declBit(c+3562,"do_enq", false,-1);
    tracep->declBit(c+3563,"do_deq", false,-1);
    tracep->declBus(c+18,"initvar", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("bundleOut_0_w_deq ");
    tracep->declBit(c+3728,"clock", false,-1);
    tracep->declBit(c+3729,"reset", false,-1);
    tracep->declBit(c+112,"io_enq_ready", false,-1);
    tracep->declBit(c+113,"io_enq_valid", false,-1);
    tracep->declBus(c+87,"io_enq_bits_data", false,-1, 31,0);
    tracep->declBus(c+88,"io_enq_bits_strb", false,-1, 3,0);
    tracep->declBit(c+89,"io_enq_bits_last", false,-1);
    tracep->declBit(c+176,"io_deq_ready", false,-1);
    tracep->declBit(c+177,"io_deq_valid", false,-1);
    tracep->declBus(c+178,"io_deq_bits_data", false,-1, 31,0);
    tracep->declBus(c+179,"io_deq_bits_strb", false,-1, 3,0);
    tracep->declBit(c+180,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3564+i*1,"ram_data", true,(i+0), 31,0);
    }
    tracep->declBus(c+178,"ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3566,"ram_data_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+87,"ram_data_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+3567,"ram_data_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+3568,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+3569+i*1,"ram_strb", true,(i+0), 3,0);
    }
    tracep->declBus(c+179,"ram_strb_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3566,"ram_strb_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+88,"ram_strb_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+3567,"ram_strb_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_strb_MPORT_mask", false,-1);
    tracep->declBit(c+3568,"ram_strb_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBit(c+3571+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+180,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+3566,"ram_last_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+89,"ram_last_MPORT_data", false,-1);
    tracep->declBit(c+3567,"ram_last_MPORT_addr", false,-1);
    tracep->declBit(c+3738,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+3568,"ram_last_MPORT_en", false,-1);
    tracep->declBit(c+3567,"value", false,-1);
    tracep->declBit(c+3566,"value_1", false,-1);
    tracep->declBit(c+3573,"maybe_full", false,-1);
    tracep->declBit(c+3574,"ptr_match", false,-1);
    tracep->declBit(c+3575,"empty", false,-1);
    tracep->declBit(c+3576,"full", false,-1);
    tracep->declBit(c+3577,"do_enq", false,-1);
    tracep->declBit(c+3578,"do_deq", false,-1);
    tracep->declBus(c+19,"initvar", false,-1, 31,0);
    tracep->popNamePrefix(1);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__ram_tag__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__ram_tag__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+3870,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3761,"SIZE", false,-1, 31,0);
    tracep->declBus(c+3749,"LATENCY", false,-1, 31,0);
    tracep->declBus(c+3871,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3762,"ADDR_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+423,"rsta", false,-1);
    tracep->declBit(c+3579,"wea", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+1647,"dina", false,-1, 20,0);
    tracep->declBus(c+3580,"douta", false,-1, 20,0);
    tracep->pushNamePrefix("xpm_memory_spram_inst ");
    tracep->declBus(c+3872,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3774,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declQuad(c+3775,"ECC_MODE", false,-1, 47,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declArray(c+3780,"WAKEUP_TIME", false,-1, 103,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3873,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3873,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3873,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3784,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declArray(c+3787,"WRITE_MODE_A", false,-1, 79,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+423,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3579,"wea", false,-1, 0,0);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+1647,"dina", false,-1, 20,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3580,"douta", false,-1, 20,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBus(c+3784,"P_MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_base_inst ");
    tracep->declBus(c+3784,"MEMORY_TYPE", false,-1, 31,0);
    tracep->declBus(c+3872,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3784,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"VERSION", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3873,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3873,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3873,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3784,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3873,"WRITE_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3873,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3873,"BYTE_WRITE_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3784,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+423,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3579,"wea", false,-1, 0,0);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+1647,"dina", false,-1, 20,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3580,"douta", false,-1, 20,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBit(c+3750,"clkb", false,-1);
    tracep->declBit(c+3750,"rstb", false,-1);
    tracep->declBit(c+3750,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3750,"web", false,-1, 0,0);
    tracep->declBus(c+3791,"addrb", false,-1, 7,0);
    tracep->declBus(c+3874,"dinb", false,-1, 20,0);
    tracep->declBit(c+3750,"injectsbiterrb", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb", false,-1);
    tracep->declBus(c+3874,"doutb", false,-1, 20,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declArray(c+3792,"P_MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declBus(c+3873,"P_MIN_WIDTH_DATA_A", false,-1, 31,0);
    tracep->declBus(c+3873,"P_MIN_WIDTH_DATA_B", false,-1, 31,0);
    tracep->declBus(c+3873,"P_MIN_WIDTH_DATA", false,-1, 31,0);
    tracep->declBus(c+3873,"P_MIN_WIDTH_DATA_ECC", false,-1, 31,0);
    tracep->declBus(c+3773,"P_MAX_DEPTH_DATA", false,-1, 31,0);
    tracep->declArray(c+3795,"P_ECC_MODE", false,-1, 175,0);
    tracep->declBus(c+3801,"P_MEMORY_OPT", false,-1, 23,0);
    tracep->declBus(c+3873,"P_WIDTH_COL_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3873,"P_WIDTH_COL_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3801,"P_SDP_WRITE_MODE", false,-1, 23,0);
    tracep->declBus(c+3875,"rsta_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3875,"rstb_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3749,"NUM_CHAR_LOC", false,-1, 31,0);
    tracep->declBus(c+3749,"MAX_NUM_CHAR", false,-1, 31,0);
    tracep->declBus(c+3870,"P_MIN_WIDTH_DATA_SHFT", false,-1, 31,0);
    tracep->declBus(c+3759,"P_MIN_WIDTH_DATA_LDW", false,-1, 31,0);
    tracep->declBus(c+3749,"num_char_in_param", false,-1, 31,0);
    tracep->declBus(c+3876,"douta_bb", false,-1, 20,0);
    tracep->declBus(c+3877,"doutb_bb", false,-1, 20,0);
    tracep->declBit(c+3738,"ena_i", false,-1);
    tracep->declBus(c+3579,"wea_i", false,-1, 0,0);
    tracep->declBus(c+1646,"addra_i", false,-1, 7,0);
    tracep->declBus(c+1647,"dina_i", false,-1, 20,0);
    tracep->declBit(c+3738,"ena_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regcea_i", false,-1);
    tracep->declBit(c+3750,"enb_i", false,-1);
    tracep->declBus(c+3750,"web_i", false,-1, 0,0);
    tracep->declBus(c+3791,"addrb_i", false,-1, 7,0);
    tracep->declBus(c+3874,"dinb_i", false,-1, 20,0);
    tracep->declBit(c+3750,"enb_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regceb_i", false,-1);
    tracep->declBit(c+3750,"sleep_int_a", false,-1);
    tracep->declBit(c+3750,"sleep_int_b", false,-1);
    tracep->declBus(c+1646,"addra_aslp_sim", false,-1, 7,0);
    tracep->declBus(c+3791,"addrb_aslp_sim", false,-1, 7,0);
    tracep->declBit(c+3750,"injectsbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectsbiterrb_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb_sim", false,-1);
    tracep->pushNamePrefix("config_drc ");
    tracep->declBit(c+3750,"drc_err_flag", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_rd_a ");
    tracep->declBus(c+3870,"READ_DATA_WIDTH_A_ECC", false,-1, 31,0);
    tracep->declBus(c+1646,"addra_int", false,-1, 7,0);
    tracep->declBus(c+3580,"douta_reg", false,-1, 20,0);
    tracep->declBus(c+3874,"rsta_val", false,-1, 20,0);
    tracep->declBit(c+3750,"sbiterra_i", false,-1);
    tracep->declBit(c+3750,"dbiterra_i", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_wr_a ");
    tracep->declBus(c+1646,"addra_int", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init_zeroes ");
    tracep->declBus(c+20,"initword", false,-1, 31,0);
    tracep->popNamePrefix(3);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__ram_tag__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__ram_tag__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+3870,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3761,"SIZE", false,-1, 31,0);
    tracep->declBus(c+3749,"LATENCY", false,-1, 31,0);
    tracep->declBus(c+3871,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3762,"ADDR_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+423,"rsta", false,-1);
    tracep->declBit(c+3581,"wea", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+1647,"dina", false,-1, 20,0);
    tracep->declBus(c+3582,"douta", false,-1, 20,0);
    tracep->pushNamePrefix("xpm_memory_spram_inst ");
    tracep->declBus(c+3872,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3774,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declQuad(c+3775,"ECC_MODE", false,-1, 47,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declArray(c+3780,"WAKEUP_TIME", false,-1, 103,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3873,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3873,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3873,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3784,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declArray(c+3787,"WRITE_MODE_A", false,-1, 79,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+423,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3581,"wea", false,-1, 0,0);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+1647,"dina", false,-1, 20,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3582,"douta", false,-1, 20,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBus(c+3784,"P_MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_base_inst ");
    tracep->declBus(c+3784,"MEMORY_TYPE", false,-1, 31,0);
    tracep->declBus(c+3872,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3784,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"VERSION", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3873,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3873,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3873,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3784,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3873,"WRITE_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3873,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3873,"BYTE_WRITE_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3784,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+423,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3581,"wea", false,-1, 0,0);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+1647,"dina", false,-1, 20,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3582,"douta", false,-1, 20,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBit(c+3750,"clkb", false,-1);
    tracep->declBit(c+3750,"rstb", false,-1);
    tracep->declBit(c+3750,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3750,"web", false,-1, 0,0);
    tracep->declBus(c+3791,"addrb", false,-1, 7,0);
    tracep->declBus(c+3874,"dinb", false,-1, 20,0);
    tracep->declBit(c+3750,"injectsbiterrb", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb", false,-1);
    tracep->declBus(c+3874,"doutb", false,-1, 20,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declArray(c+3792,"P_MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declBus(c+3873,"P_MIN_WIDTH_DATA_A", false,-1, 31,0);
    tracep->declBus(c+3873,"P_MIN_WIDTH_DATA_B", false,-1, 31,0);
    tracep->declBus(c+3873,"P_MIN_WIDTH_DATA", false,-1, 31,0);
    tracep->declBus(c+3873,"P_MIN_WIDTH_DATA_ECC", false,-1, 31,0);
    tracep->declBus(c+3773,"P_MAX_DEPTH_DATA", false,-1, 31,0);
    tracep->declArray(c+3795,"P_ECC_MODE", false,-1, 175,0);
    tracep->declBus(c+3801,"P_MEMORY_OPT", false,-1, 23,0);
    tracep->declBus(c+3873,"P_WIDTH_COL_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3873,"P_WIDTH_COL_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3801,"P_SDP_WRITE_MODE", false,-1, 23,0);
    tracep->declBus(c+3875,"rsta_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3875,"rstb_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3749,"NUM_CHAR_LOC", false,-1, 31,0);
    tracep->declBus(c+3749,"MAX_NUM_CHAR", false,-1, 31,0);
    tracep->declBus(c+3870,"P_MIN_WIDTH_DATA_SHFT", false,-1, 31,0);
    tracep->declBus(c+3759,"P_MIN_WIDTH_DATA_LDW", false,-1, 31,0);
    tracep->declBus(c+3749,"num_char_in_param", false,-1, 31,0);
    tracep->declBus(c+3878,"douta_bb", false,-1, 20,0);
    tracep->declBus(c+3879,"doutb_bb", false,-1, 20,0);
    tracep->declBit(c+3738,"ena_i", false,-1);
    tracep->declBus(c+3581,"wea_i", false,-1, 0,0);
    tracep->declBus(c+1646,"addra_i", false,-1, 7,0);
    tracep->declBus(c+1647,"dina_i", false,-1, 20,0);
    tracep->declBit(c+3738,"ena_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regcea_i", false,-1);
    tracep->declBit(c+3750,"enb_i", false,-1);
    tracep->declBus(c+3750,"web_i", false,-1, 0,0);
    tracep->declBus(c+3791,"addrb_i", false,-1, 7,0);
    tracep->declBus(c+3874,"dinb_i", false,-1, 20,0);
    tracep->declBit(c+3750,"enb_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regceb_i", false,-1);
    tracep->declBit(c+3750,"sleep_int_a", false,-1);
    tracep->declBit(c+3750,"sleep_int_b", false,-1);
    tracep->declBus(c+1646,"addra_aslp_sim", false,-1, 7,0);
    tracep->declBus(c+3791,"addrb_aslp_sim", false,-1, 7,0);
    tracep->declBit(c+3750,"injectsbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectsbiterrb_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb_sim", false,-1);
    tracep->pushNamePrefix("config_drc ");
    tracep->declBit(c+3750,"drc_err_flag", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_rd_a ");
    tracep->declBus(c+3870,"READ_DATA_WIDTH_A_ECC", false,-1, 31,0);
    tracep->declBus(c+1646,"addra_int", false,-1, 7,0);
    tracep->declBus(c+3582,"douta_reg", false,-1, 20,0);
    tracep->declBus(c+3874,"rsta_val", false,-1, 20,0);
    tracep->declBit(c+3750,"sbiterra_i", false,-1);
    tracep->declBit(c+3750,"dbiterra_i", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_wr_a ");
    tracep->declBus(c+1646,"addra_int", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init_zeroes ");
    tracep->declBus(c+21,"initword", false,-1, 31,0);
    tracep->popNamePrefix(3);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_tag__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_tag__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+3870,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3761,"SIZE", false,-1, 31,0);
    tracep->declBus(c+3749,"LATENCY", false,-1, 31,0);
    tracep->declBus(c+3871,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3762,"ADDR_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+423,"rsta", false,-1);
    tracep->declBit(c+3583,"wea", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBus(c+722,"addra", false,-1, 7,0);
    tracep->declBus(c+725,"dina", false,-1, 20,0);
    tracep->declBus(c+3584,"douta", false,-1, 20,0);
    tracep->pushNamePrefix("xpm_memory_spram_inst ");
    tracep->declBus(c+3872,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3774,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declQuad(c+3775,"ECC_MODE", false,-1, 47,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declArray(c+3780,"WAKEUP_TIME", false,-1, 103,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3873,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3873,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3873,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3784,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declArray(c+3787,"WRITE_MODE_A", false,-1, 79,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+423,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3583,"wea", false,-1, 0,0);
    tracep->declBus(c+722,"addra", false,-1, 7,0);
    tracep->declBus(c+725,"dina", false,-1, 20,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3584,"douta", false,-1, 20,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBus(c+3784,"P_MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_base_inst ");
    tracep->declBus(c+3784,"MEMORY_TYPE", false,-1, 31,0);
    tracep->declBus(c+3872,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3784,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"VERSION", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3873,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3873,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3873,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3784,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3873,"WRITE_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3873,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3873,"BYTE_WRITE_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3784,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+423,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3583,"wea", false,-1, 0,0);
    tracep->declBus(c+722,"addra", false,-1, 7,0);
    tracep->declBus(c+725,"dina", false,-1, 20,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3584,"douta", false,-1, 20,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBit(c+3750,"clkb", false,-1);
    tracep->declBit(c+3750,"rstb", false,-1);
    tracep->declBit(c+3750,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3750,"web", false,-1, 0,0);
    tracep->declBus(c+3791,"addrb", false,-1, 7,0);
    tracep->declBus(c+3874,"dinb", false,-1, 20,0);
    tracep->declBit(c+3750,"injectsbiterrb", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb", false,-1);
    tracep->declBus(c+3874,"doutb", false,-1, 20,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declArray(c+3792,"P_MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declBus(c+3873,"P_MIN_WIDTH_DATA_A", false,-1, 31,0);
    tracep->declBus(c+3873,"P_MIN_WIDTH_DATA_B", false,-1, 31,0);
    tracep->declBus(c+3873,"P_MIN_WIDTH_DATA", false,-1, 31,0);
    tracep->declBus(c+3873,"P_MIN_WIDTH_DATA_ECC", false,-1, 31,0);
    tracep->declBus(c+3773,"P_MAX_DEPTH_DATA", false,-1, 31,0);
    tracep->declArray(c+3795,"P_ECC_MODE", false,-1, 175,0);
    tracep->declBus(c+3801,"P_MEMORY_OPT", false,-1, 23,0);
    tracep->declBus(c+3873,"P_WIDTH_COL_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3873,"P_WIDTH_COL_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3801,"P_SDP_WRITE_MODE", false,-1, 23,0);
    tracep->declBus(c+3875,"rsta_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3875,"rstb_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3749,"NUM_CHAR_LOC", false,-1, 31,0);
    tracep->declBus(c+3749,"MAX_NUM_CHAR", false,-1, 31,0);
    tracep->declBus(c+3870,"P_MIN_WIDTH_DATA_SHFT", false,-1, 31,0);
    tracep->declBus(c+3759,"P_MIN_WIDTH_DATA_LDW", false,-1, 31,0);
    tracep->declBus(c+3749,"num_char_in_param", false,-1, 31,0);
    tracep->declBus(c+3880,"douta_bb", false,-1, 20,0);
    tracep->declBus(c+3881,"doutb_bb", false,-1, 20,0);
    tracep->declBit(c+3738,"ena_i", false,-1);
    tracep->declBus(c+3583,"wea_i", false,-1, 0,0);
    tracep->declBus(c+722,"addra_i", false,-1, 7,0);
    tracep->declBus(c+725,"dina_i", false,-1, 20,0);
    tracep->declBit(c+3738,"ena_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regcea_i", false,-1);
    tracep->declBit(c+3750,"enb_i", false,-1);
    tracep->declBus(c+3750,"web_i", false,-1, 0,0);
    tracep->declBus(c+3791,"addrb_i", false,-1, 7,0);
    tracep->declBus(c+3874,"dinb_i", false,-1, 20,0);
    tracep->declBit(c+3750,"enb_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regceb_i", false,-1);
    tracep->declBit(c+3750,"sleep_int_a", false,-1);
    tracep->declBit(c+3750,"sleep_int_b", false,-1);
    tracep->declBus(c+722,"addra_aslp_sim", false,-1, 7,0);
    tracep->declBus(c+3791,"addrb_aslp_sim", false,-1, 7,0);
    tracep->declBit(c+3750,"injectsbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectsbiterrb_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb_sim", false,-1);
    tracep->pushNamePrefix("config_drc ");
    tracep->declBit(c+3750,"drc_err_flag", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_rd_a ");
    tracep->declBus(c+3870,"READ_DATA_WIDTH_A_ECC", false,-1, 31,0);
    tracep->declBus(c+722,"addra_int", false,-1, 7,0);
    tracep->declBus(c+3584,"douta_reg", false,-1, 20,0);
    tracep->declBus(c+3874,"rsta_val", false,-1, 20,0);
    tracep->declBit(c+3750,"sbiterra_i", false,-1);
    tracep->declBit(c+3750,"dbiterra_i", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_wr_a ");
    tracep->declBus(c+722,"addra_int", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init_zeroes ");
    tracep->declBus(c+22,"initword", false,-1, 31,0);
    tracep->popNamePrefix(3);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_tag__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_tag__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+3870,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3761,"SIZE", false,-1, 31,0);
    tracep->declBus(c+3749,"LATENCY", false,-1, 31,0);
    tracep->declBus(c+3871,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3762,"ADDR_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+423,"rsta", false,-1);
    tracep->declBit(c+3585,"wea", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBus(c+722,"addra", false,-1, 7,0);
    tracep->declBus(c+725,"dina", false,-1, 20,0);
    tracep->declBus(c+3586,"douta", false,-1, 20,0);
    tracep->pushNamePrefix("xpm_memory_spram_inst ");
    tracep->declBus(c+3872,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3774,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declQuad(c+3775,"ECC_MODE", false,-1, 47,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declArray(c+3780,"WAKEUP_TIME", false,-1, 103,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3873,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3873,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3873,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3784,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declArray(c+3787,"WRITE_MODE_A", false,-1, 79,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+423,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3585,"wea", false,-1, 0,0);
    tracep->declBus(c+722,"addra", false,-1, 7,0);
    tracep->declBus(c+725,"dina", false,-1, 20,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3586,"douta", false,-1, 20,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBus(c+3784,"P_MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_base_inst ");
    tracep->declBus(c+3784,"MEMORY_TYPE", false,-1, 31,0);
    tracep->declBus(c+3872,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3784,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"VERSION", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3873,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3873,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3873,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3784,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3873,"WRITE_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3873,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3873,"BYTE_WRITE_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3784,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+423,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3585,"wea", false,-1, 0,0);
    tracep->declBus(c+722,"addra", false,-1, 7,0);
    tracep->declBus(c+725,"dina", false,-1, 20,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3586,"douta", false,-1, 20,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBit(c+3750,"clkb", false,-1);
    tracep->declBit(c+3750,"rstb", false,-1);
    tracep->declBit(c+3750,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3750,"web", false,-1, 0,0);
    tracep->declBus(c+3791,"addrb", false,-1, 7,0);
    tracep->declBus(c+3874,"dinb", false,-1, 20,0);
    tracep->declBit(c+3750,"injectsbiterrb", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb", false,-1);
    tracep->declBus(c+3874,"doutb", false,-1, 20,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declArray(c+3792,"P_MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declBus(c+3873,"P_MIN_WIDTH_DATA_A", false,-1, 31,0);
    tracep->declBus(c+3873,"P_MIN_WIDTH_DATA_B", false,-1, 31,0);
    tracep->declBus(c+3873,"P_MIN_WIDTH_DATA", false,-1, 31,0);
    tracep->declBus(c+3873,"P_MIN_WIDTH_DATA_ECC", false,-1, 31,0);
    tracep->declBus(c+3773,"P_MAX_DEPTH_DATA", false,-1, 31,0);
    tracep->declArray(c+3795,"P_ECC_MODE", false,-1, 175,0);
    tracep->declBus(c+3801,"P_MEMORY_OPT", false,-1, 23,0);
    tracep->declBus(c+3873,"P_WIDTH_COL_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3873,"P_WIDTH_COL_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3801,"P_SDP_WRITE_MODE", false,-1, 23,0);
    tracep->declBus(c+3875,"rsta_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3875,"rstb_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3749,"NUM_CHAR_LOC", false,-1, 31,0);
    tracep->declBus(c+3749,"MAX_NUM_CHAR", false,-1, 31,0);
    tracep->declBus(c+3870,"P_MIN_WIDTH_DATA_SHFT", false,-1, 31,0);
    tracep->declBus(c+3759,"P_MIN_WIDTH_DATA_LDW", false,-1, 31,0);
    tracep->declBus(c+3749,"num_char_in_param", false,-1, 31,0);
    tracep->declBus(c+3882,"douta_bb", false,-1, 20,0);
    tracep->declBus(c+3883,"doutb_bb", false,-1, 20,0);
    tracep->declBit(c+3738,"ena_i", false,-1);
    tracep->declBus(c+3585,"wea_i", false,-1, 0,0);
    tracep->declBus(c+722,"addra_i", false,-1, 7,0);
    tracep->declBus(c+725,"dina_i", false,-1, 20,0);
    tracep->declBit(c+3738,"ena_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regcea_i", false,-1);
    tracep->declBit(c+3750,"enb_i", false,-1);
    tracep->declBus(c+3750,"web_i", false,-1, 0,0);
    tracep->declBus(c+3791,"addrb_i", false,-1, 7,0);
    tracep->declBus(c+3874,"dinb_i", false,-1, 20,0);
    tracep->declBit(c+3750,"enb_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regceb_i", false,-1);
    tracep->declBit(c+3750,"sleep_int_a", false,-1);
    tracep->declBit(c+3750,"sleep_int_b", false,-1);
    tracep->declBus(c+722,"addra_aslp_sim", false,-1, 7,0);
    tracep->declBus(c+3791,"addrb_aslp_sim", false,-1, 7,0);
    tracep->declBit(c+3750,"injectsbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectsbiterrb_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb_sim", false,-1);
    tracep->pushNamePrefix("config_drc ");
    tracep->declBit(c+3750,"drc_err_flag", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_rd_a ");
    tracep->declBus(c+3870,"READ_DATA_WIDTH_A_ECC", false,-1, 31,0);
    tracep->declBus(c+722,"addra_int", false,-1, 7,0);
    tracep->declBus(c+3586,"douta_reg", false,-1, 20,0);
    tracep->declBus(c+3874,"rsta_val", false,-1, 20,0);
    tracep->declBit(c+3750,"sbiterra_i", false,-1);
    tracep->declBit(c+3750,"dbiterra_i", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_wr_a ");
    tracep->declBus(c+722,"addra_int", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init_zeroes ");
    tracep->declBus(c+23,"initword", false,-1, 31,0);
    tracep->popNamePrefix(3);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+3755,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3764,"LATENCY", false,-1, 31,0);
    tracep->declBus(c+3761,"SIZE", false,-1, 31,0);
    tracep->declBus(c+3884,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3762,"ADDR_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"rst", false,-1);
    tracep->declBit(c+3587,"wea", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3588,"dina", false,-1, 31,0);
    tracep->declBus(c+3589,"doutb", false,-1, 31,0);
    tracep->declBit(c+3590,"valid", false,-1);
    tracep->declBus(c+3591,"doutb_bypass", false,-1, 31,0);
    tracep->declBus(c+3592,"doutb_byram", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_sdpram_inst ");
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declArray(c+3823,"MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declArray(c+3826,"CLOCKING_MODE", false,-1, 95,0);
    tracep->declQuad(c+3775,"ECC_MODE", false,-1, 47,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declArray(c+3780,"WAKEUP_TIME", false,-1, 103,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declArray(c+3787,"WRITE_MODE_B", false,-1, 79,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBus(c+3587,"wea", false,-1, 0,0);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+3588,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3592,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declBus(c+3779,"P_MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_base_inst ");
    tracep->declBus(c+3779,"MEMORY_TYPE", false,-1, 31,0);
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3779,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"VERSION", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3830,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3750,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3587,"wea", false,-1, 0,0);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+3588,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3753,"douta", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3750,"web", false,-1, 0,0);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterrb", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb", false,-1);
    tracep->declBus(c+3592,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declArray(c+3823,"P_MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_B", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_ECC", false,-1, 31,0);
    tracep->declBus(c+3773,"P_MAX_DEPTH_DATA", false,-1, 31,0);
    tracep->declArray(c+3795,"P_ECC_MODE", false,-1, 175,0);
    tracep->declBus(c+3801,"P_MEMORY_OPT", false,-1, 23,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3801,"P_SDP_WRITE_MODE", false,-1, 23,0);
    tracep->declBus(c+3886,"rsta_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3886,"rstb_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3749,"NUM_CHAR_LOC", false,-1, 31,0);
    tracep->declBus(c+3749,"MAX_NUM_CHAR", false,-1, 31,0);
    tracep->declBus(c+3755,"P_MIN_WIDTH_DATA_SHFT", false,-1, 31,0);
    tracep->declBus(c+3759,"P_MIN_WIDTH_DATA_LDW", false,-1, 31,0);
    tracep->declBus(c+3749,"num_char_in_param", false,-1, 31,0);
    tracep->declBus(c+3887,"douta_bb", false,-1, 31,0);
    tracep->declBus(c+3888,"doutb_bb", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_i", false,-1);
    tracep->declBus(c+3587,"wea_i", false,-1, 0,0);
    tracep->declBus(c+1646,"addra_i", false,-1, 7,0);
    tracep->declBus(c+3588,"dina_i", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regcea_i", false,-1);
    tracep->declBit(c+3710,"enb_i", false,-1);
    tracep->declBus(c+3750,"web_i", false,-1, 0,0);
    tracep->declBus(c+1646,"addrb_i", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb_i", false,-1, 31,0);
    tracep->declBit(c+3710,"enb_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regceb_i", false,-1);
    tracep->declBit(c+3750,"sleep_int_a", false,-1);
    tracep->declBit(c+3750,"sleep_int_b", false,-1);
    tracep->declBus(c+1646,"addra_aslp_sim", false,-1, 7,0);
    tracep->declBus(c+1646,"addrb_aslp_sim", false,-1, 7,0);
    tracep->declBit(c+3750,"injectsbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectsbiterrb_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb_sim", false,-1);
    tracep->pushNamePrefix("config_drc ");
    tracep->declBit(c+3750,"drc_err_flag", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_rd_b ");
    tracep->declBit(c+3728,"clkb_int", false,-1);
    tracep->declBus(c+3755,"READ_DATA_WIDTH_B_ECC", false,-1, 31,0);
    tracep->declBus(c+1646,"addrb_int", false,-1, 7,0);
    tracep->declBus(c+3837,"EMB_XDC", false,-1, 23,0);
    tracep->declBus(c+3592,"doutb_reg", false,-1, 31,0);
    tracep->declBus(c+3753,"rstb_val", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb_i", false,-1);
    tracep->declBit(c+3750,"dbiterrb_i", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_wr_a ");
    tracep->declBus(c+1646,"addra_int", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init_zeroes ");
    tracep->declBus(c+24,"initword", false,-1, 31,0);
    tracep->popNamePrefix(3);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+3755,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3764,"LATENCY", false,-1, 31,0);
    tracep->declBus(c+3761,"SIZE", false,-1, 31,0);
    tracep->declBus(c+3884,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3762,"ADDR_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"rst", false,-1);
    tracep->declBit(c+3587,"wea", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3593,"dina", false,-1, 31,0);
    tracep->declBus(c+3594,"doutb", false,-1, 31,0);
    tracep->declBit(c+3595,"valid", false,-1);
    tracep->declBus(c+3596,"doutb_bypass", false,-1, 31,0);
    tracep->declBus(c+3597,"doutb_byram", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_sdpram_inst ");
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declArray(c+3823,"MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declArray(c+3826,"CLOCKING_MODE", false,-1, 95,0);
    tracep->declQuad(c+3775,"ECC_MODE", false,-1, 47,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declArray(c+3780,"WAKEUP_TIME", false,-1, 103,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declArray(c+3787,"WRITE_MODE_B", false,-1, 79,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBus(c+3587,"wea", false,-1, 0,0);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+3593,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3597,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declBus(c+3779,"P_MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_base_inst ");
    tracep->declBus(c+3779,"MEMORY_TYPE", false,-1, 31,0);
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3779,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"VERSION", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3830,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3750,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3587,"wea", false,-1, 0,0);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+3593,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3753,"douta", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3750,"web", false,-1, 0,0);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterrb", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb", false,-1);
    tracep->declBus(c+3597,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declArray(c+3823,"P_MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_B", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_ECC", false,-1, 31,0);
    tracep->declBus(c+3773,"P_MAX_DEPTH_DATA", false,-1, 31,0);
    tracep->declArray(c+3795,"P_ECC_MODE", false,-1, 175,0);
    tracep->declBus(c+3801,"P_MEMORY_OPT", false,-1, 23,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3801,"P_SDP_WRITE_MODE", false,-1, 23,0);
    tracep->declBus(c+3886,"rsta_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3886,"rstb_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3749,"NUM_CHAR_LOC", false,-1, 31,0);
    tracep->declBus(c+3749,"MAX_NUM_CHAR", false,-1, 31,0);
    tracep->declBus(c+3755,"P_MIN_WIDTH_DATA_SHFT", false,-1, 31,0);
    tracep->declBus(c+3759,"P_MIN_WIDTH_DATA_LDW", false,-1, 31,0);
    tracep->declBus(c+3749,"num_char_in_param", false,-1, 31,0);
    tracep->declBus(c+3889,"douta_bb", false,-1, 31,0);
    tracep->declBus(c+3890,"doutb_bb", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_i", false,-1);
    tracep->declBus(c+3587,"wea_i", false,-1, 0,0);
    tracep->declBus(c+1646,"addra_i", false,-1, 7,0);
    tracep->declBus(c+3593,"dina_i", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regcea_i", false,-1);
    tracep->declBit(c+3710,"enb_i", false,-1);
    tracep->declBus(c+3750,"web_i", false,-1, 0,0);
    tracep->declBus(c+1646,"addrb_i", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb_i", false,-1, 31,0);
    tracep->declBit(c+3710,"enb_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regceb_i", false,-1);
    tracep->declBit(c+3750,"sleep_int_a", false,-1);
    tracep->declBit(c+3750,"sleep_int_b", false,-1);
    tracep->declBus(c+1646,"addra_aslp_sim", false,-1, 7,0);
    tracep->declBus(c+1646,"addrb_aslp_sim", false,-1, 7,0);
    tracep->declBit(c+3750,"injectsbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectsbiterrb_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb_sim", false,-1);
    tracep->pushNamePrefix("config_drc ");
    tracep->declBit(c+3750,"drc_err_flag", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_rd_b ");
    tracep->declBit(c+3728,"clkb_int", false,-1);
    tracep->declBus(c+3755,"READ_DATA_WIDTH_B_ECC", false,-1, 31,0);
    tracep->declBus(c+1646,"addrb_int", false,-1, 7,0);
    tracep->declBus(c+3837,"EMB_XDC", false,-1, 23,0);
    tracep->declBus(c+3597,"doutb_reg", false,-1, 31,0);
    tracep->declBus(c+3753,"rstb_val", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb_i", false,-1);
    tracep->declBit(c+3750,"dbiterrb_i", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_wr_a ");
    tracep->declBus(c+1646,"addra_int", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init_zeroes ");
    tracep->declBus(c+25,"initword", false,-1, 31,0);
    tracep->popNamePrefix(3);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+3755,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3764,"LATENCY", false,-1, 31,0);
    tracep->declBus(c+3761,"SIZE", false,-1, 31,0);
    tracep->declBus(c+3884,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3762,"ADDR_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"rst", false,-1);
    tracep->declBit(c+3587,"wea", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3598,"dina", false,-1, 31,0);
    tracep->declBus(c+3599,"doutb", false,-1, 31,0);
    tracep->declBit(c+3600,"valid", false,-1);
    tracep->declBus(c+3601,"doutb_bypass", false,-1, 31,0);
    tracep->declBus(c+3602,"doutb_byram", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_sdpram_inst ");
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declArray(c+3823,"MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declArray(c+3826,"CLOCKING_MODE", false,-1, 95,0);
    tracep->declQuad(c+3775,"ECC_MODE", false,-1, 47,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declArray(c+3780,"WAKEUP_TIME", false,-1, 103,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declArray(c+3787,"WRITE_MODE_B", false,-1, 79,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBus(c+3587,"wea", false,-1, 0,0);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+3598,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3602,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declBus(c+3779,"P_MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_base_inst ");
    tracep->declBus(c+3779,"MEMORY_TYPE", false,-1, 31,0);
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3779,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"VERSION", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3830,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3750,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3587,"wea", false,-1, 0,0);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+3598,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3753,"douta", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3750,"web", false,-1, 0,0);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterrb", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb", false,-1);
    tracep->declBus(c+3602,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declArray(c+3823,"P_MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_B", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_ECC", false,-1, 31,0);
    tracep->declBus(c+3773,"P_MAX_DEPTH_DATA", false,-1, 31,0);
    tracep->declArray(c+3795,"P_ECC_MODE", false,-1, 175,0);
    tracep->declBus(c+3801,"P_MEMORY_OPT", false,-1, 23,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3801,"P_SDP_WRITE_MODE", false,-1, 23,0);
    tracep->declBus(c+3886,"rsta_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3886,"rstb_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3749,"NUM_CHAR_LOC", false,-1, 31,0);
    tracep->declBus(c+3749,"MAX_NUM_CHAR", false,-1, 31,0);
    tracep->declBus(c+3755,"P_MIN_WIDTH_DATA_SHFT", false,-1, 31,0);
    tracep->declBus(c+3759,"P_MIN_WIDTH_DATA_LDW", false,-1, 31,0);
    tracep->declBus(c+3749,"num_char_in_param", false,-1, 31,0);
    tracep->declBus(c+3891,"douta_bb", false,-1, 31,0);
    tracep->declBus(c+3892,"doutb_bb", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_i", false,-1);
    tracep->declBus(c+3587,"wea_i", false,-1, 0,0);
    tracep->declBus(c+1646,"addra_i", false,-1, 7,0);
    tracep->declBus(c+3598,"dina_i", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regcea_i", false,-1);
    tracep->declBit(c+3710,"enb_i", false,-1);
    tracep->declBus(c+3750,"web_i", false,-1, 0,0);
    tracep->declBus(c+1646,"addrb_i", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb_i", false,-1, 31,0);
    tracep->declBit(c+3710,"enb_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regceb_i", false,-1);
    tracep->declBit(c+3750,"sleep_int_a", false,-1);
    tracep->declBit(c+3750,"sleep_int_b", false,-1);
    tracep->declBus(c+1646,"addra_aslp_sim", false,-1, 7,0);
    tracep->declBus(c+1646,"addrb_aslp_sim", false,-1, 7,0);
    tracep->declBit(c+3750,"injectsbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectsbiterrb_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb_sim", false,-1);
    tracep->pushNamePrefix("config_drc ");
    tracep->declBit(c+3750,"drc_err_flag", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_rd_b ");
    tracep->declBit(c+3728,"clkb_int", false,-1);
    tracep->declBus(c+3755,"READ_DATA_WIDTH_B_ECC", false,-1, 31,0);
    tracep->declBus(c+1646,"addrb_int", false,-1, 7,0);
    tracep->declBus(c+3837,"EMB_XDC", false,-1, 23,0);
    tracep->declBus(c+3602,"doutb_reg", false,-1, 31,0);
    tracep->declBus(c+3753,"rstb_val", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb_i", false,-1);
    tracep->declBit(c+3750,"dbiterrb_i", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_wr_a ");
    tracep->declBus(c+1646,"addra_int", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init_zeroes ");
    tracep->declBus(c+26,"initword", false,-1, 31,0);
    tracep->popNamePrefix(3);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+3755,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3764,"LATENCY", false,-1, 31,0);
    tracep->declBus(c+3761,"SIZE", false,-1, 31,0);
    tracep->declBus(c+3884,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3762,"ADDR_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"rst", false,-1);
    tracep->declBit(c+3587,"wea", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3603,"dina", false,-1, 31,0);
    tracep->declBus(c+3604,"doutb", false,-1, 31,0);
    tracep->declBit(c+3605,"valid", false,-1);
    tracep->declBus(c+3606,"doutb_bypass", false,-1, 31,0);
    tracep->declBus(c+3607,"doutb_byram", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_sdpram_inst ");
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declArray(c+3823,"MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declArray(c+3826,"CLOCKING_MODE", false,-1, 95,0);
    tracep->declQuad(c+3775,"ECC_MODE", false,-1, 47,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declArray(c+3780,"WAKEUP_TIME", false,-1, 103,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declArray(c+3787,"WRITE_MODE_B", false,-1, 79,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBus(c+3587,"wea", false,-1, 0,0);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+3603,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3607,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declBus(c+3779,"P_MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_base_inst ");
    tracep->declBus(c+3779,"MEMORY_TYPE", false,-1, 31,0);
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3779,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"VERSION", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3830,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3750,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3587,"wea", false,-1, 0,0);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+3603,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3753,"douta", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3750,"web", false,-1, 0,0);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterrb", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb", false,-1);
    tracep->declBus(c+3607,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declArray(c+3823,"P_MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_B", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_ECC", false,-1, 31,0);
    tracep->declBus(c+3773,"P_MAX_DEPTH_DATA", false,-1, 31,0);
    tracep->declArray(c+3795,"P_ECC_MODE", false,-1, 175,0);
    tracep->declBus(c+3801,"P_MEMORY_OPT", false,-1, 23,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3801,"P_SDP_WRITE_MODE", false,-1, 23,0);
    tracep->declBus(c+3886,"rsta_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3886,"rstb_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3749,"NUM_CHAR_LOC", false,-1, 31,0);
    tracep->declBus(c+3749,"MAX_NUM_CHAR", false,-1, 31,0);
    tracep->declBus(c+3755,"P_MIN_WIDTH_DATA_SHFT", false,-1, 31,0);
    tracep->declBus(c+3759,"P_MIN_WIDTH_DATA_LDW", false,-1, 31,0);
    tracep->declBus(c+3749,"num_char_in_param", false,-1, 31,0);
    tracep->declBus(c+3893,"douta_bb", false,-1, 31,0);
    tracep->declBus(c+3894,"doutb_bb", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_i", false,-1);
    tracep->declBus(c+3587,"wea_i", false,-1, 0,0);
    tracep->declBus(c+1646,"addra_i", false,-1, 7,0);
    tracep->declBus(c+3603,"dina_i", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regcea_i", false,-1);
    tracep->declBit(c+3710,"enb_i", false,-1);
    tracep->declBus(c+3750,"web_i", false,-1, 0,0);
    tracep->declBus(c+1646,"addrb_i", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb_i", false,-1, 31,0);
    tracep->declBit(c+3710,"enb_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regceb_i", false,-1);
    tracep->declBit(c+3750,"sleep_int_a", false,-1);
    tracep->declBit(c+3750,"sleep_int_b", false,-1);
    tracep->declBus(c+1646,"addra_aslp_sim", false,-1, 7,0);
    tracep->declBus(c+1646,"addrb_aslp_sim", false,-1, 7,0);
    tracep->declBit(c+3750,"injectsbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectsbiterrb_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb_sim", false,-1);
    tracep->pushNamePrefix("config_drc ");
    tracep->declBit(c+3750,"drc_err_flag", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_rd_b ");
    tracep->declBit(c+3728,"clkb_int", false,-1);
    tracep->declBus(c+3755,"READ_DATA_WIDTH_B_ECC", false,-1, 31,0);
    tracep->declBus(c+1646,"addrb_int", false,-1, 7,0);
    tracep->declBus(c+3837,"EMB_XDC", false,-1, 23,0);
    tracep->declBus(c+3607,"doutb_reg", false,-1, 31,0);
    tracep->declBus(c+3753,"rstb_val", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb_i", false,-1);
    tracep->declBit(c+3750,"dbiterrb_i", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_wr_a ");
    tracep->declBus(c+1646,"addra_int", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init_zeroes ");
    tracep->declBus(c+27,"initword", false,-1, 31,0);
    tracep->popNamePrefix(3);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+3755,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3764,"LATENCY", false,-1, 31,0);
    tracep->declBus(c+3761,"SIZE", false,-1, 31,0);
    tracep->declBus(c+3884,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3762,"ADDR_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"rst", false,-1);
    tracep->declBit(c+3608,"wea", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3588,"dina", false,-1, 31,0);
    tracep->declBus(c+3609,"doutb", false,-1, 31,0);
    tracep->declBit(c+3610,"valid", false,-1);
    tracep->declBus(c+3611,"doutb_bypass", false,-1, 31,0);
    tracep->declBus(c+3612,"doutb_byram", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_sdpram_inst ");
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declArray(c+3823,"MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declArray(c+3826,"CLOCKING_MODE", false,-1, 95,0);
    tracep->declQuad(c+3775,"ECC_MODE", false,-1, 47,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declArray(c+3780,"WAKEUP_TIME", false,-1, 103,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declArray(c+3787,"WRITE_MODE_B", false,-1, 79,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBus(c+3608,"wea", false,-1, 0,0);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+3588,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3612,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declBus(c+3779,"P_MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_base_inst ");
    tracep->declBus(c+3779,"MEMORY_TYPE", false,-1, 31,0);
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3779,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"VERSION", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3830,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3750,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3608,"wea", false,-1, 0,0);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+3588,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3753,"douta", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3750,"web", false,-1, 0,0);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterrb", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb", false,-1);
    tracep->declBus(c+3612,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declArray(c+3823,"P_MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_B", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_ECC", false,-1, 31,0);
    tracep->declBus(c+3773,"P_MAX_DEPTH_DATA", false,-1, 31,0);
    tracep->declArray(c+3795,"P_ECC_MODE", false,-1, 175,0);
    tracep->declBus(c+3801,"P_MEMORY_OPT", false,-1, 23,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3801,"P_SDP_WRITE_MODE", false,-1, 23,0);
    tracep->declBus(c+3886,"rsta_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3886,"rstb_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3749,"NUM_CHAR_LOC", false,-1, 31,0);
    tracep->declBus(c+3749,"MAX_NUM_CHAR", false,-1, 31,0);
    tracep->declBus(c+3755,"P_MIN_WIDTH_DATA_SHFT", false,-1, 31,0);
    tracep->declBus(c+3759,"P_MIN_WIDTH_DATA_LDW", false,-1, 31,0);
    tracep->declBus(c+3749,"num_char_in_param", false,-1, 31,0);
    tracep->declBus(c+3895,"douta_bb", false,-1, 31,0);
    tracep->declBus(c+3896,"doutb_bb", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_i", false,-1);
    tracep->declBus(c+3608,"wea_i", false,-1, 0,0);
    tracep->declBus(c+1646,"addra_i", false,-1, 7,0);
    tracep->declBus(c+3588,"dina_i", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regcea_i", false,-1);
    tracep->declBit(c+3710,"enb_i", false,-1);
    tracep->declBus(c+3750,"web_i", false,-1, 0,0);
    tracep->declBus(c+1646,"addrb_i", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb_i", false,-1, 31,0);
    tracep->declBit(c+3710,"enb_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regceb_i", false,-1);
    tracep->declBit(c+3750,"sleep_int_a", false,-1);
    tracep->declBit(c+3750,"sleep_int_b", false,-1);
    tracep->declBus(c+1646,"addra_aslp_sim", false,-1, 7,0);
    tracep->declBus(c+1646,"addrb_aslp_sim", false,-1, 7,0);
    tracep->declBit(c+3750,"injectsbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectsbiterrb_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb_sim", false,-1);
    tracep->pushNamePrefix("config_drc ");
    tracep->declBit(c+3750,"drc_err_flag", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_rd_b ");
    tracep->declBit(c+3728,"clkb_int", false,-1);
    tracep->declBus(c+3755,"READ_DATA_WIDTH_B_ECC", false,-1, 31,0);
    tracep->declBus(c+1646,"addrb_int", false,-1, 7,0);
    tracep->declBus(c+3837,"EMB_XDC", false,-1, 23,0);
    tracep->declBus(c+3612,"doutb_reg", false,-1, 31,0);
    tracep->declBus(c+3753,"rstb_val", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb_i", false,-1);
    tracep->declBit(c+3750,"dbiterrb_i", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_wr_a ");
    tracep->declBus(c+1646,"addra_int", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init_zeroes ");
    tracep->declBus(c+28,"initword", false,-1, 31,0);
    tracep->popNamePrefix(3);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+3755,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3764,"LATENCY", false,-1, 31,0);
    tracep->declBus(c+3761,"SIZE", false,-1, 31,0);
    tracep->declBus(c+3884,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3762,"ADDR_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"rst", false,-1);
    tracep->declBit(c+3608,"wea", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3593,"dina", false,-1, 31,0);
    tracep->declBus(c+3613,"doutb", false,-1, 31,0);
    tracep->declBit(c+3614,"valid", false,-1);
    tracep->declBus(c+3615,"doutb_bypass", false,-1, 31,0);
    tracep->declBus(c+3616,"doutb_byram", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_sdpram_inst ");
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declArray(c+3823,"MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declArray(c+3826,"CLOCKING_MODE", false,-1, 95,0);
    tracep->declQuad(c+3775,"ECC_MODE", false,-1, 47,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declArray(c+3780,"WAKEUP_TIME", false,-1, 103,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declArray(c+3787,"WRITE_MODE_B", false,-1, 79,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBus(c+3608,"wea", false,-1, 0,0);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+3593,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3616,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declBus(c+3779,"P_MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_base_inst ");
    tracep->declBus(c+3779,"MEMORY_TYPE", false,-1, 31,0);
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3779,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"VERSION", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3830,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3750,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3608,"wea", false,-1, 0,0);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+3593,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3753,"douta", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3750,"web", false,-1, 0,0);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterrb", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb", false,-1);
    tracep->declBus(c+3616,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declArray(c+3823,"P_MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_B", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_ECC", false,-1, 31,0);
    tracep->declBus(c+3773,"P_MAX_DEPTH_DATA", false,-1, 31,0);
    tracep->declArray(c+3795,"P_ECC_MODE", false,-1, 175,0);
    tracep->declBus(c+3801,"P_MEMORY_OPT", false,-1, 23,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3801,"P_SDP_WRITE_MODE", false,-1, 23,0);
    tracep->declBus(c+3886,"rsta_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3886,"rstb_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3749,"NUM_CHAR_LOC", false,-1, 31,0);
    tracep->declBus(c+3749,"MAX_NUM_CHAR", false,-1, 31,0);
    tracep->declBus(c+3755,"P_MIN_WIDTH_DATA_SHFT", false,-1, 31,0);
    tracep->declBus(c+3759,"P_MIN_WIDTH_DATA_LDW", false,-1, 31,0);
    tracep->declBus(c+3749,"num_char_in_param", false,-1, 31,0);
    tracep->declBus(c+3897,"douta_bb", false,-1, 31,0);
    tracep->declBus(c+3898,"doutb_bb", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_i", false,-1);
    tracep->declBus(c+3608,"wea_i", false,-1, 0,0);
    tracep->declBus(c+1646,"addra_i", false,-1, 7,0);
    tracep->declBus(c+3593,"dina_i", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regcea_i", false,-1);
    tracep->declBit(c+3710,"enb_i", false,-1);
    tracep->declBus(c+3750,"web_i", false,-1, 0,0);
    tracep->declBus(c+1646,"addrb_i", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb_i", false,-1, 31,0);
    tracep->declBit(c+3710,"enb_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regceb_i", false,-1);
    tracep->declBit(c+3750,"sleep_int_a", false,-1);
    tracep->declBit(c+3750,"sleep_int_b", false,-1);
    tracep->declBus(c+1646,"addra_aslp_sim", false,-1, 7,0);
    tracep->declBus(c+1646,"addrb_aslp_sim", false,-1, 7,0);
    tracep->declBit(c+3750,"injectsbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectsbiterrb_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb_sim", false,-1);
    tracep->pushNamePrefix("config_drc ");
    tracep->declBit(c+3750,"drc_err_flag", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_rd_b ");
    tracep->declBit(c+3728,"clkb_int", false,-1);
    tracep->declBus(c+3755,"READ_DATA_WIDTH_B_ECC", false,-1, 31,0);
    tracep->declBus(c+1646,"addrb_int", false,-1, 7,0);
    tracep->declBus(c+3837,"EMB_XDC", false,-1, 23,0);
    tracep->declBus(c+3616,"doutb_reg", false,-1, 31,0);
    tracep->declBus(c+3753,"rstb_val", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb_i", false,-1);
    tracep->declBit(c+3750,"dbiterrb_i", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_wr_a ");
    tracep->declBus(c+1646,"addra_int", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init_zeroes ");
    tracep->declBus(c+29,"initword", false,-1, 31,0);
    tracep->popNamePrefix(3);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+3755,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3764,"LATENCY", false,-1, 31,0);
    tracep->declBus(c+3761,"SIZE", false,-1, 31,0);
    tracep->declBus(c+3884,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3762,"ADDR_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"rst", false,-1);
    tracep->declBit(c+3608,"wea", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3598,"dina", false,-1, 31,0);
    tracep->declBus(c+3617,"doutb", false,-1, 31,0);
    tracep->declBit(c+3618,"valid", false,-1);
    tracep->declBus(c+3619,"doutb_bypass", false,-1, 31,0);
    tracep->declBus(c+3620,"doutb_byram", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_sdpram_inst ");
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declArray(c+3823,"MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declArray(c+3826,"CLOCKING_MODE", false,-1, 95,0);
    tracep->declQuad(c+3775,"ECC_MODE", false,-1, 47,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declArray(c+3780,"WAKEUP_TIME", false,-1, 103,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declArray(c+3787,"WRITE_MODE_B", false,-1, 79,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBus(c+3608,"wea", false,-1, 0,0);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+3598,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3620,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declBus(c+3779,"P_MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_base_inst ");
    tracep->declBus(c+3779,"MEMORY_TYPE", false,-1, 31,0);
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3779,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"VERSION", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3830,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3750,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3608,"wea", false,-1, 0,0);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+3598,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3753,"douta", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3750,"web", false,-1, 0,0);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterrb", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb", false,-1);
    tracep->declBus(c+3620,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declArray(c+3823,"P_MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_B", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_ECC", false,-1, 31,0);
    tracep->declBus(c+3773,"P_MAX_DEPTH_DATA", false,-1, 31,0);
    tracep->declArray(c+3795,"P_ECC_MODE", false,-1, 175,0);
    tracep->declBus(c+3801,"P_MEMORY_OPT", false,-1, 23,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3801,"P_SDP_WRITE_MODE", false,-1, 23,0);
    tracep->declBus(c+3886,"rsta_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3886,"rstb_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3749,"NUM_CHAR_LOC", false,-1, 31,0);
    tracep->declBus(c+3749,"MAX_NUM_CHAR", false,-1, 31,0);
    tracep->declBus(c+3755,"P_MIN_WIDTH_DATA_SHFT", false,-1, 31,0);
    tracep->declBus(c+3759,"P_MIN_WIDTH_DATA_LDW", false,-1, 31,0);
    tracep->declBus(c+3749,"num_char_in_param", false,-1, 31,0);
    tracep->declBus(c+3899,"douta_bb", false,-1, 31,0);
    tracep->declBus(c+3900,"doutb_bb", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_i", false,-1);
    tracep->declBus(c+3608,"wea_i", false,-1, 0,0);
    tracep->declBus(c+1646,"addra_i", false,-1, 7,0);
    tracep->declBus(c+3598,"dina_i", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regcea_i", false,-1);
    tracep->declBit(c+3710,"enb_i", false,-1);
    tracep->declBus(c+3750,"web_i", false,-1, 0,0);
    tracep->declBus(c+1646,"addrb_i", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb_i", false,-1, 31,0);
    tracep->declBit(c+3710,"enb_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regceb_i", false,-1);
    tracep->declBit(c+3750,"sleep_int_a", false,-1);
    tracep->declBit(c+3750,"sleep_int_b", false,-1);
    tracep->declBus(c+1646,"addra_aslp_sim", false,-1, 7,0);
    tracep->declBus(c+1646,"addrb_aslp_sim", false,-1, 7,0);
    tracep->declBit(c+3750,"injectsbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectsbiterrb_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb_sim", false,-1);
    tracep->pushNamePrefix("config_drc ");
    tracep->declBit(c+3750,"drc_err_flag", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_rd_b ");
    tracep->declBit(c+3728,"clkb_int", false,-1);
    tracep->declBus(c+3755,"READ_DATA_WIDTH_B_ECC", false,-1, 31,0);
    tracep->declBus(c+1646,"addrb_int", false,-1, 7,0);
    tracep->declBus(c+3837,"EMB_XDC", false,-1, 23,0);
    tracep->declBus(c+3620,"doutb_reg", false,-1, 31,0);
    tracep->declBus(c+3753,"rstb_val", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb_i", false,-1);
    tracep->declBit(c+3750,"dbiterrb_i", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_wr_a ");
    tracep->declBus(c+1646,"addra_int", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init_zeroes ");
    tracep->declBus(c+30,"initword", false,-1, 31,0);
    tracep->popNamePrefix(3);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+3755,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3764,"LATENCY", false,-1, 31,0);
    tracep->declBus(c+3761,"SIZE", false,-1, 31,0);
    tracep->declBus(c+3884,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3762,"ADDR_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"rst", false,-1);
    tracep->declBit(c+3608,"wea", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3603,"dina", false,-1, 31,0);
    tracep->declBus(c+3621,"doutb", false,-1, 31,0);
    tracep->declBit(c+3622,"valid", false,-1);
    tracep->declBus(c+3623,"doutb_bypass", false,-1, 31,0);
    tracep->declBus(c+3624,"doutb_byram", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_sdpram_inst ");
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declArray(c+3823,"MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declArray(c+3826,"CLOCKING_MODE", false,-1, 95,0);
    tracep->declQuad(c+3775,"ECC_MODE", false,-1, 47,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declArray(c+3780,"WAKEUP_TIME", false,-1, 103,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declArray(c+3787,"WRITE_MODE_B", false,-1, 79,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBus(c+3608,"wea", false,-1, 0,0);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+3603,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3624,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declBus(c+3779,"P_MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_base_inst ");
    tracep->declBus(c+3779,"MEMORY_TYPE", false,-1, 31,0);
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3779,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"VERSION", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3830,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3750,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3608,"wea", false,-1, 0,0);
    tracep->declBus(c+1646,"addra", false,-1, 7,0);
    tracep->declBus(c+3603,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3753,"douta", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+3710,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3750,"web", false,-1, 0,0);
    tracep->declBus(c+1646,"addrb", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterrb", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb", false,-1);
    tracep->declBus(c+3624,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declArray(c+3823,"P_MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_B", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_ECC", false,-1, 31,0);
    tracep->declBus(c+3773,"P_MAX_DEPTH_DATA", false,-1, 31,0);
    tracep->declArray(c+3795,"P_ECC_MODE", false,-1, 175,0);
    tracep->declBus(c+3801,"P_MEMORY_OPT", false,-1, 23,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3801,"P_SDP_WRITE_MODE", false,-1, 23,0);
    tracep->declBus(c+3886,"rsta_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3886,"rstb_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3749,"NUM_CHAR_LOC", false,-1, 31,0);
    tracep->declBus(c+3749,"MAX_NUM_CHAR", false,-1, 31,0);
    tracep->declBus(c+3755,"P_MIN_WIDTH_DATA_SHFT", false,-1, 31,0);
    tracep->declBus(c+3759,"P_MIN_WIDTH_DATA_LDW", false,-1, 31,0);
    tracep->declBus(c+3749,"num_char_in_param", false,-1, 31,0);
    tracep->declBus(c+3901,"douta_bb", false,-1, 31,0);
    tracep->declBus(c+3902,"doutb_bb", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_i", false,-1);
    tracep->declBus(c+3608,"wea_i", false,-1, 0,0);
    tracep->declBus(c+1646,"addra_i", false,-1, 7,0);
    tracep->declBus(c+3603,"dina_i", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regcea_i", false,-1);
    tracep->declBit(c+3710,"enb_i", false,-1);
    tracep->declBus(c+3750,"web_i", false,-1, 0,0);
    tracep->declBus(c+1646,"addrb_i", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb_i", false,-1, 31,0);
    tracep->declBit(c+3710,"enb_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regceb_i", false,-1);
    tracep->declBit(c+3750,"sleep_int_a", false,-1);
    tracep->declBit(c+3750,"sleep_int_b", false,-1);
    tracep->declBus(c+1646,"addra_aslp_sim", false,-1, 7,0);
    tracep->declBus(c+1646,"addrb_aslp_sim", false,-1, 7,0);
    tracep->declBit(c+3750,"injectsbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectsbiterrb_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb_sim", false,-1);
    tracep->pushNamePrefix("config_drc ");
    tracep->declBit(c+3750,"drc_err_flag", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_rd_b ");
    tracep->declBit(c+3728,"clkb_int", false,-1);
    tracep->declBus(c+3755,"READ_DATA_WIDTH_B_ECC", false,-1, 31,0);
    tracep->declBus(c+1646,"addrb_int", false,-1, 7,0);
    tracep->declBus(c+3837,"EMB_XDC", false,-1, 23,0);
    tracep->declBus(c+3624,"doutb_reg", false,-1, 31,0);
    tracep->declBus(c+3753,"rstb_val", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb_i", false,-1);
    tracep->declBit(c+3750,"dbiterrb_i", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_wr_a ");
    tracep->declBus(c+1646,"addra_int", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init_zeroes ");
    tracep->declBus(c+31,"initword", false,-1, 31,0);
    tracep->popNamePrefix(3);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+3755,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3764,"LATENCY", false,-1, 31,0);
    tracep->declBus(c+3761,"SIZE", false,-1, 31,0);
    tracep->declBus(c+3884,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3762,"ADDR_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"rst", false,-1);
    tracep->declBit(c+3625,"wea", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3626,"dina", false,-1, 31,0);
    tracep->declBus(c+3627,"doutb", false,-1, 31,0);
    tracep->declBit(c+3628,"valid", false,-1);
    tracep->declBus(c+3629,"doutb_bypass", false,-1, 31,0);
    tracep->declBus(c+3630,"doutb_byram", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_sdpram_inst ");
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declArray(c+3823,"MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declArray(c+3826,"CLOCKING_MODE", false,-1, 95,0);
    tracep->declQuad(c+3775,"ECC_MODE", false,-1, 47,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declArray(c+3780,"WAKEUP_TIME", false,-1, 103,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declArray(c+3787,"WRITE_MODE_B", false,-1, 79,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBus(c+3625,"wea", false,-1, 0,0);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+3626,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3630,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declBus(c+3779,"P_MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_base_inst ");
    tracep->declBus(c+3779,"MEMORY_TYPE", false,-1, 31,0);
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3779,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"VERSION", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3830,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3750,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3625,"wea", false,-1, 0,0);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+3626,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3753,"douta", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3750,"web", false,-1, 0,0);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterrb", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb", false,-1);
    tracep->declBus(c+3630,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declArray(c+3823,"P_MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_B", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_ECC", false,-1, 31,0);
    tracep->declBus(c+3773,"P_MAX_DEPTH_DATA", false,-1, 31,0);
    tracep->declArray(c+3795,"P_ECC_MODE", false,-1, 175,0);
    tracep->declBus(c+3801,"P_MEMORY_OPT", false,-1, 23,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3801,"P_SDP_WRITE_MODE", false,-1, 23,0);
    tracep->declBus(c+3886,"rsta_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3886,"rstb_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3749,"NUM_CHAR_LOC", false,-1, 31,0);
    tracep->declBus(c+3749,"MAX_NUM_CHAR", false,-1, 31,0);
    tracep->declBus(c+3755,"P_MIN_WIDTH_DATA_SHFT", false,-1, 31,0);
    tracep->declBus(c+3759,"P_MIN_WIDTH_DATA_LDW", false,-1, 31,0);
    tracep->declBus(c+3749,"num_char_in_param", false,-1, 31,0);
    tracep->declBus(c+3903,"douta_bb", false,-1, 31,0);
    tracep->declBus(c+3904,"doutb_bb", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_i", false,-1);
    tracep->declBus(c+3625,"wea_i", false,-1, 0,0);
    tracep->declBus(c+723,"addra_i", false,-1, 7,0);
    tracep->declBus(c+3626,"dina_i", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regcea_i", false,-1);
    tracep->declBit(c+716,"enb_i", false,-1);
    tracep->declBus(c+3750,"web_i", false,-1, 0,0);
    tracep->declBus(c+724,"addrb_i", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb_i", false,-1, 31,0);
    tracep->declBit(c+716,"enb_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regceb_i", false,-1);
    tracep->declBit(c+3750,"sleep_int_a", false,-1);
    tracep->declBit(c+3750,"sleep_int_b", false,-1);
    tracep->declBus(c+723,"addra_aslp_sim", false,-1, 7,0);
    tracep->declBus(c+724,"addrb_aslp_sim", false,-1, 7,0);
    tracep->declBit(c+3750,"injectsbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectsbiterrb_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb_sim", false,-1);
    tracep->pushNamePrefix("config_drc ");
    tracep->declBit(c+3750,"drc_err_flag", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_rd_b ");
    tracep->declBit(c+3728,"clkb_int", false,-1);
    tracep->declBus(c+3755,"READ_DATA_WIDTH_B_ECC", false,-1, 31,0);
    tracep->declBus(c+724,"addrb_int", false,-1, 7,0);
    tracep->declBus(c+3837,"EMB_XDC", false,-1, 23,0);
    tracep->declBus(c+3630,"doutb_reg", false,-1, 31,0);
    tracep->declBus(c+3753,"rstb_val", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb_i", false,-1);
    tracep->declBit(c+3750,"dbiterrb_i", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_wr_a ");
    tracep->declBus(c+723,"addra_int", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init_zeroes ");
    tracep->declBus(c+32,"initword", false,-1, 31,0);
    tracep->popNamePrefix(3);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+3755,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3764,"LATENCY", false,-1, 31,0);
    tracep->declBus(c+3761,"SIZE", false,-1, 31,0);
    tracep->declBus(c+3884,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3762,"ADDR_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"rst", false,-1);
    tracep->declBit(c+3631,"wea", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3632,"dina", false,-1, 31,0);
    tracep->declBus(c+3633,"doutb", false,-1, 31,0);
    tracep->declBit(c+3634,"valid", false,-1);
    tracep->declBus(c+3635,"doutb_bypass", false,-1, 31,0);
    tracep->declBus(c+3636,"doutb_byram", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_sdpram_inst ");
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declArray(c+3823,"MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declArray(c+3826,"CLOCKING_MODE", false,-1, 95,0);
    tracep->declQuad(c+3775,"ECC_MODE", false,-1, 47,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declArray(c+3780,"WAKEUP_TIME", false,-1, 103,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declArray(c+3787,"WRITE_MODE_B", false,-1, 79,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBus(c+3631,"wea", false,-1, 0,0);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+3632,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3636,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declBus(c+3779,"P_MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_base_inst ");
    tracep->declBus(c+3779,"MEMORY_TYPE", false,-1, 31,0);
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3779,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"VERSION", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3830,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3750,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3631,"wea", false,-1, 0,0);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+3632,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3753,"douta", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3750,"web", false,-1, 0,0);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterrb", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb", false,-1);
    tracep->declBus(c+3636,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declArray(c+3823,"P_MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_B", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_ECC", false,-1, 31,0);
    tracep->declBus(c+3773,"P_MAX_DEPTH_DATA", false,-1, 31,0);
    tracep->declArray(c+3795,"P_ECC_MODE", false,-1, 175,0);
    tracep->declBus(c+3801,"P_MEMORY_OPT", false,-1, 23,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3801,"P_SDP_WRITE_MODE", false,-1, 23,0);
    tracep->declBus(c+3886,"rsta_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3886,"rstb_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3749,"NUM_CHAR_LOC", false,-1, 31,0);
    tracep->declBus(c+3749,"MAX_NUM_CHAR", false,-1, 31,0);
    tracep->declBus(c+3755,"P_MIN_WIDTH_DATA_SHFT", false,-1, 31,0);
    tracep->declBus(c+3759,"P_MIN_WIDTH_DATA_LDW", false,-1, 31,0);
    tracep->declBus(c+3749,"num_char_in_param", false,-1, 31,0);
    tracep->declBus(c+3905,"douta_bb", false,-1, 31,0);
    tracep->declBus(c+3906,"doutb_bb", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_i", false,-1);
    tracep->declBus(c+3631,"wea_i", false,-1, 0,0);
    tracep->declBus(c+723,"addra_i", false,-1, 7,0);
    tracep->declBus(c+3632,"dina_i", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regcea_i", false,-1);
    tracep->declBit(c+716,"enb_i", false,-1);
    tracep->declBus(c+3750,"web_i", false,-1, 0,0);
    tracep->declBus(c+724,"addrb_i", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb_i", false,-1, 31,0);
    tracep->declBit(c+716,"enb_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regceb_i", false,-1);
    tracep->declBit(c+3750,"sleep_int_a", false,-1);
    tracep->declBit(c+3750,"sleep_int_b", false,-1);
    tracep->declBus(c+723,"addra_aslp_sim", false,-1, 7,0);
    tracep->declBus(c+724,"addrb_aslp_sim", false,-1, 7,0);
    tracep->declBit(c+3750,"injectsbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectsbiterrb_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb_sim", false,-1);
    tracep->pushNamePrefix("config_drc ");
    tracep->declBit(c+3750,"drc_err_flag", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_rd_b ");
    tracep->declBit(c+3728,"clkb_int", false,-1);
    tracep->declBus(c+3755,"READ_DATA_WIDTH_B_ECC", false,-1, 31,0);
    tracep->declBus(c+724,"addrb_int", false,-1, 7,0);
    tracep->declBus(c+3837,"EMB_XDC", false,-1, 23,0);
    tracep->declBus(c+3636,"doutb_reg", false,-1, 31,0);
    tracep->declBus(c+3753,"rstb_val", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb_i", false,-1);
    tracep->declBit(c+3750,"dbiterrb_i", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_wr_a ");
    tracep->declBus(c+723,"addra_int", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init_zeroes ");
    tracep->declBus(c+33,"initword", false,-1, 31,0);
    tracep->popNamePrefix(3);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+3755,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3764,"LATENCY", false,-1, 31,0);
    tracep->declBus(c+3761,"SIZE", false,-1, 31,0);
    tracep->declBus(c+3884,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3762,"ADDR_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"rst", false,-1);
    tracep->declBit(c+3637,"wea", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3638,"dina", false,-1, 31,0);
    tracep->declBus(c+3639,"doutb", false,-1, 31,0);
    tracep->declBit(c+3640,"valid", false,-1);
    tracep->declBus(c+3641,"doutb_bypass", false,-1, 31,0);
    tracep->declBus(c+3642,"doutb_byram", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_sdpram_inst ");
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declArray(c+3823,"MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declArray(c+3826,"CLOCKING_MODE", false,-1, 95,0);
    tracep->declQuad(c+3775,"ECC_MODE", false,-1, 47,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declArray(c+3780,"WAKEUP_TIME", false,-1, 103,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declArray(c+3787,"WRITE_MODE_B", false,-1, 79,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBus(c+3637,"wea", false,-1, 0,0);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+3638,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3642,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declBus(c+3779,"P_MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_base_inst ");
    tracep->declBus(c+3779,"MEMORY_TYPE", false,-1, 31,0);
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3779,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"VERSION", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3830,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3750,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3637,"wea", false,-1, 0,0);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+3638,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3753,"douta", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3750,"web", false,-1, 0,0);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterrb", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb", false,-1);
    tracep->declBus(c+3642,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declArray(c+3823,"P_MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_B", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_ECC", false,-1, 31,0);
    tracep->declBus(c+3773,"P_MAX_DEPTH_DATA", false,-1, 31,0);
    tracep->declArray(c+3795,"P_ECC_MODE", false,-1, 175,0);
    tracep->declBus(c+3801,"P_MEMORY_OPT", false,-1, 23,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3801,"P_SDP_WRITE_MODE", false,-1, 23,0);
    tracep->declBus(c+3886,"rsta_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3886,"rstb_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3749,"NUM_CHAR_LOC", false,-1, 31,0);
    tracep->declBus(c+3749,"MAX_NUM_CHAR", false,-1, 31,0);
    tracep->declBus(c+3755,"P_MIN_WIDTH_DATA_SHFT", false,-1, 31,0);
    tracep->declBus(c+3759,"P_MIN_WIDTH_DATA_LDW", false,-1, 31,0);
    tracep->declBus(c+3749,"num_char_in_param", false,-1, 31,0);
    tracep->declBus(c+3907,"douta_bb", false,-1, 31,0);
    tracep->declBus(c+3908,"doutb_bb", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_i", false,-1);
    tracep->declBus(c+3637,"wea_i", false,-1, 0,0);
    tracep->declBus(c+723,"addra_i", false,-1, 7,0);
    tracep->declBus(c+3638,"dina_i", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regcea_i", false,-1);
    tracep->declBit(c+716,"enb_i", false,-1);
    tracep->declBus(c+3750,"web_i", false,-1, 0,0);
    tracep->declBus(c+724,"addrb_i", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb_i", false,-1, 31,0);
    tracep->declBit(c+716,"enb_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regceb_i", false,-1);
    tracep->declBit(c+3750,"sleep_int_a", false,-1);
    tracep->declBit(c+3750,"sleep_int_b", false,-1);
    tracep->declBus(c+723,"addra_aslp_sim", false,-1, 7,0);
    tracep->declBus(c+724,"addrb_aslp_sim", false,-1, 7,0);
    tracep->declBit(c+3750,"injectsbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectsbiterrb_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb_sim", false,-1);
    tracep->pushNamePrefix("config_drc ");
    tracep->declBit(c+3750,"drc_err_flag", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_rd_b ");
    tracep->declBit(c+3728,"clkb_int", false,-1);
    tracep->declBus(c+3755,"READ_DATA_WIDTH_B_ECC", false,-1, 31,0);
    tracep->declBus(c+724,"addrb_int", false,-1, 7,0);
    tracep->declBus(c+3837,"EMB_XDC", false,-1, 23,0);
    tracep->declBus(c+3642,"doutb_reg", false,-1, 31,0);
    tracep->declBus(c+3753,"rstb_val", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb_i", false,-1);
    tracep->declBit(c+3750,"dbiterrb_i", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_wr_a ");
    tracep->declBus(c+723,"addra_int", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init_zeroes ");
    tracep->declBus(c+34,"initword", false,-1, 31,0);
    tracep->popNamePrefix(3);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+3755,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3764,"LATENCY", false,-1, 31,0);
    tracep->declBus(c+3761,"SIZE", false,-1, 31,0);
    tracep->declBus(c+3884,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3762,"ADDR_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"rst", false,-1);
    tracep->declBit(c+3643,"wea", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3644,"dina", false,-1, 31,0);
    tracep->declBus(c+3645,"doutb", false,-1, 31,0);
    tracep->declBit(c+3646,"valid", false,-1);
    tracep->declBus(c+3647,"doutb_bypass", false,-1, 31,0);
    tracep->declBus(c+3648,"doutb_byram", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_sdpram_inst ");
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declArray(c+3823,"MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declArray(c+3826,"CLOCKING_MODE", false,-1, 95,0);
    tracep->declQuad(c+3775,"ECC_MODE", false,-1, 47,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declArray(c+3780,"WAKEUP_TIME", false,-1, 103,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declArray(c+3787,"WRITE_MODE_B", false,-1, 79,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBus(c+3643,"wea", false,-1, 0,0);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+3644,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3648,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declBus(c+3779,"P_MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_base_inst ");
    tracep->declBus(c+3779,"MEMORY_TYPE", false,-1, 31,0);
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3779,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"VERSION", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3830,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3750,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3643,"wea", false,-1, 0,0);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+3644,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3753,"douta", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3750,"web", false,-1, 0,0);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterrb", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb", false,-1);
    tracep->declBus(c+3648,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declArray(c+3823,"P_MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_B", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_ECC", false,-1, 31,0);
    tracep->declBus(c+3773,"P_MAX_DEPTH_DATA", false,-1, 31,0);
    tracep->declArray(c+3795,"P_ECC_MODE", false,-1, 175,0);
    tracep->declBus(c+3801,"P_MEMORY_OPT", false,-1, 23,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3801,"P_SDP_WRITE_MODE", false,-1, 23,0);
    tracep->declBus(c+3886,"rsta_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3886,"rstb_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3749,"NUM_CHAR_LOC", false,-1, 31,0);
    tracep->declBus(c+3749,"MAX_NUM_CHAR", false,-1, 31,0);
    tracep->declBus(c+3755,"P_MIN_WIDTH_DATA_SHFT", false,-1, 31,0);
    tracep->declBus(c+3759,"P_MIN_WIDTH_DATA_LDW", false,-1, 31,0);
    tracep->declBus(c+3749,"num_char_in_param", false,-1, 31,0);
    tracep->declBus(c+3909,"douta_bb", false,-1, 31,0);
    tracep->declBus(c+3910,"doutb_bb", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_i", false,-1);
    tracep->declBus(c+3643,"wea_i", false,-1, 0,0);
    tracep->declBus(c+723,"addra_i", false,-1, 7,0);
    tracep->declBus(c+3644,"dina_i", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regcea_i", false,-1);
    tracep->declBit(c+716,"enb_i", false,-1);
    tracep->declBus(c+3750,"web_i", false,-1, 0,0);
    tracep->declBus(c+724,"addrb_i", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb_i", false,-1, 31,0);
    tracep->declBit(c+716,"enb_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regceb_i", false,-1);
    tracep->declBit(c+3750,"sleep_int_a", false,-1);
    tracep->declBit(c+3750,"sleep_int_b", false,-1);
    tracep->declBus(c+723,"addra_aslp_sim", false,-1, 7,0);
    tracep->declBus(c+724,"addrb_aslp_sim", false,-1, 7,0);
    tracep->declBit(c+3750,"injectsbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectsbiterrb_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb_sim", false,-1);
    tracep->pushNamePrefix("config_drc ");
    tracep->declBit(c+3750,"drc_err_flag", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_rd_b ");
    tracep->declBit(c+3728,"clkb_int", false,-1);
    tracep->declBus(c+3755,"READ_DATA_WIDTH_B_ECC", false,-1, 31,0);
    tracep->declBus(c+724,"addrb_int", false,-1, 7,0);
    tracep->declBus(c+3837,"EMB_XDC", false,-1, 23,0);
    tracep->declBus(c+3648,"doutb_reg", false,-1, 31,0);
    tracep->declBus(c+3753,"rstb_val", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb_i", false,-1);
    tracep->declBit(c+3750,"dbiterrb_i", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_wr_a ");
    tracep->declBus(c+723,"addra_int", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init_zeroes ");
    tracep->declBus(c+35,"initword", false,-1, 31,0);
    tracep->popNamePrefix(3);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+3755,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3764,"LATENCY", false,-1, 31,0);
    tracep->declBus(c+3761,"SIZE", false,-1, 31,0);
    tracep->declBus(c+3884,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3762,"ADDR_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"rst", false,-1);
    tracep->declBit(c+3649,"wea", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3626,"dina", false,-1, 31,0);
    tracep->declBus(c+3650,"doutb", false,-1, 31,0);
    tracep->declBit(c+3651,"valid", false,-1);
    tracep->declBus(c+3652,"doutb_bypass", false,-1, 31,0);
    tracep->declBus(c+3653,"doutb_byram", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_sdpram_inst ");
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declArray(c+3823,"MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declArray(c+3826,"CLOCKING_MODE", false,-1, 95,0);
    tracep->declQuad(c+3775,"ECC_MODE", false,-1, 47,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declArray(c+3780,"WAKEUP_TIME", false,-1, 103,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declArray(c+3787,"WRITE_MODE_B", false,-1, 79,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBus(c+3649,"wea", false,-1, 0,0);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+3626,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3653,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declBus(c+3779,"P_MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_base_inst ");
    tracep->declBus(c+3779,"MEMORY_TYPE", false,-1, 31,0);
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3779,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"VERSION", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3830,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3750,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3649,"wea", false,-1, 0,0);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+3626,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3753,"douta", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3750,"web", false,-1, 0,0);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterrb", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb", false,-1);
    tracep->declBus(c+3653,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declArray(c+3823,"P_MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_B", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_ECC", false,-1, 31,0);
    tracep->declBus(c+3773,"P_MAX_DEPTH_DATA", false,-1, 31,0);
    tracep->declArray(c+3795,"P_ECC_MODE", false,-1, 175,0);
    tracep->declBus(c+3801,"P_MEMORY_OPT", false,-1, 23,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3801,"P_SDP_WRITE_MODE", false,-1, 23,0);
    tracep->declBus(c+3886,"rsta_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3886,"rstb_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3749,"NUM_CHAR_LOC", false,-1, 31,0);
    tracep->declBus(c+3749,"MAX_NUM_CHAR", false,-1, 31,0);
    tracep->declBus(c+3755,"P_MIN_WIDTH_DATA_SHFT", false,-1, 31,0);
    tracep->declBus(c+3759,"P_MIN_WIDTH_DATA_LDW", false,-1, 31,0);
    tracep->declBus(c+3749,"num_char_in_param", false,-1, 31,0);
    tracep->declBus(c+3911,"douta_bb", false,-1, 31,0);
    tracep->declBus(c+3912,"doutb_bb", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_i", false,-1);
    tracep->declBus(c+3649,"wea_i", false,-1, 0,0);
    tracep->declBus(c+723,"addra_i", false,-1, 7,0);
    tracep->declBus(c+3626,"dina_i", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regcea_i", false,-1);
    tracep->declBit(c+716,"enb_i", false,-1);
    tracep->declBus(c+3750,"web_i", false,-1, 0,0);
    tracep->declBus(c+724,"addrb_i", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb_i", false,-1, 31,0);
    tracep->declBit(c+716,"enb_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regceb_i", false,-1);
    tracep->declBit(c+3750,"sleep_int_a", false,-1);
    tracep->declBit(c+3750,"sleep_int_b", false,-1);
    tracep->declBus(c+723,"addra_aslp_sim", false,-1, 7,0);
    tracep->declBus(c+724,"addrb_aslp_sim", false,-1, 7,0);
    tracep->declBit(c+3750,"injectsbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectsbiterrb_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb_sim", false,-1);
    tracep->pushNamePrefix("config_drc ");
    tracep->declBit(c+3750,"drc_err_flag", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_rd_b ");
    tracep->declBit(c+3728,"clkb_int", false,-1);
    tracep->declBus(c+3755,"READ_DATA_WIDTH_B_ECC", false,-1, 31,0);
    tracep->declBus(c+724,"addrb_int", false,-1, 7,0);
    tracep->declBus(c+3837,"EMB_XDC", false,-1, 23,0);
    tracep->declBus(c+3653,"doutb_reg", false,-1, 31,0);
    tracep->declBus(c+3753,"rstb_val", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb_i", false,-1);
    tracep->declBit(c+3750,"dbiterrb_i", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_wr_a ");
    tracep->declBus(c+723,"addra_int", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init_zeroes ");
    tracep->declBus(c+36,"initword", false,-1, 31,0);
    tracep->popNamePrefix(3);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+3755,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3764,"LATENCY", false,-1, 31,0);
    tracep->declBus(c+3761,"SIZE", false,-1, 31,0);
    tracep->declBus(c+3884,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3762,"ADDR_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"rst", false,-1);
    tracep->declBit(c+3654,"wea", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3632,"dina", false,-1, 31,0);
    tracep->declBus(c+3655,"doutb", false,-1, 31,0);
    tracep->declBit(c+3656,"valid", false,-1);
    tracep->declBus(c+3657,"doutb_bypass", false,-1, 31,0);
    tracep->declBus(c+3658,"doutb_byram", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_sdpram_inst ");
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declArray(c+3823,"MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declArray(c+3826,"CLOCKING_MODE", false,-1, 95,0);
    tracep->declQuad(c+3775,"ECC_MODE", false,-1, 47,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declArray(c+3780,"WAKEUP_TIME", false,-1, 103,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declArray(c+3787,"WRITE_MODE_B", false,-1, 79,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBus(c+3654,"wea", false,-1, 0,0);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+3632,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3658,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declBus(c+3779,"P_MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_base_inst ");
    tracep->declBus(c+3779,"MEMORY_TYPE", false,-1, 31,0);
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3779,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"VERSION", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3830,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3750,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3654,"wea", false,-1, 0,0);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+3632,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3753,"douta", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3750,"web", false,-1, 0,0);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterrb", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb", false,-1);
    tracep->declBus(c+3658,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declArray(c+3823,"P_MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_B", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_ECC", false,-1, 31,0);
    tracep->declBus(c+3773,"P_MAX_DEPTH_DATA", false,-1, 31,0);
    tracep->declArray(c+3795,"P_ECC_MODE", false,-1, 175,0);
    tracep->declBus(c+3801,"P_MEMORY_OPT", false,-1, 23,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3801,"P_SDP_WRITE_MODE", false,-1, 23,0);
    tracep->declBus(c+3886,"rsta_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3886,"rstb_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3749,"NUM_CHAR_LOC", false,-1, 31,0);
    tracep->declBus(c+3749,"MAX_NUM_CHAR", false,-1, 31,0);
    tracep->declBus(c+3755,"P_MIN_WIDTH_DATA_SHFT", false,-1, 31,0);
    tracep->declBus(c+3759,"P_MIN_WIDTH_DATA_LDW", false,-1, 31,0);
    tracep->declBus(c+3749,"num_char_in_param", false,-1, 31,0);
    tracep->declBus(c+3913,"douta_bb", false,-1, 31,0);
    tracep->declBus(c+3914,"doutb_bb", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_i", false,-1);
    tracep->declBus(c+3654,"wea_i", false,-1, 0,0);
    tracep->declBus(c+723,"addra_i", false,-1, 7,0);
    tracep->declBus(c+3632,"dina_i", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regcea_i", false,-1);
    tracep->declBit(c+716,"enb_i", false,-1);
    tracep->declBus(c+3750,"web_i", false,-1, 0,0);
    tracep->declBus(c+724,"addrb_i", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb_i", false,-1, 31,0);
    tracep->declBit(c+716,"enb_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regceb_i", false,-1);
    tracep->declBit(c+3750,"sleep_int_a", false,-1);
    tracep->declBit(c+3750,"sleep_int_b", false,-1);
    tracep->declBus(c+723,"addra_aslp_sim", false,-1, 7,0);
    tracep->declBus(c+724,"addrb_aslp_sim", false,-1, 7,0);
    tracep->declBit(c+3750,"injectsbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectsbiterrb_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb_sim", false,-1);
    tracep->pushNamePrefix("config_drc ");
    tracep->declBit(c+3750,"drc_err_flag", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_rd_b ");
    tracep->declBit(c+3728,"clkb_int", false,-1);
    tracep->declBus(c+3755,"READ_DATA_WIDTH_B_ECC", false,-1, 31,0);
    tracep->declBus(c+724,"addrb_int", false,-1, 7,0);
    tracep->declBus(c+3837,"EMB_XDC", false,-1, 23,0);
    tracep->declBus(c+3658,"doutb_reg", false,-1, 31,0);
    tracep->declBus(c+3753,"rstb_val", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb_i", false,-1);
    tracep->declBit(c+3750,"dbiterrb_i", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_wr_a ");
    tracep->declBus(c+723,"addra_int", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init_zeroes ");
    tracep->declBus(c+37,"initword", false,-1, 31,0);
    tracep->popNamePrefix(3);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+3755,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3764,"LATENCY", false,-1, 31,0);
    tracep->declBus(c+3761,"SIZE", false,-1, 31,0);
    tracep->declBus(c+3884,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3762,"ADDR_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"rst", false,-1);
    tracep->declBit(c+3659,"wea", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3638,"dina", false,-1, 31,0);
    tracep->declBus(c+3660,"doutb", false,-1, 31,0);
    tracep->declBit(c+3661,"valid", false,-1);
    tracep->declBus(c+3662,"doutb_bypass", false,-1, 31,0);
    tracep->declBus(c+3663,"doutb_byram", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_sdpram_inst ");
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declArray(c+3823,"MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declArray(c+3826,"CLOCKING_MODE", false,-1, 95,0);
    tracep->declQuad(c+3775,"ECC_MODE", false,-1, 47,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declArray(c+3780,"WAKEUP_TIME", false,-1, 103,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declArray(c+3787,"WRITE_MODE_B", false,-1, 79,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBus(c+3659,"wea", false,-1, 0,0);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+3638,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3663,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declBus(c+3779,"P_MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_base_inst ");
    tracep->declBus(c+3779,"MEMORY_TYPE", false,-1, 31,0);
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3779,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"VERSION", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3830,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3750,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3659,"wea", false,-1, 0,0);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+3638,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3753,"douta", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3750,"web", false,-1, 0,0);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterrb", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb", false,-1);
    tracep->declBus(c+3663,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declArray(c+3823,"P_MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_B", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_ECC", false,-1, 31,0);
    tracep->declBus(c+3773,"P_MAX_DEPTH_DATA", false,-1, 31,0);
    tracep->declArray(c+3795,"P_ECC_MODE", false,-1, 175,0);
    tracep->declBus(c+3801,"P_MEMORY_OPT", false,-1, 23,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3801,"P_SDP_WRITE_MODE", false,-1, 23,0);
    tracep->declBus(c+3886,"rsta_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3886,"rstb_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3749,"NUM_CHAR_LOC", false,-1, 31,0);
    tracep->declBus(c+3749,"MAX_NUM_CHAR", false,-1, 31,0);
    tracep->declBus(c+3755,"P_MIN_WIDTH_DATA_SHFT", false,-1, 31,0);
    tracep->declBus(c+3759,"P_MIN_WIDTH_DATA_LDW", false,-1, 31,0);
    tracep->declBus(c+3749,"num_char_in_param", false,-1, 31,0);
    tracep->declBus(c+3915,"douta_bb", false,-1, 31,0);
    tracep->declBus(c+3916,"doutb_bb", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_i", false,-1);
    tracep->declBus(c+3659,"wea_i", false,-1, 0,0);
    tracep->declBus(c+723,"addra_i", false,-1, 7,0);
    tracep->declBus(c+3638,"dina_i", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regcea_i", false,-1);
    tracep->declBit(c+716,"enb_i", false,-1);
    tracep->declBus(c+3750,"web_i", false,-1, 0,0);
    tracep->declBus(c+724,"addrb_i", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb_i", false,-1, 31,0);
    tracep->declBit(c+716,"enb_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regceb_i", false,-1);
    tracep->declBit(c+3750,"sleep_int_a", false,-1);
    tracep->declBit(c+3750,"sleep_int_b", false,-1);
    tracep->declBus(c+723,"addra_aslp_sim", false,-1, 7,0);
    tracep->declBus(c+724,"addrb_aslp_sim", false,-1, 7,0);
    tracep->declBit(c+3750,"injectsbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectsbiterrb_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb_sim", false,-1);
    tracep->pushNamePrefix("config_drc ");
    tracep->declBit(c+3750,"drc_err_flag", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_rd_b ");
    tracep->declBit(c+3728,"clkb_int", false,-1);
    tracep->declBus(c+3755,"READ_DATA_WIDTH_B_ECC", false,-1, 31,0);
    tracep->declBus(c+724,"addrb_int", false,-1, 7,0);
    tracep->declBus(c+3837,"EMB_XDC", false,-1, 23,0);
    tracep->declBus(c+3663,"doutb_reg", false,-1, 31,0);
    tracep->declBus(c+3753,"rstb_val", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb_i", false,-1);
    tracep->declBit(c+3750,"dbiterrb_i", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_wr_a ");
    tracep->declBus(c+723,"addra_int", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init_zeroes ");
    tracep->declBus(c+38,"initword", false,-1, 31,0);
    tracep->popNamePrefix(3);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data__0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+3755,"DATA_WIDTH", false,-1, 31,0);
    tracep->declBus(c+3764,"LATENCY", false,-1, 31,0);
    tracep->declBus(c+3761,"SIZE", false,-1, 31,0);
    tracep->declBus(c+3884,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3762,"ADDR_WIDTH", false,-1, 31,0);
    tracep->declBit(c+3728,"clk", false,-1);
    tracep->declBit(c+423,"rst", false,-1);
    tracep->declBit(c+3664,"wea", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3644,"dina", false,-1, 31,0);
    tracep->declBus(c+3665,"doutb", false,-1, 31,0);
    tracep->declBit(c+3666,"valid", false,-1);
    tracep->declBus(c+3667,"doutb_bypass", false,-1, 31,0);
    tracep->declBus(c+3668,"doutb_byram", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_sdpram_inst ");
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declArray(c+3823,"MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declArray(c+3826,"CLOCKING_MODE", false,-1, 95,0);
    tracep->declQuad(c+3775,"ECC_MODE", false,-1, 47,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declArray(c+3780,"WAKEUP_TIME", false,-1, 103,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declArray(c+3787,"WRITE_MODE_B", false,-1, 79,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBus(c+3664,"wea", false,-1, 0,0);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+3644,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3668,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declBus(c+3779,"P_MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3779,"P_WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->pushNamePrefix("xpm_memory_base_inst ");
    tracep->declBus(c+3779,"MEMORY_TYPE", false,-1, 31,0);
    tracep->declBus(c+3885,"MEMORY_SIZE", false,-1, 31,0);
    tracep->declBus(c+3779,"MEMORY_PRIMITIVE", false,-1, 31,0);
    tracep->declBus(c+3784,"CLOCKING_MODE", false,-1, 31,0);
    tracep->declBus(c+3784,"ECC_MODE", false,-1, 31,0);
    tracep->declBus(c+3777,"MEMORY_INIT_FILE", false,-1, 31,0);
    tracep->declBus(c+3778,"MEMORY_INIT_PARAM", false,-1, 7,0);
    tracep->declBus(c+3779,"USE_MEM_INIT", false,-1, 31,0);
    tracep->declBus(c+3785,"MEMORY_OPTIMIZATION", false,-1, 31,0);
    tracep->declBus(c+3784,"WAKEUP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"AUTO_SLEEP_TIME", false,-1, 31,0);
    tracep->declBus(c+3784,"MESSAGE_CONTROL", false,-1, 31,0);
    tracep->declBus(c+3784,"VERSION", false,-1, 31,0);
    tracep->declBus(c+3784,"USE_EMBEDDED_CONSTRAINT", false,-1, 31,0);
    tracep->declBus(c+3784,"CASCADE_HEIGHT", false,-1, 31,0);
    tracep->declBus(c+3784,"SIM_ASSERT_CHK", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_A", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_A", false,-1, 7,0);
    tracep->declBus(c+3830,"READ_LATENCY_A", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"WRITE_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"READ_DATA_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3886,"BYTE_WRITE_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3786,"ADDR_WIDTH_B", false,-1, 31,0);
    tracep->declBus(c+3778,"READ_RESET_VALUE_B", false,-1, 7,0);
    tracep->declBus(c+3779,"READ_LATENCY_B", false,-1, 31,0);
    tracep->declBus(c+3779,"WRITE_MODE_B", false,-1, 31,0);
    tracep->declBus(c+3790,"RST_MODE_B", false,-1, 31,0);
    tracep->declBit(c+3750,"sleep", false,-1);
    tracep->declBit(c+3728,"clka", false,-1);
    tracep->declBit(c+3750,"rsta", false,-1);
    tracep->declBit(c+3738,"ena", false,-1);
    tracep->declBit(c+3750,"regcea", false,-1);
    tracep->declBus(c+3664,"wea", false,-1, 0,0);
    tracep->declBus(c+723,"addra", false,-1, 7,0);
    tracep->declBus(c+3644,"dina", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterra", false,-1);
    tracep->declBit(c+3750,"injectdbiterra", false,-1);
    tracep->declBus(c+3753,"douta", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterra", false,-1);
    tracep->declBit(c+3750,"dbiterra", false,-1);
    tracep->declBit(c+3728,"clkb", false,-1);
    tracep->declBit(c+423,"rstb", false,-1);
    tracep->declBit(c+716,"enb", false,-1);
    tracep->declBit(c+3750,"regceb", false,-1);
    tracep->declBus(c+3750,"web", false,-1, 0,0);
    tracep->declBus(c+724,"addrb", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb", false,-1, 31,0);
    tracep->declBit(c+3750,"injectsbiterrb", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb", false,-1);
    tracep->declBus(c+3668,"doutb", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb", false,-1);
    tracep->declBit(c+3750,"dbiterrb", false,-1);
    tracep->declArray(c+3823,"P_MEMORY_PRIMITIVE", false,-1, 87,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_B", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA", false,-1, 31,0);
    tracep->declBus(c+3886,"P_MIN_WIDTH_DATA_ECC", false,-1, 31,0);
    tracep->declBus(c+3773,"P_MAX_DEPTH_DATA", false,-1, 31,0);
    tracep->declArray(c+3795,"P_ECC_MODE", false,-1, 175,0);
    tracep->declBus(c+3801,"P_MEMORY_OPT", false,-1, 23,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3886,"P_WIDTH_COL_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_COLS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_A", false,-1, 31,0);
    tracep->declBus(c+3779,"P_NUM_ROWS_READ_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_A", false,-1, 31,0);
    tracep->declBus(c+3786,"P_WIDTH_ADDR_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_WIDTH_ADDR_LSB_READ_B", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_A", false,-1, 31,0);
    tracep->declBus(c+3784,"P_ENABLE_BYTE_WRITE_B", false,-1, 31,0);
    tracep->declBus(c+3801,"P_SDP_WRITE_MODE", false,-1, 23,0);
    tracep->declBus(c+3886,"rsta_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3886,"rstb_loop_iter", false,-1, 31,0);
    tracep->declBus(c+3749,"NUM_CHAR_LOC", false,-1, 31,0);
    tracep->declBus(c+3749,"MAX_NUM_CHAR", false,-1, 31,0);
    tracep->declBus(c+3755,"P_MIN_WIDTH_DATA_SHFT", false,-1, 31,0);
    tracep->declBus(c+3759,"P_MIN_WIDTH_DATA_LDW", false,-1, 31,0);
    tracep->declBus(c+3749,"num_char_in_param", false,-1, 31,0);
    tracep->declBus(c+3917,"douta_bb", false,-1, 31,0);
    tracep->declBus(c+3918,"doutb_bb", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_i", false,-1);
    tracep->declBus(c+3664,"wea_i", false,-1, 0,0);
    tracep->declBus(c+723,"addra_i", false,-1, 7,0);
    tracep->declBus(c+3644,"dina_i", false,-1, 31,0);
    tracep->declBit(c+3738,"ena_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regcea_i", false,-1);
    tracep->declBit(c+716,"enb_i", false,-1);
    tracep->declBus(c+3750,"web_i", false,-1, 0,0);
    tracep->declBus(c+724,"addrb_i", false,-1, 7,0);
    tracep->declBus(c+3753,"dinb_i", false,-1, 31,0);
    tracep->declBit(c+716,"enb_o_pipe_ctrl", false,-1);
    tracep->declBit(c+3750,"regceb_i", false,-1);
    tracep->declBit(c+3750,"sleep_int_a", false,-1);
    tracep->declBit(c+3750,"sleep_int_b", false,-1);
    tracep->declBus(c+723,"addra_aslp_sim", false,-1, 7,0);
    tracep->declBus(c+724,"addrb_aslp_sim", false,-1, 7,0);
    tracep->declBit(c+3750,"injectsbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterra_sim", false,-1);
    tracep->declBit(c+3750,"injectsbiterrb_sim", false,-1);
    tracep->declBit(c+3750,"injectdbiterrb_sim", false,-1);
    tracep->pushNamePrefix("config_drc ");
    tracep->declBit(c+3750,"drc_err_flag", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_rd_b ");
    tracep->declBit(c+3728,"clkb_int", false,-1);
    tracep->declBus(c+3755,"READ_DATA_WIDTH_B_ECC", false,-1, 31,0);
    tracep->declBus(c+724,"addrb_int", false,-1, 7,0);
    tracep->declBus(c+3837,"EMB_XDC", false,-1, 23,0);
    tracep->declBus(c+3668,"doutb_reg", false,-1, 31,0);
    tracep->declBus(c+3753,"rstb_val", false,-1, 31,0);
    tracep->declBit(c+3750,"sbiterrb_i", false,-1);
    tracep->declBit(c+3750,"dbiterrb_i", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_wr_a ");
    tracep->declBus(c+723,"addra_int", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init_zeroes ");
    tracep->declBus(c+39,"initword", false,-1, 31,0);
    tracep->popNamePrefix(3);
}

VL_ATTR_COLD void VSocLite___024root__trace_init_top(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_init_top\n"); );
    // Body
    VSocLite___024root__trace_init_sub__TOP__0(vlSelf, tracep);
    tracep->pushNamePrefix("SocLite ");
    tracep->pushNamePrefix("axi4buf ");
    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi4buf__0(vlSelf, tracep);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("axi4buf_1 ");
    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi4buf_1__0(vlSelf, tracep);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("axi4buf_2 ");
    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi4buf_2__0(vlSelf, tracep);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("axi_cpu ");
    tracep->pushNamePrefix("my_cpu ");
    tracep->pushNamePrefix("U_DCache ");
    tracep->pushNamePrefix("genblk6[0] ");
    tracep->pushNamePrefix("dcache_ram_tag ");
    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_tag__0(vlSelf, tracep);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk1[0] ");
    tracep->pushNamePrefix("dcache_ram_data ");
    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data__0(vlSelf, tracep);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[1] ");
    tracep->pushNamePrefix("dcache_ram_data ");
    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data__0(vlSelf, tracep);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[2] ");
    tracep->pushNamePrefix("dcache_ram_data ");
    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data__0(vlSelf, tracep);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[3] ");
    tracep->pushNamePrefix("dcache_ram_data ");
    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data__0(vlSelf, tracep);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("genblk6[1] ");
    tracep->pushNamePrefix("dcache_ram_tag ");
    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_tag__0(vlSelf, tracep);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk1[0] ");
    tracep->pushNamePrefix("dcache_ram_data ");
    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data__0(vlSelf, tracep);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[1] ");
    tracep->pushNamePrefix("dcache_ram_data ");
    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data__0(vlSelf, tracep);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[2] ");
    tracep->pushNamePrefix("dcache_ram_data ");
    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data__0(vlSelf, tracep);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[3] ");
    tracep->pushNamePrefix("dcache_ram_data ");
    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data__0(vlSelf, tracep);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("U_Icache ");
    tracep->pushNamePrefix("genblk4[0] ");
    tracep->pushNamePrefix("genblk1[0] ");
    tracep->pushNamePrefix("ram_bank ");
    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank__0(vlSelf, tracep);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[1] ");
    tracep->pushNamePrefix("ram_bank ");
    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank__0(vlSelf, tracep);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[2] ");
    tracep->pushNamePrefix("ram_bank ");
    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank__0(vlSelf, tracep);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[3] ");
    tracep->pushNamePrefix("ram_bank ");
    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank__0(vlSelf, tracep);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("ram_tag ");
    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__ram_tag__0(vlSelf, tracep);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[1] ");
    tracep->pushNamePrefix("genblk1[0] ");
    tracep->pushNamePrefix("ram_bank ");
    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank__0(vlSelf, tracep);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[1] ");
    tracep->pushNamePrefix("ram_bank ");
    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank__0(vlSelf, tracep);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[2] ");
    tracep->pushNamePrefix("ram_bank ");
    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank__0(vlSelf, tracep);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[3] ");
    tracep->pushNamePrefix("ram_bank ");
    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank__0(vlSelf, tracep);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("ram_tag ");
    VSocLite___024root__trace_init_sub__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__ram_tag__0(vlSelf, tracep);
    tracep->popNamePrefix(6);
}

VL_ATTR_COLD void VSocLite___024root__trace_full_top_0(void* voidSelf, VerilatedVcd* tracep);
void VSocLite___024root__trace_chg_top_0(void* voidSelf, VerilatedVcd* tracep);
void VSocLite___024root__trace_cleanup(void* voidSelf, VerilatedVcd* /*unused*/);

VL_ATTR_COLD void VSocLite___024root__trace_register(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_register\n"); );
    // Body
    tracep->addFullCb(&VSocLite___024root__trace_full_top_0, vlSelf);
    tracep->addChgCb(&VSocLite___024root__trace_chg_top_0, vlSelf);
    tracep->addCleanupCb(&VSocLite___024root__trace_cleanup, vlSelf);
}

VL_ATTR_COLD void VSocLite___024root__trace_full_sub_0(VSocLite___024root* vlSelf, VerilatedVcd* tracep);

VL_ATTR_COLD void VSocLite___024root__trace_full_top_0(void* voidSelf, VerilatedVcd* tracep) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_full_top_0\n"); );
    // Init
    VSocLite___024root* const __restrict vlSelf VL_ATTR_UNUSED = static_cast<VSocLite___024root*>(voidSelf);
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    // Body
    VSocLite___024root__trace_full_sub_0((&vlSymsp->TOP), tracep);
}

VL_ATTR_COLD void VSocLite___024root__trace_full_sub_0(VSocLite___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root__trace_full_sub_0\n"); );
    // Init
    vluint32_t* const oldp VL_ATTR_UNUSED = tracep->oldp(vlSymsp->__Vm_baseCode);
    VlWide<4>/*127:0*/ __Vtemp_hceabb219__0;
    VlWide<3>/*95:0*/ __Vtemp_hba79ffa6__0;
    VlWide<4>/*127:0*/ __Vtemp_ha57715be__0;
    VlWide<3>/*95:0*/ __Vtemp_h38f833f8__0;
    VlWide<3>/*95:0*/ __Vtemp_h17b98bfc__0;
    VlWide<6>/*191:0*/ __Vtemp_h9ed827f6__0;
    VlWide<3>/*95:0*/ __Vtemp_hbcfe2eba__0;
    VlWide<3>/*95:0*/ __Vtemp_hae1ece89__0;
    // Body
    tracep->fullIData(oldp+1,(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__initvar),32);
    tracep->fullIData(oldp+2,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword),32);
    tracep->fullIData(oldp+3,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword),32);
    tracep->fullIData(oldp+4,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword),32);
    tracep->fullIData(oldp+5,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__initvar),32);
    tracep->fullIData(oldp+6,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__initvar),32);
    tracep->fullIData(oldp+7,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__initvar),32);
    tracep->fullIData(oldp+8,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__initvar),32);
    tracep->fullIData(oldp+9,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__initvar),32);
    tracep->fullIData(oldp+10,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_b_deq__DOT__initvar),32);
    tracep->fullIData(oldp+11,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__initvar),32);
    tracep->fullIData(oldp+12,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__initvar),32);
    tracep->fullIData(oldp+13,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__initvar),32);
    tracep->fullIData(oldp+14,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__initvar),32);
    tracep->fullIData(oldp+15,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_b_deq__DOT__initvar),32);
    tracep->fullIData(oldp+16,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__initvar),32);
    tracep->fullIData(oldp+17,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__initvar),32);
    tracep->fullIData(oldp+18,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__initvar),32);
    tracep->fullIData(oldp+19,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__initvar),32);
    tracep->fullIData(oldp+20,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__ram_tag.__PVT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword),32);
    tracep->fullIData(oldp+21,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__ram_tag.__PVT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword),32);
    tracep->fullIData(oldp+22,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_tag.__PVT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword),32);
    tracep->fullIData(oldp+23,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_tag.__PVT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword),32);
    tracep->fullIData(oldp+24,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword),32);
    tracep->fullIData(oldp+25,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword),32);
    tracep->fullIData(oldp+26,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword),32);
    tracep->fullIData(oldp+27,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword),32);
    tracep->fullIData(oldp+28,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword),32);
    tracep->fullIData(oldp+29,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword),32);
    tracep->fullIData(oldp+30,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword),32);
    tracep->fullIData(oldp+31,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword),32);
    tracep->fullIData(oldp+32,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword),32);
    tracep->fullIData(oldp+33,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword),32);
    tracep->fullIData(oldp+34,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword),32);
    tracep->fullIData(oldp+35,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword),32);
    tracep->fullIData(oldp+36,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword),32);
    tracep->fullIData(oldp+37,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword),32);
    tracep->fullIData(oldp+38,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword),32);
    tracep->fullIData(oldp+39,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword),32);
    tracep->fullBit(oldp+40,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__full)))));
    tracep->fullBit(oldp+41,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__master_req_axi_awvalid));
    tracep->fullCData(oldp+42,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy)
                                 ? ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                     ? 3U : ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                              ? 1U : 0U))
                                 : 0U)),4);
    tracep->fullIData(oldp+43,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy)
                                 ? ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                     ? ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_state))
                                         ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_Addr
                                         : 0U) : ((2U 
                                                   == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                                   ? 
                                                  ((1U 
                                                    == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))
                                                    ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_Addr
                                                    : 0U)
                                                   : 
                                                  ((3U 
                                                    == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                                    ? 0U
                                                    : 0U)))
                                 : 0U)),32);
    tracep->fullCData(oldp+44,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy)
                                 ? ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                     ? 0U : ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                              ? 3U : 0U))
                                 : 0U)),8);
    tracep->fullCData(oldp+45,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy)
                                 ? ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                     ? 2U : ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                              ? 2U : 0U))
                                 : 0U)),3);
    tracep->fullCData(oldp+46,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy)
                                 ? ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                     ? 1U : ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                              ? 1U : 0U))
                                 : 0U)),2);
    tracep->fullBit(oldp+47,(0U));
    tracep->fullCData(oldp+48,(0U),4);
    tracep->fullCData(oldp+49,(0U),3);
    tracep->fullBit(oldp+50,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__full)))));
    tracep->fullBit(oldp+51,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__master_req_axi_wvalid));
    tracep->fullIData(oldp+52,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy)
                                 ? ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                     ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_U_WData
                                     : ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                         ? ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))
                                             ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_WData[0U]
                                             : ((3U 
                                                 == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))
                                                 ? 
                                                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_WData[1U]
                                                 : 
                                                ((4U 
                                                  == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))
                                                  ? 
                                                 vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_WData[2U]
                                                  : 
                                                 ((5U 
                                                   == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))
                                                   ? 
                                                  vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_WData[3U]
                                                   : 0U))))
                                         : ((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                             ? 0U : 0U)))
                                 : 0U)),32);
    tracep->fullCData(oldp+53,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy)
                                 ? (0xfU & ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                             ? (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_U_WStrb)
                                             : ((2U 
                                                 == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                                 ? 0xfU
                                                 : 
                                                ((3U 
                                                  == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                                  ? 0U
                                                  : 0U))))
                                 : 0U)),4);
    tracep->fullBit(oldp+54,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy)
                               ? (1U & ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                         ? (2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_state))
                                         : ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                             ? (5U 
                                                == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))
                                             : ((3U 
                                                 == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                                 ? 0U
                                                 : 0U))))
                               : 0U)));
    tracep->fullBit(oldp+55,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy)
                               ? ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                   ? 1U : ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                            ? 1U : 0U))
                               : 0U)));
    tracep->fullBit(oldp+56,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__empty)))));
    tracep->fullCData(oldp+57,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data),4);
    tracep->fullCData(oldp+58,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__ram_resp_io_deq_bits_MPORT_data),2);
    tracep->fullBit(oldp+59,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__full)))));
    tracep->fullBit(oldp+60,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__master_req_axi_arvalid));
    tracep->fullIData(oldp+61,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy)
                                 ? ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                     ? ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state))
                                         ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_Addr
                                         : 0U) : ((2U 
                                                   == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                                   ? 
                                                  ((1U 
                                                    == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state))
                                                    ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_Addr
                                                    : 0U)
                                                   : 
                                                  ((3U 
                                                    == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                                    ? 
                                                   ((1U 
                                                     == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state))
                                                     ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_Addr
                                                     : 0U)
                                                    : 0U)))
                                 : 0U)),32);
    tracep->fullCData(oldp+62,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy)
                                 ? ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                     ? 0U : ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                              ? 3U : 
                                             ((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                               ? 3U
                                               : 0U)))
                                 : 0U)),8);
    tracep->fullCData(oldp+63,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy)
                                 ? (7U & ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                           ? (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_load_size)
                                           : ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                               ? 2U
                                               : ((3U 
                                                   == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                                   ? 2U
                                                   : 0U))))
                                 : 0U)),3);
    tracep->fullCData(oldp+64,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy)
                                 ? ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                     ? 1U : ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                              ? 1U : 
                                             ((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                               ? 1U
                                               : 0U)))
                                 : 0U)),2);
    tracep->fullBit(oldp+65,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy)
                               ? (1U & ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                         ? (2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state))
                                         : ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                             ? (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__data_rready)
                                             : ((3U 
                                                 == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                                 ? (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__inst_rready)
                                                 : 0U))))
                               : 0U)));
    tracep->fullBit(oldp+66,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__empty)))));
    tracep->fullCData(oldp+67,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data),4);
    tracep->fullIData(oldp+68,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_data_io_deq_bits_MPORT_data),32);
    tracep->fullCData(oldp+69,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_resp_io_deq_bits_MPORT_data),2);
    tracep->fullBit(oldp+70,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data));
    tracep->fullIData(oldp+71,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[0U]),32);
    tracep->fullBit(oldp+72,((0U != (0xfU & (- (IData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__rf_we)))))));
    tracep->fullCData(oldp+73,((0x1fU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[2U])),5);
    tracep->fullIData(oldp+74,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[1U]),32);
    tracep->fullBit(oldp+75,((((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_aw_ready) 
                               & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__latched) 
                                  | (~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__full)))) 
                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___GEN_63))));
    tracep->fullBit(oldp+76,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__empty)))));
    tracep->fullCData(oldp+77,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_id_io_deq_bits_MPORT_data),4);
    tracep->fullIData(oldp+78,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_addr_io_deq_bits_MPORT_data),32);
    tracep->fullCData(oldp+79,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_len_io_deq_bits_MPORT_data),8);
    tracep->fullCData(oldp+80,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_size_io_deq_bits_MPORT_data),3);
    tracep->fullCData(oldp+81,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_burst_io_deq_bits_MPORT_data),2);
    tracep->fullBit(oldp+82,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_lock_io_deq_bits_MPORT_data));
    tracep->fullCData(oldp+83,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_cache_io_deq_bits_MPORT_data),4);
    tracep->fullCData(oldp+84,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_prot_io_deq_bits_MPORT_data),3);
    tracep->fullBit(oldp+85,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_w_ready) 
                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_deq_valid))));
    tracep->fullBit(oldp+86,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__empty)))));
    tracep->fullIData(oldp+87,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__ram_data_io_deq_bits_MPORT_data),32);
    tracep->fullCData(oldp+88,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__ram_strb_io_deq_bits_MPORT_data),4);
    tracep->fullBit(oldp+89,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__ram_last_io_deq_bits_MPORT_data));
    tracep->fullBit(oldp+90,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__full)))));
    tracep->fullBit(oldp+91,(vlSelf->SocLite__DOT__axi4xbar_auto_in_b_valid));
    tracep->fullCData(oldp+92,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___T_77) 
                                | (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___T_78))),4);
    tracep->fullCData(oldp+93,((((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__muxState_3_0)
                                  ? vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_b_deq__DOT__ram_resp
                                 [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_b_deq__DOT__value_1]
                                  : 0U) | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__muxState_3_1)
                                            ? vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_b_deq__DOT__ram_resp
                                           [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_b_deq__DOT__value_1]
                                            : 0U))),2);
    tracep->fullBit(oldp+94,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_ar_ready) 
                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___GEN_47))));
    tracep->fullBit(oldp+95,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__empty)))));
    tracep->fullCData(oldp+96,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_id_io_deq_bits_MPORT_data),4);
    tracep->fullIData(oldp+97,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_addr_io_deq_bits_MPORT_data),32);
    tracep->fullCData(oldp+98,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_len_io_deq_bits_MPORT_data),8);
    tracep->fullCData(oldp+99,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_size_io_deq_bits_MPORT_data),3);
    tracep->fullCData(oldp+100,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_burst_io_deq_bits_MPORT_data),2);
    tracep->fullBit(oldp+101,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_lock_io_deq_bits_MPORT_data));
    tracep->fullCData(oldp+102,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_cache_io_deq_bits_MPORT_data),4);
    tracep->fullCData(oldp+103,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_prot_io_deq_bits_MPORT_data),3);
    tracep->fullBit(oldp+104,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__full)))));
    tracep->fullBit(oldp+105,(vlSelf->SocLite__DOT__axi4xbar_auto_in_r_valid));
    tracep->fullCData(oldp+106,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___T_54) 
                                 | (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___T_55))),4);
    tracep->fullIData(oldp+107,((((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__muxState_2_0)
                                   ? vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__ram_data
                                  [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__value_1]
                                   : 0U) | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__muxState_2_1)
                                             ? vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__ram_data
                                            [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__value_1]
                                             : 0U))),32);
    tracep->fullCData(oldp+108,((((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__muxState_2_0)
                                   ? vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__ram_resp
                                  [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__value_1]
                                   : 0U) | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__muxState_2_1)
                                             ? vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__ram_resp
                                            [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__value_1]
                                             : 0U))),2);
    tracep->fullBit(oldp+109,((((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__muxState_2_0) 
                                & (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data)) 
                               | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__muxState_2_1) 
                                  & (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data)))));
    tracep->fullBit(oldp+110,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__full)))));
    tracep->fullBit(oldp+111,(vlSelf->SocLite__DOT__axi4xbar_auto_out_1_aw_valid));
    tracep->fullBit(oldp+112,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__full)))));
    tracep->fullBit(oldp+113,(vlSelf->SocLite__DOT__axi4xbar_auto_out_1_w_valid));
    tracep->fullBit(oldp+114,((1U & ((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__full)) 
                                     & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__idle_3)
                                         ? (~ ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___readys_readys_T_5) 
                                               >> 1U))
                                         : (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__state_3_1))))));
    tracep->fullBit(oldp+115,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_b_deq__DOT__empty)))));
    tracep->fullCData(oldp+116,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_b_deq__DOT__ram_id
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_b_deq__DOT__value_1]),4);
    tracep->fullCData(oldp+117,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_b_deq__DOT__ram_resp
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_b_deq__DOT__value_1]),2);
    tracep->fullBit(oldp+118,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__full)))));
    tracep->fullBit(oldp+119,(vlSelf->SocLite__DOT__axi4xbar_auto_out_1_ar_valid));
    tracep->fullBit(oldp+120,((1U & ((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__full)) 
                                     & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__idle_2)
                                         ? (~ ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___readys_readys_T_2) 
                                               >> 1U))
                                         : (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__state_2_1))))));
    tracep->fullBit(oldp+121,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__empty)))));
    tracep->fullCData(oldp+122,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__ram_id
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__value_1]),4);
    tracep->fullIData(oldp+123,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__ram_data
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__value_1]),32);
    tracep->fullCData(oldp+124,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__ram_resp
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__value_1]),2);
    tracep->fullBit(oldp+125,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data));
    tracep->fullBit(oldp+126,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__full)))));
    tracep->fullBit(oldp+127,(vlSelf->SocLite__DOT__axi4xbar_auto_out_0_aw_valid));
    tracep->fullBit(oldp+128,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__full)))));
    tracep->fullBit(oldp+129,(vlSelf->SocLite__DOT__axi4xbar_auto_out_0_w_valid));
    tracep->fullBit(oldp+130,((1U & ((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__full)) 
                                     & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__idle_3)
                                         ? (~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___readys_readys_T_5))
                                         : (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__state_3_0))))));
    tracep->fullBit(oldp+131,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_b_deq__DOT__empty)))));
    tracep->fullCData(oldp+132,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_b_deq__DOT__ram_id
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_b_deq__DOT__value_1]),4);
    tracep->fullCData(oldp+133,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_b_deq__DOT__ram_resp
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_b_deq__DOT__value_1]),2);
    tracep->fullBit(oldp+134,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__full)))));
    tracep->fullBit(oldp+135,(vlSelf->SocLite__DOT__axi4xbar_auto_out_0_ar_valid));
    tracep->fullBit(oldp+136,((1U & ((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__full)) 
                                     & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__idle_2)
                                         ? (~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___readys_readys_T_2))
                                         : (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__state_2_0))))));
    tracep->fullBit(oldp+137,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__empty)))));
    tracep->fullCData(oldp+138,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__ram_id
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__value_1]),4);
    tracep->fullIData(oldp+139,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__ram_data
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__value_1]),32);
    tracep->fullCData(oldp+140,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__ram_resp
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__value_1]),2);
    tracep->fullBit(oldp+141,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data));
    tracep->fullBit(oldp+142,((1U & (~ (IData)(vlSelf->SocLite__DOT__axi_ram__DOT__w_busy)))));
    tracep->fullBit(oldp+143,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__empty)))));
    tracep->fullCData(oldp+144,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_id
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__value_1]),4);
    tracep->fullIData(oldp+145,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_addr
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__value_1]),32);
    tracep->fullBit(oldp+146,((1U & ((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__empty)) 
                                     | (IData)(vlSelf->SocLite__DOT__axi_ram__DOT__w_busy)))));
    tracep->fullBit(oldp+147,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__empty)))));
    tracep->fullIData(oldp+148,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_data
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1]),32);
    tracep->fullCData(oldp+149,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1]),4);
    tracep->fullBit(oldp+150,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_last_io_deq_bits_MPORT_data));
    tracep->fullBit(oldp+151,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_b_deq__DOT__full)))));
    tracep->fullBit(oldp+152,(vlSelf->SocLite__DOT__axi_ram__DOT__bundleIn_0_b_valid_r));
    tracep->fullCData(oldp+153,(vlSelf->SocLite__DOT__axi_ram__DOT__bundleIn_0_b_bits_id_r),4);
    tracep->fullBit(oldp+154,((1U & ((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__full)) 
                                     | (~ (IData)(vlSelf->SocLite__DOT__axi_ram__DOT__r_busy))))));
    tracep->fullBit(oldp+155,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__empty)))));
    tracep->fullCData(oldp+156,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_id
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__value_1]),4);
    tracep->fullIData(oldp+157,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_addr_io_deq_bits_MPORT_data),32);
    tracep->fullCData(oldp+158,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_len_io_deq_bits_MPORT_data),8);
    tracep->fullCData(oldp+159,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_size_io_deq_bits_MPORT_data),3);
    tracep->fullCData(oldp+160,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_burst_io_deq_bits_MPORT_data),2);
    tracep->fullBit(oldp+161,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__full)))));
    tracep->fullBit(oldp+162,(vlSelf->SocLite__DOT__axi_ram__DOT__bundleIn_0_r_valid_r));
    tracep->fullCData(oldp+163,(vlSelf->SocLite__DOT__axi_ram__DOT__bundleIn_0_r_bits_id_r),4);
    tracep->fullIData(oldp+164,(vlSelf->SocLite__DOT__axi_ram__DOT__bundleIn_0_r_bits_data_r),32);
    tracep->fullBit(oldp+165,(((IData)(vlSelf->SocLite__DOT__axi_ram__DOT__value) 
                               == (IData)(vlSelf->SocLite__DOT__axi_ram__DOT___GEN_0))));
    tracep->fullBit(oldp+166,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_awready));
    tracep->fullBit(oldp+167,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__empty)))));
    tracep->fullCData(oldp+168,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_id
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__value_1]),4);
    tracep->fullIData(oldp+169,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_addr
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__value_1]),32);
    tracep->fullCData(oldp+170,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_len
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__value_1]),8);
    tracep->fullCData(oldp+171,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_size
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__value_1]),3);
    tracep->fullCData(oldp+172,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_burst
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__value_1]),2);
    tracep->fullBit(oldp+173,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_lock
                              [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__value_1]));
    tracep->fullCData(oldp+174,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_cache
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__value_1]),4);
    tracep->fullCData(oldp+175,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_prot
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__value_1]),3);
    tracep->fullBit(oldp+176,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_wready_reg));
    tracep->fullBit(oldp+177,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__empty)))));
    tracep->fullIData(oldp+178,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__ram_data
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__value_1]),32);
    tracep->fullCData(oldp+179,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__value_1]),4);
    tracep->fullBit(oldp+180,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__ram_last
                              [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__value_1]));
    tracep->fullBit(oldp+181,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_b_deq__DOT__full)))));
    tracep->fullBit(oldp+182,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_bvalid_reg));
    tracep->fullCData(oldp+183,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_id),4);
    tracep->fullBit(oldp+184,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_arready));
    tracep->fullBit(oldp+185,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__empty)))));
    tracep->fullCData(oldp+186,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_id
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__value_1]),4);
    tracep->fullIData(oldp+187,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_addr
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__value_1]),32);
    tracep->fullCData(oldp+188,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_len
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__value_1]),8);
    tracep->fullCData(oldp+189,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_size
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__value_1]),3);
    tracep->fullCData(oldp+190,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_burst
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__value_1]),2);
    tracep->fullBit(oldp+191,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_lock
                              [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__value_1]));
    tracep->fullCData(oldp+192,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_cache
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__value_1]),4);
    tracep->fullCData(oldp+193,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_prot
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__value_1]),3);
    tracep->fullBit(oldp+194,((1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__full)))));
    tracep->fullBit(oldp+195,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_rvalid_reg));
    tracep->fullIData(oldp+196,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_rdata_reg),32);
    tracep->fullBit(oldp+197,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_rlast_reg));
    tracep->fullCData(oldp+198,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_len
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__value_1]),8);
    tracep->fullCData(oldp+199,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_size
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__value_1]),3);
    tracep->fullCData(oldp+200,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_burst
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__value_1]),2);
    tracep->fullBit(oldp+201,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_lock
                              [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__value_1]));
    tracep->fullCData(oldp+202,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_cache
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__value_1]),4);
    tracep->fullCData(oldp+203,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_prot
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__value_1]),3);
    tracep->fullBit(oldp+204,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_lock
                              [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__value_1]));
    tracep->fullCData(oldp+205,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_cache
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__value_1]),4);
    tracep->fullCData(oldp+206,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_prot
                                [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__value_1]),3);
    tracep->fullBit(oldp+207,((1U & (~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__full)))));
    tracep->fullBit(oldp+208,(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_enq_valid));
    tracep->fullCData(oldp+209,(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_enq_bits),2);
    tracep->fullBit(oldp+210,(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_deq_ready));
    tracep->fullBit(oldp+211,(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_deq_valid));
    tracep->fullCData(oldp+212,(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_deq_bits),2);
    tracep->fullBit(oldp+213,(vlSelf->SocLite__DOT__axi4xbar__DOT__requestARIO_0_0));
    tracep->fullBit(oldp+214,((0ULL == (0x90000000ULL 
                                        & (QData)((IData)(
                                                          (0x90000000U 
                                                           ^ vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_addr_io_deq_bits_MPORT_data)))))));
    tracep->fullBit(oldp+215,(vlSelf->SocLite__DOT__axi4xbar__DOT__requestAWIO_0_0));
    tracep->fullBit(oldp+216,((0ULL == (0x90000000ULL 
                                        & (QData)((IData)(
                                                          (0x90000000U 
                                                           ^ vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_addr_io_deq_bits_MPORT_data)))))));
    tracep->fullBit(oldp+217,((1U & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_deq_bits))));
    tracep->fullBit(oldp+218,((1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_deq_bits) 
                                     >> 1U))));
    tracep->fullBit(oldp+219,(vlSelf->SocLite__DOT__axi4xbar__DOT__idle_2));
    tracep->fullCData(oldp+220,(vlSelf->SocLite__DOT__axi4xbar__DOT__readys_filter_lo),2);
    tracep->fullCData(oldp+221,(vlSelf->SocLite__DOT__axi4xbar__DOT__readys_mask),2);
    tracep->fullCData(oldp+222,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__readys_filter_lo) 
                                 & (~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__readys_mask)))),2);
    tracep->fullCData(oldp+223,(vlSelf->SocLite__DOT__axi4xbar__DOT__readys_filter),4);
    tracep->fullCData(oldp+224,(vlSelf->SocLite__DOT__axi4xbar__DOT__readys_unready),4);
    tracep->fullCData(oldp+225,((3U & (~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___readys_readys_T_2)))),2);
    tracep->fullBit(oldp+226,((1U & (~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___readys_readys_T_2)))));
    tracep->fullBit(oldp+227,(vlSelf->SocLite__DOT__axi4xbar__DOT__winner_2_0));
    tracep->fullBit(oldp+228,(vlSelf->SocLite__DOT__axi4xbar__DOT__state_2_0));
    tracep->fullBit(oldp+229,(vlSelf->SocLite__DOT__axi4xbar__DOT__muxState_2_0));
    tracep->fullBit(oldp+230,((1U & (~ ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___readys_readys_T_2) 
                                        >> 1U)))));
    tracep->fullBit(oldp+231,(vlSelf->SocLite__DOT__axi4xbar__DOT__winner_2_1));
    tracep->fullBit(oldp+232,(vlSelf->SocLite__DOT__axi4xbar__DOT__state_2_1));
    tracep->fullBit(oldp+233,(vlSelf->SocLite__DOT__axi4xbar__DOT__muxState_2_1));
    tracep->fullCData(oldp+234,(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id),4);
    tracep->fullBit(oldp+235,(vlSelf->SocLite__DOT__axi4xbar__DOT__idle_3));
    tracep->fullCData(oldp+236,(vlSelf->SocLite__DOT__axi4xbar__DOT__readys_filter_lo_1),2);
    tracep->fullCData(oldp+237,(vlSelf->SocLite__DOT__axi4xbar__DOT__readys_mask_1),2);
    tracep->fullCData(oldp+238,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__readys_filter_lo_1) 
                                 & (~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__readys_mask_1)))),2);
    tracep->fullCData(oldp+239,(vlSelf->SocLite__DOT__axi4xbar__DOT__readys_filter_1),4);
    tracep->fullCData(oldp+240,(vlSelf->SocLite__DOT__axi4xbar__DOT__readys_unready_1),4);
    tracep->fullCData(oldp+241,((3U & (~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___readys_readys_T_5)))),2);
    tracep->fullBit(oldp+242,((1U & (~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___readys_readys_T_5)))));
    tracep->fullBit(oldp+243,(vlSelf->SocLite__DOT__axi4xbar__DOT__winner_3_0));
    tracep->fullBit(oldp+244,(vlSelf->SocLite__DOT__axi4xbar__DOT__state_3_0));
    tracep->fullBit(oldp+245,(vlSelf->SocLite__DOT__axi4xbar__DOT__muxState_3_0));
    tracep->fullBit(oldp+246,((1U & (~ ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___readys_readys_T_5) 
                                        >> 1U)))));
    tracep->fullBit(oldp+247,(vlSelf->SocLite__DOT__axi4xbar__DOT__winner_3_1));
    tracep->fullBit(oldp+248,(vlSelf->SocLite__DOT__axi4xbar__DOT__state_3_1));
    tracep->fullBit(oldp+249,(vlSelf->SocLite__DOT__axi4xbar__DOT__muxState_3_1));
    tracep->fullCData(oldp+250,(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id),4);
    tracep->fullSData(oldp+251,((0xffffU & ((IData)(1U) 
                                            << (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_id_io_deq_bits_MPORT_data)))),16);
    tracep->fullSData(oldp+252,((0xffffU & ((IData)(1U) 
                                            << (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_id_io_deq_bits_MPORT_data)))),16);
    tracep->fullSData(oldp+253,((0xffffU & ((IData)(1U) 
                                            << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)))),16);
    tracep->fullSData(oldp+254,((0xffffU & ((IData)(1U) 
                                            << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)))),16);
    tracep->fullBit(oldp+255,((1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                     >> 1U))));
    tracep->fullBit(oldp+256,((1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                     >> 1U))));
    tracep->fullBit(oldp+257,(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_ar_ready));
    tracep->fullCData(oldp+258,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_15_count),3);
    tracep->fullBit(oldp+259,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_15_last));
    tracep->fullBit(oldp+260,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_15_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+261,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_15_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_15_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_15_count)))));
    tracep->fullCData(oldp+262,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_14_count),3);
    tracep->fullBit(oldp+263,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_14_last));
    tracep->fullBit(oldp+264,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_14_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+265,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_14_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_14_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_14_count)))));
    tracep->fullCData(oldp+266,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_13_count),3);
    tracep->fullBit(oldp+267,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_13_last));
    tracep->fullBit(oldp+268,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_13_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+269,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_13_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_13_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_13_count)))));
    tracep->fullCData(oldp+270,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_12_count),3);
    tracep->fullBit(oldp+271,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_12_last));
    tracep->fullBit(oldp+272,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_12_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+273,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_12_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_12_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_12_count)))));
    tracep->fullCData(oldp+274,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_11_count),3);
    tracep->fullBit(oldp+275,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_11_last));
    tracep->fullBit(oldp+276,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_11_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+277,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_11_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_11_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_11_count)))));
    tracep->fullCData(oldp+278,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_10_count),3);
    tracep->fullBit(oldp+279,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_10_last));
    tracep->fullBit(oldp+280,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_10_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+281,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_10_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_10_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_10_count)))));
    tracep->fullCData(oldp+282,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_9_count),3);
    tracep->fullBit(oldp+283,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_9_last));
    tracep->fullBit(oldp+284,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_9_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+285,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_9_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_9_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_9_count)))));
    tracep->fullCData(oldp+286,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_8_count),3);
    tracep->fullBit(oldp+287,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_8_last));
    tracep->fullBit(oldp+288,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_8_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+289,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_8_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_8_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_8_count)))));
    tracep->fullCData(oldp+290,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_7_count),3);
    tracep->fullBit(oldp+291,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_7_last));
    tracep->fullBit(oldp+292,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_7_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+293,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_7_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_7_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_7_count)))));
    tracep->fullCData(oldp+294,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_6_count),3);
    tracep->fullBit(oldp+295,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_6_last));
    tracep->fullBit(oldp+296,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_6_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+297,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_6_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_6_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_6_count)))));
    tracep->fullCData(oldp+298,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_5_count),3);
    tracep->fullBit(oldp+299,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_5_last));
    tracep->fullBit(oldp+300,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_5_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+301,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_5_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_5_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_5_count)))));
    tracep->fullCData(oldp+302,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_4_count),3);
    tracep->fullBit(oldp+303,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_4_last));
    tracep->fullBit(oldp+304,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_4_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+305,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_4_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_4_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_4_count)))));
    tracep->fullCData(oldp+306,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_3_count),3);
    tracep->fullBit(oldp+307,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_3_last));
    tracep->fullBit(oldp+308,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_3_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+309,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_3_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_3_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_3_count)))));
    tracep->fullCData(oldp+310,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_2_count),3);
    tracep->fullBit(oldp+311,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_2_last));
    tracep->fullBit(oldp+312,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_2_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+313,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_2_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_2_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_2_count)))));
    tracep->fullCData(oldp+314,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_1_count),3);
    tracep->fullBit(oldp+315,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_1_last));
    tracep->fullBit(oldp+316,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_1_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+317,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_1_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_1_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_1_count)))));
    tracep->fullCData(oldp+318,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_0_count),3);
    tracep->fullBit(oldp+319,(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_0_last));
    tracep->fullBit(oldp+320,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_0_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+321,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_0_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_0_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_0_count)))));
    tracep->fullBit(oldp+322,(vlSelf->SocLite__DOT__axi4xbar__DOT__anyValid));
    tracep->fullBit(oldp+323,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__idle_2)
                                ? (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__anyValid)
                                : (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___in_0_r_valid_T_2))));
    tracep->fullBit(oldp+324,(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last));
    tracep->fullBit(oldp+325,(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_aw_ready));
    tracep->fullBit(oldp+326,(vlSelf->SocLite__DOT__axi4xbar__DOT__latched));
    tracep->fullCData(oldp+327,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_15_count),3);
    tracep->fullBit(oldp+328,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_15_last));
    tracep->fullBit(oldp+329,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_15_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+330,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_15_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_15_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_15_count)))));
    tracep->fullCData(oldp+331,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_14_count),3);
    tracep->fullBit(oldp+332,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_14_last));
    tracep->fullBit(oldp+333,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_14_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+334,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_14_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_14_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_14_count)))));
    tracep->fullCData(oldp+335,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_13_count),3);
    tracep->fullBit(oldp+336,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_13_last));
    tracep->fullBit(oldp+337,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_13_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+338,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_13_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_13_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_13_count)))));
    tracep->fullCData(oldp+339,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_12_count),3);
    tracep->fullBit(oldp+340,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_12_last));
    tracep->fullBit(oldp+341,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_12_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+342,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_12_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_12_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_12_count)))));
    tracep->fullCData(oldp+343,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_11_count),3);
    tracep->fullBit(oldp+344,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_11_last));
    tracep->fullBit(oldp+345,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_11_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+346,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_11_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_11_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_11_count)))));
    tracep->fullCData(oldp+347,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_10_count),3);
    tracep->fullBit(oldp+348,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_10_last));
    tracep->fullBit(oldp+349,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_10_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+350,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_10_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_10_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_10_count)))));
    tracep->fullCData(oldp+351,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_9_count),3);
    tracep->fullBit(oldp+352,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_9_last));
    tracep->fullBit(oldp+353,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_9_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+354,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_9_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_9_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_9_count)))));
    tracep->fullCData(oldp+355,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_8_count),3);
    tracep->fullBit(oldp+356,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_8_last));
    tracep->fullBit(oldp+357,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_8_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+358,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_8_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_8_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_8_count)))));
    tracep->fullCData(oldp+359,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_7_count),3);
    tracep->fullBit(oldp+360,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_7_last));
    tracep->fullBit(oldp+361,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_7_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+362,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_7_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_7_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_7_count)))));
    tracep->fullCData(oldp+363,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_6_count),3);
    tracep->fullBit(oldp+364,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_6_last));
    tracep->fullBit(oldp+365,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_6_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+366,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_6_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_6_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_6_count)))));
    tracep->fullCData(oldp+367,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_5_count),3);
    tracep->fullBit(oldp+368,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_5_last));
    tracep->fullBit(oldp+369,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_5_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+370,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_5_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_5_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_5_count)))));
    tracep->fullCData(oldp+371,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_4_count),3);
    tracep->fullBit(oldp+372,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_4_last));
    tracep->fullBit(oldp+373,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_4_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+374,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_4_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_4_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_4_count)))));
    tracep->fullCData(oldp+375,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_3_count),3);
    tracep->fullBit(oldp+376,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_3_last));
    tracep->fullBit(oldp+377,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_3_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+378,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_3_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_3_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_3_count)))));
    tracep->fullCData(oldp+379,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_2_count),3);
    tracep->fullBit(oldp+380,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_2_last));
    tracep->fullBit(oldp+381,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_2_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+382,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_2_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_2_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_2_count)))));
    tracep->fullCData(oldp+383,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_1_count),3);
    tracep->fullBit(oldp+384,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_1_last));
    tracep->fullBit(oldp+385,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_1_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+386,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_1_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_1_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_1_count)))));
    tracep->fullCData(oldp+387,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_0_count),3);
    tracep->fullBit(oldp+388,(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_0_last));
    tracep->fullBit(oldp+389,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_0_last) 
                               == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                         >> 1U)))));
    tracep->fullBit(oldp+390,((((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_0_count)) 
                                | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_0_last) 
                                   == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                             >> 1U)))) 
                               & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_0_count)))));
    tracep->fullBit(oldp+391,(vlSelf->SocLite__DOT__axi4xbar__DOT__anyValid_1));
    tracep->fullBit(oldp+392,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__idle_3)
                                ? (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__anyValid_1)
                                : (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___in_0_b_valid_T_2))));
    tracep->fullBit(oldp+393,(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_ar_valid));
    tracep->fullBit(oldp+394,(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_aw_valid));
    tracep->fullBit(oldp+395,(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_w_valid));
    tracep->fullBit(oldp+396,(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_w_ready));
    tracep->fullBit(oldp+397,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_ar_valid) 
                               & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__requestARIO_0_0))));
    tracep->fullBit(oldp+398,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_ar_valid) 
                               & (0ULL == (0x90000000ULL 
                                           & (QData)((IData)(
                                                             (0x90000000U 
                                                              ^ vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_addr_io_deq_bits_MPORT_data))))))));
    tracep->fullBit(oldp+399,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_aw_valid) 
                               & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__requestAWIO_0_0))));
    tracep->fullBit(oldp+400,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_aw_valid) 
                               & (0ULL == (0x90000000ULL 
                                           & (QData)((IData)(
                                                             (0x90000000U 
                                                              ^ vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_addr_io_deq_bits_MPORT_data))))))));
    tracep->fullBit(oldp+401,((1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__idle_2)
                                      ? (~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___readys_readys_T_2))
                                      : (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__state_2_0)))));
    tracep->fullBit(oldp+402,((1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__idle_2)
                                      ? (~ ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___readys_readys_T_2) 
                                            >> 1U))
                                      : (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__state_2_1)))));
    tracep->fullBit(oldp+403,((1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__idle_3)
                                      ? (~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___readys_readys_T_5))
                                      : (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__state_3_0)))));
    tracep->fullBit(oldp+404,((1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__idle_3)
                                      ? (~ ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___readys_readys_T_5) 
                                            >> 1U))
                                      : (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__state_3_1)))));
    tracep->fullCData(oldp+405,(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ram[0]),2);
    tracep->fullCData(oldp+406,(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ram[1]),2);
    tracep->fullCData(oldp+407,(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ram
                                [vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__deq_ptr_value]),2);
    tracep->fullBit(oldp+408,(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__deq_ptr_value));
    tracep->fullBit(oldp+409,(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__enq_ptr_value));
    tracep->fullBit(oldp+410,(((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__empty)
                                ? (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___GEN_9)
                                : (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___do_enq_T))));
    tracep->fullBit(oldp+411,(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__maybe_full));
    tracep->fullBit(oldp+412,(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ptr_match));
    tracep->fullBit(oldp+413,(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__empty));
    tracep->fullBit(oldp+414,(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__full));
    tracep->fullBit(oldp+415,(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__do_enq));
    tracep->fullBit(oldp+416,(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__do_deq));
    tracep->fullCData(oldp+417,((0xfU & (- (IData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__rf_we))))),4);
    tracep->fullCData(oldp+418,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy)
                                  ? ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                      ? 1U : ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                               ? 1U
                                               : 0U))
                                  : 0U)),4);
    tracep->fullCData(oldp+419,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy)
                                  ? ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                      ? 0U : ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                               ? 3U
                                               : ((3U 
                                                   == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                                   ? 3U
                                                   : 0U)))
                                  : 0U)),4);
    tracep->fullCData(oldp+420,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy)
                                  ? ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                      ? 0U : ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                               ? 3U
                                               : 0U))
                                  : 0U)),4);
    tracep->fullBit(oldp+421,((1U & (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy)
                                       ? ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                           ? 0U : (
                                                   (2U 
                                                    == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                                    ? 0U
                                                    : 
                                                   ((3U 
                                                     == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                                                     ? 0U
                                                     : 0U)))
                                       : 0U) >> 1U))));
    tracep->fullCData(oldp+422,(0U),2);
    tracep->fullBit(oldp+423,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset));
    tracep->fullBit(oldp+424,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_allowin));
    tracep->fullBit(oldp+425,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_allowin));
    tracep->fullBit(oldp+426,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_allowin));
    tracep->fullBit(oldp+427,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_allowin));
    tracep->fullBit(oldp+428,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_allowin));
    tracep->fullBit(oldp+429,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ps_ready_go));
    tracep->fullBit(oldp+430,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_to_ds_valid));
    tracep->fullBit(oldp+431,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_to_es_valid));
    tracep->fullBit(oldp+432,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_valid));
    tracep->fullBit(oldp+433,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_to_ms_valid));
    tracep->fullBit(oldp+434,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_to_ws_valid));
    tracep->fullQData(oldp+435,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ds_bus),36);
    tracep->fullWData(oldp+437,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_bus),180);
    __Vtemp_hceabb219__0[0U] = (IData)((((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_final_result)) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[0U]))));
    __Vtemp_hceabb219__0[1U] = (IData)(((((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_final_result)) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[0U]))) 
                                        >> 0x20U));
    __Vtemp_hceabb219__0[2U] = ((0xfff80000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[2U]) 
                                | ((0x7ff80U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[2U]) 
                                   | ((0x40U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[2U]) 
                                      | ((0x20U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[2U]) 
                                         | (0x1fU & 
                                            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[2U])))));
    __Vtemp_hceabb219__0[3U] = ((0x100000U & ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                               << 0xaU) 
                                              & ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__store_record)) 
                                                 << 0x14U))) 
                                | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex) 
                                    << 0x13U) | (0x7ffffU 
                                                 & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U])));
    tracep->fullWData(oldp+443,(__Vtemp_hceabb219__0),117);
    tracep->fullWData(oldp+447,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_to_ws_bus),71);
    tracep->fullQData(oldp+450,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ws_to_rf_bus),38);
    tracep->fullIData(oldp+452,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_inst),32);
    tracep->fullIData(oldp+453,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_inst),32);
    tracep->fullIData(oldp+454,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_inst),32);
    tracep->fullCData(oldp+455,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_data_wstrb),4);
    tracep->fullIData(oldp+456,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_data_wdata),32);
    tracep->fullBit(oldp+457,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__is_branch));
    tracep->fullIData(oldp+458,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U]),32);
    tracep->fullCData(oldp+459,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest),5);
    tracep->fullCData(oldp+460,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__M1s_dest),5);
    tracep->fullCData(oldp+461,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__MEM_dest),5);
    tracep->fullCData(oldp+462,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__WB_dest),5);
    tracep->fullIData(oldp+463,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result),32);
    tracep->fullIData(oldp+464,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_final_result),32);
    tracep->fullIData(oldp+465,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_final_result),32);
    tracep->fullBit(oldp+466,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                     >> 9U))));
    tracep->fullBit(oldp+467,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                     >> 5U))));
    tracep->fullBit(oldp+468,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__flush));
    tracep->fullBit(oldp+469,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex));
    tracep->fullIData(oldp+470,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_EPC),32);
    tracep->fullBit(oldp+471,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_TI));
    tracep->fullBit(oldp+472,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_IE));
    tracep->fullBit(oldp+473,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_EXL));
    tracep->fullCData(oldp+474,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_IM),8);
    tracep->fullCData(oldp+475,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_IP),8);
    tracep->fullIData(oldp+476,((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_Bev)
                                   ? 0xbfc00200U : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_EBase) 
                                 + ((((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype)) 
                                      | (4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype))) 
                                     | (6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype)))
                                     ? 0U : 0x180U))),32);
    tracep->fullBit(oldp+477,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                     >> 0x16U))));
    tracep->fullBit(oldp+478,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                                     >> 0x13U))));
    tracep->fullBit(oldp+479,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                                     >> 0x18U))));
    tracep->fullBit(oldp+480,((0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__ITLB_match))));
    tracep->fullIData(oldp+481,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0
                                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__ITLB_index]),20);
    tracep->fullCData(oldp+482,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0
                                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__ITLB_index]),3);
    tracep->fullBit(oldp+483,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0
                              [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__ITLB_index]));
    tracep->fullBit(oldp+484,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0
                              [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__ITLB_index]));
    tracep->fullIData(oldp+485,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1
                                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__ITLB_index]),20);
    tracep->fullCData(oldp+486,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1
                                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__ITLB_index]),3);
    tracep->fullBit(oldp+487,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1
                              [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__ITLB_index]));
    tracep->fullBit(oldp+488,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1
                              [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__ITLB_index]));
    tracep->fullBit(oldp+489,((0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__common_match))));
    tracep->fullIData(oldp+490,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0
                                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__common_index]),20);
    tracep->fullCData(oldp+491,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0
                                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__common_index]),3);
    tracep->fullBit(oldp+492,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0
                              [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__common_index]));
    tracep->fullBit(oldp+493,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0
                              [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__common_index]));
    tracep->fullIData(oldp+494,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1
                                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__common_index]),20);
    tracep->fullCData(oldp+495,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1
                                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__common_index]),3);
    tracep->fullBit(oldp+496,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1
                              [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__common_index]));
    tracep->fullBit(oldp+497,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1
                              [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__common_index]));
    tracep->fullIData(oldp+498,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc),32);
    tracep->fullIData(oldp+499,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[0U]),32);
    tracep->fullBit(oldp+500,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_refetch));
    tracep->fullBit(oldp+501,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[5U] 
                                     >> 0x13U))));
    tracep->fullBit(oldp+502,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[5U] 
                                     >> 0x12U))));
    tracep->fullBit(oldp+503,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ICacheInst_delayed));
    tracep->fullCData(oldp+504,((7U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[5U] 
                                       >> 0xfU))),3);
    tracep->fullBit(oldp+505,((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_state))));
    tracep->fullIData(oldp+506,(((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_tag 
                                  << 0xcU) | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index) 
                                              << 4U))),32);
    tracep->fullBit(oldp+507,((0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state))));
    tracep->fullBit(oldp+508,((6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state))));
    tracep->fullWData(oldp+509,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_ret_data),128);
    tracep->fullBit(oldp+513,((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state))));
    tracep->fullIData(oldp+514,(((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag 
                                  << 0xcU) | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index) 
                                              << 4U))),32);
    tracep->fullBit(oldp+515,((0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state))));
    tracep->fullBit(oldp+516,((6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state))));
    tracep->fullWData(oldp+517,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_ret_data),128);
    tracep->fullBit(oldp+521,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_req));
    tracep->fullIData(oldp+522,(((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_CacheInst_type))
                                  ? ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata
                                      [(1U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag)] 
                                      << 0xcU) | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index) 
                                                  << 4U))
                                  : ((7U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_CacheInst_type))
                                      ? ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag 
                                          << 0xcU) 
                                         | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index) 
                                             << 4U) 
                                            | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_offset)))
                                      : ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata
                                          [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru
                                          [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index]] 
                                          << 0xcU) 
                                         | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index) 
                                            << 4U))))),32);
    tracep->fullWData(oldp+523,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data),128);
    tracep->fullBit(oldp+527,((0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))));
    tracep->fullBit(oldp+528,((7U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))));
    tracep->fullBit(oldp+529,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__udcache_rd_req));
    tracep->fullIData(oldp+530,(((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag 
                                  << 0xcU) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index) 
                                               << 4U) 
                                              | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_offset)))),32);
    tracep->fullCData(oldp+531,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_load_size),3);
    tracep->fullBit(oldp+532,((0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state))));
    tracep->fullBit(oldp+533,((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state))));
    tracep->fullIData(oldp+534,(((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state))
                                  ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_U_RData
                                  : 0U)),32);
    tracep->fullBit(oldp+535,((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__fifo_state))));
    tracep->fullIData(oldp+536,(((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellout__U_FIFO__dout[2U] 
                                  << 0x1cU) | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellout__U_FIFO__dout[1U] 
                                               >> 4U))),32);
    tracep->fullCData(oldp+537,((0xfU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellout__U_FIFO__dout[0U])),4);
    tracep->fullIData(oldp+538,(((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellout__U_FIFO__dout[1U] 
                                  << 0x1cU) | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellout__U_FIFO__dout[0U] 
                                               >> 4U))),32);
    tracep->fullBit(oldp+539,((0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_state))));
    tracep->fullBit(oldp+540,((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_state))));
    tracep->fullCData(oldp+541,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_index),8);
    tracep->fullIData(oldp+542,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB_PFN),20);
    tracep->fullCData(oldp+543,((0xfU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc)),4);
    tracep->fullBit(oldp+544,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_busy));
    tracep->fullIData(oldp+545,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_rdata),32);
    tracep->fullBit(oldp+546,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid));
    tracep->fullBit(oldp+547,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                     >> 0xaU))));
    tracep->fullCData(oldp+548,((0xffU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                                          >> 4U))),8);
    tracep->fullIData(oldp+549,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB_PFN),20);
    tracep->fullCData(oldp+550,((0xfU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U])),4);
    tracep->fullCData(oldp+551,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_wstrb),4);
    tracep->fullIData(oldp+552,(((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[5U] 
                                  << 0x11U) | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                               >> 0xfU))),32);
    tracep->fullIData(oldp+553,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata),32);
    tracep->fullCData(oldp+554,(((IData)((0U != (0x600U 
                                                 & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[2U])))
                                  ? 0U : ((IData)((0U 
                                                   != 
                                                   (0x1800U 
                                                    & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[2U])))
                                           ? 1U : 2U))),3);
    tracep->fullBit(oldp+555,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__isUncache));
    tracep->fullBit(oldp+556,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_busy));
    tracep->fullBit(oldp+557,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__store_record));
    tracep->fullIData(oldp+558,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_bus[0U]),32);
    tracep->fullIData(oldp+559,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_to_ws_bus[0U]),32);
    tracep->fullBit(oldp+560,((1U & ((((((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[2U] 
                                          >> 6U) | 
                                         (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_defined))) 
                                        | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_syscall)) 
                                       | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_break)) 
                                      | (1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__FPU_inst_type))) 
                                     | (2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__FPU_inst_type))))));
    tracep->fullCData(oldp+561,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype),5);
    tracep->fullIData(oldp+562,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf
                                [0x1fU]),32);
    tracep->fullIData(oldp+563,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf
                                [0x1dU]),32);
    tracep->fullBit(oldp+564,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                     >> 7U))));
    tracep->fullBit(oldp+565,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                     >> 6U))));
    tracep->fullBit(oldp+566,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                     >> 9U))));
    tracep->fullIData(oldp+567,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2
                                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index]),19);
    tracep->fullCData(oldp+568,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid
                                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index]),8);
    tracep->fullCData(oldp+569,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__common_index),4);
    tracep->fullIData(oldp+570,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0
                                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index]),20);
    tracep->fullCData(oldp+571,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0
                                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index]),3);
    tracep->fullBit(oldp+572,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0
                              [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index]));
    tracep->fullBit(oldp+573,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0
                              [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index]));
    tracep->fullBit(oldp+574,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g
                              [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index]));
    tracep->fullIData(oldp+575,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1
                                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index]),20);
    tracep->fullCData(oldp+576,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1
                                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index]),3);
    tracep->fullBit(oldp+577,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1
                              [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index]));
    tracep->fullBit(oldp+578,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1
                              [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index]));
    tracep->fullIData(oldp+579,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entryhi_VPN2),19);
    tracep->fullCData(oldp+580,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entryhi_ASID),8);
    tracep->fullIData(oldp+581,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_PFN0),20);
    tracep->fullCData(oldp+582,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_C0),3);
    tracep->fullBit(oldp+583,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_D0));
    tracep->fullBit(oldp+584,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_V0));
    tracep->fullBit(oldp+585,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_G0));
    tracep->fullIData(oldp+586,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_PFN1),20);
    tracep->fullCData(oldp+587,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_C1),3);
    tracep->fullBit(oldp+588,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_D1));
    tracep->fullBit(oldp+589,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_V1));
    tracep->fullBit(oldp+590,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_G1));
    tracep->fullCData(oldp+591,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Index_Index),4);
    tracep->fullCData(oldp+592,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Random_Random),4);
    tracep->fullIData(oldp+593,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U]),32);
    tracep->fullBit(oldp+594,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__TLB_Buffer_Flush));
    tracep->fullIData(oldp+595,(((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state))
                                  ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_Addr
                                  : 0U)),32);
    tracep->fullBit(oldp+596,((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state))));
    tracep->fullBit(oldp+597,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_arready));
    tracep->fullCData(oldp+598,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rid),4);
    tracep->fullIData(oldp+599,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rdata),32);
    tracep->fullCData(oldp+600,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rresp),2);
    tracep->fullBit(oldp+601,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rlast));
    tracep->fullBit(oldp+602,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rvalid));
    tracep->fullBit(oldp+603,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__inst_rready));
    tracep->fullBit(oldp+604,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_awready));
    tracep->fullBit(oldp+605,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_wready));
    tracep->fullCData(oldp+606,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_bid),4);
    tracep->fullCData(oldp+607,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_bresp),2);
    tracep->fullBit(oldp+608,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_bvalid));
    tracep->fullIData(oldp+609,(((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state))
                                  ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_Addr
                                  : 0U)),32);
    tracep->fullBit(oldp+610,((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state))));
    tracep->fullBit(oldp+611,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_arready));
    tracep->fullCData(oldp+612,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rid),4);
    tracep->fullIData(oldp+613,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rdata),32);
    tracep->fullCData(oldp+614,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rresp),2);
    tracep->fullBit(oldp+615,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rlast));
    tracep->fullBit(oldp+616,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rvalid));
    tracep->fullBit(oldp+617,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__data_rready));
    tracep->fullIData(oldp+618,(((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))
                                  ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_Addr
                                  : 0U)),32);
    tracep->fullBit(oldp+619,((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))));
    tracep->fullBit(oldp+620,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_awready));
    tracep->fullIData(oldp+621,(((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))
                                  ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_WData[0U]
                                  : ((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))
                                      ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_WData[1U]
                                      : ((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))
                                          ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_WData[2U]
                                          : ((5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))
                                              ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_WData[3U]
                                              : 0U))))),32);
    tracep->fullBit(oldp+622,((5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))));
    tracep->fullBit(oldp+623,(((((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state)) 
                                 | (3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))) 
                                | (4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))) 
                               | (5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state)))));
    tracep->fullBit(oldp+624,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_wready));
    tracep->fullCData(oldp+625,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_bid),4);
    tracep->fullCData(oldp+626,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_bresp),2);
    tracep->fullBit(oldp+627,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_bvalid));
    tracep->fullIData(oldp+628,(((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state))
                                  ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_Addr
                                  : 0U)),32);
    tracep->fullCData(oldp+629,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_load_size),3);
    tracep->fullBit(oldp+630,((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state))));
    tracep->fullBit(oldp+631,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_arready));
    tracep->fullCData(oldp+632,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rid),4);
    tracep->fullIData(oldp+633,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rdata),32);
    tracep->fullCData(oldp+634,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rresp),2);
    tracep->fullBit(oldp+635,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rlast));
    tracep->fullBit(oldp+636,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rvalid));
    tracep->fullBit(oldp+637,((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state))));
    tracep->fullIData(oldp+638,(((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_state))
                                  ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_Addr
                                  : 0U)),32);
    tracep->fullBit(oldp+639,((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_state))));
    tracep->fullBit(oldp+640,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_awready));
    tracep->fullIData(oldp+641,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_U_WData),32);
    tracep->fullCData(oldp+642,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_U_WStrb),4);
    tracep->fullBit(oldp+643,((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_state))));
    tracep->fullBit(oldp+644,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_wready));
    tracep->fullCData(oldp+645,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_bid),4);
    tracep->fullCData(oldp+646,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_bresp),2);
    tracep->fullBit(oldp+647,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_bvalid));
    tracep->fullCData(oldp+648,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state),3);
    tracep->fullCData(oldp+649,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_nextstate),3);
    tracep->fullCData(oldp+650,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_DataReady),3);
    tracep->fullIData(oldp+651,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_Addr),32);
    tracep->fullWData(oldp+652,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData),128);
    tracep->fullCData(oldp+656,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state),3);
    tracep->fullCData(oldp+657,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_nextstate),3);
    tracep->fullCData(oldp+658,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_DataReady),3);
    tracep->fullIData(oldp+659,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_Addr),32);
    tracep->fullWData(oldp+660,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData),128);
    tracep->fullCData(oldp+664,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state),3);
    tracep->fullCData(oldp+665,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_nextstate),3);
    tracep->fullIData(oldp+666,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_Addr),32);
    tracep->fullWData(oldp+667,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_WData),128);
    tracep->fullCData(oldp+671,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state),2);
    tracep->fullCData(oldp+672,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_nextstate),2);
    tracep->fullIData(oldp+673,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_Addr),32);
    tracep->fullIData(oldp+674,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_U_RData),32);
    tracep->fullCData(oldp+675,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_state),3);
    tracep->fullCData(oldp+676,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_nextstate),3);
    tracep->fullIData(oldp+677,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_Addr),32);
    tracep->fullBit(oldp+678,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_valid));
    tracep->fullBit(oldp+679,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_valid));
    tracep->fullBit(oldp+680,((0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state))));
    tracep->fullBit(oldp+681,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy));
    tracep->fullCData(oldp+682,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__select),3);
    tracep->fullCData(oldp+683,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index),3);
    tracep->fullCData(oldp+684,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state),3);
    tracep->fullCData(oldp+685,(((4U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state))
                                  ? ((2U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state))
                                      ? 0U : ((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state))
                                               ? 0U
                                               : ((6U 
                                                   == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state))
                                                   ? 5U
                                                   : 4U)))
                                  : ((2U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state))
                                      ? ((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state))
                                          ? ((0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state))
                                              ? 4U : 3U)
                                          : ((7U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))
                                              ? 3U : 2U))
                                      : ((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state))
                                          ? ((0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))
                                              ? 2U : 1U)
                                          : (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_isUncache) 
                                              | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_is_DCacheInst))
                                              ? 0U : 
                                             (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_valid) 
                                               & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_cache_hit)))
                                               ? ((1U 
                                                   & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_rbit) 
                                                      >> 
                                                      vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru
                                                      [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index]))
                                                   ? 1U
                                                   : 3U)
                                               : 0U)))))),3);
    tracep->fullCData(oldp+686,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state),3);
    tracep->fullCData(oldp+687,(((4U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state))
                                  ? ((2U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state))
                                      ? 0U : ((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state))
                                               ? 0U
                                               : (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid) 
                                                   & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__isUncache))
                                                   ? 
                                                  ((0x400U 
                                                    & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                                    ? 2U
                                                    : 1U)
                                                   : 0U)))
                                  : ((2U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state))
                                      ? ((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state))
                                          ? ((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state))
                                              ? 4U : 3U)
                                          : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__FIFO_full)
                                              ? 2U : 4U))
                                      : ((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state))
                                          ? ((((0U 
                                                == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state)) 
                                               & (0U 
                                                  == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__fifo_state))) 
                                              & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__FIFO_empty))
                                              ? 3U : 1U)
                                          : ((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid) 
                                               & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__isUncache)) 
                                              & (~ 
                                                 (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[5U] 
                                                  >> 0x12U)))
                                              ? ((0x400U 
                                                  & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                                  ? 2U
                                                  : 1U)
                                              : 0U))))),3);
    tracep->fullBit(oldp+688,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__write_state));
    tracep->fullBit(oldp+689,((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_valid) 
                                & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_cache_hit)) 
                               & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_op))));
    tracep->fullCData(oldp+690,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__fifo_state),2);
    tracep->fullCData(oldp+691,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__fifo_nextstate),2);
    tracep->fullCData(oldp+692,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__CacheInst_state),2);
    tracep->fullCData(oldp+693,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__CacheInst_nextstate),2);
    tracep->fullBit(oldp+694,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_flush));
    tracep->fullBit(oldp+695,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_valid));
    tracep->fullBit(oldp+696,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_op));
    tracep->fullCData(oldp+697,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index),8);
    tracep->fullIData(oldp+698,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag),20);
    tracep->fullCData(oldp+699,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_offset),4);
    tracep->fullIData(oldp+700,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wdata),32);
    tracep->fullCData(oldp+701,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wstrb),4);
    tracep->fullBit(oldp+702,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_isUncache));
    tracep->fullBit(oldp+703,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_is_DCacheInst));
    tracep->fullCData(oldp+704,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_CacheInst_type),3);
    tracep->fullBit(oldp+705,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_en));
    tracep->fullCData(oldp+706,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_index),8);
    tracep->fullCData(oldp+707,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_hit),2);
    tracep->fullIData(oldp+708,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_tag),20);
    tracep->fullCData(oldp+709,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_offset),4);
    tracep->fullIData(oldp+710,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_wdata),32);
    tracep->fullCData(oldp+711,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__hit),2);
    tracep->fullBit(oldp+712,((0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__hit))));
    tracep->fullCData(oldp+713,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit),2);
    tracep->fullBit(oldp+714,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_cache_hit));
    tracep->fullBit(oldp+715,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit_wr));
    tracep->fullBit(oldp+716,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__data_read_en));
    tracep->fullCData(oldp+717,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_we),2);
    tracep->fullCData(oldp+718,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__tagv_we),2);
    tracep->fullCData(oldp+719,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__data_we[0]),4);
    tracep->fullCData(oldp+720,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__data_we[1]),4);
    tracep->fullCData(oldp+721,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_index),8);
    tracep->fullCData(oldp+722,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__tagv_index),8);
    tracep->fullCData(oldp+723,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__write_index),8);
    tracep->fullCData(oldp+724,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__read_index),8);
    tracep->fullIData(oldp+725,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__tagv_wdata),21);
    tracep->fullBit(oldp+726,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_wbit));
    tracep->fullCData(oldp+727,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_rbit),2);
    tracep->fullIData(oldp+728,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__tag_rdata[0]),20);
    tracep->fullIData(oldp+729,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__tag_rdata[1]),20);
    tracep->fullBit(oldp+730,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__valid_rdata[0]));
    tracep->fullBit(oldp+731,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__valid_rdata[1]));
    tracep->fullIData(oldp+732,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_wdata[0]),32);
    tracep->fullIData(oldp+733,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_wdata[1]),32);
    tracep->fullIData(oldp+734,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_wdata[2]),32);
    tracep->fullIData(oldp+735,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_wdata[3]),32);
    tracep->fullIData(oldp+736,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
                                [0U][0U]),32);
    tracep->fullIData(oldp+737,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
                                [0U][1U]),32);
    tracep->fullIData(oldp+738,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
                                [0U][2U]),32);
    tracep->fullIData(oldp+739,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
                                [0U][3U]),32);
    tracep->fullIData(oldp+740,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
                                [1U][0U]),32);
    tracep->fullIData(oldp+741,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
                                [1U][1U]),32);
    tracep->fullIData(oldp+742,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
                                [1U][2U]),32);
    tracep->fullIData(oldp+743,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
                                [1U][3U]),32);
    tracep->fullIData(oldp+744,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata_sel[0]),32);
    tracep->fullIData(oldp+745,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata_sel[1]),32);
    tracep->fullIData(oldp+746,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_write_data),32);
    tracep->fullIData(oldp+747,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_rdata),32);
    tracep->fullIData(oldp+748,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata[0]),20);
    tracep->fullIData(oldp+749,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata[1]),20);
    tracep->fullBit(oldp+750,((1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))));
    tracep->fullBit(oldp+751,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en));
    tracep->fullBit(oldp+752,((1U & (~ ((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state)) 
                                        | (0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state)))))));
    tracep->fullBit(oldp+753,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_busy));
    tracep->fullBit(oldp+754,((0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__CacheInst_state))));
    __Vtemp_hba79ffa6__0[0U] = (((IData)((((QData)((IData)(
                                                           ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag 
                                                             << 0xcU) 
                                                            | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index) 
                                                                << 4U) 
                                                               | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_offset))))) 
                                           << 0x20U) 
                                          | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wdata)))) 
                                 << 4U) | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wstrb));
    __Vtemp_hba79ffa6__0[1U] = (((IData)((((QData)((IData)(
                                                           ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag 
                                                             << 0xcU) 
                                                            | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index) 
                                                                << 4U) 
                                                               | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_offset))))) 
                                           << 0x20U) 
                                          | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wdata)))) 
                                 >> 0x1cU) | ((IData)(
                                                      ((((QData)((IData)(
                                                                         ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag 
                                                                           << 0xcU) 
                                                                          | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index) 
                                                                              << 4U) 
                                                                             | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_offset))))) 
                                                         << 0x20U) 
                                                        | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wdata))) 
                                                       >> 0x20U)) 
                                              << 4U));
    __Vtemp_hba79ffa6__0[2U] = ((IData)(((((QData)((IData)(
                                                           ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag 
                                                             << 0xcU) 
                                                            | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index) 
                                                                << 4U) 
                                                               | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_offset))))) 
                                           << 0x20U) 
                                          | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wdata))) 
                                         >> 0x20U)) 
                                >> 0x1cU);
    tracep->fullWData(oldp+755,(__Vtemp_hba79ffa6__0),68);
    tracep->fullBit(oldp+758,(((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__fifo_state)) 
                               & (0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_state)))));
    tracep->fullBit(oldp+759,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__FIFO_wr_en));
    tracep->fullBit(oldp+760,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__FIFO_full));
    tracep->fullBit(oldp+761,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__FIFO_empty));
    tracep->fullWData(oldp+762,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellout__U_FIFO__dout),68);
    tracep->fullWData(oldp+765,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0]),68);
    tracep->fullWData(oldp+768,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[1]),68);
    tracep->fullWData(oldp+771,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[2]),68);
    tracep->fullWData(oldp+774,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[3]),68);
    tracep->fullWData(oldp+777,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[4]),68);
    tracep->fullWData(oldp+780,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[5]),68);
    tracep->fullWData(oldp+783,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[6]),68);
    tracep->fullWData(oldp+786,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[7]),68);
    tracep->fullWData(oldp+789,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[8]),68);
    tracep->fullWData(oldp+792,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[9]),68);
    tracep->fullWData(oldp+795,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[10]),68);
    tracep->fullWData(oldp+798,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[11]),68);
    tracep->fullWData(oldp+801,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[12]),68);
    tracep->fullWData(oldp+804,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[13]),68);
    tracep->fullWData(oldp+807,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[14]),68);
    tracep->fullWData(oldp+810,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[15]),68);
    tracep->fullWData(oldp+813,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[16]),68);
    tracep->fullWData(oldp+816,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[17]),68);
    tracep->fullWData(oldp+819,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[18]),68);
    tracep->fullWData(oldp+822,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[19]),68);
    tracep->fullWData(oldp+825,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[20]),68);
    tracep->fullWData(oldp+828,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[21]),68);
    tracep->fullWData(oldp+831,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[22]),68);
    tracep->fullWData(oldp+834,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[23]),68);
    tracep->fullWData(oldp+837,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[24]),68);
    tracep->fullWData(oldp+840,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[25]),68);
    tracep->fullWData(oldp+843,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[26]),68);
    tracep->fullWData(oldp+846,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[27]),68);
    tracep->fullWData(oldp+849,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[28]),68);
    tracep->fullWData(oldp+852,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[29]),68);
    tracep->fullWData(oldp+855,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[30]),68);
    tracep->fullWData(oldp+858,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[31]),68);
    tracep->fullCData(oldp+861,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__read_ptr),5);
    tracep->fullCData(oldp+862,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__write_ptr),5);
    tracep->fullIData(oldp+863,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__i),32);
    tracep->fullBit(oldp+864,((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_we))));
    tracep->fullBit(oldp+865,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem
                              [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_index]));
    tracep->fullBit(oldp+866,((1U & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_we) 
                                     >> 1U))));
    tracep->fullBit(oldp+867,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem
                              [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_index]));
    tracep->fullBit(oldp+868,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__0__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+869,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__0__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+870,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__0__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+871,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__100__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+872,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__100__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+873,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__100__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+874,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__101__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+875,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__101__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+876,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__101__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+877,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__102__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+878,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__102__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+879,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__102__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+880,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__103__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+881,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__103__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+882,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__103__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+883,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__104__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+884,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__104__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+885,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__104__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+886,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__105__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+887,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__105__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+888,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__105__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+889,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__106__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+890,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__106__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+891,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__106__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+892,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__107__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+893,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__107__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+894,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__107__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+895,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__108__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+896,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__108__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+897,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__108__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+898,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__109__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+899,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__109__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+900,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__109__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+901,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__10__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+902,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__10__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+903,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__10__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+904,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__110__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+905,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__110__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+906,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__110__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+907,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__111__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+908,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__111__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+909,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__111__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+910,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__112__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+911,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__112__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+912,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__112__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+913,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__113__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+914,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__113__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+915,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__113__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+916,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__114__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+917,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__114__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+918,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__114__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+919,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__115__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+920,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__115__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+921,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__115__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+922,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__116__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+923,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__116__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+924,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__116__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+925,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__117__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+926,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__117__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+927,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__117__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+928,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__118__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+929,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__118__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+930,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__118__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+931,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__119__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+932,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__119__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+933,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__119__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+934,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__11__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+935,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__11__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+936,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__11__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+937,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__120__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+938,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__120__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+939,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__120__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+940,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__121__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+941,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__121__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+942,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__121__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+943,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__122__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+944,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__122__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+945,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__122__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+946,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__123__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+947,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__123__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+948,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__123__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+949,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__124__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+950,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__124__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+951,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__124__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+952,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__125__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+953,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__125__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+954,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__125__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+955,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__126__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+956,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__126__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+957,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__126__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+958,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__127__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+959,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__127__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+960,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__127__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+961,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__128__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+962,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__128__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+963,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__128__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+964,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__129__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+965,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__129__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+966,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__129__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+967,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__12__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+968,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__12__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+969,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__12__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+970,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__130__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+971,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__130__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+972,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__130__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+973,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__131__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+974,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__131__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+975,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__131__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+976,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__132__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+977,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__132__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+978,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__132__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+979,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__133__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+980,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__133__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+981,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__133__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+982,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__134__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+983,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__134__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+984,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__134__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+985,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__135__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+986,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__135__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+987,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__135__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+988,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__136__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+989,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__136__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+990,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__136__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+991,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__137__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+992,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__137__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+993,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__137__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+994,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__138__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+995,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__138__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+996,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__138__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+997,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__139__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+998,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__139__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+999,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__139__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1000,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__13__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1001,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__13__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1002,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__13__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1003,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__140__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1004,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__140__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1005,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__140__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1006,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__141__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1007,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__141__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1008,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__141__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1009,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__142__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1010,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__142__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1011,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__142__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1012,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__143__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1013,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__143__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1014,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__143__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1015,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__144__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1016,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__144__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1017,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__144__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1018,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__145__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1019,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__145__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1020,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__145__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1021,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__146__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1022,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__146__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1023,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__146__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1024,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__147__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1025,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__147__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1026,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__147__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1027,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__148__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1028,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__148__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1029,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__148__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1030,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__149__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1031,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__149__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1032,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__149__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1033,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__14__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1034,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__14__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1035,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__14__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1036,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__150__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1037,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__150__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1038,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__150__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1039,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__151__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1040,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__151__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1041,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__151__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1042,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__152__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1043,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__152__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1044,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__152__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1045,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__153__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1046,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__153__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1047,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__153__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1048,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__154__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1049,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__154__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1050,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__154__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1051,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__155__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1052,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__155__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1053,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__155__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1054,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__156__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1055,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__156__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1056,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__156__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1057,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__157__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1058,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__157__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1059,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__157__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1060,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__158__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1061,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__158__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1062,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__158__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1063,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__159__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1064,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__159__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1065,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__159__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1066,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__15__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1067,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__15__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1068,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__15__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1069,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__160__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1070,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__160__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1071,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__160__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1072,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__161__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1073,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__161__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1074,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__161__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1075,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__162__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1076,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__162__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1077,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__162__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1078,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__163__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1079,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__163__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1080,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__163__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1081,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__164__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1082,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__164__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1083,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__164__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1084,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__165__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1085,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__165__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1086,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__165__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1087,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__166__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1088,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__166__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1089,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__166__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1090,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__167__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1091,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__167__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1092,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__167__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1093,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__168__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1094,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__168__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1095,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__168__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1096,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__169__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1097,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__169__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1098,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__169__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1099,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__16__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1100,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__16__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1101,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__16__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1102,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__170__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1103,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__170__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1104,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__170__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1105,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__171__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1106,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__171__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1107,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__171__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1108,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__172__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1109,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__172__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1110,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__172__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1111,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__173__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1112,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__173__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1113,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__173__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1114,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__174__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1115,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__174__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1116,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__174__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1117,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__175__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1118,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__175__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1119,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__175__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1120,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__176__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1121,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__176__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1122,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__176__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1123,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__177__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1124,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__177__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1125,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__177__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1126,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__178__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1127,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__178__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1128,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__178__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1129,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__179__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1130,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__179__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1131,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__179__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1132,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__17__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1133,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__17__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1134,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__17__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1135,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__180__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1136,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__180__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1137,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__180__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1138,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__181__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1139,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__181__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1140,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__181__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1141,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__182__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1142,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__182__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1143,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__182__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1144,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__183__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1145,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__183__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1146,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__183__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1147,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__184__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1148,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__184__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1149,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__184__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1150,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__185__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1151,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__185__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1152,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__185__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1153,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__186__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1154,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__186__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1155,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__186__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1156,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__187__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1157,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__187__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1158,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__187__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1159,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__188__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1160,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__188__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1161,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__188__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1162,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__189__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1163,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__189__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1164,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__189__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1165,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__18__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1166,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__18__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1167,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__18__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1168,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__190__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1169,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__190__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1170,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__190__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1171,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__191__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1172,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__191__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1173,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__191__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1174,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__192__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1175,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__192__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1176,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__192__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1177,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__193__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1178,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__193__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1179,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__193__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1180,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__194__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1181,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__194__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1182,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__194__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1183,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__195__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1184,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__195__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1185,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__195__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1186,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__196__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1187,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__196__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1188,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__196__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1189,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__197__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1190,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__197__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1191,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__197__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1192,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__198__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1193,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__198__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1194,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__198__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1195,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__199__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1196,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__199__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1197,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__199__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1198,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__19__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1199,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__19__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1200,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__19__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1201,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__1__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1202,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__1__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1203,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__1__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1204,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__200__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1205,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__200__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1206,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__200__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1207,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__201__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1208,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__201__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1209,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__201__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1210,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__202__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1211,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__202__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1212,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__202__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1213,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__203__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1214,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__203__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1215,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__203__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1216,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__204__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1217,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__204__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1218,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__204__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1219,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__205__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1220,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__205__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1221,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__205__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1222,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__206__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1223,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__206__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1224,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__206__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1225,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__207__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1226,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__207__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1227,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__207__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1228,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__208__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1229,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__208__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1230,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__208__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1231,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__209__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1232,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__209__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1233,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__209__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1234,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__20__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1235,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__20__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1236,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__20__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1237,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__210__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1238,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__210__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1239,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__210__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1240,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__211__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1241,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__211__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1242,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__211__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1243,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__212__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1244,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__212__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1245,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__212__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1246,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__213__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1247,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__213__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1248,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__213__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1249,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__214__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1250,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__214__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1251,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__214__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1252,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__215__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1253,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__215__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1254,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__215__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1255,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__216__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1256,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__216__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1257,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__216__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1258,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__217__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1259,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__217__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1260,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__217__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1261,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__218__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1262,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__218__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1263,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__218__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1264,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__219__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1265,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__219__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1266,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__219__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1267,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__21__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1268,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__21__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1269,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__21__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1270,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__220__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1271,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__220__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1272,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__220__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1273,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__221__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1274,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__221__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1275,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__221__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1276,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__222__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1277,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__222__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1278,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__222__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1279,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__223__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1280,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__223__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1281,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__223__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1282,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__224__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1283,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__224__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1284,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__224__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1285,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__225__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1286,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__225__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1287,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__225__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1288,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__226__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1289,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__226__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1290,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__226__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1291,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__227__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1292,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__227__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1293,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__227__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1294,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__228__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1295,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__228__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1296,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__228__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1297,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__229__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1298,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__229__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1299,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__229__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1300,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__22__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1301,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__22__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1302,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__22__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1303,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__230__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1304,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__230__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1305,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__230__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1306,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__231__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1307,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__231__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1308,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__231__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1309,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__232__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1310,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__232__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1311,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__232__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1312,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__233__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1313,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__233__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1314,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__233__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1315,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__234__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1316,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__234__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1317,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__234__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1318,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__235__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1319,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__235__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1320,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__235__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1321,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__236__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1322,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__236__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1323,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__236__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1324,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__237__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1325,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__237__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1326,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__237__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1327,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__238__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1328,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__238__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1329,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__238__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1330,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__239__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1331,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__239__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1332,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__239__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1333,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__23__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1334,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__23__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1335,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__23__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1336,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__240__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1337,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__240__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1338,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__240__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1339,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__241__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1340,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__241__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1341,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__241__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1342,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__242__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1343,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__242__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1344,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__242__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1345,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__243__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1346,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__243__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1347,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__243__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1348,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__244__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1349,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__244__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1350,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__244__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1351,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__245__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1352,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__245__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1353,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__245__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1354,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__246__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1355,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__246__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1356,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__246__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1357,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__247__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1358,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__247__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1359,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__247__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1360,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__248__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1361,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__248__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1362,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__248__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1363,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__249__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1364,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__249__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1365,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__249__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1366,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__24__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1367,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__24__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1368,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__24__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1369,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__250__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1370,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__250__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1371,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__250__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1372,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__251__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1373,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__251__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1374,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__251__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1375,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__252__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1376,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__252__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1377,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__252__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1378,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__253__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1379,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__253__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1380,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__253__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1381,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__254__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1382,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__254__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1383,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__254__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1384,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__255__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1385,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__255__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1386,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__255__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1387,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__25__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1388,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__25__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1389,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__25__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1390,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__26__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1391,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__26__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1392,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__26__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1393,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__27__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1394,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__27__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1395,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__27__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1396,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__28__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1397,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__28__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1398,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__28__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1399,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__29__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1400,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__29__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1401,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__29__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1402,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__2__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1403,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__2__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1404,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__2__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1405,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__30__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1406,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__30__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1407,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__30__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1408,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__31__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1409,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__31__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1410,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__31__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1411,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__32__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1412,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__32__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1413,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__32__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1414,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__33__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1415,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__33__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1416,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__33__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1417,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__34__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1418,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__34__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1419,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__34__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1420,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__35__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1421,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__35__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1422,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__35__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1423,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__36__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1424,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__36__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1425,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__36__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1426,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__37__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1427,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__37__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1428,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__37__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1429,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__38__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1430,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__38__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1431,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__38__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1432,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__39__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1433,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__39__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1434,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__39__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1435,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__3__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1436,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__3__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1437,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__3__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1438,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__40__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1439,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__40__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1440,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__40__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1441,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__41__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1442,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__41__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1443,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__41__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1444,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__42__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1445,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__42__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1446,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__42__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1447,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__43__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1448,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__43__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1449,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__43__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1450,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__44__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1451,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__44__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1452,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__44__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1453,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__45__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1454,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__45__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1455,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__45__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1456,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__46__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1457,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__46__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1458,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__46__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1459,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__47__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1460,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__47__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1461,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__47__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1462,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__48__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1463,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__48__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1464,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__48__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1465,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__49__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1466,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__49__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1467,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__49__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1468,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__4__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1469,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__4__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1470,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__4__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1471,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__50__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1472,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__50__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1473,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__50__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1474,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__51__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1475,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__51__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1476,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__51__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1477,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__52__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1478,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__52__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1479,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__52__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1480,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__53__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1481,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__53__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1482,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__53__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1483,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__54__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1484,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__54__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1485,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__54__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1486,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__55__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1487,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__55__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1488,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__55__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1489,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__56__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1490,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__56__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1491,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__56__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1492,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__57__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1493,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__57__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1494,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__57__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1495,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__58__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1496,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__58__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1497,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__58__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1498,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__59__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1499,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__59__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1500,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__59__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1501,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__5__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1502,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__5__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1503,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__5__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1504,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__60__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1505,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__60__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1506,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__60__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1507,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__61__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1508,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__61__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1509,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__61__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1510,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__62__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1511,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__62__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1512,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__62__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1513,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__63__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1514,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__63__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1515,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__63__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1516,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__64__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1517,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__64__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1518,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__64__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1519,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__65__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1520,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__65__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1521,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__65__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1522,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__66__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1523,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__66__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1524,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__66__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1525,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__67__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1526,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__67__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1527,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__67__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1528,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__68__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1529,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__68__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1530,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__68__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1531,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__69__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1532,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__69__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1533,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__69__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1534,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__6__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1535,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__6__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1536,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__6__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1537,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__70__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1538,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__70__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1539,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__70__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1540,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__71__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1541,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__71__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1542,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__71__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1543,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__72__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1544,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__72__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1545,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__72__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1546,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__73__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1547,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__73__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1548,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__73__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1549,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__74__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1550,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__74__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1551,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__74__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1552,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__75__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1553,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__75__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1554,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__75__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1555,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__76__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1556,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__76__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1557,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__76__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1558,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__77__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1559,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__77__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1560,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__77__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1561,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__78__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1562,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__78__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1563,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__78__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1564,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__79__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1565,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__79__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1566,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__79__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1567,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__7__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1568,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__7__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1569,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__7__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1570,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__80__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1571,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__80__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1572,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__80__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1573,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__81__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1574,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__81__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1575,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__81__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1576,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__82__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1577,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__82__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1578,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__82__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1579,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__83__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1580,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__83__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1581,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__83__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1582,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__84__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1583,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__84__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1584,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__84__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1585,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__85__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1586,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__85__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1587,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__85__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1588,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__86__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1589,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__86__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1590,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__86__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1591,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__87__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1592,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__87__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1593,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__87__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1594,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__88__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1595,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__88__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1596,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__88__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1597,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__89__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1598,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__89__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1599,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__89__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1600,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__8__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1601,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__8__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1602,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__8__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1603,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__90__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1604,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__90__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1605,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__90__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1606,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__91__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1607,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__91__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1608,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__91__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1609,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__92__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1610,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__92__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1611,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__92__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1612,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__93__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1613,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__93__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1614,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__93__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1615,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__94__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1616,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__94__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1617,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__94__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1618,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__95__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1619,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__95__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1620,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__95__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1621,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__96__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1622,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__96__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1623,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__96__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1624,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__97__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1625,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__97__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1626,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__97__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1627,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__98__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1628,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__98__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1629,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__98__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1630,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__99__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1631,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__99__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1632,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__99__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1633,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__9__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1634,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__9__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1635,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__9__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullCData(oldp+1636,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_state),2);
    tracep->fullCData(oldp+1637,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_nextstate),2);
    tracep->fullBit(oldp+1638,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid));
    tracep->fullCData(oldp+1639,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index),8);
    tracep->fullIData(oldp+1640,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_tag),20);
    tracep->fullCData(oldp+1641,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_offset),4);
    tracep->fullCData(oldp+1642,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit),2);
    tracep->fullBit(oldp+1643,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_cache_hit));
    tracep->fullCData(oldp+1644,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__tagv_we),2);
    tracep->fullCData(oldp+1645,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__data_we),2);
    tracep->fullCData(oldp+1646,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__index_addr),8);
    tracep->fullIData(oldp+1647,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__tagv_wdata),21);
    tracep->fullIData(oldp+1648,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__tag_rdata[0]),20);
    tracep->fullIData(oldp+1649,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__tag_rdata[1]),20);
    tracep->fullBit(oldp+1650,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__valid_rdata[0]));
    tracep->fullBit(oldp+1651,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__valid_rdata[1]));
    tracep->fullIData(oldp+1652,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_wdata[0]),32);
    tracep->fullIData(oldp+1653,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_wdata[1]),32);
    tracep->fullIData(oldp+1654,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_wdata[2]),32);
    tracep->fullIData(oldp+1655,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_wdata[3]),32);
    tracep->fullIData(oldp+1656,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata
                                 [0U][0U]),32);
    tracep->fullIData(oldp+1657,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata
                                 [0U][1U]),32);
    tracep->fullIData(oldp+1658,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata
                                 [0U][2U]),32);
    tracep->fullIData(oldp+1659,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata
                                 [0U][3U]),32);
    tracep->fullIData(oldp+1660,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata
                                 [1U][0U]),32);
    tracep->fullIData(oldp+1661,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata
                                 [1U][1U]),32);
    tracep->fullIData(oldp+1662,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata
                                 [1U][2U]),32);
    tracep->fullIData(oldp+1663,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata
                                 [1U][3U]),32);
    tracep->fullIData(oldp+1664,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata_sel[0]),32);
    tracep->fullIData(oldp+1665,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata_sel[1]),32);
    tracep->fullBit(oldp+1666,((1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))));
    tracep->fullBit(oldp+1667,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1668,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__0__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1669,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__0__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1670,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__100__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1671,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__100__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1672,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__100__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1673,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__101__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1674,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__101__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1675,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__101__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1676,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__102__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1677,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__102__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1678,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__102__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1679,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__103__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1680,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__103__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1681,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__103__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1682,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__104__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1683,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__104__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1684,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__104__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1685,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__105__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1686,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__105__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1687,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__105__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1688,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__106__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1689,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__106__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1690,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__106__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1691,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__107__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1692,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__107__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1693,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__107__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1694,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__108__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1695,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__108__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1696,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__108__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1697,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__109__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1698,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__109__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1699,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__109__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1700,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__10__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1701,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__10__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1702,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__10__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1703,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__110__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1704,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__110__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1705,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__110__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1706,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__111__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1707,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__111__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1708,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__111__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1709,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__112__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1710,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__112__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1711,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__112__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1712,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__113__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1713,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__113__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1714,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__113__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1715,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__114__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1716,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__114__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1717,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__114__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1718,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__115__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1719,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__115__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1720,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__115__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1721,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__116__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1722,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__116__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1723,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__116__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1724,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__117__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1725,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__117__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1726,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__117__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1727,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__118__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1728,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__118__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1729,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__118__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1730,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__119__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1731,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__119__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1732,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__119__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1733,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__11__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1734,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__11__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1735,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__11__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1736,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__120__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1737,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__120__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1738,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__120__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1739,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__121__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1740,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__121__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1741,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__121__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1742,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__122__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1743,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__122__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1744,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__122__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1745,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__123__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1746,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__123__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1747,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__123__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1748,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__124__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1749,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__124__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1750,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__124__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1751,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__125__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1752,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__125__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1753,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__125__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1754,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__126__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1755,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__126__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1756,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__126__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1757,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__127__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1758,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__127__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1759,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__127__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1760,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__128__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1761,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__128__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1762,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__128__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1763,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__129__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1764,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__129__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1765,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__129__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1766,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__12__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1767,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__12__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1768,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__12__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1769,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__130__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1770,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__130__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1771,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__130__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1772,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__131__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1773,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__131__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1774,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__131__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1775,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__132__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1776,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__132__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1777,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__132__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1778,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__133__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1779,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__133__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1780,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__133__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1781,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__134__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1782,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__134__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1783,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__134__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1784,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__135__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1785,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__135__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1786,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__135__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1787,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__136__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1788,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__136__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1789,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__136__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1790,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__137__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1791,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__137__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1792,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__137__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1793,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__138__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1794,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__138__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1795,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__138__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1796,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__139__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1797,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__139__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1798,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__139__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1799,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__13__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1800,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__13__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1801,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__13__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1802,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__140__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1803,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__140__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1804,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__140__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1805,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__141__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1806,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__141__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1807,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__141__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1808,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__142__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1809,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__142__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1810,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__142__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1811,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__143__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1812,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__143__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1813,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__143__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1814,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__144__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1815,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__144__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1816,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__144__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1817,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__145__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1818,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__145__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1819,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__145__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1820,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__146__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1821,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__146__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1822,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__146__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1823,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__147__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1824,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__147__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1825,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__147__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1826,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__148__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1827,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__148__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1828,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__148__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1829,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__149__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1830,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__149__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1831,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__149__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1832,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__14__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1833,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__14__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1834,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__14__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1835,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__150__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1836,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__150__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1837,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__150__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1838,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__151__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1839,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__151__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1840,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__151__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1841,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__152__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1842,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__152__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1843,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__152__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1844,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__153__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1845,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__153__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1846,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__153__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1847,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__154__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1848,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__154__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1849,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__154__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1850,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__155__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1851,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__155__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1852,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__155__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1853,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__156__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1854,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__156__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1855,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__156__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1856,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__157__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1857,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__157__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1858,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__157__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1859,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__158__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1860,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__158__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1861,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__158__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1862,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__159__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1863,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__159__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1864,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__159__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1865,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__15__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1866,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__15__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1867,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__15__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1868,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__160__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1869,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__160__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1870,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__160__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1871,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__161__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1872,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__161__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1873,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__161__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1874,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__162__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1875,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__162__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1876,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__162__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1877,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__163__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1878,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__163__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1879,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__163__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1880,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__164__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1881,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__164__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1882,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__164__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1883,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__165__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1884,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__165__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1885,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__165__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1886,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__166__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1887,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__166__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1888,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__166__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1889,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__167__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1890,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__167__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1891,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__167__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1892,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__168__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1893,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__168__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1894,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__168__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1895,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__169__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1896,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__169__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1897,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__169__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1898,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__16__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1899,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__16__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1900,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__16__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1901,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__170__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1902,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__170__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1903,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__170__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1904,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__171__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1905,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__171__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1906,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__171__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1907,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__172__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1908,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__172__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1909,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__172__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1910,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__173__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1911,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__173__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1912,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__173__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1913,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__174__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1914,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__174__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1915,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__174__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1916,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__175__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1917,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__175__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1918,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__175__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1919,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__176__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1920,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__176__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1921,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__176__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1922,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__177__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1923,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__177__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1924,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__177__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1925,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__178__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1926,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__178__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1927,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__178__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1928,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__179__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1929,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__179__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1930,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__179__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1931,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__17__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1932,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__17__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1933,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__17__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1934,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__180__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1935,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__180__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1936,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__180__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1937,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__181__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1938,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__181__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1939,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__181__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1940,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__182__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1941,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__182__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1942,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__182__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1943,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__183__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1944,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__183__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1945,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__183__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1946,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__184__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1947,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__184__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1948,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__184__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1949,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__185__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1950,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__185__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1951,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__185__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1952,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__186__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1953,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__186__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1954,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__186__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1955,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__187__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1956,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__187__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1957,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__187__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1958,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__188__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1959,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__188__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1960,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__188__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1961,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__189__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1962,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__189__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1963,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__189__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1964,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__18__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1965,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__18__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1966,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__18__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1967,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__190__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1968,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__190__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1969,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__190__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1970,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__191__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1971,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__191__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1972,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__191__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1973,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__192__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1974,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__192__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1975,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__192__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1976,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__193__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1977,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__193__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1978,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__193__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1979,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__194__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1980,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__194__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1981,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__194__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1982,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__195__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1983,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__195__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1984,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__195__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1985,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__196__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1986,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__196__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1987,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__196__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1988,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__197__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1989,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__197__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1990,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__197__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1991,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__198__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1992,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__198__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1993,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__198__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1994,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__199__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1995,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__199__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1996,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__199__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+1997,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__19__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+1998,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__19__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+1999,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__19__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2000,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__1__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2001,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__1__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2002,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__1__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2003,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__200__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2004,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__200__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2005,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__200__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2006,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__201__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2007,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__201__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2008,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__201__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2009,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__202__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2010,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__202__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2011,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__202__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2012,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__203__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2013,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__203__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2014,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__203__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2015,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__204__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2016,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__204__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2017,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__204__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2018,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__205__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2019,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__205__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2020,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__205__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2021,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__206__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2022,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__206__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2023,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__206__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2024,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__207__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2025,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__207__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2026,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__207__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2027,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__208__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2028,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__208__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2029,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__208__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2030,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__209__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2031,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__209__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2032,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__209__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2033,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__20__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2034,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__20__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2035,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__20__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2036,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__210__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2037,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__210__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2038,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__210__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2039,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__211__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2040,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__211__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2041,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__211__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2042,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__212__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2043,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__212__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2044,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__212__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2045,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__213__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2046,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__213__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2047,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__213__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2048,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__214__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2049,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__214__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2050,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__214__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2051,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__215__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2052,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__215__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2053,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__215__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2054,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__216__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2055,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__216__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2056,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__216__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2057,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__217__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2058,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__217__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2059,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__217__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2060,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__218__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2061,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__218__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2062,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__218__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2063,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__219__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2064,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__219__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2065,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__219__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2066,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__21__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2067,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__21__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2068,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__21__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2069,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__220__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2070,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__220__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2071,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__220__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2072,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__221__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2073,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__221__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2074,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__221__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2075,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__222__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2076,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__222__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2077,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__222__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2078,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__223__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2079,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__223__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2080,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__223__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2081,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__224__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2082,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__224__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2083,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__224__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2084,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__225__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2085,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__225__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2086,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__225__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2087,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__226__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2088,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__226__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2089,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__226__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2090,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__227__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2091,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__227__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2092,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__227__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2093,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__228__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2094,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__228__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2095,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__228__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2096,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__229__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2097,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__229__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2098,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__229__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2099,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__22__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2100,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__22__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2101,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__22__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2102,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__230__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2103,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__230__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2104,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__230__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2105,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__231__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2106,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__231__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2107,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__231__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2108,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__232__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2109,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__232__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2110,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__232__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2111,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__233__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2112,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__233__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2113,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__233__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2114,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__234__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2115,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__234__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2116,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__234__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2117,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__235__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2118,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__235__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2119,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__235__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2120,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__236__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2121,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__236__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2122,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__236__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2123,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__237__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2124,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__237__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2125,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__237__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2126,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__238__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2127,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__238__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2128,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__238__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2129,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__239__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2130,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__239__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2131,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__239__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2132,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__23__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2133,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__23__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2134,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__23__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2135,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__240__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2136,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__240__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2137,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__240__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2138,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__241__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2139,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__241__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2140,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__241__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2141,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__242__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2142,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__242__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2143,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__242__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2144,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__243__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2145,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__243__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2146,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__243__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2147,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__244__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2148,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__244__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2149,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__244__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2150,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__245__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2151,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__245__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2152,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__245__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2153,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__246__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2154,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__246__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2155,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__246__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2156,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__247__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2157,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__247__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2158,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__247__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2159,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__248__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2160,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__248__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2161,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__248__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2162,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__249__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2163,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__249__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2164,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__249__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2165,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__24__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2166,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__24__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2167,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__24__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2168,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__250__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2169,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__250__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2170,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__250__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2171,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__251__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2172,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__251__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2173,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__251__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2174,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__252__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2175,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__252__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2176,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__252__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2177,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__253__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2178,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__253__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2179,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__253__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2180,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__254__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2181,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__254__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2182,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__254__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2183,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__255__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2184,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__255__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2185,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__255__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2186,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__25__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2187,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__25__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2188,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__25__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2189,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__26__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2190,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__26__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2191,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__26__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2192,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__27__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2193,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__27__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2194,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__27__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2195,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__28__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2196,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__28__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2197,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__28__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2198,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__29__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2199,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__29__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2200,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__29__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2201,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__2__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2202,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__2__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2203,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__2__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2204,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__30__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2205,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__30__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2206,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__30__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2207,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__31__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2208,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__31__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2209,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__31__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2210,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__32__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2211,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__32__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2212,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__32__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2213,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__33__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2214,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__33__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2215,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__33__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2216,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__34__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2217,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__34__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2218,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__34__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2219,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__35__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2220,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__35__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2221,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__35__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2222,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__36__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2223,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__36__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2224,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__36__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2225,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__37__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2226,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__37__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2227,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__37__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2228,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__38__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2229,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__38__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2230,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__38__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2231,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__39__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2232,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__39__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2233,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__39__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2234,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__3__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2235,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__3__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2236,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__3__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2237,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__40__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2238,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__40__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2239,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__40__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2240,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__41__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2241,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__41__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2242,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__41__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2243,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__42__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2244,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__42__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2245,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__42__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2246,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__43__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2247,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__43__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2248,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__43__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2249,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__44__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2250,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__44__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2251,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__44__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2252,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__45__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2253,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__45__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2254,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__45__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2255,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__46__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2256,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__46__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2257,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__46__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2258,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__47__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2259,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__47__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2260,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__47__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2261,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__48__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2262,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__48__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2263,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__48__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2264,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__49__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2265,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__49__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2266,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__49__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2267,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__4__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2268,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__4__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2269,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__4__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2270,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__50__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2271,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__50__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2272,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__50__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2273,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__51__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2274,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__51__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2275,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__51__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2276,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__52__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2277,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__52__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2278,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__52__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2279,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__53__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2280,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__53__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2281,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__53__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2282,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__54__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2283,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__54__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2284,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__54__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2285,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__55__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2286,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__55__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2287,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__55__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2288,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__56__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2289,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__56__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2290,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__56__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2291,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__57__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2292,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__57__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2293,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__57__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2294,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__58__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2295,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__58__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2296,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__58__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2297,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__59__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2298,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__59__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2299,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__59__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2300,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__5__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2301,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__5__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2302,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__5__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2303,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__60__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2304,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__60__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2305,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__60__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2306,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__61__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2307,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__61__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2308,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__61__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2309,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__62__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2310,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__62__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2311,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__62__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2312,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__63__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2313,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__63__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2314,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__63__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2315,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__64__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2316,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__64__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2317,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__64__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2318,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__65__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2319,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__65__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2320,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__65__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2321,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__66__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2322,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__66__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2323,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__66__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2324,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__67__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2325,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__67__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2326,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__67__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2327,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__68__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2328,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__68__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2329,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__68__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2330,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__69__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2331,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__69__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2332,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__69__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2333,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__6__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2334,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__6__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2335,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__6__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2336,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__70__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2337,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__70__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2338,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__70__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2339,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__71__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2340,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__71__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2341,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__71__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2342,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__72__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2343,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__72__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2344,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__72__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2345,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__73__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2346,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__73__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2347,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__73__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2348,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__74__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2349,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__74__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2350,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__74__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2351,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__75__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2352,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__75__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2353,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__75__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2354,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__76__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2355,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__76__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2356,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__76__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2357,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__77__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2358,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__77__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2359,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__77__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2360,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__78__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2361,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__78__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2362,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__78__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2363,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__79__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2364,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__79__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2365,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__79__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2366,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__7__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2367,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__7__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2368,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__7__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2369,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__80__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2370,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__80__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2371,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__80__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2372,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__81__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2373,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__81__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2374,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__81__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2375,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__82__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2376,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__82__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2377,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__82__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2378,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__83__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2379,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__83__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2380,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__83__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2381,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__84__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2382,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__84__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2383,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__84__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2384,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__85__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2385,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__85__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2386,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__85__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2387,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__86__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2388,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__86__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2389,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__86__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2390,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__87__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2391,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__87__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2392,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__87__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2393,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__88__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2394,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__88__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2395,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__88__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2396,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__89__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2397,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__89__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2398,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__89__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2399,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__8__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2400,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__8__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2401,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__8__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2402,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__90__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2403,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__90__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2404,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__90__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2405,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__91__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2406,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__91__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2407,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__91__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2408,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__92__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2409,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__92__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2410,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__92__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2411,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__93__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2412,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__93__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2413,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__93__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2414,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__94__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2415,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__94__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2416,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__94__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2417,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__95__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2418,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__95__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2419,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__95__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2420,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__96__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2421,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__96__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2422,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__96__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2423,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__97__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2424,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__97__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2425,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__97__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2426,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__98__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2427,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__98__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2428,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__98__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2429,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__99__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2430,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__99__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2431,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__99__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullBit(oldp+2432,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__9__KET____DOT__U_PLRU__update));
    tracep->fullBit(oldp+2433,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__9__KET____DOT__U_PLRU__DOT__state));
    tracep->fullBit(oldp+2434,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__9__KET____DOT__U_PLRU__DOT__nextstate));
    tracep->fullIData(oldp+2435,((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                                  >> 0xdU)),19);
    tracep->fullIData(oldp+2436,((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                                  >> 0xdU)),19);
    tracep->fullIData(oldp+2437,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[0]),19);
    tracep->fullIData(oldp+2438,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[1]),19);
    tracep->fullIData(oldp+2439,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[2]),19);
    tracep->fullIData(oldp+2440,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[3]),19);
    tracep->fullIData(oldp+2441,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[4]),19);
    tracep->fullIData(oldp+2442,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[5]),19);
    tracep->fullIData(oldp+2443,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[6]),19);
    tracep->fullIData(oldp+2444,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[7]),19);
    tracep->fullIData(oldp+2445,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[8]),19);
    tracep->fullIData(oldp+2446,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[9]),19);
    tracep->fullIData(oldp+2447,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[10]),19);
    tracep->fullIData(oldp+2448,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[11]),19);
    tracep->fullIData(oldp+2449,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[12]),19);
    tracep->fullIData(oldp+2450,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[13]),19);
    tracep->fullIData(oldp+2451,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[14]),19);
    tracep->fullIData(oldp+2452,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[15]),19);
    tracep->fullCData(oldp+2453,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[0]),8);
    tracep->fullCData(oldp+2454,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[1]),8);
    tracep->fullCData(oldp+2455,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[2]),8);
    tracep->fullCData(oldp+2456,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[3]),8);
    tracep->fullCData(oldp+2457,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[4]),8);
    tracep->fullCData(oldp+2458,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[5]),8);
    tracep->fullCData(oldp+2459,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[6]),8);
    tracep->fullCData(oldp+2460,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[7]),8);
    tracep->fullCData(oldp+2461,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[8]),8);
    tracep->fullCData(oldp+2462,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[9]),8);
    tracep->fullCData(oldp+2463,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[10]),8);
    tracep->fullCData(oldp+2464,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[11]),8);
    tracep->fullCData(oldp+2465,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[12]),8);
    tracep->fullCData(oldp+2466,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[13]),8);
    tracep->fullCData(oldp+2467,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[14]),8);
    tracep->fullCData(oldp+2468,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[15]),8);
    tracep->fullBit(oldp+2469,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[0]));
    tracep->fullBit(oldp+2470,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[1]));
    tracep->fullBit(oldp+2471,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[2]));
    tracep->fullBit(oldp+2472,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[3]));
    tracep->fullBit(oldp+2473,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[4]));
    tracep->fullBit(oldp+2474,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[5]));
    tracep->fullBit(oldp+2475,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[6]));
    tracep->fullBit(oldp+2476,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[7]));
    tracep->fullBit(oldp+2477,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[8]));
    tracep->fullBit(oldp+2478,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[9]));
    tracep->fullBit(oldp+2479,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[10]));
    tracep->fullBit(oldp+2480,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[11]));
    tracep->fullBit(oldp+2481,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[12]));
    tracep->fullBit(oldp+2482,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[13]));
    tracep->fullBit(oldp+2483,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[14]));
    tracep->fullBit(oldp+2484,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[15]));
    tracep->fullIData(oldp+2485,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[0]),20);
    tracep->fullIData(oldp+2486,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[1]),20);
    tracep->fullIData(oldp+2487,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[2]),20);
    tracep->fullIData(oldp+2488,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[3]),20);
    tracep->fullIData(oldp+2489,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[4]),20);
    tracep->fullIData(oldp+2490,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[5]),20);
    tracep->fullIData(oldp+2491,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[6]),20);
    tracep->fullIData(oldp+2492,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[7]),20);
    tracep->fullIData(oldp+2493,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[8]),20);
    tracep->fullIData(oldp+2494,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[9]),20);
    tracep->fullIData(oldp+2495,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[10]),20);
    tracep->fullIData(oldp+2496,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[11]),20);
    tracep->fullIData(oldp+2497,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[12]),20);
    tracep->fullIData(oldp+2498,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[13]),20);
    tracep->fullIData(oldp+2499,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[14]),20);
    tracep->fullIData(oldp+2500,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[15]),20);
    tracep->fullCData(oldp+2501,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[0]),3);
    tracep->fullCData(oldp+2502,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[1]),3);
    tracep->fullCData(oldp+2503,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[2]),3);
    tracep->fullCData(oldp+2504,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[3]),3);
    tracep->fullCData(oldp+2505,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[4]),3);
    tracep->fullCData(oldp+2506,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[5]),3);
    tracep->fullCData(oldp+2507,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[6]),3);
    tracep->fullCData(oldp+2508,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[7]),3);
    tracep->fullCData(oldp+2509,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[8]),3);
    tracep->fullCData(oldp+2510,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[9]),3);
    tracep->fullCData(oldp+2511,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[10]),3);
    tracep->fullCData(oldp+2512,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[11]),3);
    tracep->fullCData(oldp+2513,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[12]),3);
    tracep->fullCData(oldp+2514,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[13]),3);
    tracep->fullCData(oldp+2515,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[14]),3);
    tracep->fullCData(oldp+2516,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[15]),3);
    tracep->fullBit(oldp+2517,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[0]));
    tracep->fullBit(oldp+2518,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[1]));
    tracep->fullBit(oldp+2519,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[2]));
    tracep->fullBit(oldp+2520,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[3]));
    tracep->fullBit(oldp+2521,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[4]));
    tracep->fullBit(oldp+2522,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[5]));
    tracep->fullBit(oldp+2523,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[6]));
    tracep->fullBit(oldp+2524,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[7]));
    tracep->fullBit(oldp+2525,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[8]));
    tracep->fullBit(oldp+2526,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[9]));
    tracep->fullBit(oldp+2527,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[10]));
    tracep->fullBit(oldp+2528,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[11]));
    tracep->fullBit(oldp+2529,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[12]));
    tracep->fullBit(oldp+2530,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[13]));
    tracep->fullBit(oldp+2531,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[14]));
    tracep->fullBit(oldp+2532,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[15]));
    tracep->fullBit(oldp+2533,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[0]));
    tracep->fullBit(oldp+2534,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[1]));
    tracep->fullBit(oldp+2535,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[2]));
    tracep->fullBit(oldp+2536,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[3]));
    tracep->fullBit(oldp+2537,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[4]));
    tracep->fullBit(oldp+2538,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[5]));
    tracep->fullBit(oldp+2539,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[6]));
    tracep->fullBit(oldp+2540,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[7]));
    tracep->fullBit(oldp+2541,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[8]));
    tracep->fullBit(oldp+2542,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[9]));
    tracep->fullBit(oldp+2543,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[10]));
    tracep->fullBit(oldp+2544,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[11]));
    tracep->fullBit(oldp+2545,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[12]));
    tracep->fullBit(oldp+2546,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[13]));
    tracep->fullBit(oldp+2547,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[14]));
    tracep->fullBit(oldp+2548,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[15]));
    tracep->fullIData(oldp+2549,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[0]),20);
    tracep->fullIData(oldp+2550,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[1]),20);
    tracep->fullIData(oldp+2551,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[2]),20);
    tracep->fullIData(oldp+2552,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[3]),20);
    tracep->fullIData(oldp+2553,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[4]),20);
    tracep->fullIData(oldp+2554,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[5]),20);
    tracep->fullIData(oldp+2555,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[6]),20);
    tracep->fullIData(oldp+2556,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[7]),20);
    tracep->fullIData(oldp+2557,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[8]),20);
    tracep->fullIData(oldp+2558,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[9]),20);
    tracep->fullIData(oldp+2559,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[10]),20);
    tracep->fullIData(oldp+2560,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[11]),20);
    tracep->fullIData(oldp+2561,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[12]),20);
    tracep->fullIData(oldp+2562,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[13]),20);
    tracep->fullIData(oldp+2563,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[14]),20);
    tracep->fullIData(oldp+2564,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[15]),20);
    tracep->fullCData(oldp+2565,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[0]),3);
    tracep->fullCData(oldp+2566,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[1]),3);
    tracep->fullCData(oldp+2567,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[2]),3);
    tracep->fullCData(oldp+2568,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[3]),3);
    tracep->fullCData(oldp+2569,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[4]),3);
    tracep->fullCData(oldp+2570,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[5]),3);
    tracep->fullCData(oldp+2571,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[6]),3);
    tracep->fullCData(oldp+2572,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[7]),3);
    tracep->fullCData(oldp+2573,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[8]),3);
    tracep->fullCData(oldp+2574,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[9]),3);
    tracep->fullCData(oldp+2575,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[10]),3);
    tracep->fullCData(oldp+2576,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[11]),3);
    tracep->fullCData(oldp+2577,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[12]),3);
    tracep->fullCData(oldp+2578,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[13]),3);
    tracep->fullCData(oldp+2579,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[14]),3);
    tracep->fullCData(oldp+2580,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[15]),3);
    tracep->fullBit(oldp+2581,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[0]));
    tracep->fullBit(oldp+2582,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[1]));
    tracep->fullBit(oldp+2583,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[2]));
    tracep->fullBit(oldp+2584,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[3]));
    tracep->fullBit(oldp+2585,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[4]));
    tracep->fullBit(oldp+2586,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[5]));
    tracep->fullBit(oldp+2587,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[6]));
    tracep->fullBit(oldp+2588,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[7]));
    tracep->fullBit(oldp+2589,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[8]));
    tracep->fullBit(oldp+2590,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[9]));
    tracep->fullBit(oldp+2591,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[10]));
    tracep->fullBit(oldp+2592,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[11]));
    tracep->fullBit(oldp+2593,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[12]));
    tracep->fullBit(oldp+2594,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[13]));
    tracep->fullBit(oldp+2595,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[14]));
    tracep->fullBit(oldp+2596,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[15]));
    tracep->fullBit(oldp+2597,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[0]));
    tracep->fullBit(oldp+2598,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[1]));
    tracep->fullBit(oldp+2599,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[2]));
    tracep->fullBit(oldp+2600,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[3]));
    tracep->fullBit(oldp+2601,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[4]));
    tracep->fullBit(oldp+2602,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[5]));
    tracep->fullBit(oldp+2603,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[6]));
    tracep->fullBit(oldp+2604,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[7]));
    tracep->fullBit(oldp+2605,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[8]));
    tracep->fullBit(oldp+2606,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[9]));
    tracep->fullBit(oldp+2607,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[10]));
    tracep->fullBit(oldp+2608,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[11]));
    tracep->fullBit(oldp+2609,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[12]));
    tracep->fullBit(oldp+2610,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[13]));
    tracep->fullBit(oldp+2611,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[14]));
    tracep->fullBit(oldp+2612,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[15]));
    tracep->fullSData(oldp+2613,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__ITLB_match),16);
    tracep->fullSData(oldp+2614,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__common_match),16);
    tracep->fullCData(oldp+2615,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__ITLB_index),4);
    tracep->fullCData(oldp+2616,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__write_index),4);
    tracep->fullIData(oldp+2617,((0x7ffffU & ((0x200U 
                                               & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                               ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entryhi_VPN2
                                               : ((
                                                   vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                                                   << 0x13U) 
                                                  | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                                                     >> 0xdU))))),19);
    tracep->fullCData(oldp+2618,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index),4);
    tracep->fullCData(oldp+2619,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_asid),8);
    tracep->fullIData(oldp+2620,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_ITLB_vpn2),19);
    tracep->fullIData(oldp+2621,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_common_vpn2),19);
    tracep->fullIData(oldp+2622,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__i),32);
    tracep->fullBit(oldp+2623,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_valid));
    tracep->fullBit(oldp+2624,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_ready_go));
    tracep->fullWData(oldp+2625,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r),345);
    tracep->fullIData(oldp+2636,((0x1fffffffU & ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                                  << 4U) 
                                                 | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                    >> 0x1cU)))),29);
    tracep->fullBit(oldp+2637,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                      >> 8U))));
    tracep->fullBit(oldp+2638,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                      >> 7U))));
    tracep->fullIData(oldp+2639,(((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[8U] 
                                   << 0xeU) | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[7U] 
                                               >> 0x12U))),32);
    tracep->fullIData(oldp+2640,(((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[7U] 
                                   << 0xeU) | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[6U] 
                                               >> 0x12U))),32);
    tracep->fullCData(oldp+2641,((7U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                        >> 0x14U))),3);
    tracep->fullCData(oldp+2642,((7U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                        >> 0x17U))),3);
    tracep->fullBit(oldp+2643,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                      >> 0x1bU))));
    tracep->fullBit(oldp+2644,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                      >> 0x1aU))));
    tracep->fullBit(oldp+2645,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                      >> 0x12U))));
    tracep->fullBit(oldp+2646,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                      >> 0x13U))));
    tracep->fullIData(oldp+2647,(((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                   << 0xeU) | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[8U] 
                                               >> 0x12U))),32);
    tracep->fullBit(oldp+2648,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                      >> 6U))));
    tracep->fullBit(oldp+2649,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                      >> 5U))));
    tracep->fullCData(oldp+2650,((0x1fU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U])),5);
    tracep->fullSData(oldp+2651,((0xffffU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                             >> 7U))),16);
    tracep->fullIData(oldp+2652,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[2U]),32);
    tracep->fullIData(oldp+2653,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[1U]),32);
    tracep->fullIData(oldp+2654,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0U]),32);
    tracep->fullSData(oldp+2655,((0xfffU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                            >> 0xaU))),12);
    tracep->fullCData(oldp+2656,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wen),4);
    tracep->fullIData(oldp+2657,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wdata),32);
    tracep->fullIData(oldp+2658,((0x3ffffffU & ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                                 << 0x19U) 
                                                | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                   >> 7U)))),26);
    tracep->fullCData(oldp+2659,((7U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                        >> 7U))),3);
    tracep->fullBit(oldp+2660,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                      >> 6U))));
    tracep->fullBit(oldp+2661,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                      >> 5U))));
    tracep->fullBit(oldp+2662,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                      >> 4U))));
    tracep->fullBit(oldp+2663,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                      >> 3U))));
    tracep->fullCData(oldp+2664,((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                           >> 0x12U))),5);
    tracep->fullBit(oldp+2665,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                      >> 0x17U))));
    tracep->fullBit(oldp+2666,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                      >> 0x18U))));
    tracep->fullBit(oldp+2667,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                      >> 0x19U))));
    tracep->fullBit(oldp+2668,((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                >> 0x1fU)));
    tracep->fullCData(oldp+2669,((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                           >> 0x1aU))),5);
    tracep->fullBit(oldp+2670,((((((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                    >> 0x1fU) | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__Overflow_ex)) 
                                  | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADES_ex)) 
                                 | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADEL_ex)) 
                                | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__trap_ex))));
    tracep->fullCData(oldp+2671,((0x1fU & ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                            >> 0x1fU)
                                            ? ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                << 6U) 
                                               | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                  >> 0x1aU))
                                            : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__trap_ex)
                                                ? 0x10U
                                                : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__Overflow_ex)
                                                    ? 0xeU
                                                    : 
                                                   ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADES_ex)
                                                     ? 0xaU
                                                     : 
                                                    ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADEL_ex)
                                                      ? 9U
                                                      : 0x1fU))))))),5);
    tracep->fullBit(oldp+2672,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__Overflow_ex));
    tracep->fullCData(oldp+2673,((7U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U])),3);
    tracep->fullBit(oldp+2674,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADES_ex));
    tracep->fullBit(oldp+2675,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADEL_ex));
    tracep->fullBit(oldp+2676,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__trap_ex));
    tracep->fullBit(oldp+2677,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                      >> 0xcU))));
    tracep->fullBit(oldp+2678,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                      >> 0xbU))));
    tracep->fullBit(oldp+2679,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                      >> 0xaU))));
    tracep->fullBit(oldp+2680,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                      >> 9U))));
    tracep->fullBit(oldp+2681,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                      >> 8U))));
    tracep->fullBit(oldp+2682,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                      >> 7U))));
    tracep->fullBit(oldp+2683,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                      >> 6U))));
    tracep->fullBit(oldp+2684,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                      >> 5U))));
    tracep->fullBit(oldp+2685,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                      >> 4U))));
    tracep->fullBit(oldp+2686,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                      >> 3U))));
    tracep->fullBit(oldp+2687,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                      >> 2U))));
    tracep->fullBit(oldp+2688,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                      >> 1U))));
    tracep->fullIData(oldp+2689,(((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[6U] 
                                   << 0xeU) | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                               >> 0x12U))),32);
    tracep->fullBit(oldp+2690,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                      >> 0x11U))));
    tracep->fullBit(oldp+2691,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                      >> 0x10U))));
    tracep->fullCData(oldp+2692,((3U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                        >> 0xeU))),2);
    tracep->fullSData(oldp+2693,((0xfffU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                            >> 1U))),12);
    tracep->fullBit(oldp+2694,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                      >> 0xdU))));
    tracep->fullBit(oldp+2695,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_br_taken));
    tracep->fullBit(oldp+2696,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_rs_eq_rt));
    tracep->fullBit(oldp+2697,((1U & (~ (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[2U] 
                                         >> 0x1fU)))));
    tracep->fullBit(oldp+2698,(VL_LTS_III(32, 0U, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[2U])));
    tracep->fullBit(oldp+2699,(VL_GTES_III(32, 0U, 
                                           vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[2U])));
    tracep->fullBit(oldp+2700,((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[2U] 
                                >> 0x1fU)));
    tracep->fullIData(oldp+2701,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1),32);
    tracep->fullIData(oldp+2702,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2),32);
    tracep->fullIData(oldp+2703,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__temp_alu_result),32);
    tracep->fullBit(oldp+2704,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__m_axis_dout_tvalid));
    tracep->fullBit(oldp+2705,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__m_axis_dout_tvalidu));
    tracep->fullBit(oldp+2706,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__isMul));
    tracep->fullBit(oldp+2707,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__isDiv));
    tracep->fullBit(oldp+2708,((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__mul_state))));
    tracep->fullBit(oldp+2709,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                      >> 0x12U))));
    tracep->fullBit(oldp+2710,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                      >> 0x13U))));
    tracep->fullBit(oldp+2711,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                      >> 0x14U))));
    tracep->fullBit(oldp+2712,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                      >> 0x15U))));
    tracep->fullBit(oldp+2713,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                      >> 0xbU))));
    tracep->fullBit(oldp+2714,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                      >> 0xeU))));
    tracep->fullBit(oldp+2715,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                      >> 0xfU))));
    tracep->fullBit(oldp+2716,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                      >> 0xaU))));
    tracep->fullBit(oldp+2717,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                      >> 0x1cU))));
    tracep->fullBit(oldp+2718,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                      >> 0x1dU))));
    tracep->fullBit(oldp+2719,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                      >> 0x1eU))));
    tracep->fullBit(oldp+2720,((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                >> 0x1fU)));
    tracep->fullBit(oldp+2721,((1U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])));
    tracep->fullBit(oldp+2722,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 1U))));
    tracep->fullBit(oldp+2723,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 2U))));
    tracep->fullBit(oldp+2724,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 3U))));
    tracep->fullBit(oldp+2725,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 4U))));
    tracep->fullBit(oldp+2726,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 5U))));
    tracep->fullBit(oldp+2727,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 6U))));
    tracep->fullBit(oldp+2728,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 7U))));
    tracep->fullBit(oldp+2729,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 8U))));
    tracep->fullBit(oldp+2730,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 9U))));
    tracep->fullBit(oldp+2731,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 0xaU))));
    tracep->fullBit(oldp+2732,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 0xbU))));
    tracep->fullBit(oldp+2733,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 0xcU))));
    tracep->fullBit(oldp+2734,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 0xdU))));
    tracep->fullBit(oldp+2735,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 0xeU))));
    tracep->fullBit(oldp+2736,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 0xfU))));
    tracep->fullBit(oldp+2737,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 0x10U))));
    tracep->fullBit(oldp+2738,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 0x11U))));
    tracep->fullBit(oldp+2739,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 0x12U))));
    tracep->fullBit(oldp+2740,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 0x13U))));
    tracep->fullBit(oldp+2741,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 0x14U))));
    tracep->fullBit(oldp+2742,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 0x15U))));
    tracep->fullBit(oldp+2743,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 0x16U))));
    tracep->fullBit(oldp+2744,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 0x17U))));
    tracep->fullBit(oldp+2745,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                      >> 0x18U))));
    tracep->fullIData(oldp+2746,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__adder_result),32);
    tracep->fullIData(oldp+2747,(VL_LTS_III(32, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2)),32);
    tracep->fullIData(oldp+2748,((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1 
                                  < vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2)),32);
    tracep->fullIData(oldp+2749,((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1 
                                  & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2)),32);
    tracep->fullIData(oldp+2750,((~ vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__or_result)),32);
    tracep->fullIData(oldp+2751,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__or_result),32);
    tracep->fullIData(oldp+2752,((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1 
                                  ^ vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2)),32);
    tracep->fullIData(oldp+2753,((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2 
                                  << 0x10U)),32);
    tracep->fullIData(oldp+2754,((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2 
                                  << (0x1fU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1))),32);
    tracep->fullIData(oldp+2755,((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2 
                                  >> (0x1fU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1))),32);
    tracep->fullIData(oldp+2756,(VL_SHIFTRS_III(32,32,5, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2, 
                                                (0x1fU 
                                                 & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1))),32);
    tracep->fullQData(oldp+2757,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__mult_result),64);
    tracep->fullQData(oldp+2759,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__multi_result),64);
    tracep->fullQData(oldp+2761,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__div_result),64);
    tracep->fullQData(oldp+2763,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__divu_result),64);
    tracep->fullIData(oldp+2765,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__HI),32);
    tracep->fullIData(oldp+2766,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__LO),32);
    tracep->fullIData(oldp+2767,(((0x20000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])
                                   ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__U_cloclz_cnt__DOT__clz_out
                                   : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__U_cloclz_cnt__DOT__clo_out)),32);
    tracep->fullQData(oldp+2768,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__madd_result),64);
    tracep->fullQData(oldp+2770,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__maddu_result),64);
    tracep->fullQData(oldp+2772,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__msub_result),64);
    tracep->fullQData(oldp+2774,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__msubu_result),64);
    tracep->fullIData(oldp+2776,(((0U != vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1)
                                   ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2
                                   : 0U)),32);
    tracep->fullIData(oldp+2777,(((0U == vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1)
                                   ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2
                                   : 0U)),32);
    tracep->fullIData(oldp+2778,(((0x20000000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U])
                                   ? (~ vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2)
                                   : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2)),32);
    tracep->fullIData(oldp+2779,(((0x20000000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U])
                                   ? 1U : 0U)),32);
    tracep->fullIData(oldp+2780,((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1 
                                  - vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2)),32);
    tracep->fullIData(oldp+2781,((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1 
                                  + vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2)),32);
    tracep->fullBit(oldp+2782,((1U & ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                       >> 0xaU) & (
                                                   (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1 
                                                    ^ vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2) 
                                                   >> 0x1fU)))));
    tracep->fullIData(oldp+2783,(((IData)(((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                            >> 0xaU) 
                                           & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1 
                                              >> 0x1fU)))
                                   ? (- vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1)
                                   : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1)),32);
    tracep->fullIData(oldp+2784,(((IData)(((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                            >> 0xaU) 
                                           & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2 
                                              >> 0x1fU)))
                                   ? (- vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2)
                                   : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2)),32);
    tracep->fullCData(oldp+2785,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__mul_state),2);
    tracep->fullCData(oldp+2786,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__mul_nextstate),2);
    tracep->fullBit(oldp+2787,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__s_axis_divisor_tvalid));
    tracep->fullBit(oldp+2788,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__s_axis_dividend_tvalid));
    tracep->fullBit(oldp+2789,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__s_axis_divisor_tvalidu));
    tracep->fullBit(oldp+2790,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__s_axis_dividend_tvalidu));
    tracep->fullBit(oldp+2791,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__div_state));
    tracep->fullBit(oldp+2792,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__div_nextstate));
    tracep->fullIData(oldp+2793,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__U_cloclz_cnt__DOT__clo_out),32);
    tracep->fullIData(oldp+2794,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__U_cloclz_cnt__DOT__clz_out),32);
    tracep->fullIData(oldp+2795,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__U_multiplier__DOT__A_reg),32);
    tracep->fullIData(oldp+2796,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__U_multiplier__DOT__B_reg),32);
    tracep->fullBit(oldp+2797,((1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset)))));
    tracep->fullQData(oldp+2798,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__temp),64);
    tracep->fullCData(oldp+2800,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__state),3);
    tracep->fullCData(oldp+2801,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__i),5);
    tracep->fullCData(oldp+2802,((((0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__state)) 
                                   & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__start))
                                   ? 4U : (((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__state)) 
                                            & (0xaU 
                                               > (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__i)))
                                            ? 4U : 
                                           ((0xaU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__i))
                                             ? 5U : 0U)))),3);
    tracep->fullBit(oldp+2803,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__start));
    tracep->fullQData(oldp+2804,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__temp),64);
    tracep->fullCData(oldp+2806,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__state),3);
    tracep->fullCData(oldp+2807,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__i),5);
    tracep->fullCData(oldp+2808,((((0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__state)) 
                                   & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__start))
                                   ? 3U : (((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__state)) 
                                            & (0xaU 
                                               > (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__i)))
                                            ? 3U : 
                                           ((0xaU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__i))
                                             ? 5U : 0U)))),3);
    tracep->fullBit(oldp+2809,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__start));
    tracep->fullBit(oldp+2810,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__ds_valid));
    tracep->fullBit(oldp+2811,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__ds_ready_go));
    tracep->fullSData(oldp+2812,(((0x800U & ((IData)(
                                                     (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                      >> 4U)) 
                                             << 0xbU)) 
                                  | ((0x400U & ((IData)(
                                                        (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                         >> 5U)) 
                                                << 0xaU)) 
                                     | ((0x200U & ((IData)(
                                                           (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                            >> 3U)) 
                                                   << 9U)) 
                                        | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jr) 
                                            << 8U) 
                                           | ((0x80U 
                                               & ((IData)(
                                                          (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                           >> 2U)) 
                                                  << 7U)) 
                                              | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jalr) 
                                                  << 6U) 
                                                 | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgez) 
                                                     << 5U) 
                                                    | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgtz) 
                                                        << 4U) 
                                                       | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_blez) 
                                                           << 3U) 
                                                          | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltz) 
                                                              << 2U) 
                                                             | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgezal) 
                                                                 << 1U) 
                                                                | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltzal))))))))))))),12);
    tracep->fullWData(oldp+2813,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r),71);
    tracep->fullIData(oldp+2816,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[0U]),32);
    tracep->fullCData(oldp+2817,((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                           >> 0xbU))),5);
    tracep->fullBit(oldp+2818,((1U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[2U])));
    tracep->fullBit(oldp+2819,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[2U] 
                                      >> 6U))));
    tracep->fullCData(oldp+2820,((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[2U] 
                                           >> 1U))),5);
    tracep->fullCData(oldp+2821,((0x1fU & ((0x40U & 
                                            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[2U])
                                            ? ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[2U] 
                                                << 0x1fU) 
                                               | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[2U] 
                                                  >> 1U))
                                            : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_syscall)
                                                ? 0xbU
                                                : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_break)
                                                    ? 0xcU
                                                    : 
                                                   ((2U 
                                                     == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__FPU_inst_type))
                                                     ? 0xfU
                                                     : 
                                                    ((1U 
                                                      & ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_defined)) 
                                                         | (1U 
                                                            == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__FPU_inst_type))))
                                                      ? 0xdU
                                                      : 0x1fU))))))),5);
    tracep->fullBit(oldp+2822,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_defined));
    tracep->fullCData(oldp+2823,((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_add) 
                                   << 2U) | ((2U & 
                                              ((IData)(
                                                       (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                        >> 8U)) 
                                               << 1U)) 
                                             | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sub)))),3);
    tracep->fullCData(oldp+2824,((3U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ds_bus 
                                                >> 0x21U)))),2);
    tracep->fullIData(oldp+2825,((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ds_bus)),32);
    tracep->fullBit(oldp+2826,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ds_bus 
                                              >> 0x20U)))));
    tracep->fullBit(oldp+2827,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ds_bus 
                                              >> 0x23U)))));
    tracep->fullBit(oldp+2828,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ws_to_rf_bus 
                                              >> 0x25U)))));
    tracep->fullCData(oldp+2829,((0x1fU & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ws_to_rf_bus 
                                                   >> 0x20U)))),5);
    tracep->fullIData(oldp+2830,((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ws_to_rf_bus)),32);
    tracep->fullBit(oldp+2831,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jr) 
                                | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jalr))));
    tracep->fullBit(oldp+2832,((IData)((((((((0ULL 
                                              != (0x30ULL 
                                                  & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d)) 
                                             | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgez)) 
                                            | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgtz)) 
                                           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_blez)) 
                                          | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltz)) 
                                         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgezal)) 
                                        | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltzal)))));
    tracep->fullIData(oldp+2833,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__alu_op),29);
    tracep->fullBit(oldp+2834,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__load_op));
    tracep->fullBit(oldp+2835,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src1_is_sa) 
                                | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src1_is_pc))));
    tracep->fullBit(oldp+2836,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src1_is_sa));
    tracep->fullBit(oldp+2837,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src1_is_pc));
    tracep->fullBit(oldp+2838,((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src2_is_8) 
                                 | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__imm_zero_ext)) 
                                | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__imm_sign_ext))));
    tracep->fullBit(oldp+2839,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src2_is_8));
    tracep->fullBit(oldp+2840,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__gr_we));
    tracep->fullBit(oldp+2841,((IData)((0ULL != (0x4f0000000000ULL 
                                                 & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d)))));
    tracep->fullCData(oldp+2842,(((1U & (((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                   >> 3U)) 
                                          | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgezal)) 
                                         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltzal)))
                                   ? 0x1fU : (0x1fU 
                                              & ((IData)(
                                                         (((0ULL 
                                                            != 
                                                            (0x7f00007f00ULL 
                                                             & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d)) 
                                                           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_lui)) 
                                                          | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mfc0)))
                                                  ? 
                                                 ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                   << 0x10U) 
                                                  | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                     >> 0x10U))
                                                  : 
                                                 ((IData)(
                                                          ((((((((((0ULL 
                                                                    != 
                                                                    (0x8cf0000000034ULL 
                                                                     & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d)) 
                                                                   | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jr)) 
                                                                  | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgez)) 
                                                                 | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgtz)) 
                                                                | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_blez)) 
                                                               | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltz)) 
                                                              | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_syscall)) 
                                                             | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_eret)) 
                                                            | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sync)) 
                                                           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_wait)))
                                                   ? 0U
                                                   : 
                                                  ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                    << 0x15U) 
                                                   | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                      >> 0xbU))))))),5);
    tracep->fullSData(oldp+2843,((0xffffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U])),16);
    tracep->fullIData(oldp+2844,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src1_is_sa)
                                   ? (0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                               >> 6U))
                                   : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src1_is_pc)
                                       ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[0U]
                                       : 0U))),32);
    tracep->fullIData(oldp+2845,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rs_wait)
                                   ? (((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                 >> 0x15U)) 
                                       == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest))
                                       ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result
                                       : (((0x1fU & 
                                            (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                             >> 0x15U)) 
                                           == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__M1s_dest))
                                           ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_final_result
                                           : (((0x1fU 
                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                   >> 0x15U)) 
                                               == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__MEM_dest))
                                               ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_final_result
                                               : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[1U])))
                                   : ((0U == (0x1fU 
                                              & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                 >> 0x15U)))
                                       ? 0U : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf
                                      [(0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                 >> 0x15U))]))),32);
    tracep->fullIData(oldp+2846,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__imm_zero_ext)
                                   ? (0xffffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U])
                                   : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__imm_sign_ext)
                                       ? (((- (IData)(
                                                      (1U 
                                                       & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                          >> 0xfU)))) 
                                           << 0x10U) 
                                          | (0xffffU 
                                             & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U]))
                                       : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src2_is_8)
                                           ? 8U : 0U)))),32);
    tracep->fullIData(oldp+2847,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_wait)
                                   ? (((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                 >> 0x10U)) 
                                       == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest))
                                       ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result
                                       : (((0x1fU & 
                                            (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                             >> 0x10U)) 
                                           == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__M1s_dest))
                                           ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_final_result
                                           : (((0x1fU 
                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                   >> 0x10U)) 
                                               == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__MEM_dest))
                                               ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_final_result
                                               : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[1U])))
                                   : ((0U == (0x1fU 
                                              & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                 >> 0x10U)))
                                       ? 0U : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf
                                      [(0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                 >> 0x10U))]))),32);
    tracep->fullCData(oldp+2848,((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                  >> 0x1aU)),6);
    tracep->fullCData(oldp+2849,((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                           >> 0x15U))),5);
    tracep->fullCData(oldp+2850,((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                           >> 0x10U))),5);
    tracep->fullCData(oldp+2851,((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                           >> 6U))),5);
    tracep->fullCData(oldp+2852,((0x3fU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U])),6);
    tracep->fullIData(oldp+2853,((0x3ffffffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U])),26);
    tracep->fullQData(oldp+2854,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d),64);
    tracep->fullIData(oldp+2856,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rs_d),32);
    tracep->fullIData(oldp+2857,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_d),32);
    tracep->fullIData(oldp+2858,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rd_d),32);
    tracep->fullIData(oldp+2859,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__sa_d),32);
    tracep->fullQData(oldp+2860,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__func_d),64);
    tracep->fullBit(oldp+2862,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_addu));
    tracep->fullBit(oldp+2863,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_subu));
    tracep->fullBit(oldp+2864,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_slt));
    tracep->fullBit(oldp+2865,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sltu));
    tracep->fullBit(oldp+2866,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_and));
    tracep->fullBit(oldp+2867,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_or));
    tracep->fullBit(oldp+2868,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_xor));
    tracep->fullBit(oldp+2869,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_nor));
    tracep->fullBit(oldp+2870,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sll));
    tracep->fullBit(oldp+2871,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_srl));
    tracep->fullBit(oldp+2872,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sra));
    tracep->fullBit(oldp+2873,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 9U)))));
    tracep->fullBit(oldp+2874,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_lui));
    tracep->fullBit(oldp+2875,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 0x23U)))));
    tracep->fullBit(oldp+2876,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 0x2bU)))));
    tracep->fullBit(oldp+2877,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 4U)))));
    tracep->fullBit(oldp+2878,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 5U)))));
    tracep->fullBit(oldp+2879,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 3U)))));
    tracep->fullBit(oldp+2880,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jr));
    tracep->fullBit(oldp+2881,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_add));
    tracep->fullBit(oldp+2882,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 8U)))));
    tracep->fullBit(oldp+2883,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sub));
    tracep->fullBit(oldp+2884,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 0xaU)))));
    tracep->fullBit(oldp+2885,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 0xbU)))));
    tracep->fullBit(oldp+2886,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 0xcU)))));
    tracep->fullBit(oldp+2887,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 0xdU)))));
    tracep->fullBit(oldp+2888,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 0xeU)))));
    tracep->fullBit(oldp+2889,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sllv));
    tracep->fullBit(oldp+2890,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_srav));
    tracep->fullBit(oldp+2891,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_srlv));
    tracep->fullBit(oldp+2892,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mult));
    tracep->fullBit(oldp+2893,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_multu));
    tracep->fullBit(oldp+2894,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_div));
    tracep->fullBit(oldp+2895,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_divu));
    tracep->fullBit(oldp+2896,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mfhi));
    tracep->fullBit(oldp+2897,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mflo));
    tracep->fullBit(oldp+2898,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mthi));
    tracep->fullBit(oldp+2899,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mtlo));
    tracep->fullBit(oldp+2900,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgez));
    tracep->fullBit(oldp+2901,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgtz));
    tracep->fullBit(oldp+2902,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_blez));
    tracep->fullBit(oldp+2903,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltz));
    tracep->fullBit(oldp+2904,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgezal));
    tracep->fullBit(oldp+2905,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltzal));
    tracep->fullBit(oldp+2906,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 2U)))));
    tracep->fullBit(oldp+2907,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jalr));
    tracep->fullBit(oldp+2908,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 0x2aU)))));
    tracep->fullBit(oldp+2909,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 0x2eU)))));
    tracep->fullBit(oldp+2910,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 0x28U)))));
    tracep->fullBit(oldp+2911,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 0x29U)))));
    tracep->fullBit(oldp+2912,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 0x20U)))));
    tracep->fullBit(oldp+2913,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 0x24U)))));
    tracep->fullBit(oldp+2914,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 0x21U)))));
    tracep->fullBit(oldp+2915,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 0x25U)))));
    tracep->fullBit(oldp+2916,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 0x22U)))));
    tracep->fullBit(oldp+2917,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 0x26U)))));
    tracep->fullSData(oldp+2918,(((0x800U & ((IData)(
                                                     (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                      >> 0x2eU)) 
                                             << 0xbU)) 
                                  | ((0x400U & ((IData)(
                                                        (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                         >> 0x2aU)) 
                                                << 0xaU)) 
                                     | ((0x200U & ((IData)(
                                                           (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                            >> 0x29U)) 
                                                   << 9U)) 
                                        | ((0x100U 
                                            & ((IData)(
                                                       (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                        >> 0x28U)) 
                                               << 8U)) 
                                           | ((0x80U 
                                               & ((IData)(
                                                          (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                           >> 0x26U)) 
                                                  << 7U)) 
                                              | ((0x40U 
                                                  & ((IData)(
                                                             (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                              >> 0x22U)) 
                                                     << 6U)) 
                                                 | ((0x20U 
                                                     & ((IData)(
                                                                (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                 >> 0x25U)) 
                                                        << 5U)) 
                                                    | ((0x10U 
                                                        & ((IData)(
                                                                   (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                    >> 0x21U)) 
                                                           << 4U)) 
                                                       | ((8U 
                                                           & ((IData)(
                                                                      (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                       >> 0x24U)) 
                                                              << 3U)) 
                                                          | ((4U 
                                                              & ((IData)(
                                                                         (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                          >> 0x20U)) 
                                                                 << 2U)) 
                                                             | ((2U 
                                                                 & ((IData)(
                                                                            (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                             >> 0x2bU)) 
                                                                    << 1U)) 
                                                                | (1U 
                                                                   & (IData)(
                                                                             (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                              >> 0x23U))))))))))))))),12);
    tracep->fullBit(oldp+2919,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mtc0));
    tracep->fullBit(oldp+2920,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mfc0));
    tracep->fullBit(oldp+2921,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_eret));
    tracep->fullBit(oldp+2922,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_syscall));
    tracep->fullBit(oldp+2923,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_break));
    tracep->fullBit(oldp+2924,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlbp));
    tracep->fullBit(oldp+2925,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlbr));
    tracep->fullBit(oldp+2926,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlbwi));
    tracep->fullBit(oldp+2927,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlbwr));
    tracep->fullBit(oldp+2928,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_clo));
    tracep->fullBit(oldp+2929,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_clz));
    tracep->fullBit(oldp+2930,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_madd));
    tracep->fullBit(oldp+2931,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_maddu));
    tracep->fullBit(oldp+2932,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_msub));
    tracep->fullBit(oldp+2933,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_msubu));
    tracep->fullBit(oldp+2934,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mul));
    tracep->fullBit(oldp+2935,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_movn));
    tracep->fullBit(oldp+2936,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_movz));
    tracep->fullBit(oldp+2937,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_teq));
    tracep->fullBit(oldp+2938,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_teqi));
    tracep->fullBit(oldp+2939,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tge));
    tracep->fullBit(oldp+2940,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgei));
    tracep->fullBit(oldp+2941,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgeiu));
    tracep->fullBit(oldp+2942,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgeu));
    tracep->fullBit(oldp+2943,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlt));
    tracep->fullBit(oldp+2944,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlti));
    tracep->fullBit(oldp+2945,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tltiu));
    tracep->fullBit(oldp+2946,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tltu));
    tracep->fullBit(oldp+2947,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tne));
    tracep->fullBit(oldp+2948,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tnei));
    tracep->fullCData(oldp+2949,((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_teq) 
                                   | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_teqi))
                                   ? 6U : (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tge) 
                                            | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgei))
                                            ? 1U : 
                                           (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgeu) 
                                             | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgeiu))
                                             ? 2U : 
                                            (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlt) 
                                              | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlti))
                                              ? 3U : 
                                             (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tltu) 
                                               | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tltiu))
                                               ? 5U
                                               : (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tne) 
                                                   | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tnei))
                                                   ? 4U
                                                   : 0U))))))),3);
    tracep->fullCData(oldp+2950,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__FPU_inst_type),2);
    tracep->fullBit(oldp+2951,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 0x2fU)))));
    tracep->fullCData(oldp+2952,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__CacheInst_type),3);
    tracep->fullBit(oldp+2953,((((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__CacheInst_type)) 
                                 | (2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__CacheInst_type))) 
                                | (3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__CacheInst_type)))));
    tracep->fullBit(oldp+2954,(((((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__CacheInst_type)) 
                                  | (5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__CacheInst_type))) 
                                 | (6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__CacheInst_type))) 
                                | (7U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__CacheInst_type)))));
    tracep->fullBit(oldp+2955,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                              >> 0x33U)))));
    tracep->fullBit(oldp+2956,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sync));
    tracep->fullBit(oldp+2957,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_wait));
    tracep->fullBit(oldp+2958,((1U & (((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                >> 3U)) 
                                       | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgezal)) 
                                      | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltzal)))));
    tracep->fullBit(oldp+2959,((IData)((((0ULL != (0x7f00007f00ULL 
                                                   & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d)) 
                                         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_lui)) 
                                        | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mfc0)))));
    tracep->fullIData(oldp+2960,(((0U == (0x1fU & (
                                                   vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                   >> 0x15U)))
                                   ? 0U : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf
                                  [(0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                             >> 0x15U))])),32);
    tracep->fullIData(oldp+2961,(((0U == (0x1fU & (
                                                   vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                   >> 0x10U)))
                                   ? 0U : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf
                                  [(0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                             >> 0x10U))])),32);
    tracep->fullBit(oldp+2962,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rs_wait));
    tracep->fullBit(oldp+2963,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_wait));
    tracep->fullBit(oldp+2964,((IData)(((((((((((0ULL 
                                                 != 
                                                 (0x8cf0000000034ULL 
                                                  & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d)) 
                                                | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jr)) 
                                               | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgez)) 
                                              | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgtz)) 
                                             | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_blez)) 
                                            | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltz)) 
                                           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_syscall)) 
                                          | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_eret)) 
                                         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sync)) 
                                        | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_wait)))));
    tracep->fullBit(oldp+2965,((1U & (IData)((((0ULL 
                                                != 
                                                (0x7f08ULL 
                                                 & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d)) 
                                               | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__load_op)) 
                                              | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_lui))))));
    tracep->fullBit(oldp+2966,(((((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rs_wait) 
                                    & ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                 >> 0x15U)) 
                                       == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest))) 
                                   & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                      >> 9U)) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rs_wait) 
                                                  & ((0x1fU 
                                                      & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                         >> 0x15U)) 
                                                     == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__M1s_dest))) 
                                                 & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                                    >> 5U))) 
                                 | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_wait) 
                                     & ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                  >> 0x10U)) 
                                        == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__M1s_dest))) 
                                    & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                       >> 5U))) | (
                                                   ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_wait) 
                                                    & ((0x1fU 
                                                        & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                           >> 0x10U)) 
                                                       == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest))) 
                                                   & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                      >> 9U)))));
    tracep->fullBit(oldp+2967,(((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rs_wait) 
                                  & ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                               >> 0x15U)) 
                                     == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest))) 
                                 | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_wait) 
                                    & ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                 >> 0x10U)) 
                                       == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest)))) 
                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                   >> 0x16U))));
    tracep->fullBit(oldp+2968,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__imm_zero_ext));
    tracep->fullBit(oldp+2969,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__imm_sign_ext));
    tracep->fullIData(oldp+2970,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0]),32);
    tracep->fullIData(oldp+2971,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[1]),32);
    tracep->fullIData(oldp+2972,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[2]),32);
    tracep->fullIData(oldp+2973,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[3]),32);
    tracep->fullIData(oldp+2974,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[4]),32);
    tracep->fullIData(oldp+2975,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[5]),32);
    tracep->fullIData(oldp+2976,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[6]),32);
    tracep->fullIData(oldp+2977,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[7]),32);
    tracep->fullIData(oldp+2978,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[8]),32);
    tracep->fullIData(oldp+2979,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[9]),32);
    tracep->fullIData(oldp+2980,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[10]),32);
    tracep->fullIData(oldp+2981,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[11]),32);
    tracep->fullIData(oldp+2982,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[12]),32);
    tracep->fullIData(oldp+2983,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[13]),32);
    tracep->fullIData(oldp+2984,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[14]),32);
    tracep->fullIData(oldp+2985,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[15]),32);
    tracep->fullIData(oldp+2986,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[16]),32);
    tracep->fullIData(oldp+2987,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[17]),32);
    tracep->fullIData(oldp+2988,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[18]),32);
    tracep->fullIData(oldp+2989,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[19]),32);
    tracep->fullIData(oldp+2990,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[20]),32);
    tracep->fullIData(oldp+2991,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[21]),32);
    tracep->fullIData(oldp+2992,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[22]),32);
    tracep->fullIData(oldp+2993,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[23]),32);
    tracep->fullIData(oldp+2994,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[24]),32);
    tracep->fullIData(oldp+2995,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[25]),32);
    tracep->fullIData(oldp+2996,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[26]),32);
    tracep->fullIData(oldp+2997,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[27]),32);
    tracep->fullIData(oldp+2998,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[28]),32);
    tracep->fullIData(oldp+2999,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[29]),32);
    tracep->fullIData(oldp+3000,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[30]),32);
    tracep->fullIData(oldp+3001,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[31]),32);
    tracep->fullIData(oldp+3002,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__i),32);
    tracep->fullCData(oldp+3003,((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_rdata 
                                  >> 0x1aU)),6);
    tracep->fullCData(oldp+3004,((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_rdata 
                                           >> 0x10U))),5);
    tracep->fullSData(oldp+3005,((0x7ffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_rdata)),11);
    tracep->fullBit(oldp+3006,((1U == (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_rdata 
                                       >> 0x1bU))));
    tracep->fullBit(oldp+3007,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__fs_valid));
    tracep->fullBit(oldp+3008,((1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_busy)))));
    tracep->fullCData(oldp+3009,((0x1fU & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r))),5);
    tracep->fullQData(oldp+3010,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r),39);
    tracep->fullBit(oldp+3012,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r 
                                              >> 5U)))));
    tracep->fullIData(oldp+3013,((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r 
                                          >> 6U))),32);
    tracep->fullBit(oldp+3014,((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r 
                                              >> 0x26U)))));
    tracep->fullBit(oldp+3015,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__BPU_valid));
    tracep->fullBit(oldp+3016,((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__BPU_valid) 
                                 & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__fs_valid)) 
                                & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r 
                                           >> 0x26U)))));
    tracep->fullBit(oldp+3017,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__to_BPU_pc_valid));
    tracep->fullIData(oldp+3018,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_es_pc),32);
    tracep->fullCData(oldp+3019,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_old_Count),2);
    tracep->fullBit(oldp+3020,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_is_branch));
    tracep->fullBit(oldp+3021,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_br_taken));
    tracep->fullIData(oldp+3022,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_br_target),32);
    tracep->fullCData(oldp+3023,((0xffU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_es_pc 
                                           >> 2U))),8);
    tracep->fullIData(oldp+3024,((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_es_pc 
                                  >> 0xaU)),22);
    tracep->fullCData(oldp+3025,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_new_Count),2);
    tracep->fullQData(oldp+3026,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_wr_data),56);
    tracep->fullIData(oldp+3028,((0x3fffffU & (IData)(
                                                      (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_rd_data 
                                                       >> 0x20U)))),22);
    tracep->fullIData(oldp+3029,((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_rd_data)),32);
    tracep->fullCData(oldp+3030,((3U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_rd_data 
                                                >> 0x36U)))),2);
    tracep->fullBit(oldp+3031,(((0x3fffffU & (IData)(
                                                     (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_rd_data 
                                                      >> 0x20U))) 
                                == (0x3fffffU & (IData)(
                                                        (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r 
                                                         >> 0x10U))))));
    tracep->fullQData(oldp+3032,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_rd_data),56);
    tracep->fullIData(oldp+3034,((0x3fffffU & (IData)(
                                                      (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r 
                                                       >> 0x10U)))),22);
    tracep->fullBit(oldp+3035,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_valid_reg));
    tracep->fullIData(oldp+3036,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_ret_addr_reg),32);
    tracep->fullCData(oldp+3037,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_Count_reg),2);
    tracep->fullBit(oldp+3038,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_is_taken_reg));
    tracep->fullBit(oldp+3039,(((1U == (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_rdata 
                                        >> 0x1bU)) ? 1U
                                 : (1U & (~ (1U & (IData)(
                                                          (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_rd_data 
                                                           >> 0x37U))))))));
    tracep->fullBit(oldp+3040,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__valid));
    tracep->fullQData(oldp+3041,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__doutb_bypass),56);
    tracep->fullQData(oldp+3043,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg),56);
    tracep->fullBit(oldp+3045,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_valid));
    tracep->fullBit(oldp+3046,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_ready_go));
    tracep->fullWData(oldp+3047,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r),180);
    tracep->fullBit(oldp+3053,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[2U] 
                                      >> 6U))));
    tracep->fullBit(oldp+3054,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[2U] 
                                      >> 5U))));
    tracep->fullCData(oldp+3055,((0x1fU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[2U])),5);
    tracep->fullSData(oldp+3056,((0xfffU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[2U] 
                                            >> 7U))),12);
    tracep->fullIData(oldp+3057,(((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                                   << 0xdU) | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[2U] 
                                               >> 0x13U))),32);
    tracep->fullCData(oldp+3058,((7U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                                        >> 0x15U))),3);
    tracep->fullCData(oldp+3059,((0x1fU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])),5);
    tracep->fullBit(oldp+3060,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                                      >> 0x14U))));
    tracep->fullBit(oldp+3061,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                                      >> 0x19U))));
    tracep->fullBit(oldp+3062,((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                                >> 0x1fU)));
    tracep->fullBit(oldp+3063,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__has_int));
    tracep->fullBit(oldp+3064,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB_ex));
    tracep->fullCData(oldp+3065,((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                                           >> 0x1aU))),5);
    tracep->fullCData(oldp+3066,((((7U < (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                                          >> 0x1cU)) 
                                   & (0xcU > (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                                              >> 0x1cU)))
                                   ? 0x1fU : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_Hit)
                                               ? ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_found)
                                                   ? 
                                                  ((0x1000U 
                                                    & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U])
                                                    ? 
                                                   ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_v1)
                                                     ? 
                                                    ((1U 
                                                      & ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_d1)) 
                                                         & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                                            >> 0xaU)))
                                                      ? 8U
                                                      : 0x1fU)
                                                     : 
                                                    ((0x20U 
                                                      & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                                      ? 5U
                                                      : 
                                                     ((0x400U 
                                                       & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                                       ? 7U
                                                       : 0x1fU)))
                                                    : 
                                                   ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_v0)
                                                     ? 
                                                    ((1U 
                                                      & ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_d0)) 
                                                         & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                                            >> 0xaU)))
                                                      ? 8U
                                                      : 0x1fU)
                                                     : 
                                                    ((0x20U 
                                                      & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                                      ? 5U
                                                      : 
                                                     ((0x400U 
                                                       & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                                       ? 7U
                                                       : 0x1fU))))
                                                   : 
                                                  ((0x20U 
                                                    & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                                    ? 4U
                                                    : 
                                                   ((0x400U 
                                                     & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                                     ? 6U
                                                     : 0x1fU)))
                                               : 0x1fU))),5);
    tracep->fullBit(oldp+3067,((1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_Hit)))));
    tracep->fullBit(oldp+3068,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__eret_flush));
    tracep->fullBit(oldp+3069,((1U & (((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                        >> 7U) | ((
                                                   vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                                   >> 8U) 
                                                  & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__TLBInst_flow))) 
                                      | ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                                          >> 0x14U) 
                                         & (0xaU == 
                                            (0x1fU 
                                             & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])))))));
    tracep->fullCData(oldp+3070,((7U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config)),3);
    tracep->fullIData(oldp+3071,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__CP0_data),32);
    tracep->fullBit(oldp+3072,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                      >> 8U))));
    tracep->fullBit(oldp+3073,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__TLBInst_flow));
    tracep->fullCData(oldp+3074,((0xfU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                          >> 0xbU))),4);
    tracep->fullBit(oldp+3075,((1U & ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                       >> 0xaU) & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__store_record))))));
    tracep->fullBit(oldp+3076,((((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                  >> 0xaU) & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid)) 
                                & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__isUncache))));
    tracep->fullBit(oldp+3077,((((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                  >> 5U) & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid)) 
                                & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__isUncache))));
    tracep->fullIData(oldp+3078,((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                                  >> 0xcU)),20);
    tracep->fullBit(oldp+3079,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_state));
    tracep->fullBit(oldp+3080,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_nextstate));
    tracep->fullBit(oldp+3081,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_Hit));
    tracep->fullBit(oldp+3082,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_valid));
    tracep->fullBit(oldp+3083,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_found));
    tracep->fullCData(oldp+3084,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_index),4);
    tracep->fullIData(oldp+3085,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_pfn0),20);
    tracep->fullCData(oldp+3086,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_c0),3);
    tracep->fullBit(oldp+3087,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_d0));
    tracep->fullBit(oldp+3088,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_v0));
    tracep->fullIData(oldp+3089,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_pfn1),20);
    tracep->fullCData(oldp+3090,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_c1),3);
    tracep->fullBit(oldp+3091,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_d1));
    tracep->fullBit(oldp+3092,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_v1));
    tracep->fullIData(oldp+3093,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_vpn2),19);
    tracep->fullCData(oldp+3094,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr),8);
    tracep->fullBit(oldp+3095,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__mtc0_we));
    tracep->fullIData(oldp+3096,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_Bev)
                                   ? 0xbfc00200U : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_EBase)),32);
    tracep->fullIData(oldp+3097,(((((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype)) 
                                    | (4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype))) 
                                   | (6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype)))
                                   ? 0U : 0x180U)),32);
    tracep->fullBit(oldp+3098,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_CU0));
    tracep->fullBit(oldp+3099,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_Bev));
    tracep->fullBit(oldp+3100,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_UM));
    tracep->fullBit(oldp+3101,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_ERL));
    tracep->fullIData(oldp+3102,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Count),32);
    tracep->fullIData(oldp+3103,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Compare),32);
    tracep->fullBit(oldp+3104,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__tick));
    tracep->fullBit(oldp+3105,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_BD));
    tracep->fullCData(oldp+3106,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_CE),2);
    tracep->fullCData(oldp+3107,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_ExcCode),5);
    tracep->fullBit(oldp+3108,((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Count 
                                == vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Compare)));
    tracep->fullCData(oldp+3109,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Wired_Wired),4);
    tracep->fullCData(oldp+3110,((0xfU & ((IData)(1U) 
                                          + (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Random_Random)))),4);
    tracep->fullSData(oldp+3111,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Context_PTEBase),9);
    tracep->fullIData(oldp+3112,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Context_BadVPN2),19);
    tracep->fullIData(oldp+3113,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_PageMask),32);
    tracep->fullIData(oldp+3114,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_BadVAddr),32);
    tracep->fullBit(oldp+3115,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Index_P));
    tracep->fullIData(oldp+3116,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config),32);
    tracep->fullIData(oldp+3117,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Prid),32);
    tracep->fullIData(oldp+3118,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_EBase),32);
    tracep->fullBit(oldp+3119,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config1_M));
    tracep->fullCData(oldp+3120,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config1_MMUSize),6);
    tracep->fullCData(oldp+3121,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config1_IS),3);
    tracep->fullCData(oldp+3122,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config1_IL),3);
    tracep->fullBit(oldp+3123,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_valid));
    tracep->fullBit(oldp+3124,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_ready_go));
    tracep->fullWData(oldp+3125,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r),117);
    tracep->fullBit(oldp+3129,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U] 
                                      >> 6U))));
    tracep->fullBit(oldp+3130,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U] 
                                      >> 5U))));
    tracep->fullCData(oldp+3131,((0x1fU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U])),5);
    tracep->fullIData(oldp+3132,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]),32);
    tracep->fullIData(oldp+3133,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[0U]),32);
    tracep->fullBit(oldp+3134,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[3U] 
                                      >> 0x13U))));
    tracep->fullBit(oldp+3135,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[3U] 
                                      >> 0x14U))));
    tracep->fullSData(oldp+3136,((0xfffU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U] 
                                            >> 7U))),12);
    tracep->fullIData(oldp+3137,(((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[3U] 
                                   << 0xdU) | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U] 
                                               >> 0x13U))),32);
    tracep->fullBit(oldp+3138,((1U & ((0U == (3U & 
                                              vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                       ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                          >> 7U) : 
                                      ((1U == (3U & 
                                               vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                        ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                           >> 0xfU)
                                        : ((2U == (3U 
                                                   & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                            ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                               >> 0x17U)
                                            : (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                               >> 0x1fU)))))));
    tracep->fullBit(oldp+3139,((1U & ((0U == (3U & 
                                              vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                       ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                          >> 0xfU) : 
                                      ((2U == (3U & 
                                               vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U])) 
                                       & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                          >> 0x1fU))))));
    tracep->fullIData(oldp+3140,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lb),32);
    tracep->fullIData(oldp+3141,((0xffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lb)),32);
    tracep->fullIData(oldp+3142,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lh),32);
    tracep->fullIData(oldp+3143,((0xffffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lh)),32);
    tracep->fullIData(oldp+3144,(((0U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                   ? ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                       << 0x18U) | 
                                      (0xffffffU & 
                                       ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[3U] 
                                         << 0xdU) | 
                                        (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U] 
                                         >> 0x13U))))
                                   : ((1U == (3U & 
                                              vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                       ? ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                           << 0x10U) 
                                          | (0xffffU 
                                             & ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[3U] 
                                                 << 0xdU) 
                                                | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U] 
                                                   >> 0x13U))))
                                       : ((2U == (3U 
                                                  & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                           ? ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                               << 8U) 
                                              | (0xffU 
                                                 & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U] 
                                                    >> 0x13U)))
                                           : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata)))),32);
    tracep->fullIData(oldp+3145,(((0U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                   ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata
                                   : ((1U == (3U & 
                                              vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                       ? ((0xff000000U 
                                           & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[3U] 
                                              << 0xdU)) 
                                          | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                             >> 8U))
                                       : ((2U == (3U 
                                                  & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                           ? ((0xffff0000U 
                                               & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[3U] 
                                                  << 0xdU)) 
                                              | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                                 >> 0x10U))
                                           : ((0xffffff00U 
                                               & ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[3U] 
                                                   << 0xdU) 
                                                  | (0x1f00U 
                                                     & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U] 
                                                        >> 0x13U)))) 
                                              | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                                 >> 0x18U)))))),32);
    tracep->fullIData(oldp+3146,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_data),32);
    tracep->fullBit(oldp+3147,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ps_allowin));
    tracep->fullBit(oldp+3148,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB_ex));
    tracep->fullCData(oldp+3149,((((7U < (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                                          >> 0x1cU)) 
                                   & (0xcU > (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                                              >> 0x1cU)))
                                   ? 0x1fU : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_Hit)
                                               ? ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_found)
                                                   ? 
                                                  ((((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                                                      >> 0xcU) 
                                                     & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_v1)) 
                                                    | ((~ 
                                                        (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                                                         >> 0xcU)) 
                                                       & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_v0)))
                                                    ? 0x1fU
                                                    : 3U)
                                                   : 2U)
                                               : 0x1fU))),5);
    tracep->fullBit(oldp+3150,((1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_Hit)))));
    tracep->fullIData(oldp+3151,(((IData)(4U) + vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc)),32);
    tracep->fullBit(oldp+3152,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__flush_delayed));
    tracep->fullBit(oldp+3153,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__refetch_delayed));
    tracep->fullCData(oldp+3154,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__cache_index_delayed),8);
    tracep->fullIData(oldp+3155,((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                                  >> 0xcU)),20);
    tracep->fullBit(oldp+3156,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_state));
    tracep->fullBit(oldp+3157,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_nextstate));
    tracep->fullBit(oldp+3158,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_Hit));
    tracep->fullBit(oldp+3159,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_valid));
    tracep->fullBit(oldp+3160,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_found));
    tracep->fullIData(oldp+3161,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_vpn2),19);
    tracep->fullIData(oldp+3162,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_pfn0),20);
    tracep->fullCData(oldp+3163,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_c0),3);
    tracep->fullBit(oldp+3164,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_d0));
    tracep->fullBit(oldp+3165,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_v0));
    tracep->fullIData(oldp+3166,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_pfn1),20);
    tracep->fullCData(oldp+3167,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_c1),3);
    tracep->fullBit(oldp+3168,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_d1));
    tracep->fullBit(oldp+3169,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_v1));
    tracep->fullBit(oldp+3170,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_valid));
    tracep->fullWData(oldp+3171,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r),71);
    tracep->fullBit(oldp+3174,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[2U] 
                                      >> 6U))));
    tracep->fullBit(oldp+3175,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[2U] 
                                      >> 5U))));
    tracep->fullCData(oldp+3176,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__data_wstrb_r),4);
    tracep->fullIData(oldp+3177,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__data_wdata_r),32);
    tracep->fullIData(oldp+3178,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_final_result_r),32);
    tracep->fullIData(oldp+3179,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_inst_r),32);
    tracep->fullBit(oldp+3180,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__rf_we));
    tracep->fullIData(oldp+3181,(((IData)((0xffffffULL 
                                           & (((IData)(vlSelf->SocLite__DOT__axi_ram__DOT___T)
                                                ? vlSelf->SocLite__DOT__axi_ram__DOT___T_6
                                                : vlSelf->SocLite__DOT__axi_ram__DOT__raddr_r) 
                                              >> 2U))) 
                                  + (IData)((QData)((IData)(vlSelf->SocLite__DOT__axi_ram__DOT__value_1))))),32);
    tracep->fullIData(oldp+3182,(vlSelf->SocLite__DOT__axi_ram__DOT__mem_rdata),32);
    tracep->fullIData(oldp+3183,((0x3fffffffU & ((0xffffffU 
                                                  & (((IData)(vlSelf->SocLite__DOT__axi_ram__DOT___waddr_T)
                                                       ? 
                                                      vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_addr
                                                      [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__value_1]
                                                       : vlSelf->SocLite__DOT__axi_ram__DOT__waddr_r) 
                                                     >> 2U)) 
                                                 + (IData)(vlSelf->SocLite__DOT__axi_ram__DOT__value_2)))),32);
    tracep->fullIData(oldp+3184,((((((8U & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                      [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                      ? 0xffU : 0U) 
                                    << 0x18U) | (((4U 
                                                   & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                                   [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                                   ? 0xffU
                                                   : 0U) 
                                                 << 0x10U)) 
                                  | ((((2U & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                        [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                        ? 0xffU : 0U) 
                                      << 8U) | ((1U 
                                                 & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                                 [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                                 ? 0xffU
                                                 : 0U)))),32);
    tracep->fullBit(oldp+3185,(((IData)(vlSelf->SocLite__DOT__axi_ram__DOT___T_25) 
                                & (0x1000000U > (0x3fffffffU 
                                                 & ((0xffffffU 
                                                     & (((IData)(vlSelf->SocLite__DOT__axi_ram__DOT___waddr_T)
                                                          ? 
                                                         vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_addr
                                                         [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__value_1]
                                                          : vlSelf->SocLite__DOT__axi_ram__DOT__waddr_r) 
                                                        >> 2U)) 
                                                    + (IData)(vlSelf->SocLite__DOT__axi_ram__DOT__value_2)))))));
    tracep->fullCData(oldp+3186,(((1U & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                   [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                   ? 0xffU : 0U)),8);
    tracep->fullCData(oldp+3187,(((2U & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                   [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                   ? 0xffU : 0U)),8);
    tracep->fullCData(oldp+3188,(((4U & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                   [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                   ? 0xffU : 0U)),8);
    tracep->fullCData(oldp+3189,(((8U & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                   [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                   ? 0xffU : 0U)),8);
    tracep->fullSData(oldp+3190,(((((2U & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                     [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                     ? 0xffU : 0U) 
                                   << 8U) | ((1U & 
                                              vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                              [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                              ? 0xffU
                                              : 0U))),16);
    tracep->fullSData(oldp+3191,(((((8U & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                     [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                     ? 0xffU : 0U) 
                                   << 8U) | ((4U & 
                                              vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                              [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                              ? 0xffU
                                              : 0U))),16);
    tracep->fullCData(oldp+3192,(vlSelf->SocLite__DOT__axi_ram__DOT__value),8);
    tracep->fullCData(oldp+3193,(vlSelf->SocLite__DOT__axi_ram__DOT__value_1),8);
    tracep->fullBit(oldp+3194,(vlSelf->SocLite__DOT__axi_ram__DOT__r_busy));
    tracep->fullCData(oldp+3195,(vlSelf->SocLite__DOT__axi_ram__DOT__r),8);
    tracep->fullCData(oldp+3196,(vlSelf->SocLite__DOT__axi_ram__DOT__r_1),2);
    tracep->fullQData(oldp+3197,(vlSelf->SocLite__DOT__axi_ram__DOT__raddr_r),39);
    tracep->fullBit(oldp+3199,(vlSelf->SocLite__DOT__axi_ram__DOT__in_r_bits_last));
    tracep->fullBit(oldp+3200,(vlSelf->SocLite__DOT__axi_ram__DOT__ren_REG));
    tracep->fullBit(oldp+3201,(vlSelf->SocLite__DOT__axi_ram__DOT__ren));
    tracep->fullCData(oldp+3202,(vlSelf->SocLite__DOT__axi_ram__DOT__value_2),8);
    tracep->fullBit(oldp+3203,(vlSelf->SocLite__DOT__axi_ram__DOT__w_busy));
    tracep->fullIData(oldp+3204,(vlSelf->SocLite__DOT__axi_ram__DOT__waddr_r),32);
    tracep->fullIData(oldp+3205,((0x3fffffffU & ((0xffffffU 
                                                  & (((IData)(vlSelf->SocLite__DOT__axi_ram__DOT___waddr_T)
                                                       ? 
                                                      vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_addr
                                                      [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__value_1]
                                                       : vlSelf->SocLite__DOT__axi_ram__DOT__waddr_r) 
                                                     >> 2U)) 
                                                 + (IData)(vlSelf->SocLite__DOT__axi_ram__DOT__value_2)))),30);
    tracep->fullQData(oldp+3206,((0x1fffffffffULL & 
                                  ((0xffffffULL & (
                                                   ((IData)(vlSelf->SocLite__DOT__axi_ram__DOT___T)
                                                     ? vlSelf->SocLite__DOT__axi_ram__DOT___T_6
                                                     : vlSelf->SocLite__DOT__axi_ram__DOT__raddr_r) 
                                                   >> 2U)) 
                                   + (QData)((IData)(vlSelf->SocLite__DOT__axi_ram__DOT__value_1))))),37);
    tracep->fullIData(oldp+3208,((0xffU & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_data
                                  [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])),32);
    tracep->fullBit(oldp+3209,(((((IData)(vlSelf->SocLite__DOT__axi_ram__DOT___T_25) 
                                  & (0x1000000U > (0x3fffffffU 
                                                   & ((0xffffffU 
                                                       & (((IData)(vlSelf->SocLite__DOT__axi_ram__DOT___waddr_T)
                                                            ? 
                                                           vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_addr
                                                           [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__value_1]
                                                            : vlSelf->SocLite__DOT__axi_ram__DOT__waddr_r) 
                                                          >> 2U)) 
                                                      + (IData)(vlSelf->SocLite__DOT__axi_ram__DOT__value_2))))) 
                                 & (0xffU == (((((8U 
                                                  & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                                  [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                                  ? 0xffU
                                                  : 0U) 
                                                << 0x18U) 
                                               | (((4U 
                                                    & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                                    [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                                    ? 0xffU
                                                    : 0U) 
                                                  << 0x10U)) 
                                              | ((((2U 
                                                    & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                                    [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                                    ? 0xffU
                                                    : 0U) 
                                                  << 8U) 
                                                 | ((1U 
                                                     & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                                     [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                                     ? 0xffU
                                                     : 0U))))) 
                                & (0x1fe40000U == vlSelf->SocLite__DOT__axi_ram__DOT__waddr_r))));
    tracep->fullSData(oldp+3210,((0xffffU & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__led_data)),16);
    tracep->fullCData(oldp+3211,((3U & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__led_rg0_data)),2);
    tracep->fullCData(oldp+3212,((3U & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__led_rg1_data)),2);
    tracep->fullCData(oldp+3213,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_num_csn),8);
    tracep->fullCData(oldp+3214,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_num_a_g),7);
    tracep->fullCData(oldp+3215,(((0U == (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__state))
                                   ? 0U : ((1U == (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__state))
                                            ? 0xeU : 
                                           ((2U == (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__state))
                                             ? 0xdU
                                             : ((3U 
                                                 == (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__state))
                                                 ? 0xbU
                                                 : 
                                                ((4U 
                                                  == (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__state))
                                                  ? 7U
                                                  : 0U)))))),4);
    tracep->fullCData(oldp+3216,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_ram_random_mask),5);
    tracep->fullCData(oldp+3217,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_lock
                                 [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__value_1]),2);
    tracep->fullCData(oldp+3218,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_lock
                                 [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__value_1]),2);
    tracep->fullIData(oldp+3219,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr0),32);
    tracep->fullIData(oldp+3220,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr1),32);
    tracep->fullIData(oldp+3221,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr2),32);
    tracep->fullIData(oldp+3222,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr3),32);
    tracep->fullIData(oldp+3223,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr4),32);
    tracep->fullIData(oldp+3224,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr5),32);
    tracep->fullIData(oldp+3225,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr6),32);
    tracep->fullIData(oldp+3226,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr7),32);
    tracep->fullIData(oldp+3227,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__led_data),32);
    tracep->fullIData(oldp+3228,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__led_rg0_data),32);
    tracep->fullIData(oldp+3229,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__led_rg1_data),32);
    tracep->fullIData(oldp+3230,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__num_data),32);
    tracep->fullIData(oldp+3231,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__btn_key_r),32);
    tracep->fullIData(oldp+3232,(((2U & ((~ (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__btn_step0_r)) 
                                         << 1U)) | 
                                  (1U & (~ (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__btn_step1_r))))),32);
    tracep->fullIData(oldp+3233,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__timer_r2),32);
    tracep->fullIData(oldp+3234,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__simu_flag),32);
    tracep->fullIData(oldp+3235,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__io_simu),32);
    tracep->fullCData(oldp+3236,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__virtual_uart_data),8);
    tracep->fullBit(oldp+3237,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__num_monitor));
    tracep->fullBit(oldp+3238,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__busy));
    tracep->fullBit(oldp+3239,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__R_or_W));
    tracep->fullBit(oldp+3240,(((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__empty)) 
                                & (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_arready))));
    tracep->fullBit(oldp+3241,((((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_rvalid_reg) 
                                 & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__full))) 
                                & (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_rlast_reg))));
    tracep->fullBit(oldp+3242,(((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__empty)) 
                                & (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_awready))));
    tracep->fullBit(oldp+3243,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__w_enter));
    tracep->fullBit(oldp+3244,(((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_bvalid_reg) 
                                & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_b_deq__DOT__full)))));
    tracep->fullIData(oldp+3245,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_addr),32);
    tracep->fullCData(oldp+3246,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_len),8);
    tracep->fullCData(oldp+3247,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_size),3);
    tracep->fullBit(oldp+3248,(((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__w_enter) 
                                & (0x8000U == (0xffffU 
                                               & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_addr)))));
    tracep->fullBit(oldp+3249,(((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__w_enter) 
                                & (0x8004U == (0xffffU 
                                               & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_addr)))));
    tracep->fullBit(oldp+3250,(((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__w_enter) 
                                & (0x8008U == (0xffffU 
                                               & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_addr)))));
    tracep->fullBit(oldp+3251,(((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__w_enter) 
                                & (0x800cU == (0xffffU 
                                               & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_addr)))));
    tracep->fullBit(oldp+3252,(((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__w_enter) 
                                & (0x8010U == (0xffffU 
                                               & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_addr)))));
    tracep->fullBit(oldp+3253,(((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__w_enter) 
                                & (0x8014U == (0xffffU 
                                               & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_addr)))));
    tracep->fullBit(oldp+3254,(((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__w_enter) 
                                & (0x8018U == (0xffffU 
                                               & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_addr)))));
    tracep->fullBit(oldp+3255,(((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__w_enter) 
                                & (0x801cU == (0xffffU 
                                               & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_addr)))));
    tracep->fullBit(oldp+3256,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__write_timer_begin));
    tracep->fullBit(oldp+3257,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__write_timer_end_r1));
    tracep->fullBit(oldp+3258,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__write_timer_end_r2));
    tracep->fullIData(oldp+3259,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__timer_r1),32);
    tracep->fullBit(oldp+3260,(((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__w_enter) 
                                & (0xe000U == (0xffffU 
                                               & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_addr)))));
    tracep->fullBit(oldp+3261,(((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__w_enter) 
                                & (0xffecU == (0xffffU 
                                               & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_addr)))));
    tracep->fullBit(oldp+3262,(((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__w_enter) 
                                & (0xfff8U == (0xffffU 
                                               & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_addr)))));
    tracep->fullBit(oldp+3263,(((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__w_enter) 
                                & (0xfffcU == (0xffffU 
                                               & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_addr)))));
    tracep->fullCData(oldp+3264,((0xffU & vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__ram_data
                                  [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__value_1])),8);
    tracep->fullBit(oldp+3265,(((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__w_enter) 
                                & (0xfff0U == (0xffffU 
                                               & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_addr)))));
    tracep->fullIData(oldp+3266,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__pseudo_random_23),23);
    tracep->fullBit(oldp+3267,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__no_mask));
    tracep->fullBit(oldp+3268,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__short_delay));
    tracep->fullBit(oldp+3269,(((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__w_enter) 
                                & (0xf000U == (0xffffU 
                                               & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_addr)))));
    tracep->fullSData(oldp+3270,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__btn_key_r),16);
    tracep->fullCData(oldp+3271,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__state),3);
    tracep->fullCData(oldp+3272,(((0U == (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__state))
                                   ? ((0x80000U & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__key_count)
                                       ? 1U : 0U) : 
                                  ((1U == (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__state))
                                    ? 7U : ((2U == (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__state))
                                             ? 7U : 
                                            ((3U == (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__state))
                                              ? 7U : 
                                             ((4U == (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__state))
                                               ? 7U
                                               : ((7U 
                                                   == (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__state))
                                                   ? 7U
                                                   : 0U))))))),3);
    tracep->fullBit(oldp+3273,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__key_flag));
    tracep->fullIData(oldp+3274,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__key_count),20);
    tracep->fullCData(oldp+3275,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__state_count),4);
    tracep->fullBit(oldp+3276,((0U == (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__state))));
    tracep->fullBit(oldp+3277,((1U & (vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__key_count 
                                      >> 0x13U))));
    tracep->fullBit(oldp+3278,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__btn_step0_r));
    tracep->fullBit(oldp+3279,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__btn_step1_r));
    tracep->fullBit(oldp+3280,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__step0_flag));
    tracep->fullIData(oldp+3281,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__step0_count),20);
    tracep->fullBit(oldp+3282,((1U & (~ (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__btn_step0_r)))));
    tracep->fullBit(oldp+3283,((1U & (vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__step0_count 
                                      >> 0x13U))));
    tracep->fullBit(oldp+3284,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__step1_flag));
    tracep->fullIData(oldp+3285,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__step1_count),20);
    tracep->fullBit(oldp+3286,((1U & (~ (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__btn_step1_r)))));
    tracep->fullBit(oldp+3287,((1U & (vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__step1_count 
                                      >> 0x13U))));
    tracep->fullBit(oldp+3288,(((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__w_enter) 
                                & (0xf004U == (0xffffU 
                                               & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_addr)))));
    tracep->fullBit(oldp+3289,(((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__w_enter) 
                                & (0xf008U == (0xffffU 
                                               & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_addr)))));
    tracep->fullBit(oldp+3290,(((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__w_enter) 
                                & (0xf010U == (0xffffU 
                                               & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_addr)))));
    tracep->fullIData(oldp+3291,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__count),20);
    tracep->fullCData(oldp+3292,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__scan_data),4);
    tracep->fullIData(oldp+3293,((0xffU & vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__ram_data
                                  [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__value_1])),32);
    tracep->fullCData(oldp+3294,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__ram_id[0]),4);
    tracep->fullCData(oldp+3295,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__ram_id[1]),4);
    tracep->fullBit(oldp+3296,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__value_1));
    tracep->fullBit(oldp+3297,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__value));
    tracep->fullBit(oldp+3298,(((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__full)) 
                                & (IData)(vlSelf->SocLite__DOT__axi4xbar_auto_in_b_valid))));
    tracep->fullCData(oldp+3299,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__ram_resp[0]),2);
    tracep->fullCData(oldp+3300,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__ram_resp[1]),2);
    tracep->fullBit(oldp+3301,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__maybe_full));
    tracep->fullBit(oldp+3302,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__ptr_match));
    tracep->fullBit(oldp+3303,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__empty));
    tracep->fullBit(oldp+3304,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__full));
    tracep->fullBit(oldp+3305,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__do_enq));
    tracep->fullBit(oldp+3306,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__do_deq));
    tracep->fullCData(oldp+3307,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_id[0]),4);
    tracep->fullCData(oldp+3308,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_id[1]),4);
    tracep->fullBit(oldp+3309,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__value_1));
    tracep->fullBit(oldp+3310,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__value));
    tracep->fullBit(oldp+3311,(((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__full)) 
                                & (IData)(vlSelf->SocLite__DOT__axi4xbar_auto_in_r_valid))));
    tracep->fullIData(oldp+3312,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_data[0]),32);
    tracep->fullIData(oldp+3313,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_data[1]),32);
    tracep->fullCData(oldp+3314,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_resp[0]),2);
    tracep->fullCData(oldp+3315,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_resp[1]),2);
    tracep->fullBit(oldp+3316,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_last[0]));
    tracep->fullBit(oldp+3317,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_last[1]));
    tracep->fullBit(oldp+3318,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__maybe_full));
    tracep->fullBit(oldp+3319,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ptr_match));
    tracep->fullBit(oldp+3320,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__empty));
    tracep->fullBit(oldp+3321,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__full));
    tracep->fullBit(oldp+3322,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__do_enq));
    tracep->fullBit(oldp+3323,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__do_deq));
    tracep->fullCData(oldp+3324,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_id[0]),4);
    tracep->fullCData(oldp+3325,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_id[1]),4);
    tracep->fullBit(oldp+3326,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__value_1));
    tracep->fullBit(oldp+3327,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__value));
    tracep->fullBit(oldp+3328,(((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__full)) 
                                & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__master_req_axi_arvalid))));
    tracep->fullIData(oldp+3329,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_addr[0]),32);
    tracep->fullIData(oldp+3330,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_addr[1]),32);
    tracep->fullCData(oldp+3331,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_len[0]),8);
    tracep->fullCData(oldp+3332,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_len[1]),8);
    tracep->fullCData(oldp+3333,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_size[0]),3);
    tracep->fullCData(oldp+3334,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_size[1]),3);
    tracep->fullCData(oldp+3335,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_burst[0]),2);
    tracep->fullCData(oldp+3336,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_burst[1]),2);
    tracep->fullBit(oldp+3337,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_lock[0]));
    tracep->fullBit(oldp+3338,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_lock[1]));
    tracep->fullCData(oldp+3339,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_cache[0]),4);
    tracep->fullCData(oldp+3340,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_cache[1]),4);
    tracep->fullCData(oldp+3341,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_prot[0]),3);
    tracep->fullCData(oldp+3342,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_prot[1]),3);
    tracep->fullBit(oldp+3343,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__maybe_full));
    tracep->fullBit(oldp+3344,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ptr_match));
    tracep->fullBit(oldp+3345,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__empty));
    tracep->fullBit(oldp+3346,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__full));
    tracep->fullBit(oldp+3347,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__do_enq));
    tracep->fullBit(oldp+3348,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__do_deq));
    tracep->fullCData(oldp+3349,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_id[0]),4);
    tracep->fullCData(oldp+3350,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_id[1]),4);
    tracep->fullBit(oldp+3351,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__value_1));
    tracep->fullBit(oldp+3352,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__value));
    tracep->fullBit(oldp+3353,(((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__full)) 
                                & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__master_req_axi_awvalid))));
    tracep->fullIData(oldp+3354,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_addr[0]),32);
    tracep->fullIData(oldp+3355,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_addr[1]),32);
    tracep->fullCData(oldp+3356,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_len[0]),8);
    tracep->fullCData(oldp+3357,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_len[1]),8);
    tracep->fullCData(oldp+3358,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_size[0]),3);
    tracep->fullCData(oldp+3359,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_size[1]),3);
    tracep->fullCData(oldp+3360,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_burst[0]),2);
    tracep->fullCData(oldp+3361,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_burst[1]),2);
    tracep->fullBit(oldp+3362,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_lock[0]));
    tracep->fullBit(oldp+3363,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_lock[1]));
    tracep->fullCData(oldp+3364,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_cache[0]),4);
    tracep->fullCData(oldp+3365,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_cache[1]),4);
    tracep->fullCData(oldp+3366,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_prot[0]),3);
    tracep->fullCData(oldp+3367,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_prot[1]),3);
    tracep->fullBit(oldp+3368,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__maybe_full));
    tracep->fullBit(oldp+3369,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ptr_match));
    tracep->fullBit(oldp+3370,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__empty));
    tracep->fullBit(oldp+3371,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__full));
    tracep->fullBit(oldp+3372,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__do_enq));
    tracep->fullBit(oldp+3373,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__do_deq));
    tracep->fullIData(oldp+3374,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__ram_data[0]),32);
    tracep->fullIData(oldp+3375,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__ram_data[1]),32);
    tracep->fullBit(oldp+3376,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__value_1));
    tracep->fullBit(oldp+3377,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__value));
    tracep->fullBit(oldp+3378,(((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__full)) 
                                & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__master_req_axi_wvalid))));
    tracep->fullCData(oldp+3379,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__ram_strb[0]),4);
    tracep->fullCData(oldp+3380,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__ram_strb[1]),4);
    tracep->fullBit(oldp+3381,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__ram_last[0]));
    tracep->fullBit(oldp+3382,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__ram_last[1]));
    tracep->fullBit(oldp+3383,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__maybe_full));
    tracep->fullBit(oldp+3384,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__ptr_match));
    tracep->fullBit(oldp+3385,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__empty));
    tracep->fullBit(oldp+3386,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__full));
    tracep->fullBit(oldp+3387,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__do_enq));
    tracep->fullBit(oldp+3388,(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__do_deq));
    tracep->fullCData(oldp+3389,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_b_deq__DOT__ram_id[0]),4);
    tracep->fullCData(oldp+3390,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_b_deq__DOT__ram_id[1]),4);
    tracep->fullBit(oldp+3391,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_b_deq__DOT__value_1));
    tracep->fullBit(oldp+3392,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_b_deq__DOT__value));
    tracep->fullBit(oldp+3393,(((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_b_deq__DOT__full)) 
                                & (IData)(vlSelf->SocLite__DOT__axi_ram__DOT__bundleIn_0_b_valid_r))));
    tracep->fullCData(oldp+3394,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_b_deq__DOT__ram_resp[0]),2);
    tracep->fullCData(oldp+3395,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_b_deq__DOT__ram_resp[1]),2);
    tracep->fullBit(oldp+3396,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_b_deq__DOT__maybe_full));
    tracep->fullBit(oldp+3397,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_b_deq__DOT__ptr_match));
    tracep->fullBit(oldp+3398,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_b_deq__DOT__empty));
    tracep->fullBit(oldp+3399,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_b_deq__DOT__full));
    tracep->fullBit(oldp+3400,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_b_deq__DOT__do_enq));
    tracep->fullBit(oldp+3401,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_b_deq__DOT__do_deq));
    tracep->fullCData(oldp+3402,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__ram_id[0]),4);
    tracep->fullCData(oldp+3403,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__ram_id[1]),4);
    tracep->fullBit(oldp+3404,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__value_1));
    tracep->fullBit(oldp+3405,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__value));
    tracep->fullBit(oldp+3406,(((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__full)) 
                                & (IData)(vlSelf->SocLite__DOT__axi_ram__DOT__bundleIn_0_r_valid_r))));
    tracep->fullIData(oldp+3407,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__ram_data[0]),32);
    tracep->fullIData(oldp+3408,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__ram_data[1]),32);
    tracep->fullCData(oldp+3409,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__ram_resp[0]),2);
    tracep->fullCData(oldp+3410,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__ram_resp[1]),2);
    tracep->fullBit(oldp+3411,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__ram_last[0]));
    tracep->fullBit(oldp+3412,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__ram_last[1]));
    tracep->fullBit(oldp+3413,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__maybe_full));
    tracep->fullBit(oldp+3414,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__ptr_match));
    tracep->fullBit(oldp+3415,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__empty));
    tracep->fullBit(oldp+3416,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__full));
    tracep->fullBit(oldp+3417,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__do_enq));
    tracep->fullBit(oldp+3418,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleIn_0_r_deq__DOT__do_deq));
    tracep->fullCData(oldp+3419,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_id[0]),4);
    tracep->fullCData(oldp+3420,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_id[1]),4);
    tracep->fullBit(oldp+3421,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__value_1));
    tracep->fullBit(oldp+3422,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__value));
    tracep->fullBit(oldp+3423,(((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__full)) 
                                & (IData)(vlSelf->SocLite__DOT__axi4xbar_auto_out_0_ar_valid))));
    tracep->fullIData(oldp+3424,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_addr[0]),32);
    tracep->fullIData(oldp+3425,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_addr[1]),32);
    tracep->fullCData(oldp+3426,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_len[0]),8);
    tracep->fullCData(oldp+3427,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_len[1]),8);
    tracep->fullCData(oldp+3428,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_size[0]),3);
    tracep->fullCData(oldp+3429,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_size[1]),3);
    tracep->fullCData(oldp+3430,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_burst[0]),2);
    tracep->fullCData(oldp+3431,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_burst[1]),2);
    tracep->fullBit(oldp+3432,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_lock[0]));
    tracep->fullBit(oldp+3433,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_lock[1]));
    tracep->fullCData(oldp+3434,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_cache[0]),4);
    tracep->fullCData(oldp+3435,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_cache[1]),4);
    tracep->fullCData(oldp+3436,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_prot[0]),3);
    tracep->fullCData(oldp+3437,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_prot[1]),3);
    tracep->fullBit(oldp+3438,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__maybe_full));
    tracep->fullBit(oldp+3439,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ptr_match));
    tracep->fullBit(oldp+3440,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__empty));
    tracep->fullBit(oldp+3441,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__full));
    tracep->fullBit(oldp+3442,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__do_enq));
    tracep->fullBit(oldp+3443,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__do_deq));
    tracep->fullCData(oldp+3444,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_id[0]),4);
    tracep->fullCData(oldp+3445,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_id[1]),4);
    tracep->fullBit(oldp+3446,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__value_1));
    tracep->fullBit(oldp+3447,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__value));
    tracep->fullBit(oldp+3448,(((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__full)) 
                                & (IData)(vlSelf->SocLite__DOT__axi4xbar_auto_out_0_aw_valid))));
    tracep->fullIData(oldp+3449,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_addr[0]),32);
    tracep->fullIData(oldp+3450,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_addr[1]),32);
    tracep->fullCData(oldp+3451,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_len[0]),8);
    tracep->fullCData(oldp+3452,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_len[1]),8);
    tracep->fullCData(oldp+3453,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_size[0]),3);
    tracep->fullCData(oldp+3454,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_size[1]),3);
    tracep->fullCData(oldp+3455,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_burst[0]),2);
    tracep->fullCData(oldp+3456,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_burst[1]),2);
    tracep->fullBit(oldp+3457,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_lock[0]));
    tracep->fullBit(oldp+3458,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_lock[1]));
    tracep->fullCData(oldp+3459,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_cache[0]),4);
    tracep->fullCData(oldp+3460,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_cache[1]),4);
    tracep->fullCData(oldp+3461,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_prot[0]),3);
    tracep->fullCData(oldp+3462,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_prot[1]),3);
    tracep->fullBit(oldp+3463,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__maybe_full));
    tracep->fullBit(oldp+3464,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ptr_match));
    tracep->fullBit(oldp+3465,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__empty));
    tracep->fullBit(oldp+3466,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__full));
    tracep->fullBit(oldp+3467,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__do_enq));
    tracep->fullBit(oldp+3468,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__do_deq));
    tracep->fullIData(oldp+3469,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_data[0]),32);
    tracep->fullIData(oldp+3470,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_data[1]),32);
    tracep->fullBit(oldp+3471,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1));
    tracep->fullBit(oldp+3472,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value));
    tracep->fullBit(oldp+3473,(((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__full)) 
                                & (IData)(vlSelf->SocLite__DOT__axi4xbar_auto_out_0_w_valid))));
    tracep->fullCData(oldp+3474,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb[0]),4);
    tracep->fullCData(oldp+3475,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb[1]),4);
    tracep->fullBit(oldp+3476,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_last[0]));
    tracep->fullBit(oldp+3477,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_last[1]));
    tracep->fullBit(oldp+3478,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__maybe_full));
    tracep->fullBit(oldp+3479,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ptr_match));
    tracep->fullBit(oldp+3480,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__empty));
    tracep->fullBit(oldp+3481,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__full));
    tracep->fullBit(oldp+3482,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__do_enq));
    tracep->fullBit(oldp+3483,(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__do_deq));
    tracep->fullCData(oldp+3484,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_b_deq__DOT__ram_id[0]),4);
    tracep->fullCData(oldp+3485,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_b_deq__DOT__ram_id[1]),4);
    tracep->fullBit(oldp+3486,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_b_deq__DOT__value_1));
    tracep->fullBit(oldp+3487,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_b_deq__DOT__value));
    tracep->fullBit(oldp+3488,(((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_b_deq__DOT__full)) 
                                & (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_bvalid_reg))));
    tracep->fullCData(oldp+3489,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_b_deq__DOT__ram_resp[0]),2);
    tracep->fullCData(oldp+3490,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_b_deq__DOT__ram_resp[1]),2);
    tracep->fullBit(oldp+3491,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_b_deq__DOT__maybe_full));
    tracep->fullBit(oldp+3492,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_b_deq__DOT__ptr_match));
    tracep->fullBit(oldp+3493,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_b_deq__DOT__empty));
    tracep->fullBit(oldp+3494,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_b_deq__DOT__full));
    tracep->fullBit(oldp+3495,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_b_deq__DOT__do_enq));
    tracep->fullBit(oldp+3496,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_b_deq__DOT__do_deq));
    tracep->fullCData(oldp+3497,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__ram_id[0]),4);
    tracep->fullCData(oldp+3498,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__ram_id[1]),4);
    tracep->fullBit(oldp+3499,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__value_1));
    tracep->fullBit(oldp+3500,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__value));
    tracep->fullBit(oldp+3501,(((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__full)) 
                                & (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_rvalid_reg))));
    tracep->fullIData(oldp+3502,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__ram_data[0]),32);
    tracep->fullIData(oldp+3503,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__ram_data[1]),32);
    tracep->fullCData(oldp+3504,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__ram_resp[0]),2);
    tracep->fullCData(oldp+3505,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__ram_resp[1]),2);
    tracep->fullBit(oldp+3506,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__ram_last[0]));
    tracep->fullBit(oldp+3507,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__ram_last[1]));
    tracep->fullBit(oldp+3508,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__maybe_full));
    tracep->fullBit(oldp+3509,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__ptr_match));
    tracep->fullBit(oldp+3510,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__empty));
    tracep->fullBit(oldp+3511,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__full));
    tracep->fullBit(oldp+3512,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__do_enq));
    tracep->fullBit(oldp+3513,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleIn_0_r_deq__DOT__do_deq));
    tracep->fullCData(oldp+3514,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_id[0]),4);
    tracep->fullCData(oldp+3515,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_id[1]),4);
    tracep->fullBit(oldp+3516,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__value_1));
    tracep->fullBit(oldp+3517,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__value));
    tracep->fullBit(oldp+3518,(((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__full)) 
                                & (IData)(vlSelf->SocLite__DOT__axi4xbar_auto_out_1_ar_valid))));
    tracep->fullIData(oldp+3519,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_addr[0]),32);
    tracep->fullIData(oldp+3520,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_addr[1]),32);
    tracep->fullCData(oldp+3521,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_len[0]),8);
    tracep->fullCData(oldp+3522,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_len[1]),8);
    tracep->fullCData(oldp+3523,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_size[0]),3);
    tracep->fullCData(oldp+3524,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_size[1]),3);
    tracep->fullCData(oldp+3525,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_burst[0]),2);
    tracep->fullCData(oldp+3526,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_burst[1]),2);
    tracep->fullBit(oldp+3527,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_lock[0]));
    tracep->fullBit(oldp+3528,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_lock[1]));
    tracep->fullCData(oldp+3529,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_cache[0]),4);
    tracep->fullCData(oldp+3530,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_cache[1]),4);
    tracep->fullCData(oldp+3531,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_prot[0]),3);
    tracep->fullCData(oldp+3532,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ram_prot[1]),3);
    tracep->fullBit(oldp+3533,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__maybe_full));
    tracep->fullBit(oldp+3534,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__ptr_match));
    tracep->fullBit(oldp+3535,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__empty));
    tracep->fullBit(oldp+3536,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__full));
    tracep->fullBit(oldp+3537,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__do_enq));
    tracep->fullBit(oldp+3538,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__do_deq));
    tracep->fullCData(oldp+3539,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_id[0]),4);
    tracep->fullCData(oldp+3540,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_id[1]),4);
    tracep->fullBit(oldp+3541,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__value_1));
    tracep->fullBit(oldp+3542,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__value));
    tracep->fullBit(oldp+3543,(((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__full)) 
                                & (IData)(vlSelf->SocLite__DOT__axi4xbar_auto_out_1_aw_valid))));
    tracep->fullIData(oldp+3544,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_addr[0]),32);
    tracep->fullIData(oldp+3545,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_addr[1]),32);
    tracep->fullCData(oldp+3546,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_len[0]),8);
    tracep->fullCData(oldp+3547,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_len[1]),8);
    tracep->fullCData(oldp+3548,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_size[0]),3);
    tracep->fullCData(oldp+3549,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_size[1]),3);
    tracep->fullCData(oldp+3550,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_burst[0]),2);
    tracep->fullCData(oldp+3551,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_burst[1]),2);
    tracep->fullBit(oldp+3552,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_lock[0]));
    tracep->fullBit(oldp+3553,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_lock[1]));
    tracep->fullCData(oldp+3554,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_cache[0]),4);
    tracep->fullCData(oldp+3555,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_cache[1]),4);
    tracep->fullCData(oldp+3556,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_prot[0]),3);
    tracep->fullCData(oldp+3557,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ram_prot[1]),3);
    tracep->fullBit(oldp+3558,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__maybe_full));
    tracep->fullBit(oldp+3559,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__ptr_match));
    tracep->fullBit(oldp+3560,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__empty));
    tracep->fullBit(oldp+3561,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__full));
    tracep->fullBit(oldp+3562,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__do_enq));
    tracep->fullBit(oldp+3563,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__do_deq));
    tracep->fullIData(oldp+3564,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__ram_data[0]),32);
    tracep->fullIData(oldp+3565,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__ram_data[1]),32);
    tracep->fullBit(oldp+3566,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__value_1));
    tracep->fullBit(oldp+3567,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__value));
    tracep->fullBit(oldp+3568,(((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__full)) 
                                & (IData)(vlSelf->SocLite__DOT__axi4xbar_auto_out_1_w_valid))));
    tracep->fullCData(oldp+3569,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__ram_strb[0]),4);
    tracep->fullCData(oldp+3570,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__ram_strb[1]),4);
    tracep->fullBit(oldp+3571,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__ram_last[0]));
    tracep->fullBit(oldp+3572,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__ram_last[1]));
    tracep->fullBit(oldp+3573,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__maybe_full));
    tracep->fullBit(oldp+3574,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__ptr_match));
    tracep->fullBit(oldp+3575,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__empty));
    tracep->fullBit(oldp+3576,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__full));
    tracep->fullBit(oldp+3577,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__do_enq));
    tracep->fullBit(oldp+3578,(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__do_deq));
    tracep->fullBit(oldp+3579,((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__tagv_we))));
    tracep->fullIData(oldp+3580,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__ram_tag.__PVT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_a__DOT__douta_reg),21);
    tracep->fullBit(oldp+3581,((1U & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__tagv_we) 
                                      >> 1U))));
    tracep->fullIData(oldp+3582,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__ram_tag.__PVT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_a__DOT__douta_reg),21);
    tracep->fullBit(oldp+3583,((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__tagv_we))));
    tracep->fullIData(oldp+3584,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_tag.__PVT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_a__DOT__douta_reg),21);
    tracep->fullBit(oldp+3585,((1U & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__tagv_we) 
                                      >> 1U))));
    tracep->fullIData(oldp+3586,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_tag.__PVT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_a__DOT__douta_reg),21);
    tracep->fullBit(oldp+3587,((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__data_we))));
    tracep->fullIData(oldp+3588,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_wdata
                                 [0U]),32);
    tracep->fullIData(oldp+3589,(((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__valid)
                                   ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__doutb_bypass
                                   : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg)),32);
    tracep->fullBit(oldp+3590,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__valid));
    tracep->fullIData(oldp+3591,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__doutb_bypass),32);
    tracep->fullIData(oldp+3592,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg),32);
    tracep->fullIData(oldp+3593,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_wdata
                                 [1U]),32);
    tracep->fullIData(oldp+3594,(((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__valid)
                                   ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__doutb_bypass
                                   : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg)),32);
    tracep->fullBit(oldp+3595,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__valid));
    tracep->fullIData(oldp+3596,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__doutb_bypass),32);
    tracep->fullIData(oldp+3597,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg),32);
    tracep->fullIData(oldp+3598,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_wdata
                                 [2U]),32);
    tracep->fullIData(oldp+3599,(((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__valid)
                                   ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__doutb_bypass
                                   : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg)),32);
    tracep->fullBit(oldp+3600,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__valid));
    tracep->fullIData(oldp+3601,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__doutb_bypass),32);
    tracep->fullIData(oldp+3602,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg),32);
    tracep->fullIData(oldp+3603,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_wdata
                                 [3U]),32);
    tracep->fullIData(oldp+3604,(((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__valid)
                                   ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__doutb_bypass
                                   : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg)),32);
    tracep->fullBit(oldp+3605,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__valid));
    tracep->fullIData(oldp+3606,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__doutb_bypass),32);
    tracep->fullIData(oldp+3607,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg),32);
    tracep->fullBit(oldp+3608,((1U & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__data_we) 
                                      >> 1U))));
    tracep->fullIData(oldp+3609,(((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__valid)
                                   ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__doutb_bypass
                                   : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg)),32);
    tracep->fullBit(oldp+3610,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__valid));
    tracep->fullIData(oldp+3611,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__doutb_bypass),32);
    tracep->fullIData(oldp+3612,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg),32);
    tracep->fullIData(oldp+3613,(((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__valid)
                                   ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__doutb_bypass
                                   : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg)),32);
    tracep->fullBit(oldp+3614,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__valid));
    tracep->fullIData(oldp+3615,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__doutb_bypass),32);
    tracep->fullIData(oldp+3616,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg),32);
    tracep->fullIData(oldp+3617,(((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__valid)
                                   ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__doutb_bypass
                                   : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg)),32);
    tracep->fullBit(oldp+3618,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__valid));
    tracep->fullIData(oldp+3619,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__doutb_bypass),32);
    tracep->fullIData(oldp+3620,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg),32);
    tracep->fullIData(oldp+3621,(((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__valid)
                                   ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__doutb_bypass
                                   : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg)),32);
    tracep->fullBit(oldp+3622,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__valid));
    tracep->fullIData(oldp+3623,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__doutb_bypass),32);
    tracep->fullIData(oldp+3624,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg),32);
    tracep->fullBit(oldp+3625,((1U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__data_we
                                [0U])));
    tracep->fullIData(oldp+3626,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_wdata
                                 [0U]),32);
    tracep->fullIData(oldp+3627,(((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__valid)
                                   ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__doutb_bypass
                                   : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg)),32);
    tracep->fullBit(oldp+3628,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__valid));
    tracep->fullIData(oldp+3629,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__doutb_bypass),32);
    tracep->fullIData(oldp+3630,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg),32);
    tracep->fullBit(oldp+3631,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__data_we
                                      [0U] >> 1U))));
    tracep->fullIData(oldp+3632,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_wdata
                                 [1U]),32);
    tracep->fullIData(oldp+3633,(((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__valid)
                                   ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__doutb_bypass
                                   : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg)),32);
    tracep->fullBit(oldp+3634,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__valid));
    tracep->fullIData(oldp+3635,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__doutb_bypass),32);
    tracep->fullIData(oldp+3636,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg),32);
    tracep->fullBit(oldp+3637,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__data_we
                                      [0U] >> 2U))));
    tracep->fullIData(oldp+3638,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_wdata
                                 [2U]),32);
    tracep->fullIData(oldp+3639,(((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__valid)
                                   ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__doutb_bypass
                                   : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg)),32);
    tracep->fullBit(oldp+3640,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__valid));
    tracep->fullIData(oldp+3641,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__doutb_bypass),32);
    tracep->fullIData(oldp+3642,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg),32);
    tracep->fullBit(oldp+3643,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__data_we
                                      [0U] >> 3U))));
    tracep->fullIData(oldp+3644,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_wdata
                                 [3U]),32);
    tracep->fullIData(oldp+3645,(((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__valid)
                                   ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__doutb_bypass
                                   : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg)),32);
    tracep->fullBit(oldp+3646,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__valid));
    tracep->fullIData(oldp+3647,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__doutb_bypass),32);
    tracep->fullIData(oldp+3648,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg),32);
    tracep->fullBit(oldp+3649,((1U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__data_we
                                [1U])));
    tracep->fullIData(oldp+3650,(((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__valid)
                                   ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__doutb_bypass
                                   : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg)),32);
    tracep->fullBit(oldp+3651,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__valid));
    tracep->fullIData(oldp+3652,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__doutb_bypass),32);
    tracep->fullIData(oldp+3653,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg),32);
    tracep->fullBit(oldp+3654,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__data_we
                                      [1U] >> 1U))));
    tracep->fullIData(oldp+3655,(((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__valid)
                                   ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__doutb_bypass
                                   : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg)),32);
    tracep->fullBit(oldp+3656,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__valid));
    tracep->fullIData(oldp+3657,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__doutb_bypass),32);
    tracep->fullIData(oldp+3658,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg),32);
    tracep->fullBit(oldp+3659,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__data_we
                                      [1U] >> 2U))));
    tracep->fullIData(oldp+3660,(((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__valid)
                                   ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__doutb_bypass
                                   : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg)),32);
    tracep->fullBit(oldp+3661,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__valid));
    tracep->fullIData(oldp+3662,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__doutb_bypass),32);
    tracep->fullIData(oldp+3663,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg),32);
    tracep->fullBit(oldp+3664,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__data_we
                                      [1U] >> 3U))));
    tracep->fullIData(oldp+3665,(((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__valid)
                                   ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__doutb_bypass
                                   : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg)),32);
    tracep->fullBit(oldp+3666,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__valid));
    tracep->fullIData(oldp+3667,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__doutb_bypass),32);
    tracep->fullIData(oldp+3668,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg),32);
    tracep->fullIData(oldp+3669,((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_to_ds_bus[0U] 
                                  + (((- (IData)((1U 
                                                  & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                     >> 0xfU)))) 
                                      << 0x12U) | (0x3fffcU 
                                                   & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                      << 2U))))),32);
    tracep->fullIData(oldp+3670,((((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ps_to_fs_bus 
                                            >> 0x22U)) 
                                   << 0x1cU) | (0xffffffcU 
                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_rdata 
                                                   << 2U)))),32);
    tracep->fullBit(oldp+3671,((1U & ((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r 
                                               >> 5U)) 
                                      & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_flush))))));
    tracep->fullIData(oldp+3672,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_flush)
                                   ? ((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r 
                                               >> 6U)) 
                                      - (IData)(8U))
                                   : (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r 
                                              >> 6U)))),32);
    tracep->fullIData(oldp+3673,(((1U & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_flush) 
                                         | (~ (IData)(
                                                      (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r 
                                                       >> 0x26U)))))
                                   ? 0U : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_rdata)),32);
    tracep->fullCData(oldp+3674,((0xffU & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_is_branch)
                                            ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_es_pc 
                                               >> 2U)
                                            : (IData)(
                                                      (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ps_to_fs_bus 
                                                       >> 8U))))),8);
    tracep->fullCData(oldp+3675,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ADEL_ex)
                                   ? 9U : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB_ex)
                                            ? (((7U 
                                                 < 
                                                 (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                                                  >> 0x1cU)) 
                                                & (0xcU 
                                                   > 
                                                   (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                                                    >> 0x1cU)))
                                                ? 0x1fU
                                                : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_Hit)
                                                    ? 
                                                   ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_found)
                                                     ? 
                                                    ((((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                                                        >> 0xcU) 
                                                       & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_v1)) 
                                                      | ((~ 
                                                          (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                                                           >> 0xcU)) 
                                                         & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_v0)))
                                                      ? 0x1fU
                                                      : 3U)
                                                     : 2U)
                                                    : 0x1fU))
                                            : 0x1fU))),5);
    tracep->fullIData(oldp+3676,(((0x1000000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U])
                                   ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_EPC
                                   : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__flush)
                                       ? ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_refetch)
                                           ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[0U]
                                           : (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_Bev)
                                                ? 0xbfc00200U
                                                : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_EBase) 
                                              + (((
                                                   (2U 
                                                    == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype)) 
                                                   | (4U 
                                                      == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype))) 
                                                  | (6U 
                                                     == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype)))
                                                  ? 0U
                                                  : 0x180U)))
                                       : ((IData)((
                                                   (0xcU 
                                                    == 
                                                    (0xcU 
                                                     & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[2U])) 
                                                   & (~ 
                                                      vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[2U])))
                                           ? ((2U & 
                                               vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[2U])
                                               ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[1U]
                                               : ((IData)(8U) 
                                                  + 
                                                  vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[0U]))
                                           : ((IData)(
                                                      (6U 
                                                       == 
                                                       (0xeU 
                                                        & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[2U])))
                                               ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[1U]
                                               : ((1U 
                                                   & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ps_bus))
                                                   ? (IData)(
                                                             (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ps_bus 
                                                              >> 1U))
                                                   : 
                                                  ((IData)(4U) 
                                                   + vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc))))))),32);
    tracep->fullIData(oldp+3677,(((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ps_bus))
                                   ? (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ps_bus 
                                              >> 1U))
                                   : ((IData)(4U) + vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc))),32);
    tracep->fullQData(oldp+3678,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ps_to_fs_bus),39);
    tracep->fullWData(oldp+3680,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_to_ds_bus),71);
    tracep->fullWData(oldp+3683,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_to_es_bus),345);
    tracep->fullWData(oldp+3694,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus),68);
    tracep->fullQData(oldp+3697,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ps_bus),33);
    tracep->fullWData(oldp+3699,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BResult),68);
    tracep->fullBit(oldp+3702,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_flush));
    tracep->fullBit(oldp+3703,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_valid));
    tracep->fullIData(oldp+3704,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_to_ds_bus[0U]),32);
    tracep->fullIData(oldp+3705,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_to_es_bus[0U]),32);
    tracep->fullIData(oldp+3706,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_to_ds_bus[1U]),32);
    tracep->fullCData(oldp+3707,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__hit),2);
    tracep->fullBit(oldp+3708,((0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__hit))));
    tracep->fullBit(oldp+3709,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit_wr));
    tracep->fullBit(oldp+3710,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__data_read_en));
    tracep->fullBit(oldp+3711,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_BPU_right));
    tracep->fullIData(oldp+3712,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_br_target),32);
    tracep->fullIData(oldp+3713,((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ps_to_fs_bus 
                                          >> 6U))),32);
    tracep->fullIData(oldp+3714,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_ret_addr),32);
    tracep->fullCData(oldp+3715,((0xffU & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ps_to_fs_bus 
                                                   >> 8U)))),8);
    tracep->fullBit(oldp+3716,(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_valid) 
                                & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_flush)))));
    tracep->fullBit(oldp+3717,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ADEL_ex));
    tracep->fullBit(oldp+3718,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ps_ex));
    tracep->fullIData(oldp+3719,(((2U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[2U])
                                   ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[1U]
                                   : ((IData)(8U) + 
                                      vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[0U]))),32);
    tracep->fullBit(oldp+3720,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[2U] 
                                      >> 1U))));
    tracep->fullIData(oldp+3721,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[1U]),32);
    tracep->fullBit(oldp+3722,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[2U] 
                                      >> 3U))));
    tracep->fullBit(oldp+3723,((1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[2U] 
                                      >> 2U))));
    tracep->fullBit(oldp+3724,((1U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[2U])));
    tracep->fullIData(oldp+3725,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[0U]),32);
    tracep->fullIData(oldp+3726,((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ps_bus 
                                          >> 1U))),32);
    tracep->fullBit(oldp+3727,((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ps_bus))));
    tracep->fullBit(oldp+3728,(vlSelf->clock));
    tracep->fullBit(oldp+3729,(vlSelf->reset));
    tracep->fullIData(oldp+3730,(vlSelf->debug_wb_pc),32);
    tracep->fullBit(oldp+3731,(vlSelf->debug_wb_rf_wen));
    tracep->fullCData(oldp+3732,(vlSelf->debug_wb_rf_wnum),5);
    tracep->fullIData(oldp+3733,(vlSelf->debug_wb_rf_wdata),32);
    tracep->fullBit(oldp+3734,((1U & (~ (IData)(vlSelf->reset)))));
    tracep->fullBit(oldp+3735,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__open_trace));
    tracep->fullCData(oldp+3736,(0U),2);
    tracep->fullIData(oldp+3737,(vlSelf->SocLite__DOT__axi4xbar__DOT__initvar),32);
    tracep->fullBit(oldp+3738,(1U));
    tracep->fullCData(oldp+3739,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu_cpu_ar_qos),4);
    tracep->fullCData(oldp+3740,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu_cpu_aw_qos),4);
    tracep->fullCData(oldp+3741,(0U),6);
    tracep->fullBit(oldp+3742,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_load_op));
    tracep->fullIData(oldp+3743,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_addr),32);
    tracep->fullCData(oldp+3744,(0U),4);
    tracep->fullCData(oldp+3745,(3U),4);
    tracep->fullCData(oldp+3746,(2U),3);
    tracep->fullCData(oldp+3747,(1U),2);
    tracep->fullCData(oldp+3748,(0U),3);
    tracep->fullIData(oldp+3749,(0U),32);
    tracep->fullBit(oldp+3750,(0U));
    tracep->fullCData(oldp+3751,(1U),4);
    tracep->fullCData(oldp+3752,(0xfU),4);
    tracep->fullIData(oldp+3753,(0U),32);
    tracep->fullIData(oldp+3754,(3U),32);
    tracep->fullIData(oldp+3755,(0x20U),32);
    tracep->fullIData(oldp+3756,(0x80U),32);
    tracep->fullIData(oldp+3757,(0x44U),32);
    tracep->fullIData(oldp+3758,(2U),32);
    tracep->fullIData(oldp+3759,(4U),32);
    tracep->fullIData(oldp+3760,(0x8000U),32);
    tracep->fullIData(oldp+3761,(0x100U),32);
    tracep->fullIData(oldp+3762,(8U),32);
    tracep->fullIData(oldp+3763,(0x14U),32);
    tracep->fullIData(oldp+3764,(1U),32);
    tracep->fullCData(oldp+3765,(1U),3);
    tracep->fullCData(oldp+3766,(3U),3);
    tracep->fullCData(oldp+3767,(4U),3);
    tracep->fullCData(oldp+3768,(5U),3);
    tracep->fullBit(oldp+3769,(0U));
    tracep->fullBit(oldp+3770,(1U));
    tracep->fullCData(oldp+3771,(2U),2);
    tracep->fullCData(oldp+3772,(3U),2);
    tracep->fullIData(oldp+3773,(0x100U),32);
    tracep->fullIData(oldp+3774,(0x6175746fU),32);
    tracep->fullQData(oldp+3775,(0x6e6f5f656363ULL),48);
    tracep->fullIData(oldp+3777,(0x6e6f6e65U),32);
    tracep->fullCData(oldp+3778,(0x30U),8);
    tracep->fullIData(oldp+3779,(1U),32);
    __Vtemp_ha57715be__0[0U] = 0x6c656570U;
    __Vtemp_ha57715be__0[1U] = 0x6c655f73U;
    __Vtemp_ha57715be__0[2U] = 0x69736162U;
    __Vtemp_ha57715be__0[3U] = 0x64U;
    tracep->fullWData(oldp+3780,(__Vtemp_ha57715be__0),104);
    tracep->fullIData(oldp+3784,(0U),32);
    tracep->fullIData(oldp+3785,(0x74727565U),32);
    tracep->fullIData(oldp+3786,(8U),32);
    __Vtemp_h38f833f8__0[0U] = 0x69727374U;
    __Vtemp_h38f833f8__0[1U] = 0x61645f66U;
    __Vtemp_h38f833f8__0[2U] = 0x7265U;
    tracep->fullWData(oldp+3787,(__Vtemp_h38f833f8__0),80);
    tracep->fullIData(oldp+3790,(0x53594e43U),32);
    tracep->fullCData(oldp+3791,(0U),8);
    __Vtemp_h17b98bfc__0[0U] = 0x6175746fU;
    __Vtemp_h17b98bfc__0[1U] = 0U;
    __Vtemp_h17b98bfc__0[2U] = 0U;
    tracep->fullWData(oldp+3792,(__Vtemp_h17b98bfc__0),88);
    __Vtemp_h9ed827f6__0[0U] = 0x5f656363U;
    __Vtemp_h9ed827f6__0[1U] = 0x6e6fU;
    __Vtemp_h9ed827f6__0[2U] = 0U;
    __Vtemp_h9ed827f6__0[3U] = 0U;
    __Vtemp_h9ed827f6__0[4U] = 0U;
    __Vtemp_h9ed827f6__0[5U] = 0U;
    tracep->fullWData(oldp+3795,(__Vtemp_h9ed827f6__0),176);
    tracep->fullIData(oldp+3801,(0x796573U),24);
    tracep->fullIData(oldp+3802,(4U),32);
    tracep->fullIData(oldp+3803,(5U),32);
    tracep->fullBit(oldp+3804,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb));
    tracep->fullBit(oldp+3805,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb));
    tracep->fullBit(oldp+3806,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb));
    tracep->fullBit(oldp+3807,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb));
    tracep->fullIData(oldp+3808,(0x10U),32);
    tracep->fullCData(oldp+3809,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_branch_type),4);
    tracep->fullBit(oldp+3810,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__cloclz_type));
    tracep->fullQData(oldp+3811,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__mul_result),64);
    tracep->fullBit(oldp+3813,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__adder_cout));
    tracep->fullBit(oldp+3814,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__sub_cout));
    tracep->fullBit(oldp+3815,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__add_cout));
    tracep->fullCData(oldp+3816,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__branch_type),4);
    tracep->fullBit(oldp+3817,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__br_taken));
    tracep->fullBit(oldp+3818,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__br_stall));
    tracep->fullBit(oldp+3819,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__inst_is_jr));
    tracep->fullIData(oldp+3820,(0x38U),32);
    tracep->fullIData(oldp+3821,(0x3800U),32);
    tracep->fullIData(oldp+3822,(0x3800U),32);
    __Vtemp_hbcfe2eba__0[0U] = 0x75746564U;
    __Vtemp_hbcfe2eba__0[1U] = 0x74726962U;
    __Vtemp_hbcfe2eba__0[2U] = 0x646973U;
    tracep->fullWData(oldp+3823,(__Vtemp_hbcfe2eba__0),88);
    __Vtemp_hae1ece89__0[0U] = 0x6c6f636bU;
    __Vtemp_hae1ece89__0[1U] = 0x6f6e5f63U;
    __Vtemp_hae1ece89__0[2U] = 0x636f6d6dU;
    tracep->fullWData(oldp+3826,(__Vtemp_hae1ece89__0),96);
    tracep->fullIData(oldp+3829,(0x38U),32);
    tracep->fullIData(oldp+3830,(2U),32);
    tracep->fullQData(oldp+3831,(0ULL),56);
    tracep->fullQData(oldp+3833,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb),56);
    tracep->fullQData(oldp+3835,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb),56);
    tracep->fullIData(oldp+3837,(0x6e6fU),24);
    tracep->fullIData(oldp+3838,(0x80000083U),32);
    tracep->fullBit(oldp+3839,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__prefs_bdd));
    tracep->fullCData(oldp+3840,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_index),4);
    tracep->fullSData(oldp+3841,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_mem_inst),12);
    tracep->fullIData(oldp+3842,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_rt_value),32);
    tracep->fullIData(oldp+3843,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_data_rdata),32);
    tracep->fullCData(oldp+3844,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_rdata_type),2);
    tracep->fullIData(oldp+3845,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_mem_data),32);
    tracep->fullBit(oldp+3846,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__load_sign_lb));
    tracep->fullBit(oldp+3847,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__load_sign_lh));
    tracep->fullIData(oldp+3848,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__wb_result_lb),32);
    tracep->fullIData(oldp+3849,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__wb_result_lbu),32);
    tracep->fullIData(oldp+3850,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__wb_result_lh),32);
    tracep->fullIData(oldp+3851,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__wb_result_lhu),32);
    tracep->fullIData(oldp+3852,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__wb_result_lwl),32);
    tracep->fullIData(oldp+3853,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__wb_result_lwr),32);
    tracep->fullBit(oldp+3854,(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_res_from_mem));
    tracep->fullIData(oldp+3855,(vlSelf->SocLite__DOT__axi_ram__DOT__initvar),32);
    tracep->fullCData(oldp+3856,(0xffU),8);
    tracep->fullIData(oldp+3857,(0xffU),32);
    tracep->fullIData(oldp+3858,(0xaaaaU),32);
    tracep->fullBit(oldp+3859,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__write));
    tracep->fullBit(oldp+3860,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__s_wready));
    tracep->fullBit(oldp+3861,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__write_timer_begin_r1));
    tracep->fullBit(oldp+3862,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__write_timer_begin_r2));
    tracep->fullBit(oldp+3863,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__write_timer_begin_r3));
    tracep->fullIData(oldp+3864,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_wdata_r),32);
    tracep->fullIData(oldp+3865,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_wdata_r1),32);
    tracep->fullIData(oldp+3866,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_wdata_r2),32);
    tracep->fullIData(oldp+3867,(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__timer),32);
    tracep->fullSData(oldp+3868,(0xffffU),16);
    tracep->fullSData(oldp+3869,(0U),16);
    tracep->fullIData(oldp+3870,(0x15U),32);
    tracep->fullIData(oldp+3871,(0x1500U),32);
    tracep->fullIData(oldp+3872,(0x1500U),32);
    tracep->fullIData(oldp+3873,(0x15U),32);
    tracep->fullIData(oldp+3874,(0U),21);
    tracep->fullIData(oldp+3875,(0x18U),32);
    tracep->fullIData(oldp+3876,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__ram_tag.__PVT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb),21);
    tracep->fullIData(oldp+3877,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__ram_tag.__PVT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb),21);
    tracep->fullIData(oldp+3878,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__ram_tag.__PVT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb),21);
    tracep->fullIData(oldp+3879,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__ram_tag.__PVT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb),21);
    tracep->fullIData(oldp+3880,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_tag.__PVT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb),21);
    tracep->fullIData(oldp+3881,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_tag.__PVT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb),21);
    tracep->fullIData(oldp+3882,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_tag.__PVT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb),21);
    tracep->fullIData(oldp+3883,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_tag.__PVT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb),21);
    tracep->fullIData(oldp+3884,(0x2000U),32);
    tracep->fullIData(oldp+3885,(0x2000U),32);
    tracep->fullIData(oldp+3886,(0x20U),32);
    tracep->fullIData(oldp+3887,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb),32);
    tracep->fullIData(oldp+3888,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb),32);
    tracep->fullIData(oldp+3889,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb),32);
    tracep->fullIData(oldp+3890,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb),32);
    tracep->fullIData(oldp+3891,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb),32);
    tracep->fullIData(oldp+3892,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb),32);
    tracep->fullIData(oldp+3893,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb),32);
    tracep->fullIData(oldp+3894,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb),32);
    tracep->fullIData(oldp+3895,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb),32);
    tracep->fullIData(oldp+3896,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb),32);
    tracep->fullIData(oldp+3897,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb),32);
    tracep->fullIData(oldp+3898,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb),32);
    tracep->fullIData(oldp+3899,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb),32);
    tracep->fullIData(oldp+3900,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb),32);
    tracep->fullIData(oldp+3901,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb),32);
    tracep->fullIData(oldp+3902,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb),32);
    tracep->fullIData(oldp+3903,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb),32);
    tracep->fullIData(oldp+3904,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb),32);
    tracep->fullIData(oldp+3905,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb),32);
    tracep->fullIData(oldp+3906,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb),32);
    tracep->fullIData(oldp+3907,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb),32);
    tracep->fullIData(oldp+3908,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb),32);
    tracep->fullIData(oldp+3909,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb),32);
    tracep->fullIData(oldp+3910,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb),32);
    tracep->fullIData(oldp+3911,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb),32);
    tracep->fullIData(oldp+3912,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb),32);
    tracep->fullIData(oldp+3913,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb),32);
    tracep->fullIData(oldp+3914,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb),32);
    tracep->fullIData(oldp+3915,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb),32);
    tracep->fullIData(oldp+3916,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb),32);
    tracep->fullIData(oldp+3917,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb),32);
    tracep->fullIData(oldp+3918,(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb),32);
}
