
Create_Application.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08008000  08008000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001e24  080081c4  080081c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08009fe8  08009fe8  00002fe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a000  0800a000  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a000  0800a000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a008  0800a008  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a008  0800a008  00003008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a00c  0800a00c  0000300c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800a010  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  2000000c  0800a01c  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000074  0800a01c  00004074  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007b61  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001481  00000000  00000000  0000bb9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006a0  00000000  00000000  0000d020  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000510  00000000  00000000  0000d6c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002018f  00000000  00000000  0000dbd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008234  00000000  00000000  0002dd5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c48ce  00000000  00000000  00035f93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fa861  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001a30  00000000  00000000  000fa8a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000fc2d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080081c4 <__do_global_dtors_aux>:
 80081c4:	b510      	push	{r4, lr}
 80081c6:	4c05      	ldr	r4, [pc, #20]	@ (80081dc <__do_global_dtors_aux+0x18>)
 80081c8:	7823      	ldrb	r3, [r4, #0]
 80081ca:	b933      	cbnz	r3, 80081da <__do_global_dtors_aux+0x16>
 80081cc:	4b04      	ldr	r3, [pc, #16]	@ (80081e0 <__do_global_dtors_aux+0x1c>)
 80081ce:	b113      	cbz	r3, 80081d6 <__do_global_dtors_aux+0x12>
 80081d0:	4804      	ldr	r0, [pc, #16]	@ (80081e4 <__do_global_dtors_aux+0x20>)
 80081d2:	f3af 8000 	nop.w
 80081d6:	2301      	movs	r3, #1
 80081d8:	7023      	strb	r3, [r4, #0]
 80081da:	bd10      	pop	{r4, pc}
 80081dc:	2000000c 	.word	0x2000000c
 80081e0:	00000000 	.word	0x00000000
 80081e4:	08009fd0 	.word	0x08009fd0

080081e8 <frame_dummy>:
 80081e8:	b508      	push	{r3, lr}
 80081ea:	4b03      	ldr	r3, [pc, #12]	@ (80081f8 <frame_dummy+0x10>)
 80081ec:	b11b      	cbz	r3, 80081f6 <frame_dummy+0xe>
 80081ee:	4903      	ldr	r1, [pc, #12]	@ (80081fc <frame_dummy+0x14>)
 80081f0:	4803      	ldr	r0, [pc, #12]	@ (8008200 <frame_dummy+0x18>)
 80081f2:	f3af 8000 	nop.w
 80081f6:	bd08      	pop	{r3, pc}
 80081f8:	00000000 	.word	0x00000000
 80081fc:	20000010 	.word	0x20000010
 8008200:	08009fd0 	.word	0x08009fd0

08008204 <__aeabi_uldivmod>:
 8008204:	b953      	cbnz	r3, 800821c <__aeabi_uldivmod+0x18>
 8008206:	b94a      	cbnz	r2, 800821c <__aeabi_uldivmod+0x18>
 8008208:	2900      	cmp	r1, #0
 800820a:	bf08      	it	eq
 800820c:	2800      	cmpeq	r0, #0
 800820e:	bf1c      	itt	ne
 8008210:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8008214:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8008218:	f000 b988 	b.w	800852c <__aeabi_idiv0>
 800821c:	f1ad 0c08 	sub.w	ip, sp, #8
 8008220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008224:	f000 f806 	bl	8008234 <__udivmoddi4>
 8008228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800822c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008230:	b004      	add	sp, #16
 8008232:	4770      	bx	lr

08008234 <__udivmoddi4>:
 8008234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008238:	9d08      	ldr	r5, [sp, #32]
 800823a:	468e      	mov	lr, r1
 800823c:	4604      	mov	r4, r0
 800823e:	4688      	mov	r8, r1
 8008240:	2b00      	cmp	r3, #0
 8008242:	d14a      	bne.n	80082da <__udivmoddi4+0xa6>
 8008244:	428a      	cmp	r2, r1
 8008246:	4617      	mov	r7, r2
 8008248:	d962      	bls.n	8008310 <__udivmoddi4+0xdc>
 800824a:	fab2 f682 	clz	r6, r2
 800824e:	b14e      	cbz	r6, 8008264 <__udivmoddi4+0x30>
 8008250:	f1c6 0320 	rsb	r3, r6, #32
 8008254:	fa01 f806 	lsl.w	r8, r1, r6
 8008258:	fa20 f303 	lsr.w	r3, r0, r3
 800825c:	40b7      	lsls	r7, r6
 800825e:	ea43 0808 	orr.w	r8, r3, r8
 8008262:	40b4      	lsls	r4, r6
 8008264:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8008268:	fa1f fc87 	uxth.w	ip, r7
 800826c:	fbb8 f1fe 	udiv	r1, r8, lr
 8008270:	0c23      	lsrs	r3, r4, #16
 8008272:	fb0e 8811 	mls	r8, lr, r1, r8
 8008276:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800827a:	fb01 f20c 	mul.w	r2, r1, ip
 800827e:	429a      	cmp	r2, r3
 8008280:	d909      	bls.n	8008296 <__udivmoddi4+0x62>
 8008282:	18fb      	adds	r3, r7, r3
 8008284:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8008288:	f080 80ea 	bcs.w	8008460 <__udivmoddi4+0x22c>
 800828c:	429a      	cmp	r2, r3
 800828e:	f240 80e7 	bls.w	8008460 <__udivmoddi4+0x22c>
 8008292:	3902      	subs	r1, #2
 8008294:	443b      	add	r3, r7
 8008296:	1a9a      	subs	r2, r3, r2
 8008298:	b2a3      	uxth	r3, r4
 800829a:	fbb2 f0fe 	udiv	r0, r2, lr
 800829e:	fb0e 2210 	mls	r2, lr, r0, r2
 80082a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082a6:	fb00 fc0c 	mul.w	ip, r0, ip
 80082aa:	459c      	cmp	ip, r3
 80082ac:	d909      	bls.n	80082c2 <__udivmoddi4+0x8e>
 80082ae:	18fb      	adds	r3, r7, r3
 80082b0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80082b4:	f080 80d6 	bcs.w	8008464 <__udivmoddi4+0x230>
 80082b8:	459c      	cmp	ip, r3
 80082ba:	f240 80d3 	bls.w	8008464 <__udivmoddi4+0x230>
 80082be:	443b      	add	r3, r7
 80082c0:	3802      	subs	r0, #2
 80082c2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80082c6:	eba3 030c 	sub.w	r3, r3, ip
 80082ca:	2100      	movs	r1, #0
 80082cc:	b11d      	cbz	r5, 80082d6 <__udivmoddi4+0xa2>
 80082ce:	40f3      	lsrs	r3, r6
 80082d0:	2200      	movs	r2, #0
 80082d2:	e9c5 3200 	strd	r3, r2, [r5]
 80082d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082da:	428b      	cmp	r3, r1
 80082dc:	d905      	bls.n	80082ea <__udivmoddi4+0xb6>
 80082de:	b10d      	cbz	r5, 80082e4 <__udivmoddi4+0xb0>
 80082e0:	e9c5 0100 	strd	r0, r1, [r5]
 80082e4:	2100      	movs	r1, #0
 80082e6:	4608      	mov	r0, r1
 80082e8:	e7f5      	b.n	80082d6 <__udivmoddi4+0xa2>
 80082ea:	fab3 f183 	clz	r1, r3
 80082ee:	2900      	cmp	r1, #0
 80082f0:	d146      	bne.n	8008380 <__udivmoddi4+0x14c>
 80082f2:	4573      	cmp	r3, lr
 80082f4:	d302      	bcc.n	80082fc <__udivmoddi4+0xc8>
 80082f6:	4282      	cmp	r2, r0
 80082f8:	f200 8105 	bhi.w	8008506 <__udivmoddi4+0x2d2>
 80082fc:	1a84      	subs	r4, r0, r2
 80082fe:	eb6e 0203 	sbc.w	r2, lr, r3
 8008302:	2001      	movs	r0, #1
 8008304:	4690      	mov	r8, r2
 8008306:	2d00      	cmp	r5, #0
 8008308:	d0e5      	beq.n	80082d6 <__udivmoddi4+0xa2>
 800830a:	e9c5 4800 	strd	r4, r8, [r5]
 800830e:	e7e2      	b.n	80082d6 <__udivmoddi4+0xa2>
 8008310:	2a00      	cmp	r2, #0
 8008312:	f000 8090 	beq.w	8008436 <__udivmoddi4+0x202>
 8008316:	fab2 f682 	clz	r6, r2
 800831a:	2e00      	cmp	r6, #0
 800831c:	f040 80a4 	bne.w	8008468 <__udivmoddi4+0x234>
 8008320:	1a8a      	subs	r2, r1, r2
 8008322:	0c03      	lsrs	r3, r0, #16
 8008324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8008328:	b280      	uxth	r0, r0
 800832a:	b2bc      	uxth	r4, r7
 800832c:	2101      	movs	r1, #1
 800832e:	fbb2 fcfe 	udiv	ip, r2, lr
 8008332:	fb0e 221c 	mls	r2, lr, ip, r2
 8008336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800833a:	fb04 f20c 	mul.w	r2, r4, ip
 800833e:	429a      	cmp	r2, r3
 8008340:	d907      	bls.n	8008352 <__udivmoddi4+0x11e>
 8008342:	18fb      	adds	r3, r7, r3
 8008344:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8008348:	d202      	bcs.n	8008350 <__udivmoddi4+0x11c>
 800834a:	429a      	cmp	r2, r3
 800834c:	f200 80e0 	bhi.w	8008510 <__udivmoddi4+0x2dc>
 8008350:	46c4      	mov	ip, r8
 8008352:	1a9b      	subs	r3, r3, r2
 8008354:	fbb3 f2fe 	udiv	r2, r3, lr
 8008358:	fb0e 3312 	mls	r3, lr, r2, r3
 800835c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8008360:	fb02 f404 	mul.w	r4, r2, r4
 8008364:	429c      	cmp	r4, r3
 8008366:	d907      	bls.n	8008378 <__udivmoddi4+0x144>
 8008368:	18fb      	adds	r3, r7, r3
 800836a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800836e:	d202      	bcs.n	8008376 <__udivmoddi4+0x142>
 8008370:	429c      	cmp	r4, r3
 8008372:	f200 80ca 	bhi.w	800850a <__udivmoddi4+0x2d6>
 8008376:	4602      	mov	r2, r0
 8008378:	1b1b      	subs	r3, r3, r4
 800837a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800837e:	e7a5      	b.n	80082cc <__udivmoddi4+0x98>
 8008380:	f1c1 0620 	rsb	r6, r1, #32
 8008384:	408b      	lsls	r3, r1
 8008386:	fa22 f706 	lsr.w	r7, r2, r6
 800838a:	431f      	orrs	r7, r3
 800838c:	fa0e f401 	lsl.w	r4, lr, r1
 8008390:	fa20 f306 	lsr.w	r3, r0, r6
 8008394:	fa2e fe06 	lsr.w	lr, lr, r6
 8008398:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800839c:	4323      	orrs	r3, r4
 800839e:	fa00 f801 	lsl.w	r8, r0, r1
 80083a2:	fa1f fc87 	uxth.w	ip, r7
 80083a6:	fbbe f0f9 	udiv	r0, lr, r9
 80083aa:	0c1c      	lsrs	r4, r3, #16
 80083ac:	fb09 ee10 	mls	lr, r9, r0, lr
 80083b0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80083b4:	fb00 fe0c 	mul.w	lr, r0, ip
 80083b8:	45a6      	cmp	lr, r4
 80083ba:	fa02 f201 	lsl.w	r2, r2, r1
 80083be:	d909      	bls.n	80083d4 <__udivmoddi4+0x1a0>
 80083c0:	193c      	adds	r4, r7, r4
 80083c2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80083c6:	f080 809c 	bcs.w	8008502 <__udivmoddi4+0x2ce>
 80083ca:	45a6      	cmp	lr, r4
 80083cc:	f240 8099 	bls.w	8008502 <__udivmoddi4+0x2ce>
 80083d0:	3802      	subs	r0, #2
 80083d2:	443c      	add	r4, r7
 80083d4:	eba4 040e 	sub.w	r4, r4, lr
 80083d8:	fa1f fe83 	uxth.w	lr, r3
 80083dc:	fbb4 f3f9 	udiv	r3, r4, r9
 80083e0:	fb09 4413 	mls	r4, r9, r3, r4
 80083e4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80083e8:	fb03 fc0c 	mul.w	ip, r3, ip
 80083ec:	45a4      	cmp	ip, r4
 80083ee:	d908      	bls.n	8008402 <__udivmoddi4+0x1ce>
 80083f0:	193c      	adds	r4, r7, r4
 80083f2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80083f6:	f080 8082 	bcs.w	80084fe <__udivmoddi4+0x2ca>
 80083fa:	45a4      	cmp	ip, r4
 80083fc:	d97f      	bls.n	80084fe <__udivmoddi4+0x2ca>
 80083fe:	3b02      	subs	r3, #2
 8008400:	443c      	add	r4, r7
 8008402:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8008406:	eba4 040c 	sub.w	r4, r4, ip
 800840a:	fba0 ec02 	umull	lr, ip, r0, r2
 800840e:	4564      	cmp	r4, ip
 8008410:	4673      	mov	r3, lr
 8008412:	46e1      	mov	r9, ip
 8008414:	d362      	bcc.n	80084dc <__udivmoddi4+0x2a8>
 8008416:	d05f      	beq.n	80084d8 <__udivmoddi4+0x2a4>
 8008418:	b15d      	cbz	r5, 8008432 <__udivmoddi4+0x1fe>
 800841a:	ebb8 0203 	subs.w	r2, r8, r3
 800841e:	eb64 0409 	sbc.w	r4, r4, r9
 8008422:	fa04 f606 	lsl.w	r6, r4, r6
 8008426:	fa22 f301 	lsr.w	r3, r2, r1
 800842a:	431e      	orrs	r6, r3
 800842c:	40cc      	lsrs	r4, r1
 800842e:	e9c5 6400 	strd	r6, r4, [r5]
 8008432:	2100      	movs	r1, #0
 8008434:	e74f      	b.n	80082d6 <__udivmoddi4+0xa2>
 8008436:	fbb1 fcf2 	udiv	ip, r1, r2
 800843a:	0c01      	lsrs	r1, r0, #16
 800843c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8008440:	b280      	uxth	r0, r0
 8008442:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8008446:	463b      	mov	r3, r7
 8008448:	4638      	mov	r0, r7
 800844a:	463c      	mov	r4, r7
 800844c:	46b8      	mov	r8, r7
 800844e:	46be      	mov	lr, r7
 8008450:	2620      	movs	r6, #32
 8008452:	fbb1 f1f7 	udiv	r1, r1, r7
 8008456:	eba2 0208 	sub.w	r2, r2, r8
 800845a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800845e:	e766      	b.n	800832e <__udivmoddi4+0xfa>
 8008460:	4601      	mov	r1, r0
 8008462:	e718      	b.n	8008296 <__udivmoddi4+0x62>
 8008464:	4610      	mov	r0, r2
 8008466:	e72c      	b.n	80082c2 <__udivmoddi4+0x8e>
 8008468:	f1c6 0220 	rsb	r2, r6, #32
 800846c:	fa2e f302 	lsr.w	r3, lr, r2
 8008470:	40b7      	lsls	r7, r6
 8008472:	40b1      	lsls	r1, r6
 8008474:	fa20 f202 	lsr.w	r2, r0, r2
 8008478:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800847c:	430a      	orrs	r2, r1
 800847e:	fbb3 f8fe 	udiv	r8, r3, lr
 8008482:	b2bc      	uxth	r4, r7
 8008484:	fb0e 3318 	mls	r3, lr, r8, r3
 8008488:	0c11      	lsrs	r1, r2, #16
 800848a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800848e:	fb08 f904 	mul.w	r9, r8, r4
 8008492:	40b0      	lsls	r0, r6
 8008494:	4589      	cmp	r9, r1
 8008496:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800849a:	b280      	uxth	r0, r0
 800849c:	d93e      	bls.n	800851c <__udivmoddi4+0x2e8>
 800849e:	1879      	adds	r1, r7, r1
 80084a0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80084a4:	d201      	bcs.n	80084aa <__udivmoddi4+0x276>
 80084a6:	4589      	cmp	r9, r1
 80084a8:	d81f      	bhi.n	80084ea <__udivmoddi4+0x2b6>
 80084aa:	eba1 0109 	sub.w	r1, r1, r9
 80084ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80084b2:	fb09 f804 	mul.w	r8, r9, r4
 80084b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80084ba:	b292      	uxth	r2, r2
 80084bc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80084c0:	4542      	cmp	r2, r8
 80084c2:	d229      	bcs.n	8008518 <__udivmoddi4+0x2e4>
 80084c4:	18ba      	adds	r2, r7, r2
 80084c6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80084ca:	d2c4      	bcs.n	8008456 <__udivmoddi4+0x222>
 80084cc:	4542      	cmp	r2, r8
 80084ce:	d2c2      	bcs.n	8008456 <__udivmoddi4+0x222>
 80084d0:	f1a9 0102 	sub.w	r1, r9, #2
 80084d4:	443a      	add	r2, r7
 80084d6:	e7be      	b.n	8008456 <__udivmoddi4+0x222>
 80084d8:	45f0      	cmp	r8, lr
 80084da:	d29d      	bcs.n	8008418 <__udivmoddi4+0x1e4>
 80084dc:	ebbe 0302 	subs.w	r3, lr, r2
 80084e0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80084e4:	3801      	subs	r0, #1
 80084e6:	46e1      	mov	r9, ip
 80084e8:	e796      	b.n	8008418 <__udivmoddi4+0x1e4>
 80084ea:	eba7 0909 	sub.w	r9, r7, r9
 80084ee:	4449      	add	r1, r9
 80084f0:	f1a8 0c02 	sub.w	ip, r8, #2
 80084f4:	fbb1 f9fe 	udiv	r9, r1, lr
 80084f8:	fb09 f804 	mul.w	r8, r9, r4
 80084fc:	e7db      	b.n	80084b6 <__udivmoddi4+0x282>
 80084fe:	4673      	mov	r3, lr
 8008500:	e77f      	b.n	8008402 <__udivmoddi4+0x1ce>
 8008502:	4650      	mov	r0, sl
 8008504:	e766      	b.n	80083d4 <__udivmoddi4+0x1a0>
 8008506:	4608      	mov	r0, r1
 8008508:	e6fd      	b.n	8008306 <__udivmoddi4+0xd2>
 800850a:	443b      	add	r3, r7
 800850c:	3a02      	subs	r2, #2
 800850e:	e733      	b.n	8008378 <__udivmoddi4+0x144>
 8008510:	f1ac 0c02 	sub.w	ip, ip, #2
 8008514:	443b      	add	r3, r7
 8008516:	e71c      	b.n	8008352 <__udivmoddi4+0x11e>
 8008518:	4649      	mov	r1, r9
 800851a:	e79c      	b.n	8008456 <__udivmoddi4+0x222>
 800851c:	eba1 0109 	sub.w	r1, r1, r9
 8008520:	46c4      	mov	ip, r8
 8008522:	fbb1 f9fe 	udiv	r9, r1, lr
 8008526:	fb09 f804 	mul.w	r8, r9, r4
 800852a:	e7c4      	b.n	80084b6 <__udivmoddi4+0x282>

0800852c <__aeabi_idiv0>:
 800852c:	4770      	bx	lr
 800852e:	bf00      	nop

08008530 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b086      	sub	sp, #24
 8008534:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008536:	f000 f9cf 	bl	80088d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800853a:	f000 f82b 	bl	8008594 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800853e:	f000 f8b3 	bl	80086a8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8008542:	f000 f887 	bl	8008654 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8008546:	2300      	movs	r3, #0
 8008548:	603b      	str	r3, [r7, #0]
 800854a:	4b10      	ldr	r3, [pc, #64]	@ (800858c <main+0x5c>)
 800854c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800854e:	4a0f      	ldr	r2, [pc, #60]	@ (800858c <main+0x5c>)
 8008550:	f043 0301 	orr.w	r3, r3, #1
 8008554:	6313      	str	r3, [r2, #48]	@ 0x30
 8008556:	4b0d      	ldr	r3, [pc, #52]	@ (800858c <main+0x5c>)
 8008558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800855a:	f003 0301 	and.w	r3, r3, #1
 800855e:	603b      	str	r3, [r7, #0]
 8008560:	683b      	ldr	r3, [r7, #0]

	GPIO_InitTypeDef gpio;
	gpio.Pin = GPIO_PIN_5;
 8008562:	2320      	movs	r3, #32
 8008564:	607b      	str	r3, [r7, #4]
	gpio.Mode = GPIO_MODE_OUTPUT_PP;
 8008566:	2301      	movs	r3, #1
 8008568:	60bb      	str	r3, [r7, #8]
	gpio.Speed = GPIO_SPEED_FREQ_LOW;
 800856a:	2300      	movs	r3, #0
 800856c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &gpio);
 800856e:	1d3b      	adds	r3, r7, #4
 8008570:	4619      	mov	r1, r3
 8008572:	4807      	ldr	r0, [pc, #28]	@ (8008590 <main+0x60>)
 8008574:	f000 fb2c 	bl	8008bd0 <HAL_GPIO_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8008578:	2120      	movs	r1, #32
 800857a:	4805      	ldr	r0, [pc, #20]	@ (8008590 <main+0x60>)
 800857c:	f000 fcbc 	bl	8008ef8 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8008580:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8008584:	f000 fa1a 	bl	80089bc <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8008588:	bf00      	nop
 800858a:	e7f5      	b.n	8008578 <main+0x48>
 800858c:	40023800 	.word	0x40023800
 8008590:	40020000 	.word	0x40020000

08008594 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b094      	sub	sp, #80	@ 0x50
 8008598:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800859a:	f107 031c 	add.w	r3, r7, #28
 800859e:	2234      	movs	r2, #52	@ 0x34
 80085a0:	2100      	movs	r1, #0
 80085a2:	4618      	mov	r0, r3
 80085a4:	f001 fce8 	bl	8009f78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80085a8:	f107 0308 	add.w	r3, r7, #8
 80085ac:	2200      	movs	r2, #0
 80085ae:	601a      	str	r2, [r3, #0]
 80085b0:	605a      	str	r2, [r3, #4]
 80085b2:	609a      	str	r2, [r3, #8]
 80085b4:	60da      	str	r2, [r3, #12]
 80085b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80085b8:	2300      	movs	r3, #0
 80085ba:	607b      	str	r3, [r7, #4]
 80085bc:	4b23      	ldr	r3, [pc, #140]	@ (800864c <SystemClock_Config+0xb8>)
 80085be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085c0:	4a22      	ldr	r2, [pc, #136]	@ (800864c <SystemClock_Config+0xb8>)
 80085c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80085c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80085c8:	4b20      	ldr	r3, [pc, #128]	@ (800864c <SystemClock_Config+0xb8>)
 80085ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80085d0:	607b      	str	r3, [r7, #4]
 80085d2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80085d4:	2300      	movs	r3, #0
 80085d6:	603b      	str	r3, [r7, #0]
 80085d8:	4b1d      	ldr	r3, [pc, #116]	@ (8008650 <SystemClock_Config+0xbc>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80085e0:	4a1b      	ldr	r2, [pc, #108]	@ (8008650 <SystemClock_Config+0xbc>)
 80085e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80085e6:	6013      	str	r3, [r2, #0]
 80085e8:	4b19      	ldr	r3, [pc, #100]	@ (8008650 <SystemClock_Config+0xbc>)
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80085f0:	603b      	str	r3, [r7, #0]
 80085f2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80085f4:	2302      	movs	r3, #2
 80085f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80085f8:	2301      	movs	r3, #1
 80085fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80085fc:	2310      	movs	r3, #16
 80085fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8008600:	2300      	movs	r3, #0
 8008602:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8008604:	f107 031c 	add.w	r3, r7, #28
 8008608:	4618      	mov	r0, r3
 800860a:	f000 ff53 	bl	80094b4 <HAL_RCC_OscConfig>
 800860e:	4603      	mov	r3, r0
 8008610:	2b00      	cmp	r3, #0
 8008612:	d001      	beq.n	8008618 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8008614:	f000 f87e 	bl	8008714 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008618:	230f      	movs	r3, #15
 800861a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800861c:	2300      	movs	r3, #0
 800861e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008620:	2300      	movs	r3, #0
 8008622:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8008624:	2300      	movs	r3, #0
 8008626:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8008628:	2300      	movs	r3, #0
 800862a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800862c:	f107 0308 	add.w	r3, r7, #8
 8008630:	2100      	movs	r1, #0
 8008632:	4618      	mov	r0, r3
 8008634:	f000 fc7a 	bl	8008f2c <HAL_RCC_ClockConfig>
 8008638:	4603      	mov	r3, r0
 800863a:	2b00      	cmp	r3, #0
 800863c:	d001      	beq.n	8008642 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800863e:	f000 f869 	bl	8008714 <Error_Handler>
  }
}
 8008642:	bf00      	nop
 8008644:	3750      	adds	r7, #80	@ 0x50
 8008646:	46bd      	mov	sp, r7
 8008648:	bd80      	pop	{r7, pc}
 800864a:	bf00      	nop
 800864c:	40023800 	.word	0x40023800
 8008650:	40007000 	.word	0x40007000

08008654 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8008654:	b580      	push	{r7, lr}
 8008656:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8008658:	4b11      	ldr	r3, [pc, #68]	@ (80086a0 <MX_USART2_UART_Init+0x4c>)
 800865a:	4a12      	ldr	r2, [pc, #72]	@ (80086a4 <MX_USART2_UART_Init+0x50>)
 800865c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800865e:	4b10      	ldr	r3, [pc, #64]	@ (80086a0 <MX_USART2_UART_Init+0x4c>)
 8008660:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8008664:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8008666:	4b0e      	ldr	r3, [pc, #56]	@ (80086a0 <MX_USART2_UART_Init+0x4c>)
 8008668:	2200      	movs	r2, #0
 800866a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800866c:	4b0c      	ldr	r3, [pc, #48]	@ (80086a0 <MX_USART2_UART_Init+0x4c>)
 800866e:	2200      	movs	r2, #0
 8008670:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8008672:	4b0b      	ldr	r3, [pc, #44]	@ (80086a0 <MX_USART2_UART_Init+0x4c>)
 8008674:	2200      	movs	r2, #0
 8008676:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8008678:	4b09      	ldr	r3, [pc, #36]	@ (80086a0 <MX_USART2_UART_Init+0x4c>)
 800867a:	220c      	movs	r2, #12
 800867c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800867e:	4b08      	ldr	r3, [pc, #32]	@ (80086a0 <MX_USART2_UART_Init+0x4c>)
 8008680:	2200      	movs	r2, #0
 8008682:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8008684:	4b06      	ldr	r3, [pc, #24]	@ (80086a0 <MX_USART2_UART_Init+0x4c>)
 8008686:	2200      	movs	r2, #0
 8008688:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800868a:	4805      	ldr	r0, [pc, #20]	@ (80086a0 <MX_USART2_UART_Init+0x4c>)
 800868c:	f001 f9b0 	bl	80099f0 <HAL_UART_Init>
 8008690:	4603      	mov	r3, r0
 8008692:	2b00      	cmp	r3, #0
 8008694:	d001      	beq.n	800869a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8008696:	f000 f83d 	bl	8008714 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800869a:	bf00      	nop
 800869c:	bd80      	pop	{r7, pc}
 800869e:	bf00      	nop
 80086a0:	20000028 	.word	0x20000028
 80086a4:	40004400 	.word	0x40004400

080086a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b085      	sub	sp, #20
 80086ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80086ae:	2300      	movs	r3, #0
 80086b0:	60fb      	str	r3, [r7, #12]
 80086b2:	4b17      	ldr	r3, [pc, #92]	@ (8008710 <MX_GPIO_Init+0x68>)
 80086b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086b6:	4a16      	ldr	r2, [pc, #88]	@ (8008710 <MX_GPIO_Init+0x68>)
 80086b8:	f043 0304 	orr.w	r3, r3, #4
 80086bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80086be:	4b14      	ldr	r3, [pc, #80]	@ (8008710 <MX_GPIO_Init+0x68>)
 80086c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086c2:	f003 0304 	and.w	r3, r3, #4
 80086c6:	60fb      	str	r3, [r7, #12]
 80086c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80086ca:	2300      	movs	r3, #0
 80086cc:	60bb      	str	r3, [r7, #8]
 80086ce:	4b10      	ldr	r3, [pc, #64]	@ (8008710 <MX_GPIO_Init+0x68>)
 80086d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086d2:	4a0f      	ldr	r2, [pc, #60]	@ (8008710 <MX_GPIO_Init+0x68>)
 80086d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80086da:	4b0d      	ldr	r3, [pc, #52]	@ (8008710 <MX_GPIO_Init+0x68>)
 80086dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086e2:	60bb      	str	r3, [r7, #8]
 80086e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80086e6:	2300      	movs	r3, #0
 80086e8:	607b      	str	r3, [r7, #4]
 80086ea:	4b09      	ldr	r3, [pc, #36]	@ (8008710 <MX_GPIO_Init+0x68>)
 80086ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086ee:	4a08      	ldr	r2, [pc, #32]	@ (8008710 <MX_GPIO_Init+0x68>)
 80086f0:	f043 0301 	orr.w	r3, r3, #1
 80086f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80086f6:	4b06      	ldr	r3, [pc, #24]	@ (8008710 <MX_GPIO_Init+0x68>)
 80086f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086fa:	f003 0301 	and.w	r3, r3, #1
 80086fe:	607b      	str	r3, [r7, #4]
 8008700:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8008702:	bf00      	nop
 8008704:	3714      	adds	r7, #20
 8008706:	46bd      	mov	sp, r7
 8008708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870c:	4770      	bx	lr
 800870e:	bf00      	nop
 8008710:	40023800 	.word	0x40023800

08008714 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008714:	b480      	push	{r7}
 8008716:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8008718:	b672      	cpsid	i
}
 800871a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800871c:	bf00      	nop
 800871e:	e7fd      	b.n	800871c <Error_Handler+0x8>

08008720 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008720:	b480      	push	{r7}
 8008722:	b083      	sub	sp, #12
 8008724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008726:	2300      	movs	r3, #0
 8008728:	607b      	str	r3, [r7, #4]
 800872a:	4b10      	ldr	r3, [pc, #64]	@ (800876c <HAL_MspInit+0x4c>)
 800872c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800872e:	4a0f      	ldr	r2, [pc, #60]	@ (800876c <HAL_MspInit+0x4c>)
 8008730:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008734:	6453      	str	r3, [r2, #68]	@ 0x44
 8008736:	4b0d      	ldr	r3, [pc, #52]	@ (800876c <HAL_MspInit+0x4c>)
 8008738:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800873a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800873e:	607b      	str	r3, [r7, #4]
 8008740:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008742:	2300      	movs	r3, #0
 8008744:	603b      	str	r3, [r7, #0]
 8008746:	4b09      	ldr	r3, [pc, #36]	@ (800876c <HAL_MspInit+0x4c>)
 8008748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800874a:	4a08      	ldr	r2, [pc, #32]	@ (800876c <HAL_MspInit+0x4c>)
 800874c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008750:	6413      	str	r3, [r2, #64]	@ 0x40
 8008752:	4b06      	ldr	r3, [pc, #24]	@ (800876c <HAL_MspInit+0x4c>)
 8008754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008756:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800875a:	603b      	str	r3, [r7, #0]
 800875c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800875e:	bf00      	nop
 8008760:	370c      	adds	r7, #12
 8008762:	46bd      	mov	sp, r7
 8008764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008768:	4770      	bx	lr
 800876a:	bf00      	nop
 800876c:	40023800 	.word	0x40023800

08008770 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b08a      	sub	sp, #40	@ 0x28
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008778:	f107 0314 	add.w	r3, r7, #20
 800877c:	2200      	movs	r2, #0
 800877e:	601a      	str	r2, [r3, #0]
 8008780:	605a      	str	r2, [r3, #4]
 8008782:	609a      	str	r2, [r3, #8]
 8008784:	60da      	str	r2, [r3, #12]
 8008786:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	4a19      	ldr	r2, [pc, #100]	@ (80087f4 <HAL_UART_MspInit+0x84>)
 800878e:	4293      	cmp	r3, r2
 8008790:	d12b      	bne.n	80087ea <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8008792:	2300      	movs	r3, #0
 8008794:	613b      	str	r3, [r7, #16]
 8008796:	4b18      	ldr	r3, [pc, #96]	@ (80087f8 <HAL_UART_MspInit+0x88>)
 8008798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800879a:	4a17      	ldr	r2, [pc, #92]	@ (80087f8 <HAL_UART_MspInit+0x88>)
 800879c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80087a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80087a2:	4b15      	ldr	r3, [pc, #84]	@ (80087f8 <HAL_UART_MspInit+0x88>)
 80087a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087aa:	613b      	str	r3, [r7, #16]
 80087ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80087ae:	2300      	movs	r3, #0
 80087b0:	60fb      	str	r3, [r7, #12]
 80087b2:	4b11      	ldr	r3, [pc, #68]	@ (80087f8 <HAL_UART_MspInit+0x88>)
 80087b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087b6:	4a10      	ldr	r2, [pc, #64]	@ (80087f8 <HAL_UART_MspInit+0x88>)
 80087b8:	f043 0301 	orr.w	r3, r3, #1
 80087bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80087be:	4b0e      	ldr	r3, [pc, #56]	@ (80087f8 <HAL_UART_MspInit+0x88>)
 80087c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087c2:	f003 0301 	and.w	r3, r3, #1
 80087c6:	60fb      	str	r3, [r7, #12]
 80087c8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80087ca:	230c      	movs	r3, #12
 80087cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80087ce:	2302      	movs	r3, #2
 80087d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80087d2:	2300      	movs	r3, #0
 80087d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80087d6:	2303      	movs	r3, #3
 80087d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80087da:	2307      	movs	r3, #7
 80087dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80087de:	f107 0314 	add.w	r3, r7, #20
 80087e2:	4619      	mov	r1, r3
 80087e4:	4805      	ldr	r0, [pc, #20]	@ (80087fc <HAL_UART_MspInit+0x8c>)
 80087e6:	f000 f9f3 	bl	8008bd0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80087ea:	bf00      	nop
 80087ec:	3728      	adds	r7, #40	@ 0x28
 80087ee:	46bd      	mov	sp, r7
 80087f0:	bd80      	pop	{r7, pc}
 80087f2:	bf00      	nop
 80087f4:	40004400 	.word	0x40004400
 80087f8:	40023800 	.word	0x40023800
 80087fc:	40020000 	.word	0x40020000

08008800 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008800:	b480      	push	{r7}
 8008802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8008804:	bf00      	nop
 8008806:	e7fd      	b.n	8008804 <NMI_Handler+0x4>

08008808 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008808:	b480      	push	{r7}
 800880a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800880c:	bf00      	nop
 800880e:	e7fd      	b.n	800880c <HardFault_Handler+0x4>

08008810 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008810:	b480      	push	{r7}
 8008812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008814:	bf00      	nop
 8008816:	e7fd      	b.n	8008814 <MemManage_Handler+0x4>

08008818 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008818:	b480      	push	{r7}
 800881a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800881c:	bf00      	nop
 800881e:	e7fd      	b.n	800881c <BusFault_Handler+0x4>

08008820 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008820:	b480      	push	{r7}
 8008822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008824:	bf00      	nop
 8008826:	e7fd      	b.n	8008824 <UsageFault_Handler+0x4>

08008828 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008828:	b480      	push	{r7}
 800882a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800882c:	bf00      	nop
 800882e:	46bd      	mov	sp, r7
 8008830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008834:	4770      	bx	lr

08008836 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008836:	b480      	push	{r7}
 8008838:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800883a:	bf00      	nop
 800883c:	46bd      	mov	sp, r7
 800883e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008842:	4770      	bx	lr

08008844 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8008844:	b480      	push	{r7}
 8008846:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008848:	bf00      	nop
 800884a:	46bd      	mov	sp, r7
 800884c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008850:	4770      	bx	lr

08008852 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008852:	b580      	push	{r7, lr}
 8008854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008856:	f000 f891 	bl	800897c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800885a:	bf00      	nop
 800885c:	bd80      	pop	{r7, pc}
	...

08008860 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008860:	b480      	push	{r7}
 8008862:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008864:	4b06      	ldr	r3, [pc, #24]	@ (8008880 <SystemInit+0x20>)
 8008866:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800886a:	4a05      	ldr	r2, [pc, #20]	@ (8008880 <SystemInit+0x20>)
 800886c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008870:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8008874:	bf00      	nop
 8008876:	46bd      	mov	sp, r7
 8008878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887c:	4770      	bx	lr
 800887e:	bf00      	nop
 8008880:	e000ed00 	.word	0xe000ed00

08008884 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8008884:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80088bc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8008888:	f7ff ffea 	bl	8008860 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800888c:	480c      	ldr	r0, [pc, #48]	@ (80088c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800888e:	490d      	ldr	r1, [pc, #52]	@ (80088c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8008890:	4a0d      	ldr	r2, [pc, #52]	@ (80088c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8008892:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008894:	e002      	b.n	800889c <LoopCopyDataInit>

08008896 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008896:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008898:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800889a:	3304      	adds	r3, #4

0800889c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800889c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800889e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80088a0:	d3f9      	bcc.n	8008896 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80088a2:	4a0a      	ldr	r2, [pc, #40]	@ (80088cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80088a4:	4c0a      	ldr	r4, [pc, #40]	@ (80088d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80088a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80088a8:	e001      	b.n	80088ae <LoopFillZerobss>

080088aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80088aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80088ac:	3204      	adds	r2, #4

080088ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80088ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80088b0:	d3fb      	bcc.n	80088aa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80088b2:	f001 fb69 	bl	8009f88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80088b6:	f7ff fe3b 	bl	8008530 <main>
  bx  lr    
 80088ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80088bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80088c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80088c4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80088c8:	0800a010 	.word	0x0800a010
  ldr r2, =_sbss
 80088cc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80088d0:	20000074 	.word	0x20000074

080088d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80088d4:	e7fe      	b.n	80088d4 <ADC_IRQHandler>
	...

080088d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80088dc:	4b0e      	ldr	r3, [pc, #56]	@ (8008918 <HAL_Init+0x40>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	4a0d      	ldr	r2, [pc, #52]	@ (8008918 <HAL_Init+0x40>)
 80088e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80088e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80088e8:	4b0b      	ldr	r3, [pc, #44]	@ (8008918 <HAL_Init+0x40>)
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	4a0a      	ldr	r2, [pc, #40]	@ (8008918 <HAL_Init+0x40>)
 80088ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80088f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80088f4:	4b08      	ldr	r3, [pc, #32]	@ (8008918 <HAL_Init+0x40>)
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	4a07      	ldr	r2, [pc, #28]	@ (8008918 <HAL_Init+0x40>)
 80088fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80088fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008900:	2003      	movs	r0, #3
 8008902:	f000 f931 	bl	8008b68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8008906:	200f      	movs	r0, #15
 8008908:	f000 f808 	bl	800891c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800890c:	f7ff ff08 	bl	8008720 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8008910:	2300      	movs	r3, #0
}
 8008912:	4618      	mov	r0, r3
 8008914:	bd80      	pop	{r7, pc}
 8008916:	bf00      	nop
 8008918:	40023c00 	.word	0x40023c00

0800891c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b082      	sub	sp, #8
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8008924:	4b12      	ldr	r3, [pc, #72]	@ (8008970 <HAL_InitTick+0x54>)
 8008926:	681a      	ldr	r2, [r3, #0]
 8008928:	4b12      	ldr	r3, [pc, #72]	@ (8008974 <HAL_InitTick+0x58>)
 800892a:	781b      	ldrb	r3, [r3, #0]
 800892c:	4619      	mov	r1, r3
 800892e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008932:	fbb3 f3f1 	udiv	r3, r3, r1
 8008936:	fbb2 f3f3 	udiv	r3, r2, r3
 800893a:	4618      	mov	r0, r3
 800893c:	f000 f93b 	bl	8008bb6 <HAL_SYSTICK_Config>
 8008940:	4603      	mov	r3, r0
 8008942:	2b00      	cmp	r3, #0
 8008944:	d001      	beq.n	800894a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8008946:	2301      	movs	r3, #1
 8008948:	e00e      	b.n	8008968 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2b0f      	cmp	r3, #15
 800894e:	d80a      	bhi.n	8008966 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008950:	2200      	movs	r2, #0
 8008952:	6879      	ldr	r1, [r7, #4]
 8008954:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008958:	f000 f911 	bl	8008b7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800895c:	4a06      	ldr	r2, [pc, #24]	@ (8008978 <HAL_InitTick+0x5c>)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8008962:	2300      	movs	r3, #0
 8008964:	e000      	b.n	8008968 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8008966:	2301      	movs	r3, #1
}
 8008968:	4618      	mov	r0, r3
 800896a:	3708      	adds	r7, #8
 800896c:	46bd      	mov	sp, r7
 800896e:	bd80      	pop	{r7, pc}
 8008970:	20000000 	.word	0x20000000
 8008974:	20000008 	.word	0x20000008
 8008978:	20000004 	.word	0x20000004

0800897c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800897c:	b480      	push	{r7}
 800897e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008980:	4b06      	ldr	r3, [pc, #24]	@ (800899c <HAL_IncTick+0x20>)
 8008982:	781b      	ldrb	r3, [r3, #0]
 8008984:	461a      	mov	r2, r3
 8008986:	4b06      	ldr	r3, [pc, #24]	@ (80089a0 <HAL_IncTick+0x24>)
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4413      	add	r3, r2
 800898c:	4a04      	ldr	r2, [pc, #16]	@ (80089a0 <HAL_IncTick+0x24>)
 800898e:	6013      	str	r3, [r2, #0]
}
 8008990:	bf00      	nop
 8008992:	46bd      	mov	sp, r7
 8008994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008998:	4770      	bx	lr
 800899a:	bf00      	nop
 800899c:	20000008 	.word	0x20000008
 80089a0:	20000070 	.word	0x20000070

080089a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80089a4:	b480      	push	{r7}
 80089a6:	af00      	add	r7, sp, #0
  return uwTick;
 80089a8:	4b03      	ldr	r3, [pc, #12]	@ (80089b8 <HAL_GetTick+0x14>)
 80089aa:	681b      	ldr	r3, [r3, #0]
}
 80089ac:	4618      	mov	r0, r3
 80089ae:	46bd      	mov	sp, r7
 80089b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b4:	4770      	bx	lr
 80089b6:	bf00      	nop
 80089b8:	20000070 	.word	0x20000070

080089bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b084      	sub	sp, #16
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80089c4:	f7ff ffee 	bl	80089a4 <HAL_GetTick>
 80089c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80089d4:	d005      	beq.n	80089e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80089d6:	4b0a      	ldr	r3, [pc, #40]	@ (8008a00 <HAL_Delay+0x44>)
 80089d8:	781b      	ldrb	r3, [r3, #0]
 80089da:	461a      	mov	r2, r3
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	4413      	add	r3, r2
 80089e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80089e2:	bf00      	nop
 80089e4:	f7ff ffde 	bl	80089a4 <HAL_GetTick>
 80089e8:	4602      	mov	r2, r0
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	1ad3      	subs	r3, r2, r3
 80089ee:	68fa      	ldr	r2, [r7, #12]
 80089f0:	429a      	cmp	r2, r3
 80089f2:	d8f7      	bhi.n	80089e4 <HAL_Delay+0x28>
  {
  }
}
 80089f4:	bf00      	nop
 80089f6:	bf00      	nop
 80089f8:	3710      	adds	r7, #16
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bd80      	pop	{r7, pc}
 80089fe:	bf00      	nop
 8008a00:	20000008 	.word	0x20000008

08008a04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008a04:	b480      	push	{r7}
 8008a06:	b085      	sub	sp, #20
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	f003 0307 	and.w	r3, r3, #7
 8008a12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008a14:	4b0c      	ldr	r3, [pc, #48]	@ (8008a48 <__NVIC_SetPriorityGrouping+0x44>)
 8008a16:	68db      	ldr	r3, [r3, #12]
 8008a18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008a1a:	68ba      	ldr	r2, [r7, #8]
 8008a1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8008a20:	4013      	ands	r3, r2
 8008a22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008a28:	68bb      	ldr	r3, [r7, #8]
 8008a2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008a2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8008a30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008a34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008a36:	4a04      	ldr	r2, [pc, #16]	@ (8008a48 <__NVIC_SetPriorityGrouping+0x44>)
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	60d3      	str	r3, [r2, #12]
}
 8008a3c:	bf00      	nop
 8008a3e:	3714      	adds	r7, #20
 8008a40:	46bd      	mov	sp, r7
 8008a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a46:	4770      	bx	lr
 8008a48:	e000ed00 	.word	0xe000ed00

08008a4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008a50:	4b04      	ldr	r3, [pc, #16]	@ (8008a64 <__NVIC_GetPriorityGrouping+0x18>)
 8008a52:	68db      	ldr	r3, [r3, #12]
 8008a54:	0a1b      	lsrs	r3, r3, #8
 8008a56:	f003 0307 	and.w	r3, r3, #7
}
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a62:	4770      	bx	lr
 8008a64:	e000ed00 	.word	0xe000ed00

08008a68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008a68:	b480      	push	{r7}
 8008a6a:	b083      	sub	sp, #12
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	4603      	mov	r3, r0
 8008a70:	6039      	str	r1, [r7, #0]
 8008a72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	db0a      	blt.n	8008a92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	b2da      	uxtb	r2, r3
 8008a80:	490c      	ldr	r1, [pc, #48]	@ (8008ab4 <__NVIC_SetPriority+0x4c>)
 8008a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a86:	0112      	lsls	r2, r2, #4
 8008a88:	b2d2      	uxtb	r2, r2
 8008a8a:	440b      	add	r3, r1
 8008a8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008a90:	e00a      	b.n	8008aa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	b2da      	uxtb	r2, r3
 8008a96:	4908      	ldr	r1, [pc, #32]	@ (8008ab8 <__NVIC_SetPriority+0x50>)
 8008a98:	79fb      	ldrb	r3, [r7, #7]
 8008a9a:	f003 030f 	and.w	r3, r3, #15
 8008a9e:	3b04      	subs	r3, #4
 8008aa0:	0112      	lsls	r2, r2, #4
 8008aa2:	b2d2      	uxtb	r2, r2
 8008aa4:	440b      	add	r3, r1
 8008aa6:	761a      	strb	r2, [r3, #24]
}
 8008aa8:	bf00      	nop
 8008aaa:	370c      	adds	r7, #12
 8008aac:	46bd      	mov	sp, r7
 8008aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab2:	4770      	bx	lr
 8008ab4:	e000e100 	.word	0xe000e100
 8008ab8:	e000ed00 	.word	0xe000ed00

08008abc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008abc:	b480      	push	{r7}
 8008abe:	b089      	sub	sp, #36	@ 0x24
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	60f8      	str	r0, [r7, #12]
 8008ac4:	60b9      	str	r1, [r7, #8]
 8008ac6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	f003 0307 	and.w	r3, r3, #7
 8008ace:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008ad0:	69fb      	ldr	r3, [r7, #28]
 8008ad2:	f1c3 0307 	rsb	r3, r3, #7
 8008ad6:	2b04      	cmp	r3, #4
 8008ad8:	bf28      	it	cs
 8008ada:	2304      	movcs	r3, #4
 8008adc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008ade:	69fb      	ldr	r3, [r7, #28]
 8008ae0:	3304      	adds	r3, #4
 8008ae2:	2b06      	cmp	r3, #6
 8008ae4:	d902      	bls.n	8008aec <NVIC_EncodePriority+0x30>
 8008ae6:	69fb      	ldr	r3, [r7, #28]
 8008ae8:	3b03      	subs	r3, #3
 8008aea:	e000      	b.n	8008aee <NVIC_EncodePriority+0x32>
 8008aec:	2300      	movs	r3, #0
 8008aee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008af0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008af4:	69bb      	ldr	r3, [r7, #24]
 8008af6:	fa02 f303 	lsl.w	r3, r2, r3
 8008afa:	43da      	mvns	r2, r3
 8008afc:	68bb      	ldr	r3, [r7, #8]
 8008afe:	401a      	ands	r2, r3
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008b04:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8008b08:	697b      	ldr	r3, [r7, #20]
 8008b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8008b0e:	43d9      	mvns	r1, r3
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008b14:	4313      	orrs	r3, r2
         );
}
 8008b16:	4618      	mov	r0, r3
 8008b18:	3724      	adds	r7, #36	@ 0x24
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b20:	4770      	bx	lr
	...

08008b24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b082      	sub	sp, #8
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	3b01      	subs	r3, #1
 8008b30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008b34:	d301      	bcc.n	8008b3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008b36:	2301      	movs	r3, #1
 8008b38:	e00f      	b.n	8008b5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008b3a:	4a0a      	ldr	r2, [pc, #40]	@ (8008b64 <SysTick_Config+0x40>)
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	3b01      	subs	r3, #1
 8008b40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008b42:	210f      	movs	r1, #15
 8008b44:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008b48:	f7ff ff8e 	bl	8008a68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008b4c:	4b05      	ldr	r3, [pc, #20]	@ (8008b64 <SysTick_Config+0x40>)
 8008b4e:	2200      	movs	r2, #0
 8008b50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008b52:	4b04      	ldr	r3, [pc, #16]	@ (8008b64 <SysTick_Config+0x40>)
 8008b54:	2207      	movs	r2, #7
 8008b56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008b58:	2300      	movs	r3, #0
}
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	3708      	adds	r7, #8
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	bd80      	pop	{r7, pc}
 8008b62:	bf00      	nop
 8008b64:	e000e010 	.word	0xe000e010

08008b68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b082      	sub	sp, #8
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f7ff ff47 	bl	8008a04 <__NVIC_SetPriorityGrouping>
}
 8008b76:	bf00      	nop
 8008b78:	3708      	adds	r7, #8
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}

08008b7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008b7e:	b580      	push	{r7, lr}
 8008b80:	b086      	sub	sp, #24
 8008b82:	af00      	add	r7, sp, #0
 8008b84:	4603      	mov	r3, r0
 8008b86:	60b9      	str	r1, [r7, #8]
 8008b88:	607a      	str	r2, [r7, #4]
 8008b8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008b90:	f7ff ff5c 	bl	8008a4c <__NVIC_GetPriorityGrouping>
 8008b94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008b96:	687a      	ldr	r2, [r7, #4]
 8008b98:	68b9      	ldr	r1, [r7, #8]
 8008b9a:	6978      	ldr	r0, [r7, #20]
 8008b9c:	f7ff ff8e 	bl	8008abc <NVIC_EncodePriority>
 8008ba0:	4602      	mov	r2, r0
 8008ba2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008ba6:	4611      	mov	r1, r2
 8008ba8:	4618      	mov	r0, r3
 8008baa:	f7ff ff5d 	bl	8008a68 <__NVIC_SetPriority>
}
 8008bae:	bf00      	nop
 8008bb0:	3718      	adds	r7, #24
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bd80      	pop	{r7, pc}

08008bb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008bb6:	b580      	push	{r7, lr}
 8008bb8:	b082      	sub	sp, #8
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008bbe:	6878      	ldr	r0, [r7, #4]
 8008bc0:	f7ff ffb0 	bl	8008b24 <SysTick_Config>
 8008bc4:	4603      	mov	r3, r0
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	3708      	adds	r7, #8
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bd80      	pop	{r7, pc}
	...

08008bd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b089      	sub	sp, #36	@ 0x24
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
 8008bd8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008bda:	2300      	movs	r3, #0
 8008bdc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008bde:	2300      	movs	r3, #0
 8008be0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008be2:	2300      	movs	r3, #0
 8008be4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008be6:	2300      	movs	r3, #0
 8008be8:	61fb      	str	r3, [r7, #28]
 8008bea:	e165      	b.n	8008eb8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008bec:	2201      	movs	r2, #1
 8008bee:	69fb      	ldr	r3, [r7, #28]
 8008bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8008bf4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	697a      	ldr	r2, [r7, #20]
 8008bfc:	4013      	ands	r3, r2
 8008bfe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008c00:	693a      	ldr	r2, [r7, #16]
 8008c02:	697b      	ldr	r3, [r7, #20]
 8008c04:	429a      	cmp	r2, r3
 8008c06:	f040 8154 	bne.w	8008eb2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	685b      	ldr	r3, [r3, #4]
 8008c0e:	f003 0303 	and.w	r3, r3, #3
 8008c12:	2b01      	cmp	r3, #1
 8008c14:	d005      	beq.n	8008c22 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008c16:	683b      	ldr	r3, [r7, #0]
 8008c18:	685b      	ldr	r3, [r3, #4]
 8008c1a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008c1e:	2b02      	cmp	r3, #2
 8008c20:	d130      	bne.n	8008c84 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	689b      	ldr	r3, [r3, #8]
 8008c26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008c28:	69fb      	ldr	r3, [r7, #28]
 8008c2a:	005b      	lsls	r3, r3, #1
 8008c2c:	2203      	movs	r2, #3
 8008c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8008c32:	43db      	mvns	r3, r3
 8008c34:	69ba      	ldr	r2, [r7, #24]
 8008c36:	4013      	ands	r3, r2
 8008c38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	68da      	ldr	r2, [r3, #12]
 8008c3e:	69fb      	ldr	r3, [r7, #28]
 8008c40:	005b      	lsls	r3, r3, #1
 8008c42:	fa02 f303 	lsl.w	r3, r2, r3
 8008c46:	69ba      	ldr	r2, [r7, #24]
 8008c48:	4313      	orrs	r3, r2
 8008c4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	69ba      	ldr	r2, [r7, #24]
 8008c50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	685b      	ldr	r3, [r3, #4]
 8008c56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008c58:	2201      	movs	r2, #1
 8008c5a:	69fb      	ldr	r3, [r7, #28]
 8008c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8008c60:	43db      	mvns	r3, r3
 8008c62:	69ba      	ldr	r2, [r7, #24]
 8008c64:	4013      	ands	r3, r2
 8008c66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008c68:	683b      	ldr	r3, [r7, #0]
 8008c6a:	685b      	ldr	r3, [r3, #4]
 8008c6c:	091b      	lsrs	r3, r3, #4
 8008c6e:	f003 0201 	and.w	r2, r3, #1
 8008c72:	69fb      	ldr	r3, [r7, #28]
 8008c74:	fa02 f303 	lsl.w	r3, r2, r3
 8008c78:	69ba      	ldr	r2, [r7, #24]
 8008c7a:	4313      	orrs	r3, r2
 8008c7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	69ba      	ldr	r2, [r7, #24]
 8008c82:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	685b      	ldr	r3, [r3, #4]
 8008c88:	f003 0303 	and.w	r3, r3, #3
 8008c8c:	2b03      	cmp	r3, #3
 8008c8e:	d017      	beq.n	8008cc0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	68db      	ldr	r3, [r3, #12]
 8008c94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008c96:	69fb      	ldr	r3, [r7, #28]
 8008c98:	005b      	lsls	r3, r3, #1
 8008c9a:	2203      	movs	r2, #3
 8008c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8008ca0:	43db      	mvns	r3, r3
 8008ca2:	69ba      	ldr	r2, [r7, #24]
 8008ca4:	4013      	ands	r3, r2
 8008ca6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	689a      	ldr	r2, [r3, #8]
 8008cac:	69fb      	ldr	r3, [r7, #28]
 8008cae:	005b      	lsls	r3, r3, #1
 8008cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8008cb4:	69ba      	ldr	r2, [r7, #24]
 8008cb6:	4313      	orrs	r3, r2
 8008cb8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	69ba      	ldr	r2, [r7, #24]
 8008cbe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008cc0:	683b      	ldr	r3, [r7, #0]
 8008cc2:	685b      	ldr	r3, [r3, #4]
 8008cc4:	f003 0303 	and.w	r3, r3, #3
 8008cc8:	2b02      	cmp	r3, #2
 8008cca:	d123      	bne.n	8008d14 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008ccc:	69fb      	ldr	r3, [r7, #28]
 8008cce:	08da      	lsrs	r2, r3, #3
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	3208      	adds	r2, #8
 8008cd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008cda:	69fb      	ldr	r3, [r7, #28]
 8008cdc:	f003 0307 	and.w	r3, r3, #7
 8008ce0:	009b      	lsls	r3, r3, #2
 8008ce2:	220f      	movs	r2, #15
 8008ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ce8:	43db      	mvns	r3, r3
 8008cea:	69ba      	ldr	r2, [r7, #24]
 8008cec:	4013      	ands	r3, r2
 8008cee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008cf0:	683b      	ldr	r3, [r7, #0]
 8008cf2:	691a      	ldr	r2, [r3, #16]
 8008cf4:	69fb      	ldr	r3, [r7, #28]
 8008cf6:	f003 0307 	and.w	r3, r3, #7
 8008cfa:	009b      	lsls	r3, r3, #2
 8008cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8008d00:	69ba      	ldr	r2, [r7, #24]
 8008d02:	4313      	orrs	r3, r2
 8008d04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008d06:	69fb      	ldr	r3, [r7, #28]
 8008d08:	08da      	lsrs	r2, r3, #3
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	3208      	adds	r2, #8
 8008d0e:	69b9      	ldr	r1, [r7, #24]
 8008d10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008d1a:	69fb      	ldr	r3, [r7, #28]
 8008d1c:	005b      	lsls	r3, r3, #1
 8008d1e:	2203      	movs	r2, #3
 8008d20:	fa02 f303 	lsl.w	r3, r2, r3
 8008d24:	43db      	mvns	r3, r3
 8008d26:	69ba      	ldr	r2, [r7, #24]
 8008d28:	4013      	ands	r3, r2
 8008d2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	685b      	ldr	r3, [r3, #4]
 8008d30:	f003 0203 	and.w	r2, r3, #3
 8008d34:	69fb      	ldr	r3, [r7, #28]
 8008d36:	005b      	lsls	r3, r3, #1
 8008d38:	fa02 f303 	lsl.w	r3, r2, r3
 8008d3c:	69ba      	ldr	r2, [r7, #24]
 8008d3e:	4313      	orrs	r3, r2
 8008d40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	69ba      	ldr	r2, [r7, #24]
 8008d46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	685b      	ldr	r3, [r3, #4]
 8008d4c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	f000 80ae 	beq.w	8008eb2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008d56:	2300      	movs	r3, #0
 8008d58:	60fb      	str	r3, [r7, #12]
 8008d5a:	4b5d      	ldr	r3, [pc, #372]	@ (8008ed0 <HAL_GPIO_Init+0x300>)
 8008d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d5e:	4a5c      	ldr	r2, [pc, #368]	@ (8008ed0 <HAL_GPIO_Init+0x300>)
 8008d60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008d64:	6453      	str	r3, [r2, #68]	@ 0x44
 8008d66:	4b5a      	ldr	r3, [pc, #360]	@ (8008ed0 <HAL_GPIO_Init+0x300>)
 8008d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008d6e:	60fb      	str	r3, [r7, #12]
 8008d70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008d72:	4a58      	ldr	r2, [pc, #352]	@ (8008ed4 <HAL_GPIO_Init+0x304>)
 8008d74:	69fb      	ldr	r3, [r7, #28]
 8008d76:	089b      	lsrs	r3, r3, #2
 8008d78:	3302      	adds	r3, #2
 8008d7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008d80:	69fb      	ldr	r3, [r7, #28]
 8008d82:	f003 0303 	and.w	r3, r3, #3
 8008d86:	009b      	lsls	r3, r3, #2
 8008d88:	220f      	movs	r2, #15
 8008d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8008d8e:	43db      	mvns	r3, r3
 8008d90:	69ba      	ldr	r2, [r7, #24]
 8008d92:	4013      	ands	r3, r2
 8008d94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	4a4f      	ldr	r2, [pc, #316]	@ (8008ed8 <HAL_GPIO_Init+0x308>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d025      	beq.n	8008dea <HAL_GPIO_Init+0x21a>
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	4a4e      	ldr	r2, [pc, #312]	@ (8008edc <HAL_GPIO_Init+0x30c>)
 8008da2:	4293      	cmp	r3, r2
 8008da4:	d01f      	beq.n	8008de6 <HAL_GPIO_Init+0x216>
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	4a4d      	ldr	r2, [pc, #308]	@ (8008ee0 <HAL_GPIO_Init+0x310>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d019      	beq.n	8008de2 <HAL_GPIO_Init+0x212>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	4a4c      	ldr	r2, [pc, #304]	@ (8008ee4 <HAL_GPIO_Init+0x314>)
 8008db2:	4293      	cmp	r3, r2
 8008db4:	d013      	beq.n	8008dde <HAL_GPIO_Init+0x20e>
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	4a4b      	ldr	r2, [pc, #300]	@ (8008ee8 <HAL_GPIO_Init+0x318>)
 8008dba:	4293      	cmp	r3, r2
 8008dbc:	d00d      	beq.n	8008dda <HAL_GPIO_Init+0x20a>
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	4a4a      	ldr	r2, [pc, #296]	@ (8008eec <HAL_GPIO_Init+0x31c>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d007      	beq.n	8008dd6 <HAL_GPIO_Init+0x206>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	4a49      	ldr	r2, [pc, #292]	@ (8008ef0 <HAL_GPIO_Init+0x320>)
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d101      	bne.n	8008dd2 <HAL_GPIO_Init+0x202>
 8008dce:	2306      	movs	r3, #6
 8008dd0:	e00c      	b.n	8008dec <HAL_GPIO_Init+0x21c>
 8008dd2:	2307      	movs	r3, #7
 8008dd4:	e00a      	b.n	8008dec <HAL_GPIO_Init+0x21c>
 8008dd6:	2305      	movs	r3, #5
 8008dd8:	e008      	b.n	8008dec <HAL_GPIO_Init+0x21c>
 8008dda:	2304      	movs	r3, #4
 8008ddc:	e006      	b.n	8008dec <HAL_GPIO_Init+0x21c>
 8008dde:	2303      	movs	r3, #3
 8008de0:	e004      	b.n	8008dec <HAL_GPIO_Init+0x21c>
 8008de2:	2302      	movs	r3, #2
 8008de4:	e002      	b.n	8008dec <HAL_GPIO_Init+0x21c>
 8008de6:	2301      	movs	r3, #1
 8008de8:	e000      	b.n	8008dec <HAL_GPIO_Init+0x21c>
 8008dea:	2300      	movs	r3, #0
 8008dec:	69fa      	ldr	r2, [r7, #28]
 8008dee:	f002 0203 	and.w	r2, r2, #3
 8008df2:	0092      	lsls	r2, r2, #2
 8008df4:	4093      	lsls	r3, r2
 8008df6:	69ba      	ldr	r2, [r7, #24]
 8008df8:	4313      	orrs	r3, r2
 8008dfa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008dfc:	4935      	ldr	r1, [pc, #212]	@ (8008ed4 <HAL_GPIO_Init+0x304>)
 8008dfe:	69fb      	ldr	r3, [r7, #28]
 8008e00:	089b      	lsrs	r3, r3, #2
 8008e02:	3302      	adds	r3, #2
 8008e04:	69ba      	ldr	r2, [r7, #24]
 8008e06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008e0a:	4b3a      	ldr	r3, [pc, #232]	@ (8008ef4 <HAL_GPIO_Init+0x324>)
 8008e0c:	689b      	ldr	r3, [r3, #8]
 8008e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008e10:	693b      	ldr	r3, [r7, #16]
 8008e12:	43db      	mvns	r3, r3
 8008e14:	69ba      	ldr	r2, [r7, #24]
 8008e16:	4013      	ands	r3, r2
 8008e18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	685b      	ldr	r3, [r3, #4]
 8008e1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d003      	beq.n	8008e2e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8008e26:	69ba      	ldr	r2, [r7, #24]
 8008e28:	693b      	ldr	r3, [r7, #16]
 8008e2a:	4313      	orrs	r3, r2
 8008e2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008e2e:	4a31      	ldr	r2, [pc, #196]	@ (8008ef4 <HAL_GPIO_Init+0x324>)
 8008e30:	69bb      	ldr	r3, [r7, #24]
 8008e32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008e34:	4b2f      	ldr	r3, [pc, #188]	@ (8008ef4 <HAL_GPIO_Init+0x324>)
 8008e36:	68db      	ldr	r3, [r3, #12]
 8008e38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008e3a:	693b      	ldr	r3, [r7, #16]
 8008e3c:	43db      	mvns	r3, r3
 8008e3e:	69ba      	ldr	r2, [r7, #24]
 8008e40:	4013      	ands	r3, r2
 8008e42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d003      	beq.n	8008e58 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8008e50:	69ba      	ldr	r2, [r7, #24]
 8008e52:	693b      	ldr	r3, [r7, #16]
 8008e54:	4313      	orrs	r3, r2
 8008e56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008e58:	4a26      	ldr	r2, [pc, #152]	@ (8008ef4 <HAL_GPIO_Init+0x324>)
 8008e5a:	69bb      	ldr	r3, [r7, #24]
 8008e5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8008e5e:	4b25      	ldr	r3, [pc, #148]	@ (8008ef4 <HAL_GPIO_Init+0x324>)
 8008e60:	685b      	ldr	r3, [r3, #4]
 8008e62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008e64:	693b      	ldr	r3, [r7, #16]
 8008e66:	43db      	mvns	r3, r3
 8008e68:	69ba      	ldr	r2, [r7, #24]
 8008e6a:	4013      	ands	r3, r2
 8008e6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	685b      	ldr	r3, [r3, #4]
 8008e72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d003      	beq.n	8008e82 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8008e7a:	69ba      	ldr	r2, [r7, #24]
 8008e7c:	693b      	ldr	r3, [r7, #16]
 8008e7e:	4313      	orrs	r3, r2
 8008e80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008e82:	4a1c      	ldr	r2, [pc, #112]	@ (8008ef4 <HAL_GPIO_Init+0x324>)
 8008e84:	69bb      	ldr	r3, [r7, #24]
 8008e86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008e88:	4b1a      	ldr	r3, [pc, #104]	@ (8008ef4 <HAL_GPIO_Init+0x324>)
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008e8e:	693b      	ldr	r3, [r7, #16]
 8008e90:	43db      	mvns	r3, r3
 8008e92:	69ba      	ldr	r2, [r7, #24]
 8008e94:	4013      	ands	r3, r2
 8008e96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	685b      	ldr	r3, [r3, #4]
 8008e9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d003      	beq.n	8008eac <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008ea4:	69ba      	ldr	r2, [r7, #24]
 8008ea6:	693b      	ldr	r3, [r7, #16]
 8008ea8:	4313      	orrs	r3, r2
 8008eaa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008eac:	4a11      	ldr	r2, [pc, #68]	@ (8008ef4 <HAL_GPIO_Init+0x324>)
 8008eae:	69bb      	ldr	r3, [r7, #24]
 8008eb0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008eb2:	69fb      	ldr	r3, [r7, #28]
 8008eb4:	3301      	adds	r3, #1
 8008eb6:	61fb      	str	r3, [r7, #28]
 8008eb8:	69fb      	ldr	r3, [r7, #28]
 8008eba:	2b0f      	cmp	r3, #15
 8008ebc:	f67f ae96 	bls.w	8008bec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008ec0:	bf00      	nop
 8008ec2:	bf00      	nop
 8008ec4:	3724      	adds	r7, #36	@ 0x24
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ecc:	4770      	bx	lr
 8008ece:	bf00      	nop
 8008ed0:	40023800 	.word	0x40023800
 8008ed4:	40013800 	.word	0x40013800
 8008ed8:	40020000 	.word	0x40020000
 8008edc:	40020400 	.word	0x40020400
 8008ee0:	40020800 	.word	0x40020800
 8008ee4:	40020c00 	.word	0x40020c00
 8008ee8:	40021000 	.word	0x40021000
 8008eec:	40021400 	.word	0x40021400
 8008ef0:	40021800 	.word	0x40021800
 8008ef4:	40013c00 	.word	0x40013c00

08008ef8 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008ef8:	b480      	push	{r7}
 8008efa:	b085      	sub	sp, #20
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
 8008f00:	460b      	mov	r3, r1
 8008f02:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	695b      	ldr	r3, [r3, #20]
 8008f08:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008f0a:	887a      	ldrh	r2, [r7, #2]
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	4013      	ands	r3, r2
 8008f10:	041a      	lsls	r2, r3, #16
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	43d9      	mvns	r1, r3
 8008f16:	887b      	ldrh	r3, [r7, #2]
 8008f18:	400b      	ands	r3, r1
 8008f1a:	431a      	orrs	r2, r3
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	619a      	str	r2, [r3, #24]
}
 8008f20:	bf00      	nop
 8008f22:	3714      	adds	r7, #20
 8008f24:	46bd      	mov	sp, r7
 8008f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2a:	4770      	bx	lr

08008f2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b084      	sub	sp, #16
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
 8008f34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d101      	bne.n	8008f40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	e0cc      	b.n	80090da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008f40:	4b68      	ldr	r3, [pc, #416]	@ (80090e4 <HAL_RCC_ClockConfig+0x1b8>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f003 030f 	and.w	r3, r3, #15
 8008f48:	683a      	ldr	r2, [r7, #0]
 8008f4a:	429a      	cmp	r2, r3
 8008f4c:	d90c      	bls.n	8008f68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008f4e:	4b65      	ldr	r3, [pc, #404]	@ (80090e4 <HAL_RCC_ClockConfig+0x1b8>)
 8008f50:	683a      	ldr	r2, [r7, #0]
 8008f52:	b2d2      	uxtb	r2, r2
 8008f54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008f56:	4b63      	ldr	r3, [pc, #396]	@ (80090e4 <HAL_RCC_ClockConfig+0x1b8>)
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f003 030f 	and.w	r3, r3, #15
 8008f5e:	683a      	ldr	r2, [r7, #0]
 8008f60:	429a      	cmp	r2, r3
 8008f62:	d001      	beq.n	8008f68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008f64:	2301      	movs	r3, #1
 8008f66:	e0b8      	b.n	80090da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	f003 0302 	and.w	r3, r3, #2
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d020      	beq.n	8008fb6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f003 0304 	and.w	r3, r3, #4
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d005      	beq.n	8008f8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008f80:	4b59      	ldr	r3, [pc, #356]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008f82:	689b      	ldr	r3, [r3, #8]
 8008f84:	4a58      	ldr	r2, [pc, #352]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008f86:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008f8a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f003 0308 	and.w	r3, r3, #8
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d005      	beq.n	8008fa4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008f98:	4b53      	ldr	r3, [pc, #332]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008f9a:	689b      	ldr	r3, [r3, #8]
 8008f9c:	4a52      	ldr	r2, [pc, #328]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008f9e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008fa2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008fa4:	4b50      	ldr	r3, [pc, #320]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008fa6:	689b      	ldr	r3, [r3, #8]
 8008fa8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	689b      	ldr	r3, [r3, #8]
 8008fb0:	494d      	ldr	r1, [pc, #308]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008fb2:	4313      	orrs	r3, r2
 8008fb4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f003 0301 	and.w	r3, r3, #1
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d044      	beq.n	800904c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	685b      	ldr	r3, [r3, #4]
 8008fc6:	2b01      	cmp	r3, #1
 8008fc8:	d107      	bne.n	8008fda <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008fca:	4b47      	ldr	r3, [pc, #284]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d119      	bne.n	800900a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	e07f      	b.n	80090da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	685b      	ldr	r3, [r3, #4]
 8008fde:	2b02      	cmp	r3, #2
 8008fe0:	d003      	beq.n	8008fea <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008fe6:	2b03      	cmp	r3, #3
 8008fe8:	d107      	bne.n	8008ffa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008fea:	4b3f      	ldr	r3, [pc, #252]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d109      	bne.n	800900a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	e06f      	b.n	80090da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008ffa:	4b3b      	ldr	r3, [pc, #236]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f003 0302 	and.w	r3, r3, #2
 8009002:	2b00      	cmp	r3, #0
 8009004:	d101      	bne.n	800900a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009006:	2301      	movs	r3, #1
 8009008:	e067      	b.n	80090da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800900a:	4b37      	ldr	r3, [pc, #220]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 800900c:	689b      	ldr	r3, [r3, #8]
 800900e:	f023 0203 	bic.w	r2, r3, #3
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	685b      	ldr	r3, [r3, #4]
 8009016:	4934      	ldr	r1, [pc, #208]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 8009018:	4313      	orrs	r3, r2
 800901a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800901c:	f7ff fcc2 	bl	80089a4 <HAL_GetTick>
 8009020:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009022:	e00a      	b.n	800903a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009024:	f7ff fcbe 	bl	80089a4 <HAL_GetTick>
 8009028:	4602      	mov	r2, r0
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	1ad3      	subs	r3, r2, r3
 800902e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009032:	4293      	cmp	r3, r2
 8009034:	d901      	bls.n	800903a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009036:	2303      	movs	r3, #3
 8009038:	e04f      	b.n	80090da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800903a:	4b2b      	ldr	r3, [pc, #172]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 800903c:	689b      	ldr	r3, [r3, #8]
 800903e:	f003 020c 	and.w	r2, r3, #12
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	685b      	ldr	r3, [r3, #4]
 8009046:	009b      	lsls	r3, r3, #2
 8009048:	429a      	cmp	r2, r3
 800904a:	d1eb      	bne.n	8009024 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800904c:	4b25      	ldr	r3, [pc, #148]	@ (80090e4 <HAL_RCC_ClockConfig+0x1b8>)
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	f003 030f 	and.w	r3, r3, #15
 8009054:	683a      	ldr	r2, [r7, #0]
 8009056:	429a      	cmp	r2, r3
 8009058:	d20c      	bcs.n	8009074 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800905a:	4b22      	ldr	r3, [pc, #136]	@ (80090e4 <HAL_RCC_ClockConfig+0x1b8>)
 800905c:	683a      	ldr	r2, [r7, #0]
 800905e:	b2d2      	uxtb	r2, r2
 8009060:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009062:	4b20      	ldr	r3, [pc, #128]	@ (80090e4 <HAL_RCC_ClockConfig+0x1b8>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	f003 030f 	and.w	r3, r3, #15
 800906a:	683a      	ldr	r2, [r7, #0]
 800906c:	429a      	cmp	r2, r3
 800906e:	d001      	beq.n	8009074 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009070:	2301      	movs	r3, #1
 8009072:	e032      	b.n	80090da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	f003 0304 	and.w	r3, r3, #4
 800907c:	2b00      	cmp	r3, #0
 800907e:	d008      	beq.n	8009092 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009080:	4b19      	ldr	r3, [pc, #100]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 8009082:	689b      	ldr	r3, [r3, #8]
 8009084:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	68db      	ldr	r3, [r3, #12]
 800908c:	4916      	ldr	r1, [pc, #88]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 800908e:	4313      	orrs	r3, r2
 8009090:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f003 0308 	and.w	r3, r3, #8
 800909a:	2b00      	cmp	r3, #0
 800909c:	d009      	beq.n	80090b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800909e:	4b12      	ldr	r3, [pc, #72]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 80090a0:	689b      	ldr	r3, [r3, #8]
 80090a2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	691b      	ldr	r3, [r3, #16]
 80090aa:	00db      	lsls	r3, r3, #3
 80090ac:	490e      	ldr	r1, [pc, #56]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 80090ae:	4313      	orrs	r3, r2
 80090b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80090b2:	f000 f855 	bl	8009160 <HAL_RCC_GetSysClockFreq>
 80090b6:	4602      	mov	r2, r0
 80090b8:	4b0b      	ldr	r3, [pc, #44]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 80090ba:	689b      	ldr	r3, [r3, #8]
 80090bc:	091b      	lsrs	r3, r3, #4
 80090be:	f003 030f 	and.w	r3, r3, #15
 80090c2:	490a      	ldr	r1, [pc, #40]	@ (80090ec <HAL_RCC_ClockConfig+0x1c0>)
 80090c4:	5ccb      	ldrb	r3, [r1, r3]
 80090c6:	fa22 f303 	lsr.w	r3, r2, r3
 80090ca:	4a09      	ldr	r2, [pc, #36]	@ (80090f0 <HAL_RCC_ClockConfig+0x1c4>)
 80090cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80090ce:	4b09      	ldr	r3, [pc, #36]	@ (80090f4 <HAL_RCC_ClockConfig+0x1c8>)
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	4618      	mov	r0, r3
 80090d4:	f7ff fc22 	bl	800891c <HAL_InitTick>

  return HAL_OK;
 80090d8:	2300      	movs	r3, #0
}
 80090da:	4618      	mov	r0, r3
 80090dc:	3710      	adds	r7, #16
 80090de:	46bd      	mov	sp, r7
 80090e0:	bd80      	pop	{r7, pc}
 80090e2:	bf00      	nop
 80090e4:	40023c00 	.word	0x40023c00
 80090e8:	40023800 	.word	0x40023800
 80090ec:	08009fe8 	.word	0x08009fe8
 80090f0:	20000000 	.word	0x20000000
 80090f4:	20000004 	.word	0x20000004

080090f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80090f8:	b480      	push	{r7}
 80090fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80090fc:	4b03      	ldr	r3, [pc, #12]	@ (800910c <HAL_RCC_GetHCLKFreq+0x14>)
 80090fe:	681b      	ldr	r3, [r3, #0]
}
 8009100:	4618      	mov	r0, r3
 8009102:	46bd      	mov	sp, r7
 8009104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009108:	4770      	bx	lr
 800910a:	bf00      	nop
 800910c:	20000000 	.word	0x20000000

08009110 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009114:	f7ff fff0 	bl	80090f8 <HAL_RCC_GetHCLKFreq>
 8009118:	4602      	mov	r2, r0
 800911a:	4b05      	ldr	r3, [pc, #20]	@ (8009130 <HAL_RCC_GetPCLK1Freq+0x20>)
 800911c:	689b      	ldr	r3, [r3, #8]
 800911e:	0a9b      	lsrs	r3, r3, #10
 8009120:	f003 0307 	and.w	r3, r3, #7
 8009124:	4903      	ldr	r1, [pc, #12]	@ (8009134 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009126:	5ccb      	ldrb	r3, [r1, r3]
 8009128:	fa22 f303 	lsr.w	r3, r2, r3
}
 800912c:	4618      	mov	r0, r3
 800912e:	bd80      	pop	{r7, pc}
 8009130:	40023800 	.word	0x40023800
 8009134:	08009ff8 	.word	0x08009ff8

08009138 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009138:	b580      	push	{r7, lr}
 800913a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800913c:	f7ff ffdc 	bl	80090f8 <HAL_RCC_GetHCLKFreq>
 8009140:	4602      	mov	r2, r0
 8009142:	4b05      	ldr	r3, [pc, #20]	@ (8009158 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009144:	689b      	ldr	r3, [r3, #8]
 8009146:	0b5b      	lsrs	r3, r3, #13
 8009148:	f003 0307 	and.w	r3, r3, #7
 800914c:	4903      	ldr	r1, [pc, #12]	@ (800915c <HAL_RCC_GetPCLK2Freq+0x24>)
 800914e:	5ccb      	ldrb	r3, [r1, r3]
 8009150:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009154:	4618      	mov	r0, r3
 8009156:	bd80      	pop	{r7, pc}
 8009158:	40023800 	.word	0x40023800
 800915c:	08009ff8 	.word	0x08009ff8

08009160 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009160:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009164:	b0a6      	sub	sp, #152	@ 0x98
 8009166:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8009168:	2300      	movs	r3, #0
 800916a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 800916e:	2300      	movs	r3, #0
 8009170:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8009174:	2300      	movs	r3, #0
 8009176:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 800917a:	2300      	movs	r3, #0
 800917c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8009180:	2300      	movs	r3, #0
 8009182:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009186:	4bc8      	ldr	r3, [pc, #800]	@ (80094a8 <HAL_RCC_GetSysClockFreq+0x348>)
 8009188:	689b      	ldr	r3, [r3, #8]
 800918a:	f003 030c 	and.w	r3, r3, #12
 800918e:	2b0c      	cmp	r3, #12
 8009190:	f200 817e 	bhi.w	8009490 <HAL_RCC_GetSysClockFreq+0x330>
 8009194:	a201      	add	r2, pc, #4	@ (adr r2, 800919c <HAL_RCC_GetSysClockFreq+0x3c>)
 8009196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800919a:	bf00      	nop
 800919c:	080091d1 	.word	0x080091d1
 80091a0:	08009491 	.word	0x08009491
 80091a4:	08009491 	.word	0x08009491
 80091a8:	08009491 	.word	0x08009491
 80091ac:	080091d9 	.word	0x080091d9
 80091b0:	08009491 	.word	0x08009491
 80091b4:	08009491 	.word	0x08009491
 80091b8:	08009491 	.word	0x08009491
 80091bc:	080091e1 	.word	0x080091e1
 80091c0:	08009491 	.word	0x08009491
 80091c4:	08009491 	.word	0x08009491
 80091c8:	08009491 	.word	0x08009491
 80091cc:	0800934b 	.word	0x0800934b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80091d0:	4bb6      	ldr	r3, [pc, #728]	@ (80094ac <HAL_RCC_GetSysClockFreq+0x34c>)
 80091d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80091d6:	e15f      	b.n	8009498 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80091d8:	4bb5      	ldr	r3, [pc, #724]	@ (80094b0 <HAL_RCC_GetSysClockFreq+0x350>)
 80091da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80091de:	e15b      	b.n	8009498 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80091e0:	4bb1      	ldr	r3, [pc, #708]	@ (80094a8 <HAL_RCC_GetSysClockFreq+0x348>)
 80091e2:	685b      	ldr	r3, [r3, #4]
 80091e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80091e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80091ec:	4bae      	ldr	r3, [pc, #696]	@ (80094a8 <HAL_RCC_GetSysClockFreq+0x348>)
 80091ee:	685b      	ldr	r3, [r3, #4]
 80091f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d031      	beq.n	800925c <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80091f8:	4bab      	ldr	r3, [pc, #684]	@ (80094a8 <HAL_RCC_GetSysClockFreq+0x348>)
 80091fa:	685b      	ldr	r3, [r3, #4]
 80091fc:	099b      	lsrs	r3, r3, #6
 80091fe:	2200      	movs	r2, #0
 8009200:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009202:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009204:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009206:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800920a:	663b      	str	r3, [r7, #96]	@ 0x60
 800920c:	2300      	movs	r3, #0
 800920e:	667b      	str	r3, [r7, #100]	@ 0x64
 8009210:	4ba7      	ldr	r3, [pc, #668]	@ (80094b0 <HAL_RCC_GetSysClockFreq+0x350>)
 8009212:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8009216:	462a      	mov	r2, r5
 8009218:	fb03 f202 	mul.w	r2, r3, r2
 800921c:	2300      	movs	r3, #0
 800921e:	4621      	mov	r1, r4
 8009220:	fb01 f303 	mul.w	r3, r1, r3
 8009224:	4413      	add	r3, r2
 8009226:	4aa2      	ldr	r2, [pc, #648]	@ (80094b0 <HAL_RCC_GetSysClockFreq+0x350>)
 8009228:	4621      	mov	r1, r4
 800922a:	fba1 1202 	umull	r1, r2, r1, r2
 800922e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009230:	460a      	mov	r2, r1
 8009232:	67ba      	str	r2, [r7, #120]	@ 0x78
 8009234:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009236:	4413      	add	r3, r2
 8009238:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800923a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800923e:	2200      	movs	r2, #0
 8009240:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009242:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8009244:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009248:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800924c:	f7fe ffda 	bl	8008204 <__aeabi_uldivmod>
 8009250:	4602      	mov	r2, r0
 8009252:	460b      	mov	r3, r1
 8009254:	4613      	mov	r3, r2
 8009256:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800925a:	e064      	b.n	8009326 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800925c:	4b92      	ldr	r3, [pc, #584]	@ (80094a8 <HAL_RCC_GetSysClockFreq+0x348>)
 800925e:	685b      	ldr	r3, [r3, #4]
 8009260:	099b      	lsrs	r3, r3, #6
 8009262:	2200      	movs	r2, #0
 8009264:	653b      	str	r3, [r7, #80]	@ 0x50
 8009266:	657a      	str	r2, [r7, #84]	@ 0x54
 8009268:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800926a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800926e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009270:	2300      	movs	r3, #0
 8009272:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009274:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8009278:	4622      	mov	r2, r4
 800927a:	462b      	mov	r3, r5
 800927c:	f04f 0000 	mov.w	r0, #0
 8009280:	f04f 0100 	mov.w	r1, #0
 8009284:	0159      	lsls	r1, r3, #5
 8009286:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800928a:	0150      	lsls	r0, r2, #5
 800928c:	4602      	mov	r2, r0
 800928e:	460b      	mov	r3, r1
 8009290:	4621      	mov	r1, r4
 8009292:	1a51      	subs	r1, r2, r1
 8009294:	6139      	str	r1, [r7, #16]
 8009296:	4629      	mov	r1, r5
 8009298:	eb63 0301 	sbc.w	r3, r3, r1
 800929c:	617b      	str	r3, [r7, #20]
 800929e:	f04f 0200 	mov.w	r2, #0
 80092a2:	f04f 0300 	mov.w	r3, #0
 80092a6:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80092aa:	4659      	mov	r1, fp
 80092ac:	018b      	lsls	r3, r1, #6
 80092ae:	4651      	mov	r1, sl
 80092b0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80092b4:	4651      	mov	r1, sl
 80092b6:	018a      	lsls	r2, r1, #6
 80092b8:	4651      	mov	r1, sl
 80092ba:	ebb2 0801 	subs.w	r8, r2, r1
 80092be:	4659      	mov	r1, fp
 80092c0:	eb63 0901 	sbc.w	r9, r3, r1
 80092c4:	f04f 0200 	mov.w	r2, #0
 80092c8:	f04f 0300 	mov.w	r3, #0
 80092cc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80092d0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80092d4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80092d8:	4690      	mov	r8, r2
 80092da:	4699      	mov	r9, r3
 80092dc:	4623      	mov	r3, r4
 80092de:	eb18 0303 	adds.w	r3, r8, r3
 80092e2:	60bb      	str	r3, [r7, #8]
 80092e4:	462b      	mov	r3, r5
 80092e6:	eb49 0303 	adc.w	r3, r9, r3
 80092ea:	60fb      	str	r3, [r7, #12]
 80092ec:	f04f 0200 	mov.w	r2, #0
 80092f0:	f04f 0300 	mov.w	r3, #0
 80092f4:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80092f8:	4629      	mov	r1, r5
 80092fa:	028b      	lsls	r3, r1, #10
 80092fc:	4621      	mov	r1, r4
 80092fe:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009302:	4621      	mov	r1, r4
 8009304:	028a      	lsls	r2, r1, #10
 8009306:	4610      	mov	r0, r2
 8009308:	4619      	mov	r1, r3
 800930a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800930e:	2200      	movs	r2, #0
 8009310:	643b      	str	r3, [r7, #64]	@ 0x40
 8009312:	647a      	str	r2, [r7, #68]	@ 0x44
 8009314:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009318:	f7fe ff74 	bl	8008204 <__aeabi_uldivmod>
 800931c:	4602      	mov	r2, r0
 800931e:	460b      	mov	r3, r1
 8009320:	4613      	mov	r3, r2
 8009322:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8009326:	4b60      	ldr	r3, [pc, #384]	@ (80094a8 <HAL_RCC_GetSysClockFreq+0x348>)
 8009328:	685b      	ldr	r3, [r3, #4]
 800932a:	0c1b      	lsrs	r3, r3, #16
 800932c:	f003 0303 	and.w	r3, r3, #3
 8009330:	3301      	adds	r3, #1
 8009332:	005b      	lsls	r3, r3, #1
 8009334:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8009338:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800933c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009340:	fbb2 f3f3 	udiv	r3, r2, r3
 8009344:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8009348:	e0a6      	b.n	8009498 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800934a:	4b57      	ldr	r3, [pc, #348]	@ (80094a8 <HAL_RCC_GetSysClockFreq+0x348>)
 800934c:	685b      	ldr	r3, [r3, #4]
 800934e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009352:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009356:	4b54      	ldr	r3, [pc, #336]	@ (80094a8 <HAL_RCC_GetSysClockFreq+0x348>)
 8009358:	685b      	ldr	r3, [r3, #4]
 800935a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800935e:	2b00      	cmp	r3, #0
 8009360:	d02a      	beq.n	80093b8 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009362:	4b51      	ldr	r3, [pc, #324]	@ (80094a8 <HAL_RCC_GetSysClockFreq+0x348>)
 8009364:	685b      	ldr	r3, [r3, #4]
 8009366:	099b      	lsrs	r3, r3, #6
 8009368:	2200      	movs	r2, #0
 800936a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800936c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800936e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009370:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8009374:	2100      	movs	r1, #0
 8009376:	4b4e      	ldr	r3, [pc, #312]	@ (80094b0 <HAL_RCC_GetSysClockFreq+0x350>)
 8009378:	fb03 f201 	mul.w	r2, r3, r1
 800937c:	2300      	movs	r3, #0
 800937e:	fb00 f303 	mul.w	r3, r0, r3
 8009382:	4413      	add	r3, r2
 8009384:	4a4a      	ldr	r2, [pc, #296]	@ (80094b0 <HAL_RCC_GetSysClockFreq+0x350>)
 8009386:	fba0 1202 	umull	r1, r2, r0, r2
 800938a:	677a      	str	r2, [r7, #116]	@ 0x74
 800938c:	460a      	mov	r2, r1
 800938e:	673a      	str	r2, [r7, #112]	@ 0x70
 8009390:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8009392:	4413      	add	r3, r2
 8009394:	677b      	str	r3, [r7, #116]	@ 0x74
 8009396:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800939a:	2200      	movs	r2, #0
 800939c:	633b      	str	r3, [r7, #48]	@ 0x30
 800939e:	637a      	str	r2, [r7, #52]	@ 0x34
 80093a0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80093a4:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80093a8:	f7fe ff2c 	bl	8008204 <__aeabi_uldivmod>
 80093ac:	4602      	mov	r2, r0
 80093ae:	460b      	mov	r3, r1
 80093b0:	4613      	mov	r3, r2
 80093b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80093b6:	e05b      	b.n	8009470 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80093b8:	4b3b      	ldr	r3, [pc, #236]	@ (80094a8 <HAL_RCC_GetSysClockFreq+0x348>)
 80093ba:	685b      	ldr	r3, [r3, #4]
 80093bc:	099b      	lsrs	r3, r3, #6
 80093be:	2200      	movs	r2, #0
 80093c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80093c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80093c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093ca:	623b      	str	r3, [r7, #32]
 80093cc:	2300      	movs	r3, #0
 80093ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80093d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80093d4:	4642      	mov	r2, r8
 80093d6:	464b      	mov	r3, r9
 80093d8:	f04f 0000 	mov.w	r0, #0
 80093dc:	f04f 0100 	mov.w	r1, #0
 80093e0:	0159      	lsls	r1, r3, #5
 80093e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80093e6:	0150      	lsls	r0, r2, #5
 80093e8:	4602      	mov	r2, r0
 80093ea:	460b      	mov	r3, r1
 80093ec:	4641      	mov	r1, r8
 80093ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80093f2:	4649      	mov	r1, r9
 80093f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80093f8:	f04f 0200 	mov.w	r2, #0
 80093fc:	f04f 0300 	mov.w	r3, #0
 8009400:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8009404:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8009408:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800940c:	ebb2 040a 	subs.w	r4, r2, sl
 8009410:	eb63 050b 	sbc.w	r5, r3, fp
 8009414:	f04f 0200 	mov.w	r2, #0
 8009418:	f04f 0300 	mov.w	r3, #0
 800941c:	00eb      	lsls	r3, r5, #3
 800941e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009422:	00e2      	lsls	r2, r4, #3
 8009424:	4614      	mov	r4, r2
 8009426:	461d      	mov	r5, r3
 8009428:	4643      	mov	r3, r8
 800942a:	18e3      	adds	r3, r4, r3
 800942c:	603b      	str	r3, [r7, #0]
 800942e:	464b      	mov	r3, r9
 8009430:	eb45 0303 	adc.w	r3, r5, r3
 8009434:	607b      	str	r3, [r7, #4]
 8009436:	f04f 0200 	mov.w	r2, #0
 800943a:	f04f 0300 	mov.w	r3, #0
 800943e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009442:	4629      	mov	r1, r5
 8009444:	028b      	lsls	r3, r1, #10
 8009446:	4621      	mov	r1, r4
 8009448:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800944c:	4621      	mov	r1, r4
 800944e:	028a      	lsls	r2, r1, #10
 8009450:	4610      	mov	r0, r2
 8009452:	4619      	mov	r1, r3
 8009454:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009458:	2200      	movs	r2, #0
 800945a:	61bb      	str	r3, [r7, #24]
 800945c:	61fa      	str	r2, [r7, #28]
 800945e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009462:	f7fe fecf 	bl	8008204 <__aeabi_uldivmod>
 8009466:	4602      	mov	r2, r0
 8009468:	460b      	mov	r3, r1
 800946a:	4613      	mov	r3, r2
 800946c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8009470:	4b0d      	ldr	r3, [pc, #52]	@ (80094a8 <HAL_RCC_GetSysClockFreq+0x348>)
 8009472:	685b      	ldr	r3, [r3, #4]
 8009474:	0f1b      	lsrs	r3, r3, #28
 8009476:	f003 0307 	and.w	r3, r3, #7
 800947a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 800947e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009482:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009486:	fbb2 f3f3 	udiv	r3, r2, r3
 800948a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800948e:	e003      	b.n	8009498 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009490:	4b06      	ldr	r3, [pc, #24]	@ (80094ac <HAL_RCC_GetSysClockFreq+0x34c>)
 8009492:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8009496:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009498:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 800949c:	4618      	mov	r0, r3
 800949e:	3798      	adds	r7, #152	@ 0x98
 80094a0:	46bd      	mov	sp, r7
 80094a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80094a6:	bf00      	nop
 80094a8:	40023800 	.word	0x40023800
 80094ac:	00f42400 	.word	0x00f42400
 80094b0:	017d7840 	.word	0x017d7840

080094b4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b086      	sub	sp, #24
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d101      	bne.n	80094c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80094c2:	2301      	movs	r3, #1
 80094c4:	e28d      	b.n	80099e2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f003 0301 	and.w	r3, r3, #1
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	f000 8083 	beq.w	80095da <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80094d4:	4b94      	ldr	r3, [pc, #592]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 80094d6:	689b      	ldr	r3, [r3, #8]
 80094d8:	f003 030c 	and.w	r3, r3, #12
 80094dc:	2b04      	cmp	r3, #4
 80094de:	d019      	beq.n	8009514 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80094e0:	4b91      	ldr	r3, [pc, #580]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 80094e2:	689b      	ldr	r3, [r3, #8]
 80094e4:	f003 030c 	and.w	r3, r3, #12
        || \
 80094e8:	2b08      	cmp	r3, #8
 80094ea:	d106      	bne.n	80094fa <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80094ec:	4b8e      	ldr	r3, [pc, #568]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 80094ee:	685b      	ldr	r3, [r3, #4]
 80094f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80094f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80094f8:	d00c      	beq.n	8009514 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80094fa:	4b8b      	ldr	r3, [pc, #556]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 80094fc:	689b      	ldr	r3, [r3, #8]
 80094fe:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8009502:	2b0c      	cmp	r3, #12
 8009504:	d112      	bne.n	800952c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009506:	4b88      	ldr	r3, [pc, #544]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 8009508:	685b      	ldr	r3, [r3, #4]
 800950a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800950e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009512:	d10b      	bne.n	800952c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009514:	4b84      	ldr	r3, [pc, #528]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800951c:	2b00      	cmp	r3, #0
 800951e:	d05b      	beq.n	80095d8 <HAL_RCC_OscConfig+0x124>
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	685b      	ldr	r3, [r3, #4]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d157      	bne.n	80095d8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8009528:	2301      	movs	r3, #1
 800952a:	e25a      	b.n	80099e2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	685b      	ldr	r3, [r3, #4]
 8009530:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009534:	d106      	bne.n	8009544 <HAL_RCC_OscConfig+0x90>
 8009536:	4b7c      	ldr	r3, [pc, #496]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	4a7b      	ldr	r2, [pc, #492]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 800953c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009540:	6013      	str	r3, [r2, #0]
 8009542:	e01d      	b.n	8009580 <HAL_RCC_OscConfig+0xcc>
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	685b      	ldr	r3, [r3, #4]
 8009548:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800954c:	d10c      	bne.n	8009568 <HAL_RCC_OscConfig+0xb4>
 800954e:	4b76      	ldr	r3, [pc, #472]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	4a75      	ldr	r2, [pc, #468]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 8009554:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009558:	6013      	str	r3, [r2, #0]
 800955a:	4b73      	ldr	r3, [pc, #460]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	4a72      	ldr	r2, [pc, #456]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 8009560:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009564:	6013      	str	r3, [r2, #0]
 8009566:	e00b      	b.n	8009580 <HAL_RCC_OscConfig+0xcc>
 8009568:	4b6f      	ldr	r3, [pc, #444]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	4a6e      	ldr	r2, [pc, #440]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 800956e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009572:	6013      	str	r3, [r2, #0]
 8009574:	4b6c      	ldr	r3, [pc, #432]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	4a6b      	ldr	r2, [pc, #428]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 800957a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800957e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	685b      	ldr	r3, [r3, #4]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d013      	beq.n	80095b0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009588:	f7ff fa0c 	bl	80089a4 <HAL_GetTick>
 800958c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800958e:	e008      	b.n	80095a2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009590:	f7ff fa08 	bl	80089a4 <HAL_GetTick>
 8009594:	4602      	mov	r2, r0
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	1ad3      	subs	r3, r2, r3
 800959a:	2b64      	cmp	r3, #100	@ 0x64
 800959c:	d901      	bls.n	80095a2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800959e:	2303      	movs	r3, #3
 80095a0:	e21f      	b.n	80099e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80095a2:	4b61      	ldr	r3, [pc, #388]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d0f0      	beq.n	8009590 <HAL_RCC_OscConfig+0xdc>
 80095ae:	e014      	b.n	80095da <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095b0:	f7ff f9f8 	bl	80089a4 <HAL_GetTick>
 80095b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80095b6:	e008      	b.n	80095ca <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80095b8:	f7ff f9f4 	bl	80089a4 <HAL_GetTick>
 80095bc:	4602      	mov	r2, r0
 80095be:	693b      	ldr	r3, [r7, #16]
 80095c0:	1ad3      	subs	r3, r2, r3
 80095c2:	2b64      	cmp	r3, #100	@ 0x64
 80095c4:	d901      	bls.n	80095ca <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80095c6:	2303      	movs	r3, #3
 80095c8:	e20b      	b.n	80099e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80095ca:	4b57      	ldr	r3, [pc, #348]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d1f0      	bne.n	80095b8 <HAL_RCC_OscConfig+0x104>
 80095d6:	e000      	b.n	80095da <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80095d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f003 0302 	and.w	r3, r3, #2
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d06f      	beq.n	80096c6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80095e6:	4b50      	ldr	r3, [pc, #320]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 80095e8:	689b      	ldr	r3, [r3, #8]
 80095ea:	f003 030c 	and.w	r3, r3, #12
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d017      	beq.n	8009622 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80095f2:	4b4d      	ldr	r3, [pc, #308]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 80095f4:	689b      	ldr	r3, [r3, #8]
 80095f6:	f003 030c 	and.w	r3, r3, #12
        || \
 80095fa:	2b08      	cmp	r3, #8
 80095fc:	d105      	bne.n	800960a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80095fe:	4b4a      	ldr	r3, [pc, #296]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 8009600:	685b      	ldr	r3, [r3, #4]
 8009602:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009606:	2b00      	cmp	r3, #0
 8009608:	d00b      	beq.n	8009622 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800960a:	4b47      	ldr	r3, [pc, #284]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 800960c:	689b      	ldr	r3, [r3, #8]
 800960e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8009612:	2b0c      	cmp	r3, #12
 8009614:	d11c      	bne.n	8009650 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009616:	4b44      	ldr	r3, [pc, #272]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 8009618:	685b      	ldr	r3, [r3, #4]
 800961a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800961e:	2b00      	cmp	r3, #0
 8009620:	d116      	bne.n	8009650 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009622:	4b41      	ldr	r3, [pc, #260]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	f003 0302 	and.w	r3, r3, #2
 800962a:	2b00      	cmp	r3, #0
 800962c:	d005      	beq.n	800963a <HAL_RCC_OscConfig+0x186>
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	68db      	ldr	r3, [r3, #12]
 8009632:	2b01      	cmp	r3, #1
 8009634:	d001      	beq.n	800963a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8009636:	2301      	movs	r3, #1
 8009638:	e1d3      	b.n	80099e2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800963a:	4b3b      	ldr	r3, [pc, #236]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	691b      	ldr	r3, [r3, #16]
 8009646:	00db      	lsls	r3, r3, #3
 8009648:	4937      	ldr	r1, [pc, #220]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 800964a:	4313      	orrs	r3, r2
 800964c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800964e:	e03a      	b.n	80096c6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	68db      	ldr	r3, [r3, #12]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d020      	beq.n	800969a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009658:	4b34      	ldr	r3, [pc, #208]	@ (800972c <HAL_RCC_OscConfig+0x278>)
 800965a:	2201      	movs	r2, #1
 800965c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800965e:	f7ff f9a1 	bl	80089a4 <HAL_GetTick>
 8009662:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009664:	e008      	b.n	8009678 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009666:	f7ff f99d 	bl	80089a4 <HAL_GetTick>
 800966a:	4602      	mov	r2, r0
 800966c:	693b      	ldr	r3, [r7, #16]
 800966e:	1ad3      	subs	r3, r2, r3
 8009670:	2b02      	cmp	r3, #2
 8009672:	d901      	bls.n	8009678 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8009674:	2303      	movs	r3, #3
 8009676:	e1b4      	b.n	80099e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009678:	4b2b      	ldr	r3, [pc, #172]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	f003 0302 	and.w	r3, r3, #2
 8009680:	2b00      	cmp	r3, #0
 8009682:	d0f0      	beq.n	8009666 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009684:	4b28      	ldr	r3, [pc, #160]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	691b      	ldr	r3, [r3, #16]
 8009690:	00db      	lsls	r3, r3, #3
 8009692:	4925      	ldr	r1, [pc, #148]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 8009694:	4313      	orrs	r3, r2
 8009696:	600b      	str	r3, [r1, #0]
 8009698:	e015      	b.n	80096c6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800969a:	4b24      	ldr	r3, [pc, #144]	@ (800972c <HAL_RCC_OscConfig+0x278>)
 800969c:	2200      	movs	r2, #0
 800969e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80096a0:	f7ff f980 	bl	80089a4 <HAL_GetTick>
 80096a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80096a6:	e008      	b.n	80096ba <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80096a8:	f7ff f97c 	bl	80089a4 <HAL_GetTick>
 80096ac:	4602      	mov	r2, r0
 80096ae:	693b      	ldr	r3, [r7, #16]
 80096b0:	1ad3      	subs	r3, r2, r3
 80096b2:	2b02      	cmp	r3, #2
 80096b4:	d901      	bls.n	80096ba <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80096b6:	2303      	movs	r3, #3
 80096b8:	e193      	b.n	80099e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80096ba:	4b1b      	ldr	r3, [pc, #108]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	f003 0302 	and.w	r3, r3, #2
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d1f0      	bne.n	80096a8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	f003 0308 	and.w	r3, r3, #8
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d036      	beq.n	8009740 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	695b      	ldr	r3, [r3, #20]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d016      	beq.n	8009708 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80096da:	4b15      	ldr	r3, [pc, #84]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 80096dc:	2201      	movs	r2, #1
 80096de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096e0:	f7ff f960 	bl	80089a4 <HAL_GetTick>
 80096e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80096e6:	e008      	b.n	80096fa <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80096e8:	f7ff f95c 	bl	80089a4 <HAL_GetTick>
 80096ec:	4602      	mov	r2, r0
 80096ee:	693b      	ldr	r3, [r7, #16]
 80096f0:	1ad3      	subs	r3, r2, r3
 80096f2:	2b02      	cmp	r3, #2
 80096f4:	d901      	bls.n	80096fa <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80096f6:	2303      	movs	r3, #3
 80096f8:	e173      	b.n	80099e2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80096fa:	4b0b      	ldr	r3, [pc, #44]	@ (8009728 <HAL_RCC_OscConfig+0x274>)
 80096fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80096fe:	f003 0302 	and.w	r3, r3, #2
 8009702:	2b00      	cmp	r3, #0
 8009704:	d0f0      	beq.n	80096e8 <HAL_RCC_OscConfig+0x234>
 8009706:	e01b      	b.n	8009740 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009708:	4b09      	ldr	r3, [pc, #36]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 800970a:	2200      	movs	r2, #0
 800970c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800970e:	f7ff f949 	bl	80089a4 <HAL_GetTick>
 8009712:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009714:	e00e      	b.n	8009734 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009716:	f7ff f945 	bl	80089a4 <HAL_GetTick>
 800971a:	4602      	mov	r2, r0
 800971c:	693b      	ldr	r3, [r7, #16]
 800971e:	1ad3      	subs	r3, r2, r3
 8009720:	2b02      	cmp	r3, #2
 8009722:	d907      	bls.n	8009734 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8009724:	2303      	movs	r3, #3
 8009726:	e15c      	b.n	80099e2 <HAL_RCC_OscConfig+0x52e>
 8009728:	40023800 	.word	0x40023800
 800972c:	42470000 	.word	0x42470000
 8009730:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009734:	4b8a      	ldr	r3, [pc, #552]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 8009736:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009738:	f003 0302 	and.w	r3, r3, #2
 800973c:	2b00      	cmp	r3, #0
 800973e:	d1ea      	bne.n	8009716 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	f003 0304 	and.w	r3, r3, #4
 8009748:	2b00      	cmp	r3, #0
 800974a:	f000 8097 	beq.w	800987c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800974e:	2300      	movs	r3, #0
 8009750:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009752:	4b83      	ldr	r3, [pc, #524]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 8009754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009756:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800975a:	2b00      	cmp	r3, #0
 800975c:	d10f      	bne.n	800977e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800975e:	2300      	movs	r3, #0
 8009760:	60bb      	str	r3, [r7, #8]
 8009762:	4b7f      	ldr	r3, [pc, #508]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 8009764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009766:	4a7e      	ldr	r2, [pc, #504]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 8009768:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800976c:	6413      	str	r3, [r2, #64]	@ 0x40
 800976e:	4b7c      	ldr	r3, [pc, #496]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 8009770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009772:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009776:	60bb      	str	r3, [r7, #8]
 8009778:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800977a:	2301      	movs	r3, #1
 800977c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800977e:	4b79      	ldr	r3, [pc, #484]	@ (8009964 <HAL_RCC_OscConfig+0x4b0>)
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009786:	2b00      	cmp	r3, #0
 8009788:	d118      	bne.n	80097bc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800978a:	4b76      	ldr	r3, [pc, #472]	@ (8009964 <HAL_RCC_OscConfig+0x4b0>)
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	4a75      	ldr	r2, [pc, #468]	@ (8009964 <HAL_RCC_OscConfig+0x4b0>)
 8009790:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009794:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009796:	f7ff f905 	bl	80089a4 <HAL_GetTick>
 800979a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800979c:	e008      	b.n	80097b0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800979e:	f7ff f901 	bl	80089a4 <HAL_GetTick>
 80097a2:	4602      	mov	r2, r0
 80097a4:	693b      	ldr	r3, [r7, #16]
 80097a6:	1ad3      	subs	r3, r2, r3
 80097a8:	2b02      	cmp	r3, #2
 80097aa:	d901      	bls.n	80097b0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80097ac:	2303      	movs	r3, #3
 80097ae:	e118      	b.n	80099e2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80097b0:	4b6c      	ldr	r3, [pc, #432]	@ (8009964 <HAL_RCC_OscConfig+0x4b0>)
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d0f0      	beq.n	800979e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	689b      	ldr	r3, [r3, #8]
 80097c0:	2b01      	cmp	r3, #1
 80097c2:	d106      	bne.n	80097d2 <HAL_RCC_OscConfig+0x31e>
 80097c4:	4b66      	ldr	r3, [pc, #408]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 80097c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80097c8:	4a65      	ldr	r2, [pc, #404]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 80097ca:	f043 0301 	orr.w	r3, r3, #1
 80097ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80097d0:	e01c      	b.n	800980c <HAL_RCC_OscConfig+0x358>
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	689b      	ldr	r3, [r3, #8]
 80097d6:	2b05      	cmp	r3, #5
 80097d8:	d10c      	bne.n	80097f4 <HAL_RCC_OscConfig+0x340>
 80097da:	4b61      	ldr	r3, [pc, #388]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 80097dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80097de:	4a60      	ldr	r2, [pc, #384]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 80097e0:	f043 0304 	orr.w	r3, r3, #4
 80097e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80097e6:	4b5e      	ldr	r3, [pc, #376]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 80097e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80097ea:	4a5d      	ldr	r2, [pc, #372]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 80097ec:	f043 0301 	orr.w	r3, r3, #1
 80097f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80097f2:	e00b      	b.n	800980c <HAL_RCC_OscConfig+0x358>
 80097f4:	4b5a      	ldr	r3, [pc, #360]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 80097f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80097f8:	4a59      	ldr	r2, [pc, #356]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 80097fa:	f023 0301 	bic.w	r3, r3, #1
 80097fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8009800:	4b57      	ldr	r3, [pc, #348]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 8009802:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009804:	4a56      	ldr	r2, [pc, #344]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 8009806:	f023 0304 	bic.w	r3, r3, #4
 800980a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	689b      	ldr	r3, [r3, #8]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d015      	beq.n	8009840 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009814:	f7ff f8c6 	bl	80089a4 <HAL_GetTick>
 8009818:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800981a:	e00a      	b.n	8009832 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800981c:	f7ff f8c2 	bl	80089a4 <HAL_GetTick>
 8009820:	4602      	mov	r2, r0
 8009822:	693b      	ldr	r3, [r7, #16]
 8009824:	1ad3      	subs	r3, r2, r3
 8009826:	f241 3288 	movw	r2, #5000	@ 0x1388
 800982a:	4293      	cmp	r3, r2
 800982c:	d901      	bls.n	8009832 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800982e:	2303      	movs	r3, #3
 8009830:	e0d7      	b.n	80099e2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009832:	4b4b      	ldr	r3, [pc, #300]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 8009834:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009836:	f003 0302 	and.w	r3, r3, #2
 800983a:	2b00      	cmp	r3, #0
 800983c:	d0ee      	beq.n	800981c <HAL_RCC_OscConfig+0x368>
 800983e:	e014      	b.n	800986a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009840:	f7ff f8b0 	bl	80089a4 <HAL_GetTick>
 8009844:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009846:	e00a      	b.n	800985e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009848:	f7ff f8ac 	bl	80089a4 <HAL_GetTick>
 800984c:	4602      	mov	r2, r0
 800984e:	693b      	ldr	r3, [r7, #16]
 8009850:	1ad3      	subs	r3, r2, r3
 8009852:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009856:	4293      	cmp	r3, r2
 8009858:	d901      	bls.n	800985e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800985a:	2303      	movs	r3, #3
 800985c:	e0c1      	b.n	80099e2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800985e:	4b40      	ldr	r3, [pc, #256]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 8009860:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009862:	f003 0302 	and.w	r3, r3, #2
 8009866:	2b00      	cmp	r3, #0
 8009868:	d1ee      	bne.n	8009848 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800986a:	7dfb      	ldrb	r3, [r7, #23]
 800986c:	2b01      	cmp	r3, #1
 800986e:	d105      	bne.n	800987c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009870:	4b3b      	ldr	r3, [pc, #236]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 8009872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009874:	4a3a      	ldr	r2, [pc, #232]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 8009876:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800987a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	699b      	ldr	r3, [r3, #24]
 8009880:	2b00      	cmp	r3, #0
 8009882:	f000 80ad 	beq.w	80099e0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009886:	4b36      	ldr	r3, [pc, #216]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 8009888:	689b      	ldr	r3, [r3, #8]
 800988a:	f003 030c 	and.w	r3, r3, #12
 800988e:	2b08      	cmp	r3, #8
 8009890:	d060      	beq.n	8009954 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	699b      	ldr	r3, [r3, #24]
 8009896:	2b02      	cmp	r3, #2
 8009898:	d145      	bne.n	8009926 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800989a:	4b33      	ldr	r3, [pc, #204]	@ (8009968 <HAL_RCC_OscConfig+0x4b4>)
 800989c:	2200      	movs	r2, #0
 800989e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098a0:	f7ff f880 	bl	80089a4 <HAL_GetTick>
 80098a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80098a6:	e008      	b.n	80098ba <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80098a8:	f7ff f87c 	bl	80089a4 <HAL_GetTick>
 80098ac:	4602      	mov	r2, r0
 80098ae:	693b      	ldr	r3, [r7, #16]
 80098b0:	1ad3      	subs	r3, r2, r3
 80098b2:	2b02      	cmp	r3, #2
 80098b4:	d901      	bls.n	80098ba <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80098b6:	2303      	movs	r3, #3
 80098b8:	e093      	b.n	80099e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80098ba:	4b29      	ldr	r3, [pc, #164]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d1f0      	bne.n	80098a8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	69da      	ldr	r2, [r3, #28]
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	6a1b      	ldr	r3, [r3, #32]
 80098ce:	431a      	orrs	r2, r3
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098d4:	019b      	lsls	r3, r3, #6
 80098d6:	431a      	orrs	r2, r3
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098dc:	085b      	lsrs	r3, r3, #1
 80098de:	3b01      	subs	r3, #1
 80098e0:	041b      	lsls	r3, r3, #16
 80098e2:	431a      	orrs	r2, r3
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098e8:	061b      	lsls	r3, r3, #24
 80098ea:	431a      	orrs	r2, r3
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098f0:	071b      	lsls	r3, r3, #28
 80098f2:	491b      	ldr	r1, [pc, #108]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 80098f4:	4313      	orrs	r3, r2
 80098f6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80098f8:	4b1b      	ldr	r3, [pc, #108]	@ (8009968 <HAL_RCC_OscConfig+0x4b4>)
 80098fa:	2201      	movs	r2, #1
 80098fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098fe:	f7ff f851 	bl	80089a4 <HAL_GetTick>
 8009902:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009904:	e008      	b.n	8009918 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009906:	f7ff f84d 	bl	80089a4 <HAL_GetTick>
 800990a:	4602      	mov	r2, r0
 800990c:	693b      	ldr	r3, [r7, #16]
 800990e:	1ad3      	subs	r3, r2, r3
 8009910:	2b02      	cmp	r3, #2
 8009912:	d901      	bls.n	8009918 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8009914:	2303      	movs	r3, #3
 8009916:	e064      	b.n	80099e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009918:	4b11      	ldr	r3, [pc, #68]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009920:	2b00      	cmp	r3, #0
 8009922:	d0f0      	beq.n	8009906 <HAL_RCC_OscConfig+0x452>
 8009924:	e05c      	b.n	80099e0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009926:	4b10      	ldr	r3, [pc, #64]	@ (8009968 <HAL_RCC_OscConfig+0x4b4>)
 8009928:	2200      	movs	r2, #0
 800992a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800992c:	f7ff f83a 	bl	80089a4 <HAL_GetTick>
 8009930:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009932:	e008      	b.n	8009946 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009934:	f7ff f836 	bl	80089a4 <HAL_GetTick>
 8009938:	4602      	mov	r2, r0
 800993a:	693b      	ldr	r3, [r7, #16]
 800993c:	1ad3      	subs	r3, r2, r3
 800993e:	2b02      	cmp	r3, #2
 8009940:	d901      	bls.n	8009946 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8009942:	2303      	movs	r3, #3
 8009944:	e04d      	b.n	80099e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009946:	4b06      	ldr	r3, [pc, #24]	@ (8009960 <HAL_RCC_OscConfig+0x4ac>)
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800994e:	2b00      	cmp	r3, #0
 8009950:	d1f0      	bne.n	8009934 <HAL_RCC_OscConfig+0x480>
 8009952:	e045      	b.n	80099e0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	699b      	ldr	r3, [r3, #24]
 8009958:	2b01      	cmp	r3, #1
 800995a:	d107      	bne.n	800996c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800995c:	2301      	movs	r3, #1
 800995e:	e040      	b.n	80099e2 <HAL_RCC_OscConfig+0x52e>
 8009960:	40023800 	.word	0x40023800
 8009964:	40007000 	.word	0x40007000
 8009968:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800996c:	4b1f      	ldr	r3, [pc, #124]	@ (80099ec <HAL_RCC_OscConfig+0x538>)
 800996e:	685b      	ldr	r3, [r3, #4]
 8009970:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	699b      	ldr	r3, [r3, #24]
 8009976:	2b01      	cmp	r3, #1
 8009978:	d030      	beq.n	80099dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009984:	429a      	cmp	r2, r3
 8009986:	d129      	bne.n	80099dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009992:	429a      	cmp	r2, r3
 8009994:	d122      	bne.n	80099dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009996:	68fa      	ldr	r2, [r7, #12]
 8009998:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800999c:	4013      	ands	r3, r2
 800999e:	687a      	ldr	r2, [r7, #4]
 80099a0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80099a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80099a4:	4293      	cmp	r3, r2
 80099a6:	d119      	bne.n	80099dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099b2:	085b      	lsrs	r3, r3, #1
 80099b4:	3b01      	subs	r3, #1
 80099b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80099b8:	429a      	cmp	r2, r3
 80099ba:	d10f      	bne.n	80099dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80099c8:	429a      	cmp	r2, r3
 80099ca:	d107      	bne.n	80099dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099d6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80099d8:	429a      	cmp	r2, r3
 80099da:	d001      	beq.n	80099e0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80099dc:	2301      	movs	r3, #1
 80099de:	e000      	b.n	80099e2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80099e0:	2300      	movs	r3, #0
}
 80099e2:	4618      	mov	r0, r3
 80099e4:	3718      	adds	r7, #24
 80099e6:	46bd      	mov	sp, r7
 80099e8:	bd80      	pop	{r7, pc}
 80099ea:	bf00      	nop
 80099ec:	40023800 	.word	0x40023800

080099f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b082      	sub	sp, #8
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d101      	bne.n	8009a02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80099fe:	2301      	movs	r3, #1
 8009a00:	e042      	b.n	8009a88 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009a08:	b2db      	uxtb	r3, r3
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d106      	bne.n	8009a1c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	2200      	movs	r2, #0
 8009a12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009a16:	6878      	ldr	r0, [r7, #4]
 8009a18:	f7fe feaa 	bl	8008770 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2224      	movs	r2, #36	@ 0x24
 8009a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	68da      	ldr	r2, [r3, #12]
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009a32:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009a34:	6878      	ldr	r0, [r7, #4]
 8009a36:	f000 f82b 	bl	8009a90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	691a      	ldr	r2, [r3, #16]
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009a48:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	695a      	ldr	r2, [r3, #20]
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009a58:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	68da      	ldr	r2, [r3, #12]
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009a68:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	2200      	movs	r2, #0
 8009a6e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2220      	movs	r2, #32
 8009a74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2220      	movs	r2, #32
 8009a7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	2200      	movs	r2, #0
 8009a84:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009a86:	2300      	movs	r3, #0
}
 8009a88:	4618      	mov	r0, r3
 8009a8a:	3708      	adds	r7, #8
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	bd80      	pop	{r7, pc}

08009a90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009a90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009a94:	b0c0      	sub	sp, #256	@ 0x100
 8009a96:	af00      	add	r7, sp, #0
 8009a98:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	691b      	ldr	r3, [r3, #16]
 8009aa4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009aac:	68d9      	ldr	r1, [r3, #12]
 8009aae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ab2:	681a      	ldr	r2, [r3, #0]
 8009ab4:	ea40 0301 	orr.w	r3, r0, r1
 8009ab8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009aba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009abe:	689a      	ldr	r2, [r3, #8]
 8009ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ac4:	691b      	ldr	r3, [r3, #16]
 8009ac6:	431a      	orrs	r2, r3
 8009ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009acc:	695b      	ldr	r3, [r3, #20]
 8009ace:	431a      	orrs	r2, r3
 8009ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ad4:	69db      	ldr	r3, [r3, #28]
 8009ad6:	4313      	orrs	r3, r2
 8009ad8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	68db      	ldr	r3, [r3, #12]
 8009ae4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009ae8:	f021 010c 	bic.w	r1, r1, #12
 8009aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009af0:	681a      	ldr	r2, [r3, #0]
 8009af2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009af6:	430b      	orrs	r3, r1
 8009af8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009afa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	695b      	ldr	r3, [r3, #20]
 8009b02:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009b06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b0a:	6999      	ldr	r1, [r3, #24]
 8009b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b10:	681a      	ldr	r2, [r3, #0]
 8009b12:	ea40 0301 	orr.w	r3, r0, r1
 8009b16:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b1c:	681a      	ldr	r2, [r3, #0]
 8009b1e:	4b8f      	ldr	r3, [pc, #572]	@ (8009d5c <UART_SetConfig+0x2cc>)
 8009b20:	429a      	cmp	r2, r3
 8009b22:	d005      	beq.n	8009b30 <UART_SetConfig+0xa0>
 8009b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b28:	681a      	ldr	r2, [r3, #0]
 8009b2a:	4b8d      	ldr	r3, [pc, #564]	@ (8009d60 <UART_SetConfig+0x2d0>)
 8009b2c:	429a      	cmp	r2, r3
 8009b2e:	d104      	bne.n	8009b3a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009b30:	f7ff fb02 	bl	8009138 <HAL_RCC_GetPCLK2Freq>
 8009b34:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009b38:	e003      	b.n	8009b42 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009b3a:	f7ff fae9 	bl	8009110 <HAL_RCC_GetPCLK1Freq>
 8009b3e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009b42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b46:	69db      	ldr	r3, [r3, #28]
 8009b48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b4c:	f040 810c 	bne.w	8009d68 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009b50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009b54:	2200      	movs	r2, #0
 8009b56:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009b5a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009b5e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009b62:	4622      	mov	r2, r4
 8009b64:	462b      	mov	r3, r5
 8009b66:	1891      	adds	r1, r2, r2
 8009b68:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009b6a:	415b      	adcs	r3, r3
 8009b6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009b6e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009b72:	4621      	mov	r1, r4
 8009b74:	eb12 0801 	adds.w	r8, r2, r1
 8009b78:	4629      	mov	r1, r5
 8009b7a:	eb43 0901 	adc.w	r9, r3, r1
 8009b7e:	f04f 0200 	mov.w	r2, #0
 8009b82:	f04f 0300 	mov.w	r3, #0
 8009b86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009b8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009b8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009b92:	4690      	mov	r8, r2
 8009b94:	4699      	mov	r9, r3
 8009b96:	4623      	mov	r3, r4
 8009b98:	eb18 0303 	adds.w	r3, r8, r3
 8009b9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009ba0:	462b      	mov	r3, r5
 8009ba2:	eb49 0303 	adc.w	r3, r9, r3
 8009ba6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009baa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bae:	685b      	ldr	r3, [r3, #4]
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009bb6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009bba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009bbe:	460b      	mov	r3, r1
 8009bc0:	18db      	adds	r3, r3, r3
 8009bc2:	653b      	str	r3, [r7, #80]	@ 0x50
 8009bc4:	4613      	mov	r3, r2
 8009bc6:	eb42 0303 	adc.w	r3, r2, r3
 8009bca:	657b      	str	r3, [r7, #84]	@ 0x54
 8009bcc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009bd0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009bd4:	f7fe fb16 	bl	8008204 <__aeabi_uldivmod>
 8009bd8:	4602      	mov	r2, r0
 8009bda:	460b      	mov	r3, r1
 8009bdc:	4b61      	ldr	r3, [pc, #388]	@ (8009d64 <UART_SetConfig+0x2d4>)
 8009bde:	fba3 2302 	umull	r2, r3, r3, r2
 8009be2:	095b      	lsrs	r3, r3, #5
 8009be4:	011c      	lsls	r4, r3, #4
 8009be6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009bea:	2200      	movs	r2, #0
 8009bec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009bf0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009bf4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009bf8:	4642      	mov	r2, r8
 8009bfa:	464b      	mov	r3, r9
 8009bfc:	1891      	adds	r1, r2, r2
 8009bfe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009c00:	415b      	adcs	r3, r3
 8009c02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c04:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009c08:	4641      	mov	r1, r8
 8009c0a:	eb12 0a01 	adds.w	sl, r2, r1
 8009c0e:	4649      	mov	r1, r9
 8009c10:	eb43 0b01 	adc.w	fp, r3, r1
 8009c14:	f04f 0200 	mov.w	r2, #0
 8009c18:	f04f 0300 	mov.w	r3, #0
 8009c1c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009c20:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009c24:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009c28:	4692      	mov	sl, r2
 8009c2a:	469b      	mov	fp, r3
 8009c2c:	4643      	mov	r3, r8
 8009c2e:	eb1a 0303 	adds.w	r3, sl, r3
 8009c32:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009c36:	464b      	mov	r3, r9
 8009c38:	eb4b 0303 	adc.w	r3, fp, r3
 8009c3c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c44:	685b      	ldr	r3, [r3, #4]
 8009c46:	2200      	movs	r2, #0
 8009c48:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009c4c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009c50:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009c54:	460b      	mov	r3, r1
 8009c56:	18db      	adds	r3, r3, r3
 8009c58:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c5a:	4613      	mov	r3, r2
 8009c5c:	eb42 0303 	adc.w	r3, r2, r3
 8009c60:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c62:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009c66:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009c6a:	f7fe facb 	bl	8008204 <__aeabi_uldivmod>
 8009c6e:	4602      	mov	r2, r0
 8009c70:	460b      	mov	r3, r1
 8009c72:	4611      	mov	r1, r2
 8009c74:	4b3b      	ldr	r3, [pc, #236]	@ (8009d64 <UART_SetConfig+0x2d4>)
 8009c76:	fba3 2301 	umull	r2, r3, r3, r1
 8009c7a:	095b      	lsrs	r3, r3, #5
 8009c7c:	2264      	movs	r2, #100	@ 0x64
 8009c7e:	fb02 f303 	mul.w	r3, r2, r3
 8009c82:	1acb      	subs	r3, r1, r3
 8009c84:	00db      	lsls	r3, r3, #3
 8009c86:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009c8a:	4b36      	ldr	r3, [pc, #216]	@ (8009d64 <UART_SetConfig+0x2d4>)
 8009c8c:	fba3 2302 	umull	r2, r3, r3, r2
 8009c90:	095b      	lsrs	r3, r3, #5
 8009c92:	005b      	lsls	r3, r3, #1
 8009c94:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009c98:	441c      	add	r4, r3
 8009c9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009ca4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009ca8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009cac:	4642      	mov	r2, r8
 8009cae:	464b      	mov	r3, r9
 8009cb0:	1891      	adds	r1, r2, r2
 8009cb2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009cb4:	415b      	adcs	r3, r3
 8009cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009cb8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009cbc:	4641      	mov	r1, r8
 8009cbe:	1851      	adds	r1, r2, r1
 8009cc0:	6339      	str	r1, [r7, #48]	@ 0x30
 8009cc2:	4649      	mov	r1, r9
 8009cc4:	414b      	adcs	r3, r1
 8009cc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cc8:	f04f 0200 	mov.w	r2, #0
 8009ccc:	f04f 0300 	mov.w	r3, #0
 8009cd0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009cd4:	4659      	mov	r1, fp
 8009cd6:	00cb      	lsls	r3, r1, #3
 8009cd8:	4651      	mov	r1, sl
 8009cda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009cde:	4651      	mov	r1, sl
 8009ce0:	00ca      	lsls	r2, r1, #3
 8009ce2:	4610      	mov	r0, r2
 8009ce4:	4619      	mov	r1, r3
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	4642      	mov	r2, r8
 8009cea:	189b      	adds	r3, r3, r2
 8009cec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009cf0:	464b      	mov	r3, r9
 8009cf2:	460a      	mov	r2, r1
 8009cf4:	eb42 0303 	adc.w	r3, r2, r3
 8009cf8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d00:	685b      	ldr	r3, [r3, #4]
 8009d02:	2200      	movs	r2, #0
 8009d04:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009d08:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009d0c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009d10:	460b      	mov	r3, r1
 8009d12:	18db      	adds	r3, r3, r3
 8009d14:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009d16:	4613      	mov	r3, r2
 8009d18:	eb42 0303 	adc.w	r3, r2, r3
 8009d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009d1e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009d22:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009d26:	f7fe fa6d 	bl	8008204 <__aeabi_uldivmod>
 8009d2a:	4602      	mov	r2, r0
 8009d2c:	460b      	mov	r3, r1
 8009d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8009d64 <UART_SetConfig+0x2d4>)
 8009d30:	fba3 1302 	umull	r1, r3, r3, r2
 8009d34:	095b      	lsrs	r3, r3, #5
 8009d36:	2164      	movs	r1, #100	@ 0x64
 8009d38:	fb01 f303 	mul.w	r3, r1, r3
 8009d3c:	1ad3      	subs	r3, r2, r3
 8009d3e:	00db      	lsls	r3, r3, #3
 8009d40:	3332      	adds	r3, #50	@ 0x32
 8009d42:	4a08      	ldr	r2, [pc, #32]	@ (8009d64 <UART_SetConfig+0x2d4>)
 8009d44:	fba2 2303 	umull	r2, r3, r2, r3
 8009d48:	095b      	lsrs	r3, r3, #5
 8009d4a:	f003 0207 	and.w	r2, r3, #7
 8009d4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	4422      	add	r2, r4
 8009d56:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009d58:	e106      	b.n	8009f68 <UART_SetConfig+0x4d8>
 8009d5a:	bf00      	nop
 8009d5c:	40011000 	.word	0x40011000
 8009d60:	40011400 	.word	0x40011400
 8009d64:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009d68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009d72:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009d76:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009d7a:	4642      	mov	r2, r8
 8009d7c:	464b      	mov	r3, r9
 8009d7e:	1891      	adds	r1, r2, r2
 8009d80:	6239      	str	r1, [r7, #32]
 8009d82:	415b      	adcs	r3, r3
 8009d84:	627b      	str	r3, [r7, #36]	@ 0x24
 8009d86:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009d8a:	4641      	mov	r1, r8
 8009d8c:	1854      	adds	r4, r2, r1
 8009d8e:	4649      	mov	r1, r9
 8009d90:	eb43 0501 	adc.w	r5, r3, r1
 8009d94:	f04f 0200 	mov.w	r2, #0
 8009d98:	f04f 0300 	mov.w	r3, #0
 8009d9c:	00eb      	lsls	r3, r5, #3
 8009d9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009da2:	00e2      	lsls	r2, r4, #3
 8009da4:	4614      	mov	r4, r2
 8009da6:	461d      	mov	r5, r3
 8009da8:	4643      	mov	r3, r8
 8009daa:	18e3      	adds	r3, r4, r3
 8009dac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009db0:	464b      	mov	r3, r9
 8009db2:	eb45 0303 	adc.w	r3, r5, r3
 8009db6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009dba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dbe:	685b      	ldr	r3, [r3, #4]
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009dc6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009dca:	f04f 0200 	mov.w	r2, #0
 8009dce:	f04f 0300 	mov.w	r3, #0
 8009dd2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009dd6:	4629      	mov	r1, r5
 8009dd8:	008b      	lsls	r3, r1, #2
 8009dda:	4621      	mov	r1, r4
 8009ddc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009de0:	4621      	mov	r1, r4
 8009de2:	008a      	lsls	r2, r1, #2
 8009de4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009de8:	f7fe fa0c 	bl	8008204 <__aeabi_uldivmod>
 8009dec:	4602      	mov	r2, r0
 8009dee:	460b      	mov	r3, r1
 8009df0:	4b60      	ldr	r3, [pc, #384]	@ (8009f74 <UART_SetConfig+0x4e4>)
 8009df2:	fba3 2302 	umull	r2, r3, r3, r2
 8009df6:	095b      	lsrs	r3, r3, #5
 8009df8:	011c      	lsls	r4, r3, #4
 8009dfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009dfe:	2200      	movs	r2, #0
 8009e00:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009e04:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009e08:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009e0c:	4642      	mov	r2, r8
 8009e0e:	464b      	mov	r3, r9
 8009e10:	1891      	adds	r1, r2, r2
 8009e12:	61b9      	str	r1, [r7, #24]
 8009e14:	415b      	adcs	r3, r3
 8009e16:	61fb      	str	r3, [r7, #28]
 8009e18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009e1c:	4641      	mov	r1, r8
 8009e1e:	1851      	adds	r1, r2, r1
 8009e20:	6139      	str	r1, [r7, #16]
 8009e22:	4649      	mov	r1, r9
 8009e24:	414b      	adcs	r3, r1
 8009e26:	617b      	str	r3, [r7, #20]
 8009e28:	f04f 0200 	mov.w	r2, #0
 8009e2c:	f04f 0300 	mov.w	r3, #0
 8009e30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009e34:	4659      	mov	r1, fp
 8009e36:	00cb      	lsls	r3, r1, #3
 8009e38:	4651      	mov	r1, sl
 8009e3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009e3e:	4651      	mov	r1, sl
 8009e40:	00ca      	lsls	r2, r1, #3
 8009e42:	4610      	mov	r0, r2
 8009e44:	4619      	mov	r1, r3
 8009e46:	4603      	mov	r3, r0
 8009e48:	4642      	mov	r2, r8
 8009e4a:	189b      	adds	r3, r3, r2
 8009e4c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009e50:	464b      	mov	r3, r9
 8009e52:	460a      	mov	r2, r1
 8009e54:	eb42 0303 	adc.w	r3, r2, r3
 8009e58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e60:	685b      	ldr	r3, [r3, #4]
 8009e62:	2200      	movs	r2, #0
 8009e64:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009e66:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009e68:	f04f 0200 	mov.w	r2, #0
 8009e6c:	f04f 0300 	mov.w	r3, #0
 8009e70:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009e74:	4649      	mov	r1, r9
 8009e76:	008b      	lsls	r3, r1, #2
 8009e78:	4641      	mov	r1, r8
 8009e7a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009e7e:	4641      	mov	r1, r8
 8009e80:	008a      	lsls	r2, r1, #2
 8009e82:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009e86:	f7fe f9bd 	bl	8008204 <__aeabi_uldivmod>
 8009e8a:	4602      	mov	r2, r0
 8009e8c:	460b      	mov	r3, r1
 8009e8e:	4611      	mov	r1, r2
 8009e90:	4b38      	ldr	r3, [pc, #224]	@ (8009f74 <UART_SetConfig+0x4e4>)
 8009e92:	fba3 2301 	umull	r2, r3, r3, r1
 8009e96:	095b      	lsrs	r3, r3, #5
 8009e98:	2264      	movs	r2, #100	@ 0x64
 8009e9a:	fb02 f303 	mul.w	r3, r2, r3
 8009e9e:	1acb      	subs	r3, r1, r3
 8009ea0:	011b      	lsls	r3, r3, #4
 8009ea2:	3332      	adds	r3, #50	@ 0x32
 8009ea4:	4a33      	ldr	r2, [pc, #204]	@ (8009f74 <UART_SetConfig+0x4e4>)
 8009ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8009eaa:	095b      	lsrs	r3, r3, #5
 8009eac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009eb0:	441c      	add	r4, r3
 8009eb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009eb6:	2200      	movs	r2, #0
 8009eb8:	673b      	str	r3, [r7, #112]	@ 0x70
 8009eba:	677a      	str	r2, [r7, #116]	@ 0x74
 8009ebc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009ec0:	4642      	mov	r2, r8
 8009ec2:	464b      	mov	r3, r9
 8009ec4:	1891      	adds	r1, r2, r2
 8009ec6:	60b9      	str	r1, [r7, #8]
 8009ec8:	415b      	adcs	r3, r3
 8009eca:	60fb      	str	r3, [r7, #12]
 8009ecc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009ed0:	4641      	mov	r1, r8
 8009ed2:	1851      	adds	r1, r2, r1
 8009ed4:	6039      	str	r1, [r7, #0]
 8009ed6:	4649      	mov	r1, r9
 8009ed8:	414b      	adcs	r3, r1
 8009eda:	607b      	str	r3, [r7, #4]
 8009edc:	f04f 0200 	mov.w	r2, #0
 8009ee0:	f04f 0300 	mov.w	r3, #0
 8009ee4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009ee8:	4659      	mov	r1, fp
 8009eea:	00cb      	lsls	r3, r1, #3
 8009eec:	4651      	mov	r1, sl
 8009eee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009ef2:	4651      	mov	r1, sl
 8009ef4:	00ca      	lsls	r2, r1, #3
 8009ef6:	4610      	mov	r0, r2
 8009ef8:	4619      	mov	r1, r3
 8009efa:	4603      	mov	r3, r0
 8009efc:	4642      	mov	r2, r8
 8009efe:	189b      	adds	r3, r3, r2
 8009f00:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009f02:	464b      	mov	r3, r9
 8009f04:	460a      	mov	r2, r1
 8009f06:	eb42 0303 	adc.w	r3, r2, r3
 8009f0a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f10:	685b      	ldr	r3, [r3, #4]
 8009f12:	2200      	movs	r2, #0
 8009f14:	663b      	str	r3, [r7, #96]	@ 0x60
 8009f16:	667a      	str	r2, [r7, #100]	@ 0x64
 8009f18:	f04f 0200 	mov.w	r2, #0
 8009f1c:	f04f 0300 	mov.w	r3, #0
 8009f20:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009f24:	4649      	mov	r1, r9
 8009f26:	008b      	lsls	r3, r1, #2
 8009f28:	4641      	mov	r1, r8
 8009f2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009f2e:	4641      	mov	r1, r8
 8009f30:	008a      	lsls	r2, r1, #2
 8009f32:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009f36:	f7fe f965 	bl	8008204 <__aeabi_uldivmod>
 8009f3a:	4602      	mov	r2, r0
 8009f3c:	460b      	mov	r3, r1
 8009f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8009f74 <UART_SetConfig+0x4e4>)
 8009f40:	fba3 1302 	umull	r1, r3, r3, r2
 8009f44:	095b      	lsrs	r3, r3, #5
 8009f46:	2164      	movs	r1, #100	@ 0x64
 8009f48:	fb01 f303 	mul.w	r3, r1, r3
 8009f4c:	1ad3      	subs	r3, r2, r3
 8009f4e:	011b      	lsls	r3, r3, #4
 8009f50:	3332      	adds	r3, #50	@ 0x32
 8009f52:	4a08      	ldr	r2, [pc, #32]	@ (8009f74 <UART_SetConfig+0x4e4>)
 8009f54:	fba2 2303 	umull	r2, r3, r2, r3
 8009f58:	095b      	lsrs	r3, r3, #5
 8009f5a:	f003 020f 	and.w	r2, r3, #15
 8009f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	4422      	add	r2, r4
 8009f66:	609a      	str	r2, [r3, #8]
}
 8009f68:	bf00      	nop
 8009f6a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009f74:	51eb851f 	.word	0x51eb851f

08009f78 <memset>:
 8009f78:	4402      	add	r2, r0
 8009f7a:	4603      	mov	r3, r0
 8009f7c:	4293      	cmp	r3, r2
 8009f7e:	d100      	bne.n	8009f82 <memset+0xa>
 8009f80:	4770      	bx	lr
 8009f82:	f803 1b01 	strb.w	r1, [r3], #1
 8009f86:	e7f9      	b.n	8009f7c <memset+0x4>

08009f88 <__libc_init_array>:
 8009f88:	b570      	push	{r4, r5, r6, lr}
 8009f8a:	4d0d      	ldr	r5, [pc, #52]	@ (8009fc0 <__libc_init_array+0x38>)
 8009f8c:	4c0d      	ldr	r4, [pc, #52]	@ (8009fc4 <__libc_init_array+0x3c>)
 8009f8e:	1b64      	subs	r4, r4, r5
 8009f90:	10a4      	asrs	r4, r4, #2
 8009f92:	2600      	movs	r6, #0
 8009f94:	42a6      	cmp	r6, r4
 8009f96:	d109      	bne.n	8009fac <__libc_init_array+0x24>
 8009f98:	4d0b      	ldr	r5, [pc, #44]	@ (8009fc8 <__libc_init_array+0x40>)
 8009f9a:	4c0c      	ldr	r4, [pc, #48]	@ (8009fcc <__libc_init_array+0x44>)
 8009f9c:	f000 f818 	bl	8009fd0 <_init>
 8009fa0:	1b64      	subs	r4, r4, r5
 8009fa2:	10a4      	asrs	r4, r4, #2
 8009fa4:	2600      	movs	r6, #0
 8009fa6:	42a6      	cmp	r6, r4
 8009fa8:	d105      	bne.n	8009fb6 <__libc_init_array+0x2e>
 8009faa:	bd70      	pop	{r4, r5, r6, pc}
 8009fac:	f855 3b04 	ldr.w	r3, [r5], #4
 8009fb0:	4798      	blx	r3
 8009fb2:	3601      	adds	r6, #1
 8009fb4:	e7ee      	b.n	8009f94 <__libc_init_array+0xc>
 8009fb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009fba:	4798      	blx	r3
 8009fbc:	3601      	adds	r6, #1
 8009fbe:	e7f2      	b.n	8009fa6 <__libc_init_array+0x1e>
 8009fc0:	0800a008 	.word	0x0800a008
 8009fc4:	0800a008 	.word	0x0800a008
 8009fc8:	0800a008 	.word	0x0800a008
 8009fcc:	0800a00c 	.word	0x0800a00c

08009fd0 <_init>:
 8009fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fd2:	bf00      	nop
 8009fd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fd6:	bc08      	pop	{r3}
 8009fd8:	469e      	mov	lr, r3
 8009fda:	4770      	bx	lr

08009fdc <_fini>:
 8009fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fde:	bf00      	nop
 8009fe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fe2:	bc08      	pop	{r3}
 8009fe4:	469e      	mov	lr, r3
 8009fe6:	4770      	bx	lr
