
Fault_Diagnosis_Electric_Motor_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b4bc  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000534  0810b760  0810b760  0001b760  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0810bc94  0810bc94  0001bc94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0810bc9c  0810bc9c  0001bc9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0810bca0  0810bca0  0001bca0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000234  10000000  0810bca4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0003eba4  10000234  0810bed8  00020234  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  1003edd8  0810bed8  0002edd8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY
 10 .debug_info   00020f8f  00000000  00000000  00020264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000354a  00000000  00000000  000411f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000e58  00000000  00000000  00044740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000d60  00000000  00000000  00045598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003c321  00000000  00000000  000462f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000139fd  00000000  00000000  00082619  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00186059  00000000  00000000  00096016  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  0021c06f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005134  00000000  00000000  0021c0c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	10000234 	.word	0x10000234
 81002bc:	00000000 	.word	0x00000000
 81002c0:	0810b744 	.word	0x0810b744

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	10000238 	.word	0x10000238
 81002dc:	0810b744 	.word	0x0810b744

081002e0 <strlen>:
 81002e0:	4603      	mov	r3, r0
 81002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 81002e6:	2a00      	cmp	r2, #0
 81002e8:	d1fb      	bne.n	81002e2 <strlen+0x2>
 81002ea:	1a18      	subs	r0, r3, r0
 81002ec:	3801      	subs	r0, #1
 81002ee:	4770      	bx	lr

081002f0 <memchr>:
 81002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 81002f4:	2a10      	cmp	r2, #16
 81002f6:	db2b      	blt.n	8100350 <memchr+0x60>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	d008      	beq.n	8100310 <memchr+0x20>
 81002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100302:	3a01      	subs	r2, #1
 8100304:	428b      	cmp	r3, r1
 8100306:	d02d      	beq.n	8100364 <memchr+0x74>
 8100308:	f010 0f07 	tst.w	r0, #7
 810030c:	b342      	cbz	r2, 8100360 <memchr+0x70>
 810030e:	d1f6      	bne.n	81002fe <memchr+0xe>
 8100310:	b4f0      	push	{r4, r5, r6, r7}
 8100312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810031a:	f022 0407 	bic.w	r4, r2, #7
 810031e:	f07f 0700 	mvns.w	r7, #0
 8100322:	2300      	movs	r3, #0
 8100324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100328:	3c08      	subs	r4, #8
 810032a:	ea85 0501 	eor.w	r5, r5, r1
 810032e:	ea86 0601 	eor.w	r6, r6, r1
 8100332:	fa85 f547 	uadd8	r5, r5, r7
 8100336:	faa3 f587 	sel	r5, r3, r7
 810033a:	fa86 f647 	uadd8	r6, r6, r7
 810033e:	faa5 f687 	sel	r6, r5, r7
 8100342:	b98e      	cbnz	r6, 8100368 <memchr+0x78>
 8100344:	d1ee      	bne.n	8100324 <memchr+0x34>
 8100346:	bcf0      	pop	{r4, r5, r6, r7}
 8100348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 810034c:	f002 0207 	and.w	r2, r2, #7
 8100350:	b132      	cbz	r2, 8100360 <memchr+0x70>
 8100352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100356:	3a01      	subs	r2, #1
 8100358:	ea83 0301 	eor.w	r3, r3, r1
 810035c:	b113      	cbz	r3, 8100364 <memchr+0x74>
 810035e:	d1f8      	bne.n	8100352 <memchr+0x62>
 8100360:	2000      	movs	r0, #0
 8100362:	4770      	bx	lr
 8100364:	3801      	subs	r0, #1
 8100366:	4770      	bx	lr
 8100368:	2d00      	cmp	r5, #0
 810036a:	bf06      	itte	eq
 810036c:	4635      	moveq	r5, r6
 810036e:	3803      	subeq	r0, #3
 8100370:	3807      	subne	r0, #7
 8100372:	f015 0f01 	tst.w	r5, #1
 8100376:	d107      	bne.n	8100388 <memchr+0x98>
 8100378:	3001      	adds	r0, #1
 810037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 810037e:	bf02      	ittt	eq
 8100380:	3001      	addeq	r0, #1
 8100382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8100386:	3001      	addeq	r0, #1
 8100388:	bcf0      	pop	{r4, r5, r6, r7}
 810038a:	3801      	subs	r0, #1
 810038c:	4770      	bx	lr
 810038e:	bf00      	nop

08100390 <__aeabi_drsub>:
 8100390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8100394:	e002      	b.n	810039c <__adddf3>
 8100396:	bf00      	nop

08100398 <__aeabi_dsub>:
 8100398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0810039c <__adddf3>:
 810039c:	b530      	push	{r4, r5, lr}
 810039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81003a6:	ea94 0f05 	teq	r4, r5
 81003aa:	bf08      	it	eq
 81003ac:	ea90 0f02 	teqeq	r0, r2
 81003b0:	bf1f      	itttt	ne
 81003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 81003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 81003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 81003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81003c2:	f000 80e2 	beq.w	810058a <__adddf3+0x1ee>
 81003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 81003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 81003ce:	bfb8      	it	lt
 81003d0:	426d      	neglt	r5, r5
 81003d2:	dd0c      	ble.n	81003ee <__adddf3+0x52>
 81003d4:	442c      	add	r4, r5
 81003d6:	ea80 0202 	eor.w	r2, r0, r2
 81003da:	ea81 0303 	eor.w	r3, r1, r3
 81003de:	ea82 0000 	eor.w	r0, r2, r0
 81003e2:	ea83 0101 	eor.w	r1, r3, r1
 81003e6:	ea80 0202 	eor.w	r2, r0, r2
 81003ea:	ea81 0303 	eor.w	r3, r1, r3
 81003ee:	2d36      	cmp	r5, #54	; 0x36
 81003f0:	bf88      	it	hi
 81003f2:	bd30      	pophi	{r4, r5, pc}
 81003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 81003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8100400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8100404:	d002      	beq.n	810040c <__adddf3+0x70>
 8100406:	4240      	negs	r0, r0
 8100408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8100410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100418:	d002      	beq.n	8100420 <__adddf3+0x84>
 810041a:	4252      	negs	r2, r2
 810041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100420:	ea94 0f05 	teq	r4, r5
 8100424:	f000 80a7 	beq.w	8100576 <__adddf3+0x1da>
 8100428:	f1a4 0401 	sub.w	r4, r4, #1
 810042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100430:	db0d      	blt.n	810044e <__adddf3+0xb2>
 8100432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100436:	fa22 f205 	lsr.w	r2, r2, r5
 810043a:	1880      	adds	r0, r0, r2
 810043c:	f141 0100 	adc.w	r1, r1, #0
 8100440:	fa03 f20e 	lsl.w	r2, r3, lr
 8100444:	1880      	adds	r0, r0, r2
 8100446:	fa43 f305 	asr.w	r3, r3, r5
 810044a:	4159      	adcs	r1, r3
 810044c:	e00e      	b.n	810046c <__adddf3+0xd0>
 810044e:	f1a5 0520 	sub.w	r5, r5, #32
 8100452:	f10e 0e20 	add.w	lr, lr, #32
 8100456:	2a01      	cmp	r2, #1
 8100458:	fa03 fc0e 	lsl.w	ip, r3, lr
 810045c:	bf28      	it	cs
 810045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8100462:	fa43 f305 	asr.w	r3, r3, r5
 8100466:	18c0      	adds	r0, r0, r3
 8100468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 810046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100470:	d507      	bpl.n	8100482 <__adddf3+0xe6>
 8100472:	f04f 0e00 	mov.w	lr, #0
 8100476:	f1dc 0c00 	rsbs	ip, ip, #0
 810047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 810047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8100482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8100486:	d31b      	bcc.n	81004c0 <__adddf3+0x124>
 8100488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 810048c:	d30c      	bcc.n	81004a8 <__adddf3+0x10c>
 810048e:	0849      	lsrs	r1, r1, #1
 8100490:	ea5f 0030 	movs.w	r0, r0, rrx
 8100494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8100498:	f104 0401 	add.w	r4, r4, #1
 810049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 81004a4:	f080 809a 	bcs.w	81005dc <__adddf3+0x240>
 81004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 81004ac:	bf08      	it	eq
 81004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81004b2:	f150 0000 	adcs.w	r0, r0, #0
 81004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81004ba:	ea41 0105 	orr.w	r1, r1, r5
 81004be:	bd30      	pop	{r4, r5, pc}
 81004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 81004c4:	4140      	adcs	r0, r0
 81004c6:	eb41 0101 	adc.w	r1, r1, r1
 81004ca:	3c01      	subs	r4, #1
 81004cc:	bf28      	it	cs
 81004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 81004d2:	d2e9      	bcs.n	81004a8 <__adddf3+0x10c>
 81004d4:	f091 0f00 	teq	r1, #0
 81004d8:	bf04      	itt	eq
 81004da:	4601      	moveq	r1, r0
 81004dc:	2000      	moveq	r0, #0
 81004de:	fab1 f381 	clz	r3, r1
 81004e2:	bf08      	it	eq
 81004e4:	3320      	addeq	r3, #32
 81004e6:	f1a3 030b 	sub.w	r3, r3, #11
 81004ea:	f1b3 0220 	subs.w	r2, r3, #32
 81004ee:	da0c      	bge.n	810050a <__adddf3+0x16e>
 81004f0:	320c      	adds	r2, #12
 81004f2:	dd08      	ble.n	8100506 <__adddf3+0x16a>
 81004f4:	f102 0c14 	add.w	ip, r2, #20
 81004f8:	f1c2 020c 	rsb	r2, r2, #12
 81004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8100500:	fa21 f102 	lsr.w	r1, r1, r2
 8100504:	e00c      	b.n	8100520 <__adddf3+0x184>
 8100506:	f102 0214 	add.w	r2, r2, #20
 810050a:	bfd8      	it	le
 810050c:	f1c2 0c20 	rsble	ip, r2, #32
 8100510:	fa01 f102 	lsl.w	r1, r1, r2
 8100514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100518:	bfdc      	itt	le
 810051a:	ea41 010c 	orrle.w	r1, r1, ip
 810051e:	4090      	lslle	r0, r2
 8100520:	1ae4      	subs	r4, r4, r3
 8100522:	bfa2      	ittt	ge
 8100524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100528:	4329      	orrge	r1, r5
 810052a:	bd30      	popge	{r4, r5, pc}
 810052c:	ea6f 0404 	mvn.w	r4, r4
 8100530:	3c1f      	subs	r4, #31
 8100532:	da1c      	bge.n	810056e <__adddf3+0x1d2>
 8100534:	340c      	adds	r4, #12
 8100536:	dc0e      	bgt.n	8100556 <__adddf3+0x1ba>
 8100538:	f104 0414 	add.w	r4, r4, #20
 810053c:	f1c4 0220 	rsb	r2, r4, #32
 8100540:	fa20 f004 	lsr.w	r0, r0, r4
 8100544:	fa01 f302 	lsl.w	r3, r1, r2
 8100548:	ea40 0003 	orr.w	r0, r0, r3
 810054c:	fa21 f304 	lsr.w	r3, r1, r4
 8100550:	ea45 0103 	orr.w	r1, r5, r3
 8100554:	bd30      	pop	{r4, r5, pc}
 8100556:	f1c4 040c 	rsb	r4, r4, #12
 810055a:	f1c4 0220 	rsb	r2, r4, #32
 810055e:	fa20 f002 	lsr.w	r0, r0, r2
 8100562:	fa01 f304 	lsl.w	r3, r1, r4
 8100566:	ea40 0003 	orr.w	r0, r0, r3
 810056a:	4629      	mov	r1, r5
 810056c:	bd30      	pop	{r4, r5, pc}
 810056e:	fa21 f004 	lsr.w	r0, r1, r4
 8100572:	4629      	mov	r1, r5
 8100574:	bd30      	pop	{r4, r5, pc}
 8100576:	f094 0f00 	teq	r4, #0
 810057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 810057e:	bf06      	itte	eq
 8100580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8100584:	3401      	addeq	r4, #1
 8100586:	3d01      	subne	r5, #1
 8100588:	e74e      	b.n	8100428 <__adddf3+0x8c>
 810058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810058e:	bf18      	it	ne
 8100590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8100594:	d029      	beq.n	81005ea <__adddf3+0x24e>
 8100596:	ea94 0f05 	teq	r4, r5
 810059a:	bf08      	it	eq
 810059c:	ea90 0f02 	teqeq	r0, r2
 81005a0:	d005      	beq.n	81005ae <__adddf3+0x212>
 81005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 81005a6:	bf04      	itt	eq
 81005a8:	4619      	moveq	r1, r3
 81005aa:	4610      	moveq	r0, r2
 81005ac:	bd30      	pop	{r4, r5, pc}
 81005ae:	ea91 0f03 	teq	r1, r3
 81005b2:	bf1e      	ittt	ne
 81005b4:	2100      	movne	r1, #0
 81005b6:	2000      	movne	r0, #0
 81005b8:	bd30      	popne	{r4, r5, pc}
 81005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 81005be:	d105      	bne.n	81005cc <__adddf3+0x230>
 81005c0:	0040      	lsls	r0, r0, #1
 81005c2:	4149      	adcs	r1, r1
 81005c4:	bf28      	it	cs
 81005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 81005ca:	bd30      	pop	{r4, r5, pc}
 81005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 81005d0:	bf3c      	itt	cc
 81005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 81005d6:	bd30      	popcc	{r4, r5, pc}
 81005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 81005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 81005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 81005e4:	f04f 0000 	mov.w	r0, #0
 81005e8:	bd30      	pop	{r4, r5, pc}
 81005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81005ee:	bf1a      	itte	ne
 81005f0:	4619      	movne	r1, r3
 81005f2:	4610      	movne	r0, r2
 81005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 81005f8:	bf1c      	itt	ne
 81005fa:	460b      	movne	r3, r1
 81005fc:	4602      	movne	r2, r0
 81005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100602:	bf06      	itte	eq
 8100604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100608:	ea91 0f03 	teqeq	r1, r3
 810060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8100610:	bd30      	pop	{r4, r5, pc}
 8100612:	bf00      	nop

08100614 <__aeabi_ui2d>:
 8100614:	f090 0f00 	teq	r0, #0
 8100618:	bf04      	itt	eq
 810061a:	2100      	moveq	r1, #0
 810061c:	4770      	bxeq	lr
 810061e:	b530      	push	{r4, r5, lr}
 8100620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100628:	f04f 0500 	mov.w	r5, #0
 810062c:	f04f 0100 	mov.w	r1, #0
 8100630:	e750      	b.n	81004d4 <__adddf3+0x138>
 8100632:	bf00      	nop

08100634 <__aeabi_i2d>:
 8100634:	f090 0f00 	teq	r0, #0
 8100638:	bf04      	itt	eq
 810063a:	2100      	moveq	r1, #0
 810063c:	4770      	bxeq	lr
 810063e:	b530      	push	{r4, r5, lr}
 8100640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 810064c:	bf48      	it	mi
 810064e:	4240      	negmi	r0, r0
 8100650:	f04f 0100 	mov.w	r1, #0
 8100654:	e73e      	b.n	81004d4 <__adddf3+0x138>
 8100656:	bf00      	nop

08100658 <__aeabi_f2d>:
 8100658:	0042      	lsls	r2, r0, #1
 810065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 810065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8100662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8100666:	bf1f      	itttt	ne
 8100668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 810066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8100670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8100674:	4770      	bxne	lr
 8100676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 810067a:	bf08      	it	eq
 810067c:	4770      	bxeq	lr
 810067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8100682:	bf04      	itt	eq
 8100684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8100688:	4770      	bxeq	lr
 810068a:	b530      	push	{r4, r5, lr}
 810068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8100690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100698:	e71c      	b.n	81004d4 <__adddf3+0x138>
 810069a:	bf00      	nop

0810069c <__aeabi_ul2d>:
 810069c:	ea50 0201 	orrs.w	r2, r0, r1
 81006a0:	bf08      	it	eq
 81006a2:	4770      	bxeq	lr
 81006a4:	b530      	push	{r4, r5, lr}
 81006a6:	f04f 0500 	mov.w	r5, #0
 81006aa:	e00a      	b.n	81006c2 <__aeabi_l2d+0x16>

081006ac <__aeabi_l2d>:
 81006ac:	ea50 0201 	orrs.w	r2, r0, r1
 81006b0:	bf08      	it	eq
 81006b2:	4770      	bxeq	lr
 81006b4:	b530      	push	{r4, r5, lr}
 81006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 81006ba:	d502      	bpl.n	81006c2 <__aeabi_l2d+0x16>
 81006bc:	4240      	negs	r0, r0
 81006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 81006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 81006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 81006ce:	f43f aed8 	beq.w	8100482 <__adddf3+0xe6>
 81006d2:	f04f 0203 	mov.w	r2, #3
 81006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006da:	bf18      	it	ne
 81006dc:	3203      	addne	r2, #3
 81006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006e2:	bf18      	it	ne
 81006e4:	3203      	addne	r2, #3
 81006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 81006ea:	f1c2 0320 	rsb	r3, r2, #32
 81006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 81006f2:	fa20 f002 	lsr.w	r0, r0, r2
 81006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 81006fa:	ea40 000e 	orr.w	r0, r0, lr
 81006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8100702:	4414      	add	r4, r2
 8100704:	e6bd      	b.n	8100482 <__adddf3+0xe6>
 8100706:	bf00      	nop

08100708 <__aeabi_dmul>:
 8100708:	b570      	push	{r4, r5, r6, lr}
 810070a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 810070e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100712:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8100716:	bf1d      	ittte	ne
 8100718:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 810071c:	ea94 0f0c 	teqne	r4, ip
 8100720:	ea95 0f0c 	teqne	r5, ip
 8100724:	f000 f8de 	bleq	81008e4 <__aeabi_dmul+0x1dc>
 8100728:	442c      	add	r4, r5
 810072a:	ea81 0603 	eor.w	r6, r1, r3
 810072e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8100732:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8100736:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 810073a:	bf18      	it	ne
 810073c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8100740:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100744:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8100748:	d038      	beq.n	81007bc <__aeabi_dmul+0xb4>
 810074a:	fba0 ce02 	umull	ip, lr, r0, r2
 810074e:	f04f 0500 	mov.w	r5, #0
 8100752:	fbe1 e502 	umlal	lr, r5, r1, r2
 8100756:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 810075a:	fbe0 e503 	umlal	lr, r5, r0, r3
 810075e:	f04f 0600 	mov.w	r6, #0
 8100762:	fbe1 5603 	umlal	r5, r6, r1, r3
 8100766:	f09c 0f00 	teq	ip, #0
 810076a:	bf18      	it	ne
 810076c:	f04e 0e01 	orrne.w	lr, lr, #1
 8100770:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8100774:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8100778:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 810077c:	d204      	bcs.n	8100788 <__aeabi_dmul+0x80>
 810077e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8100782:	416d      	adcs	r5, r5
 8100784:	eb46 0606 	adc.w	r6, r6, r6
 8100788:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 810078c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8100790:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8100794:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8100798:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 810079c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 81007a0:	bf88      	it	hi
 81007a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 81007a6:	d81e      	bhi.n	81007e6 <__aeabi_dmul+0xde>
 81007a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 81007ac:	bf08      	it	eq
 81007ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 81007b2:	f150 0000 	adcs.w	r0, r0, #0
 81007b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81007ba:	bd70      	pop	{r4, r5, r6, pc}
 81007bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 81007c0:	ea46 0101 	orr.w	r1, r6, r1
 81007c4:	ea40 0002 	orr.w	r0, r0, r2
 81007c8:	ea81 0103 	eor.w	r1, r1, r3
 81007cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 81007d0:	bfc2      	ittt	gt
 81007d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 81007d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 81007da:	bd70      	popgt	{r4, r5, r6, pc}
 81007dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 81007e0:	f04f 0e00 	mov.w	lr, #0
 81007e4:	3c01      	subs	r4, #1
 81007e6:	f300 80ab 	bgt.w	8100940 <__aeabi_dmul+0x238>
 81007ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 81007ee:	bfde      	ittt	le
 81007f0:	2000      	movle	r0, #0
 81007f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 81007f6:	bd70      	pople	{r4, r5, r6, pc}
 81007f8:	f1c4 0400 	rsb	r4, r4, #0
 81007fc:	3c20      	subs	r4, #32
 81007fe:	da35      	bge.n	810086c <__aeabi_dmul+0x164>
 8100800:	340c      	adds	r4, #12
 8100802:	dc1b      	bgt.n	810083c <__aeabi_dmul+0x134>
 8100804:	f104 0414 	add.w	r4, r4, #20
 8100808:	f1c4 0520 	rsb	r5, r4, #32
 810080c:	fa00 f305 	lsl.w	r3, r0, r5
 8100810:	fa20 f004 	lsr.w	r0, r0, r4
 8100814:	fa01 f205 	lsl.w	r2, r1, r5
 8100818:	ea40 0002 	orr.w	r0, r0, r2
 810081c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8100820:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100824:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100828:	fa21 f604 	lsr.w	r6, r1, r4
 810082c:	eb42 0106 	adc.w	r1, r2, r6
 8100830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100834:	bf08      	it	eq
 8100836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810083a:	bd70      	pop	{r4, r5, r6, pc}
 810083c:	f1c4 040c 	rsb	r4, r4, #12
 8100840:	f1c4 0520 	rsb	r5, r4, #32
 8100844:	fa00 f304 	lsl.w	r3, r0, r4
 8100848:	fa20 f005 	lsr.w	r0, r0, r5
 810084c:	fa01 f204 	lsl.w	r2, r1, r4
 8100850:	ea40 0002 	orr.w	r0, r0, r2
 8100854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100858:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 810085c:	f141 0100 	adc.w	r1, r1, #0
 8100860:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100864:	bf08      	it	eq
 8100866:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810086a:	bd70      	pop	{r4, r5, r6, pc}
 810086c:	f1c4 0520 	rsb	r5, r4, #32
 8100870:	fa00 f205 	lsl.w	r2, r0, r5
 8100874:	ea4e 0e02 	orr.w	lr, lr, r2
 8100878:	fa20 f304 	lsr.w	r3, r0, r4
 810087c:	fa01 f205 	lsl.w	r2, r1, r5
 8100880:	ea43 0302 	orr.w	r3, r3, r2
 8100884:	fa21 f004 	lsr.w	r0, r1, r4
 8100888:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 810088c:	fa21 f204 	lsr.w	r2, r1, r4
 8100890:	ea20 0002 	bic.w	r0, r0, r2
 8100894:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8100898:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 810089c:	bf08      	it	eq
 810089e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81008a2:	bd70      	pop	{r4, r5, r6, pc}
 81008a4:	f094 0f00 	teq	r4, #0
 81008a8:	d10f      	bne.n	81008ca <__aeabi_dmul+0x1c2>
 81008aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 81008ae:	0040      	lsls	r0, r0, #1
 81008b0:	eb41 0101 	adc.w	r1, r1, r1
 81008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 81008b8:	bf08      	it	eq
 81008ba:	3c01      	subeq	r4, #1
 81008bc:	d0f7      	beq.n	81008ae <__aeabi_dmul+0x1a6>
 81008be:	ea41 0106 	orr.w	r1, r1, r6
 81008c2:	f095 0f00 	teq	r5, #0
 81008c6:	bf18      	it	ne
 81008c8:	4770      	bxne	lr
 81008ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 81008ce:	0052      	lsls	r2, r2, #1
 81008d0:	eb43 0303 	adc.w	r3, r3, r3
 81008d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 81008d8:	bf08      	it	eq
 81008da:	3d01      	subeq	r5, #1
 81008dc:	d0f7      	beq.n	81008ce <__aeabi_dmul+0x1c6>
 81008de:	ea43 0306 	orr.w	r3, r3, r6
 81008e2:	4770      	bx	lr
 81008e4:	ea94 0f0c 	teq	r4, ip
 81008e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 81008ec:	bf18      	it	ne
 81008ee:	ea95 0f0c 	teqne	r5, ip
 81008f2:	d00c      	beq.n	810090e <__aeabi_dmul+0x206>
 81008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 81008f8:	bf18      	it	ne
 81008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 81008fe:	d1d1      	bne.n	81008a4 <__aeabi_dmul+0x19c>
 8100900:	ea81 0103 	eor.w	r1, r1, r3
 8100904:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100908:	f04f 0000 	mov.w	r0, #0
 810090c:	bd70      	pop	{r4, r5, r6, pc}
 810090e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100912:	bf06      	itte	eq
 8100914:	4610      	moveq	r0, r2
 8100916:	4619      	moveq	r1, r3
 8100918:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810091c:	d019      	beq.n	8100952 <__aeabi_dmul+0x24a>
 810091e:	ea94 0f0c 	teq	r4, ip
 8100922:	d102      	bne.n	810092a <__aeabi_dmul+0x222>
 8100924:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100928:	d113      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810092a:	ea95 0f0c 	teq	r5, ip
 810092e:	d105      	bne.n	810093c <__aeabi_dmul+0x234>
 8100930:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8100934:	bf1c      	itt	ne
 8100936:	4610      	movne	r0, r2
 8100938:	4619      	movne	r1, r3
 810093a:	d10a      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810093c:	ea81 0103 	eor.w	r1, r1, r3
 8100940:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100944:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100948:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 810094c:	f04f 0000 	mov.w	r0, #0
 8100950:	bd70      	pop	{r4, r5, r6, pc}
 8100952:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100956:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 810095a:	bd70      	pop	{r4, r5, r6, pc}

0810095c <__aeabi_ddiv>:
 810095c:	b570      	push	{r4, r5, r6, lr}
 810095e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8100962:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100966:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 810096a:	bf1d      	ittte	ne
 810096c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8100970:	ea94 0f0c 	teqne	r4, ip
 8100974:	ea95 0f0c 	teqne	r5, ip
 8100978:	f000 f8a7 	bleq	8100aca <__aeabi_ddiv+0x16e>
 810097c:	eba4 0405 	sub.w	r4, r4, r5
 8100980:	ea81 0e03 	eor.w	lr, r1, r3
 8100984:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100988:	ea4f 3101 	mov.w	r1, r1, lsl #12
 810098c:	f000 8088 	beq.w	8100aa0 <__aeabi_ddiv+0x144>
 8100990:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100994:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8100998:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 810099c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 81009a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 81009a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 81009a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 81009ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 81009b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 81009b4:	429d      	cmp	r5, r3
 81009b6:	bf08      	it	eq
 81009b8:	4296      	cmpeq	r6, r2
 81009ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 81009be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 81009c2:	d202      	bcs.n	81009ca <__aeabi_ddiv+0x6e>
 81009c4:	085b      	lsrs	r3, r3, #1
 81009c6:	ea4f 0232 	mov.w	r2, r2, rrx
 81009ca:	1ab6      	subs	r6, r6, r2
 81009cc:	eb65 0503 	sbc.w	r5, r5, r3
 81009d0:	085b      	lsrs	r3, r3, #1
 81009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 81009da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 81009de:	ebb6 0e02 	subs.w	lr, r6, r2
 81009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009e6:	bf22      	ittt	cs
 81009e8:	1ab6      	subcs	r6, r6, r2
 81009ea:	4675      	movcs	r5, lr
 81009ec:	ea40 000c 	orrcs.w	r0, r0, ip
 81009f0:	085b      	lsrs	r3, r3, #1
 81009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 81009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009fe:	bf22      	ittt	cs
 8100a00:	1ab6      	subcs	r6, r6, r2
 8100a02:	4675      	movcs	r5, lr
 8100a04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100a08:	085b      	lsrs	r3, r3, #1
 8100a0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a0e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a12:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a16:	bf22      	ittt	cs
 8100a18:	1ab6      	subcs	r6, r6, r2
 8100a1a:	4675      	movcs	r5, lr
 8100a1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100a20:	085b      	lsrs	r3, r3, #1
 8100a22:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a26:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a2a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a2e:	bf22      	ittt	cs
 8100a30:	1ab6      	subcs	r6, r6, r2
 8100a32:	4675      	movcs	r5, lr
 8100a34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100a38:	ea55 0e06 	orrs.w	lr, r5, r6
 8100a3c:	d018      	beq.n	8100a70 <__aeabi_ddiv+0x114>
 8100a3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8100a42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8100a46:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8100a4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8100a4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8100a52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8100a56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8100a5a:	d1c0      	bne.n	81009de <__aeabi_ddiv+0x82>
 8100a5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a60:	d10b      	bne.n	8100a7a <__aeabi_ddiv+0x11e>
 8100a62:	ea41 0100 	orr.w	r1, r1, r0
 8100a66:	f04f 0000 	mov.w	r0, #0
 8100a6a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8100a6e:	e7b6      	b.n	81009de <__aeabi_ddiv+0x82>
 8100a70:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a74:	bf04      	itt	eq
 8100a76:	4301      	orreq	r1, r0
 8100a78:	2000      	moveq	r0, #0
 8100a7a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8100a7e:	bf88      	it	hi
 8100a80:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8100a84:	f63f aeaf 	bhi.w	81007e6 <__aeabi_dmul+0xde>
 8100a88:	ebb5 0c03 	subs.w	ip, r5, r3
 8100a8c:	bf04      	itt	eq
 8100a8e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8100a92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8100a96:	f150 0000 	adcs.w	r0, r0, #0
 8100a9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100a9e:	bd70      	pop	{r4, r5, r6, pc}
 8100aa0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8100aa4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8100aa8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8100aac:	bfc2      	ittt	gt
 8100aae:	ebd4 050c 	rsbsgt	r5, r4, ip
 8100ab2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100ab6:	bd70      	popgt	{r4, r5, r6, pc}
 8100ab8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100abc:	f04f 0e00 	mov.w	lr, #0
 8100ac0:	3c01      	subs	r4, #1
 8100ac2:	e690      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100ac4:	ea45 0e06 	orr.w	lr, r5, r6
 8100ac8:	e68d      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100aca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100ace:	ea94 0f0c 	teq	r4, ip
 8100ad2:	bf08      	it	eq
 8100ad4:	ea95 0f0c 	teqeq	r5, ip
 8100ad8:	f43f af3b 	beq.w	8100952 <__aeabi_dmul+0x24a>
 8100adc:	ea94 0f0c 	teq	r4, ip
 8100ae0:	d10a      	bne.n	8100af8 <__aeabi_ddiv+0x19c>
 8100ae2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100ae6:	f47f af34 	bne.w	8100952 <__aeabi_dmul+0x24a>
 8100aea:	ea95 0f0c 	teq	r5, ip
 8100aee:	f47f af25 	bne.w	810093c <__aeabi_dmul+0x234>
 8100af2:	4610      	mov	r0, r2
 8100af4:	4619      	mov	r1, r3
 8100af6:	e72c      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100af8:	ea95 0f0c 	teq	r5, ip
 8100afc:	d106      	bne.n	8100b0c <__aeabi_ddiv+0x1b0>
 8100afe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100b02:	f43f aefd 	beq.w	8100900 <__aeabi_dmul+0x1f8>
 8100b06:	4610      	mov	r0, r2
 8100b08:	4619      	mov	r1, r3
 8100b0a:	e722      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100b0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100b10:	bf18      	it	ne
 8100b12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100b16:	f47f aec5 	bne.w	81008a4 <__aeabi_dmul+0x19c>
 8100b1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100b1e:	f47f af0d 	bne.w	810093c <__aeabi_dmul+0x234>
 8100b22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100b26:	f47f aeeb 	bne.w	8100900 <__aeabi_dmul+0x1f8>
 8100b2a:	e712      	b.n	8100952 <__aeabi_dmul+0x24a>

08100b2c <__gedf2>:
 8100b2c:	f04f 3cff 	mov.w	ip, #4294967295
 8100b30:	e006      	b.n	8100b40 <__cmpdf2+0x4>
 8100b32:	bf00      	nop

08100b34 <__ledf2>:
 8100b34:	f04f 0c01 	mov.w	ip, #1
 8100b38:	e002      	b.n	8100b40 <__cmpdf2+0x4>
 8100b3a:	bf00      	nop

08100b3c <__cmpdf2>:
 8100b3c:	f04f 0c01 	mov.w	ip, #1
 8100b40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b50:	bf18      	it	ne
 8100b52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100b56:	d01b      	beq.n	8100b90 <__cmpdf2+0x54>
 8100b58:	b001      	add	sp, #4
 8100b5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100b5e:	bf0c      	ite	eq
 8100b60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100b64:	ea91 0f03 	teqne	r1, r3
 8100b68:	bf02      	ittt	eq
 8100b6a:	ea90 0f02 	teqeq	r0, r2
 8100b6e:	2000      	moveq	r0, #0
 8100b70:	4770      	bxeq	lr
 8100b72:	f110 0f00 	cmn.w	r0, #0
 8100b76:	ea91 0f03 	teq	r1, r3
 8100b7a:	bf58      	it	pl
 8100b7c:	4299      	cmppl	r1, r3
 8100b7e:	bf08      	it	eq
 8100b80:	4290      	cmpeq	r0, r2
 8100b82:	bf2c      	ite	cs
 8100b84:	17d8      	asrcs	r0, r3, #31
 8100b86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100b8a:	f040 0001 	orr.w	r0, r0, #1
 8100b8e:	4770      	bx	lr
 8100b90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b98:	d102      	bne.n	8100ba0 <__cmpdf2+0x64>
 8100b9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100b9e:	d107      	bne.n	8100bb0 <__cmpdf2+0x74>
 8100ba0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100ba8:	d1d6      	bne.n	8100b58 <__cmpdf2+0x1c>
 8100baa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100bae:	d0d3      	beq.n	8100b58 <__cmpdf2+0x1c>
 8100bb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100bb4:	4770      	bx	lr
 8100bb6:	bf00      	nop

08100bb8 <__aeabi_cdrcmple>:
 8100bb8:	4684      	mov	ip, r0
 8100bba:	4610      	mov	r0, r2
 8100bbc:	4662      	mov	r2, ip
 8100bbe:	468c      	mov	ip, r1
 8100bc0:	4619      	mov	r1, r3
 8100bc2:	4663      	mov	r3, ip
 8100bc4:	e000      	b.n	8100bc8 <__aeabi_cdcmpeq>
 8100bc6:	bf00      	nop

08100bc8 <__aeabi_cdcmpeq>:
 8100bc8:	b501      	push	{r0, lr}
 8100bca:	f7ff ffb7 	bl	8100b3c <__cmpdf2>
 8100bce:	2800      	cmp	r0, #0
 8100bd0:	bf48      	it	mi
 8100bd2:	f110 0f00 	cmnmi.w	r0, #0
 8100bd6:	bd01      	pop	{r0, pc}

08100bd8 <__aeabi_dcmpeq>:
 8100bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bdc:	f7ff fff4 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100be0:	bf0c      	ite	eq
 8100be2:	2001      	moveq	r0, #1
 8100be4:	2000      	movne	r0, #0
 8100be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bea:	bf00      	nop

08100bec <__aeabi_dcmplt>:
 8100bec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bf0:	f7ff ffea 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100bf4:	bf34      	ite	cc
 8100bf6:	2001      	movcc	r0, #1
 8100bf8:	2000      	movcs	r0, #0
 8100bfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bfe:	bf00      	nop

08100c00 <__aeabi_dcmple>:
 8100c00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c04:	f7ff ffe0 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100c08:	bf94      	ite	ls
 8100c0a:	2001      	movls	r0, #1
 8100c0c:	2000      	movhi	r0, #0
 8100c0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c12:	bf00      	nop

08100c14 <__aeabi_dcmpge>:
 8100c14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c18:	f7ff ffce 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c1c:	bf94      	ite	ls
 8100c1e:	2001      	movls	r0, #1
 8100c20:	2000      	movhi	r0, #0
 8100c22:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c26:	bf00      	nop

08100c28 <__aeabi_dcmpgt>:
 8100c28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c2c:	f7ff ffc4 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c30:	bf34      	ite	cc
 8100c32:	2001      	movcc	r0, #1
 8100c34:	2000      	movcs	r0, #0
 8100c36:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c3a:	bf00      	nop

08100c3c <__aeabi_dcmpun>:
 8100c3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c44:	d102      	bne.n	8100c4c <__aeabi_dcmpun+0x10>
 8100c46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100c4a:	d10a      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c54:	d102      	bne.n	8100c5c <__aeabi_dcmpun+0x20>
 8100c56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100c5a:	d102      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c5c:	f04f 0000 	mov.w	r0, #0
 8100c60:	4770      	bx	lr
 8100c62:	f04f 0001 	mov.w	r0, #1
 8100c66:	4770      	bx	lr

08100c68 <__aeabi_d2iz>:
 8100c68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100c6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100c70:	d215      	bcs.n	8100c9e <__aeabi_d2iz+0x36>
 8100c72:	d511      	bpl.n	8100c98 <__aeabi_d2iz+0x30>
 8100c74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100c78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100c7c:	d912      	bls.n	8100ca4 <__aeabi_d2iz+0x3c>
 8100c7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100c82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100c86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100c8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8100c8e:	fa23 f002 	lsr.w	r0, r3, r2
 8100c92:	bf18      	it	ne
 8100c94:	4240      	negne	r0, r0
 8100c96:	4770      	bx	lr
 8100c98:	f04f 0000 	mov.w	r0, #0
 8100c9c:	4770      	bx	lr
 8100c9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100ca2:	d105      	bne.n	8100cb0 <__aeabi_d2iz+0x48>
 8100ca4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8100ca8:	bf08      	it	eq
 8100caa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8100cae:	4770      	bx	lr
 8100cb0:	f04f 0000 	mov.w	r0, #0
 8100cb4:	4770      	bx	lr
 8100cb6:	bf00      	nop

08100cb8 <__aeabi_d2uiz>:
 8100cb8:	004a      	lsls	r2, r1, #1
 8100cba:	d211      	bcs.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100cc0:	d211      	bcs.n	8100ce6 <__aeabi_d2uiz+0x2e>
 8100cc2:	d50d      	bpl.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100cc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100ccc:	d40e      	bmi.n	8100cec <__aeabi_d2uiz+0x34>
 8100cce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100cd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100cd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100cda:	fa23 f002 	lsr.w	r0, r3, r2
 8100cde:	4770      	bx	lr
 8100ce0:	f04f 0000 	mov.w	r0, #0
 8100ce4:	4770      	bx	lr
 8100ce6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100cea:	d102      	bne.n	8100cf2 <__aeabi_d2uiz+0x3a>
 8100cec:	f04f 30ff 	mov.w	r0, #4294967295
 8100cf0:	4770      	bx	lr
 8100cf2:	f04f 0000 	mov.w	r0, #0
 8100cf6:	4770      	bx	lr

08100cf8 <__aeabi_d2f>:
 8100cf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100cfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8100d00:	bf24      	itt	cs
 8100d02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8100d06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8100d0a:	d90d      	bls.n	8100d28 <__aeabi_d2f+0x30>
 8100d0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8100d10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8100d14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8100d18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8100d1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8100d20:	bf08      	it	eq
 8100d22:	f020 0001 	biceq.w	r0, r0, #1
 8100d26:	4770      	bx	lr
 8100d28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8100d2c:	d121      	bne.n	8100d72 <__aeabi_d2f+0x7a>
 8100d2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8100d32:	bfbc      	itt	lt
 8100d34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8100d38:	4770      	bxlt	lr
 8100d3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100d3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8100d42:	f1c2 0218 	rsb	r2, r2, #24
 8100d46:	f1c2 0c20 	rsb	ip, r2, #32
 8100d4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8100d4e:	fa20 f002 	lsr.w	r0, r0, r2
 8100d52:	bf18      	it	ne
 8100d54:	f040 0001 	orrne.w	r0, r0, #1
 8100d58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100d5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8100d60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8100d64:	ea40 000c 	orr.w	r0, r0, ip
 8100d68:	fa23 f302 	lsr.w	r3, r3, r2
 8100d6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8100d70:	e7cc      	b.n	8100d0c <__aeabi_d2f+0x14>
 8100d72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8100d76:	d107      	bne.n	8100d88 <__aeabi_d2f+0x90>
 8100d78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8100d7c:	bf1e      	ittt	ne
 8100d7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8100d82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8100d86:	4770      	bxne	lr
 8100d88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8100d8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8100d90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8100d94:	4770      	bx	lr
 8100d96:	bf00      	nop

08100d98 <__aeabi_uldivmod>:
 8100d98:	b953      	cbnz	r3, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9a:	b94a      	cbnz	r2, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9c:	2900      	cmp	r1, #0
 8100d9e:	bf08      	it	eq
 8100da0:	2800      	cmpeq	r0, #0
 8100da2:	bf1c      	itt	ne
 8100da4:	f04f 31ff 	movne.w	r1, #4294967295
 8100da8:	f04f 30ff 	movne.w	r0, #4294967295
 8100dac:	f000 b9a4 	b.w	81010f8 <__aeabi_idiv0>
 8100db0:	f1ad 0c08 	sub.w	ip, sp, #8
 8100db4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100db8:	f000 f83c 	bl	8100e34 <__udivmoddi4>
 8100dbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100dc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100dc4:	b004      	add	sp, #16
 8100dc6:	4770      	bx	lr

08100dc8 <__aeabi_d2lz>:
 8100dc8:	b538      	push	{r3, r4, r5, lr}
 8100dca:	2200      	movs	r2, #0
 8100dcc:	2300      	movs	r3, #0
 8100dce:	4604      	mov	r4, r0
 8100dd0:	460d      	mov	r5, r1
 8100dd2:	f7ff ff0b 	bl	8100bec <__aeabi_dcmplt>
 8100dd6:	b928      	cbnz	r0, 8100de4 <__aeabi_d2lz+0x1c>
 8100dd8:	4620      	mov	r0, r4
 8100dda:	4629      	mov	r1, r5
 8100ddc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8100de0:	f000 b80a 	b.w	8100df8 <__aeabi_d2ulz>
 8100de4:	4620      	mov	r0, r4
 8100de6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8100dea:	f000 f805 	bl	8100df8 <__aeabi_d2ulz>
 8100dee:	4240      	negs	r0, r0
 8100df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100df4:	bd38      	pop	{r3, r4, r5, pc}
 8100df6:	bf00      	nop

08100df8 <__aeabi_d2ulz>:
 8100df8:	b5d0      	push	{r4, r6, r7, lr}
 8100dfa:	4b0c      	ldr	r3, [pc, #48]	; (8100e2c <__aeabi_d2ulz+0x34>)
 8100dfc:	2200      	movs	r2, #0
 8100dfe:	4606      	mov	r6, r0
 8100e00:	460f      	mov	r7, r1
 8100e02:	f7ff fc81 	bl	8100708 <__aeabi_dmul>
 8100e06:	f7ff ff57 	bl	8100cb8 <__aeabi_d2uiz>
 8100e0a:	4604      	mov	r4, r0
 8100e0c:	f7ff fc02 	bl	8100614 <__aeabi_ui2d>
 8100e10:	4b07      	ldr	r3, [pc, #28]	; (8100e30 <__aeabi_d2ulz+0x38>)
 8100e12:	2200      	movs	r2, #0
 8100e14:	f7ff fc78 	bl	8100708 <__aeabi_dmul>
 8100e18:	4602      	mov	r2, r0
 8100e1a:	460b      	mov	r3, r1
 8100e1c:	4630      	mov	r0, r6
 8100e1e:	4639      	mov	r1, r7
 8100e20:	f7ff faba 	bl	8100398 <__aeabi_dsub>
 8100e24:	f7ff ff48 	bl	8100cb8 <__aeabi_d2uiz>
 8100e28:	4621      	mov	r1, r4
 8100e2a:	bdd0      	pop	{r4, r6, r7, pc}
 8100e2c:	3df00000 	.word	0x3df00000
 8100e30:	41f00000 	.word	0x41f00000

08100e34 <__udivmoddi4>:
 8100e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8100e38:	9d08      	ldr	r5, [sp, #32]
 8100e3a:	4604      	mov	r4, r0
 8100e3c:	468c      	mov	ip, r1
 8100e3e:	2b00      	cmp	r3, #0
 8100e40:	f040 8083 	bne.w	8100f4a <__udivmoddi4+0x116>
 8100e44:	428a      	cmp	r2, r1
 8100e46:	4617      	mov	r7, r2
 8100e48:	d947      	bls.n	8100eda <__udivmoddi4+0xa6>
 8100e4a:	fab2 f282 	clz	r2, r2
 8100e4e:	b142      	cbz	r2, 8100e62 <__udivmoddi4+0x2e>
 8100e50:	f1c2 0020 	rsb	r0, r2, #32
 8100e54:	fa24 f000 	lsr.w	r0, r4, r0
 8100e58:	4091      	lsls	r1, r2
 8100e5a:	4097      	lsls	r7, r2
 8100e5c:	ea40 0c01 	orr.w	ip, r0, r1
 8100e60:	4094      	lsls	r4, r2
 8100e62:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8100e66:	0c23      	lsrs	r3, r4, #16
 8100e68:	fbbc f6f8 	udiv	r6, ip, r8
 8100e6c:	fa1f fe87 	uxth.w	lr, r7
 8100e70:	fb08 c116 	mls	r1, r8, r6, ip
 8100e74:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8100e78:	fb06 f10e 	mul.w	r1, r6, lr
 8100e7c:	4299      	cmp	r1, r3
 8100e7e:	d909      	bls.n	8100e94 <__udivmoddi4+0x60>
 8100e80:	18fb      	adds	r3, r7, r3
 8100e82:	f106 30ff 	add.w	r0, r6, #4294967295
 8100e86:	f080 8119 	bcs.w	81010bc <__udivmoddi4+0x288>
 8100e8a:	4299      	cmp	r1, r3
 8100e8c:	f240 8116 	bls.w	81010bc <__udivmoddi4+0x288>
 8100e90:	3e02      	subs	r6, #2
 8100e92:	443b      	add	r3, r7
 8100e94:	1a5b      	subs	r3, r3, r1
 8100e96:	b2a4      	uxth	r4, r4
 8100e98:	fbb3 f0f8 	udiv	r0, r3, r8
 8100e9c:	fb08 3310 	mls	r3, r8, r0, r3
 8100ea0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8100ea4:	fb00 fe0e 	mul.w	lr, r0, lr
 8100ea8:	45a6      	cmp	lr, r4
 8100eaa:	d909      	bls.n	8100ec0 <__udivmoddi4+0x8c>
 8100eac:	193c      	adds	r4, r7, r4
 8100eae:	f100 33ff 	add.w	r3, r0, #4294967295
 8100eb2:	f080 8105 	bcs.w	81010c0 <__udivmoddi4+0x28c>
 8100eb6:	45a6      	cmp	lr, r4
 8100eb8:	f240 8102 	bls.w	81010c0 <__udivmoddi4+0x28c>
 8100ebc:	3802      	subs	r0, #2
 8100ebe:	443c      	add	r4, r7
 8100ec0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8100ec4:	eba4 040e 	sub.w	r4, r4, lr
 8100ec8:	2600      	movs	r6, #0
 8100eca:	b11d      	cbz	r5, 8100ed4 <__udivmoddi4+0xa0>
 8100ecc:	40d4      	lsrs	r4, r2
 8100ece:	2300      	movs	r3, #0
 8100ed0:	e9c5 4300 	strd	r4, r3, [r5]
 8100ed4:	4631      	mov	r1, r6
 8100ed6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100eda:	b902      	cbnz	r2, 8100ede <__udivmoddi4+0xaa>
 8100edc:	deff      	udf	#255	; 0xff
 8100ede:	fab2 f282 	clz	r2, r2
 8100ee2:	2a00      	cmp	r2, #0
 8100ee4:	d150      	bne.n	8100f88 <__udivmoddi4+0x154>
 8100ee6:	1bcb      	subs	r3, r1, r7
 8100ee8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8100eec:	fa1f f887 	uxth.w	r8, r7
 8100ef0:	2601      	movs	r6, #1
 8100ef2:	fbb3 fcfe 	udiv	ip, r3, lr
 8100ef6:	0c21      	lsrs	r1, r4, #16
 8100ef8:	fb0e 331c 	mls	r3, lr, ip, r3
 8100efc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8100f00:	fb08 f30c 	mul.w	r3, r8, ip
 8100f04:	428b      	cmp	r3, r1
 8100f06:	d907      	bls.n	8100f18 <__udivmoddi4+0xe4>
 8100f08:	1879      	adds	r1, r7, r1
 8100f0a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8100f0e:	d202      	bcs.n	8100f16 <__udivmoddi4+0xe2>
 8100f10:	428b      	cmp	r3, r1
 8100f12:	f200 80e9 	bhi.w	81010e8 <__udivmoddi4+0x2b4>
 8100f16:	4684      	mov	ip, r0
 8100f18:	1ac9      	subs	r1, r1, r3
 8100f1a:	b2a3      	uxth	r3, r4
 8100f1c:	fbb1 f0fe 	udiv	r0, r1, lr
 8100f20:	fb0e 1110 	mls	r1, lr, r0, r1
 8100f24:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8100f28:	fb08 f800 	mul.w	r8, r8, r0
 8100f2c:	45a0      	cmp	r8, r4
 8100f2e:	d907      	bls.n	8100f40 <__udivmoddi4+0x10c>
 8100f30:	193c      	adds	r4, r7, r4
 8100f32:	f100 33ff 	add.w	r3, r0, #4294967295
 8100f36:	d202      	bcs.n	8100f3e <__udivmoddi4+0x10a>
 8100f38:	45a0      	cmp	r8, r4
 8100f3a:	f200 80d9 	bhi.w	81010f0 <__udivmoddi4+0x2bc>
 8100f3e:	4618      	mov	r0, r3
 8100f40:	eba4 0408 	sub.w	r4, r4, r8
 8100f44:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8100f48:	e7bf      	b.n	8100eca <__udivmoddi4+0x96>
 8100f4a:	428b      	cmp	r3, r1
 8100f4c:	d909      	bls.n	8100f62 <__udivmoddi4+0x12e>
 8100f4e:	2d00      	cmp	r5, #0
 8100f50:	f000 80b1 	beq.w	81010b6 <__udivmoddi4+0x282>
 8100f54:	2600      	movs	r6, #0
 8100f56:	e9c5 0100 	strd	r0, r1, [r5]
 8100f5a:	4630      	mov	r0, r6
 8100f5c:	4631      	mov	r1, r6
 8100f5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100f62:	fab3 f683 	clz	r6, r3
 8100f66:	2e00      	cmp	r6, #0
 8100f68:	d14a      	bne.n	8101000 <__udivmoddi4+0x1cc>
 8100f6a:	428b      	cmp	r3, r1
 8100f6c:	d302      	bcc.n	8100f74 <__udivmoddi4+0x140>
 8100f6e:	4282      	cmp	r2, r0
 8100f70:	f200 80b8 	bhi.w	81010e4 <__udivmoddi4+0x2b0>
 8100f74:	1a84      	subs	r4, r0, r2
 8100f76:	eb61 0103 	sbc.w	r1, r1, r3
 8100f7a:	2001      	movs	r0, #1
 8100f7c:	468c      	mov	ip, r1
 8100f7e:	2d00      	cmp	r5, #0
 8100f80:	d0a8      	beq.n	8100ed4 <__udivmoddi4+0xa0>
 8100f82:	e9c5 4c00 	strd	r4, ip, [r5]
 8100f86:	e7a5      	b.n	8100ed4 <__udivmoddi4+0xa0>
 8100f88:	f1c2 0320 	rsb	r3, r2, #32
 8100f8c:	fa20 f603 	lsr.w	r6, r0, r3
 8100f90:	4097      	lsls	r7, r2
 8100f92:	fa01 f002 	lsl.w	r0, r1, r2
 8100f96:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8100f9a:	40d9      	lsrs	r1, r3
 8100f9c:	4330      	orrs	r0, r6
 8100f9e:	0c03      	lsrs	r3, r0, #16
 8100fa0:	fbb1 f6fe 	udiv	r6, r1, lr
 8100fa4:	fa1f f887 	uxth.w	r8, r7
 8100fa8:	fb0e 1116 	mls	r1, lr, r6, r1
 8100fac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8100fb0:	fb06 f108 	mul.w	r1, r6, r8
 8100fb4:	4299      	cmp	r1, r3
 8100fb6:	fa04 f402 	lsl.w	r4, r4, r2
 8100fba:	d909      	bls.n	8100fd0 <__udivmoddi4+0x19c>
 8100fbc:	18fb      	adds	r3, r7, r3
 8100fbe:	f106 3cff 	add.w	ip, r6, #4294967295
 8100fc2:	f080 808d 	bcs.w	81010e0 <__udivmoddi4+0x2ac>
 8100fc6:	4299      	cmp	r1, r3
 8100fc8:	f240 808a 	bls.w	81010e0 <__udivmoddi4+0x2ac>
 8100fcc:	3e02      	subs	r6, #2
 8100fce:	443b      	add	r3, r7
 8100fd0:	1a5b      	subs	r3, r3, r1
 8100fd2:	b281      	uxth	r1, r0
 8100fd4:	fbb3 f0fe 	udiv	r0, r3, lr
 8100fd8:	fb0e 3310 	mls	r3, lr, r0, r3
 8100fdc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8100fe0:	fb00 f308 	mul.w	r3, r0, r8
 8100fe4:	428b      	cmp	r3, r1
 8100fe6:	d907      	bls.n	8100ff8 <__udivmoddi4+0x1c4>
 8100fe8:	1879      	adds	r1, r7, r1
 8100fea:	f100 3cff 	add.w	ip, r0, #4294967295
 8100fee:	d273      	bcs.n	81010d8 <__udivmoddi4+0x2a4>
 8100ff0:	428b      	cmp	r3, r1
 8100ff2:	d971      	bls.n	81010d8 <__udivmoddi4+0x2a4>
 8100ff4:	3802      	subs	r0, #2
 8100ff6:	4439      	add	r1, r7
 8100ff8:	1acb      	subs	r3, r1, r3
 8100ffa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8100ffe:	e778      	b.n	8100ef2 <__udivmoddi4+0xbe>
 8101000:	f1c6 0c20 	rsb	ip, r6, #32
 8101004:	fa03 f406 	lsl.w	r4, r3, r6
 8101008:	fa22 f30c 	lsr.w	r3, r2, ip
 810100c:	431c      	orrs	r4, r3
 810100e:	fa20 f70c 	lsr.w	r7, r0, ip
 8101012:	fa01 f306 	lsl.w	r3, r1, r6
 8101016:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 810101a:	fa21 f10c 	lsr.w	r1, r1, ip
 810101e:	431f      	orrs	r7, r3
 8101020:	0c3b      	lsrs	r3, r7, #16
 8101022:	fbb1 f9fe 	udiv	r9, r1, lr
 8101026:	fa1f f884 	uxth.w	r8, r4
 810102a:	fb0e 1119 	mls	r1, lr, r9, r1
 810102e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8101032:	fb09 fa08 	mul.w	sl, r9, r8
 8101036:	458a      	cmp	sl, r1
 8101038:	fa02 f206 	lsl.w	r2, r2, r6
 810103c:	fa00 f306 	lsl.w	r3, r0, r6
 8101040:	d908      	bls.n	8101054 <__udivmoddi4+0x220>
 8101042:	1861      	adds	r1, r4, r1
 8101044:	f109 30ff 	add.w	r0, r9, #4294967295
 8101048:	d248      	bcs.n	81010dc <__udivmoddi4+0x2a8>
 810104a:	458a      	cmp	sl, r1
 810104c:	d946      	bls.n	81010dc <__udivmoddi4+0x2a8>
 810104e:	f1a9 0902 	sub.w	r9, r9, #2
 8101052:	4421      	add	r1, r4
 8101054:	eba1 010a 	sub.w	r1, r1, sl
 8101058:	b2bf      	uxth	r7, r7
 810105a:	fbb1 f0fe 	udiv	r0, r1, lr
 810105e:	fb0e 1110 	mls	r1, lr, r0, r1
 8101062:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8101066:	fb00 f808 	mul.w	r8, r0, r8
 810106a:	45b8      	cmp	r8, r7
 810106c:	d907      	bls.n	810107e <__udivmoddi4+0x24a>
 810106e:	19e7      	adds	r7, r4, r7
 8101070:	f100 31ff 	add.w	r1, r0, #4294967295
 8101074:	d22e      	bcs.n	81010d4 <__udivmoddi4+0x2a0>
 8101076:	45b8      	cmp	r8, r7
 8101078:	d92c      	bls.n	81010d4 <__udivmoddi4+0x2a0>
 810107a:	3802      	subs	r0, #2
 810107c:	4427      	add	r7, r4
 810107e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8101082:	eba7 0708 	sub.w	r7, r7, r8
 8101086:	fba0 8902 	umull	r8, r9, r0, r2
 810108a:	454f      	cmp	r7, r9
 810108c:	46c6      	mov	lr, r8
 810108e:	4649      	mov	r1, r9
 8101090:	d31a      	bcc.n	81010c8 <__udivmoddi4+0x294>
 8101092:	d017      	beq.n	81010c4 <__udivmoddi4+0x290>
 8101094:	b15d      	cbz	r5, 81010ae <__udivmoddi4+0x27a>
 8101096:	ebb3 020e 	subs.w	r2, r3, lr
 810109a:	eb67 0701 	sbc.w	r7, r7, r1
 810109e:	fa07 fc0c 	lsl.w	ip, r7, ip
 81010a2:	40f2      	lsrs	r2, r6
 81010a4:	ea4c 0202 	orr.w	r2, ip, r2
 81010a8:	40f7      	lsrs	r7, r6
 81010aa:	e9c5 2700 	strd	r2, r7, [r5]
 81010ae:	2600      	movs	r6, #0
 81010b0:	4631      	mov	r1, r6
 81010b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81010b6:	462e      	mov	r6, r5
 81010b8:	4628      	mov	r0, r5
 81010ba:	e70b      	b.n	8100ed4 <__udivmoddi4+0xa0>
 81010bc:	4606      	mov	r6, r0
 81010be:	e6e9      	b.n	8100e94 <__udivmoddi4+0x60>
 81010c0:	4618      	mov	r0, r3
 81010c2:	e6fd      	b.n	8100ec0 <__udivmoddi4+0x8c>
 81010c4:	4543      	cmp	r3, r8
 81010c6:	d2e5      	bcs.n	8101094 <__udivmoddi4+0x260>
 81010c8:	ebb8 0e02 	subs.w	lr, r8, r2
 81010cc:	eb69 0104 	sbc.w	r1, r9, r4
 81010d0:	3801      	subs	r0, #1
 81010d2:	e7df      	b.n	8101094 <__udivmoddi4+0x260>
 81010d4:	4608      	mov	r0, r1
 81010d6:	e7d2      	b.n	810107e <__udivmoddi4+0x24a>
 81010d8:	4660      	mov	r0, ip
 81010da:	e78d      	b.n	8100ff8 <__udivmoddi4+0x1c4>
 81010dc:	4681      	mov	r9, r0
 81010de:	e7b9      	b.n	8101054 <__udivmoddi4+0x220>
 81010e0:	4666      	mov	r6, ip
 81010e2:	e775      	b.n	8100fd0 <__udivmoddi4+0x19c>
 81010e4:	4630      	mov	r0, r6
 81010e6:	e74a      	b.n	8100f7e <__udivmoddi4+0x14a>
 81010e8:	f1ac 0c02 	sub.w	ip, ip, #2
 81010ec:	4439      	add	r1, r7
 81010ee:	e713      	b.n	8100f18 <__udivmoddi4+0xe4>
 81010f0:	3802      	subs	r0, #2
 81010f2:	443c      	add	r4, r7
 81010f4:	e724      	b.n	8100f40 <__udivmoddi4+0x10c>
 81010f6:	bf00      	nop

081010f8 <__aeabi_idiv0>:
 81010f8:	4770      	bx	lr
 81010fa:	bf00      	nop

081010fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81010fc:	b480      	push	{r7}
 81010fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8101100:	4b0b      	ldr	r3, [pc, #44]	; (8101130 <SystemInit+0x34>)
 8101102:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8101106:	4a0a      	ldr	r2, [pc, #40]	; (8101130 <SystemInit+0x34>)
 8101108:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 810110c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8101110:	4b07      	ldr	r3, [pc, #28]	; (8101130 <SystemInit+0x34>)
 8101112:	691b      	ldr	r3, [r3, #16]
 8101114:	4a06      	ldr	r2, [pc, #24]	; (8101130 <SystemInit+0x34>)
 8101116:	f043 0310 	orr.w	r3, r3, #16
 810111a:	6113      	str	r3, [r2, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D2_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 810111c:	4b04      	ldr	r3, [pc, #16]	; (8101130 <SystemInit+0x34>)
 810111e:	f04f 6201 	mov.w	r2, #135266304	; 0x8100000
 8101122:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 8101124:	bf00      	nop
 8101126:	46bd      	mov	sp, r7
 8101128:	f85d 7b04 	ldr.w	r7, [sp], #4
 810112c:	4770      	bx	lr
 810112e:	bf00      	nop
 8101130:	e000ed00 	.word	0xe000ed00

08101134 <ADE9000_Setup>:
int32_t n_int = 0;

union DATA  ia[N_SAMPLE];
//va[N_SAMPLE],

void ADE9000_Setup(){
 8101134:	b580      	push	{r7, lr}
 8101136:	b082      	sub	sp, #8
 8101138:	af00      	add	r7, sp, #0
	uint32_t value_reg_32;
	uint16_t value_reg_16;

	// ADDR_PGA_GAIN
	value_reg_16 = 0x0000; //gain all channel 1
 810113a:	2300      	movs	r3, #0
 810113c:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_PGA_GAIN,value_reg_16);
 810113e:	88fb      	ldrh	r3, [r7, #6]
 8101140:	4619      	mov	r1, r3
 8101142:	f240 40b9 	movw	r0, #1209	; 0x4b9
 8101146:	f000 f8e9 	bl	810131c <ADE9000_SPI_Write_16>

	//CONFIG2
	value_reg_16 = 	0x0C00;			//Default High pass corner frequency of 1.25Hz
 810114a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 810114e:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_CONFIG2,value_reg_16);
 8101150:	88fb      	ldrh	r3, [r7, #6]
 8101152:	4619      	mov	r1, r3
 8101154:	f240 40af 	movw	r0, #1199	; 0x4af
 8101158:	f000 f8e0 	bl	810131c <ADE9000_SPI_Write_16>

	//CONFIG1
	//EXT_REF off
	value_reg_16 = 0x000000;
 810115c:	2300      	movs	r3, #0
 810115e:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_CONFIG1,value_reg_16);
 8101160:	88fb      	ldrh	r3, [r7, #6]
 8101162:	4619      	mov	r1, r3
 8101164:	f240 4081 	movw	r0, #1153	; 0x481
 8101168:	f000 f8d8 	bl	810131c <ADE9000_SPI_Write_16>

	//ACCMODE
	value_reg_16= 0x0000;			//3P4W Wye configuration
 810116c:	2300      	movs	r3, #0
 810116e:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_ACCMODE,value_reg_16);
 8101170:	88fb      	ldrh	r3, [r7, #6]
 8101172:	4619      	mov	r1, r3
 8101174:	f240 4092 	movw	r0, #1170	; 0x492
 8101178:	f000 f8d0 	bl	810131c <ADE9000_SPI_Write_16>
	//value_reg_16 = 0x1020;//IN, sinc4, stop full, fixed rate, stop, tutti canali(0000)
	//value_reg_16 = 0x0029; //no IN, sinc4, stop full, fixed rate, stop, solo VA (1001)
	//value_reg_16 = 0x0021; //no IN, sinc4, stop full, fixed rate, stop, solo Ia e VA (0001)
	//value_reg_16 = 0x0221; //no IN, LPF, stop full, fixed rate, stop, solo Ia e VA (0001)

	value_reg_16 = 0x0000;
 810117c:	2300      	movs	r3, #0
 810117e:	80fb      	strh	r3, [r7, #6]
	value_reg_16 = value_reg_16 | (WF_IN_EN<<12);
	value_reg_16 = value_reg_16 | (WF_SRC<<8);
	value_reg_16 = value_reg_16 | (WF_MODE<<6);
 8101180:	88fb      	ldrh	r3, [r7, #6]
 8101182:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8101186:	80fb      	strh	r3, [r7, #6]
	value_reg_16 = value_reg_16 | (WF_CAP_SEL<<5);
 8101188:	88fb      	ldrh	r3, [r7, #6]
 810118a:	f043 0320 	orr.w	r3, r3, #32
 810118e:	80fb      	strh	r3, [r7, #6]
	value_reg_16 = value_reg_16 | BURST_CHAN;
 8101190:	88fb      	ldrh	r3, [r7, #6]
 8101192:	f043 0308 	orr.w	r3, r3, #8
 8101196:	80fb      	strh	r3, [r7, #6]

	ADE9000_SPI_Write_16(ADDR_WFB_CFG ,value_reg_16);
 8101198:	88fb      	ldrh	r3, [r7, #6]
 810119a:	4619      	mov	r1, r3
 810119c:	f44f 6094 	mov.w	r0, #1184	; 0x4a0
 81011a0:	f000 f8bc 	bl	810131c <ADE9000_SPI_Write_16>
	// 1 bit per pagina: pag15-pag0
	//fa PageFULL in STATUS0

	//value_reg_16 = 0x8000; //page 15
	//value_reg_16 = 0xFFFF; //all page
	value_reg_16 = 0x8080; //page 15, page 7 (met)
 81011a4:	f248 0380 	movw	r3, #32896	; 0x8080
 81011a8:	80fb      	strh	r3, [r7, #6]
	//value_reg_16 = 0x0000; //no int
	ADE9000_SPI_Write_16(ADDR_WFB_PG_IRQEN,value_reg_16);
 81011aa:	88fb      	ldrh	r3, [r7, #6]
 81011ac:	4619      	mov	r1, r3
 81011ae:	f240 40a1 	movw	r0, #1185	; 0x4a1
 81011b2:	f000 f8b3 	bl	810131c <ADE9000_SPI_Write_16>

	//ADDR_MASK0
	//IRQ0 per full page (bit 17)
	//quando una delle pagine settate  piena
	value_reg_32 = 0x00020000;
 81011b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 81011ba:	603b      	str	r3, [r7, #0]
	ADE9000_SPI_Write_32(ADDR_MASK0,value_reg_32);
 81011bc:	6839      	ldr	r1, [r7, #0]
 81011be:	f240 4005 	movw	r0, #1029	; 0x405
 81011c2:	f000 f8df 	bl	8101384 <ADE9000_SPI_Write_32>
	value_reg_32 = ADE9000_SPI_Read_32(ADDR_MASK0);
 81011c6:	f240 4005 	movw	r0, #1029	; 0x405
 81011ca:	f000 f86b 	bl	81012a4 <ADE9000_SPI_Read_32>
 81011ce:	6038      	str	r0, [r7, #0]

	//ADDR_MASK1
	//disable all int
	value_reg_32 = 0x00000000;
 81011d0:	2300      	movs	r3, #0
 81011d2:	603b      	str	r3, [r7, #0]
	ADE9000_SPI_Write_32(ADDR_MASK1,value_reg_32);
 81011d4:	6839      	ldr	r1, [r7, #0]
 81011d6:	f240 4006 	movw	r0, #1030	; 0x406
 81011da:	f000 f8d3 	bl	8101384 <ADE9000_SPI_Write_32>
	value_reg_32 = ADE9000_SPI_Read_32(ADDR_MASK1);
 81011de:	f240 4006 	movw	r0, #1030	; 0x406
 81011e2:	f000 f85f 	bl	81012a4 <ADE9000_SPI_Read_32>
 81011e6:	6038      	str	r0, [r7, #0]

	//ADDR_RUN
	//Start ADE9000 measurement
	value_reg_16 = 0x0001;
 81011e8:	2301      	movs	r3, #1
 81011ea:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_RUN, value_reg_16);
 81011ec:	88fb      	ldrh	r3, [r7, #6]
 81011ee:	4619      	mov	r1, r3
 81011f0:	f44f 6090 	mov.w	r0, #1152	; 0x480
 81011f4:	f000 f892 	bl	810131c <ADE9000_SPI_Write_16>
}
 81011f8:	bf00      	nop
 81011fa:	3708      	adds	r7, #8
 81011fc:	46bd      	mov	sp, r7
 81011fe:	bd80      	pop	{r7, pc}

08101200 <ADE9000_Power>:

//power-on sequence
void ADE9000_Power(void){
 8101200:	b580      	push	{r7, lr}
 8101202:	af00      	add	r7, sp, #0
	//PM1 pin
	//PM1 e PM0 for power mode (PM1=0 for normal mode)
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 8101204:	2200      	movs	r2, #0
 8101206:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 810120a:	480c      	ldr	r0, [pc, #48]	; (810123c <ADE9000_Power+0x3c>)
 810120c:	f001 fc60 	bl	8102ad0 <HAL_GPIO_WritePin>

	//RESET pin ( !reset)
	//reset
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET);
 8101210:	2200      	movs	r2, #0
 8101212:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8101216:	4809      	ldr	r0, [pc, #36]	; (810123c <ADE9000_Power+0x3c>)
 8101218:	f001 fc5a 	bl	8102ad0 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 810121c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8101220:	f001 f95e 	bl	81024e0 <HAL_Delay>
    //no reset
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_SET);
 8101224:	2201      	movs	r2, #1
 8101226:	f44f 6100 	mov.w	r1, #2048	; 0x800
 810122a:	4804      	ldr	r0, [pc, #16]	; (810123c <ADE9000_Power+0x3c>)
 810122c:	f001 fc50 	bl	8102ad0 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8101230:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8101234:	f001 f954 	bl	81024e0 <HAL_Delay>
    } while ((value_reg_32 & 0x00010000)==0);
    //Clear IRQ1
    value_reg_32 = value_reg_32 & 0x00010000;
    ADE9000_SPI_Write_32(ADDR_STATUS1,value_reg_32);
    */
}
 8101238:	bf00      	nop
 810123a:	bd80      	pop	{r7, pc}
 810123c:	58021000 	.word	0x58021000

08101240 <ADE9000_SPI_Read_16>:

uint16_t ADE9000_SPI_Read_16(uint16_t Address){
 8101240:	b580      	push	{r7, lr}
 8101242:	b084      	sub	sp, #16
 8101244:	af00      	add	r7, sp, #0
 8101246:	4603      	mov	r3, r0
 8101248:	80fb      	strh	r3, [r7, #6]
	union ADE_DATA_16 addr;
	HAL_StatusTypeDef ret;

	//Address for read
	// addr|R/W(1/0)|000
	addr.data_16 = (((Address <<4) & 0xFFF0)+8);
 810124a:	88fb      	ldrh	r3, [r7, #6]
 810124c:	011b      	lsls	r3, r3, #4
 810124e:	b29b      	uxth	r3, r3
 8101250:	3308      	adds	r3, #8
 8101252:	b29b      	uxth	r3, r3
 8101254:	813b      	strh	r3, [r7, #8]

	//CS on
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 8101256:	2200      	movs	r2, #0
 8101258:	f44f 7100 	mov.w	r1, #512	; 0x200
 810125c:	480f      	ldr	r0, [pc, #60]	; (810129c <ADE9000_SPI_Read_16+0x5c>)
 810125e:	f001 fc37 	bl	8102ad0 <HAL_GPIO_WritePin>

	//Send address
	ret = HAL_SPI_Transmit(&hspi1,addr.data_8,SIZE_16,TIMEOUT_SPI);
 8101262:	f107 0108 	add.w	r1, r7, #8
 8101266:	2364      	movs	r3, #100	; 0x64
 8101268:	2201      	movs	r2, #1
 810126a:	480d      	ldr	r0, [pc, #52]	; (81012a0 <ADE9000_SPI_Read_16+0x60>)
 810126c:	f003 fb3e 	bl	81048ec <HAL_SPI_Transmit>
 8101270:	4603      	mov	r3, r0
 8101272:	73fb      	strb	r3, [r7, #15]

	//Receive data
	ret = HAL_SPI_Receive(&hspi1,data.data_8,SIZE_16,TIMEOUT_SPI);
 8101274:	f107 010c 	add.w	r1, r7, #12
 8101278:	2364      	movs	r3, #100	; 0x64
 810127a:	2201      	movs	r2, #1
 810127c:	4808      	ldr	r0, [pc, #32]	; (81012a0 <ADE9000_SPI_Read_16+0x60>)
 810127e:	f003 fd23 	bl	8104cc8 <HAL_SPI_Receive>
 8101282:	4603      	mov	r3, r0
 8101284:	73fb      	strb	r3, [r7, #15]

	//CS off
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_SET);
 8101286:	2201      	movs	r2, #1
 8101288:	f44f 7100 	mov.w	r1, #512	; 0x200
 810128c:	4803      	ldr	r0, [pc, #12]	; (810129c <ADE9000_SPI_Read_16+0x5c>)
 810128e:	f001 fc1f 	bl	8102ad0 <HAL_GPIO_WritePin>

	return data.data_16;
 8101292:	89bb      	ldrh	r3, [r7, #12]
}
 8101294:	4618      	mov	r0, r3
 8101296:	3710      	adds	r7, #16
 8101298:	46bd      	mov	sp, r7
 810129a:	bd80      	pop	{r7, pc}
 810129c:	58021800 	.word	0x58021800
 81012a0:	1003ec80 	.word	0x1003ec80

081012a4 <ADE9000_SPI_Read_32>:


uint32_t ADE9000_SPI_Read_32(uint16_t Address){
 81012a4:	b580      	push	{r7, lr}
 81012a6:	b086      	sub	sp, #24
 81012a8:	af00      	add	r7, sp, #0
 81012aa:	4603      	mov	r3, r0
 81012ac:	80fb      	strh	r3, [r7, #6]
	union ADE_DATA_16 addr;
	HAL_StatusTypeDef ret;

	//Address for read
	// addr|R/W(1/0)|000
	addr.data_16 = (((Address <<4) & 0xFFF0)+8);
 81012ae:	88fb      	ldrh	r3, [r7, #6]
 81012b0:	011b      	lsls	r3, r3, #4
 81012b2:	b29b      	uxth	r3, r3
 81012b4:	3308      	adds	r3, #8
 81012b6:	b29b      	uxth	r3, r3
 81012b8:	81bb      	strh	r3, [r7, #12]

	//CS on
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 81012ba:	2200      	movs	r2, #0
 81012bc:	f44f 7100 	mov.w	r1, #512	; 0x200
 81012c0:	4814      	ldr	r0, [pc, #80]	; (8101314 <ADE9000_SPI_Read_32+0x70>)
 81012c2:	f001 fc05 	bl	8102ad0 <HAL_GPIO_WritePin>

	//Send address
	ret = HAL_SPI_Transmit(&hspi1,addr.data_8,SIZE_16,TIMEOUT_SPI);
 81012c6:	f107 010c 	add.w	r1, r7, #12
 81012ca:	2364      	movs	r3, #100	; 0x64
 81012cc:	2201      	movs	r2, #1
 81012ce:	4812      	ldr	r0, [pc, #72]	; (8101318 <ADE9000_SPI_Read_32+0x74>)
 81012d0:	f003 fb0c 	bl	81048ec <HAL_SPI_Transmit>
 81012d4:	4603      	mov	r3, r0
 81012d6:	75fb      	strb	r3, [r7, #23]

	//Receive data
	ret = HAL_SPI_Receive(&hspi1,data.data_8 + 2,SIZE_16,TIMEOUT_SPI);
 81012d8:	f107 0110 	add.w	r1, r7, #16
 81012dc:	3102      	adds	r1, #2
 81012de:	2364      	movs	r3, #100	; 0x64
 81012e0:	2201      	movs	r2, #1
 81012e2:	480d      	ldr	r0, [pc, #52]	; (8101318 <ADE9000_SPI_Read_32+0x74>)
 81012e4:	f003 fcf0 	bl	8104cc8 <HAL_SPI_Receive>
 81012e8:	4603      	mov	r3, r0
 81012ea:	75fb      	strb	r3, [r7, #23]
	ret = HAL_SPI_Receive(&hspi1,data.data_8,SIZE_16,TIMEOUT_SPI);
 81012ec:	f107 0110 	add.w	r1, r7, #16
 81012f0:	2364      	movs	r3, #100	; 0x64
 81012f2:	2201      	movs	r2, #1
 81012f4:	4808      	ldr	r0, [pc, #32]	; (8101318 <ADE9000_SPI_Read_32+0x74>)
 81012f6:	f003 fce7 	bl	8104cc8 <HAL_SPI_Receive>
 81012fa:	4603      	mov	r3, r0
 81012fc:	75fb      	strb	r3, [r7, #23]

	//CS off
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_SET);
 81012fe:	2201      	movs	r2, #1
 8101300:	f44f 7100 	mov.w	r1, #512	; 0x200
 8101304:	4803      	ldr	r0, [pc, #12]	; (8101314 <ADE9000_SPI_Read_32+0x70>)
 8101306:	f001 fbe3 	bl	8102ad0 <HAL_GPIO_WritePin>

	return data.data_32;
 810130a:	693b      	ldr	r3, [r7, #16]
}
 810130c:	4618      	mov	r0, r3
 810130e:	3718      	adds	r7, #24
 8101310:	46bd      	mov	sp, r7
 8101312:	bd80      	pop	{r7, pc}
 8101314:	58021800 	.word	0x58021800
 8101318:	1003ec80 	.word	0x1003ec80

0810131c <ADE9000_SPI_Write_16>:

void ADE9000_SPI_Write_16(uint16_t Address, uint16_t Data){
 810131c:	b580      	push	{r7, lr}
 810131e:	b084      	sub	sp, #16
 8101320:	af00      	add	r7, sp, #0
 8101322:	4603      	mov	r3, r0
 8101324:	460a      	mov	r2, r1
 8101326:	80fb      	strh	r3, [r7, #6]
 8101328:	4613      	mov	r3, r2
 810132a:	80bb      	strh	r3, [r7, #4]
	union ADE_DATA_16 data;
	HAL_StatusTypeDef ret;

	//Address for write
	// addr|R/W(1/0)|000
	addr.data_16 = ((Address <<4) & 0xFFF0);
 810132c:	88fb      	ldrh	r3, [r7, #6]
 810132e:	011b      	lsls	r3, r3, #4
 8101330:	b29b      	uxth	r3, r3
 8101332:	81bb      	strh	r3, [r7, #12]

	//CS on
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 8101334:	2200      	movs	r2, #0
 8101336:	f44f 7100 	mov.w	r1, #512	; 0x200
 810133a:	4810      	ldr	r0, [pc, #64]	; (810137c <ADE9000_SPI_Write_16+0x60>)
 810133c:	f001 fbc8 	bl	8102ad0 <HAL_GPIO_WritePin>

	//Send address
	ret = HAL_SPI_Transmit(&hspi1,addr.data_8,SIZE_16,TIMEOUT_SPI);
 8101340:	f107 010c 	add.w	r1, r7, #12
 8101344:	2364      	movs	r3, #100	; 0x64
 8101346:	2201      	movs	r2, #1
 8101348:	480d      	ldr	r0, [pc, #52]	; (8101380 <ADE9000_SPI_Write_16+0x64>)
 810134a:	f003 facf 	bl	81048ec <HAL_SPI_Transmit>
 810134e:	4603      	mov	r3, r0
 8101350:	73fb      	strb	r3, [r7, #15]

	//Send data
	data.data_16 = Data;
 8101352:	88bb      	ldrh	r3, [r7, #4]
 8101354:	813b      	strh	r3, [r7, #8]
	ret = HAL_SPI_Transmit(&hspi1,data.data_8,SIZE_16,TIMEOUT_SPI);
 8101356:	f107 0108 	add.w	r1, r7, #8
 810135a:	2364      	movs	r3, #100	; 0x64
 810135c:	2201      	movs	r2, #1
 810135e:	4808      	ldr	r0, [pc, #32]	; (8101380 <ADE9000_SPI_Write_16+0x64>)
 8101360:	f003 fac4 	bl	81048ec <HAL_SPI_Transmit>
 8101364:	4603      	mov	r3, r0
 8101366:	73fb      	strb	r3, [r7, #15]

	//CS off
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_SET);
 8101368:	2201      	movs	r2, #1
 810136a:	f44f 7100 	mov.w	r1, #512	; 0x200
 810136e:	4803      	ldr	r0, [pc, #12]	; (810137c <ADE9000_SPI_Write_16+0x60>)
 8101370:	f001 fbae 	bl	8102ad0 <HAL_GPIO_WritePin>

}
 8101374:	bf00      	nop
 8101376:	3710      	adds	r7, #16
 8101378:	46bd      	mov	sp, r7
 810137a:	bd80      	pop	{r7, pc}
 810137c:	58021800 	.word	0x58021800
 8101380:	1003ec80 	.word	0x1003ec80

08101384 <ADE9000_SPI_Write_32>:

void ADE9000_SPI_Write_32(uint16_t Address, uint32_t Data){
 8101384:	b580      	push	{r7, lr}
 8101386:	b084      	sub	sp, #16
 8101388:	af00      	add	r7, sp, #0
 810138a:	4603      	mov	r3, r0
 810138c:	6039      	str	r1, [r7, #0]
 810138e:	80fb      	strh	r3, [r7, #6]
	union ADE_DATA_32 data;
	HAL_StatusTypeDef ret;

	//Address for write
	// addr|R/W(1/0)|000
	addr.data_16 = ((Address <<4) & 0xFFF0);
 8101390:	88fb      	ldrh	r3, [r7, #6]
 8101392:	011b      	lsls	r3, r3, #4
 8101394:	b29b      	uxth	r3, r3
 8101396:	81bb      	strh	r3, [r7, #12]

	//CS on
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 8101398:	2200      	movs	r2, #0
 810139a:	f44f 7100 	mov.w	r1, #512	; 0x200
 810139e:	4815      	ldr	r0, [pc, #84]	; (81013f4 <ADE9000_SPI_Write_32+0x70>)
 81013a0:	f001 fb96 	bl	8102ad0 <HAL_GPIO_WritePin>

	//Send address
	ret = HAL_SPI_Transmit(&hspi1,addr.data_8,SIZE_16,TIMEOUT_SPI);
 81013a4:	f107 010c 	add.w	r1, r7, #12
 81013a8:	2364      	movs	r3, #100	; 0x64
 81013aa:	2201      	movs	r2, #1
 81013ac:	4812      	ldr	r0, [pc, #72]	; (81013f8 <ADE9000_SPI_Write_32+0x74>)
 81013ae:	f003 fa9d 	bl	81048ec <HAL_SPI_Transmit>
 81013b2:	4603      	mov	r3, r0
 81013b4:	73fb      	strb	r3, [r7, #15]

	//Send data
	data.data_32 = Data;
 81013b6:	683b      	ldr	r3, [r7, #0]
 81013b8:	60bb      	str	r3, [r7, #8]
	ret = HAL_SPI_Transmit(&hspi1,data.data_8 +2,SIZE_16,TIMEOUT_SPI);
 81013ba:	f107 0108 	add.w	r1, r7, #8
 81013be:	3102      	adds	r1, #2
 81013c0:	2364      	movs	r3, #100	; 0x64
 81013c2:	2201      	movs	r2, #1
 81013c4:	480c      	ldr	r0, [pc, #48]	; (81013f8 <ADE9000_SPI_Write_32+0x74>)
 81013c6:	f003 fa91 	bl	81048ec <HAL_SPI_Transmit>
 81013ca:	4603      	mov	r3, r0
 81013cc:	73fb      	strb	r3, [r7, #15]
	ret = HAL_SPI_Transmit(&hspi1,data.data_8,SIZE_16,TIMEOUT_SPI);
 81013ce:	f107 0108 	add.w	r1, r7, #8
 81013d2:	2364      	movs	r3, #100	; 0x64
 81013d4:	2201      	movs	r2, #1
 81013d6:	4808      	ldr	r0, [pc, #32]	; (81013f8 <ADE9000_SPI_Write_32+0x74>)
 81013d8:	f003 fa88 	bl	81048ec <HAL_SPI_Transmit>
 81013dc:	4603      	mov	r3, r0
 81013de:	73fb      	strb	r3, [r7, #15]

	//CS off
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_SET);
 81013e0:	2201      	movs	r2, #1
 81013e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 81013e6:	4803      	ldr	r0, [pc, #12]	; (81013f4 <ADE9000_SPI_Write_32+0x70>)
 81013e8:	f001 fb72 	bl	8102ad0 <HAL_GPIO_WritePin>

}
 81013ec:	bf00      	nop
 81013ee:	3710      	adds	r7, #16
 81013f0:	46bd      	mov	sp, r7
 81013f2:	bd80      	pop	{r7, pc}
 81013f4:	58021800 	.word	0x58021800
 81013f8:	1003ec80 	.word	0x1003ec80

081013fc <Start_Waveform_Buffer>:


void Start_Waveform_Buffer() {
 81013fc:	b580      	push	{r7, lr}
 81013fe:	b082      	sub	sp, #8
 8101400:	af00      	add	r7, sp, #0
	uint16_t value_reg_16;
	value_reg_16 = ADE9000_SPI_Read_16(ADDR_WFB_CFG);
 8101402:	f44f 6094 	mov.w	r0, #1184	; 0x4a0
 8101406:	f7ff ff1b 	bl	8101240 <ADE9000_SPI_Read_16>
 810140a:	4603      	mov	r3, r0
 810140c:	80fb      	strh	r3, [r7, #6]
	value_reg_16 = (value_reg_16|0x0010);
 810140e:	88fb      	ldrh	r3, [r7, #6]
 8101410:	f043 0310 	orr.w	r3, r3, #16
 8101414:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_WFB_CFG ,value_reg_16);
 8101416:	88fb      	ldrh	r3, [r7, #6]
 8101418:	4619      	mov	r1, r3
 810141a:	f44f 6094 	mov.w	r0, #1184	; 0x4a0
 810141e:	f7ff ff7d 	bl	810131c <ADE9000_SPI_Write_16>
}
 8101422:	bf00      	nop
 8101424:	3708      	adds	r7, #8
 8101426:	46bd      	mov	sp, r7
 8101428:	bd80      	pop	{r7, pc}

0810142a <Stop_Waveform_Buffer>:

void Stop_Waveform_Buffer(){
 810142a:	b580      	push	{r7, lr}
 810142c:	b082      	sub	sp, #8
 810142e:	af00      	add	r7, sp, #0
	uint16_t value_reg_16;
	value_reg_16 = ADE9000_SPI_Read_16(ADDR_WFB_CFG);
 8101430:	f44f 6094 	mov.w	r0, #1184	; 0x4a0
 8101434:	f7ff ff04 	bl	8101240 <ADE9000_SPI_Read_16>
 8101438:	4603      	mov	r3, r0
 810143a:	80fb      	strh	r3, [r7, #6]
	value_reg_16 = (value_reg_16 & 0xFFEF);
 810143c:	88fb      	ldrh	r3, [r7, #6]
 810143e:	f023 0310 	bic.w	r3, r3, #16
 8101442:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_WFB_CFG ,value_reg_16);
 8101444:	88fb      	ldrh	r3, [r7, #6]
 8101446:	4619      	mov	r1, r3
 8101448:	f44f 6094 	mov.w	r0, #1184	; 0x4a0
 810144c:	f7ff ff66 	bl	810131c <ADE9000_SPI_Write_16>
}
 8101450:	bf00      	nop
 8101452:	3708      	adds	r7, #8
 8101454:	46bd      	mov	sp, r7
 8101456:	bd80      	pop	{r7, pc}

08101458 <ADE9000_SPI_Burst_Read_one_ch>:
	printf("ADDR_VLEVEL = %x \r\n",  data_32);


}

void ADE9000_SPI_Burst_Read_one_ch(uint16_t Address, uint16_t n, int32_t* data){
 8101458:	b580      	push	{r7, lr}
 810145a:	b086      	sub	sp, #24
 810145c:	af00      	add	r7, sp, #0
 810145e:	4603      	mov	r3, r0
 8101460:	603a      	str	r2, [r7, #0]
 8101462:	80fb      	strh	r3, [r7, #6]
 8101464:	460b      	mov	r3, r1
 8101466:	80bb      	strh	r3, [r7, #4]
	union ADE_DATA_16 addr;
	HAL_StatusTypeDef ret;

	//Address for read
	// addr|R/W(1/0)|000
	addr.data_16 = (((Address <<4) & 0xFFF0)+8);
 8101468:	88fb      	ldrh	r3, [r7, #6]
 810146a:	011b      	lsls	r3, r3, #4
 810146c:	b29b      	uxth	r3, r3
 810146e:	3308      	adds	r3, #8
 8101470:	b29b      	uxth	r3, r3
 8101472:	81bb      	strh	r3, [r7, #12]

	//CS on
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 8101474:	2200      	movs	r2, #0
 8101476:	f44f 7100 	mov.w	r1, #512	; 0x200
 810147a:	481d      	ldr	r0, [pc, #116]	; (81014f0 <ADE9000_SPI_Burst_Read_one_ch+0x98>)
 810147c:	f001 fb28 	bl	8102ad0 <HAL_GPIO_WritePin>

	//Send address
	ret = HAL_SPI_Transmit(&hspi1,addr.data_8,SIZE_16,TIMEOUT_SPI);
 8101480:	f107 010c 	add.w	r1, r7, #12
 8101484:	2364      	movs	r3, #100	; 0x64
 8101486:	2201      	movs	r2, #1
 8101488:	481a      	ldr	r0, [pc, #104]	; (81014f4 <ADE9000_SPI_Burst_Read_one_ch+0x9c>)
 810148a:	f003 fa2f 	bl	81048ec <HAL_SPI_Transmit>
 810148e:	4603      	mov	r3, r0
 8101490:	757b      	strb	r3, [r7, #21]

	for(uint16_t i=0; i<n; i++){
 8101492:	2300      	movs	r3, #0
 8101494:	82fb      	strh	r3, [r7, #22]
 8101496:	e01c      	b.n	81014d2 <ADE9000_SPI_Burst_Read_one_ch+0x7a>
		//Receive data
		ret = HAL_SPI_Receive(&hspi1,app.data_8 + 2,SIZE_16,TIMEOUT_SPI);
 8101498:	f107 0110 	add.w	r1, r7, #16
 810149c:	3102      	adds	r1, #2
 810149e:	2364      	movs	r3, #100	; 0x64
 81014a0:	2201      	movs	r2, #1
 81014a2:	4814      	ldr	r0, [pc, #80]	; (81014f4 <ADE9000_SPI_Burst_Read_one_ch+0x9c>)
 81014a4:	f003 fc10 	bl	8104cc8 <HAL_SPI_Receive>
 81014a8:	4603      	mov	r3, r0
 81014aa:	757b      	strb	r3, [r7, #21]
		ret = HAL_SPI_Receive(&hspi1,app.data_8,SIZE_16,TIMEOUT_SPI);
 81014ac:	f107 0110 	add.w	r1, r7, #16
 81014b0:	2364      	movs	r3, #100	; 0x64
 81014b2:	2201      	movs	r2, #1
 81014b4:	480f      	ldr	r0, [pc, #60]	; (81014f4 <ADE9000_SPI_Burst_Read_one_ch+0x9c>)
 81014b6:	f003 fc07 	bl	8104cc8 <HAL_SPI_Receive>
 81014ba:	4603      	mov	r3, r0
 81014bc:	757b      	strb	r3, [r7, #21]
		*(data + i)= app.data_32;
 81014be:	6939      	ldr	r1, [r7, #16]
 81014c0:	8afb      	ldrh	r3, [r7, #22]
 81014c2:	009b      	lsls	r3, r3, #2
 81014c4:	683a      	ldr	r2, [r7, #0]
 81014c6:	4413      	add	r3, r2
 81014c8:	460a      	mov	r2, r1
 81014ca:	601a      	str	r2, [r3, #0]
	for(uint16_t i=0; i<n; i++){
 81014cc:	8afb      	ldrh	r3, [r7, #22]
 81014ce:	3301      	adds	r3, #1
 81014d0:	82fb      	strh	r3, [r7, #22]
 81014d2:	8afa      	ldrh	r2, [r7, #22]
 81014d4:	88bb      	ldrh	r3, [r7, #4]
 81014d6:	429a      	cmp	r2, r3
 81014d8:	d3de      	bcc.n	8101498 <ADE9000_SPI_Burst_Read_one_ch+0x40>
	}

	//CS off
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_SET);
 81014da:	2201      	movs	r2, #1
 81014dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 81014e0:	4803      	ldr	r0, [pc, #12]	; (81014f0 <ADE9000_SPI_Burst_Read_one_ch+0x98>)
 81014e2:	f001 faf5 	bl	8102ad0 <HAL_GPIO_WritePin>
}
 81014e6:	bf00      	nop
 81014e8:	3718      	adds	r7, #24
 81014ea:	46bd      	mov	sp, r7
 81014ec:	bd80      	pop	{r7, pc}
 81014ee:	bf00      	nop
 81014f0:	58021800 	.word	0x58021800
 81014f4:	1003ec80 	.word	0x1003ec80

081014f8 <ADE9000_Conv_ADC_I>:
	}
	printf("errori: %d\r\n",err);

}

void ADE9000_Conv_ADC_I(union DATA *data_i, uint32_t n) {
 81014f8:	b590      	push	{r4, r7, lr}
 81014fa:	b085      	sub	sp, #20
 81014fc:	af00      	add	r7, sp, #0
 81014fe:	6078      	str	r0, [r7, #4]
 8101500:	6039      	str	r1, [r7, #0]
	if (ACQUISITION_FREQ == 32000) {
		for (uint32_t i = 0; i < n; i++) {
 8101502:	2300      	movs	r3, #0
 8101504:	60fb      	str	r3, [r7, #12]
 8101506:	e024      	b.n	8101552 <ADE9000_Conv_ADC_I+0x5a>
			data_i[i].data_float = ((float) data_i[i].data_int * V_REF / FULL_SCALE_CODE_SINC4) / FDT_I;
 8101508:	68fb      	ldr	r3, [r7, #12]
 810150a:	009b      	lsls	r3, r3, #2
 810150c:	687a      	ldr	r2, [r7, #4]
 810150e:	4413      	add	r3, r2
 8101510:	681b      	ldr	r3, [r3, #0]
 8101512:	ee07 3a90 	vmov	s15, r3
 8101516:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 810151a:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8101598 <ADE9000_Conv_ADC_I+0xa0>
 810151e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8101522:	ee16 0a90 	vmov	r0, s13
 8101526:	f7ff f897 	bl	8100658 <__aeabi_f2d>
 810152a:	a319      	add	r3, pc, #100	; (adr r3, 8101590 <ADE9000_Conv_ADC_I+0x98>)
 810152c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101530:	f7ff fa14 	bl	810095c <__aeabi_ddiv>
 8101534:	4602      	mov	r2, r0
 8101536:	460b      	mov	r3, r1
 8101538:	4610      	mov	r0, r2
 810153a:	4619      	mov	r1, r3
 810153c:	68fb      	ldr	r3, [r7, #12]
 810153e:	009b      	lsls	r3, r3, #2
 8101540:	687a      	ldr	r2, [r7, #4]
 8101542:	18d4      	adds	r4, r2, r3
 8101544:	f7ff fbd8 	bl	8100cf8 <__aeabi_d2f>
 8101548:	4603      	mov	r3, r0
 810154a:	6023      	str	r3, [r4, #0]
		for (uint32_t i = 0; i < n; i++) {
 810154c:	68fb      	ldr	r3, [r7, #12]
 810154e:	3301      	adds	r3, #1
 8101550:	60fb      	str	r3, [r7, #12]
 8101552:	68fa      	ldr	r2, [r7, #12]
 8101554:	683b      	ldr	r3, [r7, #0]
 8101556:	429a      	cmp	r2, r3
 8101558:	d3d6      	bcc.n	8101508 <ADE9000_Conv_ADC_I+0x10>
		for (uint32_t i = 0; i < n; i++) {
			data_i[i].data_float = ((float) data_i[i].data_int * V_REF / FULL_SCALE_CODE_LPF) / FDT_I;
		}
	}

	for (uint32_t i = 0; i < n; i++) {
 810155a:	2300      	movs	r3, #0
 810155c:	60bb      	str	r3, [r7, #8]
 810155e:	e00c      	b.n	810157a <ADE9000_Conv_ADC_I+0x82>
				data_i[i].data_float = (data_i[i].data_float - OFFSET_I)*GAIN_I;
 8101560:	68bb      	ldr	r3, [r7, #8]
 8101562:	009b      	lsls	r3, r3, #2
 8101564:	687a      	ldr	r2, [r7, #4]
 8101566:	441a      	add	r2, r3
 8101568:	68bb      	ldr	r3, [r7, #8]
 810156a:	009b      	lsls	r3, r3, #2
 810156c:	6879      	ldr	r1, [r7, #4]
 810156e:	440b      	add	r3, r1
 8101570:	6812      	ldr	r2, [r2, #0]
 8101572:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < n; i++) {
 8101574:	68bb      	ldr	r3, [r7, #8]
 8101576:	3301      	adds	r3, #1
 8101578:	60bb      	str	r3, [r7, #8]
 810157a:	68ba      	ldr	r2, [r7, #8]
 810157c:	683b      	ldr	r3, [r7, #0]
 810157e:	429a      	cmp	r2, r3
 8101580:	d3ee      	bcc.n	8101560 <ADE9000_Conv_ADC_I+0x68>
	}


}
 8101582:	bf00      	nop
 8101584:	bf00      	nop
 8101586:	3714      	adds	r7, #20
 8101588:	46bd      	mov	sp, r7
 810158a:	bd90      	pop	{r4, r7, pc}
 810158c:	f3af 8000 	nop.w
 8101590:	19ce075f 	.word	0x19ce075f
 8101594:	3f7bda51 	.word	0x3f7bda51
 8101598:	4c7fe070 	.word	0x4c7fe070

0810159c <FD_Wavedec_zpd>:

float Ea;
float Ed [N_LEVEL_WAVELET];


void FD_Wavedec_zpd(float* dec, uint16_t* dec_dim, float* y){
 810159c:	b480      	push	{r7}
 810159e:	b08b      	sub	sp, #44	; 0x2c
 81015a0:	af00      	add	r7, sp, #0
 81015a2:	60f8      	str	r0, [r7, #12]
 81015a4:	60b9      	str	r1, [r7, #8]
 81015a6:	607a      	str	r2, [r7, #4]
	uint16_t dim_y = N_SAMPLE;
 81015a8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 81015ac:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t dim_conv = dim_y + DIM_FILTER_WAVELET - 1;
 81015ae:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 81015b0:	3309      	adds	r3, #9
 81015b2:	827b      	strh	r3, [r7, #18]
	uint16_t dim_coeff = (int)dim_conv/2;
 81015b4:	8a7b      	ldrh	r3, [r7, #18]
 81015b6:	085b      	lsrs	r3, r3, #1
 81015b8:	84bb      	strh	r3, [r7, #36]	; 0x24

	uint16_t index_dec = 0;
 81015ba:	2300      	movs	r3, #0
 81015bc:	847b      	strh	r3, [r7, #34]	; 0x22

	for(int16_t k =0;k<N_DEC_WAVELET;k++){
 81015be:	2300      	movs	r3, #0
 81015c0:	843b      	strh	r3, [r7, #32]
 81015c2:	e00d      	b.n	81015e0 <FD_Wavedec_zpd+0x44>
		dec[k]=0;
 81015c4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 81015c8:	009b      	lsls	r3, r3, #2
 81015ca:	68fa      	ldr	r2, [r7, #12]
 81015cc:	4413      	add	r3, r2
 81015ce:	f04f 0200 	mov.w	r2, #0
 81015d2:	601a      	str	r2, [r3, #0]
	for(int16_t k =0;k<N_DEC_WAVELET;k++){
 81015d4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 81015d8:	b29b      	uxth	r3, r3
 81015da:	3301      	adds	r3, #1
 81015dc:	b29b      	uxth	r3, r3
 81015de:	843b      	strh	r3, [r7, #32]
 81015e0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 81015e4:	f647 5252 	movw	r2, #32082	; 0x7d52
 81015e8:	4293      	cmp	r3, r2
 81015ea:	ddeb      	ble.n	81015c4 <FD_Wavedec_zpd+0x28>
	}

	for(uint16_t k=0; k<N_LEVEL_WAVELET; k++){
 81015ec:	2300      	movs	r3, #0
 81015ee:	83fb      	strh	r3, [r7, #30]
 81015f0:	e0cc      	b.n	810178c <FD_Wavedec_zpd+0x1f0>
		//DIM
		Wavelet_dec_dim[k]=dim_coeff;
 81015f2:	8bfb      	ldrh	r3, [r7, #30]
 81015f4:	496b      	ldr	r1, [pc, #428]	; (81017a4 <FD_Wavedec_zpd+0x208>)
 81015f6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 81015f8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

		//DETT
		for (uint16_t i = 0; i < dim_y; i++) {
 81015fc:	2300      	movs	r3, #0
 81015fe:	83bb      	strh	r3, [r7, #28]
 8101600:	e04a      	b.n	8101698 <FD_Wavedec_zpd+0xfc>
			for (uint16_t j = 0; j < DIM_FILTER_WAVELET; j++) {
 8101602:	2300      	movs	r3, #0
 8101604:	837b      	strh	r3, [r7, #26]
 8101606:	e041      	b.n	810168c <FD_Wavedec_zpd+0xf0>
				if (((i + j) % 2) == 1) { //downsampling (solo pari matlab(da 1)=solo dispari in C (da 0))
 8101608:	8bba      	ldrh	r2, [r7, #28]
 810160a:	8b7b      	ldrh	r3, [r7, #26]
 810160c:	4413      	add	r3, r2
 810160e:	b29b      	uxth	r3, r3
 8101610:	f003 0301 	and.w	r3, r3, #1
 8101614:	2b00      	cmp	r3, #0
 8101616:	d02a      	beq.n	810166e <FD_Wavedec_zpd+0xd2>
					dec [index_dec+(i + j)/2] = dec[index_dec+(i + j)/2] + y[i] * HiD[j];
 8101618:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 810161a:	8bb9      	ldrh	r1, [r7, #28]
 810161c:	8b7b      	ldrh	r3, [r7, #26]
 810161e:	440b      	add	r3, r1
 8101620:	0fd9      	lsrs	r1, r3, #31
 8101622:	440b      	add	r3, r1
 8101624:	105b      	asrs	r3, r3, #1
 8101626:	4413      	add	r3, r2
 8101628:	009b      	lsls	r3, r3, #2
 810162a:	68fa      	ldr	r2, [r7, #12]
 810162c:	4413      	add	r3, r2
 810162e:	ed93 7a00 	vldr	s14, [r3]
 8101632:	8bbb      	ldrh	r3, [r7, #28]
 8101634:	009b      	lsls	r3, r3, #2
 8101636:	687a      	ldr	r2, [r7, #4]
 8101638:	4413      	add	r3, r2
 810163a:	edd3 6a00 	vldr	s13, [r3]
 810163e:	8b7b      	ldrh	r3, [r7, #26]
 8101640:	4a59      	ldr	r2, [pc, #356]	; (81017a8 <FD_Wavedec_zpd+0x20c>)
 8101642:	009b      	lsls	r3, r3, #2
 8101644:	4413      	add	r3, r2
 8101646:	edd3 7a00 	vldr	s15, [r3]
 810164a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 810164e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8101650:	8bb9      	ldrh	r1, [r7, #28]
 8101652:	8b7b      	ldrh	r3, [r7, #26]
 8101654:	440b      	add	r3, r1
 8101656:	0fd9      	lsrs	r1, r3, #31
 8101658:	440b      	add	r3, r1
 810165a:	105b      	asrs	r3, r3, #1
 810165c:	4413      	add	r3, r2
 810165e:	009b      	lsls	r3, r3, #2
 8101660:	68fa      	ldr	r2, [r7, #12]
 8101662:	4413      	add	r3, r2
 8101664:	ee77 7a27 	vadd.f32	s15, s14, s15
 8101668:	edc3 7a00 	vstr	s15, [r3]
 810166c:	e00b      	b.n	8101686 <FD_Wavedec_zpd+0xea>
				} else if(((i + j) % 2) == 0){
 810166e:	8bba      	ldrh	r2, [r7, #28]
 8101670:	8b7b      	ldrh	r3, [r7, #26]
 8101672:	4413      	add	r3, r2
 8101674:	b29b      	uxth	r3, r3
 8101676:	f003 0301 	and.w	r3, r3, #1
 810167a:	2b00      	cmp	r3, #0
 810167c:	d103      	bne.n	8101686 <FD_Wavedec_zpd+0xea>
					uint16_t temp = i+j;
 810167e:	8bba      	ldrh	r2, [r7, #28]
 8101680:	8b7b      	ldrh	r3, [r7, #26]
 8101682:	4413      	add	r3, r2
 8101684:	823b      	strh	r3, [r7, #16]
			for (uint16_t j = 0; j < DIM_FILTER_WAVELET; j++) {
 8101686:	8b7b      	ldrh	r3, [r7, #26]
 8101688:	3301      	adds	r3, #1
 810168a:	837b      	strh	r3, [r7, #26]
 810168c:	8b7b      	ldrh	r3, [r7, #26]
 810168e:	2b09      	cmp	r3, #9
 8101690:	d9ba      	bls.n	8101608 <FD_Wavedec_zpd+0x6c>
		for (uint16_t i = 0; i < dim_y; i++) {
 8101692:	8bbb      	ldrh	r3, [r7, #28]
 8101694:	3301      	adds	r3, #1
 8101696:	83bb      	strh	r3, [r7, #28]
 8101698:	8bba      	ldrh	r2, [r7, #28]
 810169a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 810169c:	429a      	cmp	r2, r3
 810169e:	d3b0      	bcc.n	8101602 <FD_Wavedec_zpd+0x66>
				}
			}
		}
		//APPR
		index_dec = index_dec + dim_coeff;
 81016a0:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 81016a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 81016a4:	4413      	add	r3, r2
 81016a6:	847b      	strh	r3, [r7, #34]	; 0x22
		for (uint16_t i = 0; i < dim_y; i++) {
 81016a8:	2300      	movs	r3, #0
 81016aa:	833b      	strh	r3, [r7, #24]
 81016ac:	e03d      	b.n	810172a <FD_Wavedec_zpd+0x18e>
			for (uint16_t j = 0; j < DIM_FILTER_WAVELET; j++) {
 81016ae:	2300      	movs	r3, #0
 81016b0:	82fb      	strh	r3, [r7, #22]
 81016b2:	e034      	b.n	810171e <FD_Wavedec_zpd+0x182>
				if (((i + j) % 2) == 1) { //downsampling (solo pari)
 81016b4:	8b3a      	ldrh	r2, [r7, #24]
 81016b6:	8afb      	ldrh	r3, [r7, #22]
 81016b8:	4413      	add	r3, r2
 81016ba:	b29b      	uxth	r3, r3
 81016bc:	f003 0301 	and.w	r3, r3, #1
 81016c0:	2b00      	cmp	r3, #0
 81016c2:	d029      	beq.n	8101718 <FD_Wavedec_zpd+0x17c>
					dec[index_dec + (i + j)/2] = dec[index_dec + (i + j)/2] +y[i] * LoD[j];
 81016c4:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 81016c6:	8b39      	ldrh	r1, [r7, #24]
 81016c8:	8afb      	ldrh	r3, [r7, #22]
 81016ca:	440b      	add	r3, r1
 81016cc:	0fd9      	lsrs	r1, r3, #31
 81016ce:	440b      	add	r3, r1
 81016d0:	105b      	asrs	r3, r3, #1
 81016d2:	4413      	add	r3, r2
 81016d4:	009b      	lsls	r3, r3, #2
 81016d6:	68fa      	ldr	r2, [r7, #12]
 81016d8:	4413      	add	r3, r2
 81016da:	ed93 7a00 	vldr	s14, [r3]
 81016de:	8b3b      	ldrh	r3, [r7, #24]
 81016e0:	009b      	lsls	r3, r3, #2
 81016e2:	687a      	ldr	r2, [r7, #4]
 81016e4:	4413      	add	r3, r2
 81016e6:	edd3 6a00 	vldr	s13, [r3]
 81016ea:	8afb      	ldrh	r3, [r7, #22]
 81016ec:	4a2f      	ldr	r2, [pc, #188]	; (81017ac <FD_Wavedec_zpd+0x210>)
 81016ee:	009b      	lsls	r3, r3, #2
 81016f0:	4413      	add	r3, r2
 81016f2:	edd3 7a00 	vldr	s15, [r3]
 81016f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 81016fa:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 81016fc:	8b39      	ldrh	r1, [r7, #24]
 81016fe:	8afb      	ldrh	r3, [r7, #22]
 8101700:	440b      	add	r3, r1
 8101702:	0fd9      	lsrs	r1, r3, #31
 8101704:	440b      	add	r3, r1
 8101706:	105b      	asrs	r3, r3, #1
 8101708:	4413      	add	r3, r2
 810170a:	009b      	lsls	r3, r3, #2
 810170c:	68fa      	ldr	r2, [r7, #12]
 810170e:	4413      	add	r3, r2
 8101710:	ee77 7a27 	vadd.f32	s15, s14, s15
 8101714:	edc3 7a00 	vstr	s15, [r3]
			for (uint16_t j = 0; j < DIM_FILTER_WAVELET; j++) {
 8101718:	8afb      	ldrh	r3, [r7, #22]
 810171a:	3301      	adds	r3, #1
 810171c:	82fb      	strh	r3, [r7, #22]
 810171e:	8afb      	ldrh	r3, [r7, #22]
 8101720:	2b09      	cmp	r3, #9
 8101722:	d9c7      	bls.n	81016b4 <FD_Wavedec_zpd+0x118>
		for (uint16_t i = 0; i < dim_y; i++) {
 8101724:	8b3b      	ldrh	r3, [r7, #24]
 8101726:	3301      	adds	r3, #1
 8101728:	833b      	strh	r3, [r7, #24]
 810172a:	8b3a      	ldrh	r2, [r7, #24]
 810172c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 810172e:	429a      	cmp	r2, r3
 8101730:	d3bd      	bcc.n	81016ae <FD_Wavedec_zpd+0x112>
				}
			}
		}

		if(!(k==N_LEVEL_WAVELET-1)){
 8101732:	8bfb      	ldrh	r3, [r7, #30]
 8101734:	2b09      	cmp	r3, #9
 8101736:	d026      	beq.n	8101786 <FD_Wavedec_zpd+0x1ea>
		dim_y = dim_coeff;
 8101738:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 810173a:	84fb      	strh	r3, [r7, #38]	; 0x26

		for(uint16_t i=0; i< dim_y;i++){
 810173c:	2300      	movs	r3, #0
 810173e:	82bb      	strh	r3, [r7, #20]
 8101740:	e017      	b.n	8101772 <FD_Wavedec_zpd+0x1d6>
			y[i] = dec[index_dec + i];
 8101742:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8101744:	8abb      	ldrh	r3, [r7, #20]
 8101746:	4413      	add	r3, r2
 8101748:	009b      	lsls	r3, r3, #2
 810174a:	68fa      	ldr	r2, [r7, #12]
 810174c:	441a      	add	r2, r3
 810174e:	8abb      	ldrh	r3, [r7, #20]
 8101750:	009b      	lsls	r3, r3, #2
 8101752:	6879      	ldr	r1, [r7, #4]
 8101754:	440b      	add	r3, r1
 8101756:	6812      	ldr	r2, [r2, #0]
 8101758:	601a      	str	r2, [r3, #0]
			dec[index_dec+i]=0;
 810175a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 810175c:	8abb      	ldrh	r3, [r7, #20]
 810175e:	4413      	add	r3, r2
 8101760:	009b      	lsls	r3, r3, #2
 8101762:	68fa      	ldr	r2, [r7, #12]
 8101764:	4413      	add	r3, r2
 8101766:	f04f 0200 	mov.w	r2, #0
 810176a:	601a      	str	r2, [r3, #0]
		for(uint16_t i=0; i< dim_y;i++){
 810176c:	8abb      	ldrh	r3, [r7, #20]
 810176e:	3301      	adds	r3, #1
 8101770:	82bb      	strh	r3, [r7, #20]
 8101772:	8aba      	ldrh	r2, [r7, #20]
 8101774:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8101776:	429a      	cmp	r2, r3
 8101778:	d3e3      	bcc.n	8101742 <FD_Wavedec_zpd+0x1a6>
		}

		dim_conv = dim_y + DIM_FILTER_WAVELET - 1;
 810177a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 810177c:	3309      	adds	r3, #9
 810177e:	827b      	strh	r3, [r7, #18]
		dim_coeff = (int)dim_conv/2;
 8101780:	8a7b      	ldrh	r3, [r7, #18]
 8101782:	085b      	lsrs	r3, r3, #1
 8101784:	84bb      	strh	r3, [r7, #36]	; 0x24
	for(uint16_t k=0; k<N_LEVEL_WAVELET; k++){
 8101786:	8bfb      	ldrh	r3, [r7, #30]
 8101788:	3301      	adds	r3, #1
 810178a:	83fb      	strh	r3, [r7, #30]
 810178c:	8bfb      	ldrh	r3, [r7, #30]
 810178e:	2b09      	cmp	r3, #9
 8101790:	f67f af2f 	bls.w	81015f2 <FD_Wavedec_zpd+0x56>
		}
	}
}
 8101794:	bf00      	nop
 8101796:	bf00      	nop
 8101798:	372c      	adds	r7, #44	; 0x2c
 810179a:	46bd      	mov	sp, r7
 810179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 81017a0:	4770      	bx	lr
 81017a2:	bf00      	nop
 81017a4:	1001f68c 	.word	0x1001f68c
 81017a8:	10000030 	.word	0x10000030
 81017ac:	10000008 	.word	0x10000008

081017b0 <FD_Wenergy>:

void FD_Wenergy(float* dec, uint16_t* dec_dim, float* Ea, float* Ed){
 81017b0:	b580      	push	{r7, lr}
 81017b2:	ed2d 8b02 	vpush	{d8}
 81017b6:	b08a      	sub	sp, #40	; 0x28
 81017b8:	af00      	add	r7, sp, #0
 81017ba:	60f8      	str	r0, [r7, #12]
 81017bc:	60b9      	str	r1, [r7, #8]
 81017be:	607a      	str	r2, [r7, #4]
 81017c0:	603b      	str	r3, [r7, #0]
	float tot=0;
 81017c2:	f04f 0300 	mov.w	r3, #0
 81017c6:	627b      	str	r3, [r7, #36]	; 0x24
	uint16_t index=0;
 81017c8:	2300      	movs	r3, #0
 81017ca:	847b      	strh	r3, [r7, #34]	; 0x22
	uint16_t dim = 0;
 81017cc:	2300      	movs	r3, #0
 81017ce:	82bb      	strh	r3, [r7, #20]

	*Ea =0;
 81017d0:	687b      	ldr	r3, [r7, #4]
 81017d2:	f04f 0200 	mov.w	r2, #0
 81017d6:	601a      	str	r2, [r3, #0]
	for(uint16_t i=0;i<N_LEVEL_WAVELET;i++){
 81017d8:	2300      	movs	r3, #0
 81017da:	843b      	strh	r3, [r7, #32]
 81017dc:	e009      	b.n	81017f2 <FD_Wenergy+0x42>
		Ed[i]=0;
 81017de:	8c3b      	ldrh	r3, [r7, #32]
 81017e0:	009b      	lsls	r3, r3, #2
 81017e2:	683a      	ldr	r2, [r7, #0]
 81017e4:	4413      	add	r3, r2
 81017e6:	f04f 0200 	mov.w	r2, #0
 81017ea:	601a      	str	r2, [r3, #0]
	for(uint16_t i=0;i<N_LEVEL_WAVELET;i++){
 81017ec:	8c3b      	ldrh	r3, [r7, #32]
 81017ee:	3301      	adds	r3, #1
 81017f0:	843b      	strh	r3, [r7, #32]
 81017f2:	8c3b      	ldrh	r3, [r7, #32]
 81017f4:	2b09      	cmp	r3, #9
 81017f6:	d9f2      	bls.n	81017de <FD_Wenergy+0x2e>
	}

	for(uint16_t i=0;i<N_LEVEL_WAVELET;i++){
 81017f8:	2300      	movs	r3, #0
 81017fa:	83fb      	strh	r3, [r7, #30]
 81017fc:	e033      	b.n	8101866 <FD_Wenergy+0xb6>
		dim = dec_dim[i];
 81017fe:	8bfb      	ldrh	r3, [r7, #30]
 8101800:	005b      	lsls	r3, r3, #1
 8101802:	68ba      	ldr	r2, [r7, #8]
 8101804:	4413      	add	r3, r2
 8101806:	881b      	ldrh	r3, [r3, #0]
 8101808:	82bb      	strh	r3, [r7, #20]
		for(uint16_t j=0;j<dim;j++){
 810180a:	2300      	movs	r3, #0
 810180c:	83bb      	strh	r3, [r7, #28]
 810180e:	e01f      	b.n	8101850 <FD_Wenergy+0xa0>
			Ed[i]=Ed[i]+power(dec[index+j],2);
 8101810:	8bfb      	ldrh	r3, [r7, #30]
 8101812:	009b      	lsls	r3, r3, #2
 8101814:	683a      	ldr	r2, [r7, #0]
 8101816:	4413      	add	r3, r2
 8101818:	ed93 8a00 	vldr	s16, [r3]
 810181c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 810181e:	8bbb      	ldrh	r3, [r7, #28]
 8101820:	4413      	add	r3, r2
 8101822:	009b      	lsls	r3, r3, #2
 8101824:	68fa      	ldr	r2, [r7, #12]
 8101826:	4413      	add	r3, r2
 8101828:	edd3 7a00 	vldr	s15, [r3]
 810182c:	2002      	movs	r0, #2
 810182e:	eeb0 0a67 	vmov.f32	s0, s15
 8101832:	f000 f88b 	bl	810194c <power>
 8101836:	eef0 7a40 	vmov.f32	s15, s0
 810183a:	8bfb      	ldrh	r3, [r7, #30]
 810183c:	009b      	lsls	r3, r3, #2
 810183e:	683a      	ldr	r2, [r7, #0]
 8101840:	4413      	add	r3, r2
 8101842:	ee78 7a27 	vadd.f32	s15, s16, s15
 8101846:	edc3 7a00 	vstr	s15, [r3]
		for(uint16_t j=0;j<dim;j++){
 810184a:	8bbb      	ldrh	r3, [r7, #28]
 810184c:	3301      	adds	r3, #1
 810184e:	83bb      	strh	r3, [r7, #28]
 8101850:	8bba      	ldrh	r2, [r7, #28]
 8101852:	8abb      	ldrh	r3, [r7, #20]
 8101854:	429a      	cmp	r2, r3
 8101856:	d3db      	bcc.n	8101810 <FD_Wenergy+0x60>
		}
		index = index + dim;
 8101858:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 810185a:	8abb      	ldrh	r3, [r7, #20]
 810185c:	4413      	add	r3, r2
 810185e:	847b      	strh	r3, [r7, #34]	; 0x22
	for(uint16_t i=0;i<N_LEVEL_WAVELET;i++){
 8101860:	8bfb      	ldrh	r3, [r7, #30]
 8101862:	3301      	adds	r3, #1
 8101864:	83fb      	strh	r3, [r7, #30]
 8101866:	8bfb      	ldrh	r3, [r7, #30]
 8101868:	2b09      	cmp	r3, #9
 810186a:	d9c8      	bls.n	81017fe <FD_Wenergy+0x4e>
	}

	dim = dec_dim[N_LEVEL_WAVELET-1];
 810186c:	68bb      	ldr	r3, [r7, #8]
 810186e:	8a5b      	ldrh	r3, [r3, #18]
 8101870:	82bb      	strh	r3, [r7, #20]
	for(uint16_t j=0;j<dim;j++){
 8101872:	2300      	movs	r3, #0
 8101874:	837b      	strh	r3, [r7, #26]
 8101876:	e019      	b.n	81018ac <FD_Wenergy+0xfc>
		*Ea=*Ea+power(dec[index+j],2);
 8101878:	687b      	ldr	r3, [r7, #4]
 810187a:	ed93 8a00 	vldr	s16, [r3]
 810187e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8101880:	8b7b      	ldrh	r3, [r7, #26]
 8101882:	4413      	add	r3, r2
 8101884:	009b      	lsls	r3, r3, #2
 8101886:	68fa      	ldr	r2, [r7, #12]
 8101888:	4413      	add	r3, r2
 810188a:	edd3 7a00 	vldr	s15, [r3]
 810188e:	2002      	movs	r0, #2
 8101890:	eeb0 0a67 	vmov.f32	s0, s15
 8101894:	f000 f85a 	bl	810194c <power>
 8101898:	eef0 7a40 	vmov.f32	s15, s0
 810189c:	ee78 7a27 	vadd.f32	s15, s16, s15
 81018a0:	687b      	ldr	r3, [r7, #4]
 81018a2:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t j=0;j<dim;j++){
 81018a6:	8b7b      	ldrh	r3, [r7, #26]
 81018a8:	3301      	adds	r3, #1
 81018aa:	837b      	strh	r3, [r7, #26]
 81018ac:	8b7a      	ldrh	r2, [r7, #26]
 81018ae:	8abb      	ldrh	r3, [r7, #20]
 81018b0:	429a      	cmp	r2, r3
 81018b2:	d3e1      	bcc.n	8101878 <FD_Wenergy+0xc8>
	}

	tot = *Ea;
 81018b4:	687b      	ldr	r3, [r7, #4]
 81018b6:	681b      	ldr	r3, [r3, #0]
 81018b8:	627b      	str	r3, [r7, #36]	; 0x24
	for(uint16_t i=0;i<N_LEVEL_WAVELET;i++){
 81018ba:	2300      	movs	r3, #0
 81018bc:	833b      	strh	r3, [r7, #24]
 81018be:	e00e      	b.n	81018de <FD_Wenergy+0x12e>
		tot = tot + Ed[i];
 81018c0:	8b3b      	ldrh	r3, [r7, #24]
 81018c2:	009b      	lsls	r3, r3, #2
 81018c4:	683a      	ldr	r2, [r7, #0]
 81018c6:	4413      	add	r3, r2
 81018c8:	edd3 7a00 	vldr	s15, [r3]
 81018cc:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 81018d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 81018d4:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	for(uint16_t i=0;i<N_LEVEL_WAVELET;i++){
 81018d8:	8b3b      	ldrh	r3, [r7, #24]
 81018da:	3301      	adds	r3, #1
 81018dc:	833b      	strh	r3, [r7, #24]
 81018de:	8b3b      	ldrh	r3, [r7, #24]
 81018e0:	2b09      	cmp	r3, #9
 81018e2:	d9ed      	bls.n	81018c0 <FD_Wenergy+0x110>
	}

	*Ea = 100*(*Ea)/tot;
 81018e4:	687b      	ldr	r3, [r7, #4]
 81018e6:	edd3 7a00 	vldr	s15, [r3]
 81018ea:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8101948 <FD_Wenergy+0x198>
 81018ee:	ee67 6a87 	vmul.f32	s13, s15, s14
 81018f2:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 81018f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81018fa:	687b      	ldr	r3, [r7, #4]
 81018fc:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i=0;i<N_LEVEL_WAVELET;i++){
 8101900:	2300      	movs	r3, #0
 8101902:	82fb      	strh	r3, [r7, #22]
 8101904:	e016      	b.n	8101934 <FD_Wenergy+0x184>
		Ed[i] = 100*Ed[i]/tot;
 8101906:	8afb      	ldrh	r3, [r7, #22]
 8101908:	009b      	lsls	r3, r3, #2
 810190a:	683a      	ldr	r2, [r7, #0]
 810190c:	4413      	add	r3, r2
 810190e:	edd3 7a00 	vldr	s15, [r3]
 8101912:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8101948 <FD_Wenergy+0x198>
 8101916:	ee67 6a87 	vmul.f32	s13, s15, s14
 810191a:	8afb      	ldrh	r3, [r7, #22]
 810191c:	009b      	lsls	r3, r3, #2
 810191e:	683a      	ldr	r2, [r7, #0]
 8101920:	4413      	add	r3, r2
 8101922:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8101926:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810192a:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i=0;i<N_LEVEL_WAVELET;i++){
 810192e:	8afb      	ldrh	r3, [r7, #22]
 8101930:	3301      	adds	r3, #1
 8101932:	82fb      	strh	r3, [r7, #22]
 8101934:	8afb      	ldrh	r3, [r7, #22]
 8101936:	2b09      	cmp	r3, #9
 8101938:	d9e5      	bls.n	8101906 <FD_Wenergy+0x156>
	}
}
 810193a:	bf00      	nop
 810193c:	bf00      	nop
 810193e:	3728      	adds	r7, #40	; 0x28
 8101940:	46bd      	mov	sp, r7
 8101942:	ecbd 8b02 	vpop	{d8}
 8101946:	bd80      	pop	{r7, pc}
 8101948:	42c80000 	.word	0x42c80000

0810194c <power>:

float power(float a, uint16_t b){
 810194c:	b580      	push	{r7, lr}
 810194e:	b082      	sub	sp, #8
 8101950:	af00      	add	r7, sp, #0
 8101952:	ed87 0a01 	vstr	s0, [r7, #4]
 8101956:	4603      	mov	r3, r0
 8101958:	807b      	strh	r3, [r7, #2]
	if(b == 0)
 810195a:	887b      	ldrh	r3, [r7, #2]
 810195c:	2b00      	cmp	r3, #0
 810195e:	d102      	bne.n	8101966 <power+0x1a>
		return 1;
 8101960:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8101964:	e010      	b.n	8101988 <power+0x3c>
	else
		return a *= power(a,b-1);
 8101966:	887b      	ldrh	r3, [r7, #2]
 8101968:	3b01      	subs	r3, #1
 810196a:	b29b      	uxth	r3, r3
 810196c:	4618      	mov	r0, r3
 810196e:	ed97 0a01 	vldr	s0, [r7, #4]
 8101972:	f7ff ffeb 	bl	810194c <power>
 8101976:	eeb0 7a40 	vmov.f32	s14, s0
 810197a:	edd7 7a01 	vldr	s15, [r7, #4]
 810197e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8101982:	edc7 7a01 	vstr	s15, [r7, #4]
 8101986:	687b      	ldr	r3, [r7, #4]
 8101988:	ee07 3a90 	vmov	s15, r3
}
 810198c:	eeb0 0a67 	vmov.f32	s0, s15
 8101990:	3708      	adds	r7, #8
 8101992:	46bd      	mov	sp, r7
 8101994:	bd80      	pop	{r7, pc}
	...

08101998 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8101998:	b580      	push	{r7, lr}
 810199a:	b08a      	sub	sp, #40	; 0x28
 810199c:	af02      	add	r7, sp, #8

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 810199e:	4b86      	ldr	r3, [pc, #536]	; (8101bb8 <main+0x220>)
 81019a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81019a4:	4a84      	ldr	r2, [pc, #528]	; (8101bb8 <main+0x220>)
 81019a6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 81019aa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81019ae:	4b82      	ldr	r3, [pc, #520]	; (8101bb8 <main+0x220>)
 81019b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81019b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81019b8:	607b      	str	r3, [r7, #4]
 81019ba:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81019bc:	2001      	movs	r0, #1
 81019be:	f001 f8bb 	bl	8102b38 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 81019c2:	f001 f945 	bl	8102c50 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 81019c6:	2201      	movs	r2, #1
 81019c8:	2102      	movs	r1, #2
 81019ca:	2000      	movs	r0, #0
 81019cc:	f001 f8c6 	bl	8102b5c <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81019d0:	4b7a      	ldr	r3, [pc, #488]	; (8101bbc <main+0x224>)
 81019d2:	681b      	ldr	r3, [r3, #0]
 81019d4:	091b      	lsrs	r3, r3, #4
 81019d6:	f003 030f 	and.w	r3, r3, #15
 81019da:	2b07      	cmp	r3, #7
 81019dc:	d108      	bne.n	81019f0 <main+0x58>
 81019de:	4b78      	ldr	r3, [pc, #480]	; (8101bc0 <main+0x228>)
 81019e0:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 81019e4:	4a76      	ldr	r2, [pc, #472]	; (8101bc0 <main+0x228>)
 81019e6:	f043 0301 	orr.w	r3, r3, #1
 81019ea:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 81019ee:	e007      	b.n	8101a00 <main+0x68>
 81019f0:	4b73      	ldr	r3, [pc, #460]	; (8101bc0 <main+0x228>)
 81019f2:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 81019f6:	4a72      	ldr	r2, [pc, #456]	; (8101bc0 <main+0x228>)
 81019f8:	f043 0301 	orr.w	r3, r3, #1
 81019fc:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8101a00:	f000 fcba 	bl	8102378 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8101a04:	f000 f99a 	bl	8101d3c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8101a08:	f000 f94c 	bl	8101ca4 <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8101a0c:	f000 f8f4 	bl	8101bf8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  ADE9000_Power();
 8101a10:	f7ff fbf6 	bl	8101200 <ADE9000_Power>

//  test_read_write_reg();
  setvbuf( stdin, NULL, _IONBF, 0 );
 8101a14:	4b6b      	ldr	r3, [pc, #428]	; (8101bc4 <main+0x22c>)
 8101a16:	681b      	ldr	r3, [r3, #0]
 8101a18:	6858      	ldr	r0, [r3, #4]
 8101a1a:	2300      	movs	r3, #0
 8101a1c:	2202      	movs	r2, #2
 8101a1e:	2100      	movs	r1, #0
 8101a20:	f006 fa96 	bl	8107f50 <setvbuf>

  ADE9000_Setup();
 8101a24:	f7ff fb86 	bl	8101134 <ADE9000_Setup>

  printf("%d,%d,%d\r\n",N_BUFFER, N_SAMPLE,BURST_READ_N);
 8101a28:	2380      	movs	r3, #128	; 0x80
 8101a2a:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8101a2e:	217d      	movs	r1, #125	; 0x7d
 8101a30:	4865      	ldr	r0, [pc, #404]	; (8101bc8 <main+0x230>)
 8101a32:	f006 f9ef 	bl	8107e14 <iprintf>

  printf("fdti: %f\t fdtv: %f \r\n",CURRENT_TRANSFER_FUNCTION,VOLTAGE_TRANSFER_FUNCTION);
 8101a36:	a35c      	add	r3, pc, #368	; (adr r3, 8101ba8 <main+0x210>)
 8101a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101a3c:	e9cd 2300 	strd	r2, r3, [sp]
 8101a40:	a35b      	add	r3, pc, #364	; (adr r3, 8101bb0 <main+0x218>)
 8101a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101a46:	4861      	ldr	r0, [pc, #388]	; (8101bcc <main+0x234>)
 8101a48:	f006 f9e4 	bl	8107e14 <iprintf>
  //ADE9000_Calibration();

  uint16_t index = 0;
 8101a4c:	2300      	movs	r3, #0
 8101a4e:	83fb      	strh	r3, [r7, #30]
  uint32_t start;
  uint32_t value_reg_32 = 0x00020000;
 8101a50:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8101a54:	613b      	str	r3, [r7, #16]
  uint16_t value_reg_16;

  Start_Waveform_Buffer();
 8101a56:	f7ff fcd1 	bl	81013fc <Start_Waveform_Buffer>

  while(index < N_SAMPLE){
 8101a5a:	e057      	b.n	8101b0c <main+0x174>
 		  while(flag_read == 0){}
 8101a5c:	bf00      	nop
 8101a5e:	4b5c      	ldr	r3, [pc, #368]	; (8101bd0 <main+0x238>)
 8101a60:	f993 3000 	ldrsb.w	r3, [r3]
 8101a64:	2b00      	cmp	r3, #0
 8101a66:	d0fa      	beq.n	8101a5e <main+0xc6>
 		 //uint32_t tickstart = HAL_GetTick();

		  //printf("nint: %d\t", n_int);
 		  flag_read = 0;
 8101a68:	4b59      	ldr	r3, [pc, #356]	; (8101bd0 <main+0x238>)
 8101a6a:	2200      	movs	r2, #0
 8101a6c:	701a      	strb	r2, [r3, #0]
 		  ADE9000_SPI_Write_32(ADDR_STATUS0,value_reg_32);
 8101a6e:	6939      	ldr	r1, [r7, #16]
 8101a70:	f240 4002 	movw	r0, #1026	; 0x402
 8101a74:	f7ff fc86 	bl	8101384 <ADE9000_SPI_Write_32>

		  value_reg_16 = ADE9000_SPI_Read_16(ADDR_WFB_TRG_STAT);
 8101a78:	f240 40a3 	movw	r0, #1187	; 0x4a3
 8101a7c:	f7ff fbe0 	bl	8101240 <ADE9000_SPI_Read_16>
 8101a80:	4603      	mov	r3, r0
 8101a82:	81fb      	strh	r3, [r7, #14]
		  value_reg_16 = (value_reg_16>>12)&0x0F;
 8101a84:	89fb      	ldrh	r3, [r7, #14]
 8101a86:	0b1b      	lsrs	r3, r3, #12
 8101a88:	81fb      	strh	r3, [r7, #14]
		  printf("pg: %i\r\n",value_reg_16);
 8101a8a:	89fb      	ldrh	r3, [r7, #14]
 8101a8c:	4619      	mov	r1, r3
 8101a8e:	4851      	ldr	r0, [pc, #324]	; (8101bd4 <main+0x23c>)
 8101a90:	f006 f9c0 	bl	8107e14 <iprintf>
 		  start = WAVEFORM_BUFFER_START_ADDR;
 8101a94:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8101a98:	60bb      	str	r3, [r7, #8]



 		 ADE9000_SPI_Burst_Read_one_ch(start,BURST_READ_N,&ia[index].data_int);
 8101a9a:	68bb      	ldr	r3, [r7, #8]
 8101a9c:	b298      	uxth	r0, r3
 8101a9e:	8bfb      	ldrh	r3, [r7, #30]
 8101aa0:	009b      	lsls	r3, r3, #2
 8101aa2:	4a4d      	ldr	r2, [pc, #308]	; (8101bd8 <main+0x240>)
 8101aa4:	4413      	add	r3, r2
 8101aa6:	461a      	mov	r2, r3
 8101aa8:	2180      	movs	r1, #128	; 0x80
 8101aaa:	f7ff fcd5 	bl	8101458 <ADE9000_SPI_Burst_Read_one_ch>
 		 //ADE9000_SPI_Burst_Read_two_ch(start, BURST_READ_N,ia + index,va +index);
 		 //ADE9000_SPI_Burst_Read_two_ch(start, BURST_READ_N,&ia[index].data_int,&va[index].data_int);

 		  //printf("1 index %d\r\n",index);
 		  index += BURST_READ_N;
 8101aae:	8bfb      	ldrh	r3, [r7, #30]
 8101ab0:	3380      	adds	r3, #128	; 0x80
 8101ab2:	83fb      	strh	r3, [r7, #30]
 		/*
 		 uint32_t tickend = HAL_GetTick();
 		 uint32_t ntick = tickend-tickstart;
 		 printf("TIME: %d MS\r\n",ntick);
 		*/
 		  while(flag_read == 0){}
 8101ab4:	bf00      	nop
 8101ab6:	4b46      	ldr	r3, [pc, #280]	; (8101bd0 <main+0x238>)
 8101ab8:	f993 3000 	ldrsb.w	r3, [r3]
 8101abc:	2b00      	cmp	r3, #0
 8101abe:	d0fa      	beq.n	8101ab6 <main+0x11e>

  		 //tickstart = HAL_GetTick();
 		  //printf("nint: %d\t", n_int);
 		  flag_read = 0;
 8101ac0:	4b43      	ldr	r3, [pc, #268]	; (8101bd0 <main+0x238>)
 8101ac2:	2200      	movs	r2, #0
 8101ac4:	701a      	strb	r2, [r3, #0]
 		  ADE9000_SPI_Write_32(ADDR_STATUS0,value_reg_32);
 8101ac6:	6939      	ldr	r1, [r7, #16]
 8101ac8:	f240 4002 	movw	r0, #1026	; 0x402
 8101acc:	f7ff fc5a 	bl	8101384 <ADE9000_SPI_Write_32>
 		  value_reg_16 = ADE9000_SPI_Read_16(ADDR_WFB_TRG_STAT);
 8101ad0:	f240 40a3 	movw	r0, #1187	; 0x4a3
 8101ad4:	f7ff fbb4 	bl	8101240 <ADE9000_SPI_Read_16>
 8101ad8:	4603      	mov	r3, r0
 8101ada:	81fb      	strh	r3, [r7, #14]
 		  value_reg_16 = (value_reg_16>>12)&0x0F;
 8101adc:	89fb      	ldrh	r3, [r7, #14]
 8101ade:	0b1b      	lsrs	r3, r3, #12
 8101ae0:	81fb      	strh	r3, [r7, #14]
 		  printf("pg: %i\r\n",value_reg_16);
 8101ae2:	89fb      	ldrh	r3, [r7, #14]
 8101ae4:	4619      	mov	r1, r3
 8101ae6:	483b      	ldr	r0, [pc, #236]	; (8101bd4 <main+0x23c>)
 8101ae8:	f006 f994 	bl	8107e14 <iprintf>
 		  start = WAVEFORM_BUFFER_START_ADDR + BURST_READ_N*8;
 8101aec:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8101af0:	60bb      	str	r3, [r7, #8]


 		 ADE9000_SPI_Burst_Read_one_ch(start,BURST_READ_N,&ia[index].data_int);
 8101af2:	68bb      	ldr	r3, [r7, #8]
 8101af4:	b298      	uxth	r0, r3
 8101af6:	8bfb      	ldrh	r3, [r7, #30]
 8101af8:	009b      	lsls	r3, r3, #2
 8101afa:	4a37      	ldr	r2, [pc, #220]	; (8101bd8 <main+0x240>)
 8101afc:	4413      	add	r3, r2
 8101afe:	461a      	mov	r2, r3
 8101b00:	2180      	movs	r1, #128	; 0x80
 8101b02:	f7ff fca9 	bl	8101458 <ADE9000_SPI_Burst_Read_one_ch>
 		// ADE9000_SPI_Burst_Read_two_ch(start, BURST_READ_N,ia + index,va +index);
 		//ADE9000_SPI_Burst_Read_two_ch(start, BURST_READ_N,&ia[index].data_int,&va[index].data_int);

 		 //printf("2 index %d\r\n",index);
 		 index += BURST_READ_N;
 8101b06:	8bfb      	ldrh	r3, [r7, #30]
 8101b08:	3380      	adds	r3, #128	; 0x80
 8101b0a:	83fb      	strh	r3, [r7, #30]
  while(index < N_SAMPLE){
 8101b0c:	8bfb      	ldrh	r3, [r7, #30]
 8101b0e:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8101b12:	d3a3      	bcc.n	8101a5c <main+0xc4>
   		 ntick = tickend-tickstart;
   		 printf("TIME: %d MS\r\n",ntick);
*/

 }
  Stop_Waveform_Buffer();
 8101b14:	f7ff fc89 	bl	810142a <Stop_Waveform_Buffer>
	  printf("%d,%d\r\n",va[i].data_int,ia[i].data_int);
  }
  */

  //ADE9000_Conv_ADC_V(va,N_SAMPLE);
  ADE9000_Conv_ADC_I(ia,N_SAMPLE);
 8101b18:	f44f 41fa 	mov.w	r1, #32000	; 0x7d00
 8101b1c:	482e      	ldr	r0, [pc, #184]	; (8101bd8 <main+0x240>)
 8101b1e:	f7ff fceb 	bl	81014f8 <ADE9000_Conv_ADC_I>
  for(uint32_t i = 0; i<N_SAMPLE; i++){
	  printf("%f,%f\r\n",va[i].data_float,ia[i].data_float);
  }

*/
  printf("IA\r\n");
 8101b22:	482e      	ldr	r0, [pc, #184]	; (8101bdc <main+0x244>)
 8101b24:	f006 f9fc 	bl	8107f20 <puts>
  for(uint32_t i = 0; i<N_SAMPLE; i++){
 8101b28:	2300      	movs	r3, #0
 8101b2a:	61bb      	str	r3, [r7, #24]
 8101b2c:	e00f      	b.n	8101b4e <main+0x1b6>
	  printf("%f\r\n",ia[i].data_float);
 8101b2e:	4a2a      	ldr	r2, [pc, #168]	; (8101bd8 <main+0x240>)
 8101b30:	69bb      	ldr	r3, [r7, #24]
 8101b32:	009b      	lsls	r3, r3, #2
 8101b34:	4413      	add	r3, r2
 8101b36:	681b      	ldr	r3, [r3, #0]
 8101b38:	4618      	mov	r0, r3
 8101b3a:	f7fe fd8d 	bl	8100658 <__aeabi_f2d>
 8101b3e:	4602      	mov	r2, r0
 8101b40:	460b      	mov	r3, r1
 8101b42:	4827      	ldr	r0, [pc, #156]	; (8101be0 <main+0x248>)
 8101b44:	f006 f966 	bl	8107e14 <iprintf>
  for(uint32_t i = 0; i<N_SAMPLE; i++){
 8101b48:	69bb      	ldr	r3, [r7, #24]
 8101b4a:	3301      	adds	r3, #1
 8101b4c:	61bb      	str	r3, [r7, #24]
 8101b4e:	69bb      	ldr	r3, [r7, #24]
 8101b50:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8101b54:	d3eb      	bcc.n	8101b2e <main+0x196>
  }

  FD_Wavedec_zpd(Wavelet_dec,Wavelet_dec_dim,&ia[0].data_float);
 8101b56:	4a20      	ldr	r2, [pc, #128]	; (8101bd8 <main+0x240>)
 8101b58:	4922      	ldr	r1, [pc, #136]	; (8101be4 <main+0x24c>)
 8101b5a:	4823      	ldr	r0, [pc, #140]	; (8101be8 <main+0x250>)
 8101b5c:	f7ff fd1e 	bl	810159c <FD_Wavedec_zpd>

  printf("Dec\r\n");
 8101b60:	4822      	ldr	r0, [pc, #136]	; (8101bec <main+0x254>)
 8101b62:	f006 f9dd 	bl	8107f20 <puts>
  for(uint32_t i = 0; i<N_DEC_WAVELET; i++){
 8101b66:	2300      	movs	r3, #0
 8101b68:	617b      	str	r3, [r7, #20]
 8101b6a:	e00f      	b.n	8101b8c <main+0x1f4>
	  printf("%f\r\n",Wavelet_dec[i]);
 8101b6c:	4a1e      	ldr	r2, [pc, #120]	; (8101be8 <main+0x250>)
 8101b6e:	697b      	ldr	r3, [r7, #20]
 8101b70:	009b      	lsls	r3, r3, #2
 8101b72:	4413      	add	r3, r2
 8101b74:	681b      	ldr	r3, [r3, #0]
 8101b76:	4618      	mov	r0, r3
 8101b78:	f7fe fd6e 	bl	8100658 <__aeabi_f2d>
 8101b7c:	4602      	mov	r2, r0
 8101b7e:	460b      	mov	r3, r1
 8101b80:	4817      	ldr	r0, [pc, #92]	; (8101be0 <main+0x248>)
 8101b82:	f006 f947 	bl	8107e14 <iprintf>
  for(uint32_t i = 0; i<N_DEC_WAVELET; i++){
 8101b86:	697b      	ldr	r3, [r7, #20]
 8101b88:	3301      	adds	r3, #1
 8101b8a:	617b      	str	r3, [r7, #20]
 8101b8c:	697b      	ldr	r3, [r7, #20]
 8101b8e:	f647 5252 	movw	r2, #32082	; 0x7d52
 8101b92:	4293      	cmp	r3, r2
 8101b94:	d9ea      	bls.n	8101b6c <main+0x1d4>
  }

  FD_Wenergy(Wavelet_dec,Wavelet_dec_dim,&Ea,Ed);
 8101b96:	4b16      	ldr	r3, [pc, #88]	; (8101bf0 <main+0x258>)
 8101b98:	4a16      	ldr	r2, [pc, #88]	; (8101bf4 <main+0x25c>)
 8101b9a:	4912      	ldr	r1, [pc, #72]	; (8101be4 <main+0x24c>)
 8101b9c:	4812      	ldr	r0, [pc, #72]	; (8101be8 <main+0x250>)
 8101b9e:	f7ff fe07 	bl	81017b0 <FD_Wenergy>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8101ba2:	e7fe      	b.n	8101ba2 <main+0x20a>
 8101ba4:	f3af 8000 	nop.w
 8101ba8:	a726abf2 	.word	0xa726abf2
 8101bac:	3f547455 	.word	0x3f547455
 8101bb0:	19ce075f 	.word	0x19ce075f
 8101bb4:	3f7bda51 	.word	0x3f7bda51
 8101bb8:	58024400 	.word	0x58024400
 8101bbc:	e000ed00 	.word	0xe000ed00
 8101bc0:	58026400 	.word	0x58026400
 8101bc4:	10000060 	.word	0x10000060
 8101bc8:	0810b760 	.word	0x0810b760
 8101bcc:	0810b76c 	.word	0x0810b76c
 8101bd0:	10000250 	.word	0x10000250
 8101bd4:	0810b784 	.word	0x0810b784
 8101bd8:	10000264 	.word	0x10000264
 8101bdc:	0810b790 	.word	0x0810b790
 8101be0:	0810b794 	.word	0x0810b794
 8101be4:	1001f68c 	.word	0x1001f68c
 8101be8:	1001f6a4 	.word	0x1001f6a4
 8101bec:	0810b79c 	.word	0x0810b79c
 8101bf0:	1001f664 	.word	0x1001f664
 8101bf4:	1001f6a0 	.word	0x1001f6a0

08101bf8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8101bf8:	b580      	push	{r7, lr}
 8101bfa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8101bfc:	4b27      	ldr	r3, [pc, #156]	; (8101c9c <MX_SPI1_Init+0xa4>)
 8101bfe:	4a28      	ldr	r2, [pc, #160]	; (8101ca0 <MX_SPI1_Init+0xa8>)
 8101c00:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8101c02:	4b26      	ldr	r3, [pc, #152]	; (8101c9c <MX_SPI1_Init+0xa4>)
 8101c04:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8101c08:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8101c0a:	4b24      	ldr	r3, [pc, #144]	; (8101c9c <MX_SPI1_Init+0xa4>)
 8101c0c:	2200      	movs	r2, #0
 8101c0e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8101c10:	4b22      	ldr	r3, [pc, #136]	; (8101c9c <MX_SPI1_Init+0xa4>)
 8101c12:	220f      	movs	r2, #15
 8101c14:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8101c16:	4b21      	ldr	r3, [pc, #132]	; (8101c9c <MX_SPI1_Init+0xa4>)
 8101c18:	2200      	movs	r2, #0
 8101c1a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8101c1c:	4b1f      	ldr	r3, [pc, #124]	; (8101c9c <MX_SPI1_Init+0xa4>)
 8101c1e:	2200      	movs	r2, #0
 8101c20:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8101c22:	4b1e      	ldr	r3, [pc, #120]	; (8101c9c <MX_SPI1_Init+0xa4>)
 8101c24:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8101c28:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8101c2a:	4b1c      	ldr	r3, [pc, #112]	; (8101c9c <MX_SPI1_Init+0xa4>)
 8101c2c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8101c30:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8101c32:	4b1a      	ldr	r3, [pc, #104]	; (8101c9c <MX_SPI1_Init+0xa4>)
 8101c34:	2200      	movs	r2, #0
 8101c36:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8101c38:	4b18      	ldr	r3, [pc, #96]	; (8101c9c <MX_SPI1_Init+0xa4>)
 8101c3a:	2200      	movs	r2, #0
 8101c3c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8101c3e:	4b17      	ldr	r3, [pc, #92]	; (8101c9c <MX_SPI1_Init+0xa4>)
 8101c40:	2200      	movs	r2, #0
 8101c42:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8101c44:	4b15      	ldr	r3, [pc, #84]	; (8101c9c <MX_SPI1_Init+0xa4>)
 8101c46:	2200      	movs	r2, #0
 8101c48:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8101c4a:	4b14      	ldr	r3, [pc, #80]	; (8101c9c <MX_SPI1_Init+0xa4>)
 8101c4c:	2200      	movs	r2, #0
 8101c4e:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8101c50:	4b12      	ldr	r3, [pc, #72]	; (8101c9c <MX_SPI1_Init+0xa4>)
 8101c52:	2200      	movs	r2, #0
 8101c54:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8101c56:	4b11      	ldr	r3, [pc, #68]	; (8101c9c <MX_SPI1_Init+0xa4>)
 8101c58:	2200      	movs	r2, #0
 8101c5a:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8101c5c:	4b0f      	ldr	r3, [pc, #60]	; (8101c9c <MX_SPI1_Init+0xa4>)
 8101c5e:	2200      	movs	r2, #0
 8101c60:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8101c62:	4b0e      	ldr	r3, [pc, #56]	; (8101c9c <MX_SPI1_Init+0xa4>)
 8101c64:	2200      	movs	r2, #0
 8101c66:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8101c68:	4b0c      	ldr	r3, [pc, #48]	; (8101c9c <MX_SPI1_Init+0xa4>)
 8101c6a:	2200      	movs	r2, #0
 8101c6c:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8101c6e:	4b0b      	ldr	r3, [pc, #44]	; (8101c9c <MX_SPI1_Init+0xa4>)
 8101c70:	2200      	movs	r2, #0
 8101c72:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8101c74:	4b09      	ldr	r3, [pc, #36]	; (8101c9c <MX_SPI1_Init+0xa4>)
 8101c76:	2200      	movs	r2, #0
 8101c78:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8101c7a:	4b08      	ldr	r3, [pc, #32]	; (8101c9c <MX_SPI1_Init+0xa4>)
 8101c7c:	2200      	movs	r2, #0
 8101c7e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8101c80:	4b06      	ldr	r3, [pc, #24]	; (8101c9c <MX_SPI1_Init+0xa4>)
 8101c82:	2200      	movs	r2, #0
 8101c84:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8101c86:	4805      	ldr	r0, [pc, #20]	; (8101c9c <MX_SPI1_Init+0xa4>)
 8101c88:	f002 fd2a 	bl	81046e0 <HAL_SPI_Init>
 8101c8c:	4603      	mov	r3, r0
 8101c8e:	2b00      	cmp	r3, #0
 8101c90:	d001      	beq.n	8101c96 <MX_SPI1_Init+0x9e>
  {
    Error_Handler();
 8101c92:	f000 f94b 	bl	8101f2c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8101c96:	bf00      	nop
 8101c98:	bd80      	pop	{r7, pc}
 8101c9a:	bf00      	nop
 8101c9c:	1003ec80 	.word	0x1003ec80
 8101ca0:	40013000 	.word	0x40013000

08101ca4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8101ca4:	b580      	push	{r7, lr}
 8101ca6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8101ca8:	4b22      	ldr	r3, [pc, #136]	; (8101d34 <MX_USART3_UART_Init+0x90>)
 8101caa:	4a23      	ldr	r2, [pc, #140]	; (8101d38 <MX_USART3_UART_Init+0x94>)
 8101cac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8101cae:	4b21      	ldr	r3, [pc, #132]	; (8101d34 <MX_USART3_UART_Init+0x90>)
 8101cb0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8101cb4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8101cb6:	4b1f      	ldr	r3, [pc, #124]	; (8101d34 <MX_USART3_UART_Init+0x90>)
 8101cb8:	2200      	movs	r2, #0
 8101cba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8101cbc:	4b1d      	ldr	r3, [pc, #116]	; (8101d34 <MX_USART3_UART_Init+0x90>)
 8101cbe:	2200      	movs	r2, #0
 8101cc0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8101cc2:	4b1c      	ldr	r3, [pc, #112]	; (8101d34 <MX_USART3_UART_Init+0x90>)
 8101cc4:	2200      	movs	r2, #0
 8101cc6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8101cc8:	4b1a      	ldr	r3, [pc, #104]	; (8101d34 <MX_USART3_UART_Init+0x90>)
 8101cca:	220c      	movs	r2, #12
 8101ccc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8101cce:	4b19      	ldr	r3, [pc, #100]	; (8101d34 <MX_USART3_UART_Init+0x90>)
 8101cd0:	2200      	movs	r2, #0
 8101cd2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8101cd4:	4b17      	ldr	r3, [pc, #92]	; (8101d34 <MX_USART3_UART_Init+0x90>)
 8101cd6:	2200      	movs	r2, #0
 8101cd8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8101cda:	4b16      	ldr	r3, [pc, #88]	; (8101d34 <MX_USART3_UART_Init+0x90>)
 8101cdc:	2200      	movs	r2, #0
 8101cde:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8101ce0:	4b14      	ldr	r3, [pc, #80]	; (8101d34 <MX_USART3_UART_Init+0x90>)
 8101ce2:	2200      	movs	r2, #0
 8101ce4:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8101ce6:	4b13      	ldr	r3, [pc, #76]	; (8101d34 <MX_USART3_UART_Init+0x90>)
 8101ce8:	2200      	movs	r2, #0
 8101cea:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8101cec:	4811      	ldr	r0, [pc, #68]	; (8101d34 <MX_USART3_UART_Init+0x90>)
 8101cee:	f003 fdad 	bl	810584c <HAL_UART_Init>
 8101cf2:	4603      	mov	r3, r0
 8101cf4:	2b00      	cmp	r3, #0
 8101cf6:	d001      	beq.n	8101cfc <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8101cf8:	f000 f918 	bl	8101f2c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101cfc:	2100      	movs	r1, #0
 8101cfe:	480d      	ldr	r0, [pc, #52]	; (8101d34 <MX_USART3_UART_Init+0x90>)
 8101d00:	f004 feac 	bl	8106a5c <HAL_UARTEx_SetTxFifoThreshold>
 8101d04:	4603      	mov	r3, r0
 8101d06:	2b00      	cmp	r3, #0
 8101d08:	d001      	beq.n	8101d0e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8101d0a:	f000 f90f 	bl	8101f2c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101d0e:	2100      	movs	r1, #0
 8101d10:	4808      	ldr	r0, [pc, #32]	; (8101d34 <MX_USART3_UART_Init+0x90>)
 8101d12:	f004 fee1 	bl	8106ad8 <HAL_UARTEx_SetRxFifoThreshold>
 8101d16:	4603      	mov	r3, r0
 8101d18:	2b00      	cmp	r3, #0
 8101d1a:	d001      	beq.n	8101d20 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8101d1c:	f000 f906 	bl	8101f2c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8101d20:	4804      	ldr	r0, [pc, #16]	; (8101d34 <MX_USART3_UART_Init+0x90>)
 8101d22:	f004 fe62 	bl	81069ea <HAL_UARTEx_DisableFifoMode>
 8101d26:	4603      	mov	r3, r0
 8101d28:	2b00      	cmp	r3, #0
 8101d2a:	d001      	beq.n	8101d30 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8101d2c:	f000 f8fe 	bl	8101f2c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8101d30:	bf00      	nop
 8101d32:	bd80      	pop	{r7, pc}
 8101d34:	1003ebf0 	.word	0x1003ebf0
 8101d38:	40004800 	.word	0x40004800

08101d3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8101d3c:	b580      	push	{r7, lr}
 8101d3e:	b08a      	sub	sp, #40	; 0x28
 8101d40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101d42:	f107 0314 	add.w	r3, r7, #20
 8101d46:	2200      	movs	r2, #0
 8101d48:	601a      	str	r2, [r3, #0]
 8101d4a:	605a      	str	r2, [r3, #4]
 8101d4c:	609a      	str	r2, [r3, #8]
 8101d4e:	60da      	str	r2, [r3, #12]
 8101d50:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8101d52:	4b4e      	ldr	r3, [pc, #312]	; (8101e8c <MX_GPIO_Init+0x150>)
 8101d54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101d58:	4a4c      	ldr	r2, [pc, #304]	; (8101e8c <MX_GPIO_Init+0x150>)
 8101d5a:	f043 0301 	orr.w	r3, r3, #1
 8101d5e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101d62:	4b4a      	ldr	r3, [pc, #296]	; (8101e8c <MX_GPIO_Init+0x150>)
 8101d64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101d68:	f003 0301 	and.w	r3, r3, #1
 8101d6c:	613b      	str	r3, [r7, #16]
 8101d6e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8101d70:	4b46      	ldr	r3, [pc, #280]	; (8101e8c <MX_GPIO_Init+0x150>)
 8101d72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101d76:	4a45      	ldr	r2, [pc, #276]	; (8101e8c <MX_GPIO_Init+0x150>)
 8101d78:	f043 0310 	orr.w	r3, r3, #16
 8101d7c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101d80:	4b42      	ldr	r3, [pc, #264]	; (8101e8c <MX_GPIO_Init+0x150>)
 8101d82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101d86:	f003 0310 	and.w	r3, r3, #16
 8101d8a:	60fb      	str	r3, [r7, #12]
 8101d8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8101d8e:	4b3f      	ldr	r3, [pc, #252]	; (8101e8c <MX_GPIO_Init+0x150>)
 8101d90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101d94:	4a3d      	ldr	r2, [pc, #244]	; (8101e8c <MX_GPIO_Init+0x150>)
 8101d96:	f043 0308 	orr.w	r3, r3, #8
 8101d9a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101d9e:	4b3b      	ldr	r3, [pc, #236]	; (8101e8c <MX_GPIO_Init+0x150>)
 8101da0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101da4:	f003 0308 	and.w	r3, r3, #8
 8101da8:	60bb      	str	r3, [r7, #8]
 8101daa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8101dac:	4b37      	ldr	r3, [pc, #220]	; (8101e8c <MX_GPIO_Init+0x150>)
 8101dae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101db2:	4a36      	ldr	r2, [pc, #216]	; (8101e8c <MX_GPIO_Init+0x150>)
 8101db4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8101db8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101dbc:	4b33      	ldr	r3, [pc, #204]	; (8101e8c <MX_GPIO_Init+0x150>)
 8101dbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101dc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8101dc6:	607b      	str	r3, [r7, #4]
 8101dc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8101dca:	4b30      	ldr	r3, [pc, #192]	; (8101e8c <MX_GPIO_Init+0x150>)
 8101dcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101dd0:	4a2e      	ldr	r2, [pc, #184]	; (8101e8c <MX_GPIO_Init+0x150>)
 8101dd2:	f043 0302 	orr.w	r3, r3, #2
 8101dd6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101dda:	4b2c      	ldr	r3, [pc, #176]	; (8101e8c <MX_GPIO_Init+0x150>)
 8101ddc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101de0:	f003 0302 	and.w	r3, r3, #2
 8101de4:	603b      	str	r3, [r7, #0]
 8101de6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ADE9000_Reset_Pin|ADE9000_PM1_Pin, GPIO_PIN_RESET);
 8101de8:	2200      	movs	r2, #0
 8101dea:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 8101dee:	4828      	ldr	r0, [pc, #160]	; (8101e90 <MX_GPIO_Init+0x154>)
 8101df0:	f000 fe6e 	bl	8102ad0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADE9000_CS_GPIO_Port, ADE9000_CS_Pin, GPIO_PIN_SET);
 8101df4:	2201      	movs	r2, #1
 8101df6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8101dfa:	4826      	ldr	r0, [pc, #152]	; (8101e94 <MX_GPIO_Init+0x158>)
 8101dfc:	f000 fe68 	bl	8102ad0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ADE9000_Reset_Pin ADE9000_PM1_Pin */
  GPIO_InitStruct.Pin = ADE9000_Reset_Pin|ADE9000_PM1_Pin;
 8101e00:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 8101e04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101e06:	2301      	movs	r3, #1
 8101e08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101e0a:	2300      	movs	r3, #0
 8101e0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101e0e:	2300      	movs	r3, #0
 8101e10:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8101e12:	f107 0314 	add.w	r3, r7, #20
 8101e16:	4619      	mov	r1, r3
 8101e18:	481d      	ldr	r0, [pc, #116]	; (8101e90 <MX_GPIO_Init+0x154>)
 8101e1a:	f000 fca9 	bl	8102770 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADE9000_IRQ1_Pin */
  GPIO_InitStruct.Pin = ADE9000_IRQ1_Pin;
 8101e1e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8101e22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8101e24:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8101e28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101e2a:	2300      	movs	r3, #0
 8101e2c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ADE9000_IRQ1_GPIO_Port, &GPIO_InitStruct);
 8101e2e:	f107 0314 	add.w	r3, r7, #20
 8101e32:	4619      	mov	r1, r3
 8101e34:	4816      	ldr	r0, [pc, #88]	; (8101e90 <MX_GPIO_Init+0x154>)
 8101e36:	f000 fc9b 	bl	8102770 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADE9000_CS_Pin */
  GPIO_InitStruct.Pin = ADE9000_CS_Pin;
 8101e3a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8101e3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101e40:	2301      	movs	r3, #1
 8101e42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101e44:	2300      	movs	r3, #0
 8101e46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101e48:	2300      	movs	r3, #0
 8101e4a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ADE9000_CS_GPIO_Port, &GPIO_InitStruct);
 8101e4c:	f107 0314 	add.w	r3, r7, #20
 8101e50:	4619      	mov	r1, r3
 8101e52:	4810      	ldr	r0, [pc, #64]	; (8101e94 <MX_GPIO_Init+0x158>)
 8101e54:	f000 fc8c 	bl	8102770 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADE9000_IRQ0_Pin */
  GPIO_InitStruct.Pin = ADE9000_IRQ0_Pin;
 8101e58:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8101e5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8101e5e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8101e62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101e64:	2300      	movs	r3, #0
 8101e66:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ADE9000_IRQ0_GPIO_Port, &GPIO_InitStruct);
 8101e68:	f107 0314 	add.w	r3, r7, #20
 8101e6c:	4619      	mov	r1, r3
 8101e6e:	4809      	ldr	r0, [pc, #36]	; (8101e94 <MX_GPIO_Init+0x158>)
 8101e70:	f000 fc7e 	bl	8102770 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8101e74:	2200      	movs	r2, #0
 8101e76:	2100      	movs	r1, #0
 8101e78:	2028      	movs	r0, #40	; 0x28
 8101e7a:	f000 fc30 	bl	81026de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8101e7e:	2028      	movs	r0, #40	; 0x28
 8101e80:	f000 fc47 	bl	8102712 <HAL_NVIC_EnableIRQ>

}
 8101e84:	bf00      	nop
 8101e86:	3728      	adds	r7, #40	; 0x28
 8101e88:	46bd      	mov	sp, r7
 8101e8a:	bd80      	pop	{r7, pc}
 8101e8c:	58024400 	.word	0x58024400
 8101e90:	58021000 	.word	0x58021000
 8101e94:	58021800 	.word	0x58021800

08101e98 <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch) {
 8101e98:	b580      	push	{r7, lr}
 8101e9a:	b082      	sub	sp, #8
 8101e9c:	af00      	add	r7, sp, #0
 8101e9e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8101ea0:	1d39      	adds	r1, r7, #4
 8101ea2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8101ea6:	2201      	movs	r2, #1
 8101ea8:	4803      	ldr	r0, [pc, #12]	; (8101eb8 <__io_putchar+0x20>)
 8101eaa:	f003 fd1f 	bl	81058ec <HAL_UART_Transmit>
	return ch;
 8101eae:	687b      	ldr	r3, [r7, #4]
}
 8101eb0:	4618      	mov	r0, r3
 8101eb2:	3708      	adds	r7, #8
 8101eb4:	46bd      	mov	sp, r7
 8101eb6:	bd80      	pop	{r7, pc}
 8101eb8:	1003ebf0 	.word	0x1003ebf0

08101ebc <__io_getchar>:

int __io_getchar(void)
{
 8101ebc:	b580      	push	{r7, lr}
 8101ebe:	b082      	sub	sp, #8
 8101ec0:	af00      	add	r7, sp, #0

	uint8_t ch;
	// Clear the Overrun flag just before receiving the first character
	__HAL_UART_CLEAR_OREFLAG(&huart3);
 8101ec2:	4b0b      	ldr	r3, [pc, #44]	; (8101ef0 <__io_getchar+0x34>)
 8101ec4:	681b      	ldr	r3, [r3, #0]
 8101ec6:	2208      	movs	r2, #8
 8101ec8:	621a      	str	r2, [r3, #32]

	HAL_UART_Receive(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8101eca:	1df9      	adds	r1, r7, #7
 8101ecc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8101ed0:	2201      	movs	r2, #1
 8101ed2:	4807      	ldr	r0, [pc, #28]	; (8101ef0 <__io_getchar+0x34>)
 8101ed4:	f003 fda0 	bl	8105a18 <HAL_UART_Receive>

	HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8101ed8:	1df9      	adds	r1, r7, #7
 8101eda:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8101ede:	2201      	movs	r2, #1
 8101ee0:	4803      	ldr	r0, [pc, #12]	; (8101ef0 <__io_getchar+0x34>)
 8101ee2:	f003 fd03 	bl	81058ec <HAL_UART_Transmit>

	return ch;
 8101ee6:	79fb      	ldrb	r3, [r7, #7]
}
 8101ee8:	4618      	mov	r0, r3
 8101eea:	3708      	adds	r7, #8
 8101eec:	46bd      	mov	sp, r7
 8101eee:	bd80      	pop	{r7, pc}
 8101ef0:	1003ebf0 	.word	0x1003ebf0

08101ef4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8101ef4:	b480      	push	{r7}
 8101ef6:	b083      	sub	sp, #12
 8101ef8:	af00      	add	r7, sp, #0
 8101efa:	4603      	mov	r3, r0
 8101efc:	80fb      	strh	r3, [r7, #6]
	// If the interrupt source is pin IRQ0
	if (GPIO_Pin == ADE9000_IRQ0_Pin)
 8101efe:	88fb      	ldrh	r3, [r7, #6]
 8101f00:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8101f04:	d107      	bne.n	8101f16 <HAL_GPIO_EXTI_Callback+0x22>
	{
		//printf("IRQ0s\r\n");
		flag_read = 1;
 8101f06:	4b07      	ldr	r3, [pc, #28]	; (8101f24 <HAL_GPIO_EXTI_Callback+0x30>)
 8101f08:	2201      	movs	r2, #1
 8101f0a:	701a      	strb	r2, [r3, #0]
		n_int ++;
 8101f0c:	4b06      	ldr	r3, [pc, #24]	; (8101f28 <HAL_GPIO_EXTI_Callback+0x34>)
 8101f0e:	681b      	ldr	r3, [r3, #0]
 8101f10:	3301      	adds	r3, #1
 8101f12:	4a05      	ldr	r2, [pc, #20]	; (8101f28 <HAL_GPIO_EXTI_Callback+0x34>)
 8101f14:	6013      	str	r3, [r2, #0]
	}
	if (GPIO_Pin == ADE9000_IRQ1_Pin)
		{
			//printf("IRQ1\r\n");
		}
}
 8101f16:	bf00      	nop
 8101f18:	370c      	adds	r7, #12
 8101f1a:	46bd      	mov	sp, r7
 8101f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f20:	4770      	bx	lr
 8101f22:	bf00      	nop
 8101f24:	10000250 	.word	0x10000250
 8101f28:	10000254 	.word	0x10000254

08101f2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8101f2c:	b480      	push	{r7}
 8101f2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8101f30:	b672      	cpsid	i
}
 8101f32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8101f34:	e7fe      	b.n	8101f34 <Error_Handler+0x8>
	...

08101f38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8101f38:	b480      	push	{r7}
 8101f3a:	b083      	sub	sp, #12
 8101f3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101f3e:	4b0a      	ldr	r3, [pc, #40]	; (8101f68 <HAL_MspInit+0x30>)
 8101f40:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101f44:	4a08      	ldr	r2, [pc, #32]	; (8101f68 <HAL_MspInit+0x30>)
 8101f46:	f043 0302 	orr.w	r3, r3, #2
 8101f4a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8101f4e:	4b06      	ldr	r3, [pc, #24]	; (8101f68 <HAL_MspInit+0x30>)
 8101f50:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101f54:	f003 0302 	and.w	r3, r3, #2
 8101f58:	607b      	str	r3, [r7, #4]
 8101f5a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8101f5c:	bf00      	nop
 8101f5e:	370c      	adds	r7, #12
 8101f60:	46bd      	mov	sp, r7
 8101f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f66:	4770      	bx	lr
 8101f68:	58024400 	.word	0x58024400

08101f6c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8101f6c:	b580      	push	{r7, lr}
 8101f6e:	b08a      	sub	sp, #40	; 0x28
 8101f70:	af00      	add	r7, sp, #0
 8101f72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101f74:	f107 0314 	add.w	r3, r7, #20
 8101f78:	2200      	movs	r2, #0
 8101f7a:	601a      	str	r2, [r3, #0]
 8101f7c:	605a      	str	r2, [r3, #4]
 8101f7e:	609a      	str	r2, [r3, #8]
 8101f80:	60da      	str	r2, [r3, #12]
 8101f82:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8101f84:	687b      	ldr	r3, [r7, #4]
 8101f86:	681b      	ldr	r3, [r3, #0]
 8101f88:	4a31      	ldr	r2, [pc, #196]	; (8102050 <HAL_SPI_MspInit+0xe4>)
 8101f8a:	4293      	cmp	r3, r2
 8101f8c:	d15c      	bne.n	8102048 <HAL_SPI_MspInit+0xdc>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8101f8e:	4b31      	ldr	r3, [pc, #196]	; (8102054 <HAL_SPI_MspInit+0xe8>)
 8101f90:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101f94:	4a2f      	ldr	r2, [pc, #188]	; (8102054 <HAL_SPI_MspInit+0xe8>)
 8101f96:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8101f9a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8101f9e:	4b2d      	ldr	r3, [pc, #180]	; (8102054 <HAL_SPI_MspInit+0xe8>)
 8101fa0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101fa4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8101fa8:	613b      	str	r3, [r7, #16]
 8101faa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8101fac:	4b29      	ldr	r3, [pc, #164]	; (8102054 <HAL_SPI_MspInit+0xe8>)
 8101fae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101fb2:	4a28      	ldr	r2, [pc, #160]	; (8102054 <HAL_SPI_MspInit+0xe8>)
 8101fb4:	f043 0301 	orr.w	r3, r3, #1
 8101fb8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101fbc:	4b25      	ldr	r3, [pc, #148]	; (8102054 <HAL_SPI_MspInit+0xe8>)
 8101fbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101fc2:	f003 0301 	and.w	r3, r3, #1
 8101fc6:	60fb      	str	r3, [r7, #12]
 8101fc8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8101fca:	4b22      	ldr	r3, [pc, #136]	; (8102054 <HAL_SPI_MspInit+0xe8>)
 8101fcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101fd0:	4a20      	ldr	r2, [pc, #128]	; (8102054 <HAL_SPI_MspInit+0xe8>)
 8101fd2:	f043 0302 	orr.w	r3, r3, #2
 8101fd6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101fda:	4b1e      	ldr	r3, [pc, #120]	; (8102054 <HAL_SPI_MspInit+0xe8>)
 8101fdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101fe0:	f003 0302 	and.w	r3, r3, #2
 8101fe4:	60bb      	str	r3, [r7, #8]
 8101fe6:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8101fe8:	2320      	movs	r3, #32
 8101fea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101fec:	2302      	movs	r3, #2
 8101fee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8101ff0:	2302      	movs	r3, #2
 8101ff2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8101ff4:	2303      	movs	r3, #3
 8101ff6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8101ff8:	2305      	movs	r3, #5
 8101ffa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8101ffc:	f107 0314 	add.w	r3, r7, #20
 8102000:	4619      	mov	r1, r3
 8102002:	4815      	ldr	r0, [pc, #84]	; (8102058 <HAL_SPI_MspInit+0xec>)
 8102004:	f000 fbb4 	bl	8102770 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8102008:	2340      	movs	r3, #64	; 0x40
 810200a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810200c:	2302      	movs	r3, #2
 810200e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102010:	2300      	movs	r3, #0
 8102012:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8102014:	2303      	movs	r3, #3
 8102016:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8102018:	2305      	movs	r3, #5
 810201a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 810201c:	f107 0314 	add.w	r3, r7, #20
 8102020:	4619      	mov	r1, r3
 8102022:	480d      	ldr	r0, [pc, #52]	; (8102058 <HAL_SPI_MspInit+0xec>)
 8102024:	f000 fba4 	bl	8102770 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8102028:	2320      	movs	r3, #32
 810202a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810202c:	2302      	movs	r3, #2
 810202e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102030:	2300      	movs	r3, #0
 8102032:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8102034:	2303      	movs	r3, #3
 8102036:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8102038:	2305      	movs	r3, #5
 810203a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810203c:	f107 0314 	add.w	r3, r7, #20
 8102040:	4619      	mov	r1, r3
 8102042:	4806      	ldr	r0, [pc, #24]	; (810205c <HAL_SPI_MspInit+0xf0>)
 8102044:	f000 fb94 	bl	8102770 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8102048:	bf00      	nop
 810204a:	3728      	adds	r7, #40	; 0x28
 810204c:	46bd      	mov	sp, r7
 810204e:	bd80      	pop	{r7, pc}
 8102050:	40013000 	.word	0x40013000
 8102054:	58024400 	.word	0x58024400
 8102058:	58020000 	.word	0x58020000
 810205c:	58020400 	.word	0x58020400

08102060 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8102060:	b580      	push	{r7, lr}
 8102062:	b0b8      	sub	sp, #224	; 0xe0
 8102064:	af00      	add	r7, sp, #0
 8102066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8102068:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 810206c:	2200      	movs	r2, #0
 810206e:	601a      	str	r2, [r3, #0]
 8102070:	605a      	str	r2, [r3, #4]
 8102072:	609a      	str	r2, [r3, #8]
 8102074:	60da      	str	r2, [r3, #12]
 8102076:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8102078:	f107 0310 	add.w	r3, r7, #16
 810207c:	22bc      	movs	r2, #188	; 0xbc
 810207e:	2100      	movs	r1, #0
 8102080:	4618      	mov	r0, r3
 8102082:	f004 ff9a 	bl	8106fba <memset>
  if(huart->Instance==USART3)
 8102086:	687b      	ldr	r3, [r7, #4]
 8102088:	681b      	ldr	r3, [r3, #0]
 810208a:	4a25      	ldr	r2, [pc, #148]	; (8102120 <HAL_UART_MspInit+0xc0>)
 810208c:	4293      	cmp	r3, r2
 810208e:	d142      	bne.n	8102116 <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8102090:	2302      	movs	r3, #2
 8102092:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8102094:	2300      	movs	r3, #0
 8102096:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810209a:	f107 0310 	add.w	r3, r7, #16
 810209e:	4618      	mov	r0, r3
 81020a0:	f000 ffbc 	bl	810301c <HAL_RCCEx_PeriphCLKConfig>
 81020a4:	4603      	mov	r3, r0
 81020a6:	2b00      	cmp	r3, #0
 81020a8:	d001      	beq.n	81020ae <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 81020aa:	f7ff ff3f 	bl	8101f2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 81020ae:	4b1d      	ldr	r3, [pc, #116]	; (8102124 <HAL_UART_MspInit+0xc4>)
 81020b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81020b4:	4a1b      	ldr	r2, [pc, #108]	; (8102124 <HAL_UART_MspInit+0xc4>)
 81020b6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 81020ba:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 81020be:	4b19      	ldr	r3, [pc, #100]	; (8102124 <HAL_UART_MspInit+0xc4>)
 81020c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81020c4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 81020c8:	60fb      	str	r3, [r7, #12]
 81020ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 81020cc:	4b15      	ldr	r3, [pc, #84]	; (8102124 <HAL_UART_MspInit+0xc4>)
 81020ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81020d2:	4a14      	ldr	r2, [pc, #80]	; (8102124 <HAL_UART_MspInit+0xc4>)
 81020d4:	f043 0308 	orr.w	r3, r3, #8
 81020d8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81020dc:	4b11      	ldr	r3, [pc, #68]	; (8102124 <HAL_UART_MspInit+0xc4>)
 81020de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81020e2:	f003 0308 	and.w	r3, r3, #8
 81020e6:	60bb      	str	r3, [r7, #8]
 81020e8:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 81020ea:	f44f 7340 	mov.w	r3, #768	; 0x300
 81020ee:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81020f2:	2302      	movs	r3, #2
 81020f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81020f8:	2300      	movs	r3, #0
 81020fa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81020fe:	2300      	movs	r3, #0
 8102100:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8102104:	2307      	movs	r3, #7
 8102106:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 810210a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 810210e:	4619      	mov	r1, r3
 8102110:	4805      	ldr	r0, [pc, #20]	; (8102128 <HAL_UART_MspInit+0xc8>)
 8102112:	f000 fb2d 	bl	8102770 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8102116:	bf00      	nop
 8102118:	37e0      	adds	r7, #224	; 0xe0
 810211a:	46bd      	mov	sp, r7
 810211c:	bd80      	pop	{r7, pc}
 810211e:	bf00      	nop
 8102120:	40004800 	.word	0x40004800
 8102124:	58024400 	.word	0x58024400
 8102128:	58020c00 	.word	0x58020c00

0810212c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 810212c:	b480      	push	{r7}
 810212e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8102130:	e7fe      	b.n	8102130 <NMI_Handler+0x4>

08102132 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8102132:	b480      	push	{r7}
 8102134:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8102136:	e7fe      	b.n	8102136 <HardFault_Handler+0x4>

08102138 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8102138:	b480      	push	{r7}
 810213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 810213c:	e7fe      	b.n	810213c <MemManage_Handler+0x4>

0810213e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 810213e:	b480      	push	{r7}
 8102140:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8102142:	e7fe      	b.n	8102142 <BusFault_Handler+0x4>

08102144 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8102144:	b480      	push	{r7}
 8102146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8102148:	e7fe      	b.n	8102148 <UsageFault_Handler+0x4>

0810214a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 810214a:	b480      	push	{r7}
 810214c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 810214e:	bf00      	nop
 8102150:	46bd      	mov	sp, r7
 8102152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102156:	4770      	bx	lr

08102158 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8102158:	b480      	push	{r7}
 810215a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 810215c:	bf00      	nop
 810215e:	46bd      	mov	sp, r7
 8102160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102164:	4770      	bx	lr

08102166 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8102166:	b480      	push	{r7}
 8102168:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 810216a:	bf00      	nop
 810216c:	46bd      	mov	sp, r7
 810216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102172:	4770      	bx	lr

08102174 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8102174:	b580      	push	{r7, lr}
 8102176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8102178:	f000 f992 	bl	81024a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 810217c:	bf00      	nop
 810217e:	bd80      	pop	{r7, pc}

08102180 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8102180:	b580      	push	{r7, lr}
 8102182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ADE9000_IRQ1_Pin);
 8102184:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8102188:	f000 fcbb 	bl	8102b02 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ADE9000_PM1_Pin);
 810218c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8102190:	f000 fcb7 	bl	8102b02 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8102194:	bf00      	nop
 8102196:	bd80      	pop	{r7, pc}

08102198 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8102198:	b480      	push	{r7}
 810219a:	af00      	add	r7, sp, #0
	return 1;
 810219c:	2301      	movs	r3, #1
}
 810219e:	4618      	mov	r0, r3
 81021a0:	46bd      	mov	sp, r7
 81021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81021a6:	4770      	bx	lr

081021a8 <_kill>:

int _kill(int pid, int sig)
{
 81021a8:	b580      	push	{r7, lr}
 81021aa:	b082      	sub	sp, #8
 81021ac:	af00      	add	r7, sp, #0
 81021ae:	6078      	str	r0, [r7, #4]
 81021b0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 81021b2:	f004 fd1d 	bl	8106bf0 <__errno>
 81021b6:	4603      	mov	r3, r0
 81021b8:	2216      	movs	r2, #22
 81021ba:	601a      	str	r2, [r3, #0]
	return -1;
 81021bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 81021c0:	4618      	mov	r0, r3
 81021c2:	3708      	adds	r7, #8
 81021c4:	46bd      	mov	sp, r7
 81021c6:	bd80      	pop	{r7, pc}

081021c8 <_exit>:

void _exit (int status)
{
 81021c8:	b580      	push	{r7, lr}
 81021ca:	b082      	sub	sp, #8
 81021cc:	af00      	add	r7, sp, #0
 81021ce:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 81021d0:	f04f 31ff 	mov.w	r1, #4294967295
 81021d4:	6878      	ldr	r0, [r7, #4]
 81021d6:	f7ff ffe7 	bl	81021a8 <_kill>
	while (1) {}		/* Make sure we hang here */
 81021da:	e7fe      	b.n	81021da <_exit+0x12>

081021dc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 81021dc:	b580      	push	{r7, lr}
 81021de:	b086      	sub	sp, #24
 81021e0:	af00      	add	r7, sp, #0
 81021e2:	60f8      	str	r0, [r7, #12]
 81021e4:	60b9      	str	r1, [r7, #8]
 81021e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 81021e8:	2300      	movs	r3, #0
 81021ea:	617b      	str	r3, [r7, #20]
 81021ec:	e00a      	b.n	8102204 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 81021ee:	f7ff fe65 	bl	8101ebc <__io_getchar>
 81021f2:	4601      	mov	r1, r0
 81021f4:	68bb      	ldr	r3, [r7, #8]
 81021f6:	1c5a      	adds	r2, r3, #1
 81021f8:	60ba      	str	r2, [r7, #8]
 81021fa:	b2ca      	uxtb	r2, r1
 81021fc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 81021fe:	697b      	ldr	r3, [r7, #20]
 8102200:	3301      	adds	r3, #1
 8102202:	617b      	str	r3, [r7, #20]
 8102204:	697a      	ldr	r2, [r7, #20]
 8102206:	687b      	ldr	r3, [r7, #4]
 8102208:	429a      	cmp	r2, r3
 810220a:	dbf0      	blt.n	81021ee <_read+0x12>
	}

return len;
 810220c:	687b      	ldr	r3, [r7, #4]
}
 810220e:	4618      	mov	r0, r3
 8102210:	3718      	adds	r7, #24
 8102212:	46bd      	mov	sp, r7
 8102214:	bd80      	pop	{r7, pc}

08102216 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8102216:	b580      	push	{r7, lr}
 8102218:	b086      	sub	sp, #24
 810221a:	af00      	add	r7, sp, #0
 810221c:	60f8      	str	r0, [r7, #12]
 810221e:	60b9      	str	r1, [r7, #8]
 8102220:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8102222:	2300      	movs	r3, #0
 8102224:	617b      	str	r3, [r7, #20]
 8102226:	e009      	b.n	810223c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8102228:	68bb      	ldr	r3, [r7, #8]
 810222a:	1c5a      	adds	r2, r3, #1
 810222c:	60ba      	str	r2, [r7, #8]
 810222e:	781b      	ldrb	r3, [r3, #0]
 8102230:	4618      	mov	r0, r3
 8102232:	f7ff fe31 	bl	8101e98 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8102236:	697b      	ldr	r3, [r7, #20]
 8102238:	3301      	adds	r3, #1
 810223a:	617b      	str	r3, [r7, #20]
 810223c:	697a      	ldr	r2, [r7, #20]
 810223e:	687b      	ldr	r3, [r7, #4]
 8102240:	429a      	cmp	r2, r3
 8102242:	dbf1      	blt.n	8102228 <_write+0x12>
	}
	return len;
 8102244:	687b      	ldr	r3, [r7, #4]
}
 8102246:	4618      	mov	r0, r3
 8102248:	3718      	adds	r7, #24
 810224a:	46bd      	mov	sp, r7
 810224c:	bd80      	pop	{r7, pc}

0810224e <_close>:

int _close(int file)
{
 810224e:	b480      	push	{r7}
 8102250:	b083      	sub	sp, #12
 8102252:	af00      	add	r7, sp, #0
 8102254:	6078      	str	r0, [r7, #4]
	return -1;
 8102256:	f04f 33ff 	mov.w	r3, #4294967295
}
 810225a:	4618      	mov	r0, r3
 810225c:	370c      	adds	r7, #12
 810225e:	46bd      	mov	sp, r7
 8102260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102264:	4770      	bx	lr

08102266 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8102266:	b480      	push	{r7}
 8102268:	b083      	sub	sp, #12
 810226a:	af00      	add	r7, sp, #0
 810226c:	6078      	str	r0, [r7, #4]
 810226e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8102270:	683b      	ldr	r3, [r7, #0]
 8102272:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8102276:	605a      	str	r2, [r3, #4]
	return 0;
 8102278:	2300      	movs	r3, #0
}
 810227a:	4618      	mov	r0, r3
 810227c:	370c      	adds	r7, #12
 810227e:	46bd      	mov	sp, r7
 8102280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102284:	4770      	bx	lr

08102286 <_isatty>:

int _isatty(int file)
{
 8102286:	b480      	push	{r7}
 8102288:	b083      	sub	sp, #12
 810228a:	af00      	add	r7, sp, #0
 810228c:	6078      	str	r0, [r7, #4]
	return 1;
 810228e:	2301      	movs	r3, #1
}
 8102290:	4618      	mov	r0, r3
 8102292:	370c      	adds	r7, #12
 8102294:	46bd      	mov	sp, r7
 8102296:	f85d 7b04 	ldr.w	r7, [sp], #4
 810229a:	4770      	bx	lr

0810229c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 810229c:	b480      	push	{r7}
 810229e:	b085      	sub	sp, #20
 81022a0:	af00      	add	r7, sp, #0
 81022a2:	60f8      	str	r0, [r7, #12]
 81022a4:	60b9      	str	r1, [r7, #8]
 81022a6:	607a      	str	r2, [r7, #4]
	return 0;
 81022a8:	2300      	movs	r3, #0
}
 81022aa:	4618      	mov	r0, r3
 81022ac:	3714      	adds	r7, #20
 81022ae:	46bd      	mov	sp, r7
 81022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022b4:	4770      	bx	lr
	...

081022b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 81022b8:	b580      	push	{r7, lr}
 81022ba:	b086      	sub	sp, #24
 81022bc:	af00      	add	r7, sp, #0
 81022be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 81022c0:	4a14      	ldr	r2, [pc, #80]	; (8102314 <_sbrk+0x5c>)
 81022c2:	4b15      	ldr	r3, [pc, #84]	; (8102318 <_sbrk+0x60>)
 81022c4:	1ad3      	subs	r3, r2, r3
 81022c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 81022c8:	697b      	ldr	r3, [r7, #20]
 81022ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 81022cc:	4b13      	ldr	r3, [pc, #76]	; (810231c <_sbrk+0x64>)
 81022ce:	681b      	ldr	r3, [r3, #0]
 81022d0:	2b00      	cmp	r3, #0
 81022d2:	d102      	bne.n	81022da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 81022d4:	4b11      	ldr	r3, [pc, #68]	; (810231c <_sbrk+0x64>)
 81022d6:	4a12      	ldr	r2, [pc, #72]	; (8102320 <_sbrk+0x68>)
 81022d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 81022da:	4b10      	ldr	r3, [pc, #64]	; (810231c <_sbrk+0x64>)
 81022dc:	681a      	ldr	r2, [r3, #0]
 81022de:	687b      	ldr	r3, [r7, #4]
 81022e0:	4413      	add	r3, r2
 81022e2:	693a      	ldr	r2, [r7, #16]
 81022e4:	429a      	cmp	r2, r3
 81022e6:	d207      	bcs.n	81022f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 81022e8:	f004 fc82 	bl	8106bf0 <__errno>
 81022ec:	4603      	mov	r3, r0
 81022ee:	220c      	movs	r2, #12
 81022f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 81022f2:	f04f 33ff 	mov.w	r3, #4294967295
 81022f6:	e009      	b.n	810230c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 81022f8:	4b08      	ldr	r3, [pc, #32]	; (810231c <_sbrk+0x64>)
 81022fa:	681b      	ldr	r3, [r3, #0]
 81022fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 81022fe:	4b07      	ldr	r3, [pc, #28]	; (810231c <_sbrk+0x64>)
 8102300:	681a      	ldr	r2, [r3, #0]
 8102302:	687b      	ldr	r3, [r7, #4]
 8102304:	4413      	add	r3, r2
 8102306:	4a05      	ldr	r2, [pc, #20]	; (810231c <_sbrk+0x64>)
 8102308:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 810230a:	68fb      	ldr	r3, [r7, #12]
}
 810230c:	4618      	mov	r0, r3
 810230e:	3718      	adds	r7, #24
 8102310:	46bd      	mov	sp, r7
 8102312:	bd80      	pop	{r7, pc}
 8102314:	10048000 	.word	0x10048000
 8102318:	00000400 	.word	0x00000400
 810231c:	10000258 	.word	0x10000258
 8102320:	1003edd8 	.word	0x1003edd8

08102324 <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:

  ldr   sp, =_estack      /* set stack pointer */
 8102324:	f8df d034 	ldr.w	sp, [pc, #52]	; 810235c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8102328:	f7fe fee8 	bl	81010fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 810232c:	480c      	ldr	r0, [pc, #48]	; (8102360 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 810232e:	490d      	ldr	r1, [pc, #52]	; (8102364 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8102330:	4a0d      	ldr	r2, [pc, #52]	; (8102368 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8102332:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8102334:	e002      	b.n	810233c <LoopCopyDataInit>

08102336 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8102336:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8102338:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 810233a:	3304      	adds	r3, #4

0810233c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 810233c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 810233e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8102340:	d3f9      	bcc.n	8102336 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8102342:	4a0a      	ldr	r2, [pc, #40]	; (810236c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8102344:	4c0a      	ldr	r4, [pc, #40]	; (8102370 <LoopFillZerobss+0x22>)
  movs r3, #0
 8102346:	2300      	movs	r3, #0
  b LoopFillZerobss
 8102348:	e001      	b.n	810234e <LoopFillZerobss>

0810234a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 810234a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 810234c:	3204      	adds	r2, #4

0810234e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 810234e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8102350:	d3fb      	bcc.n	810234a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8102352:	f004 fe0b 	bl	8106f6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8102356:	f7ff fb1f 	bl	8101998 <main>
  bx  lr
 810235a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 810235c:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8102360:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8102364:	10000234 	.word	0x10000234
  ldr r2, =_sidata
 8102368:	0810bca4 	.word	0x0810bca4
  ldr r2, =_sbss
 810236c:	10000234 	.word	0x10000234
  ldr r4, =_ebss
 8102370:	1003edd8 	.word	0x1003edd8

08102374 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8102374:	e7fe      	b.n	8102374 <ADC3_IRQHandler>
	...

08102378 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8102378:	b580      	push	{r7, lr}
 810237a:	b082      	sub	sp, #8
 810237c:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 810237e:	4b28      	ldr	r3, [pc, #160]	; (8102420 <HAL_Init+0xa8>)
 8102380:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8102384:	4a26      	ldr	r2, [pc, #152]	; (8102420 <HAL_Init+0xa8>)
 8102386:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 810238a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 810238e:	4b24      	ldr	r3, [pc, #144]	; (8102420 <HAL_Init+0xa8>)
 8102390:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8102394:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8102398:	603b      	str	r3, [r7, #0]
 810239a:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 810239c:	4b21      	ldr	r3, [pc, #132]	; (8102424 <HAL_Init+0xac>)
 810239e:	681b      	ldr	r3, [r3, #0]
 81023a0:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 81023a4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 81023a8:	4a1e      	ldr	r2, [pc, #120]	; (8102424 <HAL_Init+0xac>)
 81023aa:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 81023ae:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 81023b0:	4b1c      	ldr	r3, [pc, #112]	; (8102424 <HAL_Init+0xac>)
 81023b2:	681b      	ldr	r3, [r3, #0]
 81023b4:	4a1b      	ldr	r2, [pc, #108]	; (8102424 <HAL_Init+0xac>)
 81023b6:	f043 0301 	orr.w	r3, r3, #1
 81023ba:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 81023bc:	2003      	movs	r0, #3
 81023be:	f000 f983 	bl	81026c8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 81023c2:	f000 fc53 	bl	8102c6c <HAL_RCC_GetSysClockFreq>
 81023c6:	4602      	mov	r2, r0
 81023c8:	4b15      	ldr	r3, [pc, #84]	; (8102420 <HAL_Init+0xa8>)
 81023ca:	699b      	ldr	r3, [r3, #24]
 81023cc:	0a1b      	lsrs	r3, r3, #8
 81023ce:	f003 030f 	and.w	r3, r3, #15
 81023d2:	4915      	ldr	r1, [pc, #84]	; (8102428 <HAL_Init+0xb0>)
 81023d4:	5ccb      	ldrb	r3, [r1, r3]
 81023d6:	f003 031f 	and.w	r3, r3, #31
 81023da:	fa22 f303 	lsr.w	r3, r2, r3
 81023de:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 81023e0:	4b0f      	ldr	r3, [pc, #60]	; (8102420 <HAL_Init+0xa8>)
 81023e2:	699b      	ldr	r3, [r3, #24]
 81023e4:	f003 030f 	and.w	r3, r3, #15
 81023e8:	4a0f      	ldr	r2, [pc, #60]	; (8102428 <HAL_Init+0xb0>)
 81023ea:	5cd3      	ldrb	r3, [r2, r3]
 81023ec:	f003 031f 	and.w	r3, r3, #31
 81023f0:	687a      	ldr	r2, [r7, #4]
 81023f2:	fa22 f303 	lsr.w	r3, r2, r3
 81023f6:	4a0d      	ldr	r2, [pc, #52]	; (810242c <HAL_Init+0xb4>)
 81023f8:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 81023fa:	4b0c      	ldr	r3, [pc, #48]	; (810242c <HAL_Init+0xb4>)
 81023fc:	681b      	ldr	r3, [r3, #0]
 81023fe:	4a0c      	ldr	r2, [pc, #48]	; (8102430 <HAL_Init+0xb8>)
 8102400:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8102402:	2000      	movs	r0, #0
 8102404:	f000 f816 	bl	8102434 <HAL_InitTick>
 8102408:	4603      	mov	r3, r0
 810240a:	2b00      	cmp	r3, #0
 810240c:	d001      	beq.n	8102412 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 810240e:	2301      	movs	r3, #1
 8102410:	e002      	b.n	8102418 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8102412:	f7ff fd91 	bl	8101f38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8102416:	2300      	movs	r3, #0
}
 8102418:	4618      	mov	r0, r3
 810241a:	3708      	adds	r7, #8
 810241c:	46bd      	mov	sp, r7
 810241e:	bd80      	pop	{r7, pc}
 8102420:	58024400 	.word	0x58024400
 8102424:	40024400 	.word	0x40024400
 8102428:	0810b7a4 	.word	0x0810b7a4
 810242c:	10000004 	.word	0x10000004
 8102430:	10000000 	.word	0x10000000

08102434 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8102434:	b580      	push	{r7, lr}
 8102436:	b082      	sub	sp, #8
 8102438:	af00      	add	r7, sp, #0
 810243a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 810243c:	4b15      	ldr	r3, [pc, #84]	; (8102494 <HAL_InitTick+0x60>)
 810243e:	781b      	ldrb	r3, [r3, #0]
 8102440:	2b00      	cmp	r3, #0
 8102442:	d101      	bne.n	8102448 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8102444:	2301      	movs	r3, #1
 8102446:	e021      	b.n	810248c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8102448:	4b13      	ldr	r3, [pc, #76]	; (8102498 <HAL_InitTick+0x64>)
 810244a:	681a      	ldr	r2, [r3, #0]
 810244c:	4b11      	ldr	r3, [pc, #68]	; (8102494 <HAL_InitTick+0x60>)
 810244e:	781b      	ldrb	r3, [r3, #0]
 8102450:	4619      	mov	r1, r3
 8102452:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8102456:	fbb3 f3f1 	udiv	r3, r3, r1
 810245a:	fbb2 f3f3 	udiv	r3, r2, r3
 810245e:	4618      	mov	r0, r3
 8102460:	f000 f965 	bl	810272e <HAL_SYSTICK_Config>
 8102464:	4603      	mov	r3, r0
 8102466:	2b00      	cmp	r3, #0
 8102468:	d001      	beq.n	810246e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 810246a:	2301      	movs	r3, #1
 810246c:	e00e      	b.n	810248c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 810246e:	687b      	ldr	r3, [r7, #4]
 8102470:	2b0f      	cmp	r3, #15
 8102472:	d80a      	bhi.n	810248a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8102474:	2200      	movs	r2, #0
 8102476:	6879      	ldr	r1, [r7, #4]
 8102478:	f04f 30ff 	mov.w	r0, #4294967295
 810247c:	f000 f92f 	bl	81026de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8102480:	4a06      	ldr	r2, [pc, #24]	; (810249c <HAL_InitTick+0x68>)
 8102482:	687b      	ldr	r3, [r7, #4]
 8102484:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8102486:	2300      	movs	r3, #0
 8102488:	e000      	b.n	810248c <HAL_InitTick+0x58>
    return HAL_ERROR;
 810248a:	2301      	movs	r3, #1
}
 810248c:	4618      	mov	r0, r3
 810248e:	3708      	adds	r7, #8
 8102490:	46bd      	mov	sp, r7
 8102492:	bd80      	pop	{r7, pc}
 8102494:	1000005c 	.word	0x1000005c
 8102498:	10000000 	.word	0x10000000
 810249c:	10000058 	.word	0x10000058

081024a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 81024a0:	b480      	push	{r7}
 81024a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 81024a4:	4b06      	ldr	r3, [pc, #24]	; (81024c0 <HAL_IncTick+0x20>)
 81024a6:	781b      	ldrb	r3, [r3, #0]
 81024a8:	461a      	mov	r2, r3
 81024aa:	4b06      	ldr	r3, [pc, #24]	; (81024c4 <HAL_IncTick+0x24>)
 81024ac:	681b      	ldr	r3, [r3, #0]
 81024ae:	4413      	add	r3, r2
 81024b0:	4a04      	ldr	r2, [pc, #16]	; (81024c4 <HAL_IncTick+0x24>)
 81024b2:	6013      	str	r3, [r2, #0]
}
 81024b4:	bf00      	nop
 81024b6:	46bd      	mov	sp, r7
 81024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81024bc:	4770      	bx	lr
 81024be:	bf00      	nop
 81024c0:	1000005c 	.word	0x1000005c
 81024c4:	1003edc4 	.word	0x1003edc4

081024c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 81024c8:	b480      	push	{r7}
 81024ca:	af00      	add	r7, sp, #0
  return uwTick;
 81024cc:	4b03      	ldr	r3, [pc, #12]	; (81024dc <HAL_GetTick+0x14>)
 81024ce:	681b      	ldr	r3, [r3, #0]
}
 81024d0:	4618      	mov	r0, r3
 81024d2:	46bd      	mov	sp, r7
 81024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81024d8:	4770      	bx	lr
 81024da:	bf00      	nop
 81024dc:	1003edc4 	.word	0x1003edc4

081024e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 81024e0:	b580      	push	{r7, lr}
 81024e2:	b084      	sub	sp, #16
 81024e4:	af00      	add	r7, sp, #0
 81024e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 81024e8:	f7ff ffee 	bl	81024c8 <HAL_GetTick>
 81024ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 81024ee:	687b      	ldr	r3, [r7, #4]
 81024f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 81024f2:	68fb      	ldr	r3, [r7, #12]
 81024f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 81024f8:	d005      	beq.n	8102506 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 81024fa:	4b0a      	ldr	r3, [pc, #40]	; (8102524 <HAL_Delay+0x44>)
 81024fc:	781b      	ldrb	r3, [r3, #0]
 81024fe:	461a      	mov	r2, r3
 8102500:	68fb      	ldr	r3, [r7, #12]
 8102502:	4413      	add	r3, r2
 8102504:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8102506:	bf00      	nop
 8102508:	f7ff ffde 	bl	81024c8 <HAL_GetTick>
 810250c:	4602      	mov	r2, r0
 810250e:	68bb      	ldr	r3, [r7, #8]
 8102510:	1ad3      	subs	r3, r2, r3
 8102512:	68fa      	ldr	r2, [r7, #12]
 8102514:	429a      	cmp	r2, r3
 8102516:	d8f7      	bhi.n	8102508 <HAL_Delay+0x28>
  {
  }
}
 8102518:	bf00      	nop
 810251a:	bf00      	nop
 810251c:	3710      	adds	r7, #16
 810251e:	46bd      	mov	sp, r7
 8102520:	bd80      	pop	{r7, pc}
 8102522:	bf00      	nop
 8102524:	1000005c 	.word	0x1000005c

08102528 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8102528:	b480      	push	{r7}
 810252a:	b085      	sub	sp, #20
 810252c:	af00      	add	r7, sp, #0
 810252e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8102530:	687b      	ldr	r3, [r7, #4]
 8102532:	f003 0307 	and.w	r3, r3, #7
 8102536:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8102538:	4b0c      	ldr	r3, [pc, #48]	; (810256c <__NVIC_SetPriorityGrouping+0x44>)
 810253a:	68db      	ldr	r3, [r3, #12]
 810253c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 810253e:	68ba      	ldr	r2, [r7, #8]
 8102540:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8102544:	4013      	ands	r3, r2
 8102546:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8102548:	68fb      	ldr	r3, [r7, #12]
 810254a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 810254c:	68bb      	ldr	r3, [r7, #8]
 810254e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8102550:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8102554:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102558:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 810255a:	4a04      	ldr	r2, [pc, #16]	; (810256c <__NVIC_SetPriorityGrouping+0x44>)
 810255c:	68bb      	ldr	r3, [r7, #8]
 810255e:	60d3      	str	r3, [r2, #12]
}
 8102560:	bf00      	nop
 8102562:	3714      	adds	r7, #20
 8102564:	46bd      	mov	sp, r7
 8102566:	f85d 7b04 	ldr.w	r7, [sp], #4
 810256a:	4770      	bx	lr
 810256c:	e000ed00 	.word	0xe000ed00

08102570 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8102570:	b480      	push	{r7}
 8102572:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8102574:	4b04      	ldr	r3, [pc, #16]	; (8102588 <__NVIC_GetPriorityGrouping+0x18>)
 8102576:	68db      	ldr	r3, [r3, #12]
 8102578:	0a1b      	lsrs	r3, r3, #8
 810257a:	f003 0307 	and.w	r3, r3, #7
}
 810257e:	4618      	mov	r0, r3
 8102580:	46bd      	mov	sp, r7
 8102582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102586:	4770      	bx	lr
 8102588:	e000ed00 	.word	0xe000ed00

0810258c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 810258c:	b480      	push	{r7}
 810258e:	b083      	sub	sp, #12
 8102590:	af00      	add	r7, sp, #0
 8102592:	4603      	mov	r3, r0
 8102594:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8102596:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810259a:	2b00      	cmp	r3, #0
 810259c:	db0b      	blt.n	81025b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 810259e:	88fb      	ldrh	r3, [r7, #6]
 81025a0:	f003 021f 	and.w	r2, r3, #31
 81025a4:	4907      	ldr	r1, [pc, #28]	; (81025c4 <__NVIC_EnableIRQ+0x38>)
 81025a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81025aa:	095b      	lsrs	r3, r3, #5
 81025ac:	2001      	movs	r0, #1
 81025ae:	fa00 f202 	lsl.w	r2, r0, r2
 81025b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 81025b6:	bf00      	nop
 81025b8:	370c      	adds	r7, #12
 81025ba:	46bd      	mov	sp, r7
 81025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81025c0:	4770      	bx	lr
 81025c2:	bf00      	nop
 81025c4:	e000e100 	.word	0xe000e100

081025c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 81025c8:	b480      	push	{r7}
 81025ca:	b083      	sub	sp, #12
 81025cc:	af00      	add	r7, sp, #0
 81025ce:	4603      	mov	r3, r0
 81025d0:	6039      	str	r1, [r7, #0]
 81025d2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81025d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81025d8:	2b00      	cmp	r3, #0
 81025da:	db0a      	blt.n	81025f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81025dc:	683b      	ldr	r3, [r7, #0]
 81025de:	b2da      	uxtb	r2, r3
 81025e0:	490c      	ldr	r1, [pc, #48]	; (8102614 <__NVIC_SetPriority+0x4c>)
 81025e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81025e6:	0112      	lsls	r2, r2, #4
 81025e8:	b2d2      	uxtb	r2, r2
 81025ea:	440b      	add	r3, r1
 81025ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 81025f0:	e00a      	b.n	8102608 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81025f2:	683b      	ldr	r3, [r7, #0]
 81025f4:	b2da      	uxtb	r2, r3
 81025f6:	4908      	ldr	r1, [pc, #32]	; (8102618 <__NVIC_SetPriority+0x50>)
 81025f8:	88fb      	ldrh	r3, [r7, #6]
 81025fa:	f003 030f 	and.w	r3, r3, #15
 81025fe:	3b04      	subs	r3, #4
 8102600:	0112      	lsls	r2, r2, #4
 8102602:	b2d2      	uxtb	r2, r2
 8102604:	440b      	add	r3, r1
 8102606:	761a      	strb	r2, [r3, #24]
}
 8102608:	bf00      	nop
 810260a:	370c      	adds	r7, #12
 810260c:	46bd      	mov	sp, r7
 810260e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102612:	4770      	bx	lr
 8102614:	e000e100 	.word	0xe000e100
 8102618:	e000ed00 	.word	0xe000ed00

0810261c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 810261c:	b480      	push	{r7}
 810261e:	b089      	sub	sp, #36	; 0x24
 8102620:	af00      	add	r7, sp, #0
 8102622:	60f8      	str	r0, [r7, #12]
 8102624:	60b9      	str	r1, [r7, #8]
 8102626:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8102628:	68fb      	ldr	r3, [r7, #12]
 810262a:	f003 0307 	and.w	r3, r3, #7
 810262e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8102630:	69fb      	ldr	r3, [r7, #28]
 8102632:	f1c3 0307 	rsb	r3, r3, #7
 8102636:	2b04      	cmp	r3, #4
 8102638:	bf28      	it	cs
 810263a:	2304      	movcs	r3, #4
 810263c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 810263e:	69fb      	ldr	r3, [r7, #28]
 8102640:	3304      	adds	r3, #4
 8102642:	2b06      	cmp	r3, #6
 8102644:	d902      	bls.n	810264c <NVIC_EncodePriority+0x30>
 8102646:	69fb      	ldr	r3, [r7, #28]
 8102648:	3b03      	subs	r3, #3
 810264a:	e000      	b.n	810264e <NVIC_EncodePriority+0x32>
 810264c:	2300      	movs	r3, #0
 810264e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102650:	f04f 32ff 	mov.w	r2, #4294967295
 8102654:	69bb      	ldr	r3, [r7, #24]
 8102656:	fa02 f303 	lsl.w	r3, r2, r3
 810265a:	43da      	mvns	r2, r3
 810265c:	68bb      	ldr	r3, [r7, #8]
 810265e:	401a      	ands	r2, r3
 8102660:	697b      	ldr	r3, [r7, #20]
 8102662:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8102664:	f04f 31ff 	mov.w	r1, #4294967295
 8102668:	697b      	ldr	r3, [r7, #20]
 810266a:	fa01 f303 	lsl.w	r3, r1, r3
 810266e:	43d9      	mvns	r1, r3
 8102670:	687b      	ldr	r3, [r7, #4]
 8102672:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102674:	4313      	orrs	r3, r2
         );
}
 8102676:	4618      	mov	r0, r3
 8102678:	3724      	adds	r7, #36	; 0x24
 810267a:	46bd      	mov	sp, r7
 810267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102680:	4770      	bx	lr
	...

08102684 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8102684:	b580      	push	{r7, lr}
 8102686:	b082      	sub	sp, #8
 8102688:	af00      	add	r7, sp, #0
 810268a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 810268c:	687b      	ldr	r3, [r7, #4]
 810268e:	3b01      	subs	r3, #1
 8102690:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8102694:	d301      	bcc.n	810269a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8102696:	2301      	movs	r3, #1
 8102698:	e00f      	b.n	81026ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 810269a:	4a0a      	ldr	r2, [pc, #40]	; (81026c4 <SysTick_Config+0x40>)
 810269c:	687b      	ldr	r3, [r7, #4]
 810269e:	3b01      	subs	r3, #1
 81026a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 81026a2:	210f      	movs	r1, #15
 81026a4:	f04f 30ff 	mov.w	r0, #4294967295
 81026a8:	f7ff ff8e 	bl	81025c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 81026ac:	4b05      	ldr	r3, [pc, #20]	; (81026c4 <SysTick_Config+0x40>)
 81026ae:	2200      	movs	r2, #0
 81026b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 81026b2:	4b04      	ldr	r3, [pc, #16]	; (81026c4 <SysTick_Config+0x40>)
 81026b4:	2207      	movs	r2, #7
 81026b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 81026b8:	2300      	movs	r3, #0
}
 81026ba:	4618      	mov	r0, r3
 81026bc:	3708      	adds	r7, #8
 81026be:	46bd      	mov	sp, r7
 81026c0:	bd80      	pop	{r7, pc}
 81026c2:	bf00      	nop
 81026c4:	e000e010 	.word	0xe000e010

081026c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 81026c8:	b580      	push	{r7, lr}
 81026ca:	b082      	sub	sp, #8
 81026cc:	af00      	add	r7, sp, #0
 81026ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 81026d0:	6878      	ldr	r0, [r7, #4]
 81026d2:	f7ff ff29 	bl	8102528 <__NVIC_SetPriorityGrouping>
}
 81026d6:	bf00      	nop
 81026d8:	3708      	adds	r7, #8
 81026da:	46bd      	mov	sp, r7
 81026dc:	bd80      	pop	{r7, pc}

081026de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 81026de:	b580      	push	{r7, lr}
 81026e0:	b086      	sub	sp, #24
 81026e2:	af00      	add	r7, sp, #0
 81026e4:	4603      	mov	r3, r0
 81026e6:	60b9      	str	r1, [r7, #8]
 81026e8:	607a      	str	r2, [r7, #4]
 81026ea:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 81026ec:	f7ff ff40 	bl	8102570 <__NVIC_GetPriorityGrouping>
 81026f0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 81026f2:	687a      	ldr	r2, [r7, #4]
 81026f4:	68b9      	ldr	r1, [r7, #8]
 81026f6:	6978      	ldr	r0, [r7, #20]
 81026f8:	f7ff ff90 	bl	810261c <NVIC_EncodePriority>
 81026fc:	4602      	mov	r2, r0
 81026fe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8102702:	4611      	mov	r1, r2
 8102704:	4618      	mov	r0, r3
 8102706:	f7ff ff5f 	bl	81025c8 <__NVIC_SetPriority>
}
 810270a:	bf00      	nop
 810270c:	3718      	adds	r7, #24
 810270e:	46bd      	mov	sp, r7
 8102710:	bd80      	pop	{r7, pc}

08102712 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8102712:	b580      	push	{r7, lr}
 8102714:	b082      	sub	sp, #8
 8102716:	af00      	add	r7, sp, #0
 8102718:	4603      	mov	r3, r0
 810271a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 810271c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102720:	4618      	mov	r0, r3
 8102722:	f7ff ff33 	bl	810258c <__NVIC_EnableIRQ>
}
 8102726:	bf00      	nop
 8102728:	3708      	adds	r7, #8
 810272a:	46bd      	mov	sp, r7
 810272c:	bd80      	pop	{r7, pc}

0810272e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 810272e:	b580      	push	{r7, lr}
 8102730:	b082      	sub	sp, #8
 8102732:	af00      	add	r7, sp, #0
 8102734:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8102736:	6878      	ldr	r0, [r7, #4]
 8102738:	f7ff ffa4 	bl	8102684 <SysTick_Config>
 810273c:	4603      	mov	r3, r0
}
 810273e:	4618      	mov	r0, r3
 8102740:	3708      	adds	r7, #8
 8102742:	46bd      	mov	sp, r7
 8102744:	bd80      	pop	{r7, pc}
	...

08102748 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8102748:	b480      	push	{r7}
 810274a:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 810274c:	4b07      	ldr	r3, [pc, #28]	; (810276c <HAL_GetCurrentCPUID+0x24>)
 810274e:	681b      	ldr	r3, [r3, #0]
 8102750:	091b      	lsrs	r3, r3, #4
 8102752:	f003 030f 	and.w	r3, r3, #15
 8102756:	2b07      	cmp	r3, #7
 8102758:	d101      	bne.n	810275e <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 810275a:	2303      	movs	r3, #3
 810275c:	e000      	b.n	8102760 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 810275e:	2301      	movs	r3, #1
  }
}
 8102760:	4618      	mov	r0, r3
 8102762:	46bd      	mov	sp, r7
 8102764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102768:	4770      	bx	lr
 810276a:	bf00      	nop
 810276c:	e000ed00 	.word	0xe000ed00

08102770 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8102770:	b480      	push	{r7}
 8102772:	b089      	sub	sp, #36	; 0x24
 8102774:	af00      	add	r7, sp, #0
 8102776:	6078      	str	r0, [r7, #4]
 8102778:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 810277a:	2300      	movs	r3, #0
 810277c:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 810277e:	4b89      	ldr	r3, [pc, #548]	; (81029a4 <HAL_GPIO_Init+0x234>)
 8102780:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8102782:	e194      	b.n	8102aae <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8102784:	683b      	ldr	r3, [r7, #0]
 8102786:	681a      	ldr	r2, [r3, #0]
 8102788:	2101      	movs	r1, #1
 810278a:	69fb      	ldr	r3, [r7, #28]
 810278c:	fa01 f303 	lsl.w	r3, r1, r3
 8102790:	4013      	ands	r3, r2
 8102792:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8102794:	693b      	ldr	r3, [r7, #16]
 8102796:	2b00      	cmp	r3, #0
 8102798:	f000 8186 	beq.w	8102aa8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 810279c:	683b      	ldr	r3, [r7, #0]
 810279e:	685b      	ldr	r3, [r3, #4]
 81027a0:	f003 0303 	and.w	r3, r3, #3
 81027a4:	2b01      	cmp	r3, #1
 81027a6:	d005      	beq.n	81027b4 <HAL_GPIO_Init+0x44>
 81027a8:	683b      	ldr	r3, [r7, #0]
 81027aa:	685b      	ldr	r3, [r3, #4]
 81027ac:	f003 0303 	and.w	r3, r3, #3
 81027b0:	2b02      	cmp	r3, #2
 81027b2:	d130      	bne.n	8102816 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 81027b4:	687b      	ldr	r3, [r7, #4]
 81027b6:	689b      	ldr	r3, [r3, #8]
 81027b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 81027ba:	69fb      	ldr	r3, [r7, #28]
 81027bc:	005b      	lsls	r3, r3, #1
 81027be:	2203      	movs	r2, #3
 81027c0:	fa02 f303 	lsl.w	r3, r2, r3
 81027c4:	43db      	mvns	r3, r3
 81027c6:	69ba      	ldr	r2, [r7, #24]
 81027c8:	4013      	ands	r3, r2
 81027ca:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 81027cc:	683b      	ldr	r3, [r7, #0]
 81027ce:	68da      	ldr	r2, [r3, #12]
 81027d0:	69fb      	ldr	r3, [r7, #28]
 81027d2:	005b      	lsls	r3, r3, #1
 81027d4:	fa02 f303 	lsl.w	r3, r2, r3
 81027d8:	69ba      	ldr	r2, [r7, #24]
 81027da:	4313      	orrs	r3, r2
 81027dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 81027de:	687b      	ldr	r3, [r7, #4]
 81027e0:	69ba      	ldr	r2, [r7, #24]
 81027e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 81027e4:	687b      	ldr	r3, [r7, #4]
 81027e6:	685b      	ldr	r3, [r3, #4]
 81027e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 81027ea:	2201      	movs	r2, #1
 81027ec:	69fb      	ldr	r3, [r7, #28]
 81027ee:	fa02 f303 	lsl.w	r3, r2, r3
 81027f2:	43db      	mvns	r3, r3
 81027f4:	69ba      	ldr	r2, [r7, #24]
 81027f6:	4013      	ands	r3, r2
 81027f8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 81027fa:	683b      	ldr	r3, [r7, #0]
 81027fc:	685b      	ldr	r3, [r3, #4]
 81027fe:	091b      	lsrs	r3, r3, #4
 8102800:	f003 0201 	and.w	r2, r3, #1
 8102804:	69fb      	ldr	r3, [r7, #28]
 8102806:	fa02 f303 	lsl.w	r3, r2, r3
 810280a:	69ba      	ldr	r2, [r7, #24]
 810280c:	4313      	orrs	r3, r2
 810280e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8102810:	687b      	ldr	r3, [r7, #4]
 8102812:	69ba      	ldr	r2, [r7, #24]
 8102814:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8102816:	683b      	ldr	r3, [r7, #0]
 8102818:	685b      	ldr	r3, [r3, #4]
 810281a:	f003 0303 	and.w	r3, r3, #3
 810281e:	2b03      	cmp	r3, #3
 8102820:	d017      	beq.n	8102852 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8102822:	687b      	ldr	r3, [r7, #4]
 8102824:	68db      	ldr	r3, [r3, #12]
 8102826:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8102828:	69fb      	ldr	r3, [r7, #28]
 810282a:	005b      	lsls	r3, r3, #1
 810282c:	2203      	movs	r2, #3
 810282e:	fa02 f303 	lsl.w	r3, r2, r3
 8102832:	43db      	mvns	r3, r3
 8102834:	69ba      	ldr	r2, [r7, #24]
 8102836:	4013      	ands	r3, r2
 8102838:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 810283a:	683b      	ldr	r3, [r7, #0]
 810283c:	689a      	ldr	r2, [r3, #8]
 810283e:	69fb      	ldr	r3, [r7, #28]
 8102840:	005b      	lsls	r3, r3, #1
 8102842:	fa02 f303 	lsl.w	r3, r2, r3
 8102846:	69ba      	ldr	r2, [r7, #24]
 8102848:	4313      	orrs	r3, r2
 810284a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 810284c:	687b      	ldr	r3, [r7, #4]
 810284e:	69ba      	ldr	r2, [r7, #24]
 8102850:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8102852:	683b      	ldr	r3, [r7, #0]
 8102854:	685b      	ldr	r3, [r3, #4]
 8102856:	f003 0303 	and.w	r3, r3, #3
 810285a:	2b02      	cmp	r3, #2
 810285c:	d123      	bne.n	81028a6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 810285e:	69fb      	ldr	r3, [r7, #28]
 8102860:	08da      	lsrs	r2, r3, #3
 8102862:	687b      	ldr	r3, [r7, #4]
 8102864:	3208      	adds	r2, #8
 8102866:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 810286a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 810286c:	69fb      	ldr	r3, [r7, #28]
 810286e:	f003 0307 	and.w	r3, r3, #7
 8102872:	009b      	lsls	r3, r3, #2
 8102874:	220f      	movs	r2, #15
 8102876:	fa02 f303 	lsl.w	r3, r2, r3
 810287a:	43db      	mvns	r3, r3
 810287c:	69ba      	ldr	r2, [r7, #24]
 810287e:	4013      	ands	r3, r2
 8102880:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8102882:	683b      	ldr	r3, [r7, #0]
 8102884:	691a      	ldr	r2, [r3, #16]
 8102886:	69fb      	ldr	r3, [r7, #28]
 8102888:	f003 0307 	and.w	r3, r3, #7
 810288c:	009b      	lsls	r3, r3, #2
 810288e:	fa02 f303 	lsl.w	r3, r2, r3
 8102892:	69ba      	ldr	r2, [r7, #24]
 8102894:	4313      	orrs	r3, r2
 8102896:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8102898:	69fb      	ldr	r3, [r7, #28]
 810289a:	08da      	lsrs	r2, r3, #3
 810289c:	687b      	ldr	r3, [r7, #4]
 810289e:	3208      	adds	r2, #8
 81028a0:	69b9      	ldr	r1, [r7, #24]
 81028a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 81028a6:	687b      	ldr	r3, [r7, #4]
 81028a8:	681b      	ldr	r3, [r3, #0]
 81028aa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 81028ac:	69fb      	ldr	r3, [r7, #28]
 81028ae:	005b      	lsls	r3, r3, #1
 81028b0:	2203      	movs	r2, #3
 81028b2:	fa02 f303 	lsl.w	r3, r2, r3
 81028b6:	43db      	mvns	r3, r3
 81028b8:	69ba      	ldr	r2, [r7, #24]
 81028ba:	4013      	ands	r3, r2
 81028bc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 81028be:	683b      	ldr	r3, [r7, #0]
 81028c0:	685b      	ldr	r3, [r3, #4]
 81028c2:	f003 0203 	and.w	r2, r3, #3
 81028c6:	69fb      	ldr	r3, [r7, #28]
 81028c8:	005b      	lsls	r3, r3, #1
 81028ca:	fa02 f303 	lsl.w	r3, r2, r3
 81028ce:	69ba      	ldr	r2, [r7, #24]
 81028d0:	4313      	orrs	r3, r2
 81028d2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 81028d4:	687b      	ldr	r3, [r7, #4]
 81028d6:	69ba      	ldr	r2, [r7, #24]
 81028d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 81028da:	683b      	ldr	r3, [r7, #0]
 81028dc:	685b      	ldr	r3, [r3, #4]
 81028de:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 81028e2:	2b00      	cmp	r3, #0
 81028e4:	f000 80e0 	beq.w	8102aa8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 81028e8:	4b2f      	ldr	r3, [pc, #188]	; (81029a8 <HAL_GPIO_Init+0x238>)
 81028ea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81028ee:	4a2e      	ldr	r2, [pc, #184]	; (81029a8 <HAL_GPIO_Init+0x238>)
 81028f0:	f043 0302 	orr.w	r3, r3, #2
 81028f4:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81028f8:	4b2b      	ldr	r3, [pc, #172]	; (81029a8 <HAL_GPIO_Init+0x238>)
 81028fa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81028fe:	f003 0302 	and.w	r3, r3, #2
 8102902:	60fb      	str	r3, [r7, #12]
 8102904:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8102906:	4a29      	ldr	r2, [pc, #164]	; (81029ac <HAL_GPIO_Init+0x23c>)
 8102908:	69fb      	ldr	r3, [r7, #28]
 810290a:	089b      	lsrs	r3, r3, #2
 810290c:	3302      	adds	r3, #2
 810290e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8102912:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8102914:	69fb      	ldr	r3, [r7, #28]
 8102916:	f003 0303 	and.w	r3, r3, #3
 810291a:	009b      	lsls	r3, r3, #2
 810291c:	220f      	movs	r2, #15
 810291e:	fa02 f303 	lsl.w	r3, r2, r3
 8102922:	43db      	mvns	r3, r3
 8102924:	69ba      	ldr	r2, [r7, #24]
 8102926:	4013      	ands	r3, r2
 8102928:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 810292a:	687b      	ldr	r3, [r7, #4]
 810292c:	4a20      	ldr	r2, [pc, #128]	; (81029b0 <HAL_GPIO_Init+0x240>)
 810292e:	4293      	cmp	r3, r2
 8102930:	d052      	beq.n	81029d8 <HAL_GPIO_Init+0x268>
 8102932:	687b      	ldr	r3, [r7, #4]
 8102934:	4a1f      	ldr	r2, [pc, #124]	; (81029b4 <HAL_GPIO_Init+0x244>)
 8102936:	4293      	cmp	r3, r2
 8102938:	d031      	beq.n	810299e <HAL_GPIO_Init+0x22e>
 810293a:	687b      	ldr	r3, [r7, #4]
 810293c:	4a1e      	ldr	r2, [pc, #120]	; (81029b8 <HAL_GPIO_Init+0x248>)
 810293e:	4293      	cmp	r3, r2
 8102940:	d02b      	beq.n	810299a <HAL_GPIO_Init+0x22a>
 8102942:	687b      	ldr	r3, [r7, #4]
 8102944:	4a1d      	ldr	r2, [pc, #116]	; (81029bc <HAL_GPIO_Init+0x24c>)
 8102946:	4293      	cmp	r3, r2
 8102948:	d025      	beq.n	8102996 <HAL_GPIO_Init+0x226>
 810294a:	687b      	ldr	r3, [r7, #4]
 810294c:	4a1c      	ldr	r2, [pc, #112]	; (81029c0 <HAL_GPIO_Init+0x250>)
 810294e:	4293      	cmp	r3, r2
 8102950:	d01f      	beq.n	8102992 <HAL_GPIO_Init+0x222>
 8102952:	687b      	ldr	r3, [r7, #4]
 8102954:	4a1b      	ldr	r2, [pc, #108]	; (81029c4 <HAL_GPIO_Init+0x254>)
 8102956:	4293      	cmp	r3, r2
 8102958:	d019      	beq.n	810298e <HAL_GPIO_Init+0x21e>
 810295a:	687b      	ldr	r3, [r7, #4]
 810295c:	4a1a      	ldr	r2, [pc, #104]	; (81029c8 <HAL_GPIO_Init+0x258>)
 810295e:	4293      	cmp	r3, r2
 8102960:	d013      	beq.n	810298a <HAL_GPIO_Init+0x21a>
 8102962:	687b      	ldr	r3, [r7, #4]
 8102964:	4a19      	ldr	r2, [pc, #100]	; (81029cc <HAL_GPIO_Init+0x25c>)
 8102966:	4293      	cmp	r3, r2
 8102968:	d00d      	beq.n	8102986 <HAL_GPIO_Init+0x216>
 810296a:	687b      	ldr	r3, [r7, #4]
 810296c:	4a18      	ldr	r2, [pc, #96]	; (81029d0 <HAL_GPIO_Init+0x260>)
 810296e:	4293      	cmp	r3, r2
 8102970:	d007      	beq.n	8102982 <HAL_GPIO_Init+0x212>
 8102972:	687b      	ldr	r3, [r7, #4]
 8102974:	4a17      	ldr	r2, [pc, #92]	; (81029d4 <HAL_GPIO_Init+0x264>)
 8102976:	4293      	cmp	r3, r2
 8102978:	d101      	bne.n	810297e <HAL_GPIO_Init+0x20e>
 810297a:	2309      	movs	r3, #9
 810297c:	e02d      	b.n	81029da <HAL_GPIO_Init+0x26a>
 810297e:	230a      	movs	r3, #10
 8102980:	e02b      	b.n	81029da <HAL_GPIO_Init+0x26a>
 8102982:	2308      	movs	r3, #8
 8102984:	e029      	b.n	81029da <HAL_GPIO_Init+0x26a>
 8102986:	2307      	movs	r3, #7
 8102988:	e027      	b.n	81029da <HAL_GPIO_Init+0x26a>
 810298a:	2306      	movs	r3, #6
 810298c:	e025      	b.n	81029da <HAL_GPIO_Init+0x26a>
 810298e:	2305      	movs	r3, #5
 8102990:	e023      	b.n	81029da <HAL_GPIO_Init+0x26a>
 8102992:	2304      	movs	r3, #4
 8102994:	e021      	b.n	81029da <HAL_GPIO_Init+0x26a>
 8102996:	2303      	movs	r3, #3
 8102998:	e01f      	b.n	81029da <HAL_GPIO_Init+0x26a>
 810299a:	2302      	movs	r3, #2
 810299c:	e01d      	b.n	81029da <HAL_GPIO_Init+0x26a>
 810299e:	2301      	movs	r3, #1
 81029a0:	e01b      	b.n	81029da <HAL_GPIO_Init+0x26a>
 81029a2:	bf00      	nop
 81029a4:	580000c0 	.word	0x580000c0
 81029a8:	58024400 	.word	0x58024400
 81029ac:	58000400 	.word	0x58000400
 81029b0:	58020000 	.word	0x58020000
 81029b4:	58020400 	.word	0x58020400
 81029b8:	58020800 	.word	0x58020800
 81029bc:	58020c00 	.word	0x58020c00
 81029c0:	58021000 	.word	0x58021000
 81029c4:	58021400 	.word	0x58021400
 81029c8:	58021800 	.word	0x58021800
 81029cc:	58021c00 	.word	0x58021c00
 81029d0:	58022000 	.word	0x58022000
 81029d4:	58022400 	.word	0x58022400
 81029d8:	2300      	movs	r3, #0
 81029da:	69fa      	ldr	r2, [r7, #28]
 81029dc:	f002 0203 	and.w	r2, r2, #3
 81029e0:	0092      	lsls	r2, r2, #2
 81029e2:	4093      	lsls	r3, r2
 81029e4:	69ba      	ldr	r2, [r7, #24]
 81029e6:	4313      	orrs	r3, r2
 81029e8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 81029ea:	4938      	ldr	r1, [pc, #224]	; (8102acc <HAL_GPIO_Init+0x35c>)
 81029ec:	69fb      	ldr	r3, [r7, #28]
 81029ee:	089b      	lsrs	r3, r3, #2
 81029f0:	3302      	adds	r3, #2
 81029f2:	69ba      	ldr	r2, [r7, #24]
 81029f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 81029f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 81029fc:	681b      	ldr	r3, [r3, #0]
 81029fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102a00:	693b      	ldr	r3, [r7, #16]
 8102a02:	43db      	mvns	r3, r3
 8102a04:	69ba      	ldr	r2, [r7, #24]
 8102a06:	4013      	ands	r3, r2
 8102a08:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8102a0a:	683b      	ldr	r3, [r7, #0]
 8102a0c:	685b      	ldr	r3, [r3, #4]
 8102a0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8102a12:	2b00      	cmp	r3, #0
 8102a14:	d003      	beq.n	8102a1e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8102a16:	69ba      	ldr	r2, [r7, #24]
 8102a18:	693b      	ldr	r3, [r7, #16]
 8102a1a:	4313      	orrs	r3, r2
 8102a1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8102a1e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8102a22:	69bb      	ldr	r3, [r7, #24]
 8102a24:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8102a26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8102a2a:	685b      	ldr	r3, [r3, #4]
 8102a2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102a2e:	693b      	ldr	r3, [r7, #16]
 8102a30:	43db      	mvns	r3, r3
 8102a32:	69ba      	ldr	r2, [r7, #24]
 8102a34:	4013      	ands	r3, r2
 8102a36:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8102a38:	683b      	ldr	r3, [r7, #0]
 8102a3a:	685b      	ldr	r3, [r3, #4]
 8102a3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8102a40:	2b00      	cmp	r3, #0
 8102a42:	d003      	beq.n	8102a4c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8102a44:	69ba      	ldr	r2, [r7, #24]
 8102a46:	693b      	ldr	r3, [r7, #16]
 8102a48:	4313      	orrs	r3, r2
 8102a4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8102a4c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8102a50:	69bb      	ldr	r3, [r7, #24]
 8102a52:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8102a54:	697b      	ldr	r3, [r7, #20]
 8102a56:	685b      	ldr	r3, [r3, #4]
 8102a58:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102a5a:	693b      	ldr	r3, [r7, #16]
 8102a5c:	43db      	mvns	r3, r3
 8102a5e:	69ba      	ldr	r2, [r7, #24]
 8102a60:	4013      	ands	r3, r2
 8102a62:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8102a64:	683b      	ldr	r3, [r7, #0]
 8102a66:	685b      	ldr	r3, [r3, #4]
 8102a68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8102a6c:	2b00      	cmp	r3, #0
 8102a6e:	d003      	beq.n	8102a78 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8102a70:	69ba      	ldr	r2, [r7, #24]
 8102a72:	693b      	ldr	r3, [r7, #16]
 8102a74:	4313      	orrs	r3, r2
 8102a76:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8102a78:	697b      	ldr	r3, [r7, #20]
 8102a7a:	69ba      	ldr	r2, [r7, #24]
 8102a7c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8102a7e:	697b      	ldr	r3, [r7, #20]
 8102a80:	681b      	ldr	r3, [r3, #0]
 8102a82:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102a84:	693b      	ldr	r3, [r7, #16]
 8102a86:	43db      	mvns	r3, r3
 8102a88:	69ba      	ldr	r2, [r7, #24]
 8102a8a:	4013      	ands	r3, r2
 8102a8c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8102a8e:	683b      	ldr	r3, [r7, #0]
 8102a90:	685b      	ldr	r3, [r3, #4]
 8102a92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8102a96:	2b00      	cmp	r3, #0
 8102a98:	d003      	beq.n	8102aa2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8102a9a:	69ba      	ldr	r2, [r7, #24]
 8102a9c:	693b      	ldr	r3, [r7, #16]
 8102a9e:	4313      	orrs	r3, r2
 8102aa0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8102aa2:	697b      	ldr	r3, [r7, #20]
 8102aa4:	69ba      	ldr	r2, [r7, #24]
 8102aa6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8102aa8:	69fb      	ldr	r3, [r7, #28]
 8102aaa:	3301      	adds	r3, #1
 8102aac:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8102aae:	683b      	ldr	r3, [r7, #0]
 8102ab0:	681a      	ldr	r2, [r3, #0]
 8102ab2:	69fb      	ldr	r3, [r7, #28]
 8102ab4:	fa22 f303 	lsr.w	r3, r2, r3
 8102ab8:	2b00      	cmp	r3, #0
 8102aba:	f47f ae63 	bne.w	8102784 <HAL_GPIO_Init+0x14>
  }
}
 8102abe:	bf00      	nop
 8102ac0:	bf00      	nop
 8102ac2:	3724      	adds	r7, #36	; 0x24
 8102ac4:	46bd      	mov	sp, r7
 8102ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102aca:	4770      	bx	lr
 8102acc:	58000400 	.word	0x58000400

08102ad0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8102ad0:	b480      	push	{r7}
 8102ad2:	b083      	sub	sp, #12
 8102ad4:	af00      	add	r7, sp, #0
 8102ad6:	6078      	str	r0, [r7, #4]
 8102ad8:	460b      	mov	r3, r1
 8102ada:	807b      	strh	r3, [r7, #2]
 8102adc:	4613      	mov	r3, r2
 8102ade:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8102ae0:	787b      	ldrb	r3, [r7, #1]
 8102ae2:	2b00      	cmp	r3, #0
 8102ae4:	d003      	beq.n	8102aee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8102ae6:	887a      	ldrh	r2, [r7, #2]
 8102ae8:	687b      	ldr	r3, [r7, #4]
 8102aea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8102aec:	e003      	b.n	8102af6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8102aee:	887b      	ldrh	r3, [r7, #2]
 8102af0:	041a      	lsls	r2, r3, #16
 8102af2:	687b      	ldr	r3, [r7, #4]
 8102af4:	619a      	str	r2, [r3, #24]
}
 8102af6:	bf00      	nop
 8102af8:	370c      	adds	r7, #12
 8102afa:	46bd      	mov	sp, r7
 8102afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102b00:	4770      	bx	lr

08102b02 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8102b02:	b580      	push	{r7, lr}
 8102b04:	b082      	sub	sp, #8
 8102b06:	af00      	add	r7, sp, #0
 8102b08:	4603      	mov	r3, r0
 8102b0a:	80fb      	strh	r3, [r7, #6]
#if defined(DUAL_CORE) && defined(CORE_CM4)
  if (__HAL_GPIO_EXTID2_GET_IT(GPIO_Pin) != 0x00U)
 8102b0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8102b10:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8102b14:	88fb      	ldrh	r3, [r7, #6]
 8102b16:	4013      	ands	r3, r2
 8102b18:	2b00      	cmp	r3, #0
 8102b1a:	d008      	beq.n	8102b2e <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
 8102b1c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8102b20:	88fb      	ldrh	r3, [r7, #6]
 8102b22:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8102b26:	88fb      	ldrh	r3, [r7, #6]
 8102b28:	4618      	mov	r0, r3
 8102b2a:	f7ff f9e3 	bl	8101ef4 <HAL_GPIO_EXTI_Callback>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#endif
}
 8102b2e:	bf00      	nop
 8102b30:	3708      	adds	r7, #8
 8102b32:	46bd      	mov	sp, r7
 8102b34:	bd80      	pop	{r7, pc}
	...

08102b38 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8102b38:	b480      	push	{r7}
 8102b3a:	b083      	sub	sp, #12
 8102b3c:	af00      	add	r7, sp, #0
 8102b3e:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8102b40:	4b05      	ldr	r3, [pc, #20]	; (8102b58 <HAL_HSEM_ActivateNotification+0x20>)
 8102b42:	681a      	ldr	r2, [r3, #0]
 8102b44:	4904      	ldr	r1, [pc, #16]	; (8102b58 <HAL_HSEM_ActivateNotification+0x20>)
 8102b46:	687b      	ldr	r3, [r7, #4]
 8102b48:	4313      	orrs	r3, r2
 8102b4a:	600b      	str	r3, [r1, #0]
#endif
}
 8102b4c:	bf00      	nop
 8102b4e:	370c      	adds	r7, #12
 8102b50:	46bd      	mov	sp, r7
 8102b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102b56:	4770      	bx	lr
 8102b58:	58026510 	.word	0x58026510

08102b5c <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8102b5c:	b580      	push	{r7, lr}
 8102b5e:	b084      	sub	sp, #16
 8102b60:	af00      	add	r7, sp, #0
 8102b62:	60f8      	str	r0, [r7, #12]
 8102b64:	460b      	mov	r3, r1
 8102b66:	607a      	str	r2, [r7, #4]
 8102b68:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8102b6a:	4b37      	ldr	r3, [pc, #220]	; (8102c48 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102b6c:	681b      	ldr	r3, [r3, #0]
 8102b6e:	f023 0201 	bic.w	r2, r3, #1
 8102b72:	4935      	ldr	r1, [pc, #212]	; (8102c48 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102b74:	68fb      	ldr	r3, [r7, #12]
 8102b76:	4313      	orrs	r3, r2
 8102b78:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8102b7a:	687b      	ldr	r3, [r7, #4]
 8102b7c:	2b00      	cmp	r3, #0
 8102b7e:	d123      	bne.n	8102bc8 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8102b80:	f7ff fde2 	bl	8102748 <HAL_GetCurrentCPUID>
 8102b84:	4603      	mov	r3, r0
 8102b86:	2b03      	cmp	r3, #3
 8102b88:	d158      	bne.n	8102c3c <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8102b8a:	4b2f      	ldr	r3, [pc, #188]	; (8102c48 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102b8c:	691b      	ldr	r3, [r3, #16]
 8102b8e:	4a2e      	ldr	r2, [pc, #184]	; (8102c48 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102b90:	f023 0301 	bic.w	r3, r3, #1
 8102b94:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102b96:	4b2d      	ldr	r3, [pc, #180]	; (8102c4c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102b98:	691b      	ldr	r3, [r3, #16]
 8102b9a:	4a2c      	ldr	r2, [pc, #176]	; (8102c4c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102b9c:	f043 0304 	orr.w	r3, r3, #4
 8102ba0:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8102ba2:	f3bf 8f4f 	dsb	sy
}
 8102ba6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8102ba8:	f3bf 8f6f 	isb	sy
}
 8102bac:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8102bae:	7afb      	ldrb	r3, [r7, #11]
 8102bb0:	2b01      	cmp	r3, #1
 8102bb2:	d101      	bne.n	8102bb8 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8102bb4:	bf30      	wfi
 8102bb6:	e000      	b.n	8102bba <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8102bb8:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102bba:	4b24      	ldr	r3, [pc, #144]	; (8102c4c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102bbc:	691b      	ldr	r3, [r3, #16]
 8102bbe:	4a23      	ldr	r2, [pc, #140]	; (8102c4c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102bc0:	f023 0304 	bic.w	r3, r3, #4
 8102bc4:	6113      	str	r3, [r2, #16]
 8102bc6:	e03c      	b.n	8102c42 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8102bc8:	687b      	ldr	r3, [r7, #4]
 8102bca:	2b01      	cmp	r3, #1
 8102bcc:	d123      	bne.n	8102c16 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8102bce:	f7ff fdbb 	bl	8102748 <HAL_GetCurrentCPUID>
 8102bd2:	4603      	mov	r3, r0
 8102bd4:	2b01      	cmp	r3, #1
 8102bd6:	d133      	bne.n	8102c40 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8102bd8:	4b1b      	ldr	r3, [pc, #108]	; (8102c48 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102bda:	695b      	ldr	r3, [r3, #20]
 8102bdc:	4a1a      	ldr	r2, [pc, #104]	; (8102c48 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102bde:	f023 0302 	bic.w	r3, r3, #2
 8102be2:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102be4:	4b19      	ldr	r3, [pc, #100]	; (8102c4c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102be6:	691b      	ldr	r3, [r3, #16]
 8102be8:	4a18      	ldr	r2, [pc, #96]	; (8102c4c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102bea:	f043 0304 	orr.w	r3, r3, #4
 8102bee:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8102bf0:	f3bf 8f4f 	dsb	sy
}
 8102bf4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8102bf6:	f3bf 8f6f 	isb	sy
}
 8102bfa:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8102bfc:	7afb      	ldrb	r3, [r7, #11]
 8102bfe:	2b01      	cmp	r3, #1
 8102c00:	d101      	bne.n	8102c06 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8102c02:	bf30      	wfi
 8102c04:	e000      	b.n	8102c08 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8102c06:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102c08:	4b10      	ldr	r3, [pc, #64]	; (8102c4c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102c0a:	691b      	ldr	r3, [r3, #16]
 8102c0c:	4a0f      	ldr	r2, [pc, #60]	; (8102c4c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102c0e:	f023 0304 	bic.w	r3, r3, #4
 8102c12:	6113      	str	r3, [r2, #16]
 8102c14:	e015      	b.n	8102c42 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8102c16:	f7ff fd97 	bl	8102748 <HAL_GetCurrentCPUID>
 8102c1a:	4603      	mov	r3, r0
 8102c1c:	2b03      	cmp	r3, #3
 8102c1e:	d106      	bne.n	8102c2e <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8102c20:	4b09      	ldr	r3, [pc, #36]	; (8102c48 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102c22:	691b      	ldr	r3, [r3, #16]
 8102c24:	4a08      	ldr	r2, [pc, #32]	; (8102c48 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102c26:	f023 0304 	bic.w	r3, r3, #4
 8102c2a:	6113      	str	r3, [r2, #16]
 8102c2c:	e009      	b.n	8102c42 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8102c2e:	4b06      	ldr	r3, [pc, #24]	; (8102c48 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102c30:	695b      	ldr	r3, [r3, #20]
 8102c32:	4a05      	ldr	r2, [pc, #20]	; (8102c48 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102c34:	f023 0304 	bic.w	r3, r3, #4
 8102c38:	6153      	str	r3, [r2, #20]
 8102c3a:	e002      	b.n	8102c42 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8102c3c:	bf00      	nop
 8102c3e:	e000      	b.n	8102c42 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8102c40:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8102c42:	3710      	adds	r7, #16
 8102c44:	46bd      	mov	sp, r7
 8102c46:	bd80      	pop	{r7, pc}
 8102c48:	58024800 	.word	0x58024800
 8102c4c:	e000ed00 	.word	0xe000ed00

08102c50 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8102c50:	b580      	push	{r7, lr}
 8102c52:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8102c54:	f7ff fd78 	bl	8102748 <HAL_GetCurrentCPUID>
 8102c58:	4603      	mov	r3, r0
 8102c5a:	2b03      	cmp	r3, #3
 8102c5c:	d101      	bne.n	8102c62 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8102c5e:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8102c60:	e001      	b.n	8102c66 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8102c62:	bf40      	sev
    __WFE ();
 8102c64:	bf20      	wfe
}
 8102c66:	bf00      	nop
 8102c68:	bd80      	pop	{r7, pc}
	...

08102c6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8102c6c:	b480      	push	{r7}
 8102c6e:	b089      	sub	sp, #36	; 0x24
 8102c70:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8102c72:	4bb3      	ldr	r3, [pc, #716]	; (8102f40 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102c74:	691b      	ldr	r3, [r3, #16]
 8102c76:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8102c7a:	2b18      	cmp	r3, #24
 8102c7c:	f200 8155 	bhi.w	8102f2a <HAL_RCC_GetSysClockFreq+0x2be>
 8102c80:	a201      	add	r2, pc, #4	; (adr r2, 8102c88 <HAL_RCC_GetSysClockFreq+0x1c>)
 8102c82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102c86:	bf00      	nop
 8102c88:	08102ced 	.word	0x08102ced
 8102c8c:	08102f2b 	.word	0x08102f2b
 8102c90:	08102f2b 	.word	0x08102f2b
 8102c94:	08102f2b 	.word	0x08102f2b
 8102c98:	08102f2b 	.word	0x08102f2b
 8102c9c:	08102f2b 	.word	0x08102f2b
 8102ca0:	08102f2b 	.word	0x08102f2b
 8102ca4:	08102f2b 	.word	0x08102f2b
 8102ca8:	08102d13 	.word	0x08102d13
 8102cac:	08102f2b 	.word	0x08102f2b
 8102cb0:	08102f2b 	.word	0x08102f2b
 8102cb4:	08102f2b 	.word	0x08102f2b
 8102cb8:	08102f2b 	.word	0x08102f2b
 8102cbc:	08102f2b 	.word	0x08102f2b
 8102cc0:	08102f2b 	.word	0x08102f2b
 8102cc4:	08102f2b 	.word	0x08102f2b
 8102cc8:	08102d19 	.word	0x08102d19
 8102ccc:	08102f2b 	.word	0x08102f2b
 8102cd0:	08102f2b 	.word	0x08102f2b
 8102cd4:	08102f2b 	.word	0x08102f2b
 8102cd8:	08102f2b 	.word	0x08102f2b
 8102cdc:	08102f2b 	.word	0x08102f2b
 8102ce0:	08102f2b 	.word	0x08102f2b
 8102ce4:	08102f2b 	.word	0x08102f2b
 8102ce8:	08102d1f 	.word	0x08102d1f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8102cec:	4b94      	ldr	r3, [pc, #592]	; (8102f40 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102cee:	681b      	ldr	r3, [r3, #0]
 8102cf0:	f003 0320 	and.w	r3, r3, #32
 8102cf4:	2b00      	cmp	r3, #0
 8102cf6:	d009      	beq.n	8102d0c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8102cf8:	4b91      	ldr	r3, [pc, #580]	; (8102f40 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102cfa:	681b      	ldr	r3, [r3, #0]
 8102cfc:	08db      	lsrs	r3, r3, #3
 8102cfe:	f003 0303 	and.w	r3, r3, #3
 8102d02:	4a90      	ldr	r2, [pc, #576]	; (8102f44 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102d04:	fa22 f303 	lsr.w	r3, r2, r3
 8102d08:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8102d0a:	e111      	b.n	8102f30 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8102d0c:	4b8d      	ldr	r3, [pc, #564]	; (8102f44 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102d0e:	61bb      	str	r3, [r7, #24]
    break;
 8102d10:	e10e      	b.n	8102f30 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8102d12:	4b8d      	ldr	r3, [pc, #564]	; (8102f48 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8102d14:	61bb      	str	r3, [r7, #24]
    break;
 8102d16:	e10b      	b.n	8102f30 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8102d18:	4b8c      	ldr	r3, [pc, #560]	; (8102f4c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8102d1a:	61bb      	str	r3, [r7, #24]
    break;
 8102d1c:	e108      	b.n	8102f30 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8102d1e:	4b88      	ldr	r3, [pc, #544]	; (8102f40 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102d22:	f003 0303 	and.w	r3, r3, #3
 8102d26:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8102d28:	4b85      	ldr	r3, [pc, #532]	; (8102f40 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102d2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102d2c:	091b      	lsrs	r3, r3, #4
 8102d2e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8102d32:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8102d34:	4b82      	ldr	r3, [pc, #520]	; (8102f40 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102d38:	f003 0301 	and.w	r3, r3, #1
 8102d3c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8102d3e:	4b80      	ldr	r3, [pc, #512]	; (8102f40 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102d40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8102d42:	08db      	lsrs	r3, r3, #3
 8102d44:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8102d48:	68fa      	ldr	r2, [r7, #12]
 8102d4a:	fb02 f303 	mul.w	r3, r2, r3
 8102d4e:	ee07 3a90 	vmov	s15, r3
 8102d52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102d56:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8102d5a:	693b      	ldr	r3, [r7, #16]
 8102d5c:	2b00      	cmp	r3, #0
 8102d5e:	f000 80e1 	beq.w	8102f24 <HAL_RCC_GetSysClockFreq+0x2b8>
 8102d62:	697b      	ldr	r3, [r7, #20]
 8102d64:	2b02      	cmp	r3, #2
 8102d66:	f000 8083 	beq.w	8102e70 <HAL_RCC_GetSysClockFreq+0x204>
 8102d6a:	697b      	ldr	r3, [r7, #20]
 8102d6c:	2b02      	cmp	r3, #2
 8102d6e:	f200 80a1 	bhi.w	8102eb4 <HAL_RCC_GetSysClockFreq+0x248>
 8102d72:	697b      	ldr	r3, [r7, #20]
 8102d74:	2b00      	cmp	r3, #0
 8102d76:	d003      	beq.n	8102d80 <HAL_RCC_GetSysClockFreq+0x114>
 8102d78:	697b      	ldr	r3, [r7, #20]
 8102d7a:	2b01      	cmp	r3, #1
 8102d7c:	d056      	beq.n	8102e2c <HAL_RCC_GetSysClockFreq+0x1c0>
 8102d7e:	e099      	b.n	8102eb4 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8102d80:	4b6f      	ldr	r3, [pc, #444]	; (8102f40 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102d82:	681b      	ldr	r3, [r3, #0]
 8102d84:	f003 0320 	and.w	r3, r3, #32
 8102d88:	2b00      	cmp	r3, #0
 8102d8a:	d02d      	beq.n	8102de8 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8102d8c:	4b6c      	ldr	r3, [pc, #432]	; (8102f40 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102d8e:	681b      	ldr	r3, [r3, #0]
 8102d90:	08db      	lsrs	r3, r3, #3
 8102d92:	f003 0303 	and.w	r3, r3, #3
 8102d96:	4a6b      	ldr	r2, [pc, #428]	; (8102f44 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102d98:	fa22 f303 	lsr.w	r3, r2, r3
 8102d9c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8102d9e:	687b      	ldr	r3, [r7, #4]
 8102da0:	ee07 3a90 	vmov	s15, r3
 8102da4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102da8:	693b      	ldr	r3, [r7, #16]
 8102daa:	ee07 3a90 	vmov	s15, r3
 8102dae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102db2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102db6:	4b62      	ldr	r3, [pc, #392]	; (8102f40 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8102dba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102dbe:	ee07 3a90 	vmov	s15, r3
 8102dc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102dc6:	ed97 6a02 	vldr	s12, [r7, #8]
 8102dca:	eddf 5a61 	vldr	s11, [pc, #388]	; 8102f50 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102dce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102dd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102dd6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102dda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102dde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102de2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8102de6:	e087      	b.n	8102ef8 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8102de8:	693b      	ldr	r3, [r7, #16]
 8102dea:	ee07 3a90 	vmov	s15, r3
 8102dee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102df2:	eddf 6a58 	vldr	s13, [pc, #352]	; 8102f54 <HAL_RCC_GetSysClockFreq+0x2e8>
 8102df6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102dfa:	4b51      	ldr	r3, [pc, #324]	; (8102f40 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8102dfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102e02:	ee07 3a90 	vmov	s15, r3
 8102e06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102e0a:	ed97 6a02 	vldr	s12, [r7, #8]
 8102e0e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8102f50 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102e12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102e16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102e1a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102e1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102e22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102e26:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8102e2a:	e065      	b.n	8102ef8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8102e2c:	693b      	ldr	r3, [r7, #16]
 8102e2e:	ee07 3a90 	vmov	s15, r3
 8102e32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102e36:	eddf 6a48 	vldr	s13, [pc, #288]	; 8102f58 <HAL_RCC_GetSysClockFreq+0x2ec>
 8102e3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102e3e:	4b40      	ldr	r3, [pc, #256]	; (8102f40 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8102e42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102e46:	ee07 3a90 	vmov	s15, r3
 8102e4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102e4e:	ed97 6a02 	vldr	s12, [r7, #8]
 8102e52:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8102f50 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102e56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102e5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102e5e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102e62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102e66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102e6a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8102e6e:	e043      	b.n	8102ef8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8102e70:	693b      	ldr	r3, [r7, #16]
 8102e72:	ee07 3a90 	vmov	s15, r3
 8102e76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102e7a:	eddf 6a38 	vldr	s13, [pc, #224]	; 8102f5c <HAL_RCC_GetSysClockFreq+0x2f0>
 8102e7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102e82:	4b2f      	ldr	r3, [pc, #188]	; (8102f40 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8102e86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102e8a:	ee07 3a90 	vmov	s15, r3
 8102e8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102e92:	ed97 6a02 	vldr	s12, [r7, #8]
 8102e96:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8102f50 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102e9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102e9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102ea2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102ea6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102eaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102eae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8102eb2:	e021      	b.n	8102ef8 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8102eb4:	693b      	ldr	r3, [r7, #16]
 8102eb6:	ee07 3a90 	vmov	s15, r3
 8102eba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102ebe:	eddf 6a26 	vldr	s13, [pc, #152]	; 8102f58 <HAL_RCC_GetSysClockFreq+0x2ec>
 8102ec2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102ec6:	4b1e      	ldr	r3, [pc, #120]	; (8102f40 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8102eca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102ece:	ee07 3a90 	vmov	s15, r3
 8102ed2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102ed6:	ed97 6a02 	vldr	s12, [r7, #8]
 8102eda:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8102f50 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102ede:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102ee2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102ee6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102eea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102eee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102ef2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8102ef6:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8102ef8:	4b11      	ldr	r3, [pc, #68]	; (8102f40 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8102efc:	0a5b      	lsrs	r3, r3, #9
 8102efe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8102f02:	3301      	adds	r3, #1
 8102f04:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8102f06:	683b      	ldr	r3, [r7, #0]
 8102f08:	ee07 3a90 	vmov	s15, r3
 8102f0c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8102f10:	edd7 6a07 	vldr	s13, [r7, #28]
 8102f14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102f18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8102f1c:	ee17 3a90 	vmov	r3, s15
 8102f20:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8102f22:	e005      	b.n	8102f30 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8102f24:	2300      	movs	r3, #0
 8102f26:	61bb      	str	r3, [r7, #24]
    break;
 8102f28:	e002      	b.n	8102f30 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8102f2a:	4b07      	ldr	r3, [pc, #28]	; (8102f48 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8102f2c:	61bb      	str	r3, [r7, #24]
    break;
 8102f2e:	bf00      	nop
  }

  return sysclockfreq;
 8102f30:	69bb      	ldr	r3, [r7, #24]
}
 8102f32:	4618      	mov	r0, r3
 8102f34:	3724      	adds	r7, #36	; 0x24
 8102f36:	46bd      	mov	sp, r7
 8102f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102f3c:	4770      	bx	lr
 8102f3e:	bf00      	nop
 8102f40:	58024400 	.word	0x58024400
 8102f44:	03d09000 	.word	0x03d09000
 8102f48:	003d0900 	.word	0x003d0900
 8102f4c:	007a1200 	.word	0x007a1200
 8102f50:	46000000 	.word	0x46000000
 8102f54:	4c742400 	.word	0x4c742400
 8102f58:	4a742400 	.word	0x4a742400
 8102f5c:	4af42400 	.word	0x4af42400

08102f60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8102f60:	b580      	push	{r7, lr}
 8102f62:	b082      	sub	sp, #8
 8102f64:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8102f66:	f7ff fe81 	bl	8102c6c <HAL_RCC_GetSysClockFreq>
 8102f6a:	4602      	mov	r2, r0
 8102f6c:	4b11      	ldr	r3, [pc, #68]	; (8102fb4 <HAL_RCC_GetHCLKFreq+0x54>)
 8102f6e:	699b      	ldr	r3, [r3, #24]
 8102f70:	0a1b      	lsrs	r3, r3, #8
 8102f72:	f003 030f 	and.w	r3, r3, #15
 8102f76:	4910      	ldr	r1, [pc, #64]	; (8102fb8 <HAL_RCC_GetHCLKFreq+0x58>)
 8102f78:	5ccb      	ldrb	r3, [r1, r3]
 8102f7a:	f003 031f 	and.w	r3, r3, #31
 8102f7e:	fa22 f303 	lsr.w	r3, r2, r3
 8102f82:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8102f84:	4b0b      	ldr	r3, [pc, #44]	; (8102fb4 <HAL_RCC_GetHCLKFreq+0x54>)
 8102f86:	699b      	ldr	r3, [r3, #24]
 8102f88:	f003 030f 	and.w	r3, r3, #15
 8102f8c:	4a0a      	ldr	r2, [pc, #40]	; (8102fb8 <HAL_RCC_GetHCLKFreq+0x58>)
 8102f8e:	5cd3      	ldrb	r3, [r2, r3]
 8102f90:	f003 031f 	and.w	r3, r3, #31
 8102f94:	687a      	ldr	r2, [r7, #4]
 8102f96:	fa22 f303 	lsr.w	r3, r2, r3
 8102f9a:	4a08      	ldr	r2, [pc, #32]	; (8102fbc <HAL_RCC_GetHCLKFreq+0x5c>)
 8102f9c:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8102f9e:	4b07      	ldr	r3, [pc, #28]	; (8102fbc <HAL_RCC_GetHCLKFreq+0x5c>)
 8102fa0:	681b      	ldr	r3, [r3, #0]
 8102fa2:	4a07      	ldr	r2, [pc, #28]	; (8102fc0 <HAL_RCC_GetHCLKFreq+0x60>)
 8102fa4:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8102fa6:	4b05      	ldr	r3, [pc, #20]	; (8102fbc <HAL_RCC_GetHCLKFreq+0x5c>)
 8102fa8:	681b      	ldr	r3, [r3, #0]
}
 8102faa:	4618      	mov	r0, r3
 8102fac:	3708      	adds	r7, #8
 8102fae:	46bd      	mov	sp, r7
 8102fb0:	bd80      	pop	{r7, pc}
 8102fb2:	bf00      	nop
 8102fb4:	58024400 	.word	0x58024400
 8102fb8:	0810b7a4 	.word	0x0810b7a4
 8102fbc:	10000004 	.word	0x10000004
 8102fc0:	10000000 	.word	0x10000000

08102fc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8102fc4:	b580      	push	{r7, lr}
 8102fc6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8102fc8:	f7ff ffca 	bl	8102f60 <HAL_RCC_GetHCLKFreq>
 8102fcc:	4602      	mov	r2, r0
 8102fce:	4b06      	ldr	r3, [pc, #24]	; (8102fe8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8102fd0:	69db      	ldr	r3, [r3, #28]
 8102fd2:	091b      	lsrs	r3, r3, #4
 8102fd4:	f003 0307 	and.w	r3, r3, #7
 8102fd8:	4904      	ldr	r1, [pc, #16]	; (8102fec <HAL_RCC_GetPCLK1Freq+0x28>)
 8102fda:	5ccb      	ldrb	r3, [r1, r3]
 8102fdc:	f003 031f 	and.w	r3, r3, #31
 8102fe0:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8102fe4:	4618      	mov	r0, r3
 8102fe6:	bd80      	pop	{r7, pc}
 8102fe8:	58024400 	.word	0x58024400
 8102fec:	0810b7a4 	.word	0x0810b7a4

08102ff0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8102ff0:	b580      	push	{r7, lr}
 8102ff2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8102ff4:	f7ff ffb4 	bl	8102f60 <HAL_RCC_GetHCLKFreq>
 8102ff8:	4602      	mov	r2, r0
 8102ffa:	4b06      	ldr	r3, [pc, #24]	; (8103014 <HAL_RCC_GetPCLK2Freq+0x24>)
 8102ffc:	69db      	ldr	r3, [r3, #28]
 8102ffe:	0a1b      	lsrs	r3, r3, #8
 8103000:	f003 0307 	and.w	r3, r3, #7
 8103004:	4904      	ldr	r1, [pc, #16]	; (8103018 <HAL_RCC_GetPCLK2Freq+0x28>)
 8103006:	5ccb      	ldrb	r3, [r1, r3]
 8103008:	f003 031f 	and.w	r3, r3, #31
 810300c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8103010:	4618      	mov	r0, r3
 8103012:	bd80      	pop	{r7, pc}
 8103014:	58024400 	.word	0x58024400
 8103018:	0810b7a4 	.word	0x0810b7a4

0810301c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 810301c:	b580      	push	{r7, lr}
 810301e:	b086      	sub	sp, #24
 8103020:	af00      	add	r7, sp, #0
 8103022:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8103024:	2300      	movs	r3, #0
 8103026:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8103028:	2300      	movs	r3, #0
 810302a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 810302c:	687b      	ldr	r3, [r7, #4]
 810302e:	681b      	ldr	r3, [r3, #0]
 8103030:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8103034:	2b00      	cmp	r3, #0
 8103036:	d03f      	beq.n	81030b8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8103038:	687b      	ldr	r3, [r7, #4]
 810303a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810303c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8103040:	d02a      	beq.n	8103098 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8103042:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8103046:	d824      	bhi.n	8103092 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8103048:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810304c:	d018      	beq.n	8103080 <HAL_RCCEx_PeriphCLKConfig+0x64>
 810304e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103052:	d81e      	bhi.n	8103092 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8103054:	2b00      	cmp	r3, #0
 8103056:	d003      	beq.n	8103060 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8103058:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810305c:	d007      	beq.n	810306e <HAL_RCCEx_PeriphCLKConfig+0x52>
 810305e:	e018      	b.n	8103092 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103060:	4bab      	ldr	r3, [pc, #684]	; (8103310 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103064:	4aaa      	ldr	r2, [pc, #680]	; (8103310 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103066:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810306a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 810306c:	e015      	b.n	810309a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 810306e:	687b      	ldr	r3, [r7, #4]
 8103070:	3304      	adds	r3, #4
 8103072:	2102      	movs	r1, #2
 8103074:	4618      	mov	r0, r3
 8103076:	f001 f9cf 	bl	8104418 <RCCEx_PLL2_Config>
 810307a:	4603      	mov	r3, r0
 810307c:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 810307e:	e00c      	b.n	810309a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8103080:	687b      	ldr	r3, [r7, #4]
 8103082:	3324      	adds	r3, #36	; 0x24
 8103084:	2102      	movs	r1, #2
 8103086:	4618      	mov	r0, r3
 8103088:	f001 fa78 	bl	810457c <RCCEx_PLL3_Config>
 810308c:	4603      	mov	r3, r0
 810308e:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8103090:	e003      	b.n	810309a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103092:	2301      	movs	r3, #1
 8103094:	75fb      	strb	r3, [r7, #23]
      break;
 8103096:	e000      	b.n	810309a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8103098:	bf00      	nop
    }

    if(ret == HAL_OK)
 810309a:	7dfb      	ldrb	r3, [r7, #23]
 810309c:	2b00      	cmp	r3, #0
 810309e:	d109      	bne.n	81030b4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 81030a0:	4b9b      	ldr	r3, [pc, #620]	; (8103310 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81030a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81030a4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 81030a8:	687b      	ldr	r3, [r7, #4]
 81030aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81030ac:	4998      	ldr	r1, [pc, #608]	; (8103310 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81030ae:	4313      	orrs	r3, r2
 81030b0:	650b      	str	r3, [r1, #80]	; 0x50
 81030b2:	e001      	b.n	81030b8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81030b4:	7dfb      	ldrb	r3, [r7, #23]
 81030b6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 81030b8:	687b      	ldr	r3, [r7, #4]
 81030ba:	681b      	ldr	r3, [r3, #0]
 81030bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81030c0:	2b00      	cmp	r3, #0
 81030c2:	d03d      	beq.n	8103140 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 81030c4:	687b      	ldr	r3, [r7, #4]
 81030c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81030c8:	2b04      	cmp	r3, #4
 81030ca:	d826      	bhi.n	810311a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 81030cc:	a201      	add	r2, pc, #4	; (adr r2, 81030d4 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 81030ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81030d2:	bf00      	nop
 81030d4:	081030e9 	.word	0x081030e9
 81030d8:	081030f7 	.word	0x081030f7
 81030dc:	08103109 	.word	0x08103109
 81030e0:	08103121 	.word	0x08103121
 81030e4:	08103121 	.word	0x08103121
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81030e8:	4b89      	ldr	r3, [pc, #548]	; (8103310 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81030ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81030ec:	4a88      	ldr	r2, [pc, #544]	; (8103310 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81030ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81030f2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81030f4:	e015      	b.n	8103122 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81030f6:	687b      	ldr	r3, [r7, #4]
 81030f8:	3304      	adds	r3, #4
 81030fa:	2100      	movs	r1, #0
 81030fc:	4618      	mov	r0, r3
 81030fe:	f001 f98b 	bl	8104418 <RCCEx_PLL2_Config>
 8103102:	4603      	mov	r3, r0
 8103104:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103106:	e00c      	b.n	8103122 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8103108:	687b      	ldr	r3, [r7, #4]
 810310a:	3324      	adds	r3, #36	; 0x24
 810310c:	2100      	movs	r1, #0
 810310e:	4618      	mov	r0, r3
 8103110:	f001 fa34 	bl	810457c <RCCEx_PLL3_Config>
 8103114:	4603      	mov	r3, r0
 8103116:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103118:	e003      	b.n	8103122 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810311a:	2301      	movs	r3, #1
 810311c:	75fb      	strb	r3, [r7, #23]
      break;
 810311e:	e000      	b.n	8103122 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8103120:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103122:	7dfb      	ldrb	r3, [r7, #23]
 8103124:	2b00      	cmp	r3, #0
 8103126:	d109      	bne.n	810313c <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8103128:	4b79      	ldr	r3, [pc, #484]	; (8103310 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810312a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810312c:	f023 0207 	bic.w	r2, r3, #7
 8103130:	687b      	ldr	r3, [r7, #4]
 8103132:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103134:	4976      	ldr	r1, [pc, #472]	; (8103310 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103136:	4313      	orrs	r3, r2
 8103138:	650b      	str	r3, [r1, #80]	; 0x50
 810313a:	e001      	b.n	8103140 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810313c:	7dfb      	ldrb	r3, [r7, #23]
 810313e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8103140:	687b      	ldr	r3, [r7, #4]
 8103142:	681b      	ldr	r3, [r3, #0]
 8103144:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8103148:	2b00      	cmp	r3, #0
 810314a:	d042      	beq.n	81031d2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 810314c:	687b      	ldr	r3, [r7, #4]
 810314e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103150:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8103154:	d02b      	beq.n	81031ae <HAL_RCCEx_PeriphCLKConfig+0x192>
 8103156:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810315a:	d825      	bhi.n	81031a8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 810315c:	2bc0      	cmp	r3, #192	; 0xc0
 810315e:	d028      	beq.n	81031b2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8103160:	2bc0      	cmp	r3, #192	; 0xc0
 8103162:	d821      	bhi.n	81031a8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8103164:	2b80      	cmp	r3, #128	; 0x80
 8103166:	d016      	beq.n	8103196 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8103168:	2b80      	cmp	r3, #128	; 0x80
 810316a:	d81d      	bhi.n	81031a8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 810316c:	2b00      	cmp	r3, #0
 810316e:	d002      	beq.n	8103176 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8103170:	2b40      	cmp	r3, #64	; 0x40
 8103172:	d007      	beq.n	8103184 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8103174:	e018      	b.n	81031a8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103176:	4b66      	ldr	r3, [pc, #408]	; (8103310 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810317a:	4a65      	ldr	r2, [pc, #404]	; (8103310 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810317c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103180:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8103182:	e017      	b.n	81031b4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103184:	687b      	ldr	r3, [r7, #4]
 8103186:	3304      	adds	r3, #4
 8103188:	2100      	movs	r1, #0
 810318a:	4618      	mov	r0, r3
 810318c:	f001 f944 	bl	8104418 <RCCEx_PLL2_Config>
 8103190:	4603      	mov	r3, r0
 8103192:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8103194:	e00e      	b.n	81031b4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8103196:	687b      	ldr	r3, [r7, #4]
 8103198:	3324      	adds	r3, #36	; 0x24
 810319a:	2100      	movs	r1, #0
 810319c:	4618      	mov	r0, r3
 810319e:	f001 f9ed 	bl	810457c <RCCEx_PLL3_Config>
 81031a2:	4603      	mov	r3, r0
 81031a4:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 81031a6:	e005      	b.n	81031b4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81031a8:	2301      	movs	r3, #1
 81031aa:	75fb      	strb	r3, [r7, #23]
      break;
 81031ac:	e002      	b.n	81031b4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 81031ae:	bf00      	nop
 81031b0:	e000      	b.n	81031b4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 81031b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 81031b4:	7dfb      	ldrb	r3, [r7, #23]
 81031b6:	2b00      	cmp	r3, #0
 81031b8:	d109      	bne.n	81031ce <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 81031ba:	4b55      	ldr	r3, [pc, #340]	; (8103310 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81031bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81031be:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 81031c2:	687b      	ldr	r3, [r7, #4]
 81031c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81031c6:	4952      	ldr	r1, [pc, #328]	; (8103310 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81031c8:	4313      	orrs	r3, r2
 81031ca:	650b      	str	r3, [r1, #80]	; 0x50
 81031cc:	e001      	b.n	81031d2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81031ce:	7dfb      	ldrb	r3, [r7, #23]
 81031d0:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 81031d2:	687b      	ldr	r3, [r7, #4]
 81031d4:	681b      	ldr	r3, [r3, #0]
 81031d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 81031da:	2b00      	cmp	r3, #0
 81031dc:	d049      	beq.n	8103272 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 81031de:	687b      	ldr	r3, [r7, #4]
 81031e0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 81031e4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 81031e8:	d030      	beq.n	810324c <HAL_RCCEx_PeriphCLKConfig+0x230>
 81031ea:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 81031ee:	d82a      	bhi.n	8103246 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 81031f0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 81031f4:	d02c      	beq.n	8103250 <HAL_RCCEx_PeriphCLKConfig+0x234>
 81031f6:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 81031fa:	d824      	bhi.n	8103246 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 81031fc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103200:	d018      	beq.n	8103234 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8103202:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103206:	d81e      	bhi.n	8103246 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8103208:	2b00      	cmp	r3, #0
 810320a:	d003      	beq.n	8103214 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 810320c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103210:	d007      	beq.n	8103222 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8103212:	e018      	b.n	8103246 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103214:	4b3e      	ldr	r3, [pc, #248]	; (8103310 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103218:	4a3d      	ldr	r2, [pc, #244]	; (8103310 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810321a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810321e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103220:	e017      	b.n	8103252 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103222:	687b      	ldr	r3, [r7, #4]
 8103224:	3304      	adds	r3, #4
 8103226:	2100      	movs	r1, #0
 8103228:	4618      	mov	r0, r3
 810322a:	f001 f8f5 	bl	8104418 <RCCEx_PLL2_Config>
 810322e:	4603      	mov	r3, r0
 8103230:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8103232:	e00e      	b.n	8103252 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8103234:	687b      	ldr	r3, [r7, #4]
 8103236:	3324      	adds	r3, #36	; 0x24
 8103238:	2100      	movs	r1, #0
 810323a:	4618      	mov	r0, r3
 810323c:	f001 f99e 	bl	810457c <RCCEx_PLL3_Config>
 8103240:	4603      	mov	r3, r0
 8103242:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103244:	e005      	b.n	8103252 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8103246:	2301      	movs	r3, #1
 8103248:	75fb      	strb	r3, [r7, #23]
      break;
 810324a:	e002      	b.n	8103252 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 810324c:	bf00      	nop
 810324e:	e000      	b.n	8103252 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8103250:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103252:	7dfb      	ldrb	r3, [r7, #23]
 8103254:	2b00      	cmp	r3, #0
 8103256:	d10a      	bne.n	810326e <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8103258:	4b2d      	ldr	r3, [pc, #180]	; (8103310 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810325a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810325c:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8103260:	687b      	ldr	r3, [r7, #4]
 8103262:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8103266:	492a      	ldr	r1, [pc, #168]	; (8103310 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103268:	4313      	orrs	r3, r2
 810326a:	658b      	str	r3, [r1, #88]	; 0x58
 810326c:	e001      	b.n	8103272 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810326e:	7dfb      	ldrb	r3, [r7, #23]
 8103270:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8103272:	687b      	ldr	r3, [r7, #4]
 8103274:	681b      	ldr	r3, [r3, #0]
 8103276:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 810327a:	2b00      	cmp	r3, #0
 810327c:	d04c      	beq.n	8103318 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 810327e:	687b      	ldr	r3, [r7, #4]
 8103280:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8103284:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8103288:	d030      	beq.n	81032ec <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 810328a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 810328e:	d82a      	bhi.n	81032e6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8103290:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8103294:	d02c      	beq.n	81032f0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8103296:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 810329a:	d824      	bhi.n	81032e6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 810329c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81032a0:	d018      	beq.n	81032d4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 81032a2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81032a6:	d81e      	bhi.n	81032e6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 81032a8:	2b00      	cmp	r3, #0
 81032aa:	d003      	beq.n	81032b4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 81032ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 81032b0:	d007      	beq.n	81032c2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 81032b2:	e018      	b.n	81032e6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81032b4:	4b16      	ldr	r3, [pc, #88]	; (8103310 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81032b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81032b8:	4a15      	ldr	r2, [pc, #84]	; (8103310 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81032ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81032be:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81032c0:	e017      	b.n	81032f2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81032c2:	687b      	ldr	r3, [r7, #4]
 81032c4:	3304      	adds	r3, #4
 81032c6:	2100      	movs	r1, #0
 81032c8:	4618      	mov	r0, r3
 81032ca:	f001 f8a5 	bl	8104418 <RCCEx_PLL2_Config>
 81032ce:	4603      	mov	r3, r0
 81032d0:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 81032d2:	e00e      	b.n	81032f2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81032d4:	687b      	ldr	r3, [r7, #4]
 81032d6:	3324      	adds	r3, #36	; 0x24
 81032d8:	2100      	movs	r1, #0
 81032da:	4618      	mov	r0, r3
 81032dc:	f001 f94e 	bl	810457c <RCCEx_PLL3_Config>
 81032e0:	4603      	mov	r3, r0
 81032e2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81032e4:	e005      	b.n	81032f2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 81032e6:	2301      	movs	r3, #1
 81032e8:	75fb      	strb	r3, [r7, #23]
      break;
 81032ea:	e002      	b.n	81032f2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 81032ec:	bf00      	nop
 81032ee:	e000      	b.n	81032f2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 81032f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 81032f2:	7dfb      	ldrb	r3, [r7, #23]
 81032f4:	2b00      	cmp	r3, #0
 81032f6:	d10d      	bne.n	8103314 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 81032f8:	4b05      	ldr	r3, [pc, #20]	; (8103310 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81032fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81032fc:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8103300:	687b      	ldr	r3, [r7, #4]
 8103302:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8103306:	4902      	ldr	r1, [pc, #8]	; (8103310 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103308:	4313      	orrs	r3, r2
 810330a:	658b      	str	r3, [r1, #88]	; 0x58
 810330c:	e004      	b.n	8103318 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 810330e:	bf00      	nop
 8103310:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103314:	7dfb      	ldrb	r3, [r7, #23]
 8103316:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8103318:	687b      	ldr	r3, [r7, #4]
 810331a:	681b      	ldr	r3, [r3, #0]
 810331c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8103320:	2b00      	cmp	r3, #0
 8103322:	d032      	beq.n	810338a <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8103324:	687b      	ldr	r3, [r7, #4]
 8103326:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103328:	2b30      	cmp	r3, #48	; 0x30
 810332a:	d01c      	beq.n	8103366 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 810332c:	2b30      	cmp	r3, #48	; 0x30
 810332e:	d817      	bhi.n	8103360 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8103330:	2b20      	cmp	r3, #32
 8103332:	d00c      	beq.n	810334e <HAL_RCCEx_PeriphCLKConfig+0x332>
 8103334:	2b20      	cmp	r3, #32
 8103336:	d813      	bhi.n	8103360 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8103338:	2b00      	cmp	r3, #0
 810333a:	d016      	beq.n	810336a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 810333c:	2b10      	cmp	r3, #16
 810333e:	d10f      	bne.n	8103360 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103340:	4baf      	ldr	r3, [pc, #700]	; (8103600 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103344:	4aae      	ldr	r2, [pc, #696]	; (8103600 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103346:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810334a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 810334c:	e00e      	b.n	810336c <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 810334e:	687b      	ldr	r3, [r7, #4]
 8103350:	3304      	adds	r3, #4
 8103352:	2102      	movs	r1, #2
 8103354:	4618      	mov	r0, r3
 8103356:	f001 f85f 	bl	8104418 <RCCEx_PLL2_Config>
 810335a:	4603      	mov	r3, r0
 810335c:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 810335e:	e005      	b.n	810336c <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8103360:	2301      	movs	r3, #1
 8103362:	75fb      	strb	r3, [r7, #23]
      break;
 8103364:	e002      	b.n	810336c <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8103366:	bf00      	nop
 8103368:	e000      	b.n	810336c <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 810336a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810336c:	7dfb      	ldrb	r3, [r7, #23]
 810336e:	2b00      	cmp	r3, #0
 8103370:	d109      	bne.n	8103386 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8103372:	4ba3      	ldr	r3, [pc, #652]	; (8103600 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103374:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103376:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 810337a:	687b      	ldr	r3, [r7, #4]
 810337c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810337e:	49a0      	ldr	r1, [pc, #640]	; (8103600 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103380:	4313      	orrs	r3, r2
 8103382:	64cb      	str	r3, [r1, #76]	; 0x4c
 8103384:	e001      	b.n	810338a <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103386:	7dfb      	ldrb	r3, [r7, #23]
 8103388:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 810338a:	687b      	ldr	r3, [r7, #4]
 810338c:	681b      	ldr	r3, [r3, #0]
 810338e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8103392:	2b00      	cmp	r3, #0
 8103394:	d047      	beq.n	8103426 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8103396:	687b      	ldr	r3, [r7, #4]
 8103398:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810339a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 810339e:	d030      	beq.n	8103402 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 81033a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81033a4:	d82a      	bhi.n	81033fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 81033a6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81033aa:	d02c      	beq.n	8103406 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 81033ac:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81033b0:	d824      	bhi.n	81033fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 81033b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81033b6:	d018      	beq.n	81033ea <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 81033b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81033bc:	d81e      	bhi.n	81033fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 81033be:	2b00      	cmp	r3, #0
 81033c0:	d003      	beq.n	81033ca <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 81033c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81033c6:	d007      	beq.n	81033d8 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 81033c8:	e018      	b.n	81033fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81033ca:	4b8d      	ldr	r3, [pc, #564]	; (8103600 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81033cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81033ce:	4a8c      	ldr	r2, [pc, #560]	; (8103600 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81033d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81033d4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81033d6:	e017      	b.n	8103408 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81033d8:	687b      	ldr	r3, [r7, #4]
 81033da:	3304      	adds	r3, #4
 81033dc:	2100      	movs	r1, #0
 81033de:	4618      	mov	r0, r3
 81033e0:	f001 f81a 	bl	8104418 <RCCEx_PLL2_Config>
 81033e4:	4603      	mov	r3, r0
 81033e6:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81033e8:	e00e      	b.n	8103408 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 81033ea:	687b      	ldr	r3, [r7, #4]
 81033ec:	3324      	adds	r3, #36	; 0x24
 81033ee:	2100      	movs	r1, #0
 81033f0:	4618      	mov	r0, r3
 81033f2:	f001 f8c3 	bl	810457c <RCCEx_PLL3_Config>
 81033f6:	4603      	mov	r3, r0
 81033f8:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81033fa:	e005      	b.n	8103408 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81033fc:	2301      	movs	r3, #1
 81033fe:	75fb      	strb	r3, [r7, #23]
      break;
 8103400:	e002      	b.n	8103408 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8103402:	bf00      	nop
 8103404:	e000      	b.n	8103408 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8103406:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103408:	7dfb      	ldrb	r3, [r7, #23]
 810340a:	2b00      	cmp	r3, #0
 810340c:	d109      	bne.n	8103422 <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 810340e:	4b7c      	ldr	r3, [pc, #496]	; (8103600 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103410:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103412:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8103416:	687b      	ldr	r3, [r7, #4]
 8103418:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810341a:	4979      	ldr	r1, [pc, #484]	; (8103600 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 810341c:	4313      	orrs	r3, r2
 810341e:	650b      	str	r3, [r1, #80]	; 0x50
 8103420:	e001      	b.n	8103426 <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103422:	7dfb      	ldrb	r3, [r7, #23]
 8103424:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8103426:	687b      	ldr	r3, [r7, #4]
 8103428:	681b      	ldr	r3, [r3, #0]
 810342a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 810342e:	2b00      	cmp	r3, #0
 8103430:	d049      	beq.n	81034c6 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8103432:	687b      	ldr	r3, [r7, #4]
 8103434:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8103436:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 810343a:	d02e      	beq.n	810349a <HAL_RCCEx_PeriphCLKConfig+0x47e>
 810343c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8103440:	d828      	bhi.n	8103494 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8103442:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8103446:	d02a      	beq.n	810349e <HAL_RCCEx_PeriphCLKConfig+0x482>
 8103448:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 810344c:	d822      	bhi.n	8103494 <HAL_RCCEx_PeriphCLKConfig+0x478>
 810344e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8103452:	d026      	beq.n	81034a2 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8103454:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8103458:	d81c      	bhi.n	8103494 <HAL_RCCEx_PeriphCLKConfig+0x478>
 810345a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810345e:	d010      	beq.n	8103482 <HAL_RCCEx_PeriphCLKConfig+0x466>
 8103460:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8103464:	d816      	bhi.n	8103494 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8103466:	2b00      	cmp	r3, #0
 8103468:	d01d      	beq.n	81034a6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
 810346a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810346e:	d111      	bne.n	8103494 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8103470:	687b      	ldr	r3, [r7, #4]
 8103472:	3304      	adds	r3, #4
 8103474:	2101      	movs	r1, #1
 8103476:	4618      	mov	r0, r3
 8103478:	f000 ffce 	bl	8104418 <RCCEx_PLL2_Config>
 810347c:	4603      	mov	r3, r0
 810347e:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8103480:	e012      	b.n	81034a8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8103482:	687b      	ldr	r3, [r7, #4]
 8103484:	3324      	adds	r3, #36	; 0x24
 8103486:	2101      	movs	r1, #1
 8103488:	4618      	mov	r0, r3
 810348a:	f001 f877 	bl	810457c <RCCEx_PLL3_Config>
 810348e:	4603      	mov	r3, r0
 8103490:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8103492:	e009      	b.n	81034a8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103494:	2301      	movs	r3, #1
 8103496:	75fb      	strb	r3, [r7, #23]
      break;
 8103498:	e006      	b.n	81034a8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 810349a:	bf00      	nop
 810349c:	e004      	b.n	81034a8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 810349e:	bf00      	nop
 81034a0:	e002      	b.n	81034a8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 81034a2:	bf00      	nop
 81034a4:	e000      	b.n	81034a8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 81034a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 81034a8:	7dfb      	ldrb	r3, [r7, #23]
 81034aa:	2b00      	cmp	r3, #0
 81034ac:	d109      	bne.n	81034c2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 81034ae:	4b54      	ldr	r3, [pc, #336]	; (8103600 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81034b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81034b2:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 81034b6:	687b      	ldr	r3, [r7, #4]
 81034b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81034ba:	4951      	ldr	r1, [pc, #324]	; (8103600 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81034bc:	4313      	orrs	r3, r2
 81034be:	650b      	str	r3, [r1, #80]	; 0x50
 81034c0:	e001      	b.n	81034c6 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81034c2:	7dfb      	ldrb	r3, [r7, #23]
 81034c4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 81034c6:	687b      	ldr	r3, [r7, #4]
 81034c8:	681b      	ldr	r3, [r3, #0]
 81034ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81034ce:	2b00      	cmp	r3, #0
 81034d0:	d04b      	beq.n	810356a <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 81034d2:	687b      	ldr	r3, [r7, #4]
 81034d4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 81034d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81034dc:	d02e      	beq.n	810353c <HAL_RCCEx_PeriphCLKConfig+0x520>
 81034de:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81034e2:	d828      	bhi.n	8103536 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 81034e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81034e8:	d02a      	beq.n	8103540 <HAL_RCCEx_PeriphCLKConfig+0x524>
 81034ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81034ee:	d822      	bhi.n	8103536 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 81034f0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81034f4:	d026      	beq.n	8103544 <HAL_RCCEx_PeriphCLKConfig+0x528>
 81034f6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81034fa:	d81c      	bhi.n	8103536 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 81034fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8103500:	d010      	beq.n	8103524 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8103502:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8103506:	d816      	bhi.n	8103536 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8103508:	2b00      	cmp	r3, #0
 810350a:	d01d      	beq.n	8103548 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 810350c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8103510:	d111      	bne.n	8103536 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8103512:	687b      	ldr	r3, [r7, #4]
 8103514:	3304      	adds	r3, #4
 8103516:	2101      	movs	r1, #1
 8103518:	4618      	mov	r0, r3
 810351a:	f000 ff7d 	bl	8104418 <RCCEx_PLL2_Config>
 810351e:	4603      	mov	r3, r0
 8103520:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8103522:	e012      	b.n	810354a <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8103524:	687b      	ldr	r3, [r7, #4]
 8103526:	3324      	adds	r3, #36	; 0x24
 8103528:	2101      	movs	r1, #1
 810352a:	4618      	mov	r0, r3
 810352c:	f001 f826 	bl	810457c <RCCEx_PLL3_Config>
 8103530:	4603      	mov	r3, r0
 8103532:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8103534:	e009      	b.n	810354a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8103536:	2301      	movs	r3, #1
 8103538:	75fb      	strb	r3, [r7, #23]
      break;
 810353a:	e006      	b.n	810354a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 810353c:	bf00      	nop
 810353e:	e004      	b.n	810354a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8103540:	bf00      	nop
 8103542:	e002      	b.n	810354a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8103544:	bf00      	nop
 8103546:	e000      	b.n	810354a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8103548:	bf00      	nop
    }

    if(ret == HAL_OK)
 810354a:	7dfb      	ldrb	r3, [r7, #23]
 810354c:	2b00      	cmp	r3, #0
 810354e:	d10a      	bne.n	8103566 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8103550:	4b2b      	ldr	r3, [pc, #172]	; (8103600 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103552:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103554:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8103558:	687b      	ldr	r3, [r7, #4]
 810355a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 810355e:	4928      	ldr	r1, [pc, #160]	; (8103600 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103560:	4313      	orrs	r3, r2
 8103562:	658b      	str	r3, [r1, #88]	; 0x58
 8103564:	e001      	b.n	810356a <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103566:	7dfb      	ldrb	r3, [r7, #23]
 8103568:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 810356a:	687b      	ldr	r3, [r7, #4]
 810356c:	681b      	ldr	r3, [r3, #0]
 810356e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8103572:	2b00      	cmp	r3, #0
 8103574:	d02f      	beq.n	81035d6 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8103576:	687b      	ldr	r3, [r7, #4]
 8103578:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810357a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810357e:	d00e      	beq.n	810359e <HAL_RCCEx_PeriphCLKConfig+0x582>
 8103580:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8103584:	d814      	bhi.n	81035b0 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8103586:	2b00      	cmp	r3, #0
 8103588:	d015      	beq.n	81035b6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 810358a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810358e:	d10f      	bne.n	81035b0 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103590:	4b1b      	ldr	r3, [pc, #108]	; (8103600 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103594:	4a1a      	ldr	r2, [pc, #104]	; (8103600 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103596:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810359a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 810359c:	e00c      	b.n	81035b8 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 810359e:	687b      	ldr	r3, [r7, #4]
 81035a0:	3304      	adds	r3, #4
 81035a2:	2101      	movs	r1, #1
 81035a4:	4618      	mov	r0, r3
 81035a6:	f000 ff37 	bl	8104418 <RCCEx_PLL2_Config>
 81035aa:	4603      	mov	r3, r0
 81035ac:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 81035ae:	e003      	b.n	81035b8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81035b0:	2301      	movs	r3, #1
 81035b2:	75fb      	strb	r3, [r7, #23]
      break;
 81035b4:	e000      	b.n	81035b8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 81035b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 81035b8:	7dfb      	ldrb	r3, [r7, #23]
 81035ba:	2b00      	cmp	r3, #0
 81035bc:	d109      	bne.n	81035d2 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 81035be:	4b10      	ldr	r3, [pc, #64]	; (8103600 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81035c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81035c2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 81035c6:	687b      	ldr	r3, [r7, #4]
 81035c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81035ca:	490d      	ldr	r1, [pc, #52]	; (8103600 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81035cc:	4313      	orrs	r3, r2
 81035ce:	650b      	str	r3, [r1, #80]	; 0x50
 81035d0:	e001      	b.n	81035d6 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81035d2:	7dfb      	ldrb	r3, [r7, #23]
 81035d4:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 81035d6:	687b      	ldr	r3, [r7, #4]
 81035d8:	681b      	ldr	r3, [r3, #0]
 81035da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 81035de:	2b00      	cmp	r3, #0
 81035e0:	d033      	beq.n	810364a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 81035e2:	687b      	ldr	r3, [r7, #4]
 81035e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81035e6:	2b03      	cmp	r3, #3
 81035e8:	d81c      	bhi.n	8103624 <HAL_RCCEx_PeriphCLKConfig+0x608>
 81035ea:	a201      	add	r2, pc, #4	; (adr r2, 81035f0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 81035ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81035f0:	0810362b 	.word	0x0810362b
 81035f4:	08103605 	.word	0x08103605
 81035f8:	08103613 	.word	0x08103613
 81035fc:	0810362b 	.word	0x0810362b
 8103600:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103604:	4bb9      	ldr	r3, [pc, #740]	; (81038ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103608:	4ab8      	ldr	r2, [pc, #736]	; (81038ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810360a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810360e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8103610:	e00c      	b.n	810362c <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8103612:	687b      	ldr	r3, [r7, #4]
 8103614:	3304      	adds	r3, #4
 8103616:	2102      	movs	r1, #2
 8103618:	4618      	mov	r0, r3
 810361a:	f000 fefd 	bl	8104418 <RCCEx_PLL2_Config>
 810361e:	4603      	mov	r3, r0
 8103620:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8103622:	e003      	b.n	810362c <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8103624:	2301      	movs	r3, #1
 8103626:	75fb      	strb	r3, [r7, #23]
      break;
 8103628:	e000      	b.n	810362c <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 810362a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810362c:	7dfb      	ldrb	r3, [r7, #23]
 810362e:	2b00      	cmp	r3, #0
 8103630:	d109      	bne.n	8103646 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8103632:	4bae      	ldr	r3, [pc, #696]	; (81038ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103634:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103636:	f023 0203 	bic.w	r2, r3, #3
 810363a:	687b      	ldr	r3, [r7, #4]
 810363c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810363e:	49ab      	ldr	r1, [pc, #684]	; (81038ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103640:	4313      	orrs	r3, r2
 8103642:	64cb      	str	r3, [r1, #76]	; 0x4c
 8103644:	e001      	b.n	810364a <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103646:	7dfb      	ldrb	r3, [r7, #23]
 8103648:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 810364a:	687b      	ldr	r3, [r7, #4]
 810364c:	681b      	ldr	r3, [r3, #0]
 810364e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8103652:	2b00      	cmp	r3, #0
 8103654:	f000 8088 	beq.w	8103768 <HAL_RCCEx_PeriphCLKConfig+0x74c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8103658:	4ba5      	ldr	r3, [pc, #660]	; (81038f0 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 810365a:	681b      	ldr	r3, [r3, #0]
 810365c:	4aa4      	ldr	r2, [pc, #656]	; (81038f0 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 810365e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8103662:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8103664:	f7fe ff30 	bl	81024c8 <HAL_GetTick>
 8103668:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 810366a:	e009      	b.n	8103680 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 810366c:	f7fe ff2c 	bl	81024c8 <HAL_GetTick>
 8103670:	4602      	mov	r2, r0
 8103672:	693b      	ldr	r3, [r7, #16]
 8103674:	1ad3      	subs	r3, r2, r3
 8103676:	2b64      	cmp	r3, #100	; 0x64
 8103678:	d902      	bls.n	8103680 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 810367a:	2303      	movs	r3, #3
 810367c:	75fb      	strb	r3, [r7, #23]
        break;
 810367e:	e005      	b.n	810368c <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8103680:	4b9b      	ldr	r3, [pc, #620]	; (81038f0 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8103682:	681b      	ldr	r3, [r3, #0]
 8103684:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8103688:	2b00      	cmp	r3, #0
 810368a:	d0ef      	beq.n	810366c <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 810368c:	7dfb      	ldrb	r3, [r7, #23]
 810368e:	2b00      	cmp	r3, #0
 8103690:	d168      	bne.n	8103764 <HAL_RCCEx_PeriphCLKConfig+0x748>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8103692:	4b96      	ldr	r3, [pc, #600]	; (81038ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103694:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8103696:	687b      	ldr	r3, [r7, #4]
 8103698:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 810369c:	4053      	eors	r3, r2
 810369e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81036a2:	2b00      	cmp	r3, #0
 81036a4:	d013      	beq.n	81036ce <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 81036a6:	4b91      	ldr	r3, [pc, #580]	; (81038ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81036a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81036aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 81036ae:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 81036b0:	4b8e      	ldr	r3, [pc, #568]	; (81038ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81036b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81036b4:	4a8d      	ldr	r2, [pc, #564]	; (81038ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81036b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 81036ba:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 81036bc:	4b8b      	ldr	r3, [pc, #556]	; (81038ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81036be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81036c0:	4a8a      	ldr	r2, [pc, #552]	; (81038ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81036c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 81036c6:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 81036c8:	4a88      	ldr	r2, [pc, #544]	; (81038ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81036ca:	68fb      	ldr	r3, [r7, #12]
 81036cc:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 81036ce:	687b      	ldr	r3, [r7, #4]
 81036d0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81036d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81036d8:	d115      	bne.n	8103706 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 81036da:	f7fe fef5 	bl	81024c8 <HAL_GetTick>
 81036de:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81036e0:	e00b      	b.n	81036fa <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 81036e2:	f7fe fef1 	bl	81024c8 <HAL_GetTick>
 81036e6:	4602      	mov	r2, r0
 81036e8:	693b      	ldr	r3, [r7, #16]
 81036ea:	1ad3      	subs	r3, r2, r3
 81036ec:	f241 3288 	movw	r2, #5000	; 0x1388
 81036f0:	4293      	cmp	r3, r2
 81036f2:	d902      	bls.n	81036fa <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 81036f4:	2303      	movs	r3, #3
 81036f6:	75fb      	strb	r3, [r7, #23]
            break;
 81036f8:	e005      	b.n	8103706 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81036fa:	4b7c      	ldr	r3, [pc, #496]	; (81038ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81036fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81036fe:	f003 0302 	and.w	r3, r3, #2
 8103702:	2b00      	cmp	r3, #0
 8103704:	d0ed      	beq.n	81036e2 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8103706:	7dfb      	ldrb	r3, [r7, #23]
 8103708:	2b00      	cmp	r3, #0
 810370a:	d128      	bne.n	810375e <HAL_RCCEx_PeriphCLKConfig+0x742>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 810370c:	687b      	ldr	r3, [r7, #4]
 810370e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8103712:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8103716:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810371a:	d10f      	bne.n	810373c <HAL_RCCEx_PeriphCLKConfig+0x720>
 810371c:	4b73      	ldr	r3, [pc, #460]	; (81038ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810371e:	691b      	ldr	r3, [r3, #16]
 8103720:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8103724:	687b      	ldr	r3, [r7, #4]
 8103726:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 810372a:	091b      	lsrs	r3, r3, #4
 810372c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8103730:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8103734:	496d      	ldr	r1, [pc, #436]	; (81038ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103736:	4313      	orrs	r3, r2
 8103738:	610b      	str	r3, [r1, #16]
 810373a:	e005      	b.n	8103748 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 810373c:	4b6b      	ldr	r3, [pc, #428]	; (81038ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810373e:	691b      	ldr	r3, [r3, #16]
 8103740:	4a6a      	ldr	r2, [pc, #424]	; (81038ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103742:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8103746:	6113      	str	r3, [r2, #16]
 8103748:	4b68      	ldr	r3, [pc, #416]	; (81038ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810374a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 810374c:	687b      	ldr	r3, [r7, #4]
 810374e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8103752:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8103756:	4965      	ldr	r1, [pc, #404]	; (81038ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103758:	4313      	orrs	r3, r2
 810375a:	670b      	str	r3, [r1, #112]	; 0x70
 810375c:	e004      	b.n	8103768 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 810375e:	7dfb      	ldrb	r3, [r7, #23]
 8103760:	75bb      	strb	r3, [r7, #22]
 8103762:	e001      	b.n	8103768 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103764:	7dfb      	ldrb	r3, [r7, #23]
 8103766:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8103768:	687b      	ldr	r3, [r7, #4]
 810376a:	681b      	ldr	r3, [r3, #0]
 810376c:	f003 0301 	and.w	r3, r3, #1
 8103770:	2b00      	cmp	r3, #0
 8103772:	d07e      	beq.n	8103872 <HAL_RCCEx_PeriphCLKConfig+0x856>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8103774:	687b      	ldr	r3, [r7, #4]
 8103776:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8103778:	2b28      	cmp	r3, #40	; 0x28
 810377a:	d867      	bhi.n	810384c <HAL_RCCEx_PeriphCLKConfig+0x830>
 810377c:	a201      	add	r2, pc, #4	; (adr r2, 8103784 <HAL_RCCEx_PeriphCLKConfig+0x768>)
 810377e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103782:	bf00      	nop
 8103784:	08103853 	.word	0x08103853
 8103788:	0810384d 	.word	0x0810384d
 810378c:	0810384d 	.word	0x0810384d
 8103790:	0810384d 	.word	0x0810384d
 8103794:	0810384d 	.word	0x0810384d
 8103798:	0810384d 	.word	0x0810384d
 810379c:	0810384d 	.word	0x0810384d
 81037a0:	0810384d 	.word	0x0810384d
 81037a4:	08103829 	.word	0x08103829
 81037a8:	0810384d 	.word	0x0810384d
 81037ac:	0810384d 	.word	0x0810384d
 81037b0:	0810384d 	.word	0x0810384d
 81037b4:	0810384d 	.word	0x0810384d
 81037b8:	0810384d 	.word	0x0810384d
 81037bc:	0810384d 	.word	0x0810384d
 81037c0:	0810384d 	.word	0x0810384d
 81037c4:	0810383b 	.word	0x0810383b
 81037c8:	0810384d 	.word	0x0810384d
 81037cc:	0810384d 	.word	0x0810384d
 81037d0:	0810384d 	.word	0x0810384d
 81037d4:	0810384d 	.word	0x0810384d
 81037d8:	0810384d 	.word	0x0810384d
 81037dc:	0810384d 	.word	0x0810384d
 81037e0:	0810384d 	.word	0x0810384d
 81037e4:	08103853 	.word	0x08103853
 81037e8:	0810384d 	.word	0x0810384d
 81037ec:	0810384d 	.word	0x0810384d
 81037f0:	0810384d 	.word	0x0810384d
 81037f4:	0810384d 	.word	0x0810384d
 81037f8:	0810384d 	.word	0x0810384d
 81037fc:	0810384d 	.word	0x0810384d
 8103800:	0810384d 	.word	0x0810384d
 8103804:	08103853 	.word	0x08103853
 8103808:	0810384d 	.word	0x0810384d
 810380c:	0810384d 	.word	0x0810384d
 8103810:	0810384d 	.word	0x0810384d
 8103814:	0810384d 	.word	0x0810384d
 8103818:	0810384d 	.word	0x0810384d
 810381c:	0810384d 	.word	0x0810384d
 8103820:	0810384d 	.word	0x0810384d
 8103824:	08103853 	.word	0x08103853
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8103828:	687b      	ldr	r3, [r7, #4]
 810382a:	3304      	adds	r3, #4
 810382c:	2101      	movs	r1, #1
 810382e:	4618      	mov	r0, r3
 8103830:	f000 fdf2 	bl	8104418 <RCCEx_PLL2_Config>
 8103834:	4603      	mov	r3, r0
 8103836:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8103838:	e00c      	b.n	8103854 <HAL_RCCEx_PeriphCLKConfig+0x838>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810383a:	687b      	ldr	r3, [r7, #4]
 810383c:	3324      	adds	r3, #36	; 0x24
 810383e:	2101      	movs	r1, #1
 8103840:	4618      	mov	r0, r3
 8103842:	f000 fe9b 	bl	810457c <RCCEx_PLL3_Config>
 8103846:	4603      	mov	r3, r0
 8103848:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 810384a:	e003      	b.n	8103854 <HAL_RCCEx_PeriphCLKConfig+0x838>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810384c:	2301      	movs	r3, #1
 810384e:	75fb      	strb	r3, [r7, #23]
      break;
 8103850:	e000      	b.n	8103854 <HAL_RCCEx_PeriphCLKConfig+0x838>
      break;
 8103852:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103854:	7dfb      	ldrb	r3, [r7, #23]
 8103856:	2b00      	cmp	r3, #0
 8103858:	d109      	bne.n	810386e <HAL_RCCEx_PeriphCLKConfig+0x852>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 810385a:	4b24      	ldr	r3, [pc, #144]	; (81038ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810385c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810385e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8103862:	687b      	ldr	r3, [r7, #4]
 8103864:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8103866:	4921      	ldr	r1, [pc, #132]	; (81038ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103868:	4313      	orrs	r3, r2
 810386a:	654b      	str	r3, [r1, #84]	; 0x54
 810386c:	e001      	b.n	8103872 <HAL_RCCEx_PeriphCLKConfig+0x856>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810386e:	7dfb      	ldrb	r3, [r7, #23]
 8103870:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8103872:	687b      	ldr	r3, [r7, #4]
 8103874:	681b      	ldr	r3, [r3, #0]
 8103876:	f003 0302 	and.w	r3, r3, #2
 810387a:	2b00      	cmp	r3, #0
 810387c:	d03c      	beq.n	81038f8 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 810387e:	687b      	ldr	r3, [r7, #4]
 8103880:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8103882:	2b05      	cmp	r3, #5
 8103884:	d820      	bhi.n	81038c8 <HAL_RCCEx_PeriphCLKConfig+0x8ac>
 8103886:	a201      	add	r2, pc, #4	; (adr r2, 810388c <HAL_RCCEx_PeriphCLKConfig+0x870>)
 8103888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810388c:	081038cf 	.word	0x081038cf
 8103890:	081038a5 	.word	0x081038a5
 8103894:	081038b7 	.word	0x081038b7
 8103898:	081038cf 	.word	0x081038cf
 810389c:	081038cf 	.word	0x081038cf
 81038a0:	081038cf 	.word	0x081038cf
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81038a4:	687b      	ldr	r3, [r7, #4]
 81038a6:	3304      	adds	r3, #4
 81038a8:	2101      	movs	r1, #1
 81038aa:	4618      	mov	r0, r3
 81038ac:	f000 fdb4 	bl	8104418 <RCCEx_PLL2_Config>
 81038b0:	4603      	mov	r3, r0
 81038b2:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 81038b4:	e00c      	b.n	81038d0 <HAL_RCCEx_PeriphCLKConfig+0x8b4>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81038b6:	687b      	ldr	r3, [r7, #4]
 81038b8:	3324      	adds	r3, #36	; 0x24
 81038ba:	2101      	movs	r1, #1
 81038bc:	4618      	mov	r0, r3
 81038be:	f000 fe5d 	bl	810457c <RCCEx_PLL3_Config>
 81038c2:	4603      	mov	r3, r0
 81038c4:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 81038c6:	e003      	b.n	81038d0 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81038c8:	2301      	movs	r3, #1
 81038ca:	75fb      	strb	r3, [r7, #23]
      break;
 81038cc:	e000      	b.n	81038d0 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
      break;
 81038ce:	bf00      	nop
    }

    if(ret == HAL_OK)
 81038d0:	7dfb      	ldrb	r3, [r7, #23]
 81038d2:	2b00      	cmp	r3, #0
 81038d4:	d10e      	bne.n	81038f4 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 81038d6:	4b05      	ldr	r3, [pc, #20]	; (81038ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81038d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81038da:	f023 0207 	bic.w	r2, r3, #7
 81038de:	687b      	ldr	r3, [r7, #4]
 81038e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 81038e2:	4902      	ldr	r1, [pc, #8]	; (81038ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81038e4:	4313      	orrs	r3, r2
 81038e6:	654b      	str	r3, [r1, #84]	; 0x54
 81038e8:	e006      	b.n	81038f8 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 81038ea:	bf00      	nop
 81038ec:	58024400 	.word	0x58024400
 81038f0:	58024800 	.word	0x58024800
    }
    else
    {
      /* set overall return value */
      status = ret;
 81038f4:	7dfb      	ldrb	r3, [r7, #23]
 81038f6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 81038f8:	687b      	ldr	r3, [r7, #4]
 81038fa:	681b      	ldr	r3, [r3, #0]
 81038fc:	f003 0304 	and.w	r3, r3, #4
 8103900:	2b00      	cmp	r3, #0
 8103902:	d039      	beq.n	8103978 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8103904:	687b      	ldr	r3, [r7, #4]
 8103906:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 810390a:	2b05      	cmp	r3, #5
 810390c:	d820      	bhi.n	8103950 <HAL_RCCEx_PeriphCLKConfig+0x934>
 810390e:	a201      	add	r2, pc, #4	; (adr r2, 8103914 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8103910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103914:	08103957 	.word	0x08103957
 8103918:	0810392d 	.word	0x0810392d
 810391c:	0810393f 	.word	0x0810393f
 8103920:	08103957 	.word	0x08103957
 8103924:	08103957 	.word	0x08103957
 8103928:	08103957 	.word	0x08103957
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 810392c:	687b      	ldr	r3, [r7, #4]
 810392e:	3304      	adds	r3, #4
 8103930:	2101      	movs	r1, #1
 8103932:	4618      	mov	r0, r3
 8103934:	f000 fd70 	bl	8104418 <RCCEx_PLL2_Config>
 8103938:	4603      	mov	r3, r0
 810393a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 810393c:	e00c      	b.n	8103958 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810393e:	687b      	ldr	r3, [r7, #4]
 8103940:	3324      	adds	r3, #36	; 0x24
 8103942:	2101      	movs	r1, #1
 8103944:	4618      	mov	r0, r3
 8103946:	f000 fe19 	bl	810457c <RCCEx_PLL3_Config>
 810394a:	4603      	mov	r3, r0
 810394c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 810394e:	e003      	b.n	8103958 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103950:	2301      	movs	r3, #1
 8103952:	75fb      	strb	r3, [r7, #23]
      break;
 8103954:	e000      	b.n	8103958 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8103956:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103958:	7dfb      	ldrb	r3, [r7, #23]
 810395a:	2b00      	cmp	r3, #0
 810395c:	d10a      	bne.n	8103974 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 810395e:	4bb7      	ldr	r3, [pc, #732]	; (8103c3c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103962:	f023 0207 	bic.w	r2, r3, #7
 8103966:	687b      	ldr	r3, [r7, #4]
 8103968:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 810396c:	49b3      	ldr	r1, [pc, #716]	; (8103c3c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 810396e:	4313      	orrs	r3, r2
 8103970:	658b      	str	r3, [r1, #88]	; 0x58
 8103972:	e001      	b.n	8103978 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103974:	7dfb      	ldrb	r3, [r7, #23]
 8103976:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8103978:	687b      	ldr	r3, [r7, #4]
 810397a:	681b      	ldr	r3, [r3, #0]
 810397c:	f003 0320 	and.w	r3, r3, #32
 8103980:	2b00      	cmp	r3, #0
 8103982:	d04b      	beq.n	8103a1c <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8103984:	687b      	ldr	r3, [r7, #4]
 8103986:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 810398a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 810398e:	d02e      	beq.n	81039ee <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8103990:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8103994:	d828      	bhi.n	81039e8 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8103996:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810399a:	d02a      	beq.n	81039f2 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 810399c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81039a0:	d822      	bhi.n	81039e8 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 81039a2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81039a6:	d026      	beq.n	81039f6 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 81039a8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81039ac:	d81c      	bhi.n	81039e8 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 81039ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81039b2:	d010      	beq.n	81039d6 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 81039b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81039b8:	d816      	bhi.n	81039e8 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 81039ba:	2b00      	cmp	r3, #0
 81039bc:	d01d      	beq.n	81039fa <HAL_RCCEx_PeriphCLKConfig+0x9de>
 81039be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81039c2:	d111      	bne.n	81039e8 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81039c4:	687b      	ldr	r3, [r7, #4]
 81039c6:	3304      	adds	r3, #4
 81039c8:	2100      	movs	r1, #0
 81039ca:	4618      	mov	r0, r3
 81039cc:	f000 fd24 	bl	8104418 <RCCEx_PLL2_Config>
 81039d0:	4603      	mov	r3, r0
 81039d2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 81039d4:	e012      	b.n	81039fc <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81039d6:	687b      	ldr	r3, [r7, #4]
 81039d8:	3324      	adds	r3, #36	; 0x24
 81039da:	2102      	movs	r1, #2
 81039dc:	4618      	mov	r0, r3
 81039de:	f000 fdcd 	bl	810457c <RCCEx_PLL3_Config>
 81039e2:	4603      	mov	r3, r0
 81039e4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 81039e6:	e009      	b.n	81039fc <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81039e8:	2301      	movs	r3, #1
 81039ea:	75fb      	strb	r3, [r7, #23]
      break;
 81039ec:	e006      	b.n	81039fc <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 81039ee:	bf00      	nop
 81039f0:	e004      	b.n	81039fc <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 81039f2:	bf00      	nop
 81039f4:	e002      	b.n	81039fc <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 81039f6:	bf00      	nop
 81039f8:	e000      	b.n	81039fc <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 81039fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 81039fc:	7dfb      	ldrb	r3, [r7, #23]
 81039fe:	2b00      	cmp	r3, #0
 8103a00:	d10a      	bne.n	8103a18 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8103a02:	4b8e      	ldr	r3, [pc, #568]	; (8103c3c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103a04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103a06:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8103a0a:	687b      	ldr	r3, [r7, #4]
 8103a0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8103a10:	498a      	ldr	r1, [pc, #552]	; (8103c3c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103a12:	4313      	orrs	r3, r2
 8103a14:	654b      	str	r3, [r1, #84]	; 0x54
 8103a16:	e001      	b.n	8103a1c <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103a18:	7dfb      	ldrb	r3, [r7, #23]
 8103a1a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8103a1c:	687b      	ldr	r3, [r7, #4]
 8103a1e:	681b      	ldr	r3, [r3, #0]
 8103a20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8103a24:	2b00      	cmp	r3, #0
 8103a26:	d04b      	beq.n	8103ac0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8103a28:	687b      	ldr	r3, [r7, #4]
 8103a2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8103a2e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8103a32:	d02e      	beq.n	8103a92 <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8103a34:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8103a38:	d828      	bhi.n	8103a8c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8103a3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8103a3e:	d02a      	beq.n	8103a96 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8103a40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8103a44:	d822      	bhi.n	8103a8c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8103a46:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8103a4a:	d026      	beq.n	8103a9a <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8103a4c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8103a50:	d81c      	bhi.n	8103a8c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8103a52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8103a56:	d010      	beq.n	8103a7a <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8103a58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8103a5c:	d816      	bhi.n	8103a8c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8103a5e:	2b00      	cmp	r3, #0
 8103a60:	d01d      	beq.n	8103a9e <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8103a62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8103a66:	d111      	bne.n	8103a8c <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103a68:	687b      	ldr	r3, [r7, #4]
 8103a6a:	3304      	adds	r3, #4
 8103a6c:	2100      	movs	r1, #0
 8103a6e:	4618      	mov	r0, r3
 8103a70:	f000 fcd2 	bl	8104418 <RCCEx_PLL2_Config>
 8103a74:	4603      	mov	r3, r0
 8103a76:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8103a78:	e012      	b.n	8103aa0 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8103a7a:	687b      	ldr	r3, [r7, #4]
 8103a7c:	3324      	adds	r3, #36	; 0x24
 8103a7e:	2102      	movs	r1, #2
 8103a80:	4618      	mov	r0, r3
 8103a82:	f000 fd7b 	bl	810457c <RCCEx_PLL3_Config>
 8103a86:	4603      	mov	r3, r0
 8103a88:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8103a8a:	e009      	b.n	8103aa0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103a8c:	2301      	movs	r3, #1
 8103a8e:	75fb      	strb	r3, [r7, #23]
      break;
 8103a90:	e006      	b.n	8103aa0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8103a92:	bf00      	nop
 8103a94:	e004      	b.n	8103aa0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8103a96:	bf00      	nop
 8103a98:	e002      	b.n	8103aa0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8103a9a:	bf00      	nop
 8103a9c:	e000      	b.n	8103aa0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8103a9e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103aa0:	7dfb      	ldrb	r3, [r7, #23]
 8103aa2:	2b00      	cmp	r3, #0
 8103aa4:	d10a      	bne.n	8103abc <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8103aa6:	4b65      	ldr	r3, [pc, #404]	; (8103c3c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103aa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103aaa:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8103aae:	687b      	ldr	r3, [r7, #4]
 8103ab0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8103ab4:	4961      	ldr	r1, [pc, #388]	; (8103c3c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103ab6:	4313      	orrs	r3, r2
 8103ab8:	658b      	str	r3, [r1, #88]	; 0x58
 8103aba:	e001      	b.n	8103ac0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103abc:	7dfb      	ldrb	r3, [r7, #23]
 8103abe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8103ac0:	687b      	ldr	r3, [r7, #4]
 8103ac2:	681b      	ldr	r3, [r3, #0]
 8103ac4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8103ac8:	2b00      	cmp	r3, #0
 8103aca:	d04b      	beq.n	8103b64 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8103acc:	687b      	ldr	r3, [r7, #4]
 8103ace:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8103ad2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8103ad6:	d02e      	beq.n	8103b36 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8103ad8:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8103adc:	d828      	bhi.n	8103b30 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8103ade:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8103ae2:	d02a      	beq.n	8103b3a <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 8103ae4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8103ae8:	d822      	bhi.n	8103b30 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8103aea:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8103aee:	d026      	beq.n	8103b3e <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8103af0:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8103af4:	d81c      	bhi.n	8103b30 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8103af6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8103afa:	d010      	beq.n	8103b1e <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8103afc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8103b00:	d816      	bhi.n	8103b30 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8103b02:	2b00      	cmp	r3, #0
 8103b04:	d01d      	beq.n	8103b42 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8103b06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8103b0a:	d111      	bne.n	8103b30 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103b0c:	687b      	ldr	r3, [r7, #4]
 8103b0e:	3304      	adds	r3, #4
 8103b10:	2100      	movs	r1, #0
 8103b12:	4618      	mov	r0, r3
 8103b14:	f000 fc80 	bl	8104418 <RCCEx_PLL2_Config>
 8103b18:	4603      	mov	r3, r0
 8103b1a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8103b1c:	e012      	b.n	8103b44 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8103b1e:	687b      	ldr	r3, [r7, #4]
 8103b20:	3324      	adds	r3, #36	; 0x24
 8103b22:	2102      	movs	r1, #2
 8103b24:	4618      	mov	r0, r3
 8103b26:	f000 fd29 	bl	810457c <RCCEx_PLL3_Config>
 8103b2a:	4603      	mov	r3, r0
 8103b2c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8103b2e:	e009      	b.n	8103b44 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103b30:	2301      	movs	r3, #1
 8103b32:	75fb      	strb	r3, [r7, #23]
      break;
 8103b34:	e006      	b.n	8103b44 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8103b36:	bf00      	nop
 8103b38:	e004      	b.n	8103b44 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8103b3a:	bf00      	nop
 8103b3c:	e002      	b.n	8103b44 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8103b3e:	bf00      	nop
 8103b40:	e000      	b.n	8103b44 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8103b42:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103b44:	7dfb      	ldrb	r3, [r7, #23]
 8103b46:	2b00      	cmp	r3, #0
 8103b48:	d10a      	bne.n	8103b60 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8103b4a:	4b3c      	ldr	r3, [pc, #240]	; (8103c3c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103b4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103b4e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8103b52:	687b      	ldr	r3, [r7, #4]
 8103b54:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8103b58:	4938      	ldr	r1, [pc, #224]	; (8103c3c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103b5a:	4313      	orrs	r3, r2
 8103b5c:	658b      	str	r3, [r1, #88]	; 0x58
 8103b5e:	e001      	b.n	8103b64 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103b60:	7dfb      	ldrb	r3, [r7, #23]
 8103b62:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8103b64:	687b      	ldr	r3, [r7, #4]
 8103b66:	681b      	ldr	r3, [r3, #0]
 8103b68:	f003 0308 	and.w	r3, r3, #8
 8103b6c:	2b00      	cmp	r3, #0
 8103b6e:	d01a      	beq.n	8103ba6 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8103b70:	687b      	ldr	r3, [r7, #4]
 8103b72:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8103b76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8103b7a:	d10a      	bne.n	8103b92 <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8103b7c:	687b      	ldr	r3, [r7, #4]
 8103b7e:	3324      	adds	r3, #36	; 0x24
 8103b80:	2102      	movs	r1, #2
 8103b82:	4618      	mov	r0, r3
 8103b84:	f000 fcfa 	bl	810457c <RCCEx_PLL3_Config>
 8103b88:	4603      	mov	r3, r0
 8103b8a:	2b00      	cmp	r3, #0
 8103b8c:	d001      	beq.n	8103b92 <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 8103b8e:	2301      	movs	r3, #1
 8103b90:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8103b92:	4b2a      	ldr	r3, [pc, #168]	; (8103c3c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103b94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103b96:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8103b9a:	687b      	ldr	r3, [r7, #4]
 8103b9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8103ba0:	4926      	ldr	r1, [pc, #152]	; (8103c3c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103ba2:	4313      	orrs	r3, r2
 8103ba4:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8103ba6:	687b      	ldr	r3, [r7, #4]
 8103ba8:	681b      	ldr	r3, [r3, #0]
 8103baa:	f003 0310 	and.w	r3, r3, #16
 8103bae:	2b00      	cmp	r3, #0
 8103bb0:	d01a      	beq.n	8103be8 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8103bb2:	687b      	ldr	r3, [r7, #4]
 8103bb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8103bb8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8103bbc:	d10a      	bne.n	8103bd4 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8103bbe:	687b      	ldr	r3, [r7, #4]
 8103bc0:	3324      	adds	r3, #36	; 0x24
 8103bc2:	2102      	movs	r1, #2
 8103bc4:	4618      	mov	r0, r3
 8103bc6:	f000 fcd9 	bl	810457c <RCCEx_PLL3_Config>
 8103bca:	4603      	mov	r3, r0
 8103bcc:	2b00      	cmp	r3, #0
 8103bce:	d001      	beq.n	8103bd4 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8103bd0:	2301      	movs	r3, #1
 8103bd2:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8103bd4:	4b19      	ldr	r3, [pc, #100]	; (8103c3c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103bd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103bd8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8103bdc:	687b      	ldr	r3, [r7, #4]
 8103bde:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8103be2:	4916      	ldr	r1, [pc, #88]	; (8103c3c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103be4:	4313      	orrs	r3, r2
 8103be6:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8103be8:	687b      	ldr	r3, [r7, #4]
 8103bea:	681b      	ldr	r3, [r3, #0]
 8103bec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8103bf0:	2b00      	cmp	r3, #0
 8103bf2:	d036      	beq.n	8103c62 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8103bf4:	687b      	ldr	r3, [r7, #4]
 8103bf6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8103bfa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8103bfe:	d01f      	beq.n	8103c40 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8103c00:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8103c04:	d817      	bhi.n	8103c36 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 8103c06:	2b00      	cmp	r3, #0
 8103c08:	d003      	beq.n	8103c12 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8103c0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8103c0e:	d009      	beq.n	8103c24 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8103c10:	e011      	b.n	8103c36 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103c12:	687b      	ldr	r3, [r7, #4]
 8103c14:	3304      	adds	r3, #4
 8103c16:	2100      	movs	r1, #0
 8103c18:	4618      	mov	r0, r3
 8103c1a:	f000 fbfd 	bl	8104418 <RCCEx_PLL2_Config>
 8103c1e:	4603      	mov	r3, r0
 8103c20:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8103c22:	e00e      	b.n	8103c42 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8103c24:	687b      	ldr	r3, [r7, #4]
 8103c26:	3324      	adds	r3, #36	; 0x24
 8103c28:	2102      	movs	r1, #2
 8103c2a:	4618      	mov	r0, r3
 8103c2c:	f000 fca6 	bl	810457c <RCCEx_PLL3_Config>
 8103c30:	4603      	mov	r3, r0
 8103c32:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8103c34:	e005      	b.n	8103c42 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103c36:	2301      	movs	r3, #1
 8103c38:	75fb      	strb	r3, [r7, #23]
      break;
 8103c3a:	e002      	b.n	8103c42 <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8103c3c:	58024400 	.word	0x58024400
      break;
 8103c40:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103c42:	7dfb      	ldrb	r3, [r7, #23]
 8103c44:	2b00      	cmp	r3, #0
 8103c46:	d10a      	bne.n	8103c5e <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8103c48:	4b93      	ldr	r3, [pc, #588]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103c4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103c4c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8103c50:	687b      	ldr	r3, [r7, #4]
 8103c52:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8103c56:	4990      	ldr	r1, [pc, #576]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103c58:	4313      	orrs	r3, r2
 8103c5a:	658b      	str	r3, [r1, #88]	; 0x58
 8103c5c:	e001      	b.n	8103c62 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103c5e:	7dfb      	ldrb	r3, [r7, #23]
 8103c60:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8103c62:	687b      	ldr	r3, [r7, #4]
 8103c64:	681b      	ldr	r3, [r3, #0]
 8103c66:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8103c6a:	2b00      	cmp	r3, #0
 8103c6c:	d033      	beq.n	8103cd6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8103c6e:	687b      	ldr	r3, [r7, #4]
 8103c70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103c74:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8103c78:	d01c      	beq.n	8103cb4 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 8103c7a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8103c7e:	d816      	bhi.n	8103cae <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8103c80:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8103c84:	d003      	beq.n	8103c8e <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8103c86:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103c8a:	d007      	beq.n	8103c9c <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8103c8c:	e00f      	b.n	8103cae <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103c8e:	4b82      	ldr	r3, [pc, #520]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103c90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103c92:	4a81      	ldr	r2, [pc, #516]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103c94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103c98:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8103c9a:	e00c      	b.n	8103cb6 <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8103c9c:	687b      	ldr	r3, [r7, #4]
 8103c9e:	3324      	adds	r3, #36	; 0x24
 8103ca0:	2101      	movs	r1, #1
 8103ca2:	4618      	mov	r0, r3
 8103ca4:	f000 fc6a 	bl	810457c <RCCEx_PLL3_Config>
 8103ca8:	4603      	mov	r3, r0
 8103caa:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8103cac:	e003      	b.n	8103cb6 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103cae:	2301      	movs	r3, #1
 8103cb0:	75fb      	strb	r3, [r7, #23]
      break;
 8103cb2:	e000      	b.n	8103cb6 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 8103cb4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103cb6:	7dfb      	ldrb	r3, [r7, #23]
 8103cb8:	2b00      	cmp	r3, #0
 8103cba:	d10a      	bne.n	8103cd2 <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8103cbc:	4b76      	ldr	r3, [pc, #472]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103cbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103cc0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8103cc4:	687b      	ldr	r3, [r7, #4]
 8103cc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103cca:	4973      	ldr	r1, [pc, #460]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103ccc:	4313      	orrs	r3, r2
 8103cce:	654b      	str	r3, [r1, #84]	; 0x54
 8103cd0:	e001      	b.n	8103cd6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103cd2:	7dfb      	ldrb	r3, [r7, #23]
 8103cd4:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8103cd6:	687b      	ldr	r3, [r7, #4]
 8103cd8:	681b      	ldr	r3, [r3, #0]
 8103cda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8103cde:	2b00      	cmp	r3, #0
 8103ce0:	d029      	beq.n	8103d36 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8103ce2:	687b      	ldr	r3, [r7, #4]
 8103ce4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103ce6:	2b00      	cmp	r3, #0
 8103ce8:	d003      	beq.n	8103cf2 <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8103cea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8103cee:	d007      	beq.n	8103d00 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8103cf0:	e00f      	b.n	8103d12 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103cf2:	4b69      	ldr	r3, [pc, #420]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103cf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103cf6:	4a68      	ldr	r2, [pc, #416]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103cf8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103cfc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8103cfe:	e00b      	b.n	8103d18 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8103d00:	687b      	ldr	r3, [r7, #4]
 8103d02:	3304      	adds	r3, #4
 8103d04:	2102      	movs	r1, #2
 8103d06:	4618      	mov	r0, r3
 8103d08:	f000 fb86 	bl	8104418 <RCCEx_PLL2_Config>
 8103d0c:	4603      	mov	r3, r0
 8103d0e:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8103d10:	e002      	b.n	8103d18 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8103d12:	2301      	movs	r3, #1
 8103d14:	75fb      	strb	r3, [r7, #23]
      break;
 8103d16:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103d18:	7dfb      	ldrb	r3, [r7, #23]
 8103d1a:	2b00      	cmp	r3, #0
 8103d1c:	d109      	bne.n	8103d32 <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8103d1e:	4b5e      	ldr	r3, [pc, #376]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103d20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103d22:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8103d26:	687b      	ldr	r3, [r7, #4]
 8103d28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103d2a:	495b      	ldr	r1, [pc, #364]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103d2c:	4313      	orrs	r3, r2
 8103d2e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8103d30:	e001      	b.n	8103d36 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103d32:	7dfb      	ldrb	r3, [r7, #23]
 8103d34:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8103d36:	687b      	ldr	r3, [r7, #4]
 8103d38:	681b      	ldr	r3, [r3, #0]
 8103d3a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8103d3e:	2b00      	cmp	r3, #0
 8103d40:	d00a      	beq.n	8103d58 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8103d42:	687b      	ldr	r3, [r7, #4]
 8103d44:	3324      	adds	r3, #36	; 0x24
 8103d46:	2102      	movs	r1, #2
 8103d48:	4618      	mov	r0, r3
 8103d4a:	f000 fc17 	bl	810457c <RCCEx_PLL3_Config>
 8103d4e:	4603      	mov	r3, r0
 8103d50:	2b00      	cmp	r3, #0
 8103d52:	d001      	beq.n	8103d58 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 8103d54:	2301      	movs	r3, #1
 8103d56:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8103d58:	687b      	ldr	r3, [r7, #4]
 8103d5a:	681b      	ldr	r3, [r3, #0]
 8103d5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8103d60:	2b00      	cmp	r3, #0
 8103d62:	d030      	beq.n	8103dc6 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 8103d64:	687b      	ldr	r3, [r7, #4]
 8103d66:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8103d68:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8103d6c:	d017      	beq.n	8103d9e <HAL_RCCEx_PeriphCLKConfig+0xd82>
 8103d6e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8103d72:	d811      	bhi.n	8103d98 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8103d74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8103d78:	d013      	beq.n	8103da2 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8103d7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8103d7e:	d80b      	bhi.n	8103d98 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8103d80:	2b00      	cmp	r3, #0
 8103d82:	d010      	beq.n	8103da6 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8103d84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8103d88:	d106      	bne.n	8103d98 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103d8a:	4b43      	ldr	r3, [pc, #268]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103d8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103d8e:	4a42      	ldr	r2, [pc, #264]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103d90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103d94:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8103d96:	e007      	b.n	8103da8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103d98:	2301      	movs	r3, #1
 8103d9a:	75fb      	strb	r3, [r7, #23]
      break;
 8103d9c:	e004      	b.n	8103da8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8103d9e:	bf00      	nop
 8103da0:	e002      	b.n	8103da8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8103da2:	bf00      	nop
 8103da4:	e000      	b.n	8103da8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8103da6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103da8:	7dfb      	ldrb	r3, [r7, #23]
 8103daa:	2b00      	cmp	r3, #0
 8103dac:	d109      	bne.n	8103dc2 <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8103dae:	4b3a      	ldr	r3, [pc, #232]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103db0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103db2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8103db6:	687b      	ldr	r3, [r7, #4]
 8103db8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8103dba:	4937      	ldr	r1, [pc, #220]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103dbc:	4313      	orrs	r3, r2
 8103dbe:	654b      	str	r3, [r1, #84]	; 0x54
 8103dc0:	e001      	b.n	8103dc6 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103dc2:	7dfb      	ldrb	r3, [r7, #23]
 8103dc4:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8103dc6:	687b      	ldr	r3, [r7, #4]
 8103dc8:	681b      	ldr	r3, [r3, #0]
 8103dca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8103dce:	2b00      	cmp	r3, #0
 8103dd0:	d008      	beq.n	8103de4 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8103dd2:	4b31      	ldr	r3, [pc, #196]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103dd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103dd6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8103dda:	687b      	ldr	r3, [r7, #4]
 8103ddc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8103dde:	492e      	ldr	r1, [pc, #184]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103de0:	4313      	orrs	r3, r2
 8103de2:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8103de4:	687b      	ldr	r3, [r7, #4]
 8103de6:	681b      	ldr	r3, [r3, #0]
 8103de8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8103dec:	2b00      	cmp	r3, #0
 8103dee:	d009      	beq.n	8103e04 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8103df0:	4b29      	ldr	r3, [pc, #164]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103df2:	691b      	ldr	r3, [r3, #16]
 8103df4:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8103df8:	687b      	ldr	r3, [r7, #4]
 8103dfa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8103dfe:	4926      	ldr	r1, [pc, #152]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103e00:	4313      	orrs	r3, r2
 8103e02:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8103e04:	687b      	ldr	r3, [r7, #4]
 8103e06:	681b      	ldr	r3, [r3, #0]
 8103e08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8103e0c:	2b00      	cmp	r3, #0
 8103e0e:	d008      	beq.n	8103e22 <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8103e10:	4b21      	ldr	r3, [pc, #132]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103e12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103e14:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8103e18:	687b      	ldr	r3, [r7, #4]
 8103e1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8103e1c:	491e      	ldr	r1, [pc, #120]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103e1e:	4313      	orrs	r3, r2
 8103e20:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8103e22:	687b      	ldr	r3, [r7, #4]
 8103e24:	681b      	ldr	r3, [r3, #0]
 8103e26:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8103e2a:	2b00      	cmp	r3, #0
 8103e2c:	d00d      	beq.n	8103e4a <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8103e2e:	4b1a      	ldr	r3, [pc, #104]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103e30:	691b      	ldr	r3, [r3, #16]
 8103e32:	4a19      	ldr	r2, [pc, #100]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103e34:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8103e38:	6113      	str	r3, [r2, #16]
 8103e3a:	4b17      	ldr	r3, [pc, #92]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103e3c:	691a      	ldr	r2, [r3, #16]
 8103e3e:	687b      	ldr	r3, [r7, #4]
 8103e40:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8103e44:	4914      	ldr	r1, [pc, #80]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103e46:	4313      	orrs	r3, r2
 8103e48:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8103e4a:	687b      	ldr	r3, [r7, #4]
 8103e4c:	681b      	ldr	r3, [r3, #0]
 8103e4e:	2b00      	cmp	r3, #0
 8103e50:	da08      	bge.n	8103e64 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8103e52:	4b11      	ldr	r3, [pc, #68]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103e54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103e56:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8103e5a:	687b      	ldr	r3, [r7, #4]
 8103e5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103e5e:	490e      	ldr	r1, [pc, #56]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103e60:	4313      	orrs	r3, r2
 8103e62:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8103e64:	687b      	ldr	r3, [r7, #4]
 8103e66:	681b      	ldr	r3, [r3, #0]
 8103e68:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8103e6c:	2b00      	cmp	r3, #0
 8103e6e:	d009      	beq.n	8103e84 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8103e70:	4b09      	ldr	r3, [pc, #36]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103e72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103e74:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8103e78:	687b      	ldr	r3, [r7, #4]
 8103e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8103e7e:	4906      	ldr	r1, [pc, #24]	; (8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103e80:	4313      	orrs	r3, r2
 8103e82:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8103e84:	7dbb      	ldrb	r3, [r7, #22]
 8103e86:	2b00      	cmp	r3, #0
 8103e88:	d101      	bne.n	8103e8e <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 8103e8a:	2300      	movs	r3, #0
 8103e8c:	e000      	b.n	8103e90 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 8103e8e:	2301      	movs	r3, #1
}
 8103e90:	4618      	mov	r0, r3
 8103e92:	3718      	adds	r7, #24
 8103e94:	46bd      	mov	sp, r7
 8103e96:	bd80      	pop	{r7, pc}
 8103e98:	58024400 	.word	0x58024400

08103e9c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8103e9c:	b580      	push	{r7, lr}
 8103e9e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8103ea0:	f7ff f85e 	bl	8102f60 <HAL_RCC_GetHCLKFreq>
 8103ea4:	4602      	mov	r2, r0
 8103ea6:	4b06      	ldr	r3, [pc, #24]	; (8103ec0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8103ea8:	6a1b      	ldr	r3, [r3, #32]
 8103eaa:	091b      	lsrs	r3, r3, #4
 8103eac:	f003 0307 	and.w	r3, r3, #7
 8103eb0:	4904      	ldr	r1, [pc, #16]	; (8103ec4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8103eb2:	5ccb      	ldrb	r3, [r1, r3]
 8103eb4:	f003 031f 	and.w	r3, r3, #31
 8103eb8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8103ebc:	4618      	mov	r0, r3
 8103ebe:	bd80      	pop	{r7, pc}
 8103ec0:	58024400 	.word	0x58024400
 8103ec4:	0810b7a4 	.word	0x0810b7a4

08103ec8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8103ec8:	b480      	push	{r7}
 8103eca:	b089      	sub	sp, #36	; 0x24
 8103ecc:	af00      	add	r7, sp, #0
 8103ece:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8103ed0:	4ba1      	ldr	r3, [pc, #644]	; (8104158 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8103ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103ed4:	f003 0303 	and.w	r3, r3, #3
 8103ed8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8103eda:	4b9f      	ldr	r3, [pc, #636]	; (8104158 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8103edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103ede:	0b1b      	lsrs	r3, r3, #12
 8103ee0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8103ee4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8103ee6:	4b9c      	ldr	r3, [pc, #624]	; (8104158 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8103ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103eea:	091b      	lsrs	r3, r3, #4
 8103eec:	f003 0301 	and.w	r3, r3, #1
 8103ef0:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8103ef2:	4b99      	ldr	r3, [pc, #612]	; (8104158 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8103ef4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103ef6:	08db      	lsrs	r3, r3, #3
 8103ef8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8103efc:	693a      	ldr	r2, [r7, #16]
 8103efe:	fb02 f303 	mul.w	r3, r2, r3
 8103f02:	ee07 3a90 	vmov	s15, r3
 8103f06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103f0a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8103f0e:	697b      	ldr	r3, [r7, #20]
 8103f10:	2b00      	cmp	r3, #0
 8103f12:	f000 8111 	beq.w	8104138 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8103f16:	69bb      	ldr	r3, [r7, #24]
 8103f18:	2b02      	cmp	r3, #2
 8103f1a:	f000 8083 	beq.w	8104024 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8103f1e:	69bb      	ldr	r3, [r7, #24]
 8103f20:	2b02      	cmp	r3, #2
 8103f22:	f200 80a1 	bhi.w	8104068 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8103f26:	69bb      	ldr	r3, [r7, #24]
 8103f28:	2b00      	cmp	r3, #0
 8103f2a:	d003      	beq.n	8103f34 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8103f2c:	69bb      	ldr	r3, [r7, #24]
 8103f2e:	2b01      	cmp	r3, #1
 8103f30:	d056      	beq.n	8103fe0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8103f32:	e099      	b.n	8104068 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8103f34:	4b88      	ldr	r3, [pc, #544]	; (8104158 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8103f36:	681b      	ldr	r3, [r3, #0]
 8103f38:	f003 0320 	and.w	r3, r3, #32
 8103f3c:	2b00      	cmp	r3, #0
 8103f3e:	d02d      	beq.n	8103f9c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8103f40:	4b85      	ldr	r3, [pc, #532]	; (8104158 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8103f42:	681b      	ldr	r3, [r3, #0]
 8103f44:	08db      	lsrs	r3, r3, #3
 8103f46:	f003 0303 	and.w	r3, r3, #3
 8103f4a:	4a84      	ldr	r2, [pc, #528]	; (810415c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8103f4c:	fa22 f303 	lsr.w	r3, r2, r3
 8103f50:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8103f52:	68bb      	ldr	r3, [r7, #8]
 8103f54:	ee07 3a90 	vmov	s15, r3
 8103f58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103f5c:	697b      	ldr	r3, [r7, #20]
 8103f5e:	ee07 3a90 	vmov	s15, r3
 8103f62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103f66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103f6a:	4b7b      	ldr	r3, [pc, #492]	; (8104158 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8103f6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8103f6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103f72:	ee07 3a90 	vmov	s15, r3
 8103f76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103f7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8103f7e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8104160 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8103f82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103f86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103f8a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103f8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103f92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103f96:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8103f9a:	e087      	b.n	81040ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8103f9c:	697b      	ldr	r3, [r7, #20]
 8103f9e:	ee07 3a90 	vmov	s15, r3
 8103fa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103fa6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8104164 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8103faa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103fae:	4b6a      	ldr	r3, [pc, #424]	; (8104158 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8103fb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8103fb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103fb6:	ee07 3a90 	vmov	s15, r3
 8103fba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103fbe:	ed97 6a03 	vldr	s12, [r7, #12]
 8103fc2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8104160 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8103fc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103fca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103fce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103fd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103fd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103fda:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8103fde:	e065      	b.n	81040ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8103fe0:	697b      	ldr	r3, [r7, #20]
 8103fe2:	ee07 3a90 	vmov	s15, r3
 8103fe6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103fea:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8104168 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8103fee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103ff2:	4b59      	ldr	r3, [pc, #356]	; (8104158 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8103ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8103ff6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103ffa:	ee07 3a90 	vmov	s15, r3
 8103ffe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104002:	ed97 6a03 	vldr	s12, [r7, #12]
 8104006:	eddf 5a56 	vldr	s11, [pc, #344]	; 8104160 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810400a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810400e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104012:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104016:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810401a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810401e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8104022:	e043      	b.n	81040ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8104024:	697b      	ldr	r3, [r7, #20]
 8104026:	ee07 3a90 	vmov	s15, r3
 810402a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810402e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 810416c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8104032:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104036:	4b48      	ldr	r3, [pc, #288]	; (8104158 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104038:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810403a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810403e:	ee07 3a90 	vmov	s15, r3
 8104042:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104046:	ed97 6a03 	vldr	s12, [r7, #12]
 810404a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8104160 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810404e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104052:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104056:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810405a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810405e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104062:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8104066:	e021      	b.n	81040ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8104068:	697b      	ldr	r3, [r7, #20]
 810406a:	ee07 3a90 	vmov	s15, r3
 810406e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104072:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8104168 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8104076:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810407a:	4b37      	ldr	r3, [pc, #220]	; (8104158 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810407c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810407e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104082:	ee07 3a90 	vmov	s15, r3
 8104086:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810408a:	ed97 6a03 	vldr	s12, [r7, #12]
 810408e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8104160 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104092:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104096:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810409a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810409e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81040a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81040a6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81040aa:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 81040ac:	4b2a      	ldr	r3, [pc, #168]	; (8104158 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81040ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81040b0:	0a5b      	lsrs	r3, r3, #9
 81040b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81040b6:	ee07 3a90 	vmov	s15, r3
 81040ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81040be:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81040c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 81040c6:	edd7 6a07 	vldr	s13, [r7, #28]
 81040ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81040ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81040d2:	ee17 2a90 	vmov	r2, s15
 81040d6:	687b      	ldr	r3, [r7, #4]
 81040d8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 81040da:	4b1f      	ldr	r3, [pc, #124]	; (8104158 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81040dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81040de:	0c1b      	lsrs	r3, r3, #16
 81040e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81040e4:	ee07 3a90 	vmov	s15, r3
 81040e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81040ec:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81040f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 81040f4:	edd7 6a07 	vldr	s13, [r7, #28]
 81040f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81040fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104100:	ee17 2a90 	vmov	r2, s15
 8104104:	687b      	ldr	r3, [r7, #4]
 8104106:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8104108:	4b13      	ldr	r3, [pc, #76]	; (8104158 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810410a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810410c:	0e1b      	lsrs	r3, r3, #24
 810410e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104112:	ee07 3a90 	vmov	s15, r3
 8104116:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810411a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 810411e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104122:	edd7 6a07 	vldr	s13, [r7, #28]
 8104126:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810412a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810412e:	ee17 2a90 	vmov	r2, s15
 8104132:	687b      	ldr	r3, [r7, #4]
 8104134:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8104136:	e008      	b.n	810414a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8104138:	687b      	ldr	r3, [r7, #4]
 810413a:	2200      	movs	r2, #0
 810413c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 810413e:	687b      	ldr	r3, [r7, #4]
 8104140:	2200      	movs	r2, #0
 8104142:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8104144:	687b      	ldr	r3, [r7, #4]
 8104146:	2200      	movs	r2, #0
 8104148:	609a      	str	r2, [r3, #8]
}
 810414a:	bf00      	nop
 810414c:	3724      	adds	r7, #36	; 0x24
 810414e:	46bd      	mov	sp, r7
 8104150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104154:	4770      	bx	lr
 8104156:	bf00      	nop
 8104158:	58024400 	.word	0x58024400
 810415c:	03d09000 	.word	0x03d09000
 8104160:	46000000 	.word	0x46000000
 8104164:	4c742400 	.word	0x4c742400
 8104168:	4a742400 	.word	0x4a742400
 810416c:	4af42400 	.word	0x4af42400

08104170 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8104170:	b480      	push	{r7}
 8104172:	b089      	sub	sp, #36	; 0x24
 8104174:	af00      	add	r7, sp, #0
 8104176:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8104178:	4ba1      	ldr	r3, [pc, #644]	; (8104400 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810417a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810417c:	f003 0303 	and.w	r3, r3, #3
 8104180:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8104182:	4b9f      	ldr	r3, [pc, #636]	; (8104400 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104184:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104186:	0d1b      	lsrs	r3, r3, #20
 8104188:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810418c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 810418e:	4b9c      	ldr	r3, [pc, #624]	; (8104400 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104192:	0a1b      	lsrs	r3, r3, #8
 8104194:	f003 0301 	and.w	r3, r3, #1
 8104198:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 810419a:	4b99      	ldr	r3, [pc, #612]	; (8104400 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810419c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810419e:	08db      	lsrs	r3, r3, #3
 81041a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81041a4:	693a      	ldr	r2, [r7, #16]
 81041a6:	fb02 f303 	mul.w	r3, r2, r3
 81041aa:	ee07 3a90 	vmov	s15, r3
 81041ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81041b2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 81041b6:	697b      	ldr	r3, [r7, #20]
 81041b8:	2b00      	cmp	r3, #0
 81041ba:	f000 8111 	beq.w	81043e0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 81041be:	69bb      	ldr	r3, [r7, #24]
 81041c0:	2b02      	cmp	r3, #2
 81041c2:	f000 8083 	beq.w	81042cc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 81041c6:	69bb      	ldr	r3, [r7, #24]
 81041c8:	2b02      	cmp	r3, #2
 81041ca:	f200 80a1 	bhi.w	8104310 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 81041ce:	69bb      	ldr	r3, [r7, #24]
 81041d0:	2b00      	cmp	r3, #0
 81041d2:	d003      	beq.n	81041dc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 81041d4:	69bb      	ldr	r3, [r7, #24]
 81041d6:	2b01      	cmp	r3, #1
 81041d8:	d056      	beq.n	8104288 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 81041da:	e099      	b.n	8104310 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81041dc:	4b88      	ldr	r3, [pc, #544]	; (8104400 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81041de:	681b      	ldr	r3, [r3, #0]
 81041e0:	f003 0320 	and.w	r3, r3, #32
 81041e4:	2b00      	cmp	r3, #0
 81041e6:	d02d      	beq.n	8104244 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81041e8:	4b85      	ldr	r3, [pc, #532]	; (8104400 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81041ea:	681b      	ldr	r3, [r3, #0]
 81041ec:	08db      	lsrs	r3, r3, #3
 81041ee:	f003 0303 	and.w	r3, r3, #3
 81041f2:	4a84      	ldr	r2, [pc, #528]	; (8104404 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 81041f4:	fa22 f303 	lsr.w	r3, r2, r3
 81041f8:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81041fa:	68bb      	ldr	r3, [r7, #8]
 81041fc:	ee07 3a90 	vmov	s15, r3
 8104200:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104204:	697b      	ldr	r3, [r7, #20]
 8104206:	ee07 3a90 	vmov	s15, r3
 810420a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810420e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104212:	4b7b      	ldr	r3, [pc, #492]	; (8104400 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104216:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810421a:	ee07 3a90 	vmov	s15, r3
 810421e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104222:	ed97 6a03 	vldr	s12, [r7, #12]
 8104226:	eddf 5a78 	vldr	s11, [pc, #480]	; 8104408 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810422a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810422e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104232:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104236:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810423a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810423e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8104242:	e087      	b.n	8104354 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8104244:	697b      	ldr	r3, [r7, #20]
 8104246:	ee07 3a90 	vmov	s15, r3
 810424a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810424e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 810440c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8104252:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104256:	4b6a      	ldr	r3, [pc, #424]	; (8104400 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810425a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810425e:	ee07 3a90 	vmov	s15, r3
 8104262:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104266:	ed97 6a03 	vldr	s12, [r7, #12]
 810426a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8104408 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810426e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104272:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104276:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810427a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810427e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104282:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8104286:	e065      	b.n	8104354 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8104288:	697b      	ldr	r3, [r7, #20]
 810428a:	ee07 3a90 	vmov	s15, r3
 810428e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104292:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8104410 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8104296:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810429a:	4b59      	ldr	r3, [pc, #356]	; (8104400 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810429c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810429e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81042a2:	ee07 3a90 	vmov	s15, r3
 81042a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81042aa:	ed97 6a03 	vldr	s12, [r7, #12]
 81042ae:	eddf 5a56 	vldr	s11, [pc, #344]	; 8104408 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81042b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81042b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81042ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81042be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81042c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81042c6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81042ca:	e043      	b.n	8104354 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81042cc:	697b      	ldr	r3, [r7, #20]
 81042ce:	ee07 3a90 	vmov	s15, r3
 81042d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81042d6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8104414 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 81042da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81042de:	4b48      	ldr	r3, [pc, #288]	; (8104400 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81042e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81042e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81042e6:	ee07 3a90 	vmov	s15, r3
 81042ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81042ee:	ed97 6a03 	vldr	s12, [r7, #12]
 81042f2:	eddf 5a45 	vldr	s11, [pc, #276]	; 8104408 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81042f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81042fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81042fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104302:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104306:	ee67 7a27 	vmul.f32	s15, s14, s15
 810430a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810430e:	e021      	b.n	8104354 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8104310:	697b      	ldr	r3, [r7, #20]
 8104312:	ee07 3a90 	vmov	s15, r3
 8104316:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810431a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8104410 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 810431e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104322:	4b37      	ldr	r3, [pc, #220]	; (8104400 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104326:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810432a:	ee07 3a90 	vmov	s15, r3
 810432e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104332:	ed97 6a03 	vldr	s12, [r7, #12]
 8104336:	eddf 5a34 	vldr	s11, [pc, #208]	; 8104408 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810433a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810433e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104342:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104346:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810434a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810434e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8104352:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8104354:	4b2a      	ldr	r3, [pc, #168]	; (8104400 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104358:	0a5b      	lsrs	r3, r3, #9
 810435a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 810435e:	ee07 3a90 	vmov	s15, r3
 8104362:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104366:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 810436a:	ee37 7a87 	vadd.f32	s14, s15, s14
 810436e:	edd7 6a07 	vldr	s13, [r7, #28]
 8104372:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104376:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810437a:	ee17 2a90 	vmov	r2, s15
 810437e:	687b      	ldr	r3, [r7, #4]
 8104380:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8104382:	4b1f      	ldr	r3, [pc, #124]	; (8104400 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104386:	0c1b      	lsrs	r3, r3, #16
 8104388:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 810438c:	ee07 3a90 	vmov	s15, r3
 8104390:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104394:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8104398:	ee37 7a87 	vadd.f32	s14, s15, s14
 810439c:	edd7 6a07 	vldr	s13, [r7, #28]
 81043a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81043a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81043a8:	ee17 2a90 	vmov	r2, s15
 81043ac:	687b      	ldr	r3, [r7, #4]
 81043ae:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 81043b0:	4b13      	ldr	r3, [pc, #76]	; (8104400 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81043b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81043b4:	0e1b      	lsrs	r3, r3, #24
 81043b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81043ba:	ee07 3a90 	vmov	s15, r3
 81043be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81043c2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81043c6:	ee37 7a87 	vadd.f32	s14, s15, s14
 81043ca:	edd7 6a07 	vldr	s13, [r7, #28]
 81043ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81043d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81043d6:	ee17 2a90 	vmov	r2, s15
 81043da:	687b      	ldr	r3, [r7, #4]
 81043dc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 81043de:	e008      	b.n	81043f2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 81043e0:	687b      	ldr	r3, [r7, #4]
 81043e2:	2200      	movs	r2, #0
 81043e4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 81043e6:	687b      	ldr	r3, [r7, #4]
 81043e8:	2200      	movs	r2, #0
 81043ea:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 81043ec:	687b      	ldr	r3, [r7, #4]
 81043ee:	2200      	movs	r2, #0
 81043f0:	609a      	str	r2, [r3, #8]
}
 81043f2:	bf00      	nop
 81043f4:	3724      	adds	r7, #36	; 0x24
 81043f6:	46bd      	mov	sp, r7
 81043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81043fc:	4770      	bx	lr
 81043fe:	bf00      	nop
 8104400:	58024400 	.word	0x58024400
 8104404:	03d09000 	.word	0x03d09000
 8104408:	46000000 	.word	0x46000000
 810440c:	4c742400 	.word	0x4c742400
 8104410:	4a742400 	.word	0x4a742400
 8104414:	4af42400 	.word	0x4af42400

08104418 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8104418:	b580      	push	{r7, lr}
 810441a:	b084      	sub	sp, #16
 810441c:	af00      	add	r7, sp, #0
 810441e:	6078      	str	r0, [r7, #4]
 8104420:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8104422:	2300      	movs	r3, #0
 8104424:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8104426:	4b54      	ldr	r3, [pc, #336]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 8104428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810442a:	f003 0303 	and.w	r3, r3, #3
 810442e:	2b03      	cmp	r3, #3
 8104430:	d101      	bne.n	8104436 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8104432:	2301      	movs	r3, #1
 8104434:	e09b      	b.n	810456e <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8104436:	4b50      	ldr	r3, [pc, #320]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 8104438:	681b      	ldr	r3, [r3, #0]
 810443a:	4a4f      	ldr	r2, [pc, #316]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 810443c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8104440:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8104442:	f7fe f841 	bl	81024c8 <HAL_GetTick>
 8104446:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8104448:	e008      	b.n	810445c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 810444a:	f7fe f83d 	bl	81024c8 <HAL_GetTick>
 810444e:	4602      	mov	r2, r0
 8104450:	68bb      	ldr	r3, [r7, #8]
 8104452:	1ad3      	subs	r3, r2, r3
 8104454:	2b02      	cmp	r3, #2
 8104456:	d901      	bls.n	810445c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8104458:	2303      	movs	r3, #3
 810445a:	e088      	b.n	810456e <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 810445c:	4b46      	ldr	r3, [pc, #280]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 810445e:	681b      	ldr	r3, [r3, #0]
 8104460:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8104464:	2b00      	cmp	r3, #0
 8104466:	d1f0      	bne.n	810444a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8104468:	4b43      	ldr	r3, [pc, #268]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 810446a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810446c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8104470:	687b      	ldr	r3, [r7, #4]
 8104472:	681b      	ldr	r3, [r3, #0]
 8104474:	031b      	lsls	r3, r3, #12
 8104476:	4940      	ldr	r1, [pc, #256]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 8104478:	4313      	orrs	r3, r2
 810447a:	628b      	str	r3, [r1, #40]	; 0x28
 810447c:	687b      	ldr	r3, [r7, #4]
 810447e:	685b      	ldr	r3, [r3, #4]
 8104480:	3b01      	subs	r3, #1
 8104482:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8104486:	687b      	ldr	r3, [r7, #4]
 8104488:	689b      	ldr	r3, [r3, #8]
 810448a:	3b01      	subs	r3, #1
 810448c:	025b      	lsls	r3, r3, #9
 810448e:	b29b      	uxth	r3, r3
 8104490:	431a      	orrs	r2, r3
 8104492:	687b      	ldr	r3, [r7, #4]
 8104494:	68db      	ldr	r3, [r3, #12]
 8104496:	3b01      	subs	r3, #1
 8104498:	041b      	lsls	r3, r3, #16
 810449a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 810449e:	431a      	orrs	r2, r3
 81044a0:	687b      	ldr	r3, [r7, #4]
 81044a2:	691b      	ldr	r3, [r3, #16]
 81044a4:	3b01      	subs	r3, #1
 81044a6:	061b      	lsls	r3, r3, #24
 81044a8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 81044ac:	4932      	ldr	r1, [pc, #200]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 81044ae:	4313      	orrs	r3, r2
 81044b0:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 81044b2:	4b31      	ldr	r3, [pc, #196]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 81044b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81044b6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 81044ba:	687b      	ldr	r3, [r7, #4]
 81044bc:	695b      	ldr	r3, [r3, #20]
 81044be:	492e      	ldr	r1, [pc, #184]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 81044c0:	4313      	orrs	r3, r2
 81044c2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 81044c4:	4b2c      	ldr	r3, [pc, #176]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 81044c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81044c8:	f023 0220 	bic.w	r2, r3, #32
 81044cc:	687b      	ldr	r3, [r7, #4]
 81044ce:	699b      	ldr	r3, [r3, #24]
 81044d0:	4929      	ldr	r1, [pc, #164]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 81044d2:	4313      	orrs	r3, r2
 81044d4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 81044d6:	4b28      	ldr	r3, [pc, #160]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 81044d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81044da:	4a27      	ldr	r2, [pc, #156]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 81044dc:	f023 0310 	bic.w	r3, r3, #16
 81044e0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 81044e2:	4b25      	ldr	r3, [pc, #148]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 81044e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81044e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81044ea:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 81044ee:	687a      	ldr	r2, [r7, #4]
 81044f0:	69d2      	ldr	r2, [r2, #28]
 81044f2:	00d2      	lsls	r2, r2, #3
 81044f4:	4920      	ldr	r1, [pc, #128]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 81044f6:	4313      	orrs	r3, r2
 81044f8:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 81044fa:	4b1f      	ldr	r3, [pc, #124]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 81044fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81044fe:	4a1e      	ldr	r2, [pc, #120]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 8104500:	f043 0310 	orr.w	r3, r3, #16
 8104504:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8104506:	683b      	ldr	r3, [r7, #0]
 8104508:	2b00      	cmp	r3, #0
 810450a:	d106      	bne.n	810451a <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 810450c:	4b1a      	ldr	r3, [pc, #104]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 810450e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104510:	4a19      	ldr	r2, [pc, #100]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 8104512:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8104516:	62d3      	str	r3, [r2, #44]	; 0x2c
 8104518:	e00f      	b.n	810453a <RCCEx_PLL2_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 810451a:	683b      	ldr	r3, [r7, #0]
 810451c:	2b01      	cmp	r3, #1
 810451e:	d106      	bne.n	810452e <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8104520:	4b15      	ldr	r3, [pc, #84]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 8104522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104524:	4a14      	ldr	r2, [pc, #80]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 8104526:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 810452a:	62d3      	str	r3, [r2, #44]	; 0x2c
 810452c:	e005      	b.n	810453a <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 810452e:	4b12      	ldr	r3, [pc, #72]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 8104530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104532:	4a11      	ldr	r2, [pc, #68]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 8104534:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8104538:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 810453a:	4b0f      	ldr	r3, [pc, #60]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 810453c:	681b      	ldr	r3, [r3, #0]
 810453e:	4a0e      	ldr	r2, [pc, #56]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 8104540:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8104544:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8104546:	f7fd ffbf 	bl	81024c8 <HAL_GetTick>
 810454a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 810454c:	e008      	b.n	8104560 <RCCEx_PLL2_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 810454e:	f7fd ffbb 	bl	81024c8 <HAL_GetTick>
 8104552:	4602      	mov	r2, r0
 8104554:	68bb      	ldr	r3, [r7, #8]
 8104556:	1ad3      	subs	r3, r2, r3
 8104558:	2b02      	cmp	r3, #2
 810455a:	d901      	bls.n	8104560 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 810455c:	2303      	movs	r3, #3
 810455e:	e006      	b.n	810456e <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8104560:	4b05      	ldr	r3, [pc, #20]	; (8104578 <RCCEx_PLL2_Config+0x160>)
 8104562:	681b      	ldr	r3, [r3, #0]
 8104564:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8104568:	2b00      	cmp	r3, #0
 810456a:	d0f0      	beq.n	810454e <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 810456c:	7bfb      	ldrb	r3, [r7, #15]
}
 810456e:	4618      	mov	r0, r3
 8104570:	3710      	adds	r7, #16
 8104572:	46bd      	mov	sp, r7
 8104574:	bd80      	pop	{r7, pc}
 8104576:	bf00      	nop
 8104578:	58024400 	.word	0x58024400

0810457c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 810457c:	b580      	push	{r7, lr}
 810457e:	b084      	sub	sp, #16
 8104580:	af00      	add	r7, sp, #0
 8104582:	6078      	str	r0, [r7, #4]
 8104584:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8104586:	2300      	movs	r3, #0
 8104588:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810458a:	4b54      	ldr	r3, [pc, #336]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 810458c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810458e:	f003 0303 	and.w	r3, r3, #3
 8104592:	2b03      	cmp	r3, #3
 8104594:	d101      	bne.n	810459a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8104596:	2301      	movs	r3, #1
 8104598:	e09b      	b.n	81046d2 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 810459a:	4b50      	ldr	r3, [pc, #320]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 810459c:	681b      	ldr	r3, [r3, #0]
 810459e:	4a4f      	ldr	r2, [pc, #316]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 81045a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 81045a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81045a6:	f7fd ff8f 	bl	81024c8 <HAL_GetTick>
 81045aa:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81045ac:	e008      	b.n	81045c0 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 81045ae:	f7fd ff8b 	bl	81024c8 <HAL_GetTick>
 81045b2:	4602      	mov	r2, r0
 81045b4:	68bb      	ldr	r3, [r7, #8]
 81045b6:	1ad3      	subs	r3, r2, r3
 81045b8:	2b02      	cmp	r3, #2
 81045ba:	d901      	bls.n	81045c0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 81045bc:	2303      	movs	r3, #3
 81045be:	e088      	b.n	81046d2 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81045c0:	4b46      	ldr	r3, [pc, #280]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 81045c2:	681b      	ldr	r3, [r3, #0]
 81045c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81045c8:	2b00      	cmp	r3, #0
 81045ca:	d1f0      	bne.n	81045ae <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 81045cc:	4b43      	ldr	r3, [pc, #268]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 81045ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81045d0:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 81045d4:	687b      	ldr	r3, [r7, #4]
 81045d6:	681b      	ldr	r3, [r3, #0]
 81045d8:	051b      	lsls	r3, r3, #20
 81045da:	4940      	ldr	r1, [pc, #256]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 81045dc:	4313      	orrs	r3, r2
 81045de:	628b      	str	r3, [r1, #40]	; 0x28
 81045e0:	687b      	ldr	r3, [r7, #4]
 81045e2:	685b      	ldr	r3, [r3, #4]
 81045e4:	3b01      	subs	r3, #1
 81045e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81045ea:	687b      	ldr	r3, [r7, #4]
 81045ec:	689b      	ldr	r3, [r3, #8]
 81045ee:	3b01      	subs	r3, #1
 81045f0:	025b      	lsls	r3, r3, #9
 81045f2:	b29b      	uxth	r3, r3
 81045f4:	431a      	orrs	r2, r3
 81045f6:	687b      	ldr	r3, [r7, #4]
 81045f8:	68db      	ldr	r3, [r3, #12]
 81045fa:	3b01      	subs	r3, #1
 81045fc:	041b      	lsls	r3, r3, #16
 81045fe:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8104602:	431a      	orrs	r2, r3
 8104604:	687b      	ldr	r3, [r7, #4]
 8104606:	691b      	ldr	r3, [r3, #16]
 8104608:	3b01      	subs	r3, #1
 810460a:	061b      	lsls	r3, r3, #24
 810460c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8104610:	4932      	ldr	r1, [pc, #200]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 8104612:	4313      	orrs	r3, r2
 8104614:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8104616:	4b31      	ldr	r3, [pc, #196]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 8104618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810461a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 810461e:	687b      	ldr	r3, [r7, #4]
 8104620:	695b      	ldr	r3, [r3, #20]
 8104622:	492e      	ldr	r1, [pc, #184]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 8104624:	4313      	orrs	r3, r2
 8104626:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8104628:	4b2c      	ldr	r3, [pc, #176]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 810462a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810462c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8104630:	687b      	ldr	r3, [r7, #4]
 8104632:	699b      	ldr	r3, [r3, #24]
 8104634:	4929      	ldr	r1, [pc, #164]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 8104636:	4313      	orrs	r3, r2
 8104638:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 810463a:	4b28      	ldr	r3, [pc, #160]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 810463c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810463e:	4a27      	ldr	r2, [pc, #156]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 8104640:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8104644:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8104646:	4b25      	ldr	r3, [pc, #148]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 8104648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810464a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 810464e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8104652:	687a      	ldr	r2, [r7, #4]
 8104654:	69d2      	ldr	r2, [r2, #28]
 8104656:	00d2      	lsls	r2, r2, #3
 8104658:	4920      	ldr	r1, [pc, #128]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 810465a:	4313      	orrs	r3, r2
 810465c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 810465e:	4b1f      	ldr	r3, [pc, #124]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 8104660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104662:	4a1e      	ldr	r2, [pc, #120]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 8104664:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8104668:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 810466a:	683b      	ldr	r3, [r7, #0]
 810466c:	2b00      	cmp	r3, #0
 810466e:	d106      	bne.n	810467e <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8104670:	4b1a      	ldr	r3, [pc, #104]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 8104672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104674:	4a19      	ldr	r2, [pc, #100]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 8104676:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 810467a:	62d3      	str	r3, [r2, #44]	; 0x2c
 810467c:	e00f      	b.n	810469e <RCCEx_PLL3_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 810467e:	683b      	ldr	r3, [r7, #0]
 8104680:	2b01      	cmp	r3, #1
 8104682:	d106      	bne.n	8104692 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8104684:	4b15      	ldr	r3, [pc, #84]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 8104686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104688:	4a14      	ldr	r2, [pc, #80]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 810468a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 810468e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8104690:	e005      	b.n	810469e <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8104692:	4b12      	ldr	r3, [pc, #72]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 8104694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104696:	4a11      	ldr	r2, [pc, #68]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 8104698:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 810469c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 810469e:	4b0f      	ldr	r3, [pc, #60]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 81046a0:	681b      	ldr	r3, [r3, #0]
 81046a2:	4a0e      	ldr	r2, [pc, #56]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 81046a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 81046a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81046aa:	f7fd ff0d 	bl	81024c8 <HAL_GetTick>
 81046ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 81046b0:	e008      	b.n	81046c4 <RCCEx_PLL3_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 81046b2:	f7fd ff09 	bl	81024c8 <HAL_GetTick>
 81046b6:	4602      	mov	r2, r0
 81046b8:	68bb      	ldr	r3, [r7, #8]
 81046ba:	1ad3      	subs	r3, r2, r3
 81046bc:	2b02      	cmp	r3, #2
 81046be:	d901      	bls.n	81046c4 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 81046c0:	2303      	movs	r3, #3
 81046c2:	e006      	b.n	81046d2 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 81046c4:	4b05      	ldr	r3, [pc, #20]	; (81046dc <RCCEx_PLL3_Config+0x160>)
 81046c6:	681b      	ldr	r3, [r3, #0]
 81046c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81046cc:	2b00      	cmp	r3, #0
 81046ce:	d0f0      	beq.n	81046b2 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 81046d0:	7bfb      	ldrb	r3, [r7, #15]
}
 81046d2:	4618      	mov	r0, r3
 81046d4:	3710      	adds	r7, #16
 81046d6:	46bd      	mov	sp, r7
 81046d8:	bd80      	pop	{r7, pc}
 81046da:	bf00      	nop
 81046dc:	58024400 	.word	0x58024400

081046e0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 81046e0:	b580      	push	{r7, lr}
 81046e2:	b084      	sub	sp, #16
 81046e4:	af00      	add	r7, sp, #0
 81046e6:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 81046e8:	687b      	ldr	r3, [r7, #4]
 81046ea:	2b00      	cmp	r3, #0
 81046ec:	d101      	bne.n	81046f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 81046ee:	2301      	movs	r3, #1
 81046f0:	e0f1      	b.n	81048d6 <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 81046f2:	687b      	ldr	r3, [r7, #4]
 81046f4:	2200      	movs	r2, #0
 81046f6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 81046f8:	687b      	ldr	r3, [r7, #4]
 81046fa:	681b      	ldr	r3, [r3, #0]
 81046fc:	4a78      	ldr	r2, [pc, #480]	; (81048e0 <HAL_SPI_Init+0x200>)
 81046fe:	4293      	cmp	r3, r2
 8104700:	d00f      	beq.n	8104722 <HAL_SPI_Init+0x42>
 8104702:	687b      	ldr	r3, [r7, #4]
 8104704:	681b      	ldr	r3, [r3, #0]
 8104706:	4a77      	ldr	r2, [pc, #476]	; (81048e4 <HAL_SPI_Init+0x204>)
 8104708:	4293      	cmp	r3, r2
 810470a:	d00a      	beq.n	8104722 <HAL_SPI_Init+0x42>
 810470c:	687b      	ldr	r3, [r7, #4]
 810470e:	681b      	ldr	r3, [r3, #0]
 8104710:	4a75      	ldr	r2, [pc, #468]	; (81048e8 <HAL_SPI_Init+0x208>)
 8104712:	4293      	cmp	r3, r2
 8104714:	d005      	beq.n	8104722 <HAL_SPI_Init+0x42>
 8104716:	687b      	ldr	r3, [r7, #4]
 8104718:	68db      	ldr	r3, [r3, #12]
 810471a:	2b0f      	cmp	r3, #15
 810471c:	d901      	bls.n	8104722 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 810471e:	2301      	movs	r3, #1
 8104720:	e0d9      	b.n	81048d6 <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8104722:	6878      	ldr	r0, [r7, #4]
 8104724:	f001 f877 	bl	8105816 <SPI_GetPacketSize>
 8104728:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 810472a:	687b      	ldr	r3, [r7, #4]
 810472c:	681b      	ldr	r3, [r3, #0]
 810472e:	4a6c      	ldr	r2, [pc, #432]	; (81048e0 <HAL_SPI_Init+0x200>)
 8104730:	4293      	cmp	r3, r2
 8104732:	d00c      	beq.n	810474e <HAL_SPI_Init+0x6e>
 8104734:	687b      	ldr	r3, [r7, #4]
 8104736:	681b      	ldr	r3, [r3, #0]
 8104738:	4a6a      	ldr	r2, [pc, #424]	; (81048e4 <HAL_SPI_Init+0x204>)
 810473a:	4293      	cmp	r3, r2
 810473c:	d007      	beq.n	810474e <HAL_SPI_Init+0x6e>
 810473e:	687b      	ldr	r3, [r7, #4]
 8104740:	681b      	ldr	r3, [r3, #0]
 8104742:	4a69      	ldr	r2, [pc, #420]	; (81048e8 <HAL_SPI_Init+0x208>)
 8104744:	4293      	cmp	r3, r2
 8104746:	d002      	beq.n	810474e <HAL_SPI_Init+0x6e>
 8104748:	68fb      	ldr	r3, [r7, #12]
 810474a:	2b08      	cmp	r3, #8
 810474c:	d811      	bhi.n	8104772 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 810474e:	687b      	ldr	r3, [r7, #4]
 8104750:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8104752:	4a63      	ldr	r2, [pc, #396]	; (81048e0 <HAL_SPI_Init+0x200>)
 8104754:	4293      	cmp	r3, r2
 8104756:	d009      	beq.n	810476c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8104758:	687b      	ldr	r3, [r7, #4]
 810475a:	681b      	ldr	r3, [r3, #0]
 810475c:	4a61      	ldr	r2, [pc, #388]	; (81048e4 <HAL_SPI_Init+0x204>)
 810475e:	4293      	cmp	r3, r2
 8104760:	d004      	beq.n	810476c <HAL_SPI_Init+0x8c>
 8104762:	687b      	ldr	r3, [r7, #4]
 8104764:	681b      	ldr	r3, [r3, #0]
 8104766:	4a60      	ldr	r2, [pc, #384]	; (81048e8 <HAL_SPI_Init+0x208>)
 8104768:	4293      	cmp	r3, r2
 810476a:	d104      	bne.n	8104776 <HAL_SPI_Init+0x96>
 810476c:	68fb      	ldr	r3, [r7, #12]
 810476e:	2b10      	cmp	r3, #16
 8104770:	d901      	bls.n	8104776 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8104772:	2301      	movs	r3, #1
 8104774:	e0af      	b.n	81048d6 <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8104776:	687b      	ldr	r3, [r7, #4]
 8104778:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 810477c:	b2db      	uxtb	r3, r3
 810477e:	2b00      	cmp	r3, #0
 8104780:	d106      	bne.n	8104790 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8104782:	687b      	ldr	r3, [r7, #4]
 8104784:	2200      	movs	r2, #0
 8104786:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 810478a:	6878      	ldr	r0, [r7, #4]
 810478c:	f7fd fbee 	bl	8101f6c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8104790:	687b      	ldr	r3, [r7, #4]
 8104792:	2202      	movs	r2, #2
 8104794:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8104798:	687b      	ldr	r3, [r7, #4]
 810479a:	681b      	ldr	r3, [r3, #0]
 810479c:	681a      	ldr	r2, [r3, #0]
 810479e:	687b      	ldr	r3, [r7, #4]
 81047a0:	681b      	ldr	r3, [r3, #0]
 81047a2:	f022 0201 	bic.w	r2, r2, #1
 81047a6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 81047a8:	687b      	ldr	r3, [r7, #4]
 81047aa:	681b      	ldr	r3, [r3, #0]
 81047ac:	689b      	ldr	r3, [r3, #8]
 81047ae:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 81047b2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 81047b4:	687b      	ldr	r3, [r7, #4]
 81047b6:	699b      	ldr	r3, [r3, #24]
 81047b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 81047bc:	d119      	bne.n	81047f2 <HAL_SPI_Init+0x112>
 81047be:	687b      	ldr	r3, [r7, #4]
 81047c0:	685b      	ldr	r3, [r3, #4]
 81047c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81047c6:	d103      	bne.n	81047d0 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 81047c8:	687b      	ldr	r3, [r7, #4]
 81047ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 81047cc:	2b00      	cmp	r3, #0
 81047ce:	d008      	beq.n	81047e2 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 81047d0:	687b      	ldr	r3, [r7, #4]
 81047d2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 81047d4:	2b00      	cmp	r3, #0
 81047d6:	d10c      	bne.n	81047f2 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 81047d8:	687b      	ldr	r3, [r7, #4]
 81047da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 81047dc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81047e0:	d107      	bne.n	81047f2 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 81047e2:	687b      	ldr	r3, [r7, #4]
 81047e4:	681b      	ldr	r3, [r3, #0]
 81047e6:	681a      	ldr	r2, [r3, #0]
 81047e8:	687b      	ldr	r3, [r7, #4]
 81047ea:	681b      	ldr	r3, [r3, #0]
 81047ec:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 81047f0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 81047f2:	687b      	ldr	r3, [r7, #4]
 81047f4:	69da      	ldr	r2, [r3, #28]
 81047f6:	687b      	ldr	r3, [r7, #4]
 81047f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81047fa:	431a      	orrs	r2, r3
 81047fc:	68bb      	ldr	r3, [r7, #8]
 81047fe:	431a      	orrs	r2, r3
 8104800:	687b      	ldr	r3, [r7, #4]
 8104802:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104804:	ea42 0103 	orr.w	r1, r2, r3
 8104808:	687b      	ldr	r3, [r7, #4]
 810480a:	68da      	ldr	r2, [r3, #12]
 810480c:	687b      	ldr	r3, [r7, #4]
 810480e:	681b      	ldr	r3, [r3, #0]
 8104810:	430a      	orrs	r2, r1
 8104812:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8104814:	687b      	ldr	r3, [r7, #4]
 8104816:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8104818:	687b      	ldr	r3, [r7, #4]
 810481a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810481c:	431a      	orrs	r2, r3
 810481e:	687b      	ldr	r3, [r7, #4]
 8104820:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104822:	431a      	orrs	r2, r3
 8104824:	687b      	ldr	r3, [r7, #4]
 8104826:	699b      	ldr	r3, [r3, #24]
 8104828:	431a      	orrs	r2, r3
 810482a:	687b      	ldr	r3, [r7, #4]
 810482c:	691b      	ldr	r3, [r3, #16]
 810482e:	431a      	orrs	r2, r3
 8104830:	687b      	ldr	r3, [r7, #4]
 8104832:	695b      	ldr	r3, [r3, #20]
 8104834:	431a      	orrs	r2, r3
 8104836:	687b      	ldr	r3, [r7, #4]
 8104838:	6a1b      	ldr	r3, [r3, #32]
 810483a:	431a      	orrs	r2, r3
 810483c:	687b      	ldr	r3, [r7, #4]
 810483e:	685b      	ldr	r3, [r3, #4]
 8104840:	431a      	orrs	r2, r3
 8104842:	687b      	ldr	r3, [r7, #4]
 8104844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104846:	431a      	orrs	r2, r3
 8104848:	687b      	ldr	r3, [r7, #4]
 810484a:	689b      	ldr	r3, [r3, #8]
 810484c:	431a      	orrs	r2, r3
 810484e:	687b      	ldr	r3, [r7, #4]
 8104850:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8104852:	ea42 0103 	orr.w	r1, r2, r3
 8104856:	687b      	ldr	r3, [r7, #4]
 8104858:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 810485a:	687b      	ldr	r3, [r7, #4]
 810485c:	681b      	ldr	r3, [r3, #0]
 810485e:	430a      	orrs	r2, r1
 8104860:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8104862:	687b      	ldr	r3, [r7, #4]
 8104864:	685b      	ldr	r3, [r3, #4]
 8104866:	2b00      	cmp	r3, #0
 8104868:	d113      	bne.n	8104892 <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 810486a:	687b      	ldr	r3, [r7, #4]
 810486c:	681b      	ldr	r3, [r3, #0]
 810486e:	689b      	ldr	r3, [r3, #8]
 8104870:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8104874:	687b      	ldr	r3, [r7, #4]
 8104876:	681b      	ldr	r3, [r3, #0]
 8104878:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 810487c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 810487e:	687b      	ldr	r3, [r7, #4]
 8104880:	681b      	ldr	r3, [r3, #0]
 8104882:	689b      	ldr	r3, [r3, #8]
 8104884:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8104888:	687b      	ldr	r3, [r7, #4]
 810488a:	681b      	ldr	r3, [r3, #0]
 810488c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8104890:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8104892:	687b      	ldr	r3, [r7, #4]
 8104894:	681b      	ldr	r3, [r3, #0]
 8104896:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8104898:	687b      	ldr	r3, [r7, #4]
 810489a:	681b      	ldr	r3, [r3, #0]
 810489c:	f022 0201 	bic.w	r2, r2, #1
 81048a0:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 81048a2:	687b      	ldr	r3, [r7, #4]
 81048a4:	685b      	ldr	r3, [r3, #4]
 81048a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 81048aa:	2b00      	cmp	r3, #0
 81048ac:	d00a      	beq.n	81048c4 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 81048ae:	687b      	ldr	r3, [r7, #4]
 81048b0:	681b      	ldr	r3, [r3, #0]
 81048b2:	68db      	ldr	r3, [r3, #12]
 81048b4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 81048b8:	687b      	ldr	r3, [r7, #4]
 81048ba:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 81048bc:	687b      	ldr	r3, [r7, #4]
 81048be:	681b      	ldr	r3, [r3, #0]
 81048c0:	430a      	orrs	r2, r1
 81048c2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 81048c4:	687b      	ldr	r3, [r7, #4]
 81048c6:	2200      	movs	r2, #0
 81048c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 81048cc:	687b      	ldr	r3, [r7, #4]
 81048ce:	2201      	movs	r2, #1
 81048d0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 81048d4:	2300      	movs	r3, #0
}
 81048d6:	4618      	mov	r0, r3
 81048d8:	3710      	adds	r7, #16
 81048da:	46bd      	mov	sp, r7
 81048dc:	bd80      	pop	{r7, pc}
 81048de:	bf00      	nop
 81048e0:	40013000 	.word	0x40013000
 81048e4:	40003800 	.word	0x40003800
 81048e8:	40003c00 	.word	0x40003c00

081048ec <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 81048ec:	b580      	push	{r7, lr}
 81048ee:	b08a      	sub	sp, #40	; 0x28
 81048f0:	af02      	add	r7, sp, #8
 81048f2:	60f8      	str	r0, [r7, #12]
 81048f4:	60b9      	str	r1, [r7, #8]
 81048f6:	603b      	str	r3, [r7, #0]
 81048f8:	4613      	mov	r3, r2
 81048fa:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 81048fc:	68fb      	ldr	r3, [r7, #12]
 81048fe:	681b      	ldr	r3, [r3, #0]
 8104900:	3320      	adds	r3, #32
 8104902:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8104904:	2300      	movs	r3, #0
 8104906:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8104908:	68fb      	ldr	r3, [r7, #12]
 810490a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 810490e:	2b01      	cmp	r3, #1
 8104910:	d101      	bne.n	8104916 <HAL_SPI_Transmit+0x2a>
 8104912:	2302      	movs	r3, #2
 8104914:	e1d4      	b.n	8104cc0 <HAL_SPI_Transmit+0x3d4>
 8104916:	68fb      	ldr	r3, [r7, #12]
 8104918:	2201      	movs	r2, #1
 810491a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 810491e:	f7fd fdd3 	bl	81024c8 <HAL_GetTick>
 8104922:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8104924:	68fb      	ldr	r3, [r7, #12]
 8104926:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 810492a:	b2db      	uxtb	r3, r3
 810492c:	2b01      	cmp	r3, #1
 810492e:	d007      	beq.n	8104940 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 8104930:	2302      	movs	r3, #2
 8104932:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8104934:	68fb      	ldr	r3, [r7, #12]
 8104936:	2200      	movs	r2, #0
 8104938:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 810493c:	7efb      	ldrb	r3, [r7, #27]
 810493e:	e1bf      	b.n	8104cc0 <HAL_SPI_Transmit+0x3d4>
  }

  if ((pData == NULL) || (Size == 0UL))
 8104940:	68bb      	ldr	r3, [r7, #8]
 8104942:	2b00      	cmp	r3, #0
 8104944:	d002      	beq.n	810494c <HAL_SPI_Transmit+0x60>
 8104946:	88fb      	ldrh	r3, [r7, #6]
 8104948:	2b00      	cmp	r3, #0
 810494a:	d107      	bne.n	810495c <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 810494c:	2301      	movs	r3, #1
 810494e:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8104950:	68fb      	ldr	r3, [r7, #12]
 8104952:	2200      	movs	r2, #0
 8104954:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8104958:	7efb      	ldrb	r3, [r7, #27]
 810495a:	e1b1      	b.n	8104cc0 <HAL_SPI_Transmit+0x3d4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 810495c:	68fb      	ldr	r3, [r7, #12]
 810495e:	2203      	movs	r2, #3
 8104960:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8104964:	68fb      	ldr	r3, [r7, #12]
 8104966:	2200      	movs	r2, #0
 8104968:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 810496c:	68fb      	ldr	r3, [r7, #12]
 810496e:	68ba      	ldr	r2, [r7, #8]
 8104970:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8104972:	68fb      	ldr	r3, [r7, #12]
 8104974:	88fa      	ldrh	r2, [r7, #6]
 8104976:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 810497a:	68fb      	ldr	r3, [r7, #12]
 810497c:	88fa      	ldrh	r2, [r7, #6]
 810497e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8104982:	68fb      	ldr	r3, [r7, #12]
 8104984:	2200      	movs	r2, #0
 8104986:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8104988:	68fb      	ldr	r3, [r7, #12]
 810498a:	2200      	movs	r2, #0
 810498c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8104990:	68fb      	ldr	r3, [r7, #12]
 8104992:	2200      	movs	r2, #0
 8104994:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 8104998:	68fb      	ldr	r3, [r7, #12]
 810499a:	2200      	movs	r2, #0
 810499c:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 810499e:	68fb      	ldr	r3, [r7, #12]
 81049a0:	2200      	movs	r2, #0
 81049a2:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 81049a4:	68fb      	ldr	r3, [r7, #12]
 81049a6:	689b      	ldr	r3, [r3, #8]
 81049a8:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 81049ac:	d107      	bne.n	81049be <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 81049ae:	68fb      	ldr	r3, [r7, #12]
 81049b0:	681b      	ldr	r3, [r3, #0]
 81049b2:	681a      	ldr	r2, [r3, #0]
 81049b4:	68fb      	ldr	r3, [r7, #12]
 81049b6:	681b      	ldr	r3, [r3, #0]
 81049b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 81049bc:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 81049be:	68fb      	ldr	r3, [r7, #12]
 81049c0:	681b      	ldr	r3, [r3, #0]
 81049c2:	685b      	ldr	r3, [r3, #4]
 81049c4:	0c1b      	lsrs	r3, r3, #16
 81049c6:	041b      	lsls	r3, r3, #16
 81049c8:	88f9      	ldrh	r1, [r7, #6]
 81049ca:	68fa      	ldr	r2, [r7, #12]
 81049cc:	6812      	ldr	r2, [r2, #0]
 81049ce:	430b      	orrs	r3, r1
 81049d0:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 81049d2:	68fb      	ldr	r3, [r7, #12]
 81049d4:	681b      	ldr	r3, [r3, #0]
 81049d6:	681a      	ldr	r2, [r3, #0]
 81049d8:	68fb      	ldr	r3, [r7, #12]
 81049da:	681b      	ldr	r3, [r3, #0]
 81049dc:	f042 0201 	orr.w	r2, r2, #1
 81049e0:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 81049e2:	68fb      	ldr	r3, [r7, #12]
 81049e4:	685b      	ldr	r3, [r3, #4]
 81049e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81049ea:	d107      	bne.n	81049fc <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 81049ec:	68fb      	ldr	r3, [r7, #12]
 81049ee:	681b      	ldr	r3, [r3, #0]
 81049f0:	681a      	ldr	r2, [r3, #0]
 81049f2:	68fb      	ldr	r3, [r7, #12]
 81049f4:	681b      	ldr	r3, [r3, #0]
 81049f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 81049fa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 81049fc:	68fb      	ldr	r3, [r7, #12]
 81049fe:	68db      	ldr	r3, [r3, #12]
 8104a00:	2b0f      	cmp	r3, #15
 8104a02:	d947      	bls.n	8104a94 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8104a04:	e03f      	b.n	8104a86 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8104a06:	68fb      	ldr	r3, [r7, #12]
 8104a08:	681b      	ldr	r3, [r3, #0]
 8104a0a:	695b      	ldr	r3, [r3, #20]
 8104a0c:	f003 0302 	and.w	r3, r3, #2
 8104a10:	2b02      	cmp	r3, #2
 8104a12:	d114      	bne.n	8104a3e <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8104a14:	68fb      	ldr	r3, [r7, #12]
 8104a16:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8104a18:	68fb      	ldr	r3, [r7, #12]
 8104a1a:	681b      	ldr	r3, [r3, #0]
 8104a1c:	6812      	ldr	r2, [r2, #0]
 8104a1e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8104a20:	68fb      	ldr	r3, [r7, #12]
 8104a22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104a24:	1d1a      	adds	r2, r3, #4
 8104a26:	68fb      	ldr	r3, [r7, #12]
 8104a28:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8104a2a:	68fb      	ldr	r3, [r7, #12]
 8104a2c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104a30:	b29b      	uxth	r3, r3
 8104a32:	3b01      	subs	r3, #1
 8104a34:	b29a      	uxth	r2, r3
 8104a36:	68fb      	ldr	r3, [r7, #12]
 8104a38:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8104a3c:	e023      	b.n	8104a86 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8104a3e:	f7fd fd43 	bl	81024c8 <HAL_GetTick>
 8104a42:	4602      	mov	r2, r0
 8104a44:	697b      	ldr	r3, [r7, #20]
 8104a46:	1ad3      	subs	r3, r2, r3
 8104a48:	683a      	ldr	r2, [r7, #0]
 8104a4a:	429a      	cmp	r2, r3
 8104a4c:	d803      	bhi.n	8104a56 <HAL_SPI_Transmit+0x16a>
 8104a4e:	683b      	ldr	r3, [r7, #0]
 8104a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104a54:	d102      	bne.n	8104a5c <HAL_SPI_Transmit+0x170>
 8104a56:	683b      	ldr	r3, [r7, #0]
 8104a58:	2b00      	cmp	r3, #0
 8104a5a:	d114      	bne.n	8104a86 <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8104a5c:	68f8      	ldr	r0, [r7, #12]
 8104a5e:	f000 fe0c 	bl	810567a <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8104a62:	68fb      	ldr	r3, [r7, #12]
 8104a64:	2200      	movs	r2, #0
 8104a66:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8104a6a:	68fb      	ldr	r3, [r7, #12]
 8104a6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104a70:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8104a74:	68fb      	ldr	r3, [r7, #12]
 8104a76:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8104a7a:	68fb      	ldr	r3, [r7, #12]
 8104a7c:	2201      	movs	r2, #1
 8104a7e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8104a82:	2303      	movs	r3, #3
 8104a84:	e11c      	b.n	8104cc0 <HAL_SPI_Transmit+0x3d4>
    while (hspi->TxXferCount > 0UL)
 8104a86:	68fb      	ldr	r3, [r7, #12]
 8104a88:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104a8c:	b29b      	uxth	r3, r3
 8104a8e:	2b00      	cmp	r3, #0
 8104a90:	d1b9      	bne.n	8104a06 <HAL_SPI_Transmit+0x11a>
 8104a92:	e0ef      	b.n	8104c74 <HAL_SPI_Transmit+0x388>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8104a94:	68fb      	ldr	r3, [r7, #12]
 8104a96:	68db      	ldr	r3, [r3, #12]
 8104a98:	2b07      	cmp	r3, #7
 8104a9a:	f240 80e4 	bls.w	8104c66 <HAL_SPI_Transmit+0x37a>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8104a9e:	e05d      	b.n	8104b5c <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8104aa0:	68fb      	ldr	r3, [r7, #12]
 8104aa2:	681b      	ldr	r3, [r3, #0]
 8104aa4:	695b      	ldr	r3, [r3, #20]
 8104aa6:	f003 0302 	and.w	r3, r3, #2
 8104aaa:	2b02      	cmp	r3, #2
 8104aac:	d132      	bne.n	8104b14 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8104aae:	68fb      	ldr	r3, [r7, #12]
 8104ab0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104ab4:	b29b      	uxth	r3, r3
 8104ab6:	2b01      	cmp	r3, #1
 8104ab8:	d918      	bls.n	8104aec <HAL_SPI_Transmit+0x200>
 8104aba:	68fb      	ldr	r3, [r7, #12]
 8104abc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104abe:	2b00      	cmp	r3, #0
 8104ac0:	d014      	beq.n	8104aec <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8104ac2:	68fb      	ldr	r3, [r7, #12]
 8104ac4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8104ac6:	68fb      	ldr	r3, [r7, #12]
 8104ac8:	681b      	ldr	r3, [r3, #0]
 8104aca:	6812      	ldr	r2, [r2, #0]
 8104acc:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8104ace:	68fb      	ldr	r3, [r7, #12]
 8104ad0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104ad2:	1d1a      	adds	r2, r3, #4
 8104ad4:	68fb      	ldr	r3, [r7, #12]
 8104ad6:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8104ad8:	68fb      	ldr	r3, [r7, #12]
 8104ada:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104ade:	b29b      	uxth	r3, r3
 8104ae0:	3b02      	subs	r3, #2
 8104ae2:	b29a      	uxth	r2, r3
 8104ae4:	68fb      	ldr	r3, [r7, #12]
 8104ae6:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8104aea:	e037      	b.n	8104b5c <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8104aec:	68fb      	ldr	r3, [r7, #12]
 8104aee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104af0:	881a      	ldrh	r2, [r3, #0]
 8104af2:	69fb      	ldr	r3, [r7, #28]
 8104af4:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8104af6:	68fb      	ldr	r3, [r7, #12]
 8104af8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104afa:	1c9a      	adds	r2, r3, #2
 8104afc:	68fb      	ldr	r3, [r7, #12]
 8104afe:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8104b00:	68fb      	ldr	r3, [r7, #12]
 8104b02:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104b06:	b29b      	uxth	r3, r3
 8104b08:	3b01      	subs	r3, #1
 8104b0a:	b29a      	uxth	r2, r3
 8104b0c:	68fb      	ldr	r3, [r7, #12]
 8104b0e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8104b12:	e023      	b.n	8104b5c <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8104b14:	f7fd fcd8 	bl	81024c8 <HAL_GetTick>
 8104b18:	4602      	mov	r2, r0
 8104b1a:	697b      	ldr	r3, [r7, #20]
 8104b1c:	1ad3      	subs	r3, r2, r3
 8104b1e:	683a      	ldr	r2, [r7, #0]
 8104b20:	429a      	cmp	r2, r3
 8104b22:	d803      	bhi.n	8104b2c <HAL_SPI_Transmit+0x240>
 8104b24:	683b      	ldr	r3, [r7, #0]
 8104b26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104b2a:	d102      	bne.n	8104b32 <HAL_SPI_Transmit+0x246>
 8104b2c:	683b      	ldr	r3, [r7, #0]
 8104b2e:	2b00      	cmp	r3, #0
 8104b30:	d114      	bne.n	8104b5c <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8104b32:	68f8      	ldr	r0, [r7, #12]
 8104b34:	f000 fda1 	bl	810567a <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8104b38:	68fb      	ldr	r3, [r7, #12]
 8104b3a:	2200      	movs	r2, #0
 8104b3c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8104b40:	68fb      	ldr	r3, [r7, #12]
 8104b42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104b46:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8104b4a:	68fb      	ldr	r3, [r7, #12]
 8104b4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8104b50:	68fb      	ldr	r3, [r7, #12]
 8104b52:	2201      	movs	r2, #1
 8104b54:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8104b58:	2303      	movs	r3, #3
 8104b5a:	e0b1      	b.n	8104cc0 <HAL_SPI_Transmit+0x3d4>
    while (hspi->TxXferCount > 0UL)
 8104b5c:	68fb      	ldr	r3, [r7, #12]
 8104b5e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104b62:	b29b      	uxth	r3, r3
 8104b64:	2b00      	cmp	r3, #0
 8104b66:	d19b      	bne.n	8104aa0 <HAL_SPI_Transmit+0x1b4>
 8104b68:	e084      	b.n	8104c74 <HAL_SPI_Transmit+0x388>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8104b6a:	68fb      	ldr	r3, [r7, #12]
 8104b6c:	681b      	ldr	r3, [r3, #0]
 8104b6e:	695b      	ldr	r3, [r3, #20]
 8104b70:	f003 0302 	and.w	r3, r3, #2
 8104b74:	2b02      	cmp	r3, #2
 8104b76:	d152      	bne.n	8104c1e <HAL_SPI_Transmit+0x332>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8104b78:	68fb      	ldr	r3, [r7, #12]
 8104b7a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104b7e:	b29b      	uxth	r3, r3
 8104b80:	2b03      	cmp	r3, #3
 8104b82:	d918      	bls.n	8104bb6 <HAL_SPI_Transmit+0x2ca>
 8104b84:	68fb      	ldr	r3, [r7, #12]
 8104b86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104b88:	2b40      	cmp	r3, #64	; 0x40
 8104b8a:	d914      	bls.n	8104bb6 <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8104b8c:	68fb      	ldr	r3, [r7, #12]
 8104b8e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8104b90:	68fb      	ldr	r3, [r7, #12]
 8104b92:	681b      	ldr	r3, [r3, #0]
 8104b94:	6812      	ldr	r2, [r2, #0]
 8104b96:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8104b98:	68fb      	ldr	r3, [r7, #12]
 8104b9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104b9c:	1d1a      	adds	r2, r3, #4
 8104b9e:	68fb      	ldr	r3, [r7, #12]
 8104ba0:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8104ba2:	68fb      	ldr	r3, [r7, #12]
 8104ba4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104ba8:	b29b      	uxth	r3, r3
 8104baa:	3b04      	subs	r3, #4
 8104bac:	b29a      	uxth	r2, r3
 8104bae:	68fb      	ldr	r3, [r7, #12]
 8104bb0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8104bb4:	e057      	b.n	8104c66 <HAL_SPI_Transmit+0x37a>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8104bb6:	68fb      	ldr	r3, [r7, #12]
 8104bb8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104bbc:	b29b      	uxth	r3, r3
 8104bbe:	2b01      	cmp	r3, #1
 8104bc0:	d917      	bls.n	8104bf2 <HAL_SPI_Transmit+0x306>
 8104bc2:	68fb      	ldr	r3, [r7, #12]
 8104bc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104bc6:	2b00      	cmp	r3, #0
 8104bc8:	d013      	beq.n	8104bf2 <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8104bca:	68fb      	ldr	r3, [r7, #12]
 8104bcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104bce:	881a      	ldrh	r2, [r3, #0]
 8104bd0:	69fb      	ldr	r3, [r7, #28]
 8104bd2:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8104bd4:	68fb      	ldr	r3, [r7, #12]
 8104bd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104bd8:	1c9a      	adds	r2, r3, #2
 8104bda:	68fb      	ldr	r3, [r7, #12]
 8104bdc:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8104bde:	68fb      	ldr	r3, [r7, #12]
 8104be0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104be4:	b29b      	uxth	r3, r3
 8104be6:	3b02      	subs	r3, #2
 8104be8:	b29a      	uxth	r2, r3
 8104bea:	68fb      	ldr	r3, [r7, #12]
 8104bec:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8104bf0:	e039      	b.n	8104c66 <HAL_SPI_Transmit+0x37a>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8104bf2:	68fb      	ldr	r3, [r7, #12]
 8104bf4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8104bf6:	68fb      	ldr	r3, [r7, #12]
 8104bf8:	681b      	ldr	r3, [r3, #0]
 8104bfa:	3320      	adds	r3, #32
 8104bfc:	7812      	ldrb	r2, [r2, #0]
 8104bfe:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8104c00:	68fb      	ldr	r3, [r7, #12]
 8104c02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104c04:	1c5a      	adds	r2, r3, #1
 8104c06:	68fb      	ldr	r3, [r7, #12]
 8104c08:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8104c0a:	68fb      	ldr	r3, [r7, #12]
 8104c0c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104c10:	b29b      	uxth	r3, r3
 8104c12:	3b01      	subs	r3, #1
 8104c14:	b29a      	uxth	r2, r3
 8104c16:	68fb      	ldr	r3, [r7, #12]
 8104c18:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8104c1c:	e023      	b.n	8104c66 <HAL_SPI_Transmit+0x37a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8104c1e:	f7fd fc53 	bl	81024c8 <HAL_GetTick>
 8104c22:	4602      	mov	r2, r0
 8104c24:	697b      	ldr	r3, [r7, #20]
 8104c26:	1ad3      	subs	r3, r2, r3
 8104c28:	683a      	ldr	r2, [r7, #0]
 8104c2a:	429a      	cmp	r2, r3
 8104c2c:	d803      	bhi.n	8104c36 <HAL_SPI_Transmit+0x34a>
 8104c2e:	683b      	ldr	r3, [r7, #0]
 8104c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104c34:	d102      	bne.n	8104c3c <HAL_SPI_Transmit+0x350>
 8104c36:	683b      	ldr	r3, [r7, #0]
 8104c38:	2b00      	cmp	r3, #0
 8104c3a:	d114      	bne.n	8104c66 <HAL_SPI_Transmit+0x37a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8104c3c:	68f8      	ldr	r0, [r7, #12]
 8104c3e:	f000 fd1c 	bl	810567a <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8104c42:	68fb      	ldr	r3, [r7, #12]
 8104c44:	2200      	movs	r2, #0
 8104c46:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8104c4a:	68fb      	ldr	r3, [r7, #12]
 8104c4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104c50:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8104c54:	68fb      	ldr	r3, [r7, #12]
 8104c56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8104c5a:	68fb      	ldr	r3, [r7, #12]
 8104c5c:	2201      	movs	r2, #1
 8104c5e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8104c62:	2303      	movs	r3, #3
 8104c64:	e02c      	b.n	8104cc0 <HAL_SPI_Transmit+0x3d4>
    while (hspi->TxXferCount > 0UL)
 8104c66:	68fb      	ldr	r3, [r7, #12]
 8104c68:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104c6c:	b29b      	uxth	r3, r3
 8104c6e:	2b00      	cmp	r3, #0
 8104c70:	f47f af7b 	bne.w	8104b6a <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 8104c74:	683b      	ldr	r3, [r7, #0]
 8104c76:	9300      	str	r3, [sp, #0]
 8104c78:	697b      	ldr	r3, [r7, #20]
 8104c7a:	2200      	movs	r2, #0
 8104c7c:	2108      	movs	r1, #8
 8104c7e:	68f8      	ldr	r0, [r7, #12]
 8104c80:	f000 fd9b 	bl	81057ba <SPI_WaitOnFlagUntilTimeout>
 8104c84:	4603      	mov	r3, r0
 8104c86:	2b00      	cmp	r3, #0
 8104c88:	d007      	beq.n	8104c9a <HAL_SPI_Transmit+0x3ae>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8104c8a:	68fb      	ldr	r3, [r7, #12]
 8104c8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104c90:	f043 0220 	orr.w	r2, r3, #32
 8104c94:	68fb      	ldr	r3, [r7, #12]
 8104c96:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8104c9a:	68f8      	ldr	r0, [r7, #12]
 8104c9c:	f000 fced 	bl	810567a <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8104ca0:	68fb      	ldr	r3, [r7, #12]
 8104ca2:	2200      	movs	r2, #0
 8104ca4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8104ca8:	68fb      	ldr	r3, [r7, #12]
 8104caa:	2201      	movs	r2, #1
 8104cac:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8104cb0:	68fb      	ldr	r3, [r7, #12]
 8104cb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104cb6:	2b00      	cmp	r3, #0
 8104cb8:	d001      	beq.n	8104cbe <HAL_SPI_Transmit+0x3d2>
  {
    return HAL_ERROR;
 8104cba:	2301      	movs	r3, #1
 8104cbc:	e000      	b.n	8104cc0 <HAL_SPI_Transmit+0x3d4>
  }
  return errorcode;
 8104cbe:	7efb      	ldrb	r3, [r7, #27]
}
 8104cc0:	4618      	mov	r0, r3
 8104cc2:	3720      	adds	r7, #32
 8104cc4:	46bd      	mov	sp, r7
 8104cc6:	bd80      	pop	{r7, pc}

08104cc8 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8104cc8:	b580      	push	{r7, lr}
 8104cca:	b08a      	sub	sp, #40	; 0x28
 8104ccc:	af02      	add	r7, sp, #8
 8104cce:	60f8      	str	r0, [r7, #12]
 8104cd0:	60b9      	str	r1, [r7, #8]
 8104cd2:	603b      	str	r3, [r7, #0]
 8104cd4:	4613      	mov	r3, r2
 8104cd6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8104cd8:	2300      	movs	r3, #0
 8104cda:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8104cdc:	68fb      	ldr	r3, [r7, #12]
 8104cde:	681b      	ldr	r3, [r3, #0]
 8104ce0:	3330      	adds	r3, #48	; 0x30
 8104ce2:	61bb      	str	r3, [r7, #24]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8104ce4:	68fb      	ldr	r3, [r7, #12]
 8104ce6:	685b      	ldr	r3, [r3, #4]
 8104ce8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8104cec:	d112      	bne.n	8104d14 <HAL_SPI_Receive+0x4c>
 8104cee:	68fb      	ldr	r3, [r7, #12]
 8104cf0:	689b      	ldr	r3, [r3, #8]
 8104cf2:	2b00      	cmp	r3, #0
 8104cf4:	d10e      	bne.n	8104d14 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8104cf6:	68fb      	ldr	r3, [r7, #12]
 8104cf8:	2204      	movs	r2, #4
 8104cfa:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8104cfe:	88fa      	ldrh	r2, [r7, #6]
 8104d00:	683b      	ldr	r3, [r7, #0]
 8104d02:	9300      	str	r3, [sp, #0]
 8104d04:	4613      	mov	r3, r2
 8104d06:	68ba      	ldr	r2, [r7, #8]
 8104d08:	68b9      	ldr	r1, [r7, #8]
 8104d0a:	68f8      	ldr	r0, [r7, #12]
 8104d0c:	f000 f9cc 	bl	81050a8 <HAL_SPI_TransmitReceive>
 8104d10:	4603      	mov	r3, r0
 8104d12:	e1c5      	b.n	81050a0 <HAL_SPI_Receive+0x3d8>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8104d14:	68fb      	ldr	r3, [r7, #12]
 8104d16:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8104d1a:	2b01      	cmp	r3, #1
 8104d1c:	d101      	bne.n	8104d22 <HAL_SPI_Receive+0x5a>
 8104d1e:	2302      	movs	r3, #2
 8104d20:	e1be      	b.n	81050a0 <HAL_SPI_Receive+0x3d8>
 8104d22:	68fb      	ldr	r3, [r7, #12]
 8104d24:	2201      	movs	r2, #1
 8104d26:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8104d2a:	f7fd fbcd 	bl	81024c8 <HAL_GetTick>
 8104d2e:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8104d30:	68fb      	ldr	r3, [r7, #12]
 8104d32:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8104d36:	b2db      	uxtb	r3, r3
 8104d38:	2b01      	cmp	r3, #1
 8104d3a:	d007      	beq.n	8104d4c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_BUSY;
 8104d3c:	2302      	movs	r3, #2
 8104d3e:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 8104d40:	68fb      	ldr	r3, [r7, #12]
 8104d42:	2200      	movs	r2, #0
 8104d44:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8104d48:	7ffb      	ldrb	r3, [r7, #31]
 8104d4a:	e1a9      	b.n	81050a0 <HAL_SPI_Receive+0x3d8>
  }

  if ((pData == NULL) || (Size == 0UL))
 8104d4c:	68bb      	ldr	r3, [r7, #8]
 8104d4e:	2b00      	cmp	r3, #0
 8104d50:	d002      	beq.n	8104d58 <HAL_SPI_Receive+0x90>
 8104d52:	88fb      	ldrh	r3, [r7, #6]
 8104d54:	2b00      	cmp	r3, #0
 8104d56:	d107      	bne.n	8104d68 <HAL_SPI_Receive+0xa0>
  {
    errorcode = HAL_ERROR;
 8104d58:	2301      	movs	r3, #1
 8104d5a:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 8104d5c:	68fb      	ldr	r3, [r7, #12]
 8104d5e:	2200      	movs	r2, #0
 8104d60:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8104d64:	7ffb      	ldrb	r3, [r7, #31]
 8104d66:	e19b      	b.n	81050a0 <HAL_SPI_Receive+0x3d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8104d68:	68fb      	ldr	r3, [r7, #12]
 8104d6a:	2204      	movs	r2, #4
 8104d6c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8104d70:	68fb      	ldr	r3, [r7, #12]
 8104d72:	2200      	movs	r2, #0
 8104d74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8104d78:	68fb      	ldr	r3, [r7, #12]
 8104d7a:	68ba      	ldr	r2, [r7, #8]
 8104d7c:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 8104d7e:	68fb      	ldr	r3, [r7, #12]
 8104d80:	88fa      	ldrh	r2, [r7, #6]
 8104d82:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 8104d86:	68fb      	ldr	r3, [r7, #12]
 8104d88:	88fa      	ldrh	r2, [r7, #6]
 8104d8a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8104d8e:	68fb      	ldr	r3, [r7, #12]
 8104d90:	2200      	movs	r2, #0
 8104d92:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8104d94:	68fb      	ldr	r3, [r7, #12]
 8104d96:	2200      	movs	r2, #0
 8104d98:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8104d9c:	68fb      	ldr	r3, [r7, #12]
 8104d9e:	2200      	movs	r2, #0
 8104da0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 8104da4:	68fb      	ldr	r3, [r7, #12]
 8104da6:	2200      	movs	r2, #0
 8104da8:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 8104daa:	68fb      	ldr	r3, [r7, #12]
 8104dac:	2200      	movs	r2, #0
 8104dae:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8104db0:	68fb      	ldr	r3, [r7, #12]
 8104db2:	689b      	ldr	r3, [r3, #8]
 8104db4:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8104db8:	d107      	bne.n	8104dca <HAL_SPI_Receive+0x102>
  {
    SPI_1LINE_RX(hspi);
 8104dba:	68fb      	ldr	r3, [r7, #12]
 8104dbc:	681b      	ldr	r3, [r3, #0]
 8104dbe:	681a      	ldr	r2, [r3, #0]
 8104dc0:	68fb      	ldr	r3, [r7, #12]
 8104dc2:	681b      	ldr	r3, [r3, #0]
 8104dc4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8104dc8:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8104dca:	68fb      	ldr	r3, [r7, #12]
 8104dcc:	681b      	ldr	r3, [r3, #0]
 8104dce:	685b      	ldr	r3, [r3, #4]
 8104dd0:	0c1b      	lsrs	r3, r3, #16
 8104dd2:	041b      	lsls	r3, r3, #16
 8104dd4:	88f9      	ldrh	r1, [r7, #6]
 8104dd6:	68fa      	ldr	r2, [r7, #12]
 8104dd8:	6812      	ldr	r2, [r2, #0]
 8104dda:	430b      	orrs	r3, r1
 8104ddc:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8104dde:	68fb      	ldr	r3, [r7, #12]
 8104de0:	681b      	ldr	r3, [r3, #0]
 8104de2:	681a      	ldr	r2, [r3, #0]
 8104de4:	68fb      	ldr	r3, [r7, #12]
 8104de6:	681b      	ldr	r3, [r3, #0]
 8104de8:	f042 0201 	orr.w	r2, r2, #1
 8104dec:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8104dee:	68fb      	ldr	r3, [r7, #12]
 8104df0:	685b      	ldr	r3, [r3, #4]
 8104df2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8104df6:	d107      	bne.n	8104e08 <HAL_SPI_Receive+0x140>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8104df8:	68fb      	ldr	r3, [r7, #12]
 8104dfa:	681b      	ldr	r3, [r3, #0]
 8104dfc:	681a      	ldr	r2, [r3, #0]
 8104dfe:	68fb      	ldr	r3, [r7, #12]
 8104e00:	681b      	ldr	r3, [r3, #0]
 8104e02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8104e06:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8104e08:	68fb      	ldr	r3, [r7, #12]
 8104e0a:	68db      	ldr	r3, [r3, #12]
 8104e0c:	2b0f      	cmp	r3, #15
 8104e0e:	d948      	bls.n	8104ea2 <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8104e10:	e040      	b.n	8104e94 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 8104e12:	68fb      	ldr	r3, [r7, #12]
 8104e14:	681b      	ldr	r3, [r3, #0]
 8104e16:	695a      	ldr	r2, [r3, #20]
 8104e18:	f248 0308 	movw	r3, #32776	; 0x8008
 8104e1c:	4013      	ands	r3, r2
 8104e1e:	2b00      	cmp	r3, #0
 8104e20:	d014      	beq.n	8104e4c <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8104e22:	68fb      	ldr	r3, [r7, #12]
 8104e24:	681a      	ldr	r2, [r3, #0]
 8104e26:	68fb      	ldr	r3, [r7, #12]
 8104e28:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104e2a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8104e2c:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8104e2e:	68fb      	ldr	r3, [r7, #12]
 8104e30:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104e32:	1d1a      	adds	r2, r3, #4
 8104e34:	68fb      	ldr	r3, [r7, #12]
 8104e36:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8104e38:	68fb      	ldr	r3, [r7, #12]
 8104e3a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8104e3e:	b29b      	uxth	r3, r3
 8104e40:	3b01      	subs	r3, #1
 8104e42:	b29a      	uxth	r2, r3
 8104e44:	68fb      	ldr	r3, [r7, #12]
 8104e46:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8104e4a:	e023      	b.n	8104e94 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8104e4c:	f7fd fb3c 	bl	81024c8 <HAL_GetTick>
 8104e50:	4602      	mov	r2, r0
 8104e52:	697b      	ldr	r3, [r7, #20]
 8104e54:	1ad3      	subs	r3, r2, r3
 8104e56:	683a      	ldr	r2, [r7, #0]
 8104e58:	429a      	cmp	r2, r3
 8104e5a:	d803      	bhi.n	8104e64 <HAL_SPI_Receive+0x19c>
 8104e5c:	683b      	ldr	r3, [r7, #0]
 8104e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104e62:	d102      	bne.n	8104e6a <HAL_SPI_Receive+0x1a2>
 8104e64:	683b      	ldr	r3, [r7, #0]
 8104e66:	2b00      	cmp	r3, #0
 8104e68:	d114      	bne.n	8104e94 <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8104e6a:	68f8      	ldr	r0, [r7, #12]
 8104e6c:	f000 fc05 	bl	810567a <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8104e70:	68fb      	ldr	r3, [r7, #12]
 8104e72:	2200      	movs	r2, #0
 8104e74:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8104e78:	68fb      	ldr	r3, [r7, #12]
 8104e7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104e7e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8104e82:	68fb      	ldr	r3, [r7, #12]
 8104e84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8104e88:	68fb      	ldr	r3, [r7, #12]
 8104e8a:	2201      	movs	r2, #1
 8104e8c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8104e90:	2303      	movs	r3, #3
 8104e92:	e105      	b.n	81050a0 <HAL_SPI_Receive+0x3d8>
    while (hspi->RxXferCount > 0UL)
 8104e94:	68fb      	ldr	r3, [r7, #12]
 8104e96:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8104e9a:	b29b      	uxth	r3, r3
 8104e9c:	2b00      	cmp	r3, #0
 8104e9e:	d1b8      	bne.n	8104e12 <HAL_SPI_Receive+0x14a>
 8104ea0:	e0eb      	b.n	810507a <HAL_SPI_Receive+0x3b2>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8104ea2:	68fb      	ldr	r3, [r7, #12]
 8104ea4:	68db      	ldr	r3, [r3, #12]
 8104ea6:	2b07      	cmp	r3, #7
 8104ea8:	f240 80e0 	bls.w	810506c <HAL_SPI_Receive+0x3a4>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8104eac:	e05b      	b.n	8104f66 <HAL_SPI_Receive+0x29e>
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 8104eae:	68fb      	ldr	r3, [r7, #12]
 8104eb0:	681b      	ldr	r3, [r3, #0]
 8104eb2:	695b      	ldr	r3, [r3, #20]
 8104eb4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8104eb8:	2b00      	cmp	r3, #0
 8104eba:	d030      	beq.n	8104f1e <HAL_SPI_Receive+0x256>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8104ebc:	68fb      	ldr	r3, [r7, #12]
 8104ebe:	681b      	ldr	r3, [r3, #0]
 8104ec0:	695b      	ldr	r3, [r3, #20]
 8104ec2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8104ec6:	2b00      	cmp	r3, #0
 8104ec8:	d014      	beq.n	8104ef4 <HAL_SPI_Receive+0x22c>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8104eca:	68fb      	ldr	r3, [r7, #12]
 8104ecc:	681a      	ldr	r2, [r3, #0]
 8104ece:	68fb      	ldr	r3, [r7, #12]
 8104ed0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104ed2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8104ed4:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8104ed6:	68fb      	ldr	r3, [r7, #12]
 8104ed8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104eda:	1d1a      	adds	r2, r3, #4
 8104edc:	68fb      	ldr	r3, [r7, #12]
 8104ede:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8104ee0:	68fb      	ldr	r3, [r7, #12]
 8104ee2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8104ee6:	b29b      	uxth	r3, r3
 8104ee8:	3b02      	subs	r3, #2
 8104eea:	b29a      	uxth	r2, r3
 8104eec:	68fb      	ldr	r3, [r7, #12]
 8104eee:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8104ef2:	e038      	b.n	8104f66 <HAL_SPI_Receive+0x29e>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8104ef4:	68fb      	ldr	r3, [r7, #12]
 8104ef6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104ef8:	69ba      	ldr	r2, [r7, #24]
 8104efa:	8812      	ldrh	r2, [r2, #0]
 8104efc:	b292      	uxth	r2, r2
 8104efe:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8104f00:	68fb      	ldr	r3, [r7, #12]
 8104f02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104f04:	1c9a      	adds	r2, r3, #2
 8104f06:	68fb      	ldr	r3, [r7, #12]
 8104f08:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8104f0a:	68fb      	ldr	r3, [r7, #12]
 8104f0c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8104f10:	b29b      	uxth	r3, r3
 8104f12:	3b01      	subs	r3, #1
 8104f14:	b29a      	uxth	r2, r3
 8104f16:	68fb      	ldr	r3, [r7, #12]
 8104f18:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8104f1c:	e023      	b.n	8104f66 <HAL_SPI_Receive+0x29e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8104f1e:	f7fd fad3 	bl	81024c8 <HAL_GetTick>
 8104f22:	4602      	mov	r2, r0
 8104f24:	697b      	ldr	r3, [r7, #20]
 8104f26:	1ad3      	subs	r3, r2, r3
 8104f28:	683a      	ldr	r2, [r7, #0]
 8104f2a:	429a      	cmp	r2, r3
 8104f2c:	d803      	bhi.n	8104f36 <HAL_SPI_Receive+0x26e>
 8104f2e:	683b      	ldr	r3, [r7, #0]
 8104f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104f34:	d102      	bne.n	8104f3c <HAL_SPI_Receive+0x274>
 8104f36:	683b      	ldr	r3, [r7, #0]
 8104f38:	2b00      	cmp	r3, #0
 8104f3a:	d114      	bne.n	8104f66 <HAL_SPI_Receive+0x29e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8104f3c:	68f8      	ldr	r0, [r7, #12]
 8104f3e:	f000 fb9c 	bl	810567a <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8104f42:	68fb      	ldr	r3, [r7, #12]
 8104f44:	2200      	movs	r2, #0
 8104f46:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8104f4a:	68fb      	ldr	r3, [r7, #12]
 8104f4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104f50:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8104f54:	68fb      	ldr	r3, [r7, #12]
 8104f56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8104f5a:	68fb      	ldr	r3, [r7, #12]
 8104f5c:	2201      	movs	r2, #1
 8104f5e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8104f62:	2303      	movs	r3, #3
 8104f64:	e09c      	b.n	81050a0 <HAL_SPI_Receive+0x3d8>
    while (hspi->RxXferCount > 0UL)
 8104f66:	68fb      	ldr	r3, [r7, #12]
 8104f68:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8104f6c:	b29b      	uxth	r3, r3
 8104f6e:	2b00      	cmp	r3, #0
 8104f70:	d19d      	bne.n	8104eae <HAL_SPI_Receive+0x1e6>
 8104f72:	e082      	b.n	810507a <HAL_SPI_Receive+0x3b2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 8104f74:	68fb      	ldr	r3, [r7, #12]
 8104f76:	681b      	ldr	r3, [r3, #0]
 8104f78:	695b      	ldr	r3, [r3, #20]
 8104f7a:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8104f7e:	2b00      	cmp	r3, #0
 8104f80:	d050      	beq.n	8105024 <HAL_SPI_Receive+0x35c>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8104f82:	68fb      	ldr	r3, [r7, #12]
 8104f84:	681b      	ldr	r3, [r3, #0]
 8104f86:	695b      	ldr	r3, [r3, #20]
 8104f88:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8104f8c:	2b00      	cmp	r3, #0
 8104f8e:	d014      	beq.n	8104fba <HAL_SPI_Receive+0x2f2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8104f90:	68fb      	ldr	r3, [r7, #12]
 8104f92:	681a      	ldr	r2, [r3, #0]
 8104f94:	68fb      	ldr	r3, [r7, #12]
 8104f96:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104f98:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8104f9a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8104f9c:	68fb      	ldr	r3, [r7, #12]
 8104f9e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104fa0:	1d1a      	adds	r2, r3, #4
 8104fa2:	68fb      	ldr	r3, [r7, #12]
 8104fa4:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8104fa6:	68fb      	ldr	r3, [r7, #12]
 8104fa8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8104fac:	b29b      	uxth	r3, r3
 8104fae:	3b04      	subs	r3, #4
 8104fb0:	b29a      	uxth	r2, r3
 8104fb2:	68fb      	ldr	r3, [r7, #12]
 8104fb4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8104fb8:	e058      	b.n	810506c <HAL_SPI_Receive+0x3a4>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 8104fba:	68fb      	ldr	r3, [r7, #12]
 8104fbc:	681b      	ldr	r3, [r3, #0]
 8104fbe:	695b      	ldr	r3, [r3, #20]
 8104fc0:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 8104fc4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8104fc8:	d914      	bls.n	8104ff4 <HAL_SPI_Receive+0x32c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8104fca:	68fb      	ldr	r3, [r7, #12]
 8104fcc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104fce:	69ba      	ldr	r2, [r7, #24]
 8104fd0:	8812      	ldrh	r2, [r2, #0]
 8104fd2:	b292      	uxth	r2, r2
 8104fd4:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8104fd6:	68fb      	ldr	r3, [r7, #12]
 8104fd8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104fda:	1c9a      	adds	r2, r3, #2
 8104fdc:	68fb      	ldr	r3, [r7, #12]
 8104fde:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8104fe0:	68fb      	ldr	r3, [r7, #12]
 8104fe2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8104fe6:	b29b      	uxth	r3, r3
 8104fe8:	3b02      	subs	r3, #2
 8104fea:	b29a      	uxth	r2, r3
 8104fec:	68fb      	ldr	r3, [r7, #12]
 8104fee:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8104ff2:	e03b      	b.n	810506c <HAL_SPI_Receive+0x3a4>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8104ff4:	68fb      	ldr	r3, [r7, #12]
 8104ff6:	681b      	ldr	r3, [r3, #0]
 8104ff8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8104ffc:	68fb      	ldr	r3, [r7, #12]
 8104ffe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105000:	7812      	ldrb	r2, [r2, #0]
 8105002:	b2d2      	uxtb	r2, r2
 8105004:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8105006:	68fb      	ldr	r3, [r7, #12]
 8105008:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810500a:	1c5a      	adds	r2, r3, #1
 810500c:	68fb      	ldr	r3, [r7, #12]
 810500e:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8105010:	68fb      	ldr	r3, [r7, #12]
 8105012:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8105016:	b29b      	uxth	r3, r3
 8105018:	3b01      	subs	r3, #1
 810501a:	b29a      	uxth	r2, r3
 810501c:	68fb      	ldr	r3, [r7, #12]
 810501e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8105022:	e023      	b.n	810506c <HAL_SPI_Receive+0x3a4>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8105024:	f7fd fa50 	bl	81024c8 <HAL_GetTick>
 8105028:	4602      	mov	r2, r0
 810502a:	697b      	ldr	r3, [r7, #20]
 810502c:	1ad3      	subs	r3, r2, r3
 810502e:	683a      	ldr	r2, [r7, #0]
 8105030:	429a      	cmp	r2, r3
 8105032:	d803      	bhi.n	810503c <HAL_SPI_Receive+0x374>
 8105034:	683b      	ldr	r3, [r7, #0]
 8105036:	f1b3 3fff 	cmp.w	r3, #4294967295
 810503a:	d102      	bne.n	8105042 <HAL_SPI_Receive+0x37a>
 810503c:	683b      	ldr	r3, [r7, #0]
 810503e:	2b00      	cmp	r3, #0
 8105040:	d114      	bne.n	810506c <HAL_SPI_Receive+0x3a4>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8105042:	68f8      	ldr	r0, [r7, #12]
 8105044:	f000 fb19 	bl	810567a <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8105048:	68fb      	ldr	r3, [r7, #12]
 810504a:	2200      	movs	r2, #0
 810504c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8105050:	68fb      	ldr	r3, [r7, #12]
 8105052:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105056:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 810505a:	68fb      	ldr	r3, [r7, #12]
 810505c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8105060:	68fb      	ldr	r3, [r7, #12]
 8105062:	2201      	movs	r2, #1
 8105064:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8105068:	2303      	movs	r3, #3
 810506a:	e019      	b.n	81050a0 <HAL_SPI_Receive+0x3d8>
    while (hspi->RxXferCount > 0UL)
 810506c:	68fb      	ldr	r3, [r7, #12]
 810506e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8105072:	b29b      	uxth	r3, r3
 8105074:	2b00      	cmp	r3, #0
 8105076:	f47f af7d 	bne.w	8104f74 <HAL_SPI_Receive+0x2ac>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 810507a:	68f8      	ldr	r0, [r7, #12]
 810507c:	f000 fafd 	bl	810567a <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8105080:	68fb      	ldr	r3, [r7, #12]
 8105082:	2200      	movs	r2, #0
 8105084:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8105088:	68fb      	ldr	r3, [r7, #12]
 810508a:	2201      	movs	r2, #1
 810508c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8105090:	68fb      	ldr	r3, [r7, #12]
 8105092:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105096:	2b00      	cmp	r3, #0
 8105098:	d001      	beq.n	810509e <HAL_SPI_Receive+0x3d6>
  {
    return HAL_ERROR;
 810509a:	2301      	movs	r3, #1
 810509c:	e000      	b.n	81050a0 <HAL_SPI_Receive+0x3d8>
  }
  return errorcode;
 810509e:	7ffb      	ldrb	r3, [r7, #31]
}
 81050a0:	4618      	mov	r0, r3
 81050a2:	3720      	adds	r7, #32
 81050a4:	46bd      	mov	sp, r7
 81050a6:	bd80      	pop	{r7, pc}

081050a8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 81050a8:	b580      	push	{r7, lr}
 81050aa:	b08e      	sub	sp, #56	; 0x38
 81050ac:	af02      	add	r7, sp, #8
 81050ae:	60f8      	str	r0, [r7, #12]
 81050b0:	60b9      	str	r1, [r7, #8]
 81050b2:	607a      	str	r2, [r7, #4]
 81050b4:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 81050b6:	2300      	movs	r3, #0
 81050b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 81050bc:	68fb      	ldr	r3, [r7, #12]
 81050be:	681b      	ldr	r3, [r3, #0]
 81050c0:	3320      	adds	r3, #32
 81050c2:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 81050c4:	68fb      	ldr	r3, [r7, #12]
 81050c6:	681b      	ldr	r3, [r3, #0]
 81050c8:	3330      	adds	r3, #48	; 0x30
 81050ca:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 81050cc:	68fb      	ldr	r3, [r7, #12]
 81050ce:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81050d2:	2b01      	cmp	r3, #1
 81050d4:	d101      	bne.n	81050da <HAL_SPI_TransmitReceive+0x32>
 81050d6:	2302      	movs	r3, #2
 81050d8:	e2cb      	b.n	8105672 <HAL_SPI_TransmitReceive+0x5ca>
 81050da:	68fb      	ldr	r3, [r7, #12]
 81050dc:	2201      	movs	r2, #1
 81050de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 81050e2:	f7fd f9f1 	bl	81024c8 <HAL_GetTick>
 81050e6:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 81050e8:	887b      	ldrh	r3, [r7, #2]
 81050ea:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 81050ec:	887b      	ldrh	r3, [r7, #2]
 81050ee:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 81050f0:	68fb      	ldr	r3, [r7, #12]
 81050f2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 81050f6:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 81050f8:	68fb      	ldr	r3, [r7, #12]
 81050fa:	685b      	ldr	r3, [r3, #4]
 81050fc:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 81050fe:	7efb      	ldrb	r3, [r7, #27]
 8105100:	2b01      	cmp	r3, #1
 8105102:	d014      	beq.n	810512e <HAL_SPI_TransmitReceive+0x86>
 8105104:	697b      	ldr	r3, [r7, #20]
 8105106:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 810510a:	d106      	bne.n	810511a <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && \
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 810510c:	68fb      	ldr	r3, [r7, #12]
 810510e:	689b      	ldr	r3, [r3, #8]
        ((tmp_mode == SPI_MODE_MASTER) && \
 8105110:	2b00      	cmp	r3, #0
 8105112:	d102      	bne.n	810511a <HAL_SPI_TransmitReceive+0x72>
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 8105114:	7efb      	ldrb	r3, [r7, #27]
 8105116:	2b04      	cmp	r3, #4
 8105118:	d009      	beq.n	810512e <HAL_SPI_TransmitReceive+0x86>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 810511a:	2302      	movs	r3, #2
 810511c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8105120:	68fb      	ldr	r3, [r7, #12]
 8105122:	2200      	movs	r2, #0
 8105124:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8105128:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 810512c:	e2a1      	b.n	8105672 <HAL_SPI_TransmitReceive+0x5ca>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 810512e:	68bb      	ldr	r3, [r7, #8]
 8105130:	2b00      	cmp	r3, #0
 8105132:	d005      	beq.n	8105140 <HAL_SPI_TransmitReceive+0x98>
 8105134:	687b      	ldr	r3, [r7, #4]
 8105136:	2b00      	cmp	r3, #0
 8105138:	d002      	beq.n	8105140 <HAL_SPI_TransmitReceive+0x98>
 810513a:	887b      	ldrh	r3, [r7, #2]
 810513c:	2b00      	cmp	r3, #0
 810513e:	d109      	bne.n	8105154 <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 8105140:	2301      	movs	r3, #1
 8105142:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8105146:	68fb      	ldr	r3, [r7, #12]
 8105148:	2200      	movs	r2, #0
 810514a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 810514e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8105152:	e28e      	b.n	8105672 <HAL_SPI_TransmitReceive+0x5ca>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8105154:	68fb      	ldr	r3, [r7, #12]
 8105156:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 810515a:	b2db      	uxtb	r3, r3
 810515c:	2b04      	cmp	r3, #4
 810515e:	d003      	beq.n	8105168 <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8105160:	68fb      	ldr	r3, [r7, #12]
 8105162:	2205      	movs	r2, #5
 8105164:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8105168:	68fb      	ldr	r3, [r7, #12]
 810516a:	2200      	movs	r2, #0
 810516c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8105170:	68fb      	ldr	r3, [r7, #12]
 8105172:	687a      	ldr	r2, [r7, #4]
 8105174:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 8105176:	68fb      	ldr	r3, [r7, #12]
 8105178:	887a      	ldrh	r2, [r7, #2]
 810517a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 810517e:	68fb      	ldr	r3, [r7, #12]
 8105180:	887a      	ldrh	r2, [r7, #2]
 8105182:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8105186:	68fb      	ldr	r3, [r7, #12]
 8105188:	68ba      	ldr	r2, [r7, #8]
 810518a:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 810518c:	68fb      	ldr	r3, [r7, #12]
 810518e:	887a      	ldrh	r2, [r7, #2]
 8105190:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 8105194:	68fb      	ldr	r3, [r7, #12]
 8105196:	887a      	ldrh	r2, [r7, #2]
 8105198:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 810519c:	68fb      	ldr	r3, [r7, #12]
 810519e:	2200      	movs	r2, #0
 81051a0:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 81051a2:	68fb      	ldr	r3, [r7, #12]
 81051a4:	2200      	movs	r2, #0
 81051a6:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 81051a8:	68fb      	ldr	r3, [r7, #12]
 81051aa:	681b      	ldr	r3, [r3, #0]
 81051ac:	685b      	ldr	r3, [r3, #4]
 81051ae:	0c1b      	lsrs	r3, r3, #16
 81051b0:	041b      	lsls	r3, r3, #16
 81051b2:	8879      	ldrh	r1, [r7, #2]
 81051b4:	68fa      	ldr	r2, [r7, #12]
 81051b6:	6812      	ldr	r2, [r2, #0]
 81051b8:	430b      	orrs	r3, r1
 81051ba:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 81051bc:	68fb      	ldr	r3, [r7, #12]
 81051be:	681b      	ldr	r3, [r3, #0]
 81051c0:	681a      	ldr	r2, [r3, #0]
 81051c2:	68fb      	ldr	r3, [r7, #12]
 81051c4:	681b      	ldr	r3, [r3, #0]
 81051c6:	f042 0201 	orr.w	r2, r2, #1
 81051ca:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 81051cc:	68fb      	ldr	r3, [r7, #12]
 81051ce:	685b      	ldr	r3, [r3, #4]
 81051d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81051d4:	d107      	bne.n	81051e6 <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 81051d6:	68fb      	ldr	r3, [r7, #12]
 81051d8:	681b      	ldr	r3, [r3, #0]
 81051da:	681a      	ldr	r2, [r3, #0]
 81051dc:	68fb      	ldr	r3, [r7, #12]
 81051de:	681b      	ldr	r3, [r3, #0]
 81051e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 81051e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 81051e6:	68fb      	ldr	r3, [r7, #12]
 81051e8:	68db      	ldr	r3, [r3, #12]
 81051ea:	2b0f      	cmp	r3, #15
 81051ec:	d970      	bls.n	81052d0 <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 81051ee:	e068      	b.n	81052c2 <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 81051f0:	68fb      	ldr	r3, [r7, #12]
 81051f2:	681b      	ldr	r3, [r3, #0]
 81051f4:	695b      	ldr	r3, [r3, #20]
 81051f6:	f003 0302 	and.w	r3, r3, #2
 81051fa:	2b02      	cmp	r3, #2
 81051fc:	d11a      	bne.n	8105234 <HAL_SPI_TransmitReceive+0x18c>
 81051fe:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8105200:	2b00      	cmp	r3, #0
 8105202:	d017      	beq.n	8105234 <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8105204:	68fb      	ldr	r3, [r7, #12]
 8105206:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8105208:	68fb      	ldr	r3, [r7, #12]
 810520a:	681b      	ldr	r3, [r3, #0]
 810520c:	6812      	ldr	r2, [r2, #0]
 810520e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8105210:	68fb      	ldr	r3, [r7, #12]
 8105212:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8105214:	1d1a      	adds	r2, r3, #4
 8105216:	68fb      	ldr	r3, [r7, #12]
 8105218:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 810521a:	68fb      	ldr	r3, [r7, #12]
 810521c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8105220:	b29b      	uxth	r3, r3
 8105222:	3b01      	subs	r3, #1
 8105224:	b29a      	uxth	r2, r3
 8105226:	68fb      	ldr	r3, [r7, #12]
 8105228:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 810522c:	68fb      	ldr	r3, [r7, #12]
 810522e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8105232:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 8105234:	68fb      	ldr	r3, [r7, #12]
 8105236:	681b      	ldr	r3, [r3, #0]
 8105238:	695a      	ldr	r2, [r3, #20]
 810523a:	f248 0308 	movw	r3, #32776	; 0x8008
 810523e:	4013      	ands	r3, r2
 8105240:	2b00      	cmp	r3, #0
 8105242:	d01a      	beq.n	810527a <HAL_SPI_TransmitReceive+0x1d2>
 8105244:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8105246:	2b00      	cmp	r3, #0
 8105248:	d017      	beq.n	810527a <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 810524a:	68fb      	ldr	r3, [r7, #12]
 810524c:	681a      	ldr	r2, [r3, #0]
 810524e:	68fb      	ldr	r3, [r7, #12]
 8105250:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105252:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8105254:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8105256:	68fb      	ldr	r3, [r7, #12]
 8105258:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810525a:	1d1a      	adds	r2, r3, #4
 810525c:	68fb      	ldr	r3, [r7, #12]
 810525e:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 8105260:	68fb      	ldr	r3, [r7, #12]
 8105262:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8105266:	b29b      	uxth	r3, r3
 8105268:	3b01      	subs	r3, #1
 810526a:	b29a      	uxth	r2, r3
 810526c:	68fb      	ldr	r3, [r7, #12]
 810526e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8105272:	68fb      	ldr	r3, [r7, #12]
 8105274:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8105278:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 810527a:	f7fd f925 	bl	81024c8 <HAL_GetTick>
 810527e:	4602      	mov	r2, r0
 8105280:	69fb      	ldr	r3, [r7, #28]
 8105282:	1ad3      	subs	r3, r2, r3
 8105284:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8105286:	429a      	cmp	r2, r3
 8105288:	d803      	bhi.n	8105292 <HAL_SPI_TransmitReceive+0x1ea>
 810528a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810528c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105290:	d102      	bne.n	8105298 <HAL_SPI_TransmitReceive+0x1f0>
 8105292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105294:	2b00      	cmp	r3, #0
 8105296:	d114      	bne.n	81052c2 <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8105298:	68f8      	ldr	r0, [r7, #12]
 810529a:	f000 f9ee 	bl	810567a <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 810529e:	68fb      	ldr	r3, [r7, #12]
 81052a0:	2200      	movs	r2, #0
 81052a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81052a6:	68fb      	ldr	r3, [r7, #12]
 81052a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81052ac:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 81052b0:	68fb      	ldr	r3, [r7, #12]
 81052b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 81052b6:	68fb      	ldr	r3, [r7, #12]
 81052b8:	2201      	movs	r2, #1
 81052ba:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 81052be:	2303      	movs	r3, #3
 81052c0:	e1d7      	b.n	8105672 <HAL_SPI_TransmitReceive+0x5ca>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 81052c2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 81052c4:	2b00      	cmp	r3, #0
 81052c6:	d193      	bne.n	81051f0 <HAL_SPI_TransmitReceive+0x148>
 81052c8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 81052ca:	2b00      	cmp	r3, #0
 81052cc:	d190      	bne.n	81051f0 <HAL_SPI_TransmitReceive+0x148>
 81052ce:	e1a9      	b.n	8105624 <HAL_SPI_TransmitReceive+0x57c>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 81052d0:	68fb      	ldr	r3, [r7, #12]
 81052d2:	68db      	ldr	r3, [r3, #12]
 81052d4:	2b07      	cmp	r3, #7
 81052d6:	f240 819d 	bls.w	8105614 <HAL_SPI_TransmitReceive+0x56c>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 81052da:	e0a6      	b.n	810542a <HAL_SPI_TransmitReceive+0x382>
    {
      /* Check TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 81052dc:	68fb      	ldr	r3, [r7, #12]
 81052de:	681b      	ldr	r3, [r3, #0]
 81052e0:	695b      	ldr	r3, [r3, #20]
 81052e2:	f003 0302 	and.w	r3, r3, #2
 81052e6:	2b02      	cmp	r3, #2
 81052e8:	d139      	bne.n	810535e <HAL_SPI_TransmitReceive+0x2b6>
 81052ea:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 81052ec:	2b00      	cmp	r3, #0
 81052ee:	d036      	beq.n	810535e <HAL_SPI_TransmitReceive+0x2b6>
      {
        if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 81052f0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 81052f2:	2b01      	cmp	r3, #1
 81052f4:	d91c      	bls.n	8105330 <HAL_SPI_TransmitReceive+0x288>
 81052f6:	68fb      	ldr	r3, [r7, #12]
 81052f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81052fa:	2b00      	cmp	r3, #0
 81052fc:	d018      	beq.n	8105330 <HAL_SPI_TransmitReceive+0x288>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 81052fe:	68fb      	ldr	r3, [r7, #12]
 8105300:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8105302:	68fb      	ldr	r3, [r7, #12]
 8105304:	681b      	ldr	r3, [r3, #0]
 8105306:	6812      	ldr	r2, [r2, #0]
 8105308:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 810530a:	68fb      	ldr	r3, [r7, #12]
 810530c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810530e:	1d1a      	adds	r2, r3, #4
 8105310:	68fb      	ldr	r3, [r7, #12]
 8105312:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8105314:	68fb      	ldr	r3, [r7, #12]
 8105316:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810531a:	b29b      	uxth	r3, r3
 810531c:	3b02      	subs	r3, #2
 810531e:	b29a      	uxth	r2, r3
 8105320:	68fb      	ldr	r3, [r7, #12]
 8105322:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8105326:	68fb      	ldr	r3, [r7, #12]
 8105328:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810532c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 810532e:	e016      	b.n	810535e <HAL_SPI_TransmitReceive+0x2b6>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8105330:	68fb      	ldr	r3, [r7, #12]
 8105332:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8105334:	881a      	ldrh	r2, [r3, #0]
 8105336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8105338:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 810533a:	68fb      	ldr	r3, [r7, #12]
 810533c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810533e:	1c9a      	adds	r2, r3, #2
 8105340:	68fb      	ldr	r3, [r7, #12]
 8105342:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8105344:	68fb      	ldr	r3, [r7, #12]
 8105346:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810534a:	b29b      	uxth	r3, r3
 810534c:	3b01      	subs	r3, #1
 810534e:	b29a      	uxth	r2, r3
 8105350:	68fb      	ldr	r3, [r7, #12]
 8105352:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8105356:	68fb      	ldr	r3, [r7, #12]
 8105358:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810535c:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Check RXWNE/FRLVL flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 810535e:	68fb      	ldr	r3, [r7, #12]
 8105360:	681b      	ldr	r3, [r3, #0]
 8105362:	695b      	ldr	r3, [r3, #20]
 8105364:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8105368:	2b00      	cmp	r3, #0
 810536a:	d03a      	beq.n	81053e2 <HAL_SPI_TransmitReceive+0x33a>
 810536c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 810536e:	2b00      	cmp	r3, #0
 8105370:	d037      	beq.n	81053e2 <HAL_SPI_TransmitReceive+0x33a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8105372:	68fb      	ldr	r3, [r7, #12]
 8105374:	681b      	ldr	r3, [r3, #0]
 8105376:	695b      	ldr	r3, [r3, #20]
 8105378:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 810537c:	2b00      	cmp	r3, #0
 810537e:	d018      	beq.n	81053b2 <HAL_SPI_TransmitReceive+0x30a>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8105380:	68fb      	ldr	r3, [r7, #12]
 8105382:	681a      	ldr	r2, [r3, #0]
 8105384:	68fb      	ldr	r3, [r7, #12]
 8105386:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105388:	6b12      	ldr	r2, [r2, #48]	; 0x30
 810538a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 810538c:	68fb      	ldr	r3, [r7, #12]
 810538e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105390:	1d1a      	adds	r2, r3, #4
 8105392:	68fb      	ldr	r3, [r7, #12]
 8105394:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8105396:	68fb      	ldr	r3, [r7, #12]
 8105398:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 810539c:	b29b      	uxth	r3, r3
 810539e:	3b02      	subs	r3, #2
 81053a0:	b29a      	uxth	r2, r3
 81053a2:	68fb      	ldr	r3, [r7, #12]
 81053a4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 81053a8:	68fb      	ldr	r3, [r7, #12]
 81053aa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81053ae:	85bb      	strh	r3, [r7, #44]	; 0x2c
 81053b0:	e017      	b.n	81053e2 <HAL_SPI_TransmitReceive+0x33a>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 81053b2:	68fb      	ldr	r3, [r7, #12]
 81053b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81053b6:	6a3a      	ldr	r2, [r7, #32]
 81053b8:	8812      	ldrh	r2, [r2, #0]
 81053ba:	b292      	uxth	r2, r2
 81053bc:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 81053be:	68fb      	ldr	r3, [r7, #12]
 81053c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81053c2:	1c9a      	adds	r2, r3, #2
 81053c4:	68fb      	ldr	r3, [r7, #12]
 81053c6:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 81053c8:	68fb      	ldr	r3, [r7, #12]
 81053ca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81053ce:	b29b      	uxth	r3, r3
 81053d0:	3b01      	subs	r3, #1
 81053d2:	b29a      	uxth	r2, r3
 81053d4:	68fb      	ldr	r3, [r7, #12]
 81053d6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 81053da:	68fb      	ldr	r3, [r7, #12]
 81053dc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81053e0:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81053e2:	f7fd f871 	bl	81024c8 <HAL_GetTick>
 81053e6:	4602      	mov	r2, r0
 81053e8:	69fb      	ldr	r3, [r7, #28]
 81053ea:	1ad3      	subs	r3, r2, r3
 81053ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 81053ee:	429a      	cmp	r2, r3
 81053f0:	d803      	bhi.n	81053fa <HAL_SPI_TransmitReceive+0x352>
 81053f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81053f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 81053f8:	d102      	bne.n	8105400 <HAL_SPI_TransmitReceive+0x358>
 81053fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81053fc:	2b00      	cmp	r3, #0
 81053fe:	d114      	bne.n	810542a <HAL_SPI_TransmitReceive+0x382>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8105400:	68f8      	ldr	r0, [r7, #12]
 8105402:	f000 f93a 	bl	810567a <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 8105406:	68fb      	ldr	r3, [r7, #12]
 8105408:	2200      	movs	r2, #0
 810540a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 810540e:	68fb      	ldr	r3, [r7, #12]
 8105410:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105414:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8105418:	68fb      	ldr	r3, [r7, #12]
 810541a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 810541e:	68fb      	ldr	r3, [r7, #12]
 8105420:	2201      	movs	r2, #1
 8105422:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 8105426:	2303      	movs	r3, #3
 8105428:	e123      	b.n	8105672 <HAL_SPI_TransmitReceive+0x5ca>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 810542a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 810542c:	2b00      	cmp	r3, #0
 810542e:	f47f af55 	bne.w	81052dc <HAL_SPI_TransmitReceive+0x234>
 8105432:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8105434:	2b00      	cmp	r3, #0
 8105436:	f47f af51 	bne.w	81052dc <HAL_SPI_TransmitReceive+0x234>
 810543a:	e0f3      	b.n	8105624 <HAL_SPI_TransmitReceive+0x57c>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 810543c:	68fb      	ldr	r3, [r7, #12]
 810543e:	681b      	ldr	r3, [r3, #0]
 8105440:	695b      	ldr	r3, [r3, #20]
 8105442:	f003 0302 	and.w	r3, r3, #2
 8105446:	2b02      	cmp	r3, #2
 8105448:	d15a      	bne.n	8105500 <HAL_SPI_TransmitReceive+0x458>
 810544a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 810544c:	2b00      	cmp	r3, #0
 810544e:	d057      	beq.n	8105500 <HAL_SPI_TransmitReceive+0x458>
      {
        if ((initial_TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8105450:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8105452:	2b03      	cmp	r3, #3
 8105454:	d91c      	bls.n	8105490 <HAL_SPI_TransmitReceive+0x3e8>
 8105456:	68fb      	ldr	r3, [r7, #12]
 8105458:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810545a:	2b40      	cmp	r3, #64	; 0x40
 810545c:	d918      	bls.n	8105490 <HAL_SPI_TransmitReceive+0x3e8>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 810545e:	68fb      	ldr	r3, [r7, #12]
 8105460:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8105462:	68fb      	ldr	r3, [r7, #12]
 8105464:	681b      	ldr	r3, [r3, #0]
 8105466:	6812      	ldr	r2, [r2, #0]
 8105468:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 810546a:	68fb      	ldr	r3, [r7, #12]
 810546c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810546e:	1d1a      	adds	r2, r3, #4
 8105470:	68fb      	ldr	r3, [r7, #12]
 8105472:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8105474:	68fb      	ldr	r3, [r7, #12]
 8105476:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810547a:	b29b      	uxth	r3, r3
 810547c:	3b04      	subs	r3, #4
 810547e:	b29a      	uxth	r2, r3
 8105480:	68fb      	ldr	r3, [r7, #12]
 8105482:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8105486:	68fb      	ldr	r3, [r7, #12]
 8105488:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810548c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 810548e:	e037      	b.n	8105500 <HAL_SPI_TransmitReceive+0x458>
        }
        else if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8105490:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8105492:	2b01      	cmp	r3, #1
 8105494:	d91b      	bls.n	81054ce <HAL_SPI_TransmitReceive+0x426>
 8105496:	68fb      	ldr	r3, [r7, #12]
 8105498:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810549a:	2b00      	cmp	r3, #0
 810549c:	d017      	beq.n	81054ce <HAL_SPI_TransmitReceive+0x426>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 810549e:	68fb      	ldr	r3, [r7, #12]
 81054a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81054a2:	881a      	ldrh	r2, [r3, #0]
 81054a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81054a6:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 81054a8:	68fb      	ldr	r3, [r7, #12]
 81054aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81054ac:	1c9a      	adds	r2, r3, #2
 81054ae:	68fb      	ldr	r3, [r7, #12]
 81054b0:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 81054b2:	68fb      	ldr	r3, [r7, #12]
 81054b4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81054b8:	b29b      	uxth	r3, r3
 81054ba:	3b02      	subs	r3, #2
 81054bc:	b29a      	uxth	r2, r3
 81054be:	68fb      	ldr	r3, [r7, #12]
 81054c0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 81054c4:	68fb      	ldr	r3, [r7, #12]
 81054c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81054ca:	85fb      	strh	r3, [r7, #46]	; 0x2e
 81054cc:	e018      	b.n	8105500 <HAL_SPI_TransmitReceive+0x458>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 81054ce:	68fb      	ldr	r3, [r7, #12]
 81054d0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 81054d2:	68fb      	ldr	r3, [r7, #12]
 81054d4:	681b      	ldr	r3, [r3, #0]
 81054d6:	3320      	adds	r3, #32
 81054d8:	7812      	ldrb	r2, [r2, #0]
 81054da:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 81054dc:	68fb      	ldr	r3, [r7, #12]
 81054de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81054e0:	1c5a      	adds	r2, r3, #1
 81054e2:	68fb      	ldr	r3, [r7, #12]
 81054e4:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 81054e6:	68fb      	ldr	r3, [r7, #12]
 81054e8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81054ec:	b29b      	uxth	r3, r3
 81054ee:	3b01      	subs	r3, #1
 81054f0:	b29a      	uxth	r2, r3
 81054f2:	68fb      	ldr	r3, [r7, #12]
 81054f4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 81054f8:	68fb      	ldr	r3, [r7, #12]
 81054fa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81054fe:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Wait until RXWNE/FRLVL flag is reset */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 8105500:	68fb      	ldr	r3, [r7, #12]
 8105502:	681b      	ldr	r3, [r3, #0]
 8105504:	695b      	ldr	r3, [r3, #20]
 8105506:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 810550a:	2b00      	cmp	r3, #0
 810550c:	d05e      	beq.n	81055cc <HAL_SPI_TransmitReceive+0x524>
 810550e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8105510:	2b00      	cmp	r3, #0
 8105512:	d05b      	beq.n	81055cc <HAL_SPI_TransmitReceive+0x524>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8105514:	68fb      	ldr	r3, [r7, #12]
 8105516:	681b      	ldr	r3, [r3, #0]
 8105518:	695b      	ldr	r3, [r3, #20]
 810551a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 810551e:	2b00      	cmp	r3, #0
 8105520:	d018      	beq.n	8105554 <HAL_SPI_TransmitReceive+0x4ac>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8105522:	68fb      	ldr	r3, [r7, #12]
 8105524:	681a      	ldr	r2, [r3, #0]
 8105526:	68fb      	ldr	r3, [r7, #12]
 8105528:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810552a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 810552c:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 810552e:	68fb      	ldr	r3, [r7, #12]
 8105530:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105532:	1d1a      	adds	r2, r3, #4
 8105534:	68fb      	ldr	r3, [r7, #12]
 8105536:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8105538:	68fb      	ldr	r3, [r7, #12]
 810553a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 810553e:	b29b      	uxth	r3, r3
 8105540:	3b04      	subs	r3, #4
 8105542:	b29a      	uxth	r2, r3
 8105544:	68fb      	ldr	r3, [r7, #12]
 8105546:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 810554a:	68fb      	ldr	r3, [r7, #12]
 810554c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8105550:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8105552:	e03b      	b.n	81055cc <HAL_SPI_TransmitReceive+0x524>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 8105554:	68fb      	ldr	r3, [r7, #12]
 8105556:	681b      	ldr	r3, [r3, #0]
 8105558:	695b      	ldr	r3, [r3, #20]
 810555a:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 810555e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8105562:	d918      	bls.n	8105596 <HAL_SPI_TransmitReceive+0x4ee>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8105564:	68fb      	ldr	r3, [r7, #12]
 8105566:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105568:	6a3a      	ldr	r2, [r7, #32]
 810556a:	8812      	ldrh	r2, [r2, #0]
 810556c:	b292      	uxth	r2, r2
 810556e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8105570:	68fb      	ldr	r3, [r7, #12]
 8105572:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105574:	1c9a      	adds	r2, r3, #2
 8105576:	68fb      	ldr	r3, [r7, #12]
 8105578:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 810557a:	68fb      	ldr	r3, [r7, #12]
 810557c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8105580:	b29b      	uxth	r3, r3
 8105582:	3b02      	subs	r3, #2
 8105584:	b29a      	uxth	r2, r3
 8105586:	68fb      	ldr	r3, [r7, #12]
 8105588:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 810558c:	68fb      	ldr	r3, [r7, #12]
 810558e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8105592:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8105594:	e01a      	b.n	81055cc <HAL_SPI_TransmitReceive+0x524>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8105596:	68fb      	ldr	r3, [r7, #12]
 8105598:	681b      	ldr	r3, [r3, #0]
 810559a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 810559e:	68fb      	ldr	r3, [r7, #12]
 81055a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81055a2:	7812      	ldrb	r2, [r2, #0]
 81055a4:	b2d2      	uxtb	r2, r2
 81055a6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 81055a8:	68fb      	ldr	r3, [r7, #12]
 81055aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81055ac:	1c5a      	adds	r2, r3, #1
 81055ae:	68fb      	ldr	r3, [r7, #12]
 81055b0:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 81055b2:	68fb      	ldr	r3, [r7, #12]
 81055b4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81055b8:	b29b      	uxth	r3, r3
 81055ba:	3b01      	subs	r3, #1
 81055bc:	b29a      	uxth	r2, r3
 81055be:	68fb      	ldr	r3, [r7, #12]
 81055c0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 81055c4:	68fb      	ldr	r3, [r7, #12]
 81055c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81055ca:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81055cc:	f7fc ff7c 	bl	81024c8 <HAL_GetTick>
 81055d0:	4602      	mov	r2, r0
 81055d2:	69fb      	ldr	r3, [r7, #28]
 81055d4:	1ad3      	subs	r3, r2, r3
 81055d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 81055d8:	429a      	cmp	r2, r3
 81055da:	d803      	bhi.n	81055e4 <HAL_SPI_TransmitReceive+0x53c>
 81055dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81055de:	f1b3 3fff 	cmp.w	r3, #4294967295
 81055e2:	d102      	bne.n	81055ea <HAL_SPI_TransmitReceive+0x542>
 81055e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81055e6:	2b00      	cmp	r3, #0
 81055e8:	d114      	bne.n	8105614 <HAL_SPI_TransmitReceive+0x56c>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 81055ea:	68f8      	ldr	r0, [r7, #12]
 81055ec:	f000 f845 	bl	810567a <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 81055f0:	68fb      	ldr	r3, [r7, #12]
 81055f2:	2200      	movs	r2, #0
 81055f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81055f8:	68fb      	ldr	r3, [r7, #12]
 81055fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81055fe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8105602:	68fb      	ldr	r3, [r7, #12]
 8105604:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8105608:	68fb      	ldr	r3, [r7, #12]
 810560a:	2201      	movs	r2, #1
 810560c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 8105610:	2303      	movs	r3, #3
 8105612:	e02e      	b.n	8105672 <HAL_SPI_TransmitReceive+0x5ca>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8105614:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8105616:	2b00      	cmp	r3, #0
 8105618:	f47f af10 	bne.w	810543c <HAL_SPI_TransmitReceive+0x394>
 810561c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 810561e:	2b00      	cmp	r3, #0
 8105620:	f47f af0c 	bne.w	810543c <HAL_SPI_TransmitReceive+0x394>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 8105624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105626:	9300      	str	r3, [sp, #0]
 8105628:	69fb      	ldr	r3, [r7, #28]
 810562a:	2200      	movs	r2, #0
 810562c:	2108      	movs	r1, #8
 810562e:	68f8      	ldr	r0, [r7, #12]
 8105630:	f000 f8c3 	bl	81057ba <SPI_WaitOnFlagUntilTimeout>
 8105634:	4603      	mov	r3, r0
 8105636:	2b00      	cmp	r3, #0
 8105638:	d007      	beq.n	810564a <HAL_SPI_TransmitReceive+0x5a2>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 810563a:	68fb      	ldr	r3, [r7, #12]
 810563c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105640:	f043 0220 	orr.w	r2, r3, #32
 8105644:	68fb      	ldr	r3, [r7, #12]
 8105646:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 810564a:	68f8      	ldr	r0, [r7, #12]
 810564c:	f000 f815 	bl	810567a <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8105650:	68fb      	ldr	r3, [r7, #12]
 8105652:	2200      	movs	r2, #0
 8105654:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8105658:	68fb      	ldr	r3, [r7, #12]
 810565a:	2201      	movs	r2, #1
 810565c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8105660:	68fb      	ldr	r3, [r7, #12]
 8105662:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105666:	2b00      	cmp	r3, #0
 8105668:	d001      	beq.n	810566e <HAL_SPI_TransmitReceive+0x5c6>
  {
    return HAL_ERROR;
 810566a:	2301      	movs	r3, #1
 810566c:	e001      	b.n	8105672 <HAL_SPI_TransmitReceive+0x5ca>
  }
  return errorcode;
 810566e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8105672:	4618      	mov	r0, r3
 8105674:	3730      	adds	r7, #48	; 0x30
 8105676:	46bd      	mov	sp, r7
 8105678:	bd80      	pop	{r7, pc}

0810567a <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 810567a:	b480      	push	{r7}
 810567c:	b085      	sub	sp, #20
 810567e:	af00      	add	r7, sp, #0
 8105680:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8105682:	687b      	ldr	r3, [r7, #4]
 8105684:	681b      	ldr	r3, [r3, #0]
 8105686:	695b      	ldr	r3, [r3, #20]
 8105688:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 810568a:	687b      	ldr	r3, [r7, #4]
 810568c:	681b      	ldr	r3, [r3, #0]
 810568e:	699a      	ldr	r2, [r3, #24]
 8105690:	687b      	ldr	r3, [r7, #4]
 8105692:	681b      	ldr	r3, [r3, #0]
 8105694:	f042 0208 	orr.w	r2, r2, #8
 8105698:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 810569a:	687b      	ldr	r3, [r7, #4]
 810569c:	681b      	ldr	r3, [r3, #0]
 810569e:	699a      	ldr	r2, [r3, #24]
 81056a0:	687b      	ldr	r3, [r7, #4]
 81056a2:	681b      	ldr	r3, [r3, #0]
 81056a4:	f042 0210 	orr.w	r2, r2, #16
 81056a8:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 81056aa:	687b      	ldr	r3, [r7, #4]
 81056ac:	681b      	ldr	r3, [r3, #0]
 81056ae:	681a      	ldr	r2, [r3, #0]
 81056b0:	687b      	ldr	r3, [r7, #4]
 81056b2:	681b      	ldr	r3, [r3, #0]
 81056b4:	f022 0201 	bic.w	r2, r2, #1
 81056b8:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 81056ba:	687b      	ldr	r3, [r7, #4]
 81056bc:	681b      	ldr	r3, [r3, #0]
 81056be:	691b      	ldr	r3, [r3, #16]
 81056c0:	687a      	ldr	r2, [r7, #4]
 81056c2:	6812      	ldr	r2, [r2, #0]
 81056c4:	f423 735b 	bic.w	r3, r3, #876	; 0x36c
 81056c8:	f023 0303 	bic.w	r3, r3, #3
 81056cc:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 81056ce:	687b      	ldr	r3, [r7, #4]
 81056d0:	681b      	ldr	r3, [r3, #0]
 81056d2:	689a      	ldr	r2, [r3, #8]
 81056d4:	687b      	ldr	r3, [r7, #4]
 81056d6:	681b      	ldr	r3, [r3, #0]
 81056d8:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 81056dc:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 81056de:	687b      	ldr	r3, [r7, #4]
 81056e0:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 81056e4:	b2db      	uxtb	r3, r3
 81056e6:	2b04      	cmp	r3, #4
 81056e8:	d014      	beq.n	8105714 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 81056ea:	68fb      	ldr	r3, [r7, #12]
 81056ec:	f003 0320 	and.w	r3, r3, #32
 81056f0:	2b00      	cmp	r3, #0
 81056f2:	d00f      	beq.n	8105714 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 81056f4:	687b      	ldr	r3, [r7, #4]
 81056f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81056fa:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 81056fe:	687b      	ldr	r3, [r7, #4]
 8105700:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8105704:	687b      	ldr	r3, [r7, #4]
 8105706:	681b      	ldr	r3, [r3, #0]
 8105708:	699a      	ldr	r2, [r3, #24]
 810570a:	687b      	ldr	r3, [r7, #4]
 810570c:	681b      	ldr	r3, [r3, #0]
 810570e:	f042 0220 	orr.w	r2, r2, #32
 8105712:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8105714:	687b      	ldr	r3, [r7, #4]
 8105716:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 810571a:	b2db      	uxtb	r3, r3
 810571c:	2b03      	cmp	r3, #3
 810571e:	d014      	beq.n	810574a <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8105720:	68fb      	ldr	r3, [r7, #12]
 8105722:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8105726:	2b00      	cmp	r3, #0
 8105728:	d00f      	beq.n	810574a <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 810572a:	687b      	ldr	r3, [r7, #4]
 810572c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105730:	f043 0204 	orr.w	r2, r3, #4
 8105734:	687b      	ldr	r3, [r7, #4]
 8105736:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 810573a:	687b      	ldr	r3, [r7, #4]
 810573c:	681b      	ldr	r3, [r3, #0]
 810573e:	699a      	ldr	r2, [r3, #24]
 8105740:	687b      	ldr	r3, [r7, #4]
 8105742:	681b      	ldr	r3, [r3, #0]
 8105744:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8105748:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 810574a:	68fb      	ldr	r3, [r7, #12]
 810574c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8105750:	2b00      	cmp	r3, #0
 8105752:	d00f      	beq.n	8105774 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8105754:	687b      	ldr	r3, [r7, #4]
 8105756:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810575a:	f043 0201 	orr.w	r2, r3, #1
 810575e:	687b      	ldr	r3, [r7, #4]
 8105760:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8105764:	687b      	ldr	r3, [r7, #4]
 8105766:	681b      	ldr	r3, [r3, #0]
 8105768:	699a      	ldr	r2, [r3, #24]
 810576a:	687b      	ldr	r3, [r7, #4]
 810576c:	681b      	ldr	r3, [r3, #0]
 810576e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8105772:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8105774:	68fb      	ldr	r3, [r7, #12]
 8105776:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810577a:	2b00      	cmp	r3, #0
 810577c:	d00f      	beq.n	810579e <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 810577e:	687b      	ldr	r3, [r7, #4]
 8105780:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105784:	f043 0208 	orr.w	r2, r3, #8
 8105788:	687b      	ldr	r3, [r7, #4]
 810578a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 810578e:	687b      	ldr	r3, [r7, #4]
 8105790:	681b      	ldr	r3, [r3, #0]
 8105792:	699a      	ldr	r2, [r3, #24]
 8105794:	687b      	ldr	r3, [r7, #4]
 8105796:	681b      	ldr	r3, [r3, #0]
 8105798:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 810579c:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 810579e:	687b      	ldr	r3, [r7, #4]
 81057a0:	2200      	movs	r2, #0
 81057a2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 81057a6:	687b      	ldr	r3, [r7, #4]
 81057a8:	2200      	movs	r2, #0
 81057aa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 81057ae:	bf00      	nop
 81057b0:	3714      	adds	r7, #20
 81057b2:	46bd      	mov	sp, r7
 81057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81057b8:	4770      	bx	lr

081057ba <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 81057ba:	b580      	push	{r7, lr}
 81057bc:	b084      	sub	sp, #16
 81057be:	af00      	add	r7, sp, #0
 81057c0:	60f8      	str	r0, [r7, #12]
 81057c2:	60b9      	str	r1, [r7, #8]
 81057c4:	603b      	str	r3, [r7, #0]
 81057c6:	4613      	mov	r3, r2
 81057c8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 81057ca:	e010      	b.n	81057ee <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81057cc:	f7fc fe7c 	bl	81024c8 <HAL_GetTick>
 81057d0:	4602      	mov	r2, r0
 81057d2:	683b      	ldr	r3, [r7, #0]
 81057d4:	1ad3      	subs	r3, r2, r3
 81057d6:	69ba      	ldr	r2, [r7, #24]
 81057d8:	429a      	cmp	r2, r3
 81057da:	d803      	bhi.n	81057e4 <SPI_WaitOnFlagUntilTimeout+0x2a>
 81057dc:	69bb      	ldr	r3, [r7, #24]
 81057de:	f1b3 3fff 	cmp.w	r3, #4294967295
 81057e2:	d102      	bne.n	81057ea <SPI_WaitOnFlagUntilTimeout+0x30>
 81057e4:	69bb      	ldr	r3, [r7, #24]
 81057e6:	2b00      	cmp	r3, #0
 81057e8:	d101      	bne.n	81057ee <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 81057ea:	2303      	movs	r3, #3
 81057ec:	e00f      	b.n	810580e <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 81057ee:	68fb      	ldr	r3, [r7, #12]
 81057f0:	681b      	ldr	r3, [r3, #0]
 81057f2:	695a      	ldr	r2, [r3, #20]
 81057f4:	68bb      	ldr	r3, [r7, #8]
 81057f6:	4013      	ands	r3, r2
 81057f8:	68ba      	ldr	r2, [r7, #8]
 81057fa:	429a      	cmp	r2, r3
 81057fc:	bf0c      	ite	eq
 81057fe:	2301      	moveq	r3, #1
 8105800:	2300      	movne	r3, #0
 8105802:	b2db      	uxtb	r3, r3
 8105804:	461a      	mov	r2, r3
 8105806:	79fb      	ldrb	r3, [r7, #7]
 8105808:	429a      	cmp	r2, r3
 810580a:	d0df      	beq.n	81057cc <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 810580c:	2300      	movs	r3, #0
}
 810580e:	4618      	mov	r0, r3
 8105810:	3710      	adds	r7, #16
 8105812:	46bd      	mov	sp, r7
 8105814:	bd80      	pop	{r7, pc}

08105816 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8105816:	b480      	push	{r7}
 8105818:	b085      	sub	sp, #20
 810581a:	af00      	add	r7, sp, #0
 810581c:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 810581e:	687b      	ldr	r3, [r7, #4]
 8105820:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8105822:	095b      	lsrs	r3, r3, #5
 8105824:	3301      	adds	r3, #1
 8105826:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8105828:	687b      	ldr	r3, [r7, #4]
 810582a:	68db      	ldr	r3, [r3, #12]
 810582c:	3301      	adds	r3, #1
 810582e:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8105830:	68bb      	ldr	r3, [r7, #8]
 8105832:	3307      	adds	r3, #7
 8105834:	08db      	lsrs	r3, r3, #3
 8105836:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8105838:	68bb      	ldr	r3, [r7, #8]
 810583a:	68fa      	ldr	r2, [r7, #12]
 810583c:	fb02 f303 	mul.w	r3, r2, r3
}
 8105840:	4618      	mov	r0, r3
 8105842:	3714      	adds	r7, #20
 8105844:	46bd      	mov	sp, r7
 8105846:	f85d 7b04 	ldr.w	r7, [sp], #4
 810584a:	4770      	bx	lr

0810584c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 810584c:	b580      	push	{r7, lr}
 810584e:	b082      	sub	sp, #8
 8105850:	af00      	add	r7, sp, #0
 8105852:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8105854:	687b      	ldr	r3, [r7, #4]
 8105856:	2b00      	cmp	r3, #0
 8105858:	d101      	bne.n	810585e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 810585a:	2301      	movs	r3, #1
 810585c:	e042      	b.n	81058e4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 810585e:	687b      	ldr	r3, [r7, #4]
 8105860:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105864:	2b00      	cmp	r3, #0
 8105866:	d106      	bne.n	8105876 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8105868:	687b      	ldr	r3, [r7, #4]
 810586a:	2200      	movs	r2, #0
 810586c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8105870:	6878      	ldr	r0, [r7, #4]
 8105872:	f7fc fbf5 	bl	8102060 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8105876:	687b      	ldr	r3, [r7, #4]
 8105878:	2224      	movs	r2, #36	; 0x24
 810587a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 810587e:	687b      	ldr	r3, [r7, #4]
 8105880:	681b      	ldr	r3, [r3, #0]
 8105882:	681a      	ldr	r2, [r3, #0]
 8105884:	687b      	ldr	r3, [r7, #4]
 8105886:	681b      	ldr	r3, [r3, #0]
 8105888:	f022 0201 	bic.w	r2, r2, #1
 810588c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 810588e:	6878      	ldr	r0, [r7, #4]
 8105890:	f000 f996 	bl	8105bc0 <UART_SetConfig>
 8105894:	4603      	mov	r3, r0
 8105896:	2b01      	cmp	r3, #1
 8105898:	d101      	bne.n	810589e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 810589a:	2301      	movs	r3, #1
 810589c:	e022      	b.n	81058e4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 810589e:	687b      	ldr	r3, [r7, #4]
 81058a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81058a2:	2b00      	cmp	r3, #0
 81058a4:	d002      	beq.n	81058ac <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 81058a6:	6878      	ldr	r0, [r7, #4]
 81058a8:	f000 feea 	bl	8106680 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 81058ac:	687b      	ldr	r3, [r7, #4]
 81058ae:	681b      	ldr	r3, [r3, #0]
 81058b0:	685a      	ldr	r2, [r3, #4]
 81058b2:	687b      	ldr	r3, [r7, #4]
 81058b4:	681b      	ldr	r3, [r3, #0]
 81058b6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 81058ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 81058bc:	687b      	ldr	r3, [r7, #4]
 81058be:	681b      	ldr	r3, [r3, #0]
 81058c0:	689a      	ldr	r2, [r3, #8]
 81058c2:	687b      	ldr	r3, [r7, #4]
 81058c4:	681b      	ldr	r3, [r3, #0]
 81058c6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 81058ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 81058cc:	687b      	ldr	r3, [r7, #4]
 81058ce:	681b      	ldr	r3, [r3, #0]
 81058d0:	681a      	ldr	r2, [r3, #0]
 81058d2:	687b      	ldr	r3, [r7, #4]
 81058d4:	681b      	ldr	r3, [r3, #0]
 81058d6:	f042 0201 	orr.w	r2, r2, #1
 81058da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 81058dc:	6878      	ldr	r0, [r7, #4]
 81058de:	f000 ff71 	bl	81067c4 <UART_CheckIdleState>
 81058e2:	4603      	mov	r3, r0
}
 81058e4:	4618      	mov	r0, r3
 81058e6:	3708      	adds	r7, #8
 81058e8:	46bd      	mov	sp, r7
 81058ea:	bd80      	pop	{r7, pc}

081058ec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 81058ec:	b580      	push	{r7, lr}
 81058ee:	b08a      	sub	sp, #40	; 0x28
 81058f0:	af02      	add	r7, sp, #8
 81058f2:	60f8      	str	r0, [r7, #12]
 81058f4:	60b9      	str	r1, [r7, #8]
 81058f6:	603b      	str	r3, [r7, #0]
 81058f8:	4613      	mov	r3, r2
 81058fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 81058fc:	68fb      	ldr	r3, [r7, #12]
 81058fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105902:	2b20      	cmp	r3, #32
 8105904:	f040 8083 	bne.w	8105a0e <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8105908:	68bb      	ldr	r3, [r7, #8]
 810590a:	2b00      	cmp	r3, #0
 810590c:	d002      	beq.n	8105914 <HAL_UART_Transmit+0x28>
 810590e:	88fb      	ldrh	r3, [r7, #6]
 8105910:	2b00      	cmp	r3, #0
 8105912:	d101      	bne.n	8105918 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8105914:	2301      	movs	r3, #1
 8105916:	e07b      	b.n	8105a10 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8105918:	68fb      	ldr	r3, [r7, #12]
 810591a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 810591e:	2b01      	cmp	r3, #1
 8105920:	d101      	bne.n	8105926 <HAL_UART_Transmit+0x3a>
 8105922:	2302      	movs	r3, #2
 8105924:	e074      	b.n	8105a10 <HAL_UART_Transmit+0x124>
 8105926:	68fb      	ldr	r3, [r7, #12]
 8105928:	2201      	movs	r2, #1
 810592a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 810592e:	68fb      	ldr	r3, [r7, #12]
 8105930:	2200      	movs	r2, #0
 8105932:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8105936:	68fb      	ldr	r3, [r7, #12]
 8105938:	2221      	movs	r2, #33	; 0x21
 810593a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 810593e:	f7fc fdc3 	bl	81024c8 <HAL_GetTick>
 8105942:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8105944:	68fb      	ldr	r3, [r7, #12]
 8105946:	88fa      	ldrh	r2, [r7, #6]
 8105948:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 810594c:	68fb      	ldr	r3, [r7, #12]
 810594e:	88fa      	ldrh	r2, [r7, #6]
 8105950:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8105954:	68fb      	ldr	r3, [r7, #12]
 8105956:	689b      	ldr	r3, [r3, #8]
 8105958:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810595c:	d108      	bne.n	8105970 <HAL_UART_Transmit+0x84>
 810595e:	68fb      	ldr	r3, [r7, #12]
 8105960:	691b      	ldr	r3, [r3, #16]
 8105962:	2b00      	cmp	r3, #0
 8105964:	d104      	bne.n	8105970 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8105966:	2300      	movs	r3, #0
 8105968:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 810596a:	68bb      	ldr	r3, [r7, #8]
 810596c:	61bb      	str	r3, [r7, #24]
 810596e:	e003      	b.n	8105978 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8105970:	68bb      	ldr	r3, [r7, #8]
 8105972:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8105974:	2300      	movs	r3, #0
 8105976:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8105978:	68fb      	ldr	r3, [r7, #12]
 810597a:	2200      	movs	r2, #0
 810597c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8105980:	e02c      	b.n	81059dc <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8105982:	683b      	ldr	r3, [r7, #0]
 8105984:	9300      	str	r3, [sp, #0]
 8105986:	697b      	ldr	r3, [r7, #20]
 8105988:	2200      	movs	r2, #0
 810598a:	2180      	movs	r1, #128	; 0x80
 810598c:	68f8      	ldr	r0, [r7, #12]
 810598e:	f000 ff64 	bl	810685a <UART_WaitOnFlagUntilTimeout>
 8105992:	4603      	mov	r3, r0
 8105994:	2b00      	cmp	r3, #0
 8105996:	d001      	beq.n	810599c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8105998:	2303      	movs	r3, #3
 810599a:	e039      	b.n	8105a10 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 810599c:	69fb      	ldr	r3, [r7, #28]
 810599e:	2b00      	cmp	r3, #0
 81059a0:	d10b      	bne.n	81059ba <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 81059a2:	69bb      	ldr	r3, [r7, #24]
 81059a4:	881b      	ldrh	r3, [r3, #0]
 81059a6:	461a      	mov	r2, r3
 81059a8:	68fb      	ldr	r3, [r7, #12]
 81059aa:	681b      	ldr	r3, [r3, #0]
 81059ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 81059b0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 81059b2:	69bb      	ldr	r3, [r7, #24]
 81059b4:	3302      	adds	r3, #2
 81059b6:	61bb      	str	r3, [r7, #24]
 81059b8:	e007      	b.n	81059ca <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 81059ba:	69fb      	ldr	r3, [r7, #28]
 81059bc:	781a      	ldrb	r2, [r3, #0]
 81059be:	68fb      	ldr	r3, [r7, #12]
 81059c0:	681b      	ldr	r3, [r3, #0]
 81059c2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 81059c4:	69fb      	ldr	r3, [r7, #28]
 81059c6:	3301      	adds	r3, #1
 81059c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 81059ca:	68fb      	ldr	r3, [r7, #12]
 81059cc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 81059d0:	b29b      	uxth	r3, r3
 81059d2:	3b01      	subs	r3, #1
 81059d4:	b29a      	uxth	r2, r3
 81059d6:	68fb      	ldr	r3, [r7, #12]
 81059d8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 81059dc:	68fb      	ldr	r3, [r7, #12]
 81059de:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 81059e2:	b29b      	uxth	r3, r3
 81059e4:	2b00      	cmp	r3, #0
 81059e6:	d1cc      	bne.n	8105982 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 81059e8:	683b      	ldr	r3, [r7, #0]
 81059ea:	9300      	str	r3, [sp, #0]
 81059ec:	697b      	ldr	r3, [r7, #20]
 81059ee:	2200      	movs	r2, #0
 81059f0:	2140      	movs	r1, #64	; 0x40
 81059f2:	68f8      	ldr	r0, [r7, #12]
 81059f4:	f000 ff31 	bl	810685a <UART_WaitOnFlagUntilTimeout>
 81059f8:	4603      	mov	r3, r0
 81059fa:	2b00      	cmp	r3, #0
 81059fc:	d001      	beq.n	8105a02 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 81059fe:	2303      	movs	r3, #3
 8105a00:	e006      	b.n	8105a10 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8105a02:	68fb      	ldr	r3, [r7, #12]
 8105a04:	2220      	movs	r2, #32
 8105a06:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8105a0a:	2300      	movs	r3, #0
 8105a0c:	e000      	b.n	8105a10 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8105a0e:	2302      	movs	r3, #2
  }
}
 8105a10:	4618      	mov	r0, r3
 8105a12:	3720      	adds	r7, #32
 8105a14:	46bd      	mov	sp, r7
 8105a16:	bd80      	pop	{r7, pc}

08105a18 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8105a18:	b580      	push	{r7, lr}
 8105a1a:	b08a      	sub	sp, #40	; 0x28
 8105a1c:	af02      	add	r7, sp, #8
 8105a1e:	60f8      	str	r0, [r7, #12]
 8105a20:	60b9      	str	r1, [r7, #8]
 8105a22:	603b      	str	r3, [r7, #0]
 8105a24:	4613      	mov	r3, r2
 8105a26:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8105a28:	68fb      	ldr	r3, [r7, #12]
 8105a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8105a2e:	2b20      	cmp	r3, #32
 8105a30:	f040 80c0 	bne.w	8105bb4 <HAL_UART_Receive+0x19c>
  {
    if ((pData == NULL) || (Size == 0U))
 8105a34:	68bb      	ldr	r3, [r7, #8]
 8105a36:	2b00      	cmp	r3, #0
 8105a38:	d002      	beq.n	8105a40 <HAL_UART_Receive+0x28>
 8105a3a:	88fb      	ldrh	r3, [r7, #6]
 8105a3c:	2b00      	cmp	r3, #0
 8105a3e:	d101      	bne.n	8105a44 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8105a40:	2301      	movs	r3, #1
 8105a42:	e0b8      	b.n	8105bb6 <HAL_UART_Receive+0x19e>
    }

    __HAL_LOCK(huart);
 8105a44:	68fb      	ldr	r3, [r7, #12]
 8105a46:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8105a4a:	2b01      	cmp	r3, #1
 8105a4c:	d101      	bne.n	8105a52 <HAL_UART_Receive+0x3a>
 8105a4e:	2302      	movs	r3, #2
 8105a50:	e0b1      	b.n	8105bb6 <HAL_UART_Receive+0x19e>
 8105a52:	68fb      	ldr	r3, [r7, #12]
 8105a54:	2201      	movs	r2, #1
 8105a56:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8105a5a:	68fb      	ldr	r3, [r7, #12]
 8105a5c:	2200      	movs	r2, #0
 8105a5e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8105a62:	68fb      	ldr	r3, [r7, #12]
 8105a64:	2222      	movs	r2, #34	; 0x22
 8105a66:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8105a6a:	68fb      	ldr	r3, [r7, #12]
 8105a6c:	2200      	movs	r2, #0
 8105a6e:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8105a70:	f7fc fd2a 	bl	81024c8 <HAL_GetTick>
 8105a74:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8105a76:	68fb      	ldr	r3, [r7, #12]
 8105a78:	88fa      	ldrh	r2, [r7, #6]
 8105a7a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 8105a7e:	68fb      	ldr	r3, [r7, #12]
 8105a80:	88fa      	ldrh	r2, [r7, #6]
 8105a82:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8105a86:	68fb      	ldr	r3, [r7, #12]
 8105a88:	689b      	ldr	r3, [r3, #8]
 8105a8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8105a8e:	d10e      	bne.n	8105aae <HAL_UART_Receive+0x96>
 8105a90:	68fb      	ldr	r3, [r7, #12]
 8105a92:	691b      	ldr	r3, [r3, #16]
 8105a94:	2b00      	cmp	r3, #0
 8105a96:	d105      	bne.n	8105aa4 <HAL_UART_Receive+0x8c>
 8105a98:	68fb      	ldr	r3, [r7, #12]
 8105a9a:	f240 12ff 	movw	r2, #511	; 0x1ff
 8105a9e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8105aa2:	e02d      	b.n	8105b00 <HAL_UART_Receive+0xe8>
 8105aa4:	68fb      	ldr	r3, [r7, #12]
 8105aa6:	22ff      	movs	r2, #255	; 0xff
 8105aa8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8105aac:	e028      	b.n	8105b00 <HAL_UART_Receive+0xe8>
 8105aae:	68fb      	ldr	r3, [r7, #12]
 8105ab0:	689b      	ldr	r3, [r3, #8]
 8105ab2:	2b00      	cmp	r3, #0
 8105ab4:	d10d      	bne.n	8105ad2 <HAL_UART_Receive+0xba>
 8105ab6:	68fb      	ldr	r3, [r7, #12]
 8105ab8:	691b      	ldr	r3, [r3, #16]
 8105aba:	2b00      	cmp	r3, #0
 8105abc:	d104      	bne.n	8105ac8 <HAL_UART_Receive+0xb0>
 8105abe:	68fb      	ldr	r3, [r7, #12]
 8105ac0:	22ff      	movs	r2, #255	; 0xff
 8105ac2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8105ac6:	e01b      	b.n	8105b00 <HAL_UART_Receive+0xe8>
 8105ac8:	68fb      	ldr	r3, [r7, #12]
 8105aca:	227f      	movs	r2, #127	; 0x7f
 8105acc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8105ad0:	e016      	b.n	8105b00 <HAL_UART_Receive+0xe8>
 8105ad2:	68fb      	ldr	r3, [r7, #12]
 8105ad4:	689b      	ldr	r3, [r3, #8]
 8105ad6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105ada:	d10d      	bne.n	8105af8 <HAL_UART_Receive+0xe0>
 8105adc:	68fb      	ldr	r3, [r7, #12]
 8105ade:	691b      	ldr	r3, [r3, #16]
 8105ae0:	2b00      	cmp	r3, #0
 8105ae2:	d104      	bne.n	8105aee <HAL_UART_Receive+0xd6>
 8105ae4:	68fb      	ldr	r3, [r7, #12]
 8105ae6:	227f      	movs	r2, #127	; 0x7f
 8105ae8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8105aec:	e008      	b.n	8105b00 <HAL_UART_Receive+0xe8>
 8105aee:	68fb      	ldr	r3, [r7, #12]
 8105af0:	223f      	movs	r2, #63	; 0x3f
 8105af2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8105af6:	e003      	b.n	8105b00 <HAL_UART_Receive+0xe8>
 8105af8:	68fb      	ldr	r3, [r7, #12]
 8105afa:	2200      	movs	r2, #0
 8105afc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 8105b00:	68fb      	ldr	r3, [r7, #12]
 8105b02:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8105b06:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8105b08:	68fb      	ldr	r3, [r7, #12]
 8105b0a:	689b      	ldr	r3, [r3, #8]
 8105b0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8105b10:	d108      	bne.n	8105b24 <HAL_UART_Receive+0x10c>
 8105b12:	68fb      	ldr	r3, [r7, #12]
 8105b14:	691b      	ldr	r3, [r3, #16]
 8105b16:	2b00      	cmp	r3, #0
 8105b18:	d104      	bne.n	8105b24 <HAL_UART_Receive+0x10c>
    {
      pdata8bits  = NULL;
 8105b1a:	2300      	movs	r3, #0
 8105b1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8105b1e:	68bb      	ldr	r3, [r7, #8]
 8105b20:	61bb      	str	r3, [r7, #24]
 8105b22:	e003      	b.n	8105b2c <HAL_UART_Receive+0x114>
    }
    else
    {
      pdata8bits  = pData;
 8105b24:	68bb      	ldr	r3, [r7, #8]
 8105b26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8105b28:	2300      	movs	r3, #0
 8105b2a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8105b2c:	68fb      	ldr	r3, [r7, #12]
 8105b2e:	2200      	movs	r2, #0
 8105b30:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8105b34:	e032      	b.n	8105b9c <HAL_UART_Receive+0x184>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8105b36:	683b      	ldr	r3, [r7, #0]
 8105b38:	9300      	str	r3, [sp, #0]
 8105b3a:	697b      	ldr	r3, [r7, #20]
 8105b3c:	2200      	movs	r2, #0
 8105b3e:	2120      	movs	r1, #32
 8105b40:	68f8      	ldr	r0, [r7, #12]
 8105b42:	f000 fe8a 	bl	810685a <UART_WaitOnFlagUntilTimeout>
 8105b46:	4603      	mov	r3, r0
 8105b48:	2b00      	cmp	r3, #0
 8105b4a:	d001      	beq.n	8105b50 <HAL_UART_Receive+0x138>
      {
        return HAL_TIMEOUT;
 8105b4c:	2303      	movs	r3, #3
 8105b4e:	e032      	b.n	8105bb6 <HAL_UART_Receive+0x19e>
      }
      if (pdata8bits == NULL)
 8105b50:	69fb      	ldr	r3, [r7, #28]
 8105b52:	2b00      	cmp	r3, #0
 8105b54:	d10c      	bne.n	8105b70 <HAL_UART_Receive+0x158>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8105b56:	68fb      	ldr	r3, [r7, #12]
 8105b58:	681b      	ldr	r3, [r3, #0]
 8105b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105b5c:	b29a      	uxth	r2, r3
 8105b5e:	8a7b      	ldrh	r3, [r7, #18]
 8105b60:	4013      	ands	r3, r2
 8105b62:	b29a      	uxth	r2, r3
 8105b64:	69bb      	ldr	r3, [r7, #24]
 8105b66:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8105b68:	69bb      	ldr	r3, [r7, #24]
 8105b6a:	3302      	adds	r3, #2
 8105b6c:	61bb      	str	r3, [r7, #24]
 8105b6e:	e00c      	b.n	8105b8a <HAL_UART_Receive+0x172>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8105b70:	68fb      	ldr	r3, [r7, #12]
 8105b72:	681b      	ldr	r3, [r3, #0]
 8105b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105b76:	b2da      	uxtb	r2, r3
 8105b78:	8a7b      	ldrh	r3, [r7, #18]
 8105b7a:	b2db      	uxtb	r3, r3
 8105b7c:	4013      	ands	r3, r2
 8105b7e:	b2da      	uxtb	r2, r3
 8105b80:	69fb      	ldr	r3, [r7, #28]
 8105b82:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8105b84:	69fb      	ldr	r3, [r7, #28]
 8105b86:	3301      	adds	r3, #1
 8105b88:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8105b8a:	68fb      	ldr	r3, [r7, #12]
 8105b8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8105b90:	b29b      	uxth	r3, r3
 8105b92:	3b01      	subs	r3, #1
 8105b94:	b29a      	uxth	r2, r3
 8105b96:	68fb      	ldr	r3, [r7, #12]
 8105b98:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 8105b9c:	68fb      	ldr	r3, [r7, #12]
 8105b9e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8105ba2:	b29b      	uxth	r3, r3
 8105ba4:	2b00      	cmp	r3, #0
 8105ba6:	d1c6      	bne.n	8105b36 <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8105ba8:	68fb      	ldr	r3, [r7, #12]
 8105baa:	2220      	movs	r2, #32
 8105bac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8105bb0:	2300      	movs	r3, #0
 8105bb2:	e000      	b.n	8105bb6 <HAL_UART_Receive+0x19e>
  }
  else
  {
    return HAL_BUSY;
 8105bb4:	2302      	movs	r3, #2
  }
}
 8105bb6:	4618      	mov	r0, r3
 8105bb8:	3720      	adds	r7, #32
 8105bba:	46bd      	mov	sp, r7
 8105bbc:	bd80      	pop	{r7, pc}
	...

08105bc0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8105bc0:	b5b0      	push	{r4, r5, r7, lr}
 8105bc2:	b08e      	sub	sp, #56	; 0x38
 8105bc4:	af00      	add	r7, sp, #0
 8105bc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8105bc8:	2300      	movs	r3, #0
 8105bca:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8105bce:	687b      	ldr	r3, [r7, #4]
 8105bd0:	689a      	ldr	r2, [r3, #8]
 8105bd2:	687b      	ldr	r3, [r7, #4]
 8105bd4:	691b      	ldr	r3, [r3, #16]
 8105bd6:	431a      	orrs	r2, r3
 8105bd8:	687b      	ldr	r3, [r7, #4]
 8105bda:	695b      	ldr	r3, [r3, #20]
 8105bdc:	431a      	orrs	r2, r3
 8105bde:	687b      	ldr	r3, [r7, #4]
 8105be0:	69db      	ldr	r3, [r3, #28]
 8105be2:	4313      	orrs	r3, r2
 8105be4:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8105be6:	687b      	ldr	r3, [r7, #4]
 8105be8:	681b      	ldr	r3, [r3, #0]
 8105bea:	681a      	ldr	r2, [r3, #0]
 8105bec:	4bc0      	ldr	r3, [pc, #768]	; (8105ef0 <UART_SetConfig+0x330>)
 8105bee:	4013      	ands	r3, r2
 8105bf0:	687a      	ldr	r2, [r7, #4]
 8105bf2:	6812      	ldr	r2, [r2, #0]
 8105bf4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8105bf6:	430b      	orrs	r3, r1
 8105bf8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8105bfa:	687b      	ldr	r3, [r7, #4]
 8105bfc:	681b      	ldr	r3, [r3, #0]
 8105bfe:	685b      	ldr	r3, [r3, #4]
 8105c00:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8105c04:	687b      	ldr	r3, [r7, #4]
 8105c06:	68da      	ldr	r2, [r3, #12]
 8105c08:	687b      	ldr	r3, [r7, #4]
 8105c0a:	681b      	ldr	r3, [r3, #0]
 8105c0c:	430a      	orrs	r2, r1
 8105c0e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8105c10:	687b      	ldr	r3, [r7, #4]
 8105c12:	699b      	ldr	r3, [r3, #24]
 8105c14:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8105c16:	687b      	ldr	r3, [r7, #4]
 8105c18:	681b      	ldr	r3, [r3, #0]
 8105c1a:	4ab6      	ldr	r2, [pc, #728]	; (8105ef4 <UART_SetConfig+0x334>)
 8105c1c:	4293      	cmp	r3, r2
 8105c1e:	d004      	beq.n	8105c2a <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8105c20:	687b      	ldr	r3, [r7, #4]
 8105c22:	6a1b      	ldr	r3, [r3, #32]
 8105c24:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8105c26:	4313      	orrs	r3, r2
 8105c28:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8105c2a:	687b      	ldr	r3, [r7, #4]
 8105c2c:	681b      	ldr	r3, [r3, #0]
 8105c2e:	689b      	ldr	r3, [r3, #8]
 8105c30:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8105c34:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8105c38:	687a      	ldr	r2, [r7, #4]
 8105c3a:	6812      	ldr	r2, [r2, #0]
 8105c3c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8105c3e:	430b      	orrs	r3, r1
 8105c40:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8105c42:	687b      	ldr	r3, [r7, #4]
 8105c44:	681b      	ldr	r3, [r3, #0]
 8105c46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105c48:	f023 010f 	bic.w	r1, r3, #15
 8105c4c:	687b      	ldr	r3, [r7, #4]
 8105c4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8105c50:	687b      	ldr	r3, [r7, #4]
 8105c52:	681b      	ldr	r3, [r3, #0]
 8105c54:	430a      	orrs	r2, r1
 8105c56:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8105c58:	687b      	ldr	r3, [r7, #4]
 8105c5a:	681b      	ldr	r3, [r3, #0]
 8105c5c:	4aa6      	ldr	r2, [pc, #664]	; (8105ef8 <UART_SetConfig+0x338>)
 8105c5e:	4293      	cmp	r3, r2
 8105c60:	d176      	bne.n	8105d50 <UART_SetConfig+0x190>
 8105c62:	4ba6      	ldr	r3, [pc, #664]	; (8105efc <UART_SetConfig+0x33c>)
 8105c64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105c66:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8105c6a:	2b28      	cmp	r3, #40	; 0x28
 8105c6c:	d86c      	bhi.n	8105d48 <UART_SetConfig+0x188>
 8105c6e:	a201      	add	r2, pc, #4	; (adr r2, 8105c74 <UART_SetConfig+0xb4>)
 8105c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105c74:	08105d19 	.word	0x08105d19
 8105c78:	08105d49 	.word	0x08105d49
 8105c7c:	08105d49 	.word	0x08105d49
 8105c80:	08105d49 	.word	0x08105d49
 8105c84:	08105d49 	.word	0x08105d49
 8105c88:	08105d49 	.word	0x08105d49
 8105c8c:	08105d49 	.word	0x08105d49
 8105c90:	08105d49 	.word	0x08105d49
 8105c94:	08105d21 	.word	0x08105d21
 8105c98:	08105d49 	.word	0x08105d49
 8105c9c:	08105d49 	.word	0x08105d49
 8105ca0:	08105d49 	.word	0x08105d49
 8105ca4:	08105d49 	.word	0x08105d49
 8105ca8:	08105d49 	.word	0x08105d49
 8105cac:	08105d49 	.word	0x08105d49
 8105cb0:	08105d49 	.word	0x08105d49
 8105cb4:	08105d29 	.word	0x08105d29
 8105cb8:	08105d49 	.word	0x08105d49
 8105cbc:	08105d49 	.word	0x08105d49
 8105cc0:	08105d49 	.word	0x08105d49
 8105cc4:	08105d49 	.word	0x08105d49
 8105cc8:	08105d49 	.word	0x08105d49
 8105ccc:	08105d49 	.word	0x08105d49
 8105cd0:	08105d49 	.word	0x08105d49
 8105cd4:	08105d31 	.word	0x08105d31
 8105cd8:	08105d49 	.word	0x08105d49
 8105cdc:	08105d49 	.word	0x08105d49
 8105ce0:	08105d49 	.word	0x08105d49
 8105ce4:	08105d49 	.word	0x08105d49
 8105ce8:	08105d49 	.word	0x08105d49
 8105cec:	08105d49 	.word	0x08105d49
 8105cf0:	08105d49 	.word	0x08105d49
 8105cf4:	08105d39 	.word	0x08105d39
 8105cf8:	08105d49 	.word	0x08105d49
 8105cfc:	08105d49 	.word	0x08105d49
 8105d00:	08105d49 	.word	0x08105d49
 8105d04:	08105d49 	.word	0x08105d49
 8105d08:	08105d49 	.word	0x08105d49
 8105d0c:	08105d49 	.word	0x08105d49
 8105d10:	08105d49 	.word	0x08105d49
 8105d14:	08105d41 	.word	0x08105d41
 8105d18:	2301      	movs	r3, #1
 8105d1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105d1e:	e220      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105d20:	2304      	movs	r3, #4
 8105d22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105d26:	e21c      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105d28:	2308      	movs	r3, #8
 8105d2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105d2e:	e218      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105d30:	2310      	movs	r3, #16
 8105d32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105d36:	e214      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105d38:	2320      	movs	r3, #32
 8105d3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105d3e:	e210      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105d40:	2340      	movs	r3, #64	; 0x40
 8105d42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105d46:	e20c      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105d48:	2380      	movs	r3, #128	; 0x80
 8105d4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105d4e:	e208      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105d50:	687b      	ldr	r3, [r7, #4]
 8105d52:	681b      	ldr	r3, [r3, #0]
 8105d54:	4a6a      	ldr	r2, [pc, #424]	; (8105f00 <UART_SetConfig+0x340>)
 8105d56:	4293      	cmp	r3, r2
 8105d58:	d130      	bne.n	8105dbc <UART_SetConfig+0x1fc>
 8105d5a:	4b68      	ldr	r3, [pc, #416]	; (8105efc <UART_SetConfig+0x33c>)
 8105d5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105d5e:	f003 0307 	and.w	r3, r3, #7
 8105d62:	2b05      	cmp	r3, #5
 8105d64:	d826      	bhi.n	8105db4 <UART_SetConfig+0x1f4>
 8105d66:	a201      	add	r2, pc, #4	; (adr r2, 8105d6c <UART_SetConfig+0x1ac>)
 8105d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105d6c:	08105d85 	.word	0x08105d85
 8105d70:	08105d8d 	.word	0x08105d8d
 8105d74:	08105d95 	.word	0x08105d95
 8105d78:	08105d9d 	.word	0x08105d9d
 8105d7c:	08105da5 	.word	0x08105da5
 8105d80:	08105dad 	.word	0x08105dad
 8105d84:	2300      	movs	r3, #0
 8105d86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105d8a:	e1ea      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105d8c:	2304      	movs	r3, #4
 8105d8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105d92:	e1e6      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105d94:	2308      	movs	r3, #8
 8105d96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105d9a:	e1e2      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105d9c:	2310      	movs	r3, #16
 8105d9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105da2:	e1de      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105da4:	2320      	movs	r3, #32
 8105da6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105daa:	e1da      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105dac:	2340      	movs	r3, #64	; 0x40
 8105dae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105db2:	e1d6      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105db4:	2380      	movs	r3, #128	; 0x80
 8105db6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105dba:	e1d2      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105dbc:	687b      	ldr	r3, [r7, #4]
 8105dbe:	681b      	ldr	r3, [r3, #0]
 8105dc0:	4a50      	ldr	r2, [pc, #320]	; (8105f04 <UART_SetConfig+0x344>)
 8105dc2:	4293      	cmp	r3, r2
 8105dc4:	d130      	bne.n	8105e28 <UART_SetConfig+0x268>
 8105dc6:	4b4d      	ldr	r3, [pc, #308]	; (8105efc <UART_SetConfig+0x33c>)
 8105dc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105dca:	f003 0307 	and.w	r3, r3, #7
 8105dce:	2b05      	cmp	r3, #5
 8105dd0:	d826      	bhi.n	8105e20 <UART_SetConfig+0x260>
 8105dd2:	a201      	add	r2, pc, #4	; (adr r2, 8105dd8 <UART_SetConfig+0x218>)
 8105dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105dd8:	08105df1 	.word	0x08105df1
 8105ddc:	08105df9 	.word	0x08105df9
 8105de0:	08105e01 	.word	0x08105e01
 8105de4:	08105e09 	.word	0x08105e09
 8105de8:	08105e11 	.word	0x08105e11
 8105dec:	08105e19 	.word	0x08105e19
 8105df0:	2300      	movs	r3, #0
 8105df2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105df6:	e1b4      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105df8:	2304      	movs	r3, #4
 8105dfa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105dfe:	e1b0      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105e00:	2308      	movs	r3, #8
 8105e02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105e06:	e1ac      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105e08:	2310      	movs	r3, #16
 8105e0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105e0e:	e1a8      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105e10:	2320      	movs	r3, #32
 8105e12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105e16:	e1a4      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105e18:	2340      	movs	r3, #64	; 0x40
 8105e1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105e1e:	e1a0      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105e20:	2380      	movs	r3, #128	; 0x80
 8105e22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105e26:	e19c      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105e28:	687b      	ldr	r3, [r7, #4]
 8105e2a:	681b      	ldr	r3, [r3, #0]
 8105e2c:	4a36      	ldr	r2, [pc, #216]	; (8105f08 <UART_SetConfig+0x348>)
 8105e2e:	4293      	cmp	r3, r2
 8105e30:	d130      	bne.n	8105e94 <UART_SetConfig+0x2d4>
 8105e32:	4b32      	ldr	r3, [pc, #200]	; (8105efc <UART_SetConfig+0x33c>)
 8105e34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105e36:	f003 0307 	and.w	r3, r3, #7
 8105e3a:	2b05      	cmp	r3, #5
 8105e3c:	d826      	bhi.n	8105e8c <UART_SetConfig+0x2cc>
 8105e3e:	a201      	add	r2, pc, #4	; (adr r2, 8105e44 <UART_SetConfig+0x284>)
 8105e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105e44:	08105e5d 	.word	0x08105e5d
 8105e48:	08105e65 	.word	0x08105e65
 8105e4c:	08105e6d 	.word	0x08105e6d
 8105e50:	08105e75 	.word	0x08105e75
 8105e54:	08105e7d 	.word	0x08105e7d
 8105e58:	08105e85 	.word	0x08105e85
 8105e5c:	2300      	movs	r3, #0
 8105e5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105e62:	e17e      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105e64:	2304      	movs	r3, #4
 8105e66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105e6a:	e17a      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105e6c:	2308      	movs	r3, #8
 8105e6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105e72:	e176      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105e74:	2310      	movs	r3, #16
 8105e76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105e7a:	e172      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105e7c:	2320      	movs	r3, #32
 8105e7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105e82:	e16e      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105e84:	2340      	movs	r3, #64	; 0x40
 8105e86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105e8a:	e16a      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105e8c:	2380      	movs	r3, #128	; 0x80
 8105e8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105e92:	e166      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105e94:	687b      	ldr	r3, [r7, #4]
 8105e96:	681b      	ldr	r3, [r3, #0]
 8105e98:	4a1c      	ldr	r2, [pc, #112]	; (8105f0c <UART_SetConfig+0x34c>)
 8105e9a:	4293      	cmp	r3, r2
 8105e9c:	d140      	bne.n	8105f20 <UART_SetConfig+0x360>
 8105e9e:	4b17      	ldr	r3, [pc, #92]	; (8105efc <UART_SetConfig+0x33c>)
 8105ea0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105ea2:	f003 0307 	and.w	r3, r3, #7
 8105ea6:	2b05      	cmp	r3, #5
 8105ea8:	d836      	bhi.n	8105f18 <UART_SetConfig+0x358>
 8105eaa:	a201      	add	r2, pc, #4	; (adr r2, 8105eb0 <UART_SetConfig+0x2f0>)
 8105eac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105eb0:	08105ec9 	.word	0x08105ec9
 8105eb4:	08105ed1 	.word	0x08105ed1
 8105eb8:	08105ed9 	.word	0x08105ed9
 8105ebc:	08105ee1 	.word	0x08105ee1
 8105ec0:	08105ee9 	.word	0x08105ee9
 8105ec4:	08105f11 	.word	0x08105f11
 8105ec8:	2300      	movs	r3, #0
 8105eca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105ece:	e148      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105ed0:	2304      	movs	r3, #4
 8105ed2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105ed6:	e144      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105ed8:	2308      	movs	r3, #8
 8105eda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105ede:	e140      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105ee0:	2310      	movs	r3, #16
 8105ee2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105ee6:	e13c      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105ee8:	2320      	movs	r3, #32
 8105eea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105eee:	e138      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105ef0:	cfff69f3 	.word	0xcfff69f3
 8105ef4:	58000c00 	.word	0x58000c00
 8105ef8:	40011000 	.word	0x40011000
 8105efc:	58024400 	.word	0x58024400
 8105f00:	40004400 	.word	0x40004400
 8105f04:	40004800 	.word	0x40004800
 8105f08:	40004c00 	.word	0x40004c00
 8105f0c:	40005000 	.word	0x40005000
 8105f10:	2340      	movs	r3, #64	; 0x40
 8105f12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105f16:	e124      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105f18:	2380      	movs	r3, #128	; 0x80
 8105f1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105f1e:	e120      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105f20:	687b      	ldr	r3, [r7, #4]
 8105f22:	681b      	ldr	r3, [r3, #0]
 8105f24:	4acc      	ldr	r2, [pc, #816]	; (8106258 <UART_SetConfig+0x698>)
 8105f26:	4293      	cmp	r3, r2
 8105f28:	d176      	bne.n	8106018 <UART_SetConfig+0x458>
 8105f2a:	4bcc      	ldr	r3, [pc, #816]	; (810625c <UART_SetConfig+0x69c>)
 8105f2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105f2e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8105f32:	2b28      	cmp	r3, #40	; 0x28
 8105f34:	d86c      	bhi.n	8106010 <UART_SetConfig+0x450>
 8105f36:	a201      	add	r2, pc, #4	; (adr r2, 8105f3c <UART_SetConfig+0x37c>)
 8105f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105f3c:	08105fe1 	.word	0x08105fe1
 8105f40:	08106011 	.word	0x08106011
 8105f44:	08106011 	.word	0x08106011
 8105f48:	08106011 	.word	0x08106011
 8105f4c:	08106011 	.word	0x08106011
 8105f50:	08106011 	.word	0x08106011
 8105f54:	08106011 	.word	0x08106011
 8105f58:	08106011 	.word	0x08106011
 8105f5c:	08105fe9 	.word	0x08105fe9
 8105f60:	08106011 	.word	0x08106011
 8105f64:	08106011 	.word	0x08106011
 8105f68:	08106011 	.word	0x08106011
 8105f6c:	08106011 	.word	0x08106011
 8105f70:	08106011 	.word	0x08106011
 8105f74:	08106011 	.word	0x08106011
 8105f78:	08106011 	.word	0x08106011
 8105f7c:	08105ff1 	.word	0x08105ff1
 8105f80:	08106011 	.word	0x08106011
 8105f84:	08106011 	.word	0x08106011
 8105f88:	08106011 	.word	0x08106011
 8105f8c:	08106011 	.word	0x08106011
 8105f90:	08106011 	.word	0x08106011
 8105f94:	08106011 	.word	0x08106011
 8105f98:	08106011 	.word	0x08106011
 8105f9c:	08105ff9 	.word	0x08105ff9
 8105fa0:	08106011 	.word	0x08106011
 8105fa4:	08106011 	.word	0x08106011
 8105fa8:	08106011 	.word	0x08106011
 8105fac:	08106011 	.word	0x08106011
 8105fb0:	08106011 	.word	0x08106011
 8105fb4:	08106011 	.word	0x08106011
 8105fb8:	08106011 	.word	0x08106011
 8105fbc:	08106001 	.word	0x08106001
 8105fc0:	08106011 	.word	0x08106011
 8105fc4:	08106011 	.word	0x08106011
 8105fc8:	08106011 	.word	0x08106011
 8105fcc:	08106011 	.word	0x08106011
 8105fd0:	08106011 	.word	0x08106011
 8105fd4:	08106011 	.word	0x08106011
 8105fd8:	08106011 	.word	0x08106011
 8105fdc:	08106009 	.word	0x08106009
 8105fe0:	2301      	movs	r3, #1
 8105fe2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105fe6:	e0bc      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105fe8:	2304      	movs	r3, #4
 8105fea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105fee:	e0b8      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105ff0:	2308      	movs	r3, #8
 8105ff2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105ff6:	e0b4      	b.n	8106162 <UART_SetConfig+0x5a2>
 8105ff8:	2310      	movs	r3, #16
 8105ffa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8105ffe:	e0b0      	b.n	8106162 <UART_SetConfig+0x5a2>
 8106000:	2320      	movs	r3, #32
 8106002:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106006:	e0ac      	b.n	8106162 <UART_SetConfig+0x5a2>
 8106008:	2340      	movs	r3, #64	; 0x40
 810600a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810600e:	e0a8      	b.n	8106162 <UART_SetConfig+0x5a2>
 8106010:	2380      	movs	r3, #128	; 0x80
 8106012:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106016:	e0a4      	b.n	8106162 <UART_SetConfig+0x5a2>
 8106018:	687b      	ldr	r3, [r7, #4]
 810601a:	681b      	ldr	r3, [r3, #0]
 810601c:	4a90      	ldr	r2, [pc, #576]	; (8106260 <UART_SetConfig+0x6a0>)
 810601e:	4293      	cmp	r3, r2
 8106020:	d130      	bne.n	8106084 <UART_SetConfig+0x4c4>
 8106022:	4b8e      	ldr	r3, [pc, #568]	; (810625c <UART_SetConfig+0x69c>)
 8106024:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8106026:	f003 0307 	and.w	r3, r3, #7
 810602a:	2b05      	cmp	r3, #5
 810602c:	d826      	bhi.n	810607c <UART_SetConfig+0x4bc>
 810602e:	a201      	add	r2, pc, #4	; (adr r2, 8106034 <UART_SetConfig+0x474>)
 8106030:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106034:	0810604d 	.word	0x0810604d
 8106038:	08106055 	.word	0x08106055
 810603c:	0810605d 	.word	0x0810605d
 8106040:	08106065 	.word	0x08106065
 8106044:	0810606d 	.word	0x0810606d
 8106048:	08106075 	.word	0x08106075
 810604c:	2300      	movs	r3, #0
 810604e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106052:	e086      	b.n	8106162 <UART_SetConfig+0x5a2>
 8106054:	2304      	movs	r3, #4
 8106056:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810605a:	e082      	b.n	8106162 <UART_SetConfig+0x5a2>
 810605c:	2308      	movs	r3, #8
 810605e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106062:	e07e      	b.n	8106162 <UART_SetConfig+0x5a2>
 8106064:	2310      	movs	r3, #16
 8106066:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810606a:	e07a      	b.n	8106162 <UART_SetConfig+0x5a2>
 810606c:	2320      	movs	r3, #32
 810606e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106072:	e076      	b.n	8106162 <UART_SetConfig+0x5a2>
 8106074:	2340      	movs	r3, #64	; 0x40
 8106076:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810607a:	e072      	b.n	8106162 <UART_SetConfig+0x5a2>
 810607c:	2380      	movs	r3, #128	; 0x80
 810607e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106082:	e06e      	b.n	8106162 <UART_SetConfig+0x5a2>
 8106084:	687b      	ldr	r3, [r7, #4]
 8106086:	681b      	ldr	r3, [r3, #0]
 8106088:	4a76      	ldr	r2, [pc, #472]	; (8106264 <UART_SetConfig+0x6a4>)
 810608a:	4293      	cmp	r3, r2
 810608c:	d130      	bne.n	81060f0 <UART_SetConfig+0x530>
 810608e:	4b73      	ldr	r3, [pc, #460]	; (810625c <UART_SetConfig+0x69c>)
 8106090:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8106092:	f003 0307 	and.w	r3, r3, #7
 8106096:	2b05      	cmp	r3, #5
 8106098:	d826      	bhi.n	81060e8 <UART_SetConfig+0x528>
 810609a:	a201      	add	r2, pc, #4	; (adr r2, 81060a0 <UART_SetConfig+0x4e0>)
 810609c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81060a0:	081060b9 	.word	0x081060b9
 81060a4:	081060c1 	.word	0x081060c1
 81060a8:	081060c9 	.word	0x081060c9
 81060ac:	081060d1 	.word	0x081060d1
 81060b0:	081060d9 	.word	0x081060d9
 81060b4:	081060e1 	.word	0x081060e1
 81060b8:	2300      	movs	r3, #0
 81060ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81060be:	e050      	b.n	8106162 <UART_SetConfig+0x5a2>
 81060c0:	2304      	movs	r3, #4
 81060c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81060c6:	e04c      	b.n	8106162 <UART_SetConfig+0x5a2>
 81060c8:	2308      	movs	r3, #8
 81060ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81060ce:	e048      	b.n	8106162 <UART_SetConfig+0x5a2>
 81060d0:	2310      	movs	r3, #16
 81060d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81060d6:	e044      	b.n	8106162 <UART_SetConfig+0x5a2>
 81060d8:	2320      	movs	r3, #32
 81060da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81060de:	e040      	b.n	8106162 <UART_SetConfig+0x5a2>
 81060e0:	2340      	movs	r3, #64	; 0x40
 81060e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81060e6:	e03c      	b.n	8106162 <UART_SetConfig+0x5a2>
 81060e8:	2380      	movs	r3, #128	; 0x80
 81060ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81060ee:	e038      	b.n	8106162 <UART_SetConfig+0x5a2>
 81060f0:	687b      	ldr	r3, [r7, #4]
 81060f2:	681b      	ldr	r3, [r3, #0]
 81060f4:	4a5c      	ldr	r2, [pc, #368]	; (8106268 <UART_SetConfig+0x6a8>)
 81060f6:	4293      	cmp	r3, r2
 81060f8:	d130      	bne.n	810615c <UART_SetConfig+0x59c>
 81060fa:	4b58      	ldr	r3, [pc, #352]	; (810625c <UART_SetConfig+0x69c>)
 81060fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81060fe:	f003 0307 	and.w	r3, r3, #7
 8106102:	2b05      	cmp	r3, #5
 8106104:	d826      	bhi.n	8106154 <UART_SetConfig+0x594>
 8106106:	a201      	add	r2, pc, #4	; (adr r2, 810610c <UART_SetConfig+0x54c>)
 8106108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810610c:	08106125 	.word	0x08106125
 8106110:	0810612d 	.word	0x0810612d
 8106114:	08106135 	.word	0x08106135
 8106118:	0810613d 	.word	0x0810613d
 810611c:	08106145 	.word	0x08106145
 8106120:	0810614d 	.word	0x0810614d
 8106124:	2302      	movs	r3, #2
 8106126:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810612a:	e01a      	b.n	8106162 <UART_SetConfig+0x5a2>
 810612c:	2304      	movs	r3, #4
 810612e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106132:	e016      	b.n	8106162 <UART_SetConfig+0x5a2>
 8106134:	2308      	movs	r3, #8
 8106136:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810613a:	e012      	b.n	8106162 <UART_SetConfig+0x5a2>
 810613c:	2310      	movs	r3, #16
 810613e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106142:	e00e      	b.n	8106162 <UART_SetConfig+0x5a2>
 8106144:	2320      	movs	r3, #32
 8106146:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810614a:	e00a      	b.n	8106162 <UART_SetConfig+0x5a2>
 810614c:	2340      	movs	r3, #64	; 0x40
 810614e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106152:	e006      	b.n	8106162 <UART_SetConfig+0x5a2>
 8106154:	2380      	movs	r3, #128	; 0x80
 8106156:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810615a:	e002      	b.n	8106162 <UART_SetConfig+0x5a2>
 810615c:	2380      	movs	r3, #128	; 0x80
 810615e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8106162:	687b      	ldr	r3, [r7, #4]
 8106164:	681b      	ldr	r3, [r3, #0]
 8106166:	4a40      	ldr	r2, [pc, #256]	; (8106268 <UART_SetConfig+0x6a8>)
 8106168:	4293      	cmp	r3, r2
 810616a:	f040 80ef 	bne.w	810634c <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 810616e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8106172:	2b20      	cmp	r3, #32
 8106174:	dc46      	bgt.n	8106204 <UART_SetConfig+0x644>
 8106176:	2b02      	cmp	r3, #2
 8106178:	f2c0 8081 	blt.w	810627e <UART_SetConfig+0x6be>
 810617c:	3b02      	subs	r3, #2
 810617e:	2b1e      	cmp	r3, #30
 8106180:	d87d      	bhi.n	810627e <UART_SetConfig+0x6be>
 8106182:	a201      	add	r2, pc, #4	; (adr r2, 8106188 <UART_SetConfig+0x5c8>)
 8106184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106188:	0810620b 	.word	0x0810620b
 810618c:	0810627f 	.word	0x0810627f
 8106190:	08106213 	.word	0x08106213
 8106194:	0810627f 	.word	0x0810627f
 8106198:	0810627f 	.word	0x0810627f
 810619c:	0810627f 	.word	0x0810627f
 81061a0:	08106223 	.word	0x08106223
 81061a4:	0810627f 	.word	0x0810627f
 81061a8:	0810627f 	.word	0x0810627f
 81061ac:	0810627f 	.word	0x0810627f
 81061b0:	0810627f 	.word	0x0810627f
 81061b4:	0810627f 	.word	0x0810627f
 81061b8:	0810627f 	.word	0x0810627f
 81061bc:	0810627f 	.word	0x0810627f
 81061c0:	08106233 	.word	0x08106233
 81061c4:	0810627f 	.word	0x0810627f
 81061c8:	0810627f 	.word	0x0810627f
 81061cc:	0810627f 	.word	0x0810627f
 81061d0:	0810627f 	.word	0x0810627f
 81061d4:	0810627f 	.word	0x0810627f
 81061d8:	0810627f 	.word	0x0810627f
 81061dc:	0810627f 	.word	0x0810627f
 81061e0:	0810627f 	.word	0x0810627f
 81061e4:	0810627f 	.word	0x0810627f
 81061e8:	0810627f 	.word	0x0810627f
 81061ec:	0810627f 	.word	0x0810627f
 81061f0:	0810627f 	.word	0x0810627f
 81061f4:	0810627f 	.word	0x0810627f
 81061f8:	0810627f 	.word	0x0810627f
 81061fc:	0810627f 	.word	0x0810627f
 8106200:	08106271 	.word	0x08106271
 8106204:	2b40      	cmp	r3, #64	; 0x40
 8106206:	d036      	beq.n	8106276 <UART_SetConfig+0x6b6>
 8106208:	e039      	b.n	810627e <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 810620a:	f7fd fe47 	bl	8103e9c <HAL_RCCEx_GetD3PCLK1Freq>
 810620e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8106210:	e03b      	b.n	810628a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106212:	f107 0314 	add.w	r3, r7, #20
 8106216:	4618      	mov	r0, r3
 8106218:	f7fd fe56 	bl	8103ec8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810621c:	69bb      	ldr	r3, [r7, #24]
 810621e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106220:	e033      	b.n	810628a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106222:	f107 0308 	add.w	r3, r7, #8
 8106226:	4618      	mov	r0, r3
 8106228:	f7fd ffa2 	bl	8104170 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810622c:	68fb      	ldr	r3, [r7, #12]
 810622e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106230:	e02b      	b.n	810628a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106232:	4b0a      	ldr	r3, [pc, #40]	; (810625c <UART_SetConfig+0x69c>)
 8106234:	681b      	ldr	r3, [r3, #0]
 8106236:	f003 0320 	and.w	r3, r3, #32
 810623a:	2b00      	cmp	r3, #0
 810623c:	d009      	beq.n	8106252 <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810623e:	4b07      	ldr	r3, [pc, #28]	; (810625c <UART_SetConfig+0x69c>)
 8106240:	681b      	ldr	r3, [r3, #0]
 8106242:	08db      	lsrs	r3, r3, #3
 8106244:	f003 0303 	and.w	r3, r3, #3
 8106248:	4a08      	ldr	r2, [pc, #32]	; (810626c <UART_SetConfig+0x6ac>)
 810624a:	fa22 f303 	lsr.w	r3, r2, r3
 810624e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8106250:	e01b      	b.n	810628a <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 8106252:	4b06      	ldr	r3, [pc, #24]	; (810626c <UART_SetConfig+0x6ac>)
 8106254:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106256:	e018      	b.n	810628a <UART_SetConfig+0x6ca>
 8106258:	40011400 	.word	0x40011400
 810625c:	58024400 	.word	0x58024400
 8106260:	40007800 	.word	0x40007800
 8106264:	40007c00 	.word	0x40007c00
 8106268:	58000c00 	.word	0x58000c00
 810626c:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8106270:	4bc4      	ldr	r3, [pc, #784]	; (8106584 <UART_SetConfig+0x9c4>)
 8106272:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106274:	e009      	b.n	810628a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8106276:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810627a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810627c:	e005      	b.n	810628a <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 810627e:	2300      	movs	r3, #0
 8106280:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8106282:	2301      	movs	r3, #1
 8106284:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8106288:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 810628a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810628c:	2b00      	cmp	r3, #0
 810628e:	f000 81da 	beq.w	8106646 <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8106292:	687b      	ldr	r3, [r7, #4]
 8106294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8106296:	4abc      	ldr	r2, [pc, #752]	; (8106588 <UART_SetConfig+0x9c8>)
 8106298:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810629c:	461a      	mov	r2, r3
 810629e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81062a0:	fbb3 f3f2 	udiv	r3, r3, r2
 81062a4:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 81062a6:	687b      	ldr	r3, [r7, #4]
 81062a8:	685a      	ldr	r2, [r3, #4]
 81062aa:	4613      	mov	r3, r2
 81062ac:	005b      	lsls	r3, r3, #1
 81062ae:	4413      	add	r3, r2
 81062b0:	6a3a      	ldr	r2, [r7, #32]
 81062b2:	429a      	cmp	r2, r3
 81062b4:	d305      	bcc.n	81062c2 <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 81062b6:	687b      	ldr	r3, [r7, #4]
 81062b8:	685b      	ldr	r3, [r3, #4]
 81062ba:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 81062bc:	6a3a      	ldr	r2, [r7, #32]
 81062be:	429a      	cmp	r2, r3
 81062c0:	d903      	bls.n	81062ca <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 81062c2:	2301      	movs	r3, #1
 81062c4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 81062c8:	e1bd      	b.n	8106646 <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81062ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81062cc:	4618      	mov	r0, r3
 81062ce:	f04f 0100 	mov.w	r1, #0
 81062d2:	687b      	ldr	r3, [r7, #4]
 81062d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81062d6:	4aac      	ldr	r2, [pc, #688]	; (8106588 <UART_SetConfig+0x9c8>)
 81062d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81062dc:	b29a      	uxth	r2, r3
 81062de:	f04f 0300 	mov.w	r3, #0
 81062e2:	f7fa fd59 	bl	8100d98 <__aeabi_uldivmod>
 81062e6:	4602      	mov	r2, r0
 81062e8:	460b      	mov	r3, r1
 81062ea:	4610      	mov	r0, r2
 81062ec:	4619      	mov	r1, r3
 81062ee:	f04f 0200 	mov.w	r2, #0
 81062f2:	f04f 0300 	mov.w	r3, #0
 81062f6:	020b      	lsls	r3, r1, #8
 81062f8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 81062fc:	0202      	lsls	r2, r0, #8
 81062fe:	6879      	ldr	r1, [r7, #4]
 8106300:	6849      	ldr	r1, [r1, #4]
 8106302:	0849      	lsrs	r1, r1, #1
 8106304:	4608      	mov	r0, r1
 8106306:	f04f 0100 	mov.w	r1, #0
 810630a:	1814      	adds	r4, r2, r0
 810630c:	eb43 0501 	adc.w	r5, r3, r1
 8106310:	687b      	ldr	r3, [r7, #4]
 8106312:	685b      	ldr	r3, [r3, #4]
 8106314:	461a      	mov	r2, r3
 8106316:	f04f 0300 	mov.w	r3, #0
 810631a:	4620      	mov	r0, r4
 810631c:	4629      	mov	r1, r5
 810631e:	f7fa fd3b 	bl	8100d98 <__aeabi_uldivmod>
 8106322:	4602      	mov	r2, r0
 8106324:	460b      	mov	r3, r1
 8106326:	4613      	mov	r3, r2
 8106328:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 810632a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810632c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8106330:	d308      	bcc.n	8106344 <UART_SetConfig+0x784>
 8106332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106334:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8106338:	d204      	bcs.n	8106344 <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 810633a:	687b      	ldr	r3, [r7, #4]
 810633c:	681b      	ldr	r3, [r3, #0]
 810633e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8106340:	60da      	str	r2, [r3, #12]
 8106342:	e180      	b.n	8106646 <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 8106344:	2301      	movs	r3, #1
 8106346:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 810634a:	e17c      	b.n	8106646 <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 810634c:	687b      	ldr	r3, [r7, #4]
 810634e:	69db      	ldr	r3, [r3, #28]
 8106350:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8106354:	f040 80be 	bne.w	81064d4 <UART_SetConfig+0x914>
  {
    switch (clocksource)
 8106358:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 810635c:	2b20      	cmp	r3, #32
 810635e:	dc49      	bgt.n	81063f4 <UART_SetConfig+0x834>
 8106360:	2b00      	cmp	r3, #0
 8106362:	db7c      	blt.n	810645e <UART_SetConfig+0x89e>
 8106364:	2b20      	cmp	r3, #32
 8106366:	d87a      	bhi.n	810645e <UART_SetConfig+0x89e>
 8106368:	a201      	add	r2, pc, #4	; (adr r2, 8106370 <UART_SetConfig+0x7b0>)
 810636a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810636e:	bf00      	nop
 8106370:	081063fb 	.word	0x081063fb
 8106374:	08106403 	.word	0x08106403
 8106378:	0810645f 	.word	0x0810645f
 810637c:	0810645f 	.word	0x0810645f
 8106380:	0810640b 	.word	0x0810640b
 8106384:	0810645f 	.word	0x0810645f
 8106388:	0810645f 	.word	0x0810645f
 810638c:	0810645f 	.word	0x0810645f
 8106390:	0810641b 	.word	0x0810641b
 8106394:	0810645f 	.word	0x0810645f
 8106398:	0810645f 	.word	0x0810645f
 810639c:	0810645f 	.word	0x0810645f
 81063a0:	0810645f 	.word	0x0810645f
 81063a4:	0810645f 	.word	0x0810645f
 81063a8:	0810645f 	.word	0x0810645f
 81063ac:	0810645f 	.word	0x0810645f
 81063b0:	0810642b 	.word	0x0810642b
 81063b4:	0810645f 	.word	0x0810645f
 81063b8:	0810645f 	.word	0x0810645f
 81063bc:	0810645f 	.word	0x0810645f
 81063c0:	0810645f 	.word	0x0810645f
 81063c4:	0810645f 	.word	0x0810645f
 81063c8:	0810645f 	.word	0x0810645f
 81063cc:	0810645f 	.word	0x0810645f
 81063d0:	0810645f 	.word	0x0810645f
 81063d4:	0810645f 	.word	0x0810645f
 81063d8:	0810645f 	.word	0x0810645f
 81063dc:	0810645f 	.word	0x0810645f
 81063e0:	0810645f 	.word	0x0810645f
 81063e4:	0810645f 	.word	0x0810645f
 81063e8:	0810645f 	.word	0x0810645f
 81063ec:	0810645f 	.word	0x0810645f
 81063f0:	08106451 	.word	0x08106451
 81063f4:	2b40      	cmp	r3, #64	; 0x40
 81063f6:	d02e      	beq.n	8106456 <UART_SetConfig+0x896>
 81063f8:	e031      	b.n	810645e <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 81063fa:	f7fc fde3 	bl	8102fc4 <HAL_RCC_GetPCLK1Freq>
 81063fe:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8106400:	e033      	b.n	810646a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8106402:	f7fc fdf5 	bl	8102ff0 <HAL_RCC_GetPCLK2Freq>
 8106406:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8106408:	e02f      	b.n	810646a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810640a:	f107 0314 	add.w	r3, r7, #20
 810640e:	4618      	mov	r0, r3
 8106410:	f7fd fd5a 	bl	8103ec8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8106414:	69bb      	ldr	r3, [r7, #24]
 8106416:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106418:	e027      	b.n	810646a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810641a:	f107 0308 	add.w	r3, r7, #8
 810641e:	4618      	mov	r0, r3
 8106420:	f7fd fea6 	bl	8104170 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8106424:	68fb      	ldr	r3, [r7, #12]
 8106426:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106428:	e01f      	b.n	810646a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810642a:	4b58      	ldr	r3, [pc, #352]	; (810658c <UART_SetConfig+0x9cc>)
 810642c:	681b      	ldr	r3, [r3, #0]
 810642e:	f003 0320 	and.w	r3, r3, #32
 8106432:	2b00      	cmp	r3, #0
 8106434:	d009      	beq.n	810644a <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8106436:	4b55      	ldr	r3, [pc, #340]	; (810658c <UART_SetConfig+0x9cc>)
 8106438:	681b      	ldr	r3, [r3, #0]
 810643a:	08db      	lsrs	r3, r3, #3
 810643c:	f003 0303 	and.w	r3, r3, #3
 8106440:	4a53      	ldr	r2, [pc, #332]	; (8106590 <UART_SetConfig+0x9d0>)
 8106442:	fa22 f303 	lsr.w	r3, r2, r3
 8106446:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8106448:	e00f      	b.n	810646a <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 810644a:	4b51      	ldr	r3, [pc, #324]	; (8106590 <UART_SetConfig+0x9d0>)
 810644c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810644e:	e00c      	b.n	810646a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8106450:	4b4c      	ldr	r3, [pc, #304]	; (8106584 <UART_SetConfig+0x9c4>)
 8106452:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106454:	e009      	b.n	810646a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8106456:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810645a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810645c:	e005      	b.n	810646a <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 810645e:	2300      	movs	r3, #0
 8106460:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8106462:	2301      	movs	r3, #1
 8106464:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8106468:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 810646a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810646c:	2b00      	cmp	r3, #0
 810646e:	f000 80ea 	beq.w	8106646 <UART_SetConfig+0xa86>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8106472:	687b      	ldr	r3, [r7, #4]
 8106474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8106476:	4a44      	ldr	r2, [pc, #272]	; (8106588 <UART_SetConfig+0x9c8>)
 8106478:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810647c:	461a      	mov	r2, r3
 810647e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106480:	fbb3 f3f2 	udiv	r3, r3, r2
 8106484:	005a      	lsls	r2, r3, #1
 8106486:	687b      	ldr	r3, [r7, #4]
 8106488:	685b      	ldr	r3, [r3, #4]
 810648a:	085b      	lsrs	r3, r3, #1
 810648c:	441a      	add	r2, r3
 810648e:	687b      	ldr	r3, [r7, #4]
 8106490:	685b      	ldr	r3, [r3, #4]
 8106492:	fbb2 f3f3 	udiv	r3, r2, r3
 8106496:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8106498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810649a:	2b0f      	cmp	r3, #15
 810649c:	d916      	bls.n	81064cc <UART_SetConfig+0x90c>
 810649e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81064a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81064a4:	d212      	bcs.n	81064cc <UART_SetConfig+0x90c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 81064a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81064a8:	b29b      	uxth	r3, r3
 81064aa:	f023 030f 	bic.w	r3, r3, #15
 81064ae:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 81064b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81064b2:	085b      	lsrs	r3, r3, #1
 81064b4:	b29b      	uxth	r3, r3
 81064b6:	f003 0307 	and.w	r3, r3, #7
 81064ba:	b29a      	uxth	r2, r3
 81064bc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 81064be:	4313      	orrs	r3, r2
 81064c0:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 81064c2:	687b      	ldr	r3, [r7, #4]
 81064c4:	681b      	ldr	r3, [r3, #0]
 81064c6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 81064c8:	60da      	str	r2, [r3, #12]
 81064ca:	e0bc      	b.n	8106646 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 81064cc:	2301      	movs	r3, #1
 81064ce:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 81064d2:	e0b8      	b.n	8106646 <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 81064d4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 81064d8:	2b20      	cmp	r3, #32
 81064da:	dc4b      	bgt.n	8106574 <UART_SetConfig+0x9b4>
 81064dc:	2b00      	cmp	r3, #0
 81064de:	f2c0 8087 	blt.w	81065f0 <UART_SetConfig+0xa30>
 81064e2:	2b20      	cmp	r3, #32
 81064e4:	f200 8084 	bhi.w	81065f0 <UART_SetConfig+0xa30>
 81064e8:	a201      	add	r2, pc, #4	; (adr r2, 81064f0 <UART_SetConfig+0x930>)
 81064ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81064ee:	bf00      	nop
 81064f0:	0810657b 	.word	0x0810657b
 81064f4:	08106595 	.word	0x08106595
 81064f8:	081065f1 	.word	0x081065f1
 81064fc:	081065f1 	.word	0x081065f1
 8106500:	0810659d 	.word	0x0810659d
 8106504:	081065f1 	.word	0x081065f1
 8106508:	081065f1 	.word	0x081065f1
 810650c:	081065f1 	.word	0x081065f1
 8106510:	081065ad 	.word	0x081065ad
 8106514:	081065f1 	.word	0x081065f1
 8106518:	081065f1 	.word	0x081065f1
 810651c:	081065f1 	.word	0x081065f1
 8106520:	081065f1 	.word	0x081065f1
 8106524:	081065f1 	.word	0x081065f1
 8106528:	081065f1 	.word	0x081065f1
 810652c:	081065f1 	.word	0x081065f1
 8106530:	081065bd 	.word	0x081065bd
 8106534:	081065f1 	.word	0x081065f1
 8106538:	081065f1 	.word	0x081065f1
 810653c:	081065f1 	.word	0x081065f1
 8106540:	081065f1 	.word	0x081065f1
 8106544:	081065f1 	.word	0x081065f1
 8106548:	081065f1 	.word	0x081065f1
 810654c:	081065f1 	.word	0x081065f1
 8106550:	081065f1 	.word	0x081065f1
 8106554:	081065f1 	.word	0x081065f1
 8106558:	081065f1 	.word	0x081065f1
 810655c:	081065f1 	.word	0x081065f1
 8106560:	081065f1 	.word	0x081065f1
 8106564:	081065f1 	.word	0x081065f1
 8106568:	081065f1 	.word	0x081065f1
 810656c:	081065f1 	.word	0x081065f1
 8106570:	081065e3 	.word	0x081065e3
 8106574:	2b40      	cmp	r3, #64	; 0x40
 8106576:	d037      	beq.n	81065e8 <UART_SetConfig+0xa28>
 8106578:	e03a      	b.n	81065f0 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 810657a:	f7fc fd23 	bl	8102fc4 <HAL_RCC_GetPCLK1Freq>
 810657e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8106580:	e03c      	b.n	81065fc <UART_SetConfig+0xa3c>
 8106582:	bf00      	nop
 8106584:	003d0900 	.word	0x003d0900
 8106588:	0810b7b4 	.word	0x0810b7b4
 810658c:	58024400 	.word	0x58024400
 8106590:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8106594:	f7fc fd2c 	bl	8102ff0 <HAL_RCC_GetPCLK2Freq>
 8106598:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 810659a:	e02f      	b.n	81065fc <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810659c:	f107 0314 	add.w	r3, r7, #20
 81065a0:	4618      	mov	r0, r3
 81065a2:	f7fd fc91 	bl	8103ec8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 81065a6:	69bb      	ldr	r3, [r7, #24]
 81065a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81065aa:	e027      	b.n	81065fc <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81065ac:	f107 0308 	add.w	r3, r7, #8
 81065b0:	4618      	mov	r0, r3
 81065b2:	f7fd fddd 	bl	8104170 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 81065b6:	68fb      	ldr	r3, [r7, #12]
 81065b8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81065ba:	e01f      	b.n	81065fc <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81065bc:	4b2c      	ldr	r3, [pc, #176]	; (8106670 <UART_SetConfig+0xab0>)
 81065be:	681b      	ldr	r3, [r3, #0]
 81065c0:	f003 0320 	and.w	r3, r3, #32
 81065c4:	2b00      	cmp	r3, #0
 81065c6:	d009      	beq.n	81065dc <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 81065c8:	4b29      	ldr	r3, [pc, #164]	; (8106670 <UART_SetConfig+0xab0>)
 81065ca:	681b      	ldr	r3, [r3, #0]
 81065cc:	08db      	lsrs	r3, r3, #3
 81065ce:	f003 0303 	and.w	r3, r3, #3
 81065d2:	4a28      	ldr	r2, [pc, #160]	; (8106674 <UART_SetConfig+0xab4>)
 81065d4:	fa22 f303 	lsr.w	r3, r2, r3
 81065d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 81065da:	e00f      	b.n	81065fc <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 81065dc:	4b25      	ldr	r3, [pc, #148]	; (8106674 <UART_SetConfig+0xab4>)
 81065de:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81065e0:	e00c      	b.n	81065fc <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 81065e2:	4b25      	ldr	r3, [pc, #148]	; (8106678 <UART_SetConfig+0xab8>)
 81065e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81065e6:	e009      	b.n	81065fc <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 81065e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 81065ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81065ee:	e005      	b.n	81065fc <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 81065f0:	2300      	movs	r3, #0
 81065f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 81065f4:	2301      	movs	r3, #1
 81065f6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 81065fa:	bf00      	nop
    }

    if (pclk != 0U)
 81065fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81065fe:	2b00      	cmp	r3, #0
 8106600:	d021      	beq.n	8106646 <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8106602:	687b      	ldr	r3, [r7, #4]
 8106604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8106606:	4a1d      	ldr	r2, [pc, #116]	; (810667c <UART_SetConfig+0xabc>)
 8106608:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810660c:	461a      	mov	r2, r3
 810660e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106610:	fbb3 f2f2 	udiv	r2, r3, r2
 8106614:	687b      	ldr	r3, [r7, #4]
 8106616:	685b      	ldr	r3, [r3, #4]
 8106618:	085b      	lsrs	r3, r3, #1
 810661a:	441a      	add	r2, r3
 810661c:	687b      	ldr	r3, [r7, #4]
 810661e:	685b      	ldr	r3, [r3, #4]
 8106620:	fbb2 f3f3 	udiv	r3, r2, r3
 8106624:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8106626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106628:	2b0f      	cmp	r3, #15
 810662a:	d909      	bls.n	8106640 <UART_SetConfig+0xa80>
 810662c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810662e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8106632:	d205      	bcs.n	8106640 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8106634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106636:	b29a      	uxth	r2, r3
 8106638:	687b      	ldr	r3, [r7, #4]
 810663a:	681b      	ldr	r3, [r3, #0]
 810663c:	60da      	str	r2, [r3, #12]
 810663e:	e002      	b.n	8106646 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 8106640:	2301      	movs	r3, #1
 8106642:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8106646:	687b      	ldr	r3, [r7, #4]
 8106648:	2201      	movs	r2, #1
 810664a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 810664e:	687b      	ldr	r3, [r7, #4]
 8106650:	2201      	movs	r2, #1
 8106652:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8106656:	687b      	ldr	r3, [r7, #4]
 8106658:	2200      	movs	r2, #0
 810665a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 810665c:	687b      	ldr	r3, [r7, #4]
 810665e:	2200      	movs	r2, #0
 8106660:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8106662:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8106666:	4618      	mov	r0, r3
 8106668:	3738      	adds	r7, #56	; 0x38
 810666a:	46bd      	mov	sp, r7
 810666c:	bdb0      	pop	{r4, r5, r7, pc}
 810666e:	bf00      	nop
 8106670:	58024400 	.word	0x58024400
 8106674:	03d09000 	.word	0x03d09000
 8106678:	003d0900 	.word	0x003d0900
 810667c:	0810b7b4 	.word	0x0810b7b4

08106680 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8106680:	b480      	push	{r7}
 8106682:	b083      	sub	sp, #12
 8106684:	af00      	add	r7, sp, #0
 8106686:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8106688:	687b      	ldr	r3, [r7, #4]
 810668a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810668c:	f003 0301 	and.w	r3, r3, #1
 8106690:	2b00      	cmp	r3, #0
 8106692:	d00a      	beq.n	81066aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8106694:	687b      	ldr	r3, [r7, #4]
 8106696:	681b      	ldr	r3, [r3, #0]
 8106698:	685b      	ldr	r3, [r3, #4]
 810669a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 810669e:	687b      	ldr	r3, [r7, #4]
 81066a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81066a2:	687b      	ldr	r3, [r7, #4]
 81066a4:	681b      	ldr	r3, [r3, #0]
 81066a6:	430a      	orrs	r2, r1
 81066a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 81066aa:	687b      	ldr	r3, [r7, #4]
 81066ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81066ae:	f003 0302 	and.w	r3, r3, #2
 81066b2:	2b00      	cmp	r3, #0
 81066b4:	d00a      	beq.n	81066cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 81066b6:	687b      	ldr	r3, [r7, #4]
 81066b8:	681b      	ldr	r3, [r3, #0]
 81066ba:	685b      	ldr	r3, [r3, #4]
 81066bc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 81066c0:	687b      	ldr	r3, [r7, #4]
 81066c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 81066c4:	687b      	ldr	r3, [r7, #4]
 81066c6:	681b      	ldr	r3, [r3, #0]
 81066c8:	430a      	orrs	r2, r1
 81066ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 81066cc:	687b      	ldr	r3, [r7, #4]
 81066ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81066d0:	f003 0304 	and.w	r3, r3, #4
 81066d4:	2b00      	cmp	r3, #0
 81066d6:	d00a      	beq.n	81066ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 81066d8:	687b      	ldr	r3, [r7, #4]
 81066da:	681b      	ldr	r3, [r3, #0]
 81066dc:	685b      	ldr	r3, [r3, #4]
 81066de:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 81066e2:	687b      	ldr	r3, [r7, #4]
 81066e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 81066e6:	687b      	ldr	r3, [r7, #4]
 81066e8:	681b      	ldr	r3, [r3, #0]
 81066ea:	430a      	orrs	r2, r1
 81066ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 81066ee:	687b      	ldr	r3, [r7, #4]
 81066f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81066f2:	f003 0308 	and.w	r3, r3, #8
 81066f6:	2b00      	cmp	r3, #0
 81066f8:	d00a      	beq.n	8106710 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 81066fa:	687b      	ldr	r3, [r7, #4]
 81066fc:	681b      	ldr	r3, [r3, #0]
 81066fe:	685b      	ldr	r3, [r3, #4]
 8106700:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8106704:	687b      	ldr	r3, [r7, #4]
 8106706:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8106708:	687b      	ldr	r3, [r7, #4]
 810670a:	681b      	ldr	r3, [r3, #0]
 810670c:	430a      	orrs	r2, r1
 810670e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8106710:	687b      	ldr	r3, [r7, #4]
 8106712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106714:	f003 0310 	and.w	r3, r3, #16
 8106718:	2b00      	cmp	r3, #0
 810671a:	d00a      	beq.n	8106732 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 810671c:	687b      	ldr	r3, [r7, #4]
 810671e:	681b      	ldr	r3, [r3, #0]
 8106720:	689b      	ldr	r3, [r3, #8]
 8106722:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8106726:	687b      	ldr	r3, [r7, #4]
 8106728:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 810672a:	687b      	ldr	r3, [r7, #4]
 810672c:	681b      	ldr	r3, [r3, #0]
 810672e:	430a      	orrs	r2, r1
 8106730:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8106732:	687b      	ldr	r3, [r7, #4]
 8106734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106736:	f003 0320 	and.w	r3, r3, #32
 810673a:	2b00      	cmp	r3, #0
 810673c:	d00a      	beq.n	8106754 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 810673e:	687b      	ldr	r3, [r7, #4]
 8106740:	681b      	ldr	r3, [r3, #0]
 8106742:	689b      	ldr	r3, [r3, #8]
 8106744:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8106748:	687b      	ldr	r3, [r7, #4]
 810674a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 810674c:	687b      	ldr	r3, [r7, #4]
 810674e:	681b      	ldr	r3, [r3, #0]
 8106750:	430a      	orrs	r2, r1
 8106752:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8106754:	687b      	ldr	r3, [r7, #4]
 8106756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106758:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810675c:	2b00      	cmp	r3, #0
 810675e:	d01a      	beq.n	8106796 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8106760:	687b      	ldr	r3, [r7, #4]
 8106762:	681b      	ldr	r3, [r3, #0]
 8106764:	685b      	ldr	r3, [r3, #4]
 8106766:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 810676a:	687b      	ldr	r3, [r7, #4]
 810676c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 810676e:	687b      	ldr	r3, [r7, #4]
 8106770:	681b      	ldr	r3, [r3, #0]
 8106772:	430a      	orrs	r2, r1
 8106774:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8106776:	687b      	ldr	r3, [r7, #4]
 8106778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810677a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810677e:	d10a      	bne.n	8106796 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8106780:	687b      	ldr	r3, [r7, #4]
 8106782:	681b      	ldr	r3, [r3, #0]
 8106784:	685b      	ldr	r3, [r3, #4]
 8106786:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 810678a:	687b      	ldr	r3, [r7, #4]
 810678c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 810678e:	687b      	ldr	r3, [r7, #4]
 8106790:	681b      	ldr	r3, [r3, #0]
 8106792:	430a      	orrs	r2, r1
 8106794:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8106796:	687b      	ldr	r3, [r7, #4]
 8106798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810679a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810679e:	2b00      	cmp	r3, #0
 81067a0:	d00a      	beq.n	81067b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 81067a2:	687b      	ldr	r3, [r7, #4]
 81067a4:	681b      	ldr	r3, [r3, #0]
 81067a6:	685b      	ldr	r3, [r3, #4]
 81067a8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 81067ac:	687b      	ldr	r3, [r7, #4]
 81067ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 81067b0:	687b      	ldr	r3, [r7, #4]
 81067b2:	681b      	ldr	r3, [r3, #0]
 81067b4:	430a      	orrs	r2, r1
 81067b6:	605a      	str	r2, [r3, #4]
  }
}
 81067b8:	bf00      	nop
 81067ba:	370c      	adds	r7, #12
 81067bc:	46bd      	mov	sp, r7
 81067be:	f85d 7b04 	ldr.w	r7, [sp], #4
 81067c2:	4770      	bx	lr

081067c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 81067c4:	b580      	push	{r7, lr}
 81067c6:	b086      	sub	sp, #24
 81067c8:	af02      	add	r7, sp, #8
 81067ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 81067cc:	687b      	ldr	r3, [r7, #4]
 81067ce:	2200      	movs	r2, #0
 81067d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 81067d4:	f7fb fe78 	bl	81024c8 <HAL_GetTick>
 81067d8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 81067da:	687b      	ldr	r3, [r7, #4]
 81067dc:	681b      	ldr	r3, [r3, #0]
 81067de:	681b      	ldr	r3, [r3, #0]
 81067e0:	f003 0308 	and.w	r3, r3, #8
 81067e4:	2b08      	cmp	r3, #8
 81067e6:	d10e      	bne.n	8106806 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 81067e8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 81067ec:	9300      	str	r3, [sp, #0]
 81067ee:	68fb      	ldr	r3, [r7, #12]
 81067f0:	2200      	movs	r2, #0
 81067f2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 81067f6:	6878      	ldr	r0, [r7, #4]
 81067f8:	f000 f82f 	bl	810685a <UART_WaitOnFlagUntilTimeout>
 81067fc:	4603      	mov	r3, r0
 81067fe:	2b00      	cmp	r3, #0
 8106800:	d001      	beq.n	8106806 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8106802:	2303      	movs	r3, #3
 8106804:	e025      	b.n	8106852 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8106806:	687b      	ldr	r3, [r7, #4]
 8106808:	681b      	ldr	r3, [r3, #0]
 810680a:	681b      	ldr	r3, [r3, #0]
 810680c:	f003 0304 	and.w	r3, r3, #4
 8106810:	2b04      	cmp	r3, #4
 8106812:	d10e      	bne.n	8106832 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8106814:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8106818:	9300      	str	r3, [sp, #0]
 810681a:	68fb      	ldr	r3, [r7, #12]
 810681c:	2200      	movs	r2, #0
 810681e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8106822:	6878      	ldr	r0, [r7, #4]
 8106824:	f000 f819 	bl	810685a <UART_WaitOnFlagUntilTimeout>
 8106828:	4603      	mov	r3, r0
 810682a:	2b00      	cmp	r3, #0
 810682c:	d001      	beq.n	8106832 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 810682e:	2303      	movs	r3, #3
 8106830:	e00f      	b.n	8106852 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8106832:	687b      	ldr	r3, [r7, #4]
 8106834:	2220      	movs	r2, #32
 8106836:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 810683a:	687b      	ldr	r3, [r7, #4]
 810683c:	2220      	movs	r2, #32
 810683e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8106842:	687b      	ldr	r3, [r7, #4]
 8106844:	2200      	movs	r2, #0
 8106846:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8106848:	687b      	ldr	r3, [r7, #4]
 810684a:	2200      	movs	r2, #0
 810684c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8106850:	2300      	movs	r3, #0
}
 8106852:	4618      	mov	r0, r3
 8106854:	3710      	adds	r7, #16
 8106856:	46bd      	mov	sp, r7
 8106858:	bd80      	pop	{r7, pc}

0810685a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 810685a:	b580      	push	{r7, lr}
 810685c:	b09c      	sub	sp, #112	; 0x70
 810685e:	af00      	add	r7, sp, #0
 8106860:	60f8      	str	r0, [r7, #12]
 8106862:	60b9      	str	r1, [r7, #8]
 8106864:	603b      	str	r3, [r7, #0]
 8106866:	4613      	mov	r3, r2
 8106868:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810686a:	e0a9      	b.n	81069c0 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 810686c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 810686e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8106872:	f000 80a5 	beq.w	81069c0 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8106876:	f7fb fe27 	bl	81024c8 <HAL_GetTick>
 810687a:	4602      	mov	r2, r0
 810687c:	683b      	ldr	r3, [r7, #0]
 810687e:	1ad3      	subs	r3, r2, r3
 8106880:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8106882:	429a      	cmp	r2, r3
 8106884:	d302      	bcc.n	810688c <UART_WaitOnFlagUntilTimeout+0x32>
 8106886:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8106888:	2b00      	cmp	r3, #0
 810688a:	d140      	bne.n	810690e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 810688c:	68fb      	ldr	r3, [r7, #12]
 810688e:	681b      	ldr	r3, [r3, #0]
 8106890:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106892:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8106894:	e853 3f00 	ldrex	r3, [r3]
 8106898:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 810689a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 810689c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 81068a0:	667b      	str	r3, [r7, #100]	; 0x64
 81068a2:	68fb      	ldr	r3, [r7, #12]
 81068a4:	681b      	ldr	r3, [r3, #0]
 81068a6:	461a      	mov	r2, r3
 81068a8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 81068aa:	65fb      	str	r3, [r7, #92]	; 0x5c
 81068ac:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81068ae:	6db9      	ldr	r1, [r7, #88]	; 0x58
 81068b0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 81068b2:	e841 2300 	strex	r3, r2, [r1]
 81068b6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 81068b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 81068ba:	2b00      	cmp	r3, #0
 81068bc:	d1e6      	bne.n	810688c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 81068be:	68fb      	ldr	r3, [r7, #12]
 81068c0:	681b      	ldr	r3, [r3, #0]
 81068c2:	3308      	adds	r3, #8
 81068c4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81068c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81068c8:	e853 3f00 	ldrex	r3, [r3]
 81068cc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 81068ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81068d0:	f023 0301 	bic.w	r3, r3, #1
 81068d4:	663b      	str	r3, [r7, #96]	; 0x60
 81068d6:	68fb      	ldr	r3, [r7, #12]
 81068d8:	681b      	ldr	r3, [r3, #0]
 81068da:	3308      	adds	r3, #8
 81068dc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 81068de:	64ba      	str	r2, [r7, #72]	; 0x48
 81068e0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81068e2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 81068e4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 81068e6:	e841 2300 	strex	r3, r2, [r1]
 81068ea:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 81068ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 81068ee:	2b00      	cmp	r3, #0
 81068f0:	d1e5      	bne.n	81068be <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 81068f2:	68fb      	ldr	r3, [r7, #12]
 81068f4:	2220      	movs	r2, #32
 81068f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 81068fa:	68fb      	ldr	r3, [r7, #12]
 81068fc:	2220      	movs	r2, #32
 81068fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8106902:	68fb      	ldr	r3, [r7, #12]
 8106904:	2200      	movs	r2, #0
 8106906:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 810690a:	2303      	movs	r3, #3
 810690c:	e069      	b.n	81069e2 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 810690e:	68fb      	ldr	r3, [r7, #12]
 8106910:	681b      	ldr	r3, [r3, #0]
 8106912:	681b      	ldr	r3, [r3, #0]
 8106914:	f003 0304 	and.w	r3, r3, #4
 8106918:	2b00      	cmp	r3, #0
 810691a:	d051      	beq.n	81069c0 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 810691c:	68fb      	ldr	r3, [r7, #12]
 810691e:	681b      	ldr	r3, [r3, #0]
 8106920:	69db      	ldr	r3, [r3, #28]
 8106922:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8106926:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810692a:	d149      	bne.n	81069c0 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 810692c:	68fb      	ldr	r3, [r7, #12]
 810692e:	681b      	ldr	r3, [r3, #0]
 8106930:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8106934:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8106936:	68fb      	ldr	r3, [r7, #12]
 8106938:	681b      	ldr	r3, [r3, #0]
 810693a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810693c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810693e:	e853 3f00 	ldrex	r3, [r3]
 8106942:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8106944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8106946:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 810694a:	66fb      	str	r3, [r7, #108]	; 0x6c
 810694c:	68fb      	ldr	r3, [r7, #12]
 810694e:	681b      	ldr	r3, [r3, #0]
 8106950:	461a      	mov	r2, r3
 8106952:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8106954:	637b      	str	r3, [r7, #52]	; 0x34
 8106956:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106958:	6b39      	ldr	r1, [r7, #48]	; 0x30
 810695a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 810695c:	e841 2300 	strex	r3, r2, [r1]
 8106960:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8106962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106964:	2b00      	cmp	r3, #0
 8106966:	d1e6      	bne.n	8106936 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8106968:	68fb      	ldr	r3, [r7, #12]
 810696a:	681b      	ldr	r3, [r3, #0]
 810696c:	3308      	adds	r3, #8
 810696e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106970:	697b      	ldr	r3, [r7, #20]
 8106972:	e853 3f00 	ldrex	r3, [r3]
 8106976:	613b      	str	r3, [r7, #16]
   return(result);
 8106978:	693b      	ldr	r3, [r7, #16]
 810697a:	f023 0301 	bic.w	r3, r3, #1
 810697e:	66bb      	str	r3, [r7, #104]	; 0x68
 8106980:	68fb      	ldr	r3, [r7, #12]
 8106982:	681b      	ldr	r3, [r3, #0]
 8106984:	3308      	adds	r3, #8
 8106986:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8106988:	623a      	str	r2, [r7, #32]
 810698a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810698c:	69f9      	ldr	r1, [r7, #28]
 810698e:	6a3a      	ldr	r2, [r7, #32]
 8106990:	e841 2300 	strex	r3, r2, [r1]
 8106994:	61bb      	str	r3, [r7, #24]
   return(result);
 8106996:	69bb      	ldr	r3, [r7, #24]
 8106998:	2b00      	cmp	r3, #0
 810699a:	d1e5      	bne.n	8106968 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 810699c:	68fb      	ldr	r3, [r7, #12]
 810699e:	2220      	movs	r2, #32
 81069a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 81069a4:	68fb      	ldr	r3, [r7, #12]
 81069a6:	2220      	movs	r2, #32
 81069a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 81069ac:	68fb      	ldr	r3, [r7, #12]
 81069ae:	2220      	movs	r2, #32
 81069b0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 81069b4:	68fb      	ldr	r3, [r7, #12]
 81069b6:	2200      	movs	r2, #0
 81069b8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 81069bc:	2303      	movs	r3, #3
 81069be:	e010      	b.n	81069e2 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 81069c0:	68fb      	ldr	r3, [r7, #12]
 81069c2:	681b      	ldr	r3, [r3, #0]
 81069c4:	69da      	ldr	r2, [r3, #28]
 81069c6:	68bb      	ldr	r3, [r7, #8]
 81069c8:	4013      	ands	r3, r2
 81069ca:	68ba      	ldr	r2, [r7, #8]
 81069cc:	429a      	cmp	r2, r3
 81069ce:	bf0c      	ite	eq
 81069d0:	2301      	moveq	r3, #1
 81069d2:	2300      	movne	r3, #0
 81069d4:	b2db      	uxtb	r3, r3
 81069d6:	461a      	mov	r2, r3
 81069d8:	79fb      	ldrb	r3, [r7, #7]
 81069da:	429a      	cmp	r2, r3
 81069dc:	f43f af46 	beq.w	810686c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 81069e0:	2300      	movs	r3, #0
}
 81069e2:	4618      	mov	r0, r3
 81069e4:	3770      	adds	r7, #112	; 0x70
 81069e6:	46bd      	mov	sp, r7
 81069e8:	bd80      	pop	{r7, pc}

081069ea <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 81069ea:	b480      	push	{r7}
 81069ec:	b085      	sub	sp, #20
 81069ee:	af00      	add	r7, sp, #0
 81069f0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 81069f2:	687b      	ldr	r3, [r7, #4]
 81069f4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81069f8:	2b01      	cmp	r3, #1
 81069fa:	d101      	bne.n	8106a00 <HAL_UARTEx_DisableFifoMode+0x16>
 81069fc:	2302      	movs	r3, #2
 81069fe:	e027      	b.n	8106a50 <HAL_UARTEx_DisableFifoMode+0x66>
 8106a00:	687b      	ldr	r3, [r7, #4]
 8106a02:	2201      	movs	r2, #1
 8106a04:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8106a08:	687b      	ldr	r3, [r7, #4]
 8106a0a:	2224      	movs	r2, #36	; 0x24
 8106a0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8106a10:	687b      	ldr	r3, [r7, #4]
 8106a12:	681b      	ldr	r3, [r3, #0]
 8106a14:	681b      	ldr	r3, [r3, #0]
 8106a16:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8106a18:	687b      	ldr	r3, [r7, #4]
 8106a1a:	681b      	ldr	r3, [r3, #0]
 8106a1c:	681a      	ldr	r2, [r3, #0]
 8106a1e:	687b      	ldr	r3, [r7, #4]
 8106a20:	681b      	ldr	r3, [r3, #0]
 8106a22:	f022 0201 	bic.w	r2, r2, #1
 8106a26:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8106a28:	68fb      	ldr	r3, [r7, #12]
 8106a2a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8106a2e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8106a30:	687b      	ldr	r3, [r7, #4]
 8106a32:	2200      	movs	r2, #0
 8106a34:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8106a36:	687b      	ldr	r3, [r7, #4]
 8106a38:	681b      	ldr	r3, [r3, #0]
 8106a3a:	68fa      	ldr	r2, [r7, #12]
 8106a3c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8106a3e:	687b      	ldr	r3, [r7, #4]
 8106a40:	2220      	movs	r2, #32
 8106a42:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8106a46:	687b      	ldr	r3, [r7, #4]
 8106a48:	2200      	movs	r2, #0
 8106a4a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8106a4e:	2300      	movs	r3, #0
}
 8106a50:	4618      	mov	r0, r3
 8106a52:	3714      	adds	r7, #20
 8106a54:	46bd      	mov	sp, r7
 8106a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106a5a:	4770      	bx	lr

08106a5c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8106a5c:	b580      	push	{r7, lr}
 8106a5e:	b084      	sub	sp, #16
 8106a60:	af00      	add	r7, sp, #0
 8106a62:	6078      	str	r0, [r7, #4]
 8106a64:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8106a66:	687b      	ldr	r3, [r7, #4]
 8106a68:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8106a6c:	2b01      	cmp	r3, #1
 8106a6e:	d101      	bne.n	8106a74 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8106a70:	2302      	movs	r3, #2
 8106a72:	e02d      	b.n	8106ad0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8106a74:	687b      	ldr	r3, [r7, #4]
 8106a76:	2201      	movs	r2, #1
 8106a78:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8106a7c:	687b      	ldr	r3, [r7, #4]
 8106a7e:	2224      	movs	r2, #36	; 0x24
 8106a80:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8106a84:	687b      	ldr	r3, [r7, #4]
 8106a86:	681b      	ldr	r3, [r3, #0]
 8106a88:	681b      	ldr	r3, [r3, #0]
 8106a8a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8106a8c:	687b      	ldr	r3, [r7, #4]
 8106a8e:	681b      	ldr	r3, [r3, #0]
 8106a90:	681a      	ldr	r2, [r3, #0]
 8106a92:	687b      	ldr	r3, [r7, #4]
 8106a94:	681b      	ldr	r3, [r3, #0]
 8106a96:	f022 0201 	bic.w	r2, r2, #1
 8106a9a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8106a9c:	687b      	ldr	r3, [r7, #4]
 8106a9e:	681b      	ldr	r3, [r3, #0]
 8106aa0:	689b      	ldr	r3, [r3, #8]
 8106aa2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8106aa6:	687b      	ldr	r3, [r7, #4]
 8106aa8:	681b      	ldr	r3, [r3, #0]
 8106aaa:	683a      	ldr	r2, [r7, #0]
 8106aac:	430a      	orrs	r2, r1
 8106aae:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8106ab0:	6878      	ldr	r0, [r7, #4]
 8106ab2:	f000 f84f 	bl	8106b54 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8106ab6:	687b      	ldr	r3, [r7, #4]
 8106ab8:	681b      	ldr	r3, [r3, #0]
 8106aba:	68fa      	ldr	r2, [r7, #12]
 8106abc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8106abe:	687b      	ldr	r3, [r7, #4]
 8106ac0:	2220      	movs	r2, #32
 8106ac2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8106ac6:	687b      	ldr	r3, [r7, #4]
 8106ac8:	2200      	movs	r2, #0
 8106aca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8106ace:	2300      	movs	r3, #0
}
 8106ad0:	4618      	mov	r0, r3
 8106ad2:	3710      	adds	r7, #16
 8106ad4:	46bd      	mov	sp, r7
 8106ad6:	bd80      	pop	{r7, pc}

08106ad8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8106ad8:	b580      	push	{r7, lr}
 8106ada:	b084      	sub	sp, #16
 8106adc:	af00      	add	r7, sp, #0
 8106ade:	6078      	str	r0, [r7, #4]
 8106ae0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8106ae2:	687b      	ldr	r3, [r7, #4]
 8106ae4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8106ae8:	2b01      	cmp	r3, #1
 8106aea:	d101      	bne.n	8106af0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8106aec:	2302      	movs	r3, #2
 8106aee:	e02d      	b.n	8106b4c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8106af0:	687b      	ldr	r3, [r7, #4]
 8106af2:	2201      	movs	r2, #1
 8106af4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8106af8:	687b      	ldr	r3, [r7, #4]
 8106afa:	2224      	movs	r2, #36	; 0x24
 8106afc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8106b00:	687b      	ldr	r3, [r7, #4]
 8106b02:	681b      	ldr	r3, [r3, #0]
 8106b04:	681b      	ldr	r3, [r3, #0]
 8106b06:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8106b08:	687b      	ldr	r3, [r7, #4]
 8106b0a:	681b      	ldr	r3, [r3, #0]
 8106b0c:	681a      	ldr	r2, [r3, #0]
 8106b0e:	687b      	ldr	r3, [r7, #4]
 8106b10:	681b      	ldr	r3, [r3, #0]
 8106b12:	f022 0201 	bic.w	r2, r2, #1
 8106b16:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8106b18:	687b      	ldr	r3, [r7, #4]
 8106b1a:	681b      	ldr	r3, [r3, #0]
 8106b1c:	689b      	ldr	r3, [r3, #8]
 8106b1e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8106b22:	687b      	ldr	r3, [r7, #4]
 8106b24:	681b      	ldr	r3, [r3, #0]
 8106b26:	683a      	ldr	r2, [r7, #0]
 8106b28:	430a      	orrs	r2, r1
 8106b2a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8106b2c:	6878      	ldr	r0, [r7, #4]
 8106b2e:	f000 f811 	bl	8106b54 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8106b32:	687b      	ldr	r3, [r7, #4]
 8106b34:	681b      	ldr	r3, [r3, #0]
 8106b36:	68fa      	ldr	r2, [r7, #12]
 8106b38:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8106b3a:	687b      	ldr	r3, [r7, #4]
 8106b3c:	2220      	movs	r2, #32
 8106b3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8106b42:	687b      	ldr	r3, [r7, #4]
 8106b44:	2200      	movs	r2, #0
 8106b46:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8106b4a:	2300      	movs	r3, #0
}
 8106b4c:	4618      	mov	r0, r3
 8106b4e:	3710      	adds	r7, #16
 8106b50:	46bd      	mov	sp, r7
 8106b52:	bd80      	pop	{r7, pc}

08106b54 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8106b54:	b480      	push	{r7}
 8106b56:	b085      	sub	sp, #20
 8106b58:	af00      	add	r7, sp, #0
 8106b5a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8106b5c:	687b      	ldr	r3, [r7, #4]
 8106b5e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8106b60:	2b00      	cmp	r3, #0
 8106b62:	d108      	bne.n	8106b76 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8106b64:	687b      	ldr	r3, [r7, #4]
 8106b66:	2201      	movs	r2, #1
 8106b68:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8106b6c:	687b      	ldr	r3, [r7, #4]
 8106b6e:	2201      	movs	r2, #1
 8106b70:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8106b74:	e031      	b.n	8106bda <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8106b76:	2310      	movs	r3, #16
 8106b78:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8106b7a:	2310      	movs	r3, #16
 8106b7c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8106b7e:	687b      	ldr	r3, [r7, #4]
 8106b80:	681b      	ldr	r3, [r3, #0]
 8106b82:	689b      	ldr	r3, [r3, #8]
 8106b84:	0e5b      	lsrs	r3, r3, #25
 8106b86:	b2db      	uxtb	r3, r3
 8106b88:	f003 0307 	and.w	r3, r3, #7
 8106b8c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8106b8e:	687b      	ldr	r3, [r7, #4]
 8106b90:	681b      	ldr	r3, [r3, #0]
 8106b92:	689b      	ldr	r3, [r3, #8]
 8106b94:	0f5b      	lsrs	r3, r3, #29
 8106b96:	b2db      	uxtb	r3, r3
 8106b98:	f003 0307 	and.w	r3, r3, #7
 8106b9c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8106b9e:	7bbb      	ldrb	r3, [r7, #14]
 8106ba0:	7b3a      	ldrb	r2, [r7, #12]
 8106ba2:	4911      	ldr	r1, [pc, #68]	; (8106be8 <UARTEx_SetNbDataToProcess+0x94>)
 8106ba4:	5c8a      	ldrb	r2, [r1, r2]
 8106ba6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8106baa:	7b3a      	ldrb	r2, [r7, #12]
 8106bac:	490f      	ldr	r1, [pc, #60]	; (8106bec <UARTEx_SetNbDataToProcess+0x98>)
 8106bae:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8106bb0:	fb93 f3f2 	sdiv	r3, r3, r2
 8106bb4:	b29a      	uxth	r2, r3
 8106bb6:	687b      	ldr	r3, [r7, #4]
 8106bb8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8106bbc:	7bfb      	ldrb	r3, [r7, #15]
 8106bbe:	7b7a      	ldrb	r2, [r7, #13]
 8106bc0:	4909      	ldr	r1, [pc, #36]	; (8106be8 <UARTEx_SetNbDataToProcess+0x94>)
 8106bc2:	5c8a      	ldrb	r2, [r1, r2]
 8106bc4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8106bc8:	7b7a      	ldrb	r2, [r7, #13]
 8106bca:	4908      	ldr	r1, [pc, #32]	; (8106bec <UARTEx_SetNbDataToProcess+0x98>)
 8106bcc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8106bce:	fb93 f3f2 	sdiv	r3, r3, r2
 8106bd2:	b29a      	uxth	r2, r3
 8106bd4:	687b      	ldr	r3, [r7, #4]
 8106bd6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8106bda:	bf00      	nop
 8106bdc:	3714      	adds	r7, #20
 8106bde:	46bd      	mov	sp, r7
 8106be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106be4:	4770      	bx	lr
 8106be6:	bf00      	nop
 8106be8:	0810b7cc 	.word	0x0810b7cc
 8106bec:	0810b7d4 	.word	0x0810b7d4

08106bf0 <__errno>:
 8106bf0:	4b01      	ldr	r3, [pc, #4]	; (8106bf8 <__errno+0x8>)
 8106bf2:	6818      	ldr	r0, [r3, #0]
 8106bf4:	4770      	bx	lr
 8106bf6:	bf00      	nop
 8106bf8:	10000060 	.word	0x10000060

08106bfc <__sflush_r>:
 8106bfc:	898a      	ldrh	r2, [r1, #12]
 8106bfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8106c02:	4605      	mov	r5, r0
 8106c04:	0710      	lsls	r0, r2, #28
 8106c06:	460c      	mov	r4, r1
 8106c08:	d458      	bmi.n	8106cbc <__sflush_r+0xc0>
 8106c0a:	684b      	ldr	r3, [r1, #4]
 8106c0c:	2b00      	cmp	r3, #0
 8106c0e:	dc05      	bgt.n	8106c1c <__sflush_r+0x20>
 8106c10:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8106c12:	2b00      	cmp	r3, #0
 8106c14:	dc02      	bgt.n	8106c1c <__sflush_r+0x20>
 8106c16:	2000      	movs	r0, #0
 8106c18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8106c1c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8106c1e:	2e00      	cmp	r6, #0
 8106c20:	d0f9      	beq.n	8106c16 <__sflush_r+0x1a>
 8106c22:	2300      	movs	r3, #0
 8106c24:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8106c28:	682f      	ldr	r7, [r5, #0]
 8106c2a:	602b      	str	r3, [r5, #0]
 8106c2c:	d032      	beq.n	8106c94 <__sflush_r+0x98>
 8106c2e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8106c30:	89a3      	ldrh	r3, [r4, #12]
 8106c32:	075a      	lsls	r2, r3, #29
 8106c34:	d505      	bpl.n	8106c42 <__sflush_r+0x46>
 8106c36:	6863      	ldr	r3, [r4, #4]
 8106c38:	1ac0      	subs	r0, r0, r3
 8106c3a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8106c3c:	b10b      	cbz	r3, 8106c42 <__sflush_r+0x46>
 8106c3e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8106c40:	1ac0      	subs	r0, r0, r3
 8106c42:	2300      	movs	r3, #0
 8106c44:	4602      	mov	r2, r0
 8106c46:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8106c48:	6a21      	ldr	r1, [r4, #32]
 8106c4a:	4628      	mov	r0, r5
 8106c4c:	47b0      	blx	r6
 8106c4e:	1c43      	adds	r3, r0, #1
 8106c50:	89a3      	ldrh	r3, [r4, #12]
 8106c52:	d106      	bne.n	8106c62 <__sflush_r+0x66>
 8106c54:	6829      	ldr	r1, [r5, #0]
 8106c56:	291d      	cmp	r1, #29
 8106c58:	d82c      	bhi.n	8106cb4 <__sflush_r+0xb8>
 8106c5a:	4a2a      	ldr	r2, [pc, #168]	; (8106d04 <__sflush_r+0x108>)
 8106c5c:	40ca      	lsrs	r2, r1
 8106c5e:	07d6      	lsls	r6, r2, #31
 8106c60:	d528      	bpl.n	8106cb4 <__sflush_r+0xb8>
 8106c62:	2200      	movs	r2, #0
 8106c64:	6062      	str	r2, [r4, #4]
 8106c66:	04d9      	lsls	r1, r3, #19
 8106c68:	6922      	ldr	r2, [r4, #16]
 8106c6a:	6022      	str	r2, [r4, #0]
 8106c6c:	d504      	bpl.n	8106c78 <__sflush_r+0x7c>
 8106c6e:	1c42      	adds	r2, r0, #1
 8106c70:	d101      	bne.n	8106c76 <__sflush_r+0x7a>
 8106c72:	682b      	ldr	r3, [r5, #0]
 8106c74:	b903      	cbnz	r3, 8106c78 <__sflush_r+0x7c>
 8106c76:	6560      	str	r0, [r4, #84]	; 0x54
 8106c78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8106c7a:	602f      	str	r7, [r5, #0]
 8106c7c:	2900      	cmp	r1, #0
 8106c7e:	d0ca      	beq.n	8106c16 <__sflush_r+0x1a>
 8106c80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8106c84:	4299      	cmp	r1, r3
 8106c86:	d002      	beq.n	8106c8e <__sflush_r+0x92>
 8106c88:	4628      	mov	r0, r5
 8106c8a:	f000 f99f 	bl	8106fcc <_free_r>
 8106c8e:	2000      	movs	r0, #0
 8106c90:	6360      	str	r0, [r4, #52]	; 0x34
 8106c92:	e7c1      	b.n	8106c18 <__sflush_r+0x1c>
 8106c94:	6a21      	ldr	r1, [r4, #32]
 8106c96:	2301      	movs	r3, #1
 8106c98:	4628      	mov	r0, r5
 8106c9a:	47b0      	blx	r6
 8106c9c:	1c41      	adds	r1, r0, #1
 8106c9e:	d1c7      	bne.n	8106c30 <__sflush_r+0x34>
 8106ca0:	682b      	ldr	r3, [r5, #0]
 8106ca2:	2b00      	cmp	r3, #0
 8106ca4:	d0c4      	beq.n	8106c30 <__sflush_r+0x34>
 8106ca6:	2b1d      	cmp	r3, #29
 8106ca8:	d001      	beq.n	8106cae <__sflush_r+0xb2>
 8106caa:	2b16      	cmp	r3, #22
 8106cac:	d101      	bne.n	8106cb2 <__sflush_r+0xb6>
 8106cae:	602f      	str	r7, [r5, #0]
 8106cb0:	e7b1      	b.n	8106c16 <__sflush_r+0x1a>
 8106cb2:	89a3      	ldrh	r3, [r4, #12]
 8106cb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8106cb8:	81a3      	strh	r3, [r4, #12]
 8106cba:	e7ad      	b.n	8106c18 <__sflush_r+0x1c>
 8106cbc:	690f      	ldr	r7, [r1, #16]
 8106cbe:	2f00      	cmp	r7, #0
 8106cc0:	d0a9      	beq.n	8106c16 <__sflush_r+0x1a>
 8106cc2:	0793      	lsls	r3, r2, #30
 8106cc4:	680e      	ldr	r6, [r1, #0]
 8106cc6:	bf08      	it	eq
 8106cc8:	694b      	ldreq	r3, [r1, #20]
 8106cca:	600f      	str	r7, [r1, #0]
 8106ccc:	bf18      	it	ne
 8106cce:	2300      	movne	r3, #0
 8106cd0:	eba6 0807 	sub.w	r8, r6, r7
 8106cd4:	608b      	str	r3, [r1, #8]
 8106cd6:	f1b8 0f00 	cmp.w	r8, #0
 8106cda:	dd9c      	ble.n	8106c16 <__sflush_r+0x1a>
 8106cdc:	6a21      	ldr	r1, [r4, #32]
 8106cde:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8106ce0:	4643      	mov	r3, r8
 8106ce2:	463a      	mov	r2, r7
 8106ce4:	4628      	mov	r0, r5
 8106ce6:	47b0      	blx	r6
 8106ce8:	2800      	cmp	r0, #0
 8106cea:	dc06      	bgt.n	8106cfa <__sflush_r+0xfe>
 8106cec:	89a3      	ldrh	r3, [r4, #12]
 8106cee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8106cf2:	81a3      	strh	r3, [r4, #12]
 8106cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8106cf8:	e78e      	b.n	8106c18 <__sflush_r+0x1c>
 8106cfa:	4407      	add	r7, r0
 8106cfc:	eba8 0800 	sub.w	r8, r8, r0
 8106d00:	e7e9      	b.n	8106cd6 <__sflush_r+0xda>
 8106d02:	bf00      	nop
 8106d04:	20400001 	.word	0x20400001

08106d08 <_fflush_r>:
 8106d08:	b538      	push	{r3, r4, r5, lr}
 8106d0a:	690b      	ldr	r3, [r1, #16]
 8106d0c:	4605      	mov	r5, r0
 8106d0e:	460c      	mov	r4, r1
 8106d10:	b913      	cbnz	r3, 8106d18 <_fflush_r+0x10>
 8106d12:	2500      	movs	r5, #0
 8106d14:	4628      	mov	r0, r5
 8106d16:	bd38      	pop	{r3, r4, r5, pc}
 8106d18:	b118      	cbz	r0, 8106d22 <_fflush_r+0x1a>
 8106d1a:	6983      	ldr	r3, [r0, #24]
 8106d1c:	b90b      	cbnz	r3, 8106d22 <_fflush_r+0x1a>
 8106d1e:	f000 f887 	bl	8106e30 <__sinit>
 8106d22:	4b14      	ldr	r3, [pc, #80]	; (8106d74 <_fflush_r+0x6c>)
 8106d24:	429c      	cmp	r4, r3
 8106d26:	d11b      	bne.n	8106d60 <_fflush_r+0x58>
 8106d28:	686c      	ldr	r4, [r5, #4]
 8106d2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8106d2e:	2b00      	cmp	r3, #0
 8106d30:	d0ef      	beq.n	8106d12 <_fflush_r+0xa>
 8106d32:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8106d34:	07d0      	lsls	r0, r2, #31
 8106d36:	d404      	bmi.n	8106d42 <_fflush_r+0x3a>
 8106d38:	0599      	lsls	r1, r3, #22
 8106d3a:	d402      	bmi.n	8106d42 <_fflush_r+0x3a>
 8106d3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8106d3e:	f000 f93a 	bl	8106fb6 <__retarget_lock_acquire_recursive>
 8106d42:	4628      	mov	r0, r5
 8106d44:	4621      	mov	r1, r4
 8106d46:	f7ff ff59 	bl	8106bfc <__sflush_r>
 8106d4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8106d4c:	07da      	lsls	r2, r3, #31
 8106d4e:	4605      	mov	r5, r0
 8106d50:	d4e0      	bmi.n	8106d14 <_fflush_r+0xc>
 8106d52:	89a3      	ldrh	r3, [r4, #12]
 8106d54:	059b      	lsls	r3, r3, #22
 8106d56:	d4dd      	bmi.n	8106d14 <_fflush_r+0xc>
 8106d58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8106d5a:	f000 f92d 	bl	8106fb8 <__retarget_lock_release_recursive>
 8106d5e:	e7d9      	b.n	8106d14 <_fflush_r+0xc>
 8106d60:	4b05      	ldr	r3, [pc, #20]	; (8106d78 <_fflush_r+0x70>)
 8106d62:	429c      	cmp	r4, r3
 8106d64:	d101      	bne.n	8106d6a <_fflush_r+0x62>
 8106d66:	68ac      	ldr	r4, [r5, #8]
 8106d68:	e7df      	b.n	8106d2a <_fflush_r+0x22>
 8106d6a:	4b04      	ldr	r3, [pc, #16]	; (8106d7c <_fflush_r+0x74>)
 8106d6c:	429c      	cmp	r4, r3
 8106d6e:	bf08      	it	eq
 8106d70:	68ec      	ldreq	r4, [r5, #12]
 8106d72:	e7da      	b.n	8106d2a <_fflush_r+0x22>
 8106d74:	0810b7fc 	.word	0x0810b7fc
 8106d78:	0810b81c 	.word	0x0810b81c
 8106d7c:	0810b7dc 	.word	0x0810b7dc

08106d80 <std>:
 8106d80:	2300      	movs	r3, #0
 8106d82:	b510      	push	{r4, lr}
 8106d84:	4604      	mov	r4, r0
 8106d86:	e9c0 3300 	strd	r3, r3, [r0]
 8106d8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8106d8e:	6083      	str	r3, [r0, #8]
 8106d90:	8181      	strh	r1, [r0, #12]
 8106d92:	6643      	str	r3, [r0, #100]	; 0x64
 8106d94:	81c2      	strh	r2, [r0, #14]
 8106d96:	6183      	str	r3, [r0, #24]
 8106d98:	4619      	mov	r1, r3
 8106d9a:	2208      	movs	r2, #8
 8106d9c:	305c      	adds	r0, #92	; 0x5c
 8106d9e:	f000 f90c 	bl	8106fba <memset>
 8106da2:	4b05      	ldr	r3, [pc, #20]	; (8106db8 <std+0x38>)
 8106da4:	6263      	str	r3, [r4, #36]	; 0x24
 8106da6:	4b05      	ldr	r3, [pc, #20]	; (8106dbc <std+0x3c>)
 8106da8:	62a3      	str	r3, [r4, #40]	; 0x28
 8106daa:	4b05      	ldr	r3, [pc, #20]	; (8106dc0 <std+0x40>)
 8106dac:	62e3      	str	r3, [r4, #44]	; 0x2c
 8106dae:	4b05      	ldr	r3, [pc, #20]	; (8106dc4 <std+0x44>)
 8106db0:	6224      	str	r4, [r4, #32]
 8106db2:	6323      	str	r3, [r4, #48]	; 0x30
 8106db4:	bd10      	pop	{r4, pc}
 8106db6:	bf00      	nop
 8106db8:	08108129 	.word	0x08108129
 8106dbc:	0810814b 	.word	0x0810814b
 8106dc0:	08108183 	.word	0x08108183
 8106dc4:	081081a7 	.word	0x081081a7

08106dc8 <_cleanup_r>:
 8106dc8:	4901      	ldr	r1, [pc, #4]	; (8106dd0 <_cleanup_r+0x8>)
 8106dca:	f000 b8af 	b.w	8106f2c <_fwalk_reent>
 8106dce:	bf00      	nop
 8106dd0:	08106d09 	.word	0x08106d09

08106dd4 <__sfmoreglue>:
 8106dd4:	b570      	push	{r4, r5, r6, lr}
 8106dd6:	1e4a      	subs	r2, r1, #1
 8106dd8:	2568      	movs	r5, #104	; 0x68
 8106dda:	4355      	muls	r5, r2
 8106ddc:	460e      	mov	r6, r1
 8106dde:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8106de2:	f000 f943 	bl	810706c <_malloc_r>
 8106de6:	4604      	mov	r4, r0
 8106de8:	b140      	cbz	r0, 8106dfc <__sfmoreglue+0x28>
 8106dea:	2100      	movs	r1, #0
 8106dec:	e9c0 1600 	strd	r1, r6, [r0]
 8106df0:	300c      	adds	r0, #12
 8106df2:	60a0      	str	r0, [r4, #8]
 8106df4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8106df8:	f000 f8df 	bl	8106fba <memset>
 8106dfc:	4620      	mov	r0, r4
 8106dfe:	bd70      	pop	{r4, r5, r6, pc}

08106e00 <__sfp_lock_acquire>:
 8106e00:	4801      	ldr	r0, [pc, #4]	; (8106e08 <__sfp_lock_acquire+0x8>)
 8106e02:	f000 b8d8 	b.w	8106fb6 <__retarget_lock_acquire_recursive>
 8106e06:	bf00      	nop
 8106e08:	1003edd0 	.word	0x1003edd0

08106e0c <__sfp_lock_release>:
 8106e0c:	4801      	ldr	r0, [pc, #4]	; (8106e14 <__sfp_lock_release+0x8>)
 8106e0e:	f000 b8d3 	b.w	8106fb8 <__retarget_lock_release_recursive>
 8106e12:	bf00      	nop
 8106e14:	1003edd0 	.word	0x1003edd0

08106e18 <__sinit_lock_acquire>:
 8106e18:	4801      	ldr	r0, [pc, #4]	; (8106e20 <__sinit_lock_acquire+0x8>)
 8106e1a:	f000 b8cc 	b.w	8106fb6 <__retarget_lock_acquire_recursive>
 8106e1e:	bf00      	nop
 8106e20:	1003edcb 	.word	0x1003edcb

08106e24 <__sinit_lock_release>:
 8106e24:	4801      	ldr	r0, [pc, #4]	; (8106e2c <__sinit_lock_release+0x8>)
 8106e26:	f000 b8c7 	b.w	8106fb8 <__retarget_lock_release_recursive>
 8106e2a:	bf00      	nop
 8106e2c:	1003edcb 	.word	0x1003edcb

08106e30 <__sinit>:
 8106e30:	b510      	push	{r4, lr}
 8106e32:	4604      	mov	r4, r0
 8106e34:	f7ff fff0 	bl	8106e18 <__sinit_lock_acquire>
 8106e38:	69a3      	ldr	r3, [r4, #24]
 8106e3a:	b11b      	cbz	r3, 8106e44 <__sinit+0x14>
 8106e3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8106e40:	f7ff bff0 	b.w	8106e24 <__sinit_lock_release>
 8106e44:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8106e48:	6523      	str	r3, [r4, #80]	; 0x50
 8106e4a:	4b13      	ldr	r3, [pc, #76]	; (8106e98 <__sinit+0x68>)
 8106e4c:	4a13      	ldr	r2, [pc, #76]	; (8106e9c <__sinit+0x6c>)
 8106e4e:	681b      	ldr	r3, [r3, #0]
 8106e50:	62a2      	str	r2, [r4, #40]	; 0x28
 8106e52:	42a3      	cmp	r3, r4
 8106e54:	bf04      	itt	eq
 8106e56:	2301      	moveq	r3, #1
 8106e58:	61a3      	streq	r3, [r4, #24]
 8106e5a:	4620      	mov	r0, r4
 8106e5c:	f000 f820 	bl	8106ea0 <__sfp>
 8106e60:	6060      	str	r0, [r4, #4]
 8106e62:	4620      	mov	r0, r4
 8106e64:	f000 f81c 	bl	8106ea0 <__sfp>
 8106e68:	60a0      	str	r0, [r4, #8]
 8106e6a:	4620      	mov	r0, r4
 8106e6c:	f000 f818 	bl	8106ea0 <__sfp>
 8106e70:	2200      	movs	r2, #0
 8106e72:	60e0      	str	r0, [r4, #12]
 8106e74:	2104      	movs	r1, #4
 8106e76:	6860      	ldr	r0, [r4, #4]
 8106e78:	f7ff ff82 	bl	8106d80 <std>
 8106e7c:	68a0      	ldr	r0, [r4, #8]
 8106e7e:	2201      	movs	r2, #1
 8106e80:	2109      	movs	r1, #9
 8106e82:	f7ff ff7d 	bl	8106d80 <std>
 8106e86:	68e0      	ldr	r0, [r4, #12]
 8106e88:	2202      	movs	r2, #2
 8106e8a:	2112      	movs	r1, #18
 8106e8c:	f7ff ff78 	bl	8106d80 <std>
 8106e90:	2301      	movs	r3, #1
 8106e92:	61a3      	str	r3, [r4, #24]
 8106e94:	e7d2      	b.n	8106e3c <__sinit+0xc>
 8106e96:	bf00      	nop
 8106e98:	0810b83c 	.word	0x0810b83c
 8106e9c:	08106dc9 	.word	0x08106dc9

08106ea0 <__sfp>:
 8106ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8106ea2:	4607      	mov	r7, r0
 8106ea4:	f7ff ffac 	bl	8106e00 <__sfp_lock_acquire>
 8106ea8:	4b1e      	ldr	r3, [pc, #120]	; (8106f24 <__sfp+0x84>)
 8106eaa:	681e      	ldr	r6, [r3, #0]
 8106eac:	69b3      	ldr	r3, [r6, #24]
 8106eae:	b913      	cbnz	r3, 8106eb6 <__sfp+0x16>
 8106eb0:	4630      	mov	r0, r6
 8106eb2:	f7ff ffbd 	bl	8106e30 <__sinit>
 8106eb6:	3648      	adds	r6, #72	; 0x48
 8106eb8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8106ebc:	3b01      	subs	r3, #1
 8106ebe:	d503      	bpl.n	8106ec8 <__sfp+0x28>
 8106ec0:	6833      	ldr	r3, [r6, #0]
 8106ec2:	b30b      	cbz	r3, 8106f08 <__sfp+0x68>
 8106ec4:	6836      	ldr	r6, [r6, #0]
 8106ec6:	e7f7      	b.n	8106eb8 <__sfp+0x18>
 8106ec8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8106ecc:	b9d5      	cbnz	r5, 8106f04 <__sfp+0x64>
 8106ece:	4b16      	ldr	r3, [pc, #88]	; (8106f28 <__sfp+0x88>)
 8106ed0:	60e3      	str	r3, [r4, #12]
 8106ed2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8106ed6:	6665      	str	r5, [r4, #100]	; 0x64
 8106ed8:	f000 f86c 	bl	8106fb4 <__retarget_lock_init_recursive>
 8106edc:	f7ff ff96 	bl	8106e0c <__sfp_lock_release>
 8106ee0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8106ee4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8106ee8:	6025      	str	r5, [r4, #0]
 8106eea:	61a5      	str	r5, [r4, #24]
 8106eec:	2208      	movs	r2, #8
 8106eee:	4629      	mov	r1, r5
 8106ef0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8106ef4:	f000 f861 	bl	8106fba <memset>
 8106ef8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8106efc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8106f00:	4620      	mov	r0, r4
 8106f02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8106f04:	3468      	adds	r4, #104	; 0x68
 8106f06:	e7d9      	b.n	8106ebc <__sfp+0x1c>
 8106f08:	2104      	movs	r1, #4
 8106f0a:	4638      	mov	r0, r7
 8106f0c:	f7ff ff62 	bl	8106dd4 <__sfmoreglue>
 8106f10:	4604      	mov	r4, r0
 8106f12:	6030      	str	r0, [r6, #0]
 8106f14:	2800      	cmp	r0, #0
 8106f16:	d1d5      	bne.n	8106ec4 <__sfp+0x24>
 8106f18:	f7ff ff78 	bl	8106e0c <__sfp_lock_release>
 8106f1c:	230c      	movs	r3, #12
 8106f1e:	603b      	str	r3, [r7, #0]
 8106f20:	e7ee      	b.n	8106f00 <__sfp+0x60>
 8106f22:	bf00      	nop
 8106f24:	0810b83c 	.word	0x0810b83c
 8106f28:	ffff0001 	.word	0xffff0001

08106f2c <_fwalk_reent>:
 8106f2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8106f30:	4606      	mov	r6, r0
 8106f32:	4688      	mov	r8, r1
 8106f34:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8106f38:	2700      	movs	r7, #0
 8106f3a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8106f3e:	f1b9 0901 	subs.w	r9, r9, #1
 8106f42:	d505      	bpl.n	8106f50 <_fwalk_reent+0x24>
 8106f44:	6824      	ldr	r4, [r4, #0]
 8106f46:	2c00      	cmp	r4, #0
 8106f48:	d1f7      	bne.n	8106f3a <_fwalk_reent+0xe>
 8106f4a:	4638      	mov	r0, r7
 8106f4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8106f50:	89ab      	ldrh	r3, [r5, #12]
 8106f52:	2b01      	cmp	r3, #1
 8106f54:	d907      	bls.n	8106f66 <_fwalk_reent+0x3a>
 8106f56:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8106f5a:	3301      	adds	r3, #1
 8106f5c:	d003      	beq.n	8106f66 <_fwalk_reent+0x3a>
 8106f5e:	4629      	mov	r1, r5
 8106f60:	4630      	mov	r0, r6
 8106f62:	47c0      	blx	r8
 8106f64:	4307      	orrs	r7, r0
 8106f66:	3568      	adds	r5, #104	; 0x68
 8106f68:	e7e9      	b.n	8106f3e <_fwalk_reent+0x12>
	...

08106f6c <__libc_init_array>:
 8106f6c:	b570      	push	{r4, r5, r6, lr}
 8106f6e:	4d0d      	ldr	r5, [pc, #52]	; (8106fa4 <__libc_init_array+0x38>)
 8106f70:	4c0d      	ldr	r4, [pc, #52]	; (8106fa8 <__libc_init_array+0x3c>)
 8106f72:	1b64      	subs	r4, r4, r5
 8106f74:	10a4      	asrs	r4, r4, #2
 8106f76:	2600      	movs	r6, #0
 8106f78:	42a6      	cmp	r6, r4
 8106f7a:	d109      	bne.n	8106f90 <__libc_init_array+0x24>
 8106f7c:	4d0b      	ldr	r5, [pc, #44]	; (8106fac <__libc_init_array+0x40>)
 8106f7e:	4c0c      	ldr	r4, [pc, #48]	; (8106fb0 <__libc_init_array+0x44>)
 8106f80:	f004 fbe0 	bl	810b744 <_init>
 8106f84:	1b64      	subs	r4, r4, r5
 8106f86:	10a4      	asrs	r4, r4, #2
 8106f88:	2600      	movs	r6, #0
 8106f8a:	42a6      	cmp	r6, r4
 8106f8c:	d105      	bne.n	8106f9a <__libc_init_array+0x2e>
 8106f8e:	bd70      	pop	{r4, r5, r6, pc}
 8106f90:	f855 3b04 	ldr.w	r3, [r5], #4
 8106f94:	4798      	blx	r3
 8106f96:	3601      	adds	r6, #1
 8106f98:	e7ee      	b.n	8106f78 <__libc_init_array+0xc>
 8106f9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8106f9e:	4798      	blx	r3
 8106fa0:	3601      	adds	r6, #1
 8106fa2:	e7f2      	b.n	8106f8a <__libc_init_array+0x1e>
 8106fa4:	0810bc9c 	.word	0x0810bc9c
 8106fa8:	0810bc9c 	.word	0x0810bc9c
 8106fac:	0810bc9c 	.word	0x0810bc9c
 8106fb0:	0810bca0 	.word	0x0810bca0

08106fb4 <__retarget_lock_init_recursive>:
 8106fb4:	4770      	bx	lr

08106fb6 <__retarget_lock_acquire_recursive>:
 8106fb6:	4770      	bx	lr

08106fb8 <__retarget_lock_release_recursive>:
 8106fb8:	4770      	bx	lr

08106fba <memset>:
 8106fba:	4402      	add	r2, r0
 8106fbc:	4603      	mov	r3, r0
 8106fbe:	4293      	cmp	r3, r2
 8106fc0:	d100      	bne.n	8106fc4 <memset+0xa>
 8106fc2:	4770      	bx	lr
 8106fc4:	f803 1b01 	strb.w	r1, [r3], #1
 8106fc8:	e7f9      	b.n	8106fbe <memset+0x4>
	...

08106fcc <_free_r>:
 8106fcc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8106fce:	2900      	cmp	r1, #0
 8106fd0:	d048      	beq.n	8107064 <_free_r+0x98>
 8106fd2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8106fd6:	9001      	str	r0, [sp, #4]
 8106fd8:	2b00      	cmp	r3, #0
 8106fda:	f1a1 0404 	sub.w	r4, r1, #4
 8106fde:	bfb8      	it	lt
 8106fe0:	18e4      	addlt	r4, r4, r3
 8106fe2:	f003 fb03 	bl	810a5ec <__malloc_lock>
 8106fe6:	4a20      	ldr	r2, [pc, #128]	; (8107068 <_free_r+0x9c>)
 8106fe8:	9801      	ldr	r0, [sp, #4]
 8106fea:	6813      	ldr	r3, [r2, #0]
 8106fec:	4615      	mov	r5, r2
 8106fee:	b933      	cbnz	r3, 8106ffe <_free_r+0x32>
 8106ff0:	6063      	str	r3, [r4, #4]
 8106ff2:	6014      	str	r4, [r2, #0]
 8106ff4:	b003      	add	sp, #12
 8106ff6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8106ffa:	f003 bafd 	b.w	810a5f8 <__malloc_unlock>
 8106ffe:	42a3      	cmp	r3, r4
 8107000:	d90b      	bls.n	810701a <_free_r+0x4e>
 8107002:	6821      	ldr	r1, [r4, #0]
 8107004:	1862      	adds	r2, r4, r1
 8107006:	4293      	cmp	r3, r2
 8107008:	bf04      	itt	eq
 810700a:	681a      	ldreq	r2, [r3, #0]
 810700c:	685b      	ldreq	r3, [r3, #4]
 810700e:	6063      	str	r3, [r4, #4]
 8107010:	bf04      	itt	eq
 8107012:	1852      	addeq	r2, r2, r1
 8107014:	6022      	streq	r2, [r4, #0]
 8107016:	602c      	str	r4, [r5, #0]
 8107018:	e7ec      	b.n	8106ff4 <_free_r+0x28>
 810701a:	461a      	mov	r2, r3
 810701c:	685b      	ldr	r3, [r3, #4]
 810701e:	b10b      	cbz	r3, 8107024 <_free_r+0x58>
 8107020:	42a3      	cmp	r3, r4
 8107022:	d9fa      	bls.n	810701a <_free_r+0x4e>
 8107024:	6811      	ldr	r1, [r2, #0]
 8107026:	1855      	adds	r5, r2, r1
 8107028:	42a5      	cmp	r5, r4
 810702a:	d10b      	bne.n	8107044 <_free_r+0x78>
 810702c:	6824      	ldr	r4, [r4, #0]
 810702e:	4421      	add	r1, r4
 8107030:	1854      	adds	r4, r2, r1
 8107032:	42a3      	cmp	r3, r4
 8107034:	6011      	str	r1, [r2, #0]
 8107036:	d1dd      	bne.n	8106ff4 <_free_r+0x28>
 8107038:	681c      	ldr	r4, [r3, #0]
 810703a:	685b      	ldr	r3, [r3, #4]
 810703c:	6053      	str	r3, [r2, #4]
 810703e:	4421      	add	r1, r4
 8107040:	6011      	str	r1, [r2, #0]
 8107042:	e7d7      	b.n	8106ff4 <_free_r+0x28>
 8107044:	d902      	bls.n	810704c <_free_r+0x80>
 8107046:	230c      	movs	r3, #12
 8107048:	6003      	str	r3, [r0, #0]
 810704a:	e7d3      	b.n	8106ff4 <_free_r+0x28>
 810704c:	6825      	ldr	r5, [r4, #0]
 810704e:	1961      	adds	r1, r4, r5
 8107050:	428b      	cmp	r3, r1
 8107052:	bf04      	itt	eq
 8107054:	6819      	ldreq	r1, [r3, #0]
 8107056:	685b      	ldreq	r3, [r3, #4]
 8107058:	6063      	str	r3, [r4, #4]
 810705a:	bf04      	itt	eq
 810705c:	1949      	addeq	r1, r1, r5
 810705e:	6021      	streq	r1, [r4, #0]
 8107060:	6054      	str	r4, [r2, #4]
 8107062:	e7c7      	b.n	8106ff4 <_free_r+0x28>
 8107064:	b003      	add	sp, #12
 8107066:	bd30      	pop	{r4, r5, pc}
 8107068:	1000025c 	.word	0x1000025c

0810706c <_malloc_r>:
 810706c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810706e:	1ccd      	adds	r5, r1, #3
 8107070:	f025 0503 	bic.w	r5, r5, #3
 8107074:	3508      	adds	r5, #8
 8107076:	2d0c      	cmp	r5, #12
 8107078:	bf38      	it	cc
 810707a:	250c      	movcc	r5, #12
 810707c:	2d00      	cmp	r5, #0
 810707e:	4606      	mov	r6, r0
 8107080:	db01      	blt.n	8107086 <_malloc_r+0x1a>
 8107082:	42a9      	cmp	r1, r5
 8107084:	d903      	bls.n	810708e <_malloc_r+0x22>
 8107086:	230c      	movs	r3, #12
 8107088:	6033      	str	r3, [r6, #0]
 810708a:	2000      	movs	r0, #0
 810708c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810708e:	f003 faad 	bl	810a5ec <__malloc_lock>
 8107092:	4921      	ldr	r1, [pc, #132]	; (8107118 <_malloc_r+0xac>)
 8107094:	680a      	ldr	r2, [r1, #0]
 8107096:	4614      	mov	r4, r2
 8107098:	b99c      	cbnz	r4, 81070c2 <_malloc_r+0x56>
 810709a:	4f20      	ldr	r7, [pc, #128]	; (810711c <_malloc_r+0xb0>)
 810709c:	683b      	ldr	r3, [r7, #0]
 810709e:	b923      	cbnz	r3, 81070aa <_malloc_r+0x3e>
 81070a0:	4621      	mov	r1, r4
 81070a2:	4630      	mov	r0, r6
 81070a4:	f000 ff44 	bl	8107f30 <_sbrk_r>
 81070a8:	6038      	str	r0, [r7, #0]
 81070aa:	4629      	mov	r1, r5
 81070ac:	4630      	mov	r0, r6
 81070ae:	f000 ff3f 	bl	8107f30 <_sbrk_r>
 81070b2:	1c43      	adds	r3, r0, #1
 81070b4:	d123      	bne.n	81070fe <_malloc_r+0x92>
 81070b6:	230c      	movs	r3, #12
 81070b8:	6033      	str	r3, [r6, #0]
 81070ba:	4630      	mov	r0, r6
 81070bc:	f003 fa9c 	bl	810a5f8 <__malloc_unlock>
 81070c0:	e7e3      	b.n	810708a <_malloc_r+0x1e>
 81070c2:	6823      	ldr	r3, [r4, #0]
 81070c4:	1b5b      	subs	r3, r3, r5
 81070c6:	d417      	bmi.n	81070f8 <_malloc_r+0x8c>
 81070c8:	2b0b      	cmp	r3, #11
 81070ca:	d903      	bls.n	81070d4 <_malloc_r+0x68>
 81070cc:	6023      	str	r3, [r4, #0]
 81070ce:	441c      	add	r4, r3
 81070d0:	6025      	str	r5, [r4, #0]
 81070d2:	e004      	b.n	81070de <_malloc_r+0x72>
 81070d4:	6863      	ldr	r3, [r4, #4]
 81070d6:	42a2      	cmp	r2, r4
 81070d8:	bf0c      	ite	eq
 81070da:	600b      	streq	r3, [r1, #0]
 81070dc:	6053      	strne	r3, [r2, #4]
 81070de:	4630      	mov	r0, r6
 81070e0:	f003 fa8a 	bl	810a5f8 <__malloc_unlock>
 81070e4:	f104 000b 	add.w	r0, r4, #11
 81070e8:	1d23      	adds	r3, r4, #4
 81070ea:	f020 0007 	bic.w	r0, r0, #7
 81070ee:	1ac2      	subs	r2, r0, r3
 81070f0:	d0cc      	beq.n	810708c <_malloc_r+0x20>
 81070f2:	1a1b      	subs	r3, r3, r0
 81070f4:	50a3      	str	r3, [r4, r2]
 81070f6:	e7c9      	b.n	810708c <_malloc_r+0x20>
 81070f8:	4622      	mov	r2, r4
 81070fa:	6864      	ldr	r4, [r4, #4]
 81070fc:	e7cc      	b.n	8107098 <_malloc_r+0x2c>
 81070fe:	1cc4      	adds	r4, r0, #3
 8107100:	f024 0403 	bic.w	r4, r4, #3
 8107104:	42a0      	cmp	r0, r4
 8107106:	d0e3      	beq.n	81070d0 <_malloc_r+0x64>
 8107108:	1a21      	subs	r1, r4, r0
 810710a:	4630      	mov	r0, r6
 810710c:	f000 ff10 	bl	8107f30 <_sbrk_r>
 8107110:	3001      	adds	r0, #1
 8107112:	d1dd      	bne.n	81070d0 <_malloc_r+0x64>
 8107114:	e7cf      	b.n	81070b6 <_malloc_r+0x4a>
 8107116:	bf00      	nop
 8107118:	1000025c 	.word	0x1000025c
 810711c:	10000260 	.word	0x10000260

08107120 <__cvt>:
 8107120:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8107124:	ec55 4b10 	vmov	r4, r5, d0
 8107128:	2d00      	cmp	r5, #0
 810712a:	460e      	mov	r6, r1
 810712c:	4619      	mov	r1, r3
 810712e:	462b      	mov	r3, r5
 8107130:	bfbb      	ittet	lt
 8107132:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8107136:	461d      	movlt	r5, r3
 8107138:	2300      	movge	r3, #0
 810713a:	232d      	movlt	r3, #45	; 0x2d
 810713c:	700b      	strb	r3, [r1, #0]
 810713e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8107140:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8107144:	4691      	mov	r9, r2
 8107146:	f023 0820 	bic.w	r8, r3, #32
 810714a:	bfbc      	itt	lt
 810714c:	4622      	movlt	r2, r4
 810714e:	4614      	movlt	r4, r2
 8107150:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8107154:	d005      	beq.n	8107162 <__cvt+0x42>
 8107156:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 810715a:	d100      	bne.n	810715e <__cvt+0x3e>
 810715c:	3601      	adds	r6, #1
 810715e:	2102      	movs	r1, #2
 8107160:	e000      	b.n	8107164 <__cvt+0x44>
 8107162:	2103      	movs	r1, #3
 8107164:	ab03      	add	r3, sp, #12
 8107166:	9301      	str	r3, [sp, #4]
 8107168:	ab02      	add	r3, sp, #8
 810716a:	9300      	str	r3, [sp, #0]
 810716c:	ec45 4b10 	vmov	d0, r4, r5
 8107170:	4653      	mov	r3, sl
 8107172:	4632      	mov	r2, r6
 8107174:	f002 f83c 	bl	81091f0 <_dtoa_r>
 8107178:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 810717c:	4607      	mov	r7, r0
 810717e:	d102      	bne.n	8107186 <__cvt+0x66>
 8107180:	f019 0f01 	tst.w	r9, #1
 8107184:	d022      	beq.n	81071cc <__cvt+0xac>
 8107186:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 810718a:	eb07 0906 	add.w	r9, r7, r6
 810718e:	d110      	bne.n	81071b2 <__cvt+0x92>
 8107190:	783b      	ldrb	r3, [r7, #0]
 8107192:	2b30      	cmp	r3, #48	; 0x30
 8107194:	d10a      	bne.n	81071ac <__cvt+0x8c>
 8107196:	2200      	movs	r2, #0
 8107198:	2300      	movs	r3, #0
 810719a:	4620      	mov	r0, r4
 810719c:	4629      	mov	r1, r5
 810719e:	f7f9 fd1b 	bl	8100bd8 <__aeabi_dcmpeq>
 81071a2:	b918      	cbnz	r0, 81071ac <__cvt+0x8c>
 81071a4:	f1c6 0601 	rsb	r6, r6, #1
 81071a8:	f8ca 6000 	str.w	r6, [sl]
 81071ac:	f8da 3000 	ldr.w	r3, [sl]
 81071b0:	4499      	add	r9, r3
 81071b2:	2200      	movs	r2, #0
 81071b4:	2300      	movs	r3, #0
 81071b6:	4620      	mov	r0, r4
 81071b8:	4629      	mov	r1, r5
 81071ba:	f7f9 fd0d 	bl	8100bd8 <__aeabi_dcmpeq>
 81071be:	b108      	cbz	r0, 81071c4 <__cvt+0xa4>
 81071c0:	f8cd 900c 	str.w	r9, [sp, #12]
 81071c4:	2230      	movs	r2, #48	; 0x30
 81071c6:	9b03      	ldr	r3, [sp, #12]
 81071c8:	454b      	cmp	r3, r9
 81071ca:	d307      	bcc.n	81071dc <__cvt+0xbc>
 81071cc:	9b03      	ldr	r3, [sp, #12]
 81071ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 81071d0:	1bdb      	subs	r3, r3, r7
 81071d2:	4638      	mov	r0, r7
 81071d4:	6013      	str	r3, [r2, #0]
 81071d6:	b004      	add	sp, #16
 81071d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81071dc:	1c59      	adds	r1, r3, #1
 81071de:	9103      	str	r1, [sp, #12]
 81071e0:	701a      	strb	r2, [r3, #0]
 81071e2:	e7f0      	b.n	81071c6 <__cvt+0xa6>

081071e4 <__exponent>:
 81071e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 81071e6:	4603      	mov	r3, r0
 81071e8:	2900      	cmp	r1, #0
 81071ea:	bfb8      	it	lt
 81071ec:	4249      	neglt	r1, r1
 81071ee:	f803 2b02 	strb.w	r2, [r3], #2
 81071f2:	bfb4      	ite	lt
 81071f4:	222d      	movlt	r2, #45	; 0x2d
 81071f6:	222b      	movge	r2, #43	; 0x2b
 81071f8:	2909      	cmp	r1, #9
 81071fa:	7042      	strb	r2, [r0, #1]
 81071fc:	dd2a      	ble.n	8107254 <__exponent+0x70>
 81071fe:	f10d 0407 	add.w	r4, sp, #7
 8107202:	46a4      	mov	ip, r4
 8107204:	270a      	movs	r7, #10
 8107206:	46a6      	mov	lr, r4
 8107208:	460a      	mov	r2, r1
 810720a:	fb91 f6f7 	sdiv	r6, r1, r7
 810720e:	fb07 1516 	mls	r5, r7, r6, r1
 8107212:	3530      	adds	r5, #48	; 0x30
 8107214:	2a63      	cmp	r2, #99	; 0x63
 8107216:	f104 34ff 	add.w	r4, r4, #4294967295
 810721a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 810721e:	4631      	mov	r1, r6
 8107220:	dcf1      	bgt.n	8107206 <__exponent+0x22>
 8107222:	3130      	adds	r1, #48	; 0x30
 8107224:	f1ae 0502 	sub.w	r5, lr, #2
 8107228:	f804 1c01 	strb.w	r1, [r4, #-1]
 810722c:	1c44      	adds	r4, r0, #1
 810722e:	4629      	mov	r1, r5
 8107230:	4561      	cmp	r1, ip
 8107232:	d30a      	bcc.n	810724a <__exponent+0x66>
 8107234:	f10d 0209 	add.w	r2, sp, #9
 8107238:	eba2 020e 	sub.w	r2, r2, lr
 810723c:	4565      	cmp	r5, ip
 810723e:	bf88      	it	hi
 8107240:	2200      	movhi	r2, #0
 8107242:	4413      	add	r3, r2
 8107244:	1a18      	subs	r0, r3, r0
 8107246:	b003      	add	sp, #12
 8107248:	bdf0      	pop	{r4, r5, r6, r7, pc}
 810724a:	f811 2b01 	ldrb.w	r2, [r1], #1
 810724e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8107252:	e7ed      	b.n	8107230 <__exponent+0x4c>
 8107254:	2330      	movs	r3, #48	; 0x30
 8107256:	3130      	adds	r1, #48	; 0x30
 8107258:	7083      	strb	r3, [r0, #2]
 810725a:	70c1      	strb	r1, [r0, #3]
 810725c:	1d03      	adds	r3, r0, #4
 810725e:	e7f1      	b.n	8107244 <__exponent+0x60>

08107260 <_printf_float>:
 8107260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8107264:	ed2d 8b02 	vpush	{d8}
 8107268:	b08d      	sub	sp, #52	; 0x34
 810726a:	460c      	mov	r4, r1
 810726c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8107270:	4616      	mov	r6, r2
 8107272:	461f      	mov	r7, r3
 8107274:	4605      	mov	r5, r0
 8107276:	f003 f917 	bl	810a4a8 <_localeconv_r>
 810727a:	f8d0 a000 	ldr.w	sl, [r0]
 810727e:	4650      	mov	r0, sl
 8107280:	f7f9 f82e 	bl	81002e0 <strlen>
 8107284:	2300      	movs	r3, #0
 8107286:	930a      	str	r3, [sp, #40]	; 0x28
 8107288:	6823      	ldr	r3, [r4, #0]
 810728a:	9305      	str	r3, [sp, #20]
 810728c:	f8d8 3000 	ldr.w	r3, [r8]
 8107290:	f894 b018 	ldrb.w	fp, [r4, #24]
 8107294:	3307      	adds	r3, #7
 8107296:	f023 0307 	bic.w	r3, r3, #7
 810729a:	f103 0208 	add.w	r2, r3, #8
 810729e:	f8c8 2000 	str.w	r2, [r8]
 81072a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81072a6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 81072aa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 81072ae:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 81072b2:	9307      	str	r3, [sp, #28]
 81072b4:	f8cd 8018 	str.w	r8, [sp, #24]
 81072b8:	ee08 0a10 	vmov	s16, r0
 81072bc:	4b9f      	ldr	r3, [pc, #636]	; (810753c <_printf_float+0x2dc>)
 81072be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 81072c2:	f04f 32ff 	mov.w	r2, #4294967295
 81072c6:	f7f9 fcb9 	bl	8100c3c <__aeabi_dcmpun>
 81072ca:	bb88      	cbnz	r0, 8107330 <_printf_float+0xd0>
 81072cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 81072d0:	4b9a      	ldr	r3, [pc, #616]	; (810753c <_printf_float+0x2dc>)
 81072d2:	f04f 32ff 	mov.w	r2, #4294967295
 81072d6:	f7f9 fc93 	bl	8100c00 <__aeabi_dcmple>
 81072da:	bb48      	cbnz	r0, 8107330 <_printf_float+0xd0>
 81072dc:	2200      	movs	r2, #0
 81072de:	2300      	movs	r3, #0
 81072e0:	4640      	mov	r0, r8
 81072e2:	4649      	mov	r1, r9
 81072e4:	f7f9 fc82 	bl	8100bec <__aeabi_dcmplt>
 81072e8:	b110      	cbz	r0, 81072f0 <_printf_float+0x90>
 81072ea:	232d      	movs	r3, #45	; 0x2d
 81072ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 81072f0:	4b93      	ldr	r3, [pc, #588]	; (8107540 <_printf_float+0x2e0>)
 81072f2:	4894      	ldr	r0, [pc, #592]	; (8107544 <_printf_float+0x2e4>)
 81072f4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 81072f8:	bf94      	ite	ls
 81072fa:	4698      	movls	r8, r3
 81072fc:	4680      	movhi	r8, r0
 81072fe:	2303      	movs	r3, #3
 8107300:	6123      	str	r3, [r4, #16]
 8107302:	9b05      	ldr	r3, [sp, #20]
 8107304:	f023 0204 	bic.w	r2, r3, #4
 8107308:	6022      	str	r2, [r4, #0]
 810730a:	f04f 0900 	mov.w	r9, #0
 810730e:	9700      	str	r7, [sp, #0]
 8107310:	4633      	mov	r3, r6
 8107312:	aa0b      	add	r2, sp, #44	; 0x2c
 8107314:	4621      	mov	r1, r4
 8107316:	4628      	mov	r0, r5
 8107318:	f000 f9d8 	bl	81076cc <_printf_common>
 810731c:	3001      	adds	r0, #1
 810731e:	f040 8090 	bne.w	8107442 <_printf_float+0x1e2>
 8107322:	f04f 30ff 	mov.w	r0, #4294967295
 8107326:	b00d      	add	sp, #52	; 0x34
 8107328:	ecbd 8b02 	vpop	{d8}
 810732c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8107330:	4642      	mov	r2, r8
 8107332:	464b      	mov	r3, r9
 8107334:	4640      	mov	r0, r8
 8107336:	4649      	mov	r1, r9
 8107338:	f7f9 fc80 	bl	8100c3c <__aeabi_dcmpun>
 810733c:	b140      	cbz	r0, 8107350 <_printf_float+0xf0>
 810733e:	464b      	mov	r3, r9
 8107340:	2b00      	cmp	r3, #0
 8107342:	bfbc      	itt	lt
 8107344:	232d      	movlt	r3, #45	; 0x2d
 8107346:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 810734a:	487f      	ldr	r0, [pc, #508]	; (8107548 <_printf_float+0x2e8>)
 810734c:	4b7f      	ldr	r3, [pc, #508]	; (810754c <_printf_float+0x2ec>)
 810734e:	e7d1      	b.n	81072f4 <_printf_float+0x94>
 8107350:	6863      	ldr	r3, [r4, #4]
 8107352:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8107356:	9206      	str	r2, [sp, #24]
 8107358:	1c5a      	adds	r2, r3, #1
 810735a:	d13f      	bne.n	81073dc <_printf_float+0x17c>
 810735c:	2306      	movs	r3, #6
 810735e:	6063      	str	r3, [r4, #4]
 8107360:	9b05      	ldr	r3, [sp, #20]
 8107362:	6861      	ldr	r1, [r4, #4]
 8107364:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8107368:	2300      	movs	r3, #0
 810736a:	9303      	str	r3, [sp, #12]
 810736c:	ab0a      	add	r3, sp, #40	; 0x28
 810736e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8107372:	ab09      	add	r3, sp, #36	; 0x24
 8107374:	ec49 8b10 	vmov	d0, r8, r9
 8107378:	9300      	str	r3, [sp, #0]
 810737a:	6022      	str	r2, [r4, #0]
 810737c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8107380:	4628      	mov	r0, r5
 8107382:	f7ff fecd 	bl	8107120 <__cvt>
 8107386:	9b06      	ldr	r3, [sp, #24]
 8107388:	9909      	ldr	r1, [sp, #36]	; 0x24
 810738a:	2b47      	cmp	r3, #71	; 0x47
 810738c:	4680      	mov	r8, r0
 810738e:	d108      	bne.n	81073a2 <_printf_float+0x142>
 8107390:	1cc8      	adds	r0, r1, #3
 8107392:	db02      	blt.n	810739a <_printf_float+0x13a>
 8107394:	6863      	ldr	r3, [r4, #4]
 8107396:	4299      	cmp	r1, r3
 8107398:	dd41      	ble.n	810741e <_printf_float+0x1be>
 810739a:	f1ab 0b02 	sub.w	fp, fp, #2
 810739e:	fa5f fb8b 	uxtb.w	fp, fp
 81073a2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 81073a6:	d820      	bhi.n	81073ea <_printf_float+0x18a>
 81073a8:	3901      	subs	r1, #1
 81073aa:	465a      	mov	r2, fp
 81073ac:	f104 0050 	add.w	r0, r4, #80	; 0x50
 81073b0:	9109      	str	r1, [sp, #36]	; 0x24
 81073b2:	f7ff ff17 	bl	81071e4 <__exponent>
 81073b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 81073b8:	1813      	adds	r3, r2, r0
 81073ba:	2a01      	cmp	r2, #1
 81073bc:	4681      	mov	r9, r0
 81073be:	6123      	str	r3, [r4, #16]
 81073c0:	dc02      	bgt.n	81073c8 <_printf_float+0x168>
 81073c2:	6822      	ldr	r2, [r4, #0]
 81073c4:	07d2      	lsls	r2, r2, #31
 81073c6:	d501      	bpl.n	81073cc <_printf_float+0x16c>
 81073c8:	3301      	adds	r3, #1
 81073ca:	6123      	str	r3, [r4, #16]
 81073cc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 81073d0:	2b00      	cmp	r3, #0
 81073d2:	d09c      	beq.n	810730e <_printf_float+0xae>
 81073d4:	232d      	movs	r3, #45	; 0x2d
 81073d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 81073da:	e798      	b.n	810730e <_printf_float+0xae>
 81073dc:	9a06      	ldr	r2, [sp, #24]
 81073de:	2a47      	cmp	r2, #71	; 0x47
 81073e0:	d1be      	bne.n	8107360 <_printf_float+0x100>
 81073e2:	2b00      	cmp	r3, #0
 81073e4:	d1bc      	bne.n	8107360 <_printf_float+0x100>
 81073e6:	2301      	movs	r3, #1
 81073e8:	e7b9      	b.n	810735e <_printf_float+0xfe>
 81073ea:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 81073ee:	d118      	bne.n	8107422 <_printf_float+0x1c2>
 81073f0:	2900      	cmp	r1, #0
 81073f2:	6863      	ldr	r3, [r4, #4]
 81073f4:	dd0b      	ble.n	810740e <_printf_float+0x1ae>
 81073f6:	6121      	str	r1, [r4, #16]
 81073f8:	b913      	cbnz	r3, 8107400 <_printf_float+0x1a0>
 81073fa:	6822      	ldr	r2, [r4, #0]
 81073fc:	07d0      	lsls	r0, r2, #31
 81073fe:	d502      	bpl.n	8107406 <_printf_float+0x1a6>
 8107400:	3301      	adds	r3, #1
 8107402:	440b      	add	r3, r1
 8107404:	6123      	str	r3, [r4, #16]
 8107406:	65a1      	str	r1, [r4, #88]	; 0x58
 8107408:	f04f 0900 	mov.w	r9, #0
 810740c:	e7de      	b.n	81073cc <_printf_float+0x16c>
 810740e:	b913      	cbnz	r3, 8107416 <_printf_float+0x1b6>
 8107410:	6822      	ldr	r2, [r4, #0]
 8107412:	07d2      	lsls	r2, r2, #31
 8107414:	d501      	bpl.n	810741a <_printf_float+0x1ba>
 8107416:	3302      	adds	r3, #2
 8107418:	e7f4      	b.n	8107404 <_printf_float+0x1a4>
 810741a:	2301      	movs	r3, #1
 810741c:	e7f2      	b.n	8107404 <_printf_float+0x1a4>
 810741e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8107422:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8107424:	4299      	cmp	r1, r3
 8107426:	db05      	blt.n	8107434 <_printf_float+0x1d4>
 8107428:	6823      	ldr	r3, [r4, #0]
 810742a:	6121      	str	r1, [r4, #16]
 810742c:	07d8      	lsls	r0, r3, #31
 810742e:	d5ea      	bpl.n	8107406 <_printf_float+0x1a6>
 8107430:	1c4b      	adds	r3, r1, #1
 8107432:	e7e7      	b.n	8107404 <_printf_float+0x1a4>
 8107434:	2900      	cmp	r1, #0
 8107436:	bfd4      	ite	le
 8107438:	f1c1 0202 	rsble	r2, r1, #2
 810743c:	2201      	movgt	r2, #1
 810743e:	4413      	add	r3, r2
 8107440:	e7e0      	b.n	8107404 <_printf_float+0x1a4>
 8107442:	6823      	ldr	r3, [r4, #0]
 8107444:	055a      	lsls	r2, r3, #21
 8107446:	d407      	bmi.n	8107458 <_printf_float+0x1f8>
 8107448:	6923      	ldr	r3, [r4, #16]
 810744a:	4642      	mov	r2, r8
 810744c:	4631      	mov	r1, r6
 810744e:	4628      	mov	r0, r5
 8107450:	47b8      	blx	r7
 8107452:	3001      	adds	r0, #1
 8107454:	d12c      	bne.n	81074b0 <_printf_float+0x250>
 8107456:	e764      	b.n	8107322 <_printf_float+0xc2>
 8107458:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 810745c:	f240 80e0 	bls.w	8107620 <_printf_float+0x3c0>
 8107460:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8107464:	2200      	movs	r2, #0
 8107466:	2300      	movs	r3, #0
 8107468:	f7f9 fbb6 	bl	8100bd8 <__aeabi_dcmpeq>
 810746c:	2800      	cmp	r0, #0
 810746e:	d034      	beq.n	81074da <_printf_float+0x27a>
 8107470:	4a37      	ldr	r2, [pc, #220]	; (8107550 <_printf_float+0x2f0>)
 8107472:	2301      	movs	r3, #1
 8107474:	4631      	mov	r1, r6
 8107476:	4628      	mov	r0, r5
 8107478:	47b8      	blx	r7
 810747a:	3001      	adds	r0, #1
 810747c:	f43f af51 	beq.w	8107322 <_printf_float+0xc2>
 8107480:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8107484:	429a      	cmp	r2, r3
 8107486:	db02      	blt.n	810748e <_printf_float+0x22e>
 8107488:	6823      	ldr	r3, [r4, #0]
 810748a:	07d8      	lsls	r0, r3, #31
 810748c:	d510      	bpl.n	81074b0 <_printf_float+0x250>
 810748e:	ee18 3a10 	vmov	r3, s16
 8107492:	4652      	mov	r2, sl
 8107494:	4631      	mov	r1, r6
 8107496:	4628      	mov	r0, r5
 8107498:	47b8      	blx	r7
 810749a:	3001      	adds	r0, #1
 810749c:	f43f af41 	beq.w	8107322 <_printf_float+0xc2>
 81074a0:	f04f 0800 	mov.w	r8, #0
 81074a4:	f104 091a 	add.w	r9, r4, #26
 81074a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81074aa:	3b01      	subs	r3, #1
 81074ac:	4543      	cmp	r3, r8
 81074ae:	dc09      	bgt.n	81074c4 <_printf_float+0x264>
 81074b0:	6823      	ldr	r3, [r4, #0]
 81074b2:	079b      	lsls	r3, r3, #30
 81074b4:	f100 8105 	bmi.w	81076c2 <_printf_float+0x462>
 81074b8:	68e0      	ldr	r0, [r4, #12]
 81074ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 81074bc:	4298      	cmp	r0, r3
 81074be:	bfb8      	it	lt
 81074c0:	4618      	movlt	r0, r3
 81074c2:	e730      	b.n	8107326 <_printf_float+0xc6>
 81074c4:	2301      	movs	r3, #1
 81074c6:	464a      	mov	r2, r9
 81074c8:	4631      	mov	r1, r6
 81074ca:	4628      	mov	r0, r5
 81074cc:	47b8      	blx	r7
 81074ce:	3001      	adds	r0, #1
 81074d0:	f43f af27 	beq.w	8107322 <_printf_float+0xc2>
 81074d4:	f108 0801 	add.w	r8, r8, #1
 81074d8:	e7e6      	b.n	81074a8 <_printf_float+0x248>
 81074da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 81074dc:	2b00      	cmp	r3, #0
 81074de:	dc39      	bgt.n	8107554 <_printf_float+0x2f4>
 81074e0:	4a1b      	ldr	r2, [pc, #108]	; (8107550 <_printf_float+0x2f0>)
 81074e2:	2301      	movs	r3, #1
 81074e4:	4631      	mov	r1, r6
 81074e6:	4628      	mov	r0, r5
 81074e8:	47b8      	blx	r7
 81074ea:	3001      	adds	r0, #1
 81074ec:	f43f af19 	beq.w	8107322 <_printf_float+0xc2>
 81074f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 81074f4:	4313      	orrs	r3, r2
 81074f6:	d102      	bne.n	81074fe <_printf_float+0x29e>
 81074f8:	6823      	ldr	r3, [r4, #0]
 81074fa:	07d9      	lsls	r1, r3, #31
 81074fc:	d5d8      	bpl.n	81074b0 <_printf_float+0x250>
 81074fe:	ee18 3a10 	vmov	r3, s16
 8107502:	4652      	mov	r2, sl
 8107504:	4631      	mov	r1, r6
 8107506:	4628      	mov	r0, r5
 8107508:	47b8      	blx	r7
 810750a:	3001      	adds	r0, #1
 810750c:	f43f af09 	beq.w	8107322 <_printf_float+0xc2>
 8107510:	f04f 0900 	mov.w	r9, #0
 8107514:	f104 0a1a 	add.w	sl, r4, #26
 8107518:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810751a:	425b      	negs	r3, r3
 810751c:	454b      	cmp	r3, r9
 810751e:	dc01      	bgt.n	8107524 <_printf_float+0x2c4>
 8107520:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8107522:	e792      	b.n	810744a <_printf_float+0x1ea>
 8107524:	2301      	movs	r3, #1
 8107526:	4652      	mov	r2, sl
 8107528:	4631      	mov	r1, r6
 810752a:	4628      	mov	r0, r5
 810752c:	47b8      	blx	r7
 810752e:	3001      	adds	r0, #1
 8107530:	f43f aef7 	beq.w	8107322 <_printf_float+0xc2>
 8107534:	f109 0901 	add.w	r9, r9, #1
 8107538:	e7ee      	b.n	8107518 <_printf_float+0x2b8>
 810753a:	bf00      	nop
 810753c:	7fefffff 	.word	0x7fefffff
 8107540:	0810b840 	.word	0x0810b840
 8107544:	0810b844 	.word	0x0810b844
 8107548:	0810b84c 	.word	0x0810b84c
 810754c:	0810b848 	.word	0x0810b848
 8107550:	0810b850 	.word	0x0810b850
 8107554:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8107556:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8107558:	429a      	cmp	r2, r3
 810755a:	bfa8      	it	ge
 810755c:	461a      	movge	r2, r3
 810755e:	2a00      	cmp	r2, #0
 8107560:	4691      	mov	r9, r2
 8107562:	dc37      	bgt.n	81075d4 <_printf_float+0x374>
 8107564:	f04f 0b00 	mov.w	fp, #0
 8107568:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 810756c:	f104 021a 	add.w	r2, r4, #26
 8107570:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8107572:	9305      	str	r3, [sp, #20]
 8107574:	eba3 0309 	sub.w	r3, r3, r9
 8107578:	455b      	cmp	r3, fp
 810757a:	dc33      	bgt.n	81075e4 <_printf_float+0x384>
 810757c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8107580:	429a      	cmp	r2, r3
 8107582:	db3b      	blt.n	81075fc <_printf_float+0x39c>
 8107584:	6823      	ldr	r3, [r4, #0]
 8107586:	07da      	lsls	r2, r3, #31
 8107588:	d438      	bmi.n	81075fc <_printf_float+0x39c>
 810758a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 810758c:	9b05      	ldr	r3, [sp, #20]
 810758e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8107590:	1ad3      	subs	r3, r2, r3
 8107592:	eba2 0901 	sub.w	r9, r2, r1
 8107596:	4599      	cmp	r9, r3
 8107598:	bfa8      	it	ge
 810759a:	4699      	movge	r9, r3
 810759c:	f1b9 0f00 	cmp.w	r9, #0
 81075a0:	dc35      	bgt.n	810760e <_printf_float+0x3ae>
 81075a2:	f04f 0800 	mov.w	r8, #0
 81075a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 81075aa:	f104 0a1a 	add.w	sl, r4, #26
 81075ae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 81075b2:	1a9b      	subs	r3, r3, r2
 81075b4:	eba3 0309 	sub.w	r3, r3, r9
 81075b8:	4543      	cmp	r3, r8
 81075ba:	f77f af79 	ble.w	81074b0 <_printf_float+0x250>
 81075be:	2301      	movs	r3, #1
 81075c0:	4652      	mov	r2, sl
 81075c2:	4631      	mov	r1, r6
 81075c4:	4628      	mov	r0, r5
 81075c6:	47b8      	blx	r7
 81075c8:	3001      	adds	r0, #1
 81075ca:	f43f aeaa 	beq.w	8107322 <_printf_float+0xc2>
 81075ce:	f108 0801 	add.w	r8, r8, #1
 81075d2:	e7ec      	b.n	81075ae <_printf_float+0x34e>
 81075d4:	4613      	mov	r3, r2
 81075d6:	4631      	mov	r1, r6
 81075d8:	4642      	mov	r2, r8
 81075da:	4628      	mov	r0, r5
 81075dc:	47b8      	blx	r7
 81075de:	3001      	adds	r0, #1
 81075e0:	d1c0      	bne.n	8107564 <_printf_float+0x304>
 81075e2:	e69e      	b.n	8107322 <_printf_float+0xc2>
 81075e4:	2301      	movs	r3, #1
 81075e6:	4631      	mov	r1, r6
 81075e8:	4628      	mov	r0, r5
 81075ea:	9205      	str	r2, [sp, #20]
 81075ec:	47b8      	blx	r7
 81075ee:	3001      	adds	r0, #1
 81075f0:	f43f ae97 	beq.w	8107322 <_printf_float+0xc2>
 81075f4:	9a05      	ldr	r2, [sp, #20]
 81075f6:	f10b 0b01 	add.w	fp, fp, #1
 81075fa:	e7b9      	b.n	8107570 <_printf_float+0x310>
 81075fc:	ee18 3a10 	vmov	r3, s16
 8107600:	4652      	mov	r2, sl
 8107602:	4631      	mov	r1, r6
 8107604:	4628      	mov	r0, r5
 8107606:	47b8      	blx	r7
 8107608:	3001      	adds	r0, #1
 810760a:	d1be      	bne.n	810758a <_printf_float+0x32a>
 810760c:	e689      	b.n	8107322 <_printf_float+0xc2>
 810760e:	9a05      	ldr	r2, [sp, #20]
 8107610:	464b      	mov	r3, r9
 8107612:	4442      	add	r2, r8
 8107614:	4631      	mov	r1, r6
 8107616:	4628      	mov	r0, r5
 8107618:	47b8      	blx	r7
 810761a:	3001      	adds	r0, #1
 810761c:	d1c1      	bne.n	81075a2 <_printf_float+0x342>
 810761e:	e680      	b.n	8107322 <_printf_float+0xc2>
 8107620:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8107622:	2a01      	cmp	r2, #1
 8107624:	dc01      	bgt.n	810762a <_printf_float+0x3ca>
 8107626:	07db      	lsls	r3, r3, #31
 8107628:	d538      	bpl.n	810769c <_printf_float+0x43c>
 810762a:	2301      	movs	r3, #1
 810762c:	4642      	mov	r2, r8
 810762e:	4631      	mov	r1, r6
 8107630:	4628      	mov	r0, r5
 8107632:	47b8      	blx	r7
 8107634:	3001      	adds	r0, #1
 8107636:	f43f ae74 	beq.w	8107322 <_printf_float+0xc2>
 810763a:	ee18 3a10 	vmov	r3, s16
 810763e:	4652      	mov	r2, sl
 8107640:	4631      	mov	r1, r6
 8107642:	4628      	mov	r0, r5
 8107644:	47b8      	blx	r7
 8107646:	3001      	adds	r0, #1
 8107648:	f43f ae6b 	beq.w	8107322 <_printf_float+0xc2>
 810764c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8107650:	2200      	movs	r2, #0
 8107652:	2300      	movs	r3, #0
 8107654:	f7f9 fac0 	bl	8100bd8 <__aeabi_dcmpeq>
 8107658:	b9d8      	cbnz	r0, 8107692 <_printf_float+0x432>
 810765a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810765c:	f108 0201 	add.w	r2, r8, #1
 8107660:	3b01      	subs	r3, #1
 8107662:	4631      	mov	r1, r6
 8107664:	4628      	mov	r0, r5
 8107666:	47b8      	blx	r7
 8107668:	3001      	adds	r0, #1
 810766a:	d10e      	bne.n	810768a <_printf_float+0x42a>
 810766c:	e659      	b.n	8107322 <_printf_float+0xc2>
 810766e:	2301      	movs	r3, #1
 8107670:	4652      	mov	r2, sl
 8107672:	4631      	mov	r1, r6
 8107674:	4628      	mov	r0, r5
 8107676:	47b8      	blx	r7
 8107678:	3001      	adds	r0, #1
 810767a:	f43f ae52 	beq.w	8107322 <_printf_float+0xc2>
 810767e:	f108 0801 	add.w	r8, r8, #1
 8107682:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8107684:	3b01      	subs	r3, #1
 8107686:	4543      	cmp	r3, r8
 8107688:	dcf1      	bgt.n	810766e <_printf_float+0x40e>
 810768a:	464b      	mov	r3, r9
 810768c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8107690:	e6dc      	b.n	810744c <_printf_float+0x1ec>
 8107692:	f04f 0800 	mov.w	r8, #0
 8107696:	f104 0a1a 	add.w	sl, r4, #26
 810769a:	e7f2      	b.n	8107682 <_printf_float+0x422>
 810769c:	2301      	movs	r3, #1
 810769e:	4642      	mov	r2, r8
 81076a0:	e7df      	b.n	8107662 <_printf_float+0x402>
 81076a2:	2301      	movs	r3, #1
 81076a4:	464a      	mov	r2, r9
 81076a6:	4631      	mov	r1, r6
 81076a8:	4628      	mov	r0, r5
 81076aa:	47b8      	blx	r7
 81076ac:	3001      	adds	r0, #1
 81076ae:	f43f ae38 	beq.w	8107322 <_printf_float+0xc2>
 81076b2:	f108 0801 	add.w	r8, r8, #1
 81076b6:	68e3      	ldr	r3, [r4, #12]
 81076b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 81076ba:	1a5b      	subs	r3, r3, r1
 81076bc:	4543      	cmp	r3, r8
 81076be:	dcf0      	bgt.n	81076a2 <_printf_float+0x442>
 81076c0:	e6fa      	b.n	81074b8 <_printf_float+0x258>
 81076c2:	f04f 0800 	mov.w	r8, #0
 81076c6:	f104 0919 	add.w	r9, r4, #25
 81076ca:	e7f4      	b.n	81076b6 <_printf_float+0x456>

081076cc <_printf_common>:
 81076cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 81076d0:	4616      	mov	r6, r2
 81076d2:	4699      	mov	r9, r3
 81076d4:	688a      	ldr	r2, [r1, #8]
 81076d6:	690b      	ldr	r3, [r1, #16]
 81076d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 81076dc:	4293      	cmp	r3, r2
 81076de:	bfb8      	it	lt
 81076e0:	4613      	movlt	r3, r2
 81076e2:	6033      	str	r3, [r6, #0]
 81076e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 81076e8:	4607      	mov	r7, r0
 81076ea:	460c      	mov	r4, r1
 81076ec:	b10a      	cbz	r2, 81076f2 <_printf_common+0x26>
 81076ee:	3301      	adds	r3, #1
 81076f0:	6033      	str	r3, [r6, #0]
 81076f2:	6823      	ldr	r3, [r4, #0]
 81076f4:	0699      	lsls	r1, r3, #26
 81076f6:	bf42      	ittt	mi
 81076f8:	6833      	ldrmi	r3, [r6, #0]
 81076fa:	3302      	addmi	r3, #2
 81076fc:	6033      	strmi	r3, [r6, #0]
 81076fe:	6825      	ldr	r5, [r4, #0]
 8107700:	f015 0506 	ands.w	r5, r5, #6
 8107704:	d106      	bne.n	8107714 <_printf_common+0x48>
 8107706:	f104 0a19 	add.w	sl, r4, #25
 810770a:	68e3      	ldr	r3, [r4, #12]
 810770c:	6832      	ldr	r2, [r6, #0]
 810770e:	1a9b      	subs	r3, r3, r2
 8107710:	42ab      	cmp	r3, r5
 8107712:	dc26      	bgt.n	8107762 <_printf_common+0x96>
 8107714:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8107718:	1e13      	subs	r3, r2, #0
 810771a:	6822      	ldr	r2, [r4, #0]
 810771c:	bf18      	it	ne
 810771e:	2301      	movne	r3, #1
 8107720:	0692      	lsls	r2, r2, #26
 8107722:	d42b      	bmi.n	810777c <_printf_common+0xb0>
 8107724:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8107728:	4649      	mov	r1, r9
 810772a:	4638      	mov	r0, r7
 810772c:	47c0      	blx	r8
 810772e:	3001      	adds	r0, #1
 8107730:	d01e      	beq.n	8107770 <_printf_common+0xa4>
 8107732:	6823      	ldr	r3, [r4, #0]
 8107734:	68e5      	ldr	r5, [r4, #12]
 8107736:	6832      	ldr	r2, [r6, #0]
 8107738:	f003 0306 	and.w	r3, r3, #6
 810773c:	2b04      	cmp	r3, #4
 810773e:	bf08      	it	eq
 8107740:	1aad      	subeq	r5, r5, r2
 8107742:	68a3      	ldr	r3, [r4, #8]
 8107744:	6922      	ldr	r2, [r4, #16]
 8107746:	bf0c      	ite	eq
 8107748:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 810774c:	2500      	movne	r5, #0
 810774e:	4293      	cmp	r3, r2
 8107750:	bfc4      	itt	gt
 8107752:	1a9b      	subgt	r3, r3, r2
 8107754:	18ed      	addgt	r5, r5, r3
 8107756:	2600      	movs	r6, #0
 8107758:	341a      	adds	r4, #26
 810775a:	42b5      	cmp	r5, r6
 810775c:	d11a      	bne.n	8107794 <_printf_common+0xc8>
 810775e:	2000      	movs	r0, #0
 8107760:	e008      	b.n	8107774 <_printf_common+0xa8>
 8107762:	2301      	movs	r3, #1
 8107764:	4652      	mov	r2, sl
 8107766:	4649      	mov	r1, r9
 8107768:	4638      	mov	r0, r7
 810776a:	47c0      	blx	r8
 810776c:	3001      	adds	r0, #1
 810776e:	d103      	bne.n	8107778 <_printf_common+0xac>
 8107770:	f04f 30ff 	mov.w	r0, #4294967295
 8107774:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8107778:	3501      	adds	r5, #1
 810777a:	e7c6      	b.n	810770a <_printf_common+0x3e>
 810777c:	18e1      	adds	r1, r4, r3
 810777e:	1c5a      	adds	r2, r3, #1
 8107780:	2030      	movs	r0, #48	; 0x30
 8107782:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8107786:	4422      	add	r2, r4
 8107788:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 810778c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8107790:	3302      	adds	r3, #2
 8107792:	e7c7      	b.n	8107724 <_printf_common+0x58>
 8107794:	2301      	movs	r3, #1
 8107796:	4622      	mov	r2, r4
 8107798:	4649      	mov	r1, r9
 810779a:	4638      	mov	r0, r7
 810779c:	47c0      	blx	r8
 810779e:	3001      	adds	r0, #1
 81077a0:	d0e6      	beq.n	8107770 <_printf_common+0xa4>
 81077a2:	3601      	adds	r6, #1
 81077a4:	e7d9      	b.n	810775a <_printf_common+0x8e>
	...

081077a8 <_printf_i>:
 81077a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 81077ac:	460c      	mov	r4, r1
 81077ae:	4691      	mov	r9, r2
 81077b0:	7e27      	ldrb	r7, [r4, #24]
 81077b2:	990c      	ldr	r1, [sp, #48]	; 0x30
 81077b4:	2f78      	cmp	r7, #120	; 0x78
 81077b6:	4680      	mov	r8, r0
 81077b8:	469a      	mov	sl, r3
 81077ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 81077be:	d807      	bhi.n	81077d0 <_printf_i+0x28>
 81077c0:	2f62      	cmp	r7, #98	; 0x62
 81077c2:	d80a      	bhi.n	81077da <_printf_i+0x32>
 81077c4:	2f00      	cmp	r7, #0
 81077c6:	f000 80d8 	beq.w	810797a <_printf_i+0x1d2>
 81077ca:	2f58      	cmp	r7, #88	; 0x58
 81077cc:	f000 80a3 	beq.w	8107916 <_printf_i+0x16e>
 81077d0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 81077d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 81077d8:	e03a      	b.n	8107850 <_printf_i+0xa8>
 81077da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 81077de:	2b15      	cmp	r3, #21
 81077e0:	d8f6      	bhi.n	81077d0 <_printf_i+0x28>
 81077e2:	a001      	add	r0, pc, #4	; (adr r0, 81077e8 <_printf_i+0x40>)
 81077e4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 81077e8:	08107841 	.word	0x08107841
 81077ec:	08107855 	.word	0x08107855
 81077f0:	081077d1 	.word	0x081077d1
 81077f4:	081077d1 	.word	0x081077d1
 81077f8:	081077d1 	.word	0x081077d1
 81077fc:	081077d1 	.word	0x081077d1
 8107800:	08107855 	.word	0x08107855
 8107804:	081077d1 	.word	0x081077d1
 8107808:	081077d1 	.word	0x081077d1
 810780c:	081077d1 	.word	0x081077d1
 8107810:	081077d1 	.word	0x081077d1
 8107814:	08107961 	.word	0x08107961
 8107818:	08107885 	.word	0x08107885
 810781c:	08107943 	.word	0x08107943
 8107820:	081077d1 	.word	0x081077d1
 8107824:	081077d1 	.word	0x081077d1
 8107828:	08107983 	.word	0x08107983
 810782c:	081077d1 	.word	0x081077d1
 8107830:	08107885 	.word	0x08107885
 8107834:	081077d1 	.word	0x081077d1
 8107838:	081077d1 	.word	0x081077d1
 810783c:	0810794b 	.word	0x0810794b
 8107840:	680b      	ldr	r3, [r1, #0]
 8107842:	1d1a      	adds	r2, r3, #4
 8107844:	681b      	ldr	r3, [r3, #0]
 8107846:	600a      	str	r2, [r1, #0]
 8107848:	f104 0642 	add.w	r6, r4, #66	; 0x42
 810784c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8107850:	2301      	movs	r3, #1
 8107852:	e0a3      	b.n	810799c <_printf_i+0x1f4>
 8107854:	6825      	ldr	r5, [r4, #0]
 8107856:	6808      	ldr	r0, [r1, #0]
 8107858:	062e      	lsls	r6, r5, #24
 810785a:	f100 0304 	add.w	r3, r0, #4
 810785e:	d50a      	bpl.n	8107876 <_printf_i+0xce>
 8107860:	6805      	ldr	r5, [r0, #0]
 8107862:	600b      	str	r3, [r1, #0]
 8107864:	2d00      	cmp	r5, #0
 8107866:	da03      	bge.n	8107870 <_printf_i+0xc8>
 8107868:	232d      	movs	r3, #45	; 0x2d
 810786a:	426d      	negs	r5, r5
 810786c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8107870:	485e      	ldr	r0, [pc, #376]	; (81079ec <_printf_i+0x244>)
 8107872:	230a      	movs	r3, #10
 8107874:	e019      	b.n	81078aa <_printf_i+0x102>
 8107876:	f015 0f40 	tst.w	r5, #64	; 0x40
 810787a:	6805      	ldr	r5, [r0, #0]
 810787c:	600b      	str	r3, [r1, #0]
 810787e:	bf18      	it	ne
 8107880:	b22d      	sxthne	r5, r5
 8107882:	e7ef      	b.n	8107864 <_printf_i+0xbc>
 8107884:	680b      	ldr	r3, [r1, #0]
 8107886:	6825      	ldr	r5, [r4, #0]
 8107888:	1d18      	adds	r0, r3, #4
 810788a:	6008      	str	r0, [r1, #0]
 810788c:	0628      	lsls	r0, r5, #24
 810788e:	d501      	bpl.n	8107894 <_printf_i+0xec>
 8107890:	681d      	ldr	r5, [r3, #0]
 8107892:	e002      	b.n	810789a <_printf_i+0xf2>
 8107894:	0669      	lsls	r1, r5, #25
 8107896:	d5fb      	bpl.n	8107890 <_printf_i+0xe8>
 8107898:	881d      	ldrh	r5, [r3, #0]
 810789a:	4854      	ldr	r0, [pc, #336]	; (81079ec <_printf_i+0x244>)
 810789c:	2f6f      	cmp	r7, #111	; 0x6f
 810789e:	bf0c      	ite	eq
 81078a0:	2308      	moveq	r3, #8
 81078a2:	230a      	movne	r3, #10
 81078a4:	2100      	movs	r1, #0
 81078a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 81078aa:	6866      	ldr	r6, [r4, #4]
 81078ac:	60a6      	str	r6, [r4, #8]
 81078ae:	2e00      	cmp	r6, #0
 81078b0:	bfa2      	ittt	ge
 81078b2:	6821      	ldrge	r1, [r4, #0]
 81078b4:	f021 0104 	bicge.w	r1, r1, #4
 81078b8:	6021      	strge	r1, [r4, #0]
 81078ba:	b90d      	cbnz	r5, 81078c0 <_printf_i+0x118>
 81078bc:	2e00      	cmp	r6, #0
 81078be:	d04d      	beq.n	810795c <_printf_i+0x1b4>
 81078c0:	4616      	mov	r6, r2
 81078c2:	fbb5 f1f3 	udiv	r1, r5, r3
 81078c6:	fb03 5711 	mls	r7, r3, r1, r5
 81078ca:	5dc7      	ldrb	r7, [r0, r7]
 81078cc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 81078d0:	462f      	mov	r7, r5
 81078d2:	42bb      	cmp	r3, r7
 81078d4:	460d      	mov	r5, r1
 81078d6:	d9f4      	bls.n	81078c2 <_printf_i+0x11a>
 81078d8:	2b08      	cmp	r3, #8
 81078da:	d10b      	bne.n	81078f4 <_printf_i+0x14c>
 81078dc:	6823      	ldr	r3, [r4, #0]
 81078de:	07df      	lsls	r7, r3, #31
 81078e0:	d508      	bpl.n	81078f4 <_printf_i+0x14c>
 81078e2:	6923      	ldr	r3, [r4, #16]
 81078e4:	6861      	ldr	r1, [r4, #4]
 81078e6:	4299      	cmp	r1, r3
 81078e8:	bfde      	ittt	le
 81078ea:	2330      	movle	r3, #48	; 0x30
 81078ec:	f806 3c01 	strble.w	r3, [r6, #-1]
 81078f0:	f106 36ff 	addle.w	r6, r6, #4294967295
 81078f4:	1b92      	subs	r2, r2, r6
 81078f6:	6122      	str	r2, [r4, #16]
 81078f8:	f8cd a000 	str.w	sl, [sp]
 81078fc:	464b      	mov	r3, r9
 81078fe:	aa03      	add	r2, sp, #12
 8107900:	4621      	mov	r1, r4
 8107902:	4640      	mov	r0, r8
 8107904:	f7ff fee2 	bl	81076cc <_printf_common>
 8107908:	3001      	adds	r0, #1
 810790a:	d14c      	bne.n	81079a6 <_printf_i+0x1fe>
 810790c:	f04f 30ff 	mov.w	r0, #4294967295
 8107910:	b004      	add	sp, #16
 8107912:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8107916:	4835      	ldr	r0, [pc, #212]	; (81079ec <_printf_i+0x244>)
 8107918:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 810791c:	6823      	ldr	r3, [r4, #0]
 810791e:	680e      	ldr	r6, [r1, #0]
 8107920:	061f      	lsls	r7, r3, #24
 8107922:	f856 5b04 	ldr.w	r5, [r6], #4
 8107926:	600e      	str	r6, [r1, #0]
 8107928:	d514      	bpl.n	8107954 <_printf_i+0x1ac>
 810792a:	07d9      	lsls	r1, r3, #31
 810792c:	bf44      	itt	mi
 810792e:	f043 0320 	orrmi.w	r3, r3, #32
 8107932:	6023      	strmi	r3, [r4, #0]
 8107934:	b91d      	cbnz	r5, 810793e <_printf_i+0x196>
 8107936:	6823      	ldr	r3, [r4, #0]
 8107938:	f023 0320 	bic.w	r3, r3, #32
 810793c:	6023      	str	r3, [r4, #0]
 810793e:	2310      	movs	r3, #16
 8107940:	e7b0      	b.n	81078a4 <_printf_i+0xfc>
 8107942:	6823      	ldr	r3, [r4, #0]
 8107944:	f043 0320 	orr.w	r3, r3, #32
 8107948:	6023      	str	r3, [r4, #0]
 810794a:	2378      	movs	r3, #120	; 0x78
 810794c:	4828      	ldr	r0, [pc, #160]	; (81079f0 <_printf_i+0x248>)
 810794e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8107952:	e7e3      	b.n	810791c <_printf_i+0x174>
 8107954:	065e      	lsls	r6, r3, #25
 8107956:	bf48      	it	mi
 8107958:	b2ad      	uxthmi	r5, r5
 810795a:	e7e6      	b.n	810792a <_printf_i+0x182>
 810795c:	4616      	mov	r6, r2
 810795e:	e7bb      	b.n	81078d8 <_printf_i+0x130>
 8107960:	680b      	ldr	r3, [r1, #0]
 8107962:	6826      	ldr	r6, [r4, #0]
 8107964:	6960      	ldr	r0, [r4, #20]
 8107966:	1d1d      	adds	r5, r3, #4
 8107968:	600d      	str	r5, [r1, #0]
 810796a:	0635      	lsls	r5, r6, #24
 810796c:	681b      	ldr	r3, [r3, #0]
 810796e:	d501      	bpl.n	8107974 <_printf_i+0x1cc>
 8107970:	6018      	str	r0, [r3, #0]
 8107972:	e002      	b.n	810797a <_printf_i+0x1d2>
 8107974:	0671      	lsls	r1, r6, #25
 8107976:	d5fb      	bpl.n	8107970 <_printf_i+0x1c8>
 8107978:	8018      	strh	r0, [r3, #0]
 810797a:	2300      	movs	r3, #0
 810797c:	6123      	str	r3, [r4, #16]
 810797e:	4616      	mov	r6, r2
 8107980:	e7ba      	b.n	81078f8 <_printf_i+0x150>
 8107982:	680b      	ldr	r3, [r1, #0]
 8107984:	1d1a      	adds	r2, r3, #4
 8107986:	600a      	str	r2, [r1, #0]
 8107988:	681e      	ldr	r6, [r3, #0]
 810798a:	6862      	ldr	r2, [r4, #4]
 810798c:	2100      	movs	r1, #0
 810798e:	4630      	mov	r0, r6
 8107990:	f7f8 fcae 	bl	81002f0 <memchr>
 8107994:	b108      	cbz	r0, 810799a <_printf_i+0x1f2>
 8107996:	1b80      	subs	r0, r0, r6
 8107998:	6060      	str	r0, [r4, #4]
 810799a:	6863      	ldr	r3, [r4, #4]
 810799c:	6123      	str	r3, [r4, #16]
 810799e:	2300      	movs	r3, #0
 81079a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 81079a4:	e7a8      	b.n	81078f8 <_printf_i+0x150>
 81079a6:	6923      	ldr	r3, [r4, #16]
 81079a8:	4632      	mov	r2, r6
 81079aa:	4649      	mov	r1, r9
 81079ac:	4640      	mov	r0, r8
 81079ae:	47d0      	blx	sl
 81079b0:	3001      	adds	r0, #1
 81079b2:	d0ab      	beq.n	810790c <_printf_i+0x164>
 81079b4:	6823      	ldr	r3, [r4, #0]
 81079b6:	079b      	lsls	r3, r3, #30
 81079b8:	d413      	bmi.n	81079e2 <_printf_i+0x23a>
 81079ba:	68e0      	ldr	r0, [r4, #12]
 81079bc:	9b03      	ldr	r3, [sp, #12]
 81079be:	4298      	cmp	r0, r3
 81079c0:	bfb8      	it	lt
 81079c2:	4618      	movlt	r0, r3
 81079c4:	e7a4      	b.n	8107910 <_printf_i+0x168>
 81079c6:	2301      	movs	r3, #1
 81079c8:	4632      	mov	r2, r6
 81079ca:	4649      	mov	r1, r9
 81079cc:	4640      	mov	r0, r8
 81079ce:	47d0      	blx	sl
 81079d0:	3001      	adds	r0, #1
 81079d2:	d09b      	beq.n	810790c <_printf_i+0x164>
 81079d4:	3501      	adds	r5, #1
 81079d6:	68e3      	ldr	r3, [r4, #12]
 81079d8:	9903      	ldr	r1, [sp, #12]
 81079da:	1a5b      	subs	r3, r3, r1
 81079dc:	42ab      	cmp	r3, r5
 81079de:	dcf2      	bgt.n	81079c6 <_printf_i+0x21e>
 81079e0:	e7eb      	b.n	81079ba <_printf_i+0x212>
 81079e2:	2500      	movs	r5, #0
 81079e4:	f104 0619 	add.w	r6, r4, #25
 81079e8:	e7f5      	b.n	81079d6 <_printf_i+0x22e>
 81079ea:	bf00      	nop
 81079ec:	0810b852 	.word	0x0810b852
 81079f0:	0810b863 	.word	0x0810b863

081079f4 <_scanf_float>:
 81079f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81079f8:	b087      	sub	sp, #28
 81079fa:	4617      	mov	r7, r2
 81079fc:	9303      	str	r3, [sp, #12]
 81079fe:	688b      	ldr	r3, [r1, #8]
 8107a00:	1e5a      	subs	r2, r3, #1
 8107a02:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8107a06:	bf83      	ittte	hi
 8107a08:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8107a0c:	195b      	addhi	r3, r3, r5
 8107a0e:	9302      	strhi	r3, [sp, #8]
 8107a10:	2300      	movls	r3, #0
 8107a12:	bf86      	itte	hi
 8107a14:	f240 135d 	movwhi	r3, #349	; 0x15d
 8107a18:	608b      	strhi	r3, [r1, #8]
 8107a1a:	9302      	strls	r3, [sp, #8]
 8107a1c:	680b      	ldr	r3, [r1, #0]
 8107a1e:	468b      	mov	fp, r1
 8107a20:	2500      	movs	r5, #0
 8107a22:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8107a26:	f84b 3b1c 	str.w	r3, [fp], #28
 8107a2a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8107a2e:	4680      	mov	r8, r0
 8107a30:	460c      	mov	r4, r1
 8107a32:	465e      	mov	r6, fp
 8107a34:	46aa      	mov	sl, r5
 8107a36:	46a9      	mov	r9, r5
 8107a38:	9501      	str	r5, [sp, #4]
 8107a3a:	68a2      	ldr	r2, [r4, #8]
 8107a3c:	b152      	cbz	r2, 8107a54 <_scanf_float+0x60>
 8107a3e:	683b      	ldr	r3, [r7, #0]
 8107a40:	781b      	ldrb	r3, [r3, #0]
 8107a42:	2b4e      	cmp	r3, #78	; 0x4e
 8107a44:	d864      	bhi.n	8107b10 <_scanf_float+0x11c>
 8107a46:	2b40      	cmp	r3, #64	; 0x40
 8107a48:	d83c      	bhi.n	8107ac4 <_scanf_float+0xd0>
 8107a4a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8107a4e:	b2c8      	uxtb	r0, r1
 8107a50:	280e      	cmp	r0, #14
 8107a52:	d93a      	bls.n	8107aca <_scanf_float+0xd6>
 8107a54:	f1b9 0f00 	cmp.w	r9, #0
 8107a58:	d003      	beq.n	8107a62 <_scanf_float+0x6e>
 8107a5a:	6823      	ldr	r3, [r4, #0]
 8107a5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8107a60:	6023      	str	r3, [r4, #0]
 8107a62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8107a66:	f1ba 0f01 	cmp.w	sl, #1
 8107a6a:	f200 8113 	bhi.w	8107c94 <_scanf_float+0x2a0>
 8107a6e:	455e      	cmp	r6, fp
 8107a70:	f200 8105 	bhi.w	8107c7e <_scanf_float+0x28a>
 8107a74:	2501      	movs	r5, #1
 8107a76:	4628      	mov	r0, r5
 8107a78:	b007      	add	sp, #28
 8107a7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8107a7e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8107a82:	2a0d      	cmp	r2, #13
 8107a84:	d8e6      	bhi.n	8107a54 <_scanf_float+0x60>
 8107a86:	a101      	add	r1, pc, #4	; (adr r1, 8107a8c <_scanf_float+0x98>)
 8107a88:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8107a8c:	08107bcb 	.word	0x08107bcb
 8107a90:	08107a55 	.word	0x08107a55
 8107a94:	08107a55 	.word	0x08107a55
 8107a98:	08107a55 	.word	0x08107a55
 8107a9c:	08107c2b 	.word	0x08107c2b
 8107aa0:	08107c03 	.word	0x08107c03
 8107aa4:	08107a55 	.word	0x08107a55
 8107aa8:	08107a55 	.word	0x08107a55
 8107aac:	08107bd9 	.word	0x08107bd9
 8107ab0:	08107a55 	.word	0x08107a55
 8107ab4:	08107a55 	.word	0x08107a55
 8107ab8:	08107a55 	.word	0x08107a55
 8107abc:	08107a55 	.word	0x08107a55
 8107ac0:	08107b91 	.word	0x08107b91
 8107ac4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8107ac8:	e7db      	b.n	8107a82 <_scanf_float+0x8e>
 8107aca:	290e      	cmp	r1, #14
 8107acc:	d8c2      	bhi.n	8107a54 <_scanf_float+0x60>
 8107ace:	a001      	add	r0, pc, #4	; (adr r0, 8107ad4 <_scanf_float+0xe0>)
 8107ad0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8107ad4:	08107b83 	.word	0x08107b83
 8107ad8:	08107a55 	.word	0x08107a55
 8107adc:	08107b83 	.word	0x08107b83
 8107ae0:	08107c17 	.word	0x08107c17
 8107ae4:	08107a55 	.word	0x08107a55
 8107ae8:	08107b31 	.word	0x08107b31
 8107aec:	08107b6d 	.word	0x08107b6d
 8107af0:	08107b6d 	.word	0x08107b6d
 8107af4:	08107b6d 	.word	0x08107b6d
 8107af8:	08107b6d 	.word	0x08107b6d
 8107afc:	08107b6d 	.word	0x08107b6d
 8107b00:	08107b6d 	.word	0x08107b6d
 8107b04:	08107b6d 	.word	0x08107b6d
 8107b08:	08107b6d 	.word	0x08107b6d
 8107b0c:	08107b6d 	.word	0x08107b6d
 8107b10:	2b6e      	cmp	r3, #110	; 0x6e
 8107b12:	d809      	bhi.n	8107b28 <_scanf_float+0x134>
 8107b14:	2b60      	cmp	r3, #96	; 0x60
 8107b16:	d8b2      	bhi.n	8107a7e <_scanf_float+0x8a>
 8107b18:	2b54      	cmp	r3, #84	; 0x54
 8107b1a:	d077      	beq.n	8107c0c <_scanf_float+0x218>
 8107b1c:	2b59      	cmp	r3, #89	; 0x59
 8107b1e:	d199      	bne.n	8107a54 <_scanf_float+0x60>
 8107b20:	2d07      	cmp	r5, #7
 8107b22:	d197      	bne.n	8107a54 <_scanf_float+0x60>
 8107b24:	2508      	movs	r5, #8
 8107b26:	e029      	b.n	8107b7c <_scanf_float+0x188>
 8107b28:	2b74      	cmp	r3, #116	; 0x74
 8107b2a:	d06f      	beq.n	8107c0c <_scanf_float+0x218>
 8107b2c:	2b79      	cmp	r3, #121	; 0x79
 8107b2e:	e7f6      	b.n	8107b1e <_scanf_float+0x12a>
 8107b30:	6821      	ldr	r1, [r4, #0]
 8107b32:	05c8      	lsls	r0, r1, #23
 8107b34:	d51a      	bpl.n	8107b6c <_scanf_float+0x178>
 8107b36:	9b02      	ldr	r3, [sp, #8]
 8107b38:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8107b3c:	6021      	str	r1, [r4, #0]
 8107b3e:	f109 0901 	add.w	r9, r9, #1
 8107b42:	b11b      	cbz	r3, 8107b4c <_scanf_float+0x158>
 8107b44:	3b01      	subs	r3, #1
 8107b46:	3201      	adds	r2, #1
 8107b48:	9302      	str	r3, [sp, #8]
 8107b4a:	60a2      	str	r2, [r4, #8]
 8107b4c:	68a3      	ldr	r3, [r4, #8]
 8107b4e:	3b01      	subs	r3, #1
 8107b50:	60a3      	str	r3, [r4, #8]
 8107b52:	6923      	ldr	r3, [r4, #16]
 8107b54:	3301      	adds	r3, #1
 8107b56:	6123      	str	r3, [r4, #16]
 8107b58:	687b      	ldr	r3, [r7, #4]
 8107b5a:	3b01      	subs	r3, #1
 8107b5c:	2b00      	cmp	r3, #0
 8107b5e:	607b      	str	r3, [r7, #4]
 8107b60:	f340 8084 	ble.w	8107c6c <_scanf_float+0x278>
 8107b64:	683b      	ldr	r3, [r7, #0]
 8107b66:	3301      	adds	r3, #1
 8107b68:	603b      	str	r3, [r7, #0]
 8107b6a:	e766      	b.n	8107a3a <_scanf_float+0x46>
 8107b6c:	eb1a 0f05 	cmn.w	sl, r5
 8107b70:	f47f af70 	bne.w	8107a54 <_scanf_float+0x60>
 8107b74:	6822      	ldr	r2, [r4, #0]
 8107b76:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8107b7a:	6022      	str	r2, [r4, #0]
 8107b7c:	f806 3b01 	strb.w	r3, [r6], #1
 8107b80:	e7e4      	b.n	8107b4c <_scanf_float+0x158>
 8107b82:	6822      	ldr	r2, [r4, #0]
 8107b84:	0610      	lsls	r0, r2, #24
 8107b86:	f57f af65 	bpl.w	8107a54 <_scanf_float+0x60>
 8107b8a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8107b8e:	e7f4      	b.n	8107b7a <_scanf_float+0x186>
 8107b90:	f1ba 0f00 	cmp.w	sl, #0
 8107b94:	d10e      	bne.n	8107bb4 <_scanf_float+0x1c0>
 8107b96:	f1b9 0f00 	cmp.w	r9, #0
 8107b9a:	d10e      	bne.n	8107bba <_scanf_float+0x1c6>
 8107b9c:	6822      	ldr	r2, [r4, #0]
 8107b9e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8107ba2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8107ba6:	d108      	bne.n	8107bba <_scanf_float+0x1c6>
 8107ba8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8107bac:	6022      	str	r2, [r4, #0]
 8107bae:	f04f 0a01 	mov.w	sl, #1
 8107bb2:	e7e3      	b.n	8107b7c <_scanf_float+0x188>
 8107bb4:	f1ba 0f02 	cmp.w	sl, #2
 8107bb8:	d055      	beq.n	8107c66 <_scanf_float+0x272>
 8107bba:	2d01      	cmp	r5, #1
 8107bbc:	d002      	beq.n	8107bc4 <_scanf_float+0x1d0>
 8107bbe:	2d04      	cmp	r5, #4
 8107bc0:	f47f af48 	bne.w	8107a54 <_scanf_float+0x60>
 8107bc4:	3501      	adds	r5, #1
 8107bc6:	b2ed      	uxtb	r5, r5
 8107bc8:	e7d8      	b.n	8107b7c <_scanf_float+0x188>
 8107bca:	f1ba 0f01 	cmp.w	sl, #1
 8107bce:	f47f af41 	bne.w	8107a54 <_scanf_float+0x60>
 8107bd2:	f04f 0a02 	mov.w	sl, #2
 8107bd6:	e7d1      	b.n	8107b7c <_scanf_float+0x188>
 8107bd8:	b97d      	cbnz	r5, 8107bfa <_scanf_float+0x206>
 8107bda:	f1b9 0f00 	cmp.w	r9, #0
 8107bde:	f47f af3c 	bne.w	8107a5a <_scanf_float+0x66>
 8107be2:	6822      	ldr	r2, [r4, #0]
 8107be4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8107be8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8107bec:	f47f af39 	bne.w	8107a62 <_scanf_float+0x6e>
 8107bf0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8107bf4:	6022      	str	r2, [r4, #0]
 8107bf6:	2501      	movs	r5, #1
 8107bf8:	e7c0      	b.n	8107b7c <_scanf_float+0x188>
 8107bfa:	2d03      	cmp	r5, #3
 8107bfc:	d0e2      	beq.n	8107bc4 <_scanf_float+0x1d0>
 8107bfe:	2d05      	cmp	r5, #5
 8107c00:	e7de      	b.n	8107bc0 <_scanf_float+0x1cc>
 8107c02:	2d02      	cmp	r5, #2
 8107c04:	f47f af26 	bne.w	8107a54 <_scanf_float+0x60>
 8107c08:	2503      	movs	r5, #3
 8107c0a:	e7b7      	b.n	8107b7c <_scanf_float+0x188>
 8107c0c:	2d06      	cmp	r5, #6
 8107c0e:	f47f af21 	bne.w	8107a54 <_scanf_float+0x60>
 8107c12:	2507      	movs	r5, #7
 8107c14:	e7b2      	b.n	8107b7c <_scanf_float+0x188>
 8107c16:	6822      	ldr	r2, [r4, #0]
 8107c18:	0591      	lsls	r1, r2, #22
 8107c1a:	f57f af1b 	bpl.w	8107a54 <_scanf_float+0x60>
 8107c1e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8107c22:	6022      	str	r2, [r4, #0]
 8107c24:	f8cd 9004 	str.w	r9, [sp, #4]
 8107c28:	e7a8      	b.n	8107b7c <_scanf_float+0x188>
 8107c2a:	6822      	ldr	r2, [r4, #0]
 8107c2c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8107c30:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8107c34:	d006      	beq.n	8107c44 <_scanf_float+0x250>
 8107c36:	0550      	lsls	r0, r2, #21
 8107c38:	f57f af0c 	bpl.w	8107a54 <_scanf_float+0x60>
 8107c3c:	f1b9 0f00 	cmp.w	r9, #0
 8107c40:	f43f af0f 	beq.w	8107a62 <_scanf_float+0x6e>
 8107c44:	0591      	lsls	r1, r2, #22
 8107c46:	bf58      	it	pl
 8107c48:	9901      	ldrpl	r1, [sp, #4]
 8107c4a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8107c4e:	bf58      	it	pl
 8107c50:	eba9 0101 	subpl.w	r1, r9, r1
 8107c54:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8107c58:	bf58      	it	pl
 8107c5a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8107c5e:	6022      	str	r2, [r4, #0]
 8107c60:	f04f 0900 	mov.w	r9, #0
 8107c64:	e78a      	b.n	8107b7c <_scanf_float+0x188>
 8107c66:	f04f 0a03 	mov.w	sl, #3
 8107c6a:	e787      	b.n	8107b7c <_scanf_float+0x188>
 8107c6c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8107c70:	4639      	mov	r1, r7
 8107c72:	4640      	mov	r0, r8
 8107c74:	4798      	blx	r3
 8107c76:	2800      	cmp	r0, #0
 8107c78:	f43f aedf 	beq.w	8107a3a <_scanf_float+0x46>
 8107c7c:	e6ea      	b.n	8107a54 <_scanf_float+0x60>
 8107c7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8107c82:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8107c86:	463a      	mov	r2, r7
 8107c88:	4640      	mov	r0, r8
 8107c8a:	4798      	blx	r3
 8107c8c:	6923      	ldr	r3, [r4, #16]
 8107c8e:	3b01      	subs	r3, #1
 8107c90:	6123      	str	r3, [r4, #16]
 8107c92:	e6ec      	b.n	8107a6e <_scanf_float+0x7a>
 8107c94:	1e6b      	subs	r3, r5, #1
 8107c96:	2b06      	cmp	r3, #6
 8107c98:	d825      	bhi.n	8107ce6 <_scanf_float+0x2f2>
 8107c9a:	2d02      	cmp	r5, #2
 8107c9c:	d836      	bhi.n	8107d0c <_scanf_float+0x318>
 8107c9e:	455e      	cmp	r6, fp
 8107ca0:	f67f aee8 	bls.w	8107a74 <_scanf_float+0x80>
 8107ca4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8107ca8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8107cac:	463a      	mov	r2, r7
 8107cae:	4640      	mov	r0, r8
 8107cb0:	4798      	blx	r3
 8107cb2:	6923      	ldr	r3, [r4, #16]
 8107cb4:	3b01      	subs	r3, #1
 8107cb6:	6123      	str	r3, [r4, #16]
 8107cb8:	e7f1      	b.n	8107c9e <_scanf_float+0x2aa>
 8107cba:	9802      	ldr	r0, [sp, #8]
 8107cbc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8107cc0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8107cc4:	9002      	str	r0, [sp, #8]
 8107cc6:	463a      	mov	r2, r7
 8107cc8:	4640      	mov	r0, r8
 8107cca:	4798      	blx	r3
 8107ccc:	6923      	ldr	r3, [r4, #16]
 8107cce:	3b01      	subs	r3, #1
 8107cd0:	6123      	str	r3, [r4, #16]
 8107cd2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8107cd6:	fa5f fa8a 	uxtb.w	sl, sl
 8107cda:	f1ba 0f02 	cmp.w	sl, #2
 8107cde:	d1ec      	bne.n	8107cba <_scanf_float+0x2c6>
 8107ce0:	3d03      	subs	r5, #3
 8107ce2:	b2ed      	uxtb	r5, r5
 8107ce4:	1b76      	subs	r6, r6, r5
 8107ce6:	6823      	ldr	r3, [r4, #0]
 8107ce8:	05da      	lsls	r2, r3, #23
 8107cea:	d52f      	bpl.n	8107d4c <_scanf_float+0x358>
 8107cec:	055b      	lsls	r3, r3, #21
 8107cee:	d510      	bpl.n	8107d12 <_scanf_float+0x31e>
 8107cf0:	455e      	cmp	r6, fp
 8107cf2:	f67f aebf 	bls.w	8107a74 <_scanf_float+0x80>
 8107cf6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8107cfa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8107cfe:	463a      	mov	r2, r7
 8107d00:	4640      	mov	r0, r8
 8107d02:	4798      	blx	r3
 8107d04:	6923      	ldr	r3, [r4, #16]
 8107d06:	3b01      	subs	r3, #1
 8107d08:	6123      	str	r3, [r4, #16]
 8107d0a:	e7f1      	b.n	8107cf0 <_scanf_float+0x2fc>
 8107d0c:	46aa      	mov	sl, r5
 8107d0e:	9602      	str	r6, [sp, #8]
 8107d10:	e7df      	b.n	8107cd2 <_scanf_float+0x2de>
 8107d12:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8107d16:	6923      	ldr	r3, [r4, #16]
 8107d18:	2965      	cmp	r1, #101	; 0x65
 8107d1a:	f103 33ff 	add.w	r3, r3, #4294967295
 8107d1e:	f106 35ff 	add.w	r5, r6, #4294967295
 8107d22:	6123      	str	r3, [r4, #16]
 8107d24:	d00c      	beq.n	8107d40 <_scanf_float+0x34c>
 8107d26:	2945      	cmp	r1, #69	; 0x45
 8107d28:	d00a      	beq.n	8107d40 <_scanf_float+0x34c>
 8107d2a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8107d2e:	463a      	mov	r2, r7
 8107d30:	4640      	mov	r0, r8
 8107d32:	4798      	blx	r3
 8107d34:	6923      	ldr	r3, [r4, #16]
 8107d36:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8107d3a:	3b01      	subs	r3, #1
 8107d3c:	1eb5      	subs	r5, r6, #2
 8107d3e:	6123      	str	r3, [r4, #16]
 8107d40:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8107d44:	463a      	mov	r2, r7
 8107d46:	4640      	mov	r0, r8
 8107d48:	4798      	blx	r3
 8107d4a:	462e      	mov	r6, r5
 8107d4c:	6825      	ldr	r5, [r4, #0]
 8107d4e:	f015 0510 	ands.w	r5, r5, #16
 8107d52:	d158      	bne.n	8107e06 <_scanf_float+0x412>
 8107d54:	7035      	strb	r5, [r6, #0]
 8107d56:	6823      	ldr	r3, [r4, #0]
 8107d58:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8107d5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8107d60:	d11c      	bne.n	8107d9c <_scanf_float+0x3a8>
 8107d62:	9b01      	ldr	r3, [sp, #4]
 8107d64:	454b      	cmp	r3, r9
 8107d66:	eba3 0209 	sub.w	r2, r3, r9
 8107d6a:	d124      	bne.n	8107db6 <_scanf_float+0x3c2>
 8107d6c:	2200      	movs	r2, #0
 8107d6e:	4659      	mov	r1, fp
 8107d70:	4640      	mov	r0, r8
 8107d72:	f001 f843 	bl	8108dfc <_strtod_r>
 8107d76:	9b03      	ldr	r3, [sp, #12]
 8107d78:	6821      	ldr	r1, [r4, #0]
 8107d7a:	681b      	ldr	r3, [r3, #0]
 8107d7c:	f011 0f02 	tst.w	r1, #2
 8107d80:	ec57 6b10 	vmov	r6, r7, d0
 8107d84:	f103 0204 	add.w	r2, r3, #4
 8107d88:	d020      	beq.n	8107dcc <_scanf_float+0x3d8>
 8107d8a:	9903      	ldr	r1, [sp, #12]
 8107d8c:	600a      	str	r2, [r1, #0]
 8107d8e:	681b      	ldr	r3, [r3, #0]
 8107d90:	e9c3 6700 	strd	r6, r7, [r3]
 8107d94:	68e3      	ldr	r3, [r4, #12]
 8107d96:	3301      	adds	r3, #1
 8107d98:	60e3      	str	r3, [r4, #12]
 8107d9a:	e66c      	b.n	8107a76 <_scanf_float+0x82>
 8107d9c:	9b04      	ldr	r3, [sp, #16]
 8107d9e:	2b00      	cmp	r3, #0
 8107da0:	d0e4      	beq.n	8107d6c <_scanf_float+0x378>
 8107da2:	9905      	ldr	r1, [sp, #20]
 8107da4:	230a      	movs	r3, #10
 8107da6:	462a      	mov	r2, r5
 8107da8:	3101      	adds	r1, #1
 8107daa:	4640      	mov	r0, r8
 8107dac:	f001 f8b0 	bl	8108f10 <_strtol_r>
 8107db0:	9b04      	ldr	r3, [sp, #16]
 8107db2:	9e05      	ldr	r6, [sp, #20]
 8107db4:	1ac2      	subs	r2, r0, r3
 8107db6:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8107dba:	429e      	cmp	r6, r3
 8107dbc:	bf28      	it	cs
 8107dbe:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8107dc2:	4912      	ldr	r1, [pc, #72]	; (8107e0c <_scanf_float+0x418>)
 8107dc4:	4630      	mov	r0, r6
 8107dc6:	f000 f98f 	bl	81080e8 <siprintf>
 8107dca:	e7cf      	b.n	8107d6c <_scanf_float+0x378>
 8107dcc:	f011 0f04 	tst.w	r1, #4
 8107dd0:	9903      	ldr	r1, [sp, #12]
 8107dd2:	600a      	str	r2, [r1, #0]
 8107dd4:	d1db      	bne.n	8107d8e <_scanf_float+0x39a>
 8107dd6:	f8d3 8000 	ldr.w	r8, [r3]
 8107dda:	ee10 2a10 	vmov	r2, s0
 8107dde:	ee10 0a10 	vmov	r0, s0
 8107de2:	463b      	mov	r3, r7
 8107de4:	4639      	mov	r1, r7
 8107de6:	f7f8 ff29 	bl	8100c3c <__aeabi_dcmpun>
 8107dea:	b128      	cbz	r0, 8107df8 <_scanf_float+0x404>
 8107dec:	4808      	ldr	r0, [pc, #32]	; (8107e10 <_scanf_float+0x41c>)
 8107dee:	f000 f975 	bl	81080dc <nanf>
 8107df2:	ed88 0a00 	vstr	s0, [r8]
 8107df6:	e7cd      	b.n	8107d94 <_scanf_float+0x3a0>
 8107df8:	4630      	mov	r0, r6
 8107dfa:	4639      	mov	r1, r7
 8107dfc:	f7f8 ff7c 	bl	8100cf8 <__aeabi_d2f>
 8107e00:	f8c8 0000 	str.w	r0, [r8]
 8107e04:	e7c6      	b.n	8107d94 <_scanf_float+0x3a0>
 8107e06:	2500      	movs	r5, #0
 8107e08:	e635      	b.n	8107a76 <_scanf_float+0x82>
 8107e0a:	bf00      	nop
 8107e0c:	0810b874 	.word	0x0810b874
 8107e10:	0810bc90 	.word	0x0810bc90

08107e14 <iprintf>:
 8107e14:	b40f      	push	{r0, r1, r2, r3}
 8107e16:	4b0a      	ldr	r3, [pc, #40]	; (8107e40 <iprintf+0x2c>)
 8107e18:	b513      	push	{r0, r1, r4, lr}
 8107e1a:	681c      	ldr	r4, [r3, #0]
 8107e1c:	b124      	cbz	r4, 8107e28 <iprintf+0x14>
 8107e1e:	69a3      	ldr	r3, [r4, #24]
 8107e20:	b913      	cbnz	r3, 8107e28 <iprintf+0x14>
 8107e22:	4620      	mov	r0, r4
 8107e24:	f7ff f804 	bl	8106e30 <__sinit>
 8107e28:	ab05      	add	r3, sp, #20
 8107e2a:	9a04      	ldr	r2, [sp, #16]
 8107e2c:	68a1      	ldr	r1, [r4, #8]
 8107e2e:	9301      	str	r3, [sp, #4]
 8107e30:	4620      	mov	r0, r4
 8107e32:	f003 fa37 	bl	810b2a4 <_vfiprintf_r>
 8107e36:	b002      	add	sp, #8
 8107e38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8107e3c:	b004      	add	sp, #16
 8107e3e:	4770      	bx	lr
 8107e40:	10000060 	.word	0x10000060

08107e44 <_puts_r>:
 8107e44:	b570      	push	{r4, r5, r6, lr}
 8107e46:	460e      	mov	r6, r1
 8107e48:	4605      	mov	r5, r0
 8107e4a:	b118      	cbz	r0, 8107e54 <_puts_r+0x10>
 8107e4c:	6983      	ldr	r3, [r0, #24]
 8107e4e:	b90b      	cbnz	r3, 8107e54 <_puts_r+0x10>
 8107e50:	f7fe ffee 	bl	8106e30 <__sinit>
 8107e54:	69ab      	ldr	r3, [r5, #24]
 8107e56:	68ac      	ldr	r4, [r5, #8]
 8107e58:	b913      	cbnz	r3, 8107e60 <_puts_r+0x1c>
 8107e5a:	4628      	mov	r0, r5
 8107e5c:	f7fe ffe8 	bl	8106e30 <__sinit>
 8107e60:	4b2c      	ldr	r3, [pc, #176]	; (8107f14 <_puts_r+0xd0>)
 8107e62:	429c      	cmp	r4, r3
 8107e64:	d120      	bne.n	8107ea8 <_puts_r+0x64>
 8107e66:	686c      	ldr	r4, [r5, #4]
 8107e68:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8107e6a:	07db      	lsls	r3, r3, #31
 8107e6c:	d405      	bmi.n	8107e7a <_puts_r+0x36>
 8107e6e:	89a3      	ldrh	r3, [r4, #12]
 8107e70:	0598      	lsls	r0, r3, #22
 8107e72:	d402      	bmi.n	8107e7a <_puts_r+0x36>
 8107e74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8107e76:	f7ff f89e 	bl	8106fb6 <__retarget_lock_acquire_recursive>
 8107e7a:	89a3      	ldrh	r3, [r4, #12]
 8107e7c:	0719      	lsls	r1, r3, #28
 8107e7e:	d51d      	bpl.n	8107ebc <_puts_r+0x78>
 8107e80:	6923      	ldr	r3, [r4, #16]
 8107e82:	b1db      	cbz	r3, 8107ebc <_puts_r+0x78>
 8107e84:	3e01      	subs	r6, #1
 8107e86:	68a3      	ldr	r3, [r4, #8]
 8107e88:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8107e8c:	3b01      	subs	r3, #1
 8107e8e:	60a3      	str	r3, [r4, #8]
 8107e90:	bb39      	cbnz	r1, 8107ee2 <_puts_r+0x9e>
 8107e92:	2b00      	cmp	r3, #0
 8107e94:	da38      	bge.n	8107f08 <_puts_r+0xc4>
 8107e96:	4622      	mov	r2, r4
 8107e98:	210a      	movs	r1, #10
 8107e9a:	4628      	mov	r0, r5
 8107e9c:	f001 f83a 	bl	8108f14 <__swbuf_r>
 8107ea0:	3001      	adds	r0, #1
 8107ea2:	d011      	beq.n	8107ec8 <_puts_r+0x84>
 8107ea4:	250a      	movs	r5, #10
 8107ea6:	e011      	b.n	8107ecc <_puts_r+0x88>
 8107ea8:	4b1b      	ldr	r3, [pc, #108]	; (8107f18 <_puts_r+0xd4>)
 8107eaa:	429c      	cmp	r4, r3
 8107eac:	d101      	bne.n	8107eb2 <_puts_r+0x6e>
 8107eae:	68ac      	ldr	r4, [r5, #8]
 8107eb0:	e7da      	b.n	8107e68 <_puts_r+0x24>
 8107eb2:	4b1a      	ldr	r3, [pc, #104]	; (8107f1c <_puts_r+0xd8>)
 8107eb4:	429c      	cmp	r4, r3
 8107eb6:	bf08      	it	eq
 8107eb8:	68ec      	ldreq	r4, [r5, #12]
 8107eba:	e7d5      	b.n	8107e68 <_puts_r+0x24>
 8107ebc:	4621      	mov	r1, r4
 8107ebe:	4628      	mov	r0, r5
 8107ec0:	f001 f88c 	bl	8108fdc <__swsetup_r>
 8107ec4:	2800      	cmp	r0, #0
 8107ec6:	d0dd      	beq.n	8107e84 <_puts_r+0x40>
 8107ec8:	f04f 35ff 	mov.w	r5, #4294967295
 8107ecc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8107ece:	07da      	lsls	r2, r3, #31
 8107ed0:	d405      	bmi.n	8107ede <_puts_r+0x9a>
 8107ed2:	89a3      	ldrh	r3, [r4, #12]
 8107ed4:	059b      	lsls	r3, r3, #22
 8107ed6:	d402      	bmi.n	8107ede <_puts_r+0x9a>
 8107ed8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8107eda:	f7ff f86d 	bl	8106fb8 <__retarget_lock_release_recursive>
 8107ede:	4628      	mov	r0, r5
 8107ee0:	bd70      	pop	{r4, r5, r6, pc}
 8107ee2:	2b00      	cmp	r3, #0
 8107ee4:	da04      	bge.n	8107ef0 <_puts_r+0xac>
 8107ee6:	69a2      	ldr	r2, [r4, #24]
 8107ee8:	429a      	cmp	r2, r3
 8107eea:	dc06      	bgt.n	8107efa <_puts_r+0xb6>
 8107eec:	290a      	cmp	r1, #10
 8107eee:	d004      	beq.n	8107efa <_puts_r+0xb6>
 8107ef0:	6823      	ldr	r3, [r4, #0]
 8107ef2:	1c5a      	adds	r2, r3, #1
 8107ef4:	6022      	str	r2, [r4, #0]
 8107ef6:	7019      	strb	r1, [r3, #0]
 8107ef8:	e7c5      	b.n	8107e86 <_puts_r+0x42>
 8107efa:	4622      	mov	r2, r4
 8107efc:	4628      	mov	r0, r5
 8107efe:	f001 f809 	bl	8108f14 <__swbuf_r>
 8107f02:	3001      	adds	r0, #1
 8107f04:	d1bf      	bne.n	8107e86 <_puts_r+0x42>
 8107f06:	e7df      	b.n	8107ec8 <_puts_r+0x84>
 8107f08:	6823      	ldr	r3, [r4, #0]
 8107f0a:	250a      	movs	r5, #10
 8107f0c:	1c5a      	adds	r2, r3, #1
 8107f0e:	6022      	str	r2, [r4, #0]
 8107f10:	701d      	strb	r5, [r3, #0]
 8107f12:	e7db      	b.n	8107ecc <_puts_r+0x88>
 8107f14:	0810b7fc 	.word	0x0810b7fc
 8107f18:	0810b81c 	.word	0x0810b81c
 8107f1c:	0810b7dc 	.word	0x0810b7dc

08107f20 <puts>:
 8107f20:	4b02      	ldr	r3, [pc, #8]	; (8107f2c <puts+0xc>)
 8107f22:	4601      	mov	r1, r0
 8107f24:	6818      	ldr	r0, [r3, #0]
 8107f26:	f7ff bf8d 	b.w	8107e44 <_puts_r>
 8107f2a:	bf00      	nop
 8107f2c:	10000060 	.word	0x10000060

08107f30 <_sbrk_r>:
 8107f30:	b538      	push	{r3, r4, r5, lr}
 8107f32:	4d06      	ldr	r5, [pc, #24]	; (8107f4c <_sbrk_r+0x1c>)
 8107f34:	2300      	movs	r3, #0
 8107f36:	4604      	mov	r4, r0
 8107f38:	4608      	mov	r0, r1
 8107f3a:	602b      	str	r3, [r5, #0]
 8107f3c:	f7fa f9bc 	bl	81022b8 <_sbrk>
 8107f40:	1c43      	adds	r3, r0, #1
 8107f42:	d102      	bne.n	8107f4a <_sbrk_r+0x1a>
 8107f44:	682b      	ldr	r3, [r5, #0]
 8107f46:	b103      	cbz	r3, 8107f4a <_sbrk_r+0x1a>
 8107f48:	6023      	str	r3, [r4, #0]
 8107f4a:	bd38      	pop	{r3, r4, r5, pc}
 8107f4c:	1003edd4 	.word	0x1003edd4

08107f50 <setvbuf>:
 8107f50:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8107f54:	461d      	mov	r5, r3
 8107f56:	4b5d      	ldr	r3, [pc, #372]	; (81080cc <setvbuf+0x17c>)
 8107f58:	681f      	ldr	r7, [r3, #0]
 8107f5a:	4604      	mov	r4, r0
 8107f5c:	460e      	mov	r6, r1
 8107f5e:	4690      	mov	r8, r2
 8107f60:	b127      	cbz	r7, 8107f6c <setvbuf+0x1c>
 8107f62:	69bb      	ldr	r3, [r7, #24]
 8107f64:	b913      	cbnz	r3, 8107f6c <setvbuf+0x1c>
 8107f66:	4638      	mov	r0, r7
 8107f68:	f7fe ff62 	bl	8106e30 <__sinit>
 8107f6c:	4b58      	ldr	r3, [pc, #352]	; (81080d0 <setvbuf+0x180>)
 8107f6e:	429c      	cmp	r4, r3
 8107f70:	d167      	bne.n	8108042 <setvbuf+0xf2>
 8107f72:	687c      	ldr	r4, [r7, #4]
 8107f74:	f1b8 0f02 	cmp.w	r8, #2
 8107f78:	d006      	beq.n	8107f88 <setvbuf+0x38>
 8107f7a:	f1b8 0f01 	cmp.w	r8, #1
 8107f7e:	f200 809f 	bhi.w	81080c0 <setvbuf+0x170>
 8107f82:	2d00      	cmp	r5, #0
 8107f84:	f2c0 809c 	blt.w	81080c0 <setvbuf+0x170>
 8107f88:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8107f8a:	07db      	lsls	r3, r3, #31
 8107f8c:	d405      	bmi.n	8107f9a <setvbuf+0x4a>
 8107f8e:	89a3      	ldrh	r3, [r4, #12]
 8107f90:	0598      	lsls	r0, r3, #22
 8107f92:	d402      	bmi.n	8107f9a <setvbuf+0x4a>
 8107f94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8107f96:	f7ff f80e 	bl	8106fb6 <__retarget_lock_acquire_recursive>
 8107f9a:	4621      	mov	r1, r4
 8107f9c:	4638      	mov	r0, r7
 8107f9e:	f7fe feb3 	bl	8106d08 <_fflush_r>
 8107fa2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8107fa4:	b141      	cbz	r1, 8107fb8 <setvbuf+0x68>
 8107fa6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8107faa:	4299      	cmp	r1, r3
 8107fac:	d002      	beq.n	8107fb4 <setvbuf+0x64>
 8107fae:	4638      	mov	r0, r7
 8107fb0:	f7ff f80c 	bl	8106fcc <_free_r>
 8107fb4:	2300      	movs	r3, #0
 8107fb6:	6363      	str	r3, [r4, #52]	; 0x34
 8107fb8:	2300      	movs	r3, #0
 8107fba:	61a3      	str	r3, [r4, #24]
 8107fbc:	6063      	str	r3, [r4, #4]
 8107fbe:	89a3      	ldrh	r3, [r4, #12]
 8107fc0:	0619      	lsls	r1, r3, #24
 8107fc2:	d503      	bpl.n	8107fcc <setvbuf+0x7c>
 8107fc4:	6921      	ldr	r1, [r4, #16]
 8107fc6:	4638      	mov	r0, r7
 8107fc8:	f7ff f800 	bl	8106fcc <_free_r>
 8107fcc:	89a3      	ldrh	r3, [r4, #12]
 8107fce:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8107fd2:	f023 0303 	bic.w	r3, r3, #3
 8107fd6:	f1b8 0f02 	cmp.w	r8, #2
 8107fda:	81a3      	strh	r3, [r4, #12]
 8107fdc:	d06c      	beq.n	81080b8 <setvbuf+0x168>
 8107fde:	ab01      	add	r3, sp, #4
 8107fe0:	466a      	mov	r2, sp
 8107fe2:	4621      	mov	r1, r4
 8107fe4:	4638      	mov	r0, r7
 8107fe6:	f002 fa75 	bl	810a4d4 <__swhatbuf_r>
 8107fea:	89a3      	ldrh	r3, [r4, #12]
 8107fec:	4318      	orrs	r0, r3
 8107fee:	81a0      	strh	r0, [r4, #12]
 8107ff0:	2d00      	cmp	r5, #0
 8107ff2:	d130      	bne.n	8108056 <setvbuf+0x106>
 8107ff4:	9d00      	ldr	r5, [sp, #0]
 8107ff6:	4628      	mov	r0, r5
 8107ff8:	f002 fad0 	bl	810a59c <malloc>
 8107ffc:	4606      	mov	r6, r0
 8107ffe:	2800      	cmp	r0, #0
 8108000:	d155      	bne.n	81080ae <setvbuf+0x15e>
 8108002:	f8dd 9000 	ldr.w	r9, [sp]
 8108006:	45a9      	cmp	r9, r5
 8108008:	d14a      	bne.n	81080a0 <setvbuf+0x150>
 810800a:	f04f 35ff 	mov.w	r5, #4294967295
 810800e:	2200      	movs	r2, #0
 8108010:	60a2      	str	r2, [r4, #8]
 8108012:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8108016:	6022      	str	r2, [r4, #0]
 8108018:	6122      	str	r2, [r4, #16]
 810801a:	2201      	movs	r2, #1
 810801c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8108020:	6162      	str	r2, [r4, #20]
 8108022:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8108024:	f043 0302 	orr.w	r3, r3, #2
 8108028:	07d2      	lsls	r2, r2, #31
 810802a:	81a3      	strh	r3, [r4, #12]
 810802c:	d405      	bmi.n	810803a <setvbuf+0xea>
 810802e:	f413 7f00 	tst.w	r3, #512	; 0x200
 8108032:	d102      	bne.n	810803a <setvbuf+0xea>
 8108034:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8108036:	f7fe ffbf 	bl	8106fb8 <__retarget_lock_release_recursive>
 810803a:	4628      	mov	r0, r5
 810803c:	b003      	add	sp, #12
 810803e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8108042:	4b24      	ldr	r3, [pc, #144]	; (81080d4 <setvbuf+0x184>)
 8108044:	429c      	cmp	r4, r3
 8108046:	d101      	bne.n	810804c <setvbuf+0xfc>
 8108048:	68bc      	ldr	r4, [r7, #8]
 810804a:	e793      	b.n	8107f74 <setvbuf+0x24>
 810804c:	4b22      	ldr	r3, [pc, #136]	; (81080d8 <setvbuf+0x188>)
 810804e:	429c      	cmp	r4, r3
 8108050:	bf08      	it	eq
 8108052:	68fc      	ldreq	r4, [r7, #12]
 8108054:	e78e      	b.n	8107f74 <setvbuf+0x24>
 8108056:	2e00      	cmp	r6, #0
 8108058:	d0cd      	beq.n	8107ff6 <setvbuf+0xa6>
 810805a:	69bb      	ldr	r3, [r7, #24]
 810805c:	b913      	cbnz	r3, 8108064 <setvbuf+0x114>
 810805e:	4638      	mov	r0, r7
 8108060:	f7fe fee6 	bl	8106e30 <__sinit>
 8108064:	f1b8 0f01 	cmp.w	r8, #1
 8108068:	bf08      	it	eq
 810806a:	89a3      	ldrheq	r3, [r4, #12]
 810806c:	6026      	str	r6, [r4, #0]
 810806e:	bf04      	itt	eq
 8108070:	f043 0301 	orreq.w	r3, r3, #1
 8108074:	81a3      	strheq	r3, [r4, #12]
 8108076:	89a2      	ldrh	r2, [r4, #12]
 8108078:	f012 0308 	ands.w	r3, r2, #8
 810807c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8108080:	d01c      	beq.n	81080bc <setvbuf+0x16c>
 8108082:	07d3      	lsls	r3, r2, #31
 8108084:	bf41      	itttt	mi
 8108086:	2300      	movmi	r3, #0
 8108088:	426d      	negmi	r5, r5
 810808a:	60a3      	strmi	r3, [r4, #8]
 810808c:	61a5      	strmi	r5, [r4, #24]
 810808e:	bf58      	it	pl
 8108090:	60a5      	strpl	r5, [r4, #8]
 8108092:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8108094:	f015 0501 	ands.w	r5, r5, #1
 8108098:	d115      	bne.n	81080c6 <setvbuf+0x176>
 810809a:	f412 7f00 	tst.w	r2, #512	; 0x200
 810809e:	e7c8      	b.n	8108032 <setvbuf+0xe2>
 81080a0:	4648      	mov	r0, r9
 81080a2:	f002 fa7b 	bl	810a59c <malloc>
 81080a6:	4606      	mov	r6, r0
 81080a8:	2800      	cmp	r0, #0
 81080aa:	d0ae      	beq.n	810800a <setvbuf+0xba>
 81080ac:	464d      	mov	r5, r9
 81080ae:	89a3      	ldrh	r3, [r4, #12]
 81080b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 81080b4:	81a3      	strh	r3, [r4, #12]
 81080b6:	e7d0      	b.n	810805a <setvbuf+0x10a>
 81080b8:	2500      	movs	r5, #0
 81080ba:	e7a8      	b.n	810800e <setvbuf+0xbe>
 81080bc:	60a3      	str	r3, [r4, #8]
 81080be:	e7e8      	b.n	8108092 <setvbuf+0x142>
 81080c0:	f04f 35ff 	mov.w	r5, #4294967295
 81080c4:	e7b9      	b.n	810803a <setvbuf+0xea>
 81080c6:	2500      	movs	r5, #0
 81080c8:	e7b7      	b.n	810803a <setvbuf+0xea>
 81080ca:	bf00      	nop
 81080cc:	10000060 	.word	0x10000060
 81080d0:	0810b7fc 	.word	0x0810b7fc
 81080d4:	0810b81c 	.word	0x0810b81c
 81080d8:	0810b7dc 	.word	0x0810b7dc

081080dc <nanf>:
 81080dc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 81080e4 <nanf+0x8>
 81080e0:	4770      	bx	lr
 81080e2:	bf00      	nop
 81080e4:	7fc00000 	.word	0x7fc00000

081080e8 <siprintf>:
 81080e8:	b40e      	push	{r1, r2, r3}
 81080ea:	b500      	push	{lr}
 81080ec:	b09c      	sub	sp, #112	; 0x70
 81080ee:	ab1d      	add	r3, sp, #116	; 0x74
 81080f0:	9002      	str	r0, [sp, #8]
 81080f2:	9006      	str	r0, [sp, #24]
 81080f4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 81080f8:	4809      	ldr	r0, [pc, #36]	; (8108120 <siprintf+0x38>)
 81080fa:	9107      	str	r1, [sp, #28]
 81080fc:	9104      	str	r1, [sp, #16]
 81080fe:	4909      	ldr	r1, [pc, #36]	; (8108124 <siprintf+0x3c>)
 8108100:	f853 2b04 	ldr.w	r2, [r3], #4
 8108104:	9105      	str	r1, [sp, #20]
 8108106:	6800      	ldr	r0, [r0, #0]
 8108108:	9301      	str	r3, [sp, #4]
 810810a:	a902      	add	r1, sp, #8
 810810c:	f002 ffa0 	bl	810b050 <_svfiprintf_r>
 8108110:	9b02      	ldr	r3, [sp, #8]
 8108112:	2200      	movs	r2, #0
 8108114:	701a      	strb	r2, [r3, #0]
 8108116:	b01c      	add	sp, #112	; 0x70
 8108118:	f85d eb04 	ldr.w	lr, [sp], #4
 810811c:	b003      	add	sp, #12
 810811e:	4770      	bx	lr
 8108120:	10000060 	.word	0x10000060
 8108124:	ffff0208 	.word	0xffff0208

08108128 <__sread>:
 8108128:	b510      	push	{r4, lr}
 810812a:	460c      	mov	r4, r1
 810812c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8108130:	f003 f9e8 	bl	810b504 <_read_r>
 8108134:	2800      	cmp	r0, #0
 8108136:	bfab      	itete	ge
 8108138:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 810813a:	89a3      	ldrhlt	r3, [r4, #12]
 810813c:	181b      	addge	r3, r3, r0
 810813e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8108142:	bfac      	ite	ge
 8108144:	6563      	strge	r3, [r4, #84]	; 0x54
 8108146:	81a3      	strhlt	r3, [r4, #12]
 8108148:	bd10      	pop	{r4, pc}

0810814a <__swrite>:
 810814a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810814e:	461f      	mov	r7, r3
 8108150:	898b      	ldrh	r3, [r1, #12]
 8108152:	05db      	lsls	r3, r3, #23
 8108154:	4605      	mov	r5, r0
 8108156:	460c      	mov	r4, r1
 8108158:	4616      	mov	r6, r2
 810815a:	d505      	bpl.n	8108168 <__swrite+0x1e>
 810815c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8108160:	2302      	movs	r3, #2
 8108162:	2200      	movs	r2, #0
 8108164:	f002 f9a4 	bl	810a4b0 <_lseek_r>
 8108168:	89a3      	ldrh	r3, [r4, #12]
 810816a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810816e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8108172:	81a3      	strh	r3, [r4, #12]
 8108174:	4632      	mov	r2, r6
 8108176:	463b      	mov	r3, r7
 8108178:	4628      	mov	r0, r5
 810817a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810817e:	f000 bf1b 	b.w	8108fb8 <_write_r>

08108182 <__sseek>:
 8108182:	b510      	push	{r4, lr}
 8108184:	460c      	mov	r4, r1
 8108186:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810818a:	f002 f991 	bl	810a4b0 <_lseek_r>
 810818e:	1c43      	adds	r3, r0, #1
 8108190:	89a3      	ldrh	r3, [r4, #12]
 8108192:	bf15      	itete	ne
 8108194:	6560      	strne	r0, [r4, #84]	; 0x54
 8108196:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 810819a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 810819e:	81a3      	strheq	r3, [r4, #12]
 81081a0:	bf18      	it	ne
 81081a2:	81a3      	strhne	r3, [r4, #12]
 81081a4:	bd10      	pop	{r4, pc}

081081a6 <__sclose>:
 81081a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 81081aa:	f000 bf85 	b.w	81090b8 <_close_r>

081081ae <sulp>:
 81081ae:	b570      	push	{r4, r5, r6, lr}
 81081b0:	4604      	mov	r4, r0
 81081b2:	460d      	mov	r5, r1
 81081b4:	ec45 4b10 	vmov	d0, r4, r5
 81081b8:	4616      	mov	r6, r2
 81081ba:	f002 fd8f 	bl	810acdc <__ulp>
 81081be:	ec51 0b10 	vmov	r0, r1, d0
 81081c2:	b17e      	cbz	r6, 81081e4 <sulp+0x36>
 81081c4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 81081c8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 81081cc:	2b00      	cmp	r3, #0
 81081ce:	dd09      	ble.n	81081e4 <sulp+0x36>
 81081d0:	051b      	lsls	r3, r3, #20
 81081d2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 81081d6:	2400      	movs	r4, #0
 81081d8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 81081dc:	4622      	mov	r2, r4
 81081de:	462b      	mov	r3, r5
 81081e0:	f7f8 fa92 	bl	8100708 <__aeabi_dmul>
 81081e4:	bd70      	pop	{r4, r5, r6, pc}
	...

081081e8 <_strtod_l>:
 81081e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81081ec:	b0a3      	sub	sp, #140	; 0x8c
 81081ee:	461f      	mov	r7, r3
 81081f0:	2300      	movs	r3, #0
 81081f2:	931e      	str	r3, [sp, #120]	; 0x78
 81081f4:	4ba4      	ldr	r3, [pc, #656]	; (8108488 <_strtod_l+0x2a0>)
 81081f6:	9219      	str	r2, [sp, #100]	; 0x64
 81081f8:	681b      	ldr	r3, [r3, #0]
 81081fa:	9307      	str	r3, [sp, #28]
 81081fc:	4604      	mov	r4, r0
 81081fe:	4618      	mov	r0, r3
 8108200:	4688      	mov	r8, r1
 8108202:	f7f8 f86d 	bl	81002e0 <strlen>
 8108206:	f04f 0a00 	mov.w	sl, #0
 810820a:	4605      	mov	r5, r0
 810820c:	f04f 0b00 	mov.w	fp, #0
 8108210:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8108214:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8108216:	781a      	ldrb	r2, [r3, #0]
 8108218:	2a2b      	cmp	r2, #43	; 0x2b
 810821a:	d04c      	beq.n	81082b6 <_strtod_l+0xce>
 810821c:	d839      	bhi.n	8108292 <_strtod_l+0xaa>
 810821e:	2a0d      	cmp	r2, #13
 8108220:	d832      	bhi.n	8108288 <_strtod_l+0xa0>
 8108222:	2a08      	cmp	r2, #8
 8108224:	d832      	bhi.n	810828c <_strtod_l+0xa4>
 8108226:	2a00      	cmp	r2, #0
 8108228:	d03c      	beq.n	81082a4 <_strtod_l+0xbc>
 810822a:	2300      	movs	r3, #0
 810822c:	930e      	str	r3, [sp, #56]	; 0x38
 810822e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8108230:	7833      	ldrb	r3, [r6, #0]
 8108232:	2b30      	cmp	r3, #48	; 0x30
 8108234:	f040 80b4 	bne.w	81083a0 <_strtod_l+0x1b8>
 8108238:	7873      	ldrb	r3, [r6, #1]
 810823a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 810823e:	2b58      	cmp	r3, #88	; 0x58
 8108240:	d16c      	bne.n	810831c <_strtod_l+0x134>
 8108242:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8108244:	9301      	str	r3, [sp, #4]
 8108246:	ab1e      	add	r3, sp, #120	; 0x78
 8108248:	9702      	str	r7, [sp, #8]
 810824a:	9300      	str	r3, [sp, #0]
 810824c:	4a8f      	ldr	r2, [pc, #572]	; (810848c <_strtod_l+0x2a4>)
 810824e:	ab1f      	add	r3, sp, #124	; 0x7c
 8108250:	a91d      	add	r1, sp, #116	; 0x74
 8108252:	4620      	mov	r0, r4
 8108254:	f001 fe20 	bl	8109e98 <__gethex>
 8108258:	f010 0707 	ands.w	r7, r0, #7
 810825c:	4605      	mov	r5, r0
 810825e:	d005      	beq.n	810826c <_strtod_l+0x84>
 8108260:	2f06      	cmp	r7, #6
 8108262:	d12a      	bne.n	81082ba <_strtod_l+0xd2>
 8108264:	3601      	adds	r6, #1
 8108266:	2300      	movs	r3, #0
 8108268:	961d      	str	r6, [sp, #116]	; 0x74
 810826a:	930e      	str	r3, [sp, #56]	; 0x38
 810826c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 810826e:	2b00      	cmp	r3, #0
 8108270:	f040 8596 	bne.w	8108da0 <_strtod_l+0xbb8>
 8108274:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8108276:	b1db      	cbz	r3, 81082b0 <_strtod_l+0xc8>
 8108278:	4652      	mov	r2, sl
 810827a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 810827e:	ec43 2b10 	vmov	d0, r2, r3
 8108282:	b023      	add	sp, #140	; 0x8c
 8108284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8108288:	2a20      	cmp	r2, #32
 810828a:	d1ce      	bne.n	810822a <_strtod_l+0x42>
 810828c:	3301      	adds	r3, #1
 810828e:	931d      	str	r3, [sp, #116]	; 0x74
 8108290:	e7c0      	b.n	8108214 <_strtod_l+0x2c>
 8108292:	2a2d      	cmp	r2, #45	; 0x2d
 8108294:	d1c9      	bne.n	810822a <_strtod_l+0x42>
 8108296:	2201      	movs	r2, #1
 8108298:	920e      	str	r2, [sp, #56]	; 0x38
 810829a:	1c5a      	adds	r2, r3, #1
 810829c:	921d      	str	r2, [sp, #116]	; 0x74
 810829e:	785b      	ldrb	r3, [r3, #1]
 81082a0:	2b00      	cmp	r3, #0
 81082a2:	d1c4      	bne.n	810822e <_strtod_l+0x46>
 81082a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 81082a6:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 81082aa:	2b00      	cmp	r3, #0
 81082ac:	f040 8576 	bne.w	8108d9c <_strtod_l+0xbb4>
 81082b0:	4652      	mov	r2, sl
 81082b2:	465b      	mov	r3, fp
 81082b4:	e7e3      	b.n	810827e <_strtod_l+0x96>
 81082b6:	2200      	movs	r2, #0
 81082b8:	e7ee      	b.n	8108298 <_strtod_l+0xb0>
 81082ba:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 81082bc:	b13a      	cbz	r2, 81082ce <_strtod_l+0xe6>
 81082be:	2135      	movs	r1, #53	; 0x35
 81082c0:	a820      	add	r0, sp, #128	; 0x80
 81082c2:	f002 fe16 	bl	810aef2 <__copybits>
 81082c6:	991e      	ldr	r1, [sp, #120]	; 0x78
 81082c8:	4620      	mov	r0, r4
 81082ca:	f002 f9db 	bl	810a684 <_Bfree>
 81082ce:	3f01      	subs	r7, #1
 81082d0:	2f05      	cmp	r7, #5
 81082d2:	d807      	bhi.n	81082e4 <_strtod_l+0xfc>
 81082d4:	e8df f007 	tbb	[pc, r7]
 81082d8:	1d180b0e 	.word	0x1d180b0e
 81082dc:	030e      	.short	0x030e
 81082de:	f04f 0b00 	mov.w	fp, #0
 81082e2:	46da      	mov	sl, fp
 81082e4:	0728      	lsls	r0, r5, #28
 81082e6:	d5c1      	bpl.n	810826c <_strtod_l+0x84>
 81082e8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 81082ec:	e7be      	b.n	810826c <_strtod_l+0x84>
 81082ee:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 81082f2:	e7f7      	b.n	81082e4 <_strtod_l+0xfc>
 81082f4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 81082f8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 81082fa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 81082fe:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8108302:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8108306:	e7ed      	b.n	81082e4 <_strtod_l+0xfc>
 8108308:	f8df b184 	ldr.w	fp, [pc, #388]	; 8108490 <_strtod_l+0x2a8>
 810830c:	f04f 0a00 	mov.w	sl, #0
 8108310:	e7e8      	b.n	81082e4 <_strtod_l+0xfc>
 8108312:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8108316:	f04f 3aff 	mov.w	sl, #4294967295
 810831a:	e7e3      	b.n	81082e4 <_strtod_l+0xfc>
 810831c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 810831e:	1c5a      	adds	r2, r3, #1
 8108320:	921d      	str	r2, [sp, #116]	; 0x74
 8108322:	785b      	ldrb	r3, [r3, #1]
 8108324:	2b30      	cmp	r3, #48	; 0x30
 8108326:	d0f9      	beq.n	810831c <_strtod_l+0x134>
 8108328:	2b00      	cmp	r3, #0
 810832a:	d09f      	beq.n	810826c <_strtod_l+0x84>
 810832c:	2301      	movs	r3, #1
 810832e:	f04f 0900 	mov.w	r9, #0
 8108332:	9304      	str	r3, [sp, #16]
 8108334:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8108336:	930a      	str	r3, [sp, #40]	; 0x28
 8108338:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 810833c:	464f      	mov	r7, r9
 810833e:	220a      	movs	r2, #10
 8108340:	981d      	ldr	r0, [sp, #116]	; 0x74
 8108342:	7806      	ldrb	r6, [r0, #0]
 8108344:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8108348:	b2d9      	uxtb	r1, r3
 810834a:	2909      	cmp	r1, #9
 810834c:	d92a      	bls.n	81083a4 <_strtod_l+0x1bc>
 810834e:	9907      	ldr	r1, [sp, #28]
 8108350:	462a      	mov	r2, r5
 8108352:	f003 f8f1 	bl	810b538 <strncmp>
 8108356:	b398      	cbz	r0, 81083c0 <_strtod_l+0x1d8>
 8108358:	2000      	movs	r0, #0
 810835a:	4633      	mov	r3, r6
 810835c:	463d      	mov	r5, r7
 810835e:	9007      	str	r0, [sp, #28]
 8108360:	4602      	mov	r2, r0
 8108362:	2b65      	cmp	r3, #101	; 0x65
 8108364:	d001      	beq.n	810836a <_strtod_l+0x182>
 8108366:	2b45      	cmp	r3, #69	; 0x45
 8108368:	d118      	bne.n	810839c <_strtod_l+0x1b4>
 810836a:	b91d      	cbnz	r5, 8108374 <_strtod_l+0x18c>
 810836c:	9b04      	ldr	r3, [sp, #16]
 810836e:	4303      	orrs	r3, r0
 8108370:	d098      	beq.n	81082a4 <_strtod_l+0xbc>
 8108372:	2500      	movs	r5, #0
 8108374:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8108378:	f108 0301 	add.w	r3, r8, #1
 810837c:	931d      	str	r3, [sp, #116]	; 0x74
 810837e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8108382:	2b2b      	cmp	r3, #43	; 0x2b
 8108384:	d075      	beq.n	8108472 <_strtod_l+0x28a>
 8108386:	2b2d      	cmp	r3, #45	; 0x2d
 8108388:	d07b      	beq.n	8108482 <_strtod_l+0x29a>
 810838a:	f04f 0c00 	mov.w	ip, #0
 810838e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8108392:	2909      	cmp	r1, #9
 8108394:	f240 8082 	bls.w	810849c <_strtod_l+0x2b4>
 8108398:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 810839c:	2600      	movs	r6, #0
 810839e:	e09d      	b.n	81084dc <_strtod_l+0x2f4>
 81083a0:	2300      	movs	r3, #0
 81083a2:	e7c4      	b.n	810832e <_strtod_l+0x146>
 81083a4:	2f08      	cmp	r7, #8
 81083a6:	bfd8      	it	le
 81083a8:	9909      	ldrle	r1, [sp, #36]	; 0x24
 81083aa:	f100 0001 	add.w	r0, r0, #1
 81083ae:	bfda      	itte	le
 81083b0:	fb02 3301 	mlale	r3, r2, r1, r3
 81083b4:	9309      	strle	r3, [sp, #36]	; 0x24
 81083b6:	fb02 3909 	mlagt	r9, r2, r9, r3
 81083ba:	3701      	adds	r7, #1
 81083bc:	901d      	str	r0, [sp, #116]	; 0x74
 81083be:	e7bf      	b.n	8108340 <_strtod_l+0x158>
 81083c0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 81083c2:	195a      	adds	r2, r3, r5
 81083c4:	921d      	str	r2, [sp, #116]	; 0x74
 81083c6:	5d5b      	ldrb	r3, [r3, r5]
 81083c8:	2f00      	cmp	r7, #0
 81083ca:	d037      	beq.n	810843c <_strtod_l+0x254>
 81083cc:	9007      	str	r0, [sp, #28]
 81083ce:	463d      	mov	r5, r7
 81083d0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 81083d4:	2a09      	cmp	r2, #9
 81083d6:	d912      	bls.n	81083fe <_strtod_l+0x216>
 81083d8:	2201      	movs	r2, #1
 81083da:	e7c2      	b.n	8108362 <_strtod_l+0x17a>
 81083dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 81083de:	1c5a      	adds	r2, r3, #1
 81083e0:	921d      	str	r2, [sp, #116]	; 0x74
 81083e2:	785b      	ldrb	r3, [r3, #1]
 81083e4:	3001      	adds	r0, #1
 81083e6:	2b30      	cmp	r3, #48	; 0x30
 81083e8:	d0f8      	beq.n	81083dc <_strtod_l+0x1f4>
 81083ea:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 81083ee:	2a08      	cmp	r2, #8
 81083f0:	f200 84db 	bhi.w	8108daa <_strtod_l+0xbc2>
 81083f4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 81083f6:	9007      	str	r0, [sp, #28]
 81083f8:	2000      	movs	r0, #0
 81083fa:	920a      	str	r2, [sp, #40]	; 0x28
 81083fc:	4605      	mov	r5, r0
 81083fe:	3b30      	subs	r3, #48	; 0x30
 8108400:	f100 0201 	add.w	r2, r0, #1
 8108404:	d014      	beq.n	8108430 <_strtod_l+0x248>
 8108406:	9907      	ldr	r1, [sp, #28]
 8108408:	4411      	add	r1, r2
 810840a:	9107      	str	r1, [sp, #28]
 810840c:	462a      	mov	r2, r5
 810840e:	eb00 0e05 	add.w	lr, r0, r5
 8108412:	210a      	movs	r1, #10
 8108414:	4572      	cmp	r2, lr
 8108416:	d113      	bne.n	8108440 <_strtod_l+0x258>
 8108418:	182a      	adds	r2, r5, r0
 810841a:	2a08      	cmp	r2, #8
 810841c:	f105 0501 	add.w	r5, r5, #1
 8108420:	4405      	add	r5, r0
 8108422:	dc1c      	bgt.n	810845e <_strtod_l+0x276>
 8108424:	9909      	ldr	r1, [sp, #36]	; 0x24
 8108426:	220a      	movs	r2, #10
 8108428:	fb02 3301 	mla	r3, r2, r1, r3
 810842c:	9309      	str	r3, [sp, #36]	; 0x24
 810842e:	2200      	movs	r2, #0
 8108430:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8108432:	1c59      	adds	r1, r3, #1
 8108434:	911d      	str	r1, [sp, #116]	; 0x74
 8108436:	785b      	ldrb	r3, [r3, #1]
 8108438:	4610      	mov	r0, r2
 810843a:	e7c9      	b.n	81083d0 <_strtod_l+0x1e8>
 810843c:	4638      	mov	r0, r7
 810843e:	e7d2      	b.n	81083e6 <_strtod_l+0x1fe>
 8108440:	2a08      	cmp	r2, #8
 8108442:	dc04      	bgt.n	810844e <_strtod_l+0x266>
 8108444:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8108446:	434e      	muls	r6, r1
 8108448:	9609      	str	r6, [sp, #36]	; 0x24
 810844a:	3201      	adds	r2, #1
 810844c:	e7e2      	b.n	8108414 <_strtod_l+0x22c>
 810844e:	f102 0c01 	add.w	ip, r2, #1
 8108452:	f1bc 0f10 	cmp.w	ip, #16
 8108456:	bfd8      	it	le
 8108458:	fb01 f909 	mulle.w	r9, r1, r9
 810845c:	e7f5      	b.n	810844a <_strtod_l+0x262>
 810845e:	2d10      	cmp	r5, #16
 8108460:	bfdc      	itt	le
 8108462:	220a      	movle	r2, #10
 8108464:	fb02 3909 	mlale	r9, r2, r9, r3
 8108468:	e7e1      	b.n	810842e <_strtod_l+0x246>
 810846a:	2300      	movs	r3, #0
 810846c:	9307      	str	r3, [sp, #28]
 810846e:	2201      	movs	r2, #1
 8108470:	e77c      	b.n	810836c <_strtod_l+0x184>
 8108472:	f04f 0c00 	mov.w	ip, #0
 8108476:	f108 0302 	add.w	r3, r8, #2
 810847a:	931d      	str	r3, [sp, #116]	; 0x74
 810847c:	f898 3002 	ldrb.w	r3, [r8, #2]
 8108480:	e785      	b.n	810838e <_strtod_l+0x1a6>
 8108482:	f04f 0c01 	mov.w	ip, #1
 8108486:	e7f6      	b.n	8108476 <_strtod_l+0x28e>
 8108488:	0810bad0 	.word	0x0810bad0
 810848c:	0810b87c 	.word	0x0810b87c
 8108490:	7ff00000 	.word	0x7ff00000
 8108494:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8108496:	1c59      	adds	r1, r3, #1
 8108498:	911d      	str	r1, [sp, #116]	; 0x74
 810849a:	785b      	ldrb	r3, [r3, #1]
 810849c:	2b30      	cmp	r3, #48	; 0x30
 810849e:	d0f9      	beq.n	8108494 <_strtod_l+0x2ac>
 81084a0:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 81084a4:	2908      	cmp	r1, #8
 81084a6:	f63f af79 	bhi.w	810839c <_strtod_l+0x1b4>
 81084aa:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 81084ae:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 81084b0:	9308      	str	r3, [sp, #32]
 81084b2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 81084b4:	1c59      	adds	r1, r3, #1
 81084b6:	911d      	str	r1, [sp, #116]	; 0x74
 81084b8:	785b      	ldrb	r3, [r3, #1]
 81084ba:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 81084be:	2e09      	cmp	r6, #9
 81084c0:	d937      	bls.n	8108532 <_strtod_l+0x34a>
 81084c2:	9e08      	ldr	r6, [sp, #32]
 81084c4:	1b89      	subs	r1, r1, r6
 81084c6:	2908      	cmp	r1, #8
 81084c8:	f644 661f 	movw	r6, #19999	; 0x4e1f
 81084cc:	dc02      	bgt.n	81084d4 <_strtod_l+0x2ec>
 81084ce:	4576      	cmp	r6, lr
 81084d0:	bfa8      	it	ge
 81084d2:	4676      	movge	r6, lr
 81084d4:	f1bc 0f00 	cmp.w	ip, #0
 81084d8:	d000      	beq.n	81084dc <_strtod_l+0x2f4>
 81084da:	4276      	negs	r6, r6
 81084dc:	2d00      	cmp	r5, #0
 81084de:	d14f      	bne.n	8108580 <_strtod_l+0x398>
 81084e0:	9904      	ldr	r1, [sp, #16]
 81084e2:	4301      	orrs	r1, r0
 81084e4:	f47f aec2 	bne.w	810826c <_strtod_l+0x84>
 81084e8:	2a00      	cmp	r2, #0
 81084ea:	f47f aedb 	bne.w	81082a4 <_strtod_l+0xbc>
 81084ee:	2b69      	cmp	r3, #105	; 0x69
 81084f0:	d027      	beq.n	8108542 <_strtod_l+0x35a>
 81084f2:	dc24      	bgt.n	810853e <_strtod_l+0x356>
 81084f4:	2b49      	cmp	r3, #73	; 0x49
 81084f6:	d024      	beq.n	8108542 <_strtod_l+0x35a>
 81084f8:	2b4e      	cmp	r3, #78	; 0x4e
 81084fa:	f47f aed3 	bne.w	81082a4 <_strtod_l+0xbc>
 81084fe:	499e      	ldr	r1, [pc, #632]	; (8108778 <_strtod_l+0x590>)
 8108500:	a81d      	add	r0, sp, #116	; 0x74
 8108502:	f001 ff21 	bl	810a348 <__match>
 8108506:	2800      	cmp	r0, #0
 8108508:	f43f aecc 	beq.w	81082a4 <_strtod_l+0xbc>
 810850c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 810850e:	781b      	ldrb	r3, [r3, #0]
 8108510:	2b28      	cmp	r3, #40	; 0x28
 8108512:	d12d      	bne.n	8108570 <_strtod_l+0x388>
 8108514:	4999      	ldr	r1, [pc, #612]	; (810877c <_strtod_l+0x594>)
 8108516:	aa20      	add	r2, sp, #128	; 0x80
 8108518:	a81d      	add	r0, sp, #116	; 0x74
 810851a:	f001 ff29 	bl	810a370 <__hexnan>
 810851e:	2805      	cmp	r0, #5
 8108520:	d126      	bne.n	8108570 <_strtod_l+0x388>
 8108522:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8108524:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8108528:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 810852c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8108530:	e69c      	b.n	810826c <_strtod_l+0x84>
 8108532:	210a      	movs	r1, #10
 8108534:	fb01 3e0e 	mla	lr, r1, lr, r3
 8108538:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 810853c:	e7b9      	b.n	81084b2 <_strtod_l+0x2ca>
 810853e:	2b6e      	cmp	r3, #110	; 0x6e
 8108540:	e7db      	b.n	81084fa <_strtod_l+0x312>
 8108542:	498f      	ldr	r1, [pc, #572]	; (8108780 <_strtod_l+0x598>)
 8108544:	a81d      	add	r0, sp, #116	; 0x74
 8108546:	f001 feff 	bl	810a348 <__match>
 810854a:	2800      	cmp	r0, #0
 810854c:	f43f aeaa 	beq.w	81082a4 <_strtod_l+0xbc>
 8108550:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8108552:	498c      	ldr	r1, [pc, #560]	; (8108784 <_strtod_l+0x59c>)
 8108554:	3b01      	subs	r3, #1
 8108556:	a81d      	add	r0, sp, #116	; 0x74
 8108558:	931d      	str	r3, [sp, #116]	; 0x74
 810855a:	f001 fef5 	bl	810a348 <__match>
 810855e:	b910      	cbnz	r0, 8108566 <_strtod_l+0x37e>
 8108560:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8108562:	3301      	adds	r3, #1
 8108564:	931d      	str	r3, [sp, #116]	; 0x74
 8108566:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8108794 <_strtod_l+0x5ac>
 810856a:	f04f 0a00 	mov.w	sl, #0
 810856e:	e67d      	b.n	810826c <_strtod_l+0x84>
 8108570:	4885      	ldr	r0, [pc, #532]	; (8108788 <_strtod_l+0x5a0>)
 8108572:	f002 ffd9 	bl	810b528 <nan>
 8108576:	ed8d 0b04 	vstr	d0, [sp, #16]
 810857a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 810857e:	e675      	b.n	810826c <_strtod_l+0x84>
 8108580:	9b07      	ldr	r3, [sp, #28]
 8108582:	9809      	ldr	r0, [sp, #36]	; 0x24
 8108584:	1af3      	subs	r3, r6, r3
 8108586:	2f00      	cmp	r7, #0
 8108588:	bf08      	it	eq
 810858a:	462f      	moveq	r7, r5
 810858c:	2d10      	cmp	r5, #16
 810858e:	9308      	str	r3, [sp, #32]
 8108590:	46a8      	mov	r8, r5
 8108592:	bfa8      	it	ge
 8108594:	f04f 0810 	movge.w	r8, #16
 8108598:	f7f8 f83c 	bl	8100614 <__aeabi_ui2d>
 810859c:	2d09      	cmp	r5, #9
 810859e:	4682      	mov	sl, r0
 81085a0:	468b      	mov	fp, r1
 81085a2:	dd13      	ble.n	81085cc <_strtod_l+0x3e4>
 81085a4:	4b79      	ldr	r3, [pc, #484]	; (810878c <_strtod_l+0x5a4>)
 81085a6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 81085aa:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 81085ae:	f7f8 f8ab 	bl	8100708 <__aeabi_dmul>
 81085b2:	4682      	mov	sl, r0
 81085b4:	4648      	mov	r0, r9
 81085b6:	468b      	mov	fp, r1
 81085b8:	f7f8 f82c 	bl	8100614 <__aeabi_ui2d>
 81085bc:	4602      	mov	r2, r0
 81085be:	460b      	mov	r3, r1
 81085c0:	4650      	mov	r0, sl
 81085c2:	4659      	mov	r1, fp
 81085c4:	f7f7 feea 	bl	810039c <__adddf3>
 81085c8:	4682      	mov	sl, r0
 81085ca:	468b      	mov	fp, r1
 81085cc:	2d0f      	cmp	r5, #15
 81085ce:	dc38      	bgt.n	8108642 <_strtod_l+0x45a>
 81085d0:	9b08      	ldr	r3, [sp, #32]
 81085d2:	2b00      	cmp	r3, #0
 81085d4:	f43f ae4a 	beq.w	810826c <_strtod_l+0x84>
 81085d8:	dd24      	ble.n	8108624 <_strtod_l+0x43c>
 81085da:	2b16      	cmp	r3, #22
 81085dc:	dc0b      	bgt.n	81085f6 <_strtod_l+0x40e>
 81085de:	4d6b      	ldr	r5, [pc, #428]	; (810878c <_strtod_l+0x5a4>)
 81085e0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 81085e4:	e9d5 0100 	ldrd	r0, r1, [r5]
 81085e8:	4652      	mov	r2, sl
 81085ea:	465b      	mov	r3, fp
 81085ec:	f7f8 f88c 	bl	8100708 <__aeabi_dmul>
 81085f0:	4682      	mov	sl, r0
 81085f2:	468b      	mov	fp, r1
 81085f4:	e63a      	b.n	810826c <_strtod_l+0x84>
 81085f6:	9a08      	ldr	r2, [sp, #32]
 81085f8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 81085fc:	4293      	cmp	r3, r2
 81085fe:	db20      	blt.n	8108642 <_strtod_l+0x45a>
 8108600:	4c62      	ldr	r4, [pc, #392]	; (810878c <_strtod_l+0x5a4>)
 8108602:	f1c5 050f 	rsb	r5, r5, #15
 8108606:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 810860a:	4652      	mov	r2, sl
 810860c:	465b      	mov	r3, fp
 810860e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8108612:	f7f8 f879 	bl	8100708 <__aeabi_dmul>
 8108616:	9b08      	ldr	r3, [sp, #32]
 8108618:	1b5d      	subs	r5, r3, r5
 810861a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 810861e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8108622:	e7e3      	b.n	81085ec <_strtod_l+0x404>
 8108624:	9b08      	ldr	r3, [sp, #32]
 8108626:	3316      	adds	r3, #22
 8108628:	db0b      	blt.n	8108642 <_strtod_l+0x45a>
 810862a:	9b07      	ldr	r3, [sp, #28]
 810862c:	4a57      	ldr	r2, [pc, #348]	; (810878c <_strtod_l+0x5a4>)
 810862e:	1b9e      	subs	r6, r3, r6
 8108630:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8108634:	e9d6 2300 	ldrd	r2, r3, [r6]
 8108638:	4650      	mov	r0, sl
 810863a:	4659      	mov	r1, fp
 810863c:	f7f8 f98e 	bl	810095c <__aeabi_ddiv>
 8108640:	e7d6      	b.n	81085f0 <_strtod_l+0x408>
 8108642:	9b08      	ldr	r3, [sp, #32]
 8108644:	eba5 0808 	sub.w	r8, r5, r8
 8108648:	4498      	add	r8, r3
 810864a:	f1b8 0f00 	cmp.w	r8, #0
 810864e:	dd71      	ble.n	8108734 <_strtod_l+0x54c>
 8108650:	f018 030f 	ands.w	r3, r8, #15
 8108654:	d00a      	beq.n	810866c <_strtod_l+0x484>
 8108656:	494d      	ldr	r1, [pc, #308]	; (810878c <_strtod_l+0x5a4>)
 8108658:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 810865c:	4652      	mov	r2, sl
 810865e:	465b      	mov	r3, fp
 8108660:	e9d1 0100 	ldrd	r0, r1, [r1]
 8108664:	f7f8 f850 	bl	8100708 <__aeabi_dmul>
 8108668:	4682      	mov	sl, r0
 810866a:	468b      	mov	fp, r1
 810866c:	f038 080f 	bics.w	r8, r8, #15
 8108670:	d04d      	beq.n	810870e <_strtod_l+0x526>
 8108672:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8108676:	dd22      	ble.n	81086be <_strtod_l+0x4d6>
 8108678:	2500      	movs	r5, #0
 810867a:	462e      	mov	r6, r5
 810867c:	9509      	str	r5, [sp, #36]	; 0x24
 810867e:	9507      	str	r5, [sp, #28]
 8108680:	2322      	movs	r3, #34	; 0x22
 8108682:	f8df b110 	ldr.w	fp, [pc, #272]	; 8108794 <_strtod_l+0x5ac>
 8108686:	6023      	str	r3, [r4, #0]
 8108688:	f04f 0a00 	mov.w	sl, #0
 810868c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810868e:	2b00      	cmp	r3, #0
 8108690:	f43f adec 	beq.w	810826c <_strtod_l+0x84>
 8108694:	991e      	ldr	r1, [sp, #120]	; 0x78
 8108696:	4620      	mov	r0, r4
 8108698:	f001 fff4 	bl	810a684 <_Bfree>
 810869c:	9907      	ldr	r1, [sp, #28]
 810869e:	4620      	mov	r0, r4
 81086a0:	f001 fff0 	bl	810a684 <_Bfree>
 81086a4:	4631      	mov	r1, r6
 81086a6:	4620      	mov	r0, r4
 81086a8:	f001 ffec 	bl	810a684 <_Bfree>
 81086ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 81086ae:	4620      	mov	r0, r4
 81086b0:	f001 ffe8 	bl	810a684 <_Bfree>
 81086b4:	4629      	mov	r1, r5
 81086b6:	4620      	mov	r0, r4
 81086b8:	f001 ffe4 	bl	810a684 <_Bfree>
 81086bc:	e5d6      	b.n	810826c <_strtod_l+0x84>
 81086be:	2300      	movs	r3, #0
 81086c0:	ea4f 1828 	mov.w	r8, r8, asr #4
 81086c4:	4650      	mov	r0, sl
 81086c6:	4659      	mov	r1, fp
 81086c8:	4699      	mov	r9, r3
 81086ca:	f1b8 0f01 	cmp.w	r8, #1
 81086ce:	dc21      	bgt.n	8108714 <_strtod_l+0x52c>
 81086d0:	b10b      	cbz	r3, 81086d6 <_strtod_l+0x4ee>
 81086d2:	4682      	mov	sl, r0
 81086d4:	468b      	mov	fp, r1
 81086d6:	4b2e      	ldr	r3, [pc, #184]	; (8108790 <_strtod_l+0x5a8>)
 81086d8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 81086dc:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 81086e0:	4652      	mov	r2, sl
 81086e2:	465b      	mov	r3, fp
 81086e4:	e9d9 0100 	ldrd	r0, r1, [r9]
 81086e8:	f7f8 f80e 	bl	8100708 <__aeabi_dmul>
 81086ec:	4b29      	ldr	r3, [pc, #164]	; (8108794 <_strtod_l+0x5ac>)
 81086ee:	460a      	mov	r2, r1
 81086f0:	400b      	ands	r3, r1
 81086f2:	4929      	ldr	r1, [pc, #164]	; (8108798 <_strtod_l+0x5b0>)
 81086f4:	428b      	cmp	r3, r1
 81086f6:	4682      	mov	sl, r0
 81086f8:	d8be      	bhi.n	8108678 <_strtod_l+0x490>
 81086fa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 81086fe:	428b      	cmp	r3, r1
 8108700:	bf86      	itte	hi
 8108702:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 810879c <_strtod_l+0x5b4>
 8108706:	f04f 3aff 	movhi.w	sl, #4294967295
 810870a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 810870e:	2300      	movs	r3, #0
 8108710:	9304      	str	r3, [sp, #16]
 8108712:	e081      	b.n	8108818 <_strtod_l+0x630>
 8108714:	f018 0f01 	tst.w	r8, #1
 8108718:	d007      	beq.n	810872a <_strtod_l+0x542>
 810871a:	4b1d      	ldr	r3, [pc, #116]	; (8108790 <_strtod_l+0x5a8>)
 810871c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8108720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8108724:	f7f7 fff0 	bl	8100708 <__aeabi_dmul>
 8108728:	2301      	movs	r3, #1
 810872a:	f109 0901 	add.w	r9, r9, #1
 810872e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8108732:	e7ca      	b.n	81086ca <_strtod_l+0x4e2>
 8108734:	d0eb      	beq.n	810870e <_strtod_l+0x526>
 8108736:	f1c8 0800 	rsb	r8, r8, #0
 810873a:	f018 020f 	ands.w	r2, r8, #15
 810873e:	d00a      	beq.n	8108756 <_strtod_l+0x56e>
 8108740:	4b12      	ldr	r3, [pc, #72]	; (810878c <_strtod_l+0x5a4>)
 8108742:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8108746:	4650      	mov	r0, sl
 8108748:	4659      	mov	r1, fp
 810874a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810874e:	f7f8 f905 	bl	810095c <__aeabi_ddiv>
 8108752:	4682      	mov	sl, r0
 8108754:	468b      	mov	fp, r1
 8108756:	ea5f 1828 	movs.w	r8, r8, asr #4
 810875a:	d0d8      	beq.n	810870e <_strtod_l+0x526>
 810875c:	f1b8 0f1f 	cmp.w	r8, #31
 8108760:	dd1e      	ble.n	81087a0 <_strtod_l+0x5b8>
 8108762:	2500      	movs	r5, #0
 8108764:	462e      	mov	r6, r5
 8108766:	9509      	str	r5, [sp, #36]	; 0x24
 8108768:	9507      	str	r5, [sp, #28]
 810876a:	2322      	movs	r3, #34	; 0x22
 810876c:	f04f 0a00 	mov.w	sl, #0
 8108770:	f04f 0b00 	mov.w	fp, #0
 8108774:	6023      	str	r3, [r4, #0]
 8108776:	e789      	b.n	810868c <_strtod_l+0x4a4>
 8108778:	0810b84d 	.word	0x0810b84d
 810877c:	0810b890 	.word	0x0810b890
 8108780:	0810b845 	.word	0x0810b845
 8108784:	0810b9d4 	.word	0x0810b9d4
 8108788:	0810bc90 	.word	0x0810bc90
 810878c:	0810bb70 	.word	0x0810bb70
 8108790:	0810bb48 	.word	0x0810bb48
 8108794:	7ff00000 	.word	0x7ff00000
 8108798:	7ca00000 	.word	0x7ca00000
 810879c:	7fefffff 	.word	0x7fefffff
 81087a0:	f018 0310 	ands.w	r3, r8, #16
 81087a4:	bf18      	it	ne
 81087a6:	236a      	movne	r3, #106	; 0x6a
 81087a8:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8108b60 <_strtod_l+0x978>
 81087ac:	9304      	str	r3, [sp, #16]
 81087ae:	4650      	mov	r0, sl
 81087b0:	4659      	mov	r1, fp
 81087b2:	2300      	movs	r3, #0
 81087b4:	f018 0f01 	tst.w	r8, #1
 81087b8:	d004      	beq.n	81087c4 <_strtod_l+0x5dc>
 81087ba:	e9d9 2300 	ldrd	r2, r3, [r9]
 81087be:	f7f7 ffa3 	bl	8100708 <__aeabi_dmul>
 81087c2:	2301      	movs	r3, #1
 81087c4:	ea5f 0868 	movs.w	r8, r8, asr #1
 81087c8:	f109 0908 	add.w	r9, r9, #8
 81087cc:	d1f2      	bne.n	81087b4 <_strtod_l+0x5cc>
 81087ce:	b10b      	cbz	r3, 81087d4 <_strtod_l+0x5ec>
 81087d0:	4682      	mov	sl, r0
 81087d2:	468b      	mov	fp, r1
 81087d4:	9b04      	ldr	r3, [sp, #16]
 81087d6:	b1bb      	cbz	r3, 8108808 <_strtod_l+0x620>
 81087d8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 81087dc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 81087e0:	2b00      	cmp	r3, #0
 81087e2:	4659      	mov	r1, fp
 81087e4:	dd10      	ble.n	8108808 <_strtod_l+0x620>
 81087e6:	2b1f      	cmp	r3, #31
 81087e8:	f340 8128 	ble.w	8108a3c <_strtod_l+0x854>
 81087ec:	2b34      	cmp	r3, #52	; 0x34
 81087ee:	bfde      	ittt	le
 81087f0:	3b20      	suble	r3, #32
 81087f2:	f04f 32ff 	movle.w	r2, #4294967295
 81087f6:	fa02 f303 	lslle.w	r3, r2, r3
 81087fa:	f04f 0a00 	mov.w	sl, #0
 81087fe:	bfcc      	ite	gt
 8108800:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8108804:	ea03 0b01 	andle.w	fp, r3, r1
 8108808:	2200      	movs	r2, #0
 810880a:	2300      	movs	r3, #0
 810880c:	4650      	mov	r0, sl
 810880e:	4659      	mov	r1, fp
 8108810:	f7f8 f9e2 	bl	8100bd8 <__aeabi_dcmpeq>
 8108814:	2800      	cmp	r0, #0
 8108816:	d1a4      	bne.n	8108762 <_strtod_l+0x57a>
 8108818:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810881a:	9300      	str	r3, [sp, #0]
 810881c:	990a      	ldr	r1, [sp, #40]	; 0x28
 810881e:	462b      	mov	r3, r5
 8108820:	463a      	mov	r2, r7
 8108822:	4620      	mov	r0, r4
 8108824:	f001 ff9a 	bl	810a75c <__s2b>
 8108828:	9009      	str	r0, [sp, #36]	; 0x24
 810882a:	2800      	cmp	r0, #0
 810882c:	f43f af24 	beq.w	8108678 <_strtod_l+0x490>
 8108830:	9b07      	ldr	r3, [sp, #28]
 8108832:	1b9e      	subs	r6, r3, r6
 8108834:	9b08      	ldr	r3, [sp, #32]
 8108836:	2b00      	cmp	r3, #0
 8108838:	bfb4      	ite	lt
 810883a:	4633      	movlt	r3, r6
 810883c:	2300      	movge	r3, #0
 810883e:	9310      	str	r3, [sp, #64]	; 0x40
 8108840:	9b08      	ldr	r3, [sp, #32]
 8108842:	2500      	movs	r5, #0
 8108844:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8108848:	9318      	str	r3, [sp, #96]	; 0x60
 810884a:	462e      	mov	r6, r5
 810884c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810884e:	4620      	mov	r0, r4
 8108850:	6859      	ldr	r1, [r3, #4]
 8108852:	f001 fed7 	bl	810a604 <_Balloc>
 8108856:	9007      	str	r0, [sp, #28]
 8108858:	2800      	cmp	r0, #0
 810885a:	f43f af11 	beq.w	8108680 <_strtod_l+0x498>
 810885e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8108860:	691a      	ldr	r2, [r3, #16]
 8108862:	3202      	adds	r2, #2
 8108864:	f103 010c 	add.w	r1, r3, #12
 8108868:	0092      	lsls	r2, r2, #2
 810886a:	300c      	adds	r0, #12
 810886c:	f001 feb0 	bl	810a5d0 <memcpy>
 8108870:	ec4b ab10 	vmov	d0, sl, fp
 8108874:	aa20      	add	r2, sp, #128	; 0x80
 8108876:	a91f      	add	r1, sp, #124	; 0x7c
 8108878:	4620      	mov	r0, r4
 810887a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 810887e:	f002 faa9 	bl	810add4 <__d2b>
 8108882:	901e      	str	r0, [sp, #120]	; 0x78
 8108884:	2800      	cmp	r0, #0
 8108886:	f43f aefb 	beq.w	8108680 <_strtod_l+0x498>
 810888a:	2101      	movs	r1, #1
 810888c:	4620      	mov	r0, r4
 810888e:	f001 ffff 	bl	810a890 <__i2b>
 8108892:	4606      	mov	r6, r0
 8108894:	2800      	cmp	r0, #0
 8108896:	f43f aef3 	beq.w	8108680 <_strtod_l+0x498>
 810889a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 810889c:	9904      	ldr	r1, [sp, #16]
 810889e:	2b00      	cmp	r3, #0
 81088a0:	bfab      	itete	ge
 81088a2:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 81088a4:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 81088a6:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 81088a8:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 81088ac:	bfac      	ite	ge
 81088ae:	eb03 0902 	addge.w	r9, r3, r2
 81088b2:	1ad7      	sublt	r7, r2, r3
 81088b4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 81088b6:	eba3 0801 	sub.w	r8, r3, r1
 81088ba:	4490      	add	r8, r2
 81088bc:	4ba3      	ldr	r3, [pc, #652]	; (8108b4c <_strtod_l+0x964>)
 81088be:	f108 38ff 	add.w	r8, r8, #4294967295
 81088c2:	4598      	cmp	r8, r3
 81088c4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 81088c8:	f280 80cc 	bge.w	8108a64 <_strtod_l+0x87c>
 81088cc:	eba3 0308 	sub.w	r3, r3, r8
 81088d0:	2b1f      	cmp	r3, #31
 81088d2:	eba2 0203 	sub.w	r2, r2, r3
 81088d6:	f04f 0101 	mov.w	r1, #1
 81088da:	f300 80b6 	bgt.w	8108a4a <_strtod_l+0x862>
 81088de:	fa01 f303 	lsl.w	r3, r1, r3
 81088e2:	9311      	str	r3, [sp, #68]	; 0x44
 81088e4:	2300      	movs	r3, #0
 81088e6:	930c      	str	r3, [sp, #48]	; 0x30
 81088e8:	eb09 0802 	add.w	r8, r9, r2
 81088ec:	9b04      	ldr	r3, [sp, #16]
 81088ee:	45c1      	cmp	r9, r8
 81088f0:	4417      	add	r7, r2
 81088f2:	441f      	add	r7, r3
 81088f4:	464b      	mov	r3, r9
 81088f6:	bfa8      	it	ge
 81088f8:	4643      	movge	r3, r8
 81088fa:	42bb      	cmp	r3, r7
 81088fc:	bfa8      	it	ge
 81088fe:	463b      	movge	r3, r7
 8108900:	2b00      	cmp	r3, #0
 8108902:	bfc2      	ittt	gt
 8108904:	eba8 0803 	subgt.w	r8, r8, r3
 8108908:	1aff      	subgt	r7, r7, r3
 810890a:	eba9 0903 	subgt.w	r9, r9, r3
 810890e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8108910:	2b00      	cmp	r3, #0
 8108912:	dd17      	ble.n	8108944 <_strtod_l+0x75c>
 8108914:	4631      	mov	r1, r6
 8108916:	461a      	mov	r2, r3
 8108918:	4620      	mov	r0, r4
 810891a:	f002 f875 	bl	810aa08 <__pow5mult>
 810891e:	4606      	mov	r6, r0
 8108920:	2800      	cmp	r0, #0
 8108922:	f43f aead 	beq.w	8108680 <_strtod_l+0x498>
 8108926:	4601      	mov	r1, r0
 8108928:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 810892a:	4620      	mov	r0, r4
 810892c:	f001 ffc6 	bl	810a8bc <__multiply>
 8108930:	900f      	str	r0, [sp, #60]	; 0x3c
 8108932:	2800      	cmp	r0, #0
 8108934:	f43f aea4 	beq.w	8108680 <_strtod_l+0x498>
 8108938:	991e      	ldr	r1, [sp, #120]	; 0x78
 810893a:	4620      	mov	r0, r4
 810893c:	f001 fea2 	bl	810a684 <_Bfree>
 8108940:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8108942:	931e      	str	r3, [sp, #120]	; 0x78
 8108944:	f1b8 0f00 	cmp.w	r8, #0
 8108948:	f300 8091 	bgt.w	8108a6e <_strtod_l+0x886>
 810894c:	9b08      	ldr	r3, [sp, #32]
 810894e:	2b00      	cmp	r3, #0
 8108950:	dd08      	ble.n	8108964 <_strtod_l+0x77c>
 8108952:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8108954:	9907      	ldr	r1, [sp, #28]
 8108956:	4620      	mov	r0, r4
 8108958:	f002 f856 	bl	810aa08 <__pow5mult>
 810895c:	9007      	str	r0, [sp, #28]
 810895e:	2800      	cmp	r0, #0
 8108960:	f43f ae8e 	beq.w	8108680 <_strtod_l+0x498>
 8108964:	2f00      	cmp	r7, #0
 8108966:	dd08      	ble.n	810897a <_strtod_l+0x792>
 8108968:	9907      	ldr	r1, [sp, #28]
 810896a:	463a      	mov	r2, r7
 810896c:	4620      	mov	r0, r4
 810896e:	f002 f8a5 	bl	810aabc <__lshift>
 8108972:	9007      	str	r0, [sp, #28]
 8108974:	2800      	cmp	r0, #0
 8108976:	f43f ae83 	beq.w	8108680 <_strtod_l+0x498>
 810897a:	f1b9 0f00 	cmp.w	r9, #0
 810897e:	dd08      	ble.n	8108992 <_strtod_l+0x7aa>
 8108980:	4631      	mov	r1, r6
 8108982:	464a      	mov	r2, r9
 8108984:	4620      	mov	r0, r4
 8108986:	f002 f899 	bl	810aabc <__lshift>
 810898a:	4606      	mov	r6, r0
 810898c:	2800      	cmp	r0, #0
 810898e:	f43f ae77 	beq.w	8108680 <_strtod_l+0x498>
 8108992:	9a07      	ldr	r2, [sp, #28]
 8108994:	991e      	ldr	r1, [sp, #120]	; 0x78
 8108996:	4620      	mov	r0, r4
 8108998:	f002 f918 	bl	810abcc <__mdiff>
 810899c:	4605      	mov	r5, r0
 810899e:	2800      	cmp	r0, #0
 81089a0:	f43f ae6e 	beq.w	8108680 <_strtod_l+0x498>
 81089a4:	68c3      	ldr	r3, [r0, #12]
 81089a6:	930f      	str	r3, [sp, #60]	; 0x3c
 81089a8:	2300      	movs	r3, #0
 81089aa:	60c3      	str	r3, [r0, #12]
 81089ac:	4631      	mov	r1, r6
 81089ae:	f002 f8f1 	bl	810ab94 <__mcmp>
 81089b2:	2800      	cmp	r0, #0
 81089b4:	da65      	bge.n	8108a82 <_strtod_l+0x89a>
 81089b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 81089b8:	ea53 030a 	orrs.w	r3, r3, sl
 81089bc:	f040 8087 	bne.w	8108ace <_strtod_l+0x8e6>
 81089c0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 81089c4:	2b00      	cmp	r3, #0
 81089c6:	f040 8082 	bne.w	8108ace <_strtod_l+0x8e6>
 81089ca:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 81089ce:	0d1b      	lsrs	r3, r3, #20
 81089d0:	051b      	lsls	r3, r3, #20
 81089d2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 81089d6:	d97a      	bls.n	8108ace <_strtod_l+0x8e6>
 81089d8:	696b      	ldr	r3, [r5, #20]
 81089da:	b913      	cbnz	r3, 81089e2 <_strtod_l+0x7fa>
 81089dc:	692b      	ldr	r3, [r5, #16]
 81089de:	2b01      	cmp	r3, #1
 81089e0:	dd75      	ble.n	8108ace <_strtod_l+0x8e6>
 81089e2:	4629      	mov	r1, r5
 81089e4:	2201      	movs	r2, #1
 81089e6:	4620      	mov	r0, r4
 81089e8:	f002 f868 	bl	810aabc <__lshift>
 81089ec:	4631      	mov	r1, r6
 81089ee:	4605      	mov	r5, r0
 81089f0:	f002 f8d0 	bl	810ab94 <__mcmp>
 81089f4:	2800      	cmp	r0, #0
 81089f6:	dd6a      	ble.n	8108ace <_strtod_l+0x8e6>
 81089f8:	9904      	ldr	r1, [sp, #16]
 81089fa:	4a55      	ldr	r2, [pc, #340]	; (8108b50 <_strtod_l+0x968>)
 81089fc:	465b      	mov	r3, fp
 81089fe:	2900      	cmp	r1, #0
 8108a00:	f000 8085 	beq.w	8108b0e <_strtod_l+0x926>
 8108a04:	ea02 010b 	and.w	r1, r2, fp
 8108a08:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8108a0c:	dc7f      	bgt.n	8108b0e <_strtod_l+0x926>
 8108a0e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8108a12:	f77f aeaa 	ble.w	810876a <_strtod_l+0x582>
 8108a16:	4a4f      	ldr	r2, [pc, #316]	; (8108b54 <_strtod_l+0x96c>)
 8108a18:	2300      	movs	r3, #0
 8108a1a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8108a1e:	4650      	mov	r0, sl
 8108a20:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8108a24:	4659      	mov	r1, fp
 8108a26:	f7f7 fe6f 	bl	8100708 <__aeabi_dmul>
 8108a2a:	460b      	mov	r3, r1
 8108a2c:	4303      	orrs	r3, r0
 8108a2e:	bf08      	it	eq
 8108a30:	2322      	moveq	r3, #34	; 0x22
 8108a32:	4682      	mov	sl, r0
 8108a34:	468b      	mov	fp, r1
 8108a36:	bf08      	it	eq
 8108a38:	6023      	streq	r3, [r4, #0]
 8108a3a:	e62b      	b.n	8108694 <_strtod_l+0x4ac>
 8108a3c:	f04f 32ff 	mov.w	r2, #4294967295
 8108a40:	fa02 f303 	lsl.w	r3, r2, r3
 8108a44:	ea03 0a0a 	and.w	sl, r3, sl
 8108a48:	e6de      	b.n	8108808 <_strtod_l+0x620>
 8108a4a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8108a4e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8108a52:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8108a56:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8108a5a:	fa01 f308 	lsl.w	r3, r1, r8
 8108a5e:	930c      	str	r3, [sp, #48]	; 0x30
 8108a60:	9111      	str	r1, [sp, #68]	; 0x44
 8108a62:	e741      	b.n	81088e8 <_strtod_l+0x700>
 8108a64:	2300      	movs	r3, #0
 8108a66:	930c      	str	r3, [sp, #48]	; 0x30
 8108a68:	2301      	movs	r3, #1
 8108a6a:	9311      	str	r3, [sp, #68]	; 0x44
 8108a6c:	e73c      	b.n	81088e8 <_strtod_l+0x700>
 8108a6e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8108a70:	4642      	mov	r2, r8
 8108a72:	4620      	mov	r0, r4
 8108a74:	f002 f822 	bl	810aabc <__lshift>
 8108a78:	901e      	str	r0, [sp, #120]	; 0x78
 8108a7a:	2800      	cmp	r0, #0
 8108a7c:	f47f af66 	bne.w	810894c <_strtod_l+0x764>
 8108a80:	e5fe      	b.n	8108680 <_strtod_l+0x498>
 8108a82:	465f      	mov	r7, fp
 8108a84:	d16e      	bne.n	8108b64 <_strtod_l+0x97c>
 8108a86:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8108a88:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8108a8c:	b342      	cbz	r2, 8108ae0 <_strtod_l+0x8f8>
 8108a8e:	4a32      	ldr	r2, [pc, #200]	; (8108b58 <_strtod_l+0x970>)
 8108a90:	4293      	cmp	r3, r2
 8108a92:	d128      	bne.n	8108ae6 <_strtod_l+0x8fe>
 8108a94:	9b04      	ldr	r3, [sp, #16]
 8108a96:	4650      	mov	r0, sl
 8108a98:	b1eb      	cbz	r3, 8108ad6 <_strtod_l+0x8ee>
 8108a9a:	4a2d      	ldr	r2, [pc, #180]	; (8108b50 <_strtod_l+0x968>)
 8108a9c:	403a      	ands	r2, r7
 8108a9e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8108aa2:	f04f 31ff 	mov.w	r1, #4294967295
 8108aa6:	d819      	bhi.n	8108adc <_strtod_l+0x8f4>
 8108aa8:	0d12      	lsrs	r2, r2, #20
 8108aaa:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8108aae:	fa01 f303 	lsl.w	r3, r1, r3
 8108ab2:	4298      	cmp	r0, r3
 8108ab4:	d117      	bne.n	8108ae6 <_strtod_l+0x8fe>
 8108ab6:	4b29      	ldr	r3, [pc, #164]	; (8108b5c <_strtod_l+0x974>)
 8108ab8:	429f      	cmp	r7, r3
 8108aba:	d102      	bne.n	8108ac2 <_strtod_l+0x8da>
 8108abc:	3001      	adds	r0, #1
 8108abe:	f43f addf 	beq.w	8108680 <_strtod_l+0x498>
 8108ac2:	4b23      	ldr	r3, [pc, #140]	; (8108b50 <_strtod_l+0x968>)
 8108ac4:	403b      	ands	r3, r7
 8108ac6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8108aca:	f04f 0a00 	mov.w	sl, #0
 8108ace:	9b04      	ldr	r3, [sp, #16]
 8108ad0:	2b00      	cmp	r3, #0
 8108ad2:	d1a0      	bne.n	8108a16 <_strtod_l+0x82e>
 8108ad4:	e5de      	b.n	8108694 <_strtod_l+0x4ac>
 8108ad6:	f04f 33ff 	mov.w	r3, #4294967295
 8108ada:	e7ea      	b.n	8108ab2 <_strtod_l+0x8ca>
 8108adc:	460b      	mov	r3, r1
 8108ade:	e7e8      	b.n	8108ab2 <_strtod_l+0x8ca>
 8108ae0:	ea53 030a 	orrs.w	r3, r3, sl
 8108ae4:	d088      	beq.n	81089f8 <_strtod_l+0x810>
 8108ae6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8108ae8:	b1db      	cbz	r3, 8108b22 <_strtod_l+0x93a>
 8108aea:	423b      	tst	r3, r7
 8108aec:	d0ef      	beq.n	8108ace <_strtod_l+0x8e6>
 8108aee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8108af0:	9a04      	ldr	r2, [sp, #16]
 8108af2:	4650      	mov	r0, sl
 8108af4:	4659      	mov	r1, fp
 8108af6:	b1c3      	cbz	r3, 8108b2a <_strtod_l+0x942>
 8108af8:	f7ff fb59 	bl	81081ae <sulp>
 8108afc:	4602      	mov	r2, r0
 8108afe:	460b      	mov	r3, r1
 8108b00:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8108b04:	f7f7 fc4a 	bl	810039c <__adddf3>
 8108b08:	4682      	mov	sl, r0
 8108b0a:	468b      	mov	fp, r1
 8108b0c:	e7df      	b.n	8108ace <_strtod_l+0x8e6>
 8108b0e:	4013      	ands	r3, r2
 8108b10:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8108b14:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8108b18:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8108b1c:	f04f 3aff 	mov.w	sl, #4294967295
 8108b20:	e7d5      	b.n	8108ace <_strtod_l+0x8e6>
 8108b22:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8108b24:	ea13 0f0a 	tst.w	r3, sl
 8108b28:	e7e0      	b.n	8108aec <_strtod_l+0x904>
 8108b2a:	f7ff fb40 	bl	81081ae <sulp>
 8108b2e:	4602      	mov	r2, r0
 8108b30:	460b      	mov	r3, r1
 8108b32:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8108b36:	f7f7 fc2f 	bl	8100398 <__aeabi_dsub>
 8108b3a:	2200      	movs	r2, #0
 8108b3c:	2300      	movs	r3, #0
 8108b3e:	4682      	mov	sl, r0
 8108b40:	468b      	mov	fp, r1
 8108b42:	f7f8 f849 	bl	8100bd8 <__aeabi_dcmpeq>
 8108b46:	2800      	cmp	r0, #0
 8108b48:	d0c1      	beq.n	8108ace <_strtod_l+0x8e6>
 8108b4a:	e60e      	b.n	810876a <_strtod_l+0x582>
 8108b4c:	fffffc02 	.word	0xfffffc02
 8108b50:	7ff00000 	.word	0x7ff00000
 8108b54:	39500000 	.word	0x39500000
 8108b58:	000fffff 	.word	0x000fffff
 8108b5c:	7fefffff 	.word	0x7fefffff
 8108b60:	0810b8a8 	.word	0x0810b8a8
 8108b64:	4631      	mov	r1, r6
 8108b66:	4628      	mov	r0, r5
 8108b68:	f002 f990 	bl	810ae8c <__ratio>
 8108b6c:	ec59 8b10 	vmov	r8, r9, d0
 8108b70:	ee10 0a10 	vmov	r0, s0
 8108b74:	2200      	movs	r2, #0
 8108b76:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8108b7a:	4649      	mov	r1, r9
 8108b7c:	f7f8 f840 	bl	8100c00 <__aeabi_dcmple>
 8108b80:	2800      	cmp	r0, #0
 8108b82:	d07c      	beq.n	8108c7e <_strtod_l+0xa96>
 8108b84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8108b86:	2b00      	cmp	r3, #0
 8108b88:	d04c      	beq.n	8108c24 <_strtod_l+0xa3c>
 8108b8a:	4b95      	ldr	r3, [pc, #596]	; (8108de0 <_strtod_l+0xbf8>)
 8108b8c:	2200      	movs	r2, #0
 8108b8e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8108b92:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8108de0 <_strtod_l+0xbf8>
 8108b96:	f04f 0800 	mov.w	r8, #0
 8108b9a:	4b92      	ldr	r3, [pc, #584]	; (8108de4 <_strtod_l+0xbfc>)
 8108b9c:	403b      	ands	r3, r7
 8108b9e:	9311      	str	r3, [sp, #68]	; 0x44
 8108ba0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8108ba2:	4b91      	ldr	r3, [pc, #580]	; (8108de8 <_strtod_l+0xc00>)
 8108ba4:	429a      	cmp	r2, r3
 8108ba6:	f040 80b2 	bne.w	8108d0e <_strtod_l+0xb26>
 8108baa:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8108bae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8108bb2:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8108bb6:	ec4b ab10 	vmov	d0, sl, fp
 8108bba:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8108bbe:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8108bc2:	f002 f88b 	bl	810acdc <__ulp>
 8108bc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8108bca:	ec53 2b10 	vmov	r2, r3, d0
 8108bce:	f7f7 fd9b 	bl	8100708 <__aeabi_dmul>
 8108bd2:	4652      	mov	r2, sl
 8108bd4:	465b      	mov	r3, fp
 8108bd6:	f7f7 fbe1 	bl	810039c <__adddf3>
 8108bda:	460b      	mov	r3, r1
 8108bdc:	4981      	ldr	r1, [pc, #516]	; (8108de4 <_strtod_l+0xbfc>)
 8108bde:	4a83      	ldr	r2, [pc, #524]	; (8108dec <_strtod_l+0xc04>)
 8108be0:	4019      	ands	r1, r3
 8108be2:	4291      	cmp	r1, r2
 8108be4:	4682      	mov	sl, r0
 8108be6:	d95e      	bls.n	8108ca6 <_strtod_l+0xabe>
 8108be8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8108bea:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8108bee:	4293      	cmp	r3, r2
 8108bf0:	d103      	bne.n	8108bfa <_strtod_l+0xa12>
 8108bf2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8108bf4:	3301      	adds	r3, #1
 8108bf6:	f43f ad43 	beq.w	8108680 <_strtod_l+0x498>
 8108bfa:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8108df8 <_strtod_l+0xc10>
 8108bfe:	f04f 3aff 	mov.w	sl, #4294967295
 8108c02:	991e      	ldr	r1, [sp, #120]	; 0x78
 8108c04:	4620      	mov	r0, r4
 8108c06:	f001 fd3d 	bl	810a684 <_Bfree>
 8108c0a:	9907      	ldr	r1, [sp, #28]
 8108c0c:	4620      	mov	r0, r4
 8108c0e:	f001 fd39 	bl	810a684 <_Bfree>
 8108c12:	4631      	mov	r1, r6
 8108c14:	4620      	mov	r0, r4
 8108c16:	f001 fd35 	bl	810a684 <_Bfree>
 8108c1a:	4629      	mov	r1, r5
 8108c1c:	4620      	mov	r0, r4
 8108c1e:	f001 fd31 	bl	810a684 <_Bfree>
 8108c22:	e613      	b.n	810884c <_strtod_l+0x664>
 8108c24:	f1ba 0f00 	cmp.w	sl, #0
 8108c28:	d11b      	bne.n	8108c62 <_strtod_l+0xa7a>
 8108c2a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8108c2e:	b9f3      	cbnz	r3, 8108c6e <_strtod_l+0xa86>
 8108c30:	4b6b      	ldr	r3, [pc, #428]	; (8108de0 <_strtod_l+0xbf8>)
 8108c32:	2200      	movs	r2, #0
 8108c34:	4640      	mov	r0, r8
 8108c36:	4649      	mov	r1, r9
 8108c38:	f7f7 ffd8 	bl	8100bec <__aeabi_dcmplt>
 8108c3c:	b9d0      	cbnz	r0, 8108c74 <_strtod_l+0xa8c>
 8108c3e:	4640      	mov	r0, r8
 8108c40:	4649      	mov	r1, r9
 8108c42:	4b6b      	ldr	r3, [pc, #428]	; (8108df0 <_strtod_l+0xc08>)
 8108c44:	2200      	movs	r2, #0
 8108c46:	f7f7 fd5f 	bl	8100708 <__aeabi_dmul>
 8108c4a:	4680      	mov	r8, r0
 8108c4c:	4689      	mov	r9, r1
 8108c4e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8108c52:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8108c56:	931b      	str	r3, [sp, #108]	; 0x6c
 8108c58:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8108c5c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8108c60:	e79b      	b.n	8108b9a <_strtod_l+0x9b2>
 8108c62:	f1ba 0f01 	cmp.w	sl, #1
 8108c66:	d102      	bne.n	8108c6e <_strtod_l+0xa86>
 8108c68:	2f00      	cmp	r7, #0
 8108c6a:	f43f ad7e 	beq.w	810876a <_strtod_l+0x582>
 8108c6e:	4b61      	ldr	r3, [pc, #388]	; (8108df4 <_strtod_l+0xc0c>)
 8108c70:	2200      	movs	r2, #0
 8108c72:	e78c      	b.n	8108b8e <_strtod_l+0x9a6>
 8108c74:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8108df0 <_strtod_l+0xc08>
 8108c78:	f04f 0800 	mov.w	r8, #0
 8108c7c:	e7e7      	b.n	8108c4e <_strtod_l+0xa66>
 8108c7e:	4b5c      	ldr	r3, [pc, #368]	; (8108df0 <_strtod_l+0xc08>)
 8108c80:	4640      	mov	r0, r8
 8108c82:	4649      	mov	r1, r9
 8108c84:	2200      	movs	r2, #0
 8108c86:	f7f7 fd3f 	bl	8100708 <__aeabi_dmul>
 8108c8a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8108c8c:	4680      	mov	r8, r0
 8108c8e:	4689      	mov	r9, r1
 8108c90:	b933      	cbnz	r3, 8108ca0 <_strtod_l+0xab8>
 8108c92:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8108c96:	9012      	str	r0, [sp, #72]	; 0x48
 8108c98:	9313      	str	r3, [sp, #76]	; 0x4c
 8108c9a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8108c9e:	e7dd      	b.n	8108c5c <_strtod_l+0xa74>
 8108ca0:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8108ca4:	e7f9      	b.n	8108c9a <_strtod_l+0xab2>
 8108ca6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8108caa:	9b04      	ldr	r3, [sp, #16]
 8108cac:	2b00      	cmp	r3, #0
 8108cae:	d1a8      	bne.n	8108c02 <_strtod_l+0xa1a>
 8108cb0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8108cb4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8108cb6:	0d1b      	lsrs	r3, r3, #20
 8108cb8:	051b      	lsls	r3, r3, #20
 8108cba:	429a      	cmp	r2, r3
 8108cbc:	d1a1      	bne.n	8108c02 <_strtod_l+0xa1a>
 8108cbe:	4640      	mov	r0, r8
 8108cc0:	4649      	mov	r1, r9
 8108cc2:	f7f8 f881 	bl	8100dc8 <__aeabi_d2lz>
 8108cc6:	f7f7 fcf1 	bl	81006ac <__aeabi_l2d>
 8108cca:	4602      	mov	r2, r0
 8108ccc:	460b      	mov	r3, r1
 8108cce:	4640      	mov	r0, r8
 8108cd0:	4649      	mov	r1, r9
 8108cd2:	f7f7 fb61 	bl	8100398 <__aeabi_dsub>
 8108cd6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8108cd8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8108cdc:	ea43 030a 	orr.w	r3, r3, sl
 8108ce0:	4313      	orrs	r3, r2
 8108ce2:	4680      	mov	r8, r0
 8108ce4:	4689      	mov	r9, r1
 8108ce6:	d053      	beq.n	8108d90 <_strtod_l+0xba8>
 8108ce8:	a335      	add	r3, pc, #212	; (adr r3, 8108dc0 <_strtod_l+0xbd8>)
 8108cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8108cee:	f7f7 ff7d 	bl	8100bec <__aeabi_dcmplt>
 8108cf2:	2800      	cmp	r0, #0
 8108cf4:	f47f acce 	bne.w	8108694 <_strtod_l+0x4ac>
 8108cf8:	a333      	add	r3, pc, #204	; (adr r3, 8108dc8 <_strtod_l+0xbe0>)
 8108cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8108cfe:	4640      	mov	r0, r8
 8108d00:	4649      	mov	r1, r9
 8108d02:	f7f7 ff91 	bl	8100c28 <__aeabi_dcmpgt>
 8108d06:	2800      	cmp	r0, #0
 8108d08:	f43f af7b 	beq.w	8108c02 <_strtod_l+0xa1a>
 8108d0c:	e4c2      	b.n	8108694 <_strtod_l+0x4ac>
 8108d0e:	9b04      	ldr	r3, [sp, #16]
 8108d10:	b333      	cbz	r3, 8108d60 <_strtod_l+0xb78>
 8108d12:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8108d14:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8108d18:	d822      	bhi.n	8108d60 <_strtod_l+0xb78>
 8108d1a:	a32d      	add	r3, pc, #180	; (adr r3, 8108dd0 <_strtod_l+0xbe8>)
 8108d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8108d20:	4640      	mov	r0, r8
 8108d22:	4649      	mov	r1, r9
 8108d24:	f7f7 ff6c 	bl	8100c00 <__aeabi_dcmple>
 8108d28:	b1a0      	cbz	r0, 8108d54 <_strtod_l+0xb6c>
 8108d2a:	4649      	mov	r1, r9
 8108d2c:	4640      	mov	r0, r8
 8108d2e:	f7f7 ffc3 	bl	8100cb8 <__aeabi_d2uiz>
 8108d32:	2801      	cmp	r0, #1
 8108d34:	bf38      	it	cc
 8108d36:	2001      	movcc	r0, #1
 8108d38:	f7f7 fc6c 	bl	8100614 <__aeabi_ui2d>
 8108d3c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8108d3e:	4680      	mov	r8, r0
 8108d40:	4689      	mov	r9, r1
 8108d42:	bb13      	cbnz	r3, 8108d8a <_strtod_l+0xba2>
 8108d44:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8108d48:	9014      	str	r0, [sp, #80]	; 0x50
 8108d4a:	9315      	str	r3, [sp, #84]	; 0x54
 8108d4c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8108d50:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8108d54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8108d56:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8108d58:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8108d5c:	1a9b      	subs	r3, r3, r2
 8108d5e:	930d      	str	r3, [sp, #52]	; 0x34
 8108d60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8108d64:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8108d68:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8108d6c:	f001 ffb6 	bl	810acdc <__ulp>
 8108d70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8108d74:	ec53 2b10 	vmov	r2, r3, d0
 8108d78:	f7f7 fcc6 	bl	8100708 <__aeabi_dmul>
 8108d7c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8108d80:	f7f7 fb0c 	bl	810039c <__adddf3>
 8108d84:	4682      	mov	sl, r0
 8108d86:	468b      	mov	fp, r1
 8108d88:	e78f      	b.n	8108caa <_strtod_l+0xac2>
 8108d8a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8108d8e:	e7dd      	b.n	8108d4c <_strtod_l+0xb64>
 8108d90:	a311      	add	r3, pc, #68	; (adr r3, 8108dd8 <_strtod_l+0xbf0>)
 8108d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8108d96:	f7f7 ff29 	bl	8100bec <__aeabi_dcmplt>
 8108d9a:	e7b4      	b.n	8108d06 <_strtod_l+0xb1e>
 8108d9c:	2300      	movs	r3, #0
 8108d9e:	930e      	str	r3, [sp, #56]	; 0x38
 8108da0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8108da2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8108da4:	6013      	str	r3, [r2, #0]
 8108da6:	f7ff ba65 	b.w	8108274 <_strtod_l+0x8c>
 8108daa:	2b65      	cmp	r3, #101	; 0x65
 8108dac:	f43f ab5d 	beq.w	810846a <_strtod_l+0x282>
 8108db0:	2b45      	cmp	r3, #69	; 0x45
 8108db2:	f43f ab5a 	beq.w	810846a <_strtod_l+0x282>
 8108db6:	2201      	movs	r2, #1
 8108db8:	f7ff bb92 	b.w	81084e0 <_strtod_l+0x2f8>
 8108dbc:	f3af 8000 	nop.w
 8108dc0:	94a03595 	.word	0x94a03595
 8108dc4:	3fdfffff 	.word	0x3fdfffff
 8108dc8:	35afe535 	.word	0x35afe535
 8108dcc:	3fe00000 	.word	0x3fe00000
 8108dd0:	ffc00000 	.word	0xffc00000
 8108dd4:	41dfffff 	.word	0x41dfffff
 8108dd8:	94a03595 	.word	0x94a03595
 8108ddc:	3fcfffff 	.word	0x3fcfffff
 8108de0:	3ff00000 	.word	0x3ff00000
 8108de4:	7ff00000 	.word	0x7ff00000
 8108de8:	7fe00000 	.word	0x7fe00000
 8108dec:	7c9fffff 	.word	0x7c9fffff
 8108df0:	3fe00000 	.word	0x3fe00000
 8108df4:	bff00000 	.word	0xbff00000
 8108df8:	7fefffff 	.word	0x7fefffff

08108dfc <_strtod_r>:
 8108dfc:	4b01      	ldr	r3, [pc, #4]	; (8108e04 <_strtod_r+0x8>)
 8108dfe:	f7ff b9f3 	b.w	81081e8 <_strtod_l>
 8108e02:	bf00      	nop
 8108e04:	100000c8 	.word	0x100000c8

08108e08 <_strtol_l.isra.0>:
 8108e08:	2b01      	cmp	r3, #1
 8108e0a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8108e0e:	d001      	beq.n	8108e14 <_strtol_l.isra.0+0xc>
 8108e10:	2b24      	cmp	r3, #36	; 0x24
 8108e12:	d906      	bls.n	8108e22 <_strtol_l.isra.0+0x1a>
 8108e14:	f7fd feec 	bl	8106bf0 <__errno>
 8108e18:	2316      	movs	r3, #22
 8108e1a:	6003      	str	r3, [r0, #0]
 8108e1c:	2000      	movs	r0, #0
 8108e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8108e22:	4f3a      	ldr	r7, [pc, #232]	; (8108f0c <_strtol_l.isra.0+0x104>)
 8108e24:	468e      	mov	lr, r1
 8108e26:	4676      	mov	r6, lr
 8108e28:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8108e2c:	5de5      	ldrb	r5, [r4, r7]
 8108e2e:	f015 0508 	ands.w	r5, r5, #8
 8108e32:	d1f8      	bne.n	8108e26 <_strtol_l.isra.0+0x1e>
 8108e34:	2c2d      	cmp	r4, #45	; 0x2d
 8108e36:	d134      	bne.n	8108ea2 <_strtol_l.isra.0+0x9a>
 8108e38:	f89e 4000 	ldrb.w	r4, [lr]
 8108e3c:	f04f 0801 	mov.w	r8, #1
 8108e40:	f106 0e02 	add.w	lr, r6, #2
 8108e44:	2b00      	cmp	r3, #0
 8108e46:	d05c      	beq.n	8108f02 <_strtol_l.isra.0+0xfa>
 8108e48:	2b10      	cmp	r3, #16
 8108e4a:	d10c      	bne.n	8108e66 <_strtol_l.isra.0+0x5e>
 8108e4c:	2c30      	cmp	r4, #48	; 0x30
 8108e4e:	d10a      	bne.n	8108e66 <_strtol_l.isra.0+0x5e>
 8108e50:	f89e 4000 	ldrb.w	r4, [lr]
 8108e54:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8108e58:	2c58      	cmp	r4, #88	; 0x58
 8108e5a:	d14d      	bne.n	8108ef8 <_strtol_l.isra.0+0xf0>
 8108e5c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8108e60:	2310      	movs	r3, #16
 8108e62:	f10e 0e02 	add.w	lr, lr, #2
 8108e66:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8108e6a:	f10c 3cff 	add.w	ip, ip, #4294967295
 8108e6e:	2600      	movs	r6, #0
 8108e70:	fbbc f9f3 	udiv	r9, ip, r3
 8108e74:	4635      	mov	r5, r6
 8108e76:	fb03 ca19 	mls	sl, r3, r9, ip
 8108e7a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8108e7e:	2f09      	cmp	r7, #9
 8108e80:	d818      	bhi.n	8108eb4 <_strtol_l.isra.0+0xac>
 8108e82:	463c      	mov	r4, r7
 8108e84:	42a3      	cmp	r3, r4
 8108e86:	dd24      	ble.n	8108ed2 <_strtol_l.isra.0+0xca>
 8108e88:	2e00      	cmp	r6, #0
 8108e8a:	db1f      	blt.n	8108ecc <_strtol_l.isra.0+0xc4>
 8108e8c:	45a9      	cmp	r9, r5
 8108e8e:	d31d      	bcc.n	8108ecc <_strtol_l.isra.0+0xc4>
 8108e90:	d101      	bne.n	8108e96 <_strtol_l.isra.0+0x8e>
 8108e92:	45a2      	cmp	sl, r4
 8108e94:	db1a      	blt.n	8108ecc <_strtol_l.isra.0+0xc4>
 8108e96:	fb05 4503 	mla	r5, r5, r3, r4
 8108e9a:	2601      	movs	r6, #1
 8108e9c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8108ea0:	e7eb      	b.n	8108e7a <_strtol_l.isra.0+0x72>
 8108ea2:	2c2b      	cmp	r4, #43	; 0x2b
 8108ea4:	bf08      	it	eq
 8108ea6:	f89e 4000 	ldrbeq.w	r4, [lr]
 8108eaa:	46a8      	mov	r8, r5
 8108eac:	bf08      	it	eq
 8108eae:	f106 0e02 	addeq.w	lr, r6, #2
 8108eb2:	e7c7      	b.n	8108e44 <_strtol_l.isra.0+0x3c>
 8108eb4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8108eb8:	2f19      	cmp	r7, #25
 8108eba:	d801      	bhi.n	8108ec0 <_strtol_l.isra.0+0xb8>
 8108ebc:	3c37      	subs	r4, #55	; 0x37
 8108ebe:	e7e1      	b.n	8108e84 <_strtol_l.isra.0+0x7c>
 8108ec0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8108ec4:	2f19      	cmp	r7, #25
 8108ec6:	d804      	bhi.n	8108ed2 <_strtol_l.isra.0+0xca>
 8108ec8:	3c57      	subs	r4, #87	; 0x57
 8108eca:	e7db      	b.n	8108e84 <_strtol_l.isra.0+0x7c>
 8108ecc:	f04f 36ff 	mov.w	r6, #4294967295
 8108ed0:	e7e4      	b.n	8108e9c <_strtol_l.isra.0+0x94>
 8108ed2:	2e00      	cmp	r6, #0
 8108ed4:	da05      	bge.n	8108ee2 <_strtol_l.isra.0+0xda>
 8108ed6:	2322      	movs	r3, #34	; 0x22
 8108ed8:	6003      	str	r3, [r0, #0]
 8108eda:	4665      	mov	r5, ip
 8108edc:	b942      	cbnz	r2, 8108ef0 <_strtol_l.isra.0+0xe8>
 8108ede:	4628      	mov	r0, r5
 8108ee0:	e79d      	b.n	8108e1e <_strtol_l.isra.0+0x16>
 8108ee2:	f1b8 0f00 	cmp.w	r8, #0
 8108ee6:	d000      	beq.n	8108eea <_strtol_l.isra.0+0xe2>
 8108ee8:	426d      	negs	r5, r5
 8108eea:	2a00      	cmp	r2, #0
 8108eec:	d0f7      	beq.n	8108ede <_strtol_l.isra.0+0xd6>
 8108eee:	b10e      	cbz	r6, 8108ef4 <_strtol_l.isra.0+0xec>
 8108ef0:	f10e 31ff 	add.w	r1, lr, #4294967295
 8108ef4:	6011      	str	r1, [r2, #0]
 8108ef6:	e7f2      	b.n	8108ede <_strtol_l.isra.0+0xd6>
 8108ef8:	2430      	movs	r4, #48	; 0x30
 8108efa:	2b00      	cmp	r3, #0
 8108efc:	d1b3      	bne.n	8108e66 <_strtol_l.isra.0+0x5e>
 8108efe:	2308      	movs	r3, #8
 8108f00:	e7b1      	b.n	8108e66 <_strtol_l.isra.0+0x5e>
 8108f02:	2c30      	cmp	r4, #48	; 0x30
 8108f04:	d0a4      	beq.n	8108e50 <_strtol_l.isra.0+0x48>
 8108f06:	230a      	movs	r3, #10
 8108f08:	e7ad      	b.n	8108e66 <_strtol_l.isra.0+0x5e>
 8108f0a:	bf00      	nop
 8108f0c:	0810b8d1 	.word	0x0810b8d1

08108f10 <_strtol_r>:
 8108f10:	f7ff bf7a 	b.w	8108e08 <_strtol_l.isra.0>

08108f14 <__swbuf_r>:
 8108f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8108f16:	460e      	mov	r6, r1
 8108f18:	4614      	mov	r4, r2
 8108f1a:	4605      	mov	r5, r0
 8108f1c:	b118      	cbz	r0, 8108f26 <__swbuf_r+0x12>
 8108f1e:	6983      	ldr	r3, [r0, #24]
 8108f20:	b90b      	cbnz	r3, 8108f26 <__swbuf_r+0x12>
 8108f22:	f7fd ff85 	bl	8106e30 <__sinit>
 8108f26:	4b21      	ldr	r3, [pc, #132]	; (8108fac <__swbuf_r+0x98>)
 8108f28:	429c      	cmp	r4, r3
 8108f2a:	d12b      	bne.n	8108f84 <__swbuf_r+0x70>
 8108f2c:	686c      	ldr	r4, [r5, #4]
 8108f2e:	69a3      	ldr	r3, [r4, #24]
 8108f30:	60a3      	str	r3, [r4, #8]
 8108f32:	89a3      	ldrh	r3, [r4, #12]
 8108f34:	071a      	lsls	r2, r3, #28
 8108f36:	d52f      	bpl.n	8108f98 <__swbuf_r+0x84>
 8108f38:	6923      	ldr	r3, [r4, #16]
 8108f3a:	b36b      	cbz	r3, 8108f98 <__swbuf_r+0x84>
 8108f3c:	6923      	ldr	r3, [r4, #16]
 8108f3e:	6820      	ldr	r0, [r4, #0]
 8108f40:	1ac0      	subs	r0, r0, r3
 8108f42:	6963      	ldr	r3, [r4, #20]
 8108f44:	b2f6      	uxtb	r6, r6
 8108f46:	4283      	cmp	r3, r0
 8108f48:	4637      	mov	r7, r6
 8108f4a:	dc04      	bgt.n	8108f56 <__swbuf_r+0x42>
 8108f4c:	4621      	mov	r1, r4
 8108f4e:	4628      	mov	r0, r5
 8108f50:	f7fd feda 	bl	8106d08 <_fflush_r>
 8108f54:	bb30      	cbnz	r0, 8108fa4 <__swbuf_r+0x90>
 8108f56:	68a3      	ldr	r3, [r4, #8]
 8108f58:	3b01      	subs	r3, #1
 8108f5a:	60a3      	str	r3, [r4, #8]
 8108f5c:	6823      	ldr	r3, [r4, #0]
 8108f5e:	1c5a      	adds	r2, r3, #1
 8108f60:	6022      	str	r2, [r4, #0]
 8108f62:	701e      	strb	r6, [r3, #0]
 8108f64:	6963      	ldr	r3, [r4, #20]
 8108f66:	3001      	adds	r0, #1
 8108f68:	4283      	cmp	r3, r0
 8108f6a:	d004      	beq.n	8108f76 <__swbuf_r+0x62>
 8108f6c:	89a3      	ldrh	r3, [r4, #12]
 8108f6e:	07db      	lsls	r3, r3, #31
 8108f70:	d506      	bpl.n	8108f80 <__swbuf_r+0x6c>
 8108f72:	2e0a      	cmp	r6, #10
 8108f74:	d104      	bne.n	8108f80 <__swbuf_r+0x6c>
 8108f76:	4621      	mov	r1, r4
 8108f78:	4628      	mov	r0, r5
 8108f7a:	f7fd fec5 	bl	8106d08 <_fflush_r>
 8108f7e:	b988      	cbnz	r0, 8108fa4 <__swbuf_r+0x90>
 8108f80:	4638      	mov	r0, r7
 8108f82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8108f84:	4b0a      	ldr	r3, [pc, #40]	; (8108fb0 <__swbuf_r+0x9c>)
 8108f86:	429c      	cmp	r4, r3
 8108f88:	d101      	bne.n	8108f8e <__swbuf_r+0x7a>
 8108f8a:	68ac      	ldr	r4, [r5, #8]
 8108f8c:	e7cf      	b.n	8108f2e <__swbuf_r+0x1a>
 8108f8e:	4b09      	ldr	r3, [pc, #36]	; (8108fb4 <__swbuf_r+0xa0>)
 8108f90:	429c      	cmp	r4, r3
 8108f92:	bf08      	it	eq
 8108f94:	68ec      	ldreq	r4, [r5, #12]
 8108f96:	e7ca      	b.n	8108f2e <__swbuf_r+0x1a>
 8108f98:	4621      	mov	r1, r4
 8108f9a:	4628      	mov	r0, r5
 8108f9c:	f000 f81e 	bl	8108fdc <__swsetup_r>
 8108fa0:	2800      	cmp	r0, #0
 8108fa2:	d0cb      	beq.n	8108f3c <__swbuf_r+0x28>
 8108fa4:	f04f 37ff 	mov.w	r7, #4294967295
 8108fa8:	e7ea      	b.n	8108f80 <__swbuf_r+0x6c>
 8108faa:	bf00      	nop
 8108fac:	0810b7fc 	.word	0x0810b7fc
 8108fb0:	0810b81c 	.word	0x0810b81c
 8108fb4:	0810b7dc 	.word	0x0810b7dc

08108fb8 <_write_r>:
 8108fb8:	b538      	push	{r3, r4, r5, lr}
 8108fba:	4d07      	ldr	r5, [pc, #28]	; (8108fd8 <_write_r+0x20>)
 8108fbc:	4604      	mov	r4, r0
 8108fbe:	4608      	mov	r0, r1
 8108fc0:	4611      	mov	r1, r2
 8108fc2:	2200      	movs	r2, #0
 8108fc4:	602a      	str	r2, [r5, #0]
 8108fc6:	461a      	mov	r2, r3
 8108fc8:	f7f9 f925 	bl	8102216 <_write>
 8108fcc:	1c43      	adds	r3, r0, #1
 8108fce:	d102      	bne.n	8108fd6 <_write_r+0x1e>
 8108fd0:	682b      	ldr	r3, [r5, #0]
 8108fd2:	b103      	cbz	r3, 8108fd6 <_write_r+0x1e>
 8108fd4:	6023      	str	r3, [r4, #0]
 8108fd6:	bd38      	pop	{r3, r4, r5, pc}
 8108fd8:	1003edd4 	.word	0x1003edd4

08108fdc <__swsetup_r>:
 8108fdc:	4b32      	ldr	r3, [pc, #200]	; (81090a8 <__swsetup_r+0xcc>)
 8108fde:	b570      	push	{r4, r5, r6, lr}
 8108fe0:	681d      	ldr	r5, [r3, #0]
 8108fe2:	4606      	mov	r6, r0
 8108fe4:	460c      	mov	r4, r1
 8108fe6:	b125      	cbz	r5, 8108ff2 <__swsetup_r+0x16>
 8108fe8:	69ab      	ldr	r3, [r5, #24]
 8108fea:	b913      	cbnz	r3, 8108ff2 <__swsetup_r+0x16>
 8108fec:	4628      	mov	r0, r5
 8108fee:	f7fd ff1f 	bl	8106e30 <__sinit>
 8108ff2:	4b2e      	ldr	r3, [pc, #184]	; (81090ac <__swsetup_r+0xd0>)
 8108ff4:	429c      	cmp	r4, r3
 8108ff6:	d10f      	bne.n	8109018 <__swsetup_r+0x3c>
 8108ff8:	686c      	ldr	r4, [r5, #4]
 8108ffa:	89a3      	ldrh	r3, [r4, #12]
 8108ffc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8109000:	0719      	lsls	r1, r3, #28
 8109002:	d42c      	bmi.n	810905e <__swsetup_r+0x82>
 8109004:	06dd      	lsls	r5, r3, #27
 8109006:	d411      	bmi.n	810902c <__swsetup_r+0x50>
 8109008:	2309      	movs	r3, #9
 810900a:	6033      	str	r3, [r6, #0]
 810900c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8109010:	81a3      	strh	r3, [r4, #12]
 8109012:	f04f 30ff 	mov.w	r0, #4294967295
 8109016:	e03e      	b.n	8109096 <__swsetup_r+0xba>
 8109018:	4b25      	ldr	r3, [pc, #148]	; (81090b0 <__swsetup_r+0xd4>)
 810901a:	429c      	cmp	r4, r3
 810901c:	d101      	bne.n	8109022 <__swsetup_r+0x46>
 810901e:	68ac      	ldr	r4, [r5, #8]
 8109020:	e7eb      	b.n	8108ffa <__swsetup_r+0x1e>
 8109022:	4b24      	ldr	r3, [pc, #144]	; (81090b4 <__swsetup_r+0xd8>)
 8109024:	429c      	cmp	r4, r3
 8109026:	bf08      	it	eq
 8109028:	68ec      	ldreq	r4, [r5, #12]
 810902a:	e7e6      	b.n	8108ffa <__swsetup_r+0x1e>
 810902c:	0758      	lsls	r0, r3, #29
 810902e:	d512      	bpl.n	8109056 <__swsetup_r+0x7a>
 8109030:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8109032:	b141      	cbz	r1, 8109046 <__swsetup_r+0x6a>
 8109034:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8109038:	4299      	cmp	r1, r3
 810903a:	d002      	beq.n	8109042 <__swsetup_r+0x66>
 810903c:	4630      	mov	r0, r6
 810903e:	f7fd ffc5 	bl	8106fcc <_free_r>
 8109042:	2300      	movs	r3, #0
 8109044:	6363      	str	r3, [r4, #52]	; 0x34
 8109046:	89a3      	ldrh	r3, [r4, #12]
 8109048:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 810904c:	81a3      	strh	r3, [r4, #12]
 810904e:	2300      	movs	r3, #0
 8109050:	6063      	str	r3, [r4, #4]
 8109052:	6923      	ldr	r3, [r4, #16]
 8109054:	6023      	str	r3, [r4, #0]
 8109056:	89a3      	ldrh	r3, [r4, #12]
 8109058:	f043 0308 	orr.w	r3, r3, #8
 810905c:	81a3      	strh	r3, [r4, #12]
 810905e:	6923      	ldr	r3, [r4, #16]
 8109060:	b94b      	cbnz	r3, 8109076 <__swsetup_r+0x9a>
 8109062:	89a3      	ldrh	r3, [r4, #12]
 8109064:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8109068:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 810906c:	d003      	beq.n	8109076 <__swsetup_r+0x9a>
 810906e:	4621      	mov	r1, r4
 8109070:	4630      	mov	r0, r6
 8109072:	f001 fa53 	bl	810a51c <__smakebuf_r>
 8109076:	89a0      	ldrh	r0, [r4, #12]
 8109078:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 810907c:	f010 0301 	ands.w	r3, r0, #1
 8109080:	d00a      	beq.n	8109098 <__swsetup_r+0xbc>
 8109082:	2300      	movs	r3, #0
 8109084:	60a3      	str	r3, [r4, #8]
 8109086:	6963      	ldr	r3, [r4, #20]
 8109088:	425b      	negs	r3, r3
 810908a:	61a3      	str	r3, [r4, #24]
 810908c:	6923      	ldr	r3, [r4, #16]
 810908e:	b943      	cbnz	r3, 81090a2 <__swsetup_r+0xc6>
 8109090:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8109094:	d1ba      	bne.n	810900c <__swsetup_r+0x30>
 8109096:	bd70      	pop	{r4, r5, r6, pc}
 8109098:	0781      	lsls	r1, r0, #30
 810909a:	bf58      	it	pl
 810909c:	6963      	ldrpl	r3, [r4, #20]
 810909e:	60a3      	str	r3, [r4, #8]
 81090a0:	e7f4      	b.n	810908c <__swsetup_r+0xb0>
 81090a2:	2000      	movs	r0, #0
 81090a4:	e7f7      	b.n	8109096 <__swsetup_r+0xba>
 81090a6:	bf00      	nop
 81090a8:	10000060 	.word	0x10000060
 81090ac:	0810b7fc 	.word	0x0810b7fc
 81090b0:	0810b81c 	.word	0x0810b81c
 81090b4:	0810b7dc 	.word	0x0810b7dc

081090b8 <_close_r>:
 81090b8:	b538      	push	{r3, r4, r5, lr}
 81090ba:	4d06      	ldr	r5, [pc, #24]	; (81090d4 <_close_r+0x1c>)
 81090bc:	2300      	movs	r3, #0
 81090be:	4604      	mov	r4, r0
 81090c0:	4608      	mov	r0, r1
 81090c2:	602b      	str	r3, [r5, #0]
 81090c4:	f7f9 f8c3 	bl	810224e <_close>
 81090c8:	1c43      	adds	r3, r0, #1
 81090ca:	d102      	bne.n	81090d2 <_close_r+0x1a>
 81090cc:	682b      	ldr	r3, [r5, #0]
 81090ce:	b103      	cbz	r3, 81090d2 <_close_r+0x1a>
 81090d0:	6023      	str	r3, [r4, #0]
 81090d2:	bd38      	pop	{r3, r4, r5, pc}
 81090d4:	1003edd4 	.word	0x1003edd4

081090d8 <quorem>:
 81090d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81090dc:	6903      	ldr	r3, [r0, #16]
 81090de:	690c      	ldr	r4, [r1, #16]
 81090e0:	42a3      	cmp	r3, r4
 81090e2:	4607      	mov	r7, r0
 81090e4:	f2c0 8081 	blt.w	81091ea <quorem+0x112>
 81090e8:	3c01      	subs	r4, #1
 81090ea:	f101 0814 	add.w	r8, r1, #20
 81090ee:	f100 0514 	add.w	r5, r0, #20
 81090f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 81090f6:	9301      	str	r3, [sp, #4]
 81090f8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 81090fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8109100:	3301      	adds	r3, #1
 8109102:	429a      	cmp	r2, r3
 8109104:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8109108:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 810910c:	fbb2 f6f3 	udiv	r6, r2, r3
 8109110:	d331      	bcc.n	8109176 <quorem+0x9e>
 8109112:	f04f 0e00 	mov.w	lr, #0
 8109116:	4640      	mov	r0, r8
 8109118:	46ac      	mov	ip, r5
 810911a:	46f2      	mov	sl, lr
 810911c:	f850 2b04 	ldr.w	r2, [r0], #4
 8109120:	b293      	uxth	r3, r2
 8109122:	fb06 e303 	mla	r3, r6, r3, lr
 8109126:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 810912a:	b29b      	uxth	r3, r3
 810912c:	ebaa 0303 	sub.w	r3, sl, r3
 8109130:	0c12      	lsrs	r2, r2, #16
 8109132:	f8dc a000 	ldr.w	sl, [ip]
 8109136:	fb06 e202 	mla	r2, r6, r2, lr
 810913a:	fa13 f38a 	uxtah	r3, r3, sl
 810913e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8109142:	fa1f fa82 	uxth.w	sl, r2
 8109146:	f8dc 2000 	ldr.w	r2, [ip]
 810914a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 810914e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8109152:	b29b      	uxth	r3, r3
 8109154:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8109158:	4581      	cmp	r9, r0
 810915a:	f84c 3b04 	str.w	r3, [ip], #4
 810915e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8109162:	d2db      	bcs.n	810911c <quorem+0x44>
 8109164:	f855 300b 	ldr.w	r3, [r5, fp]
 8109168:	b92b      	cbnz	r3, 8109176 <quorem+0x9e>
 810916a:	9b01      	ldr	r3, [sp, #4]
 810916c:	3b04      	subs	r3, #4
 810916e:	429d      	cmp	r5, r3
 8109170:	461a      	mov	r2, r3
 8109172:	d32e      	bcc.n	81091d2 <quorem+0xfa>
 8109174:	613c      	str	r4, [r7, #16]
 8109176:	4638      	mov	r0, r7
 8109178:	f001 fd0c 	bl	810ab94 <__mcmp>
 810917c:	2800      	cmp	r0, #0
 810917e:	db24      	blt.n	81091ca <quorem+0xf2>
 8109180:	3601      	adds	r6, #1
 8109182:	4628      	mov	r0, r5
 8109184:	f04f 0c00 	mov.w	ip, #0
 8109188:	f858 2b04 	ldr.w	r2, [r8], #4
 810918c:	f8d0 e000 	ldr.w	lr, [r0]
 8109190:	b293      	uxth	r3, r2
 8109192:	ebac 0303 	sub.w	r3, ip, r3
 8109196:	0c12      	lsrs	r2, r2, #16
 8109198:	fa13 f38e 	uxtah	r3, r3, lr
 810919c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 81091a0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 81091a4:	b29b      	uxth	r3, r3
 81091a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 81091aa:	45c1      	cmp	r9, r8
 81091ac:	f840 3b04 	str.w	r3, [r0], #4
 81091b0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 81091b4:	d2e8      	bcs.n	8109188 <quorem+0xb0>
 81091b6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 81091ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 81091be:	b922      	cbnz	r2, 81091ca <quorem+0xf2>
 81091c0:	3b04      	subs	r3, #4
 81091c2:	429d      	cmp	r5, r3
 81091c4:	461a      	mov	r2, r3
 81091c6:	d30a      	bcc.n	81091de <quorem+0x106>
 81091c8:	613c      	str	r4, [r7, #16]
 81091ca:	4630      	mov	r0, r6
 81091cc:	b003      	add	sp, #12
 81091ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81091d2:	6812      	ldr	r2, [r2, #0]
 81091d4:	3b04      	subs	r3, #4
 81091d6:	2a00      	cmp	r2, #0
 81091d8:	d1cc      	bne.n	8109174 <quorem+0x9c>
 81091da:	3c01      	subs	r4, #1
 81091dc:	e7c7      	b.n	810916e <quorem+0x96>
 81091de:	6812      	ldr	r2, [r2, #0]
 81091e0:	3b04      	subs	r3, #4
 81091e2:	2a00      	cmp	r2, #0
 81091e4:	d1f0      	bne.n	81091c8 <quorem+0xf0>
 81091e6:	3c01      	subs	r4, #1
 81091e8:	e7eb      	b.n	81091c2 <quorem+0xea>
 81091ea:	2000      	movs	r0, #0
 81091ec:	e7ee      	b.n	81091cc <quorem+0xf4>
	...

081091f0 <_dtoa_r>:
 81091f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81091f4:	ed2d 8b02 	vpush	{d8}
 81091f8:	ec57 6b10 	vmov	r6, r7, d0
 81091fc:	b095      	sub	sp, #84	; 0x54
 81091fe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8109200:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8109204:	9105      	str	r1, [sp, #20]
 8109206:	e9cd 6702 	strd	r6, r7, [sp, #8]
 810920a:	4604      	mov	r4, r0
 810920c:	9209      	str	r2, [sp, #36]	; 0x24
 810920e:	930f      	str	r3, [sp, #60]	; 0x3c
 8109210:	b975      	cbnz	r5, 8109230 <_dtoa_r+0x40>
 8109212:	2010      	movs	r0, #16
 8109214:	f001 f9c2 	bl	810a59c <malloc>
 8109218:	4602      	mov	r2, r0
 810921a:	6260      	str	r0, [r4, #36]	; 0x24
 810921c:	b920      	cbnz	r0, 8109228 <_dtoa_r+0x38>
 810921e:	4bb2      	ldr	r3, [pc, #712]	; (81094e8 <_dtoa_r+0x2f8>)
 8109220:	21ea      	movs	r1, #234	; 0xea
 8109222:	48b2      	ldr	r0, [pc, #712]	; (81094ec <_dtoa_r+0x2fc>)
 8109224:	f002 f9a8 	bl	810b578 <__assert_func>
 8109228:	e9c0 5501 	strd	r5, r5, [r0, #4]
 810922c:	6005      	str	r5, [r0, #0]
 810922e:	60c5      	str	r5, [r0, #12]
 8109230:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8109232:	6819      	ldr	r1, [r3, #0]
 8109234:	b151      	cbz	r1, 810924c <_dtoa_r+0x5c>
 8109236:	685a      	ldr	r2, [r3, #4]
 8109238:	604a      	str	r2, [r1, #4]
 810923a:	2301      	movs	r3, #1
 810923c:	4093      	lsls	r3, r2
 810923e:	608b      	str	r3, [r1, #8]
 8109240:	4620      	mov	r0, r4
 8109242:	f001 fa1f 	bl	810a684 <_Bfree>
 8109246:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8109248:	2200      	movs	r2, #0
 810924a:	601a      	str	r2, [r3, #0]
 810924c:	1e3b      	subs	r3, r7, #0
 810924e:	bfb9      	ittee	lt
 8109250:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8109254:	9303      	strlt	r3, [sp, #12]
 8109256:	2300      	movge	r3, #0
 8109258:	f8c8 3000 	strge.w	r3, [r8]
 810925c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8109260:	4ba3      	ldr	r3, [pc, #652]	; (81094f0 <_dtoa_r+0x300>)
 8109262:	bfbc      	itt	lt
 8109264:	2201      	movlt	r2, #1
 8109266:	f8c8 2000 	strlt.w	r2, [r8]
 810926a:	ea33 0309 	bics.w	r3, r3, r9
 810926e:	d11b      	bne.n	81092a8 <_dtoa_r+0xb8>
 8109270:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8109272:	f242 730f 	movw	r3, #9999	; 0x270f
 8109276:	6013      	str	r3, [r2, #0]
 8109278:	f3c9 0313 	ubfx	r3, r9, #0, #20
 810927c:	4333      	orrs	r3, r6
 810927e:	f000 857a 	beq.w	8109d76 <_dtoa_r+0xb86>
 8109282:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8109284:	b963      	cbnz	r3, 81092a0 <_dtoa_r+0xb0>
 8109286:	4b9b      	ldr	r3, [pc, #620]	; (81094f4 <_dtoa_r+0x304>)
 8109288:	e024      	b.n	81092d4 <_dtoa_r+0xe4>
 810928a:	4b9b      	ldr	r3, [pc, #620]	; (81094f8 <_dtoa_r+0x308>)
 810928c:	9300      	str	r3, [sp, #0]
 810928e:	3308      	adds	r3, #8
 8109290:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8109292:	6013      	str	r3, [r2, #0]
 8109294:	9800      	ldr	r0, [sp, #0]
 8109296:	b015      	add	sp, #84	; 0x54
 8109298:	ecbd 8b02 	vpop	{d8}
 810929c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81092a0:	4b94      	ldr	r3, [pc, #592]	; (81094f4 <_dtoa_r+0x304>)
 81092a2:	9300      	str	r3, [sp, #0]
 81092a4:	3303      	adds	r3, #3
 81092a6:	e7f3      	b.n	8109290 <_dtoa_r+0xa0>
 81092a8:	ed9d 7b02 	vldr	d7, [sp, #8]
 81092ac:	2200      	movs	r2, #0
 81092ae:	ec51 0b17 	vmov	r0, r1, d7
 81092b2:	2300      	movs	r3, #0
 81092b4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 81092b8:	f7f7 fc8e 	bl	8100bd8 <__aeabi_dcmpeq>
 81092bc:	4680      	mov	r8, r0
 81092be:	b158      	cbz	r0, 81092d8 <_dtoa_r+0xe8>
 81092c0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 81092c2:	2301      	movs	r3, #1
 81092c4:	6013      	str	r3, [r2, #0]
 81092c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 81092c8:	2b00      	cmp	r3, #0
 81092ca:	f000 8551 	beq.w	8109d70 <_dtoa_r+0xb80>
 81092ce:	488b      	ldr	r0, [pc, #556]	; (81094fc <_dtoa_r+0x30c>)
 81092d0:	6018      	str	r0, [r3, #0]
 81092d2:	1e43      	subs	r3, r0, #1
 81092d4:	9300      	str	r3, [sp, #0]
 81092d6:	e7dd      	b.n	8109294 <_dtoa_r+0xa4>
 81092d8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 81092dc:	aa12      	add	r2, sp, #72	; 0x48
 81092de:	a913      	add	r1, sp, #76	; 0x4c
 81092e0:	4620      	mov	r0, r4
 81092e2:	f001 fd77 	bl	810add4 <__d2b>
 81092e6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 81092ea:	4683      	mov	fp, r0
 81092ec:	2d00      	cmp	r5, #0
 81092ee:	d07c      	beq.n	81093ea <_dtoa_r+0x1fa>
 81092f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 81092f2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 81092f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81092fa:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 81092fe:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8109302:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8109306:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 810930a:	4b7d      	ldr	r3, [pc, #500]	; (8109500 <_dtoa_r+0x310>)
 810930c:	2200      	movs	r2, #0
 810930e:	4630      	mov	r0, r6
 8109310:	4639      	mov	r1, r7
 8109312:	f7f7 f841 	bl	8100398 <__aeabi_dsub>
 8109316:	a36e      	add	r3, pc, #440	; (adr r3, 81094d0 <_dtoa_r+0x2e0>)
 8109318:	e9d3 2300 	ldrd	r2, r3, [r3]
 810931c:	f7f7 f9f4 	bl	8100708 <__aeabi_dmul>
 8109320:	a36d      	add	r3, pc, #436	; (adr r3, 81094d8 <_dtoa_r+0x2e8>)
 8109322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109326:	f7f7 f839 	bl	810039c <__adddf3>
 810932a:	4606      	mov	r6, r0
 810932c:	4628      	mov	r0, r5
 810932e:	460f      	mov	r7, r1
 8109330:	f7f7 f980 	bl	8100634 <__aeabi_i2d>
 8109334:	a36a      	add	r3, pc, #424	; (adr r3, 81094e0 <_dtoa_r+0x2f0>)
 8109336:	e9d3 2300 	ldrd	r2, r3, [r3]
 810933a:	f7f7 f9e5 	bl	8100708 <__aeabi_dmul>
 810933e:	4602      	mov	r2, r0
 8109340:	460b      	mov	r3, r1
 8109342:	4630      	mov	r0, r6
 8109344:	4639      	mov	r1, r7
 8109346:	f7f7 f829 	bl	810039c <__adddf3>
 810934a:	4606      	mov	r6, r0
 810934c:	460f      	mov	r7, r1
 810934e:	f7f7 fc8b 	bl	8100c68 <__aeabi_d2iz>
 8109352:	2200      	movs	r2, #0
 8109354:	4682      	mov	sl, r0
 8109356:	2300      	movs	r3, #0
 8109358:	4630      	mov	r0, r6
 810935a:	4639      	mov	r1, r7
 810935c:	f7f7 fc46 	bl	8100bec <__aeabi_dcmplt>
 8109360:	b148      	cbz	r0, 8109376 <_dtoa_r+0x186>
 8109362:	4650      	mov	r0, sl
 8109364:	f7f7 f966 	bl	8100634 <__aeabi_i2d>
 8109368:	4632      	mov	r2, r6
 810936a:	463b      	mov	r3, r7
 810936c:	f7f7 fc34 	bl	8100bd8 <__aeabi_dcmpeq>
 8109370:	b908      	cbnz	r0, 8109376 <_dtoa_r+0x186>
 8109372:	f10a 3aff 	add.w	sl, sl, #4294967295
 8109376:	f1ba 0f16 	cmp.w	sl, #22
 810937a:	d854      	bhi.n	8109426 <_dtoa_r+0x236>
 810937c:	4b61      	ldr	r3, [pc, #388]	; (8109504 <_dtoa_r+0x314>)
 810937e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8109382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109386:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 810938a:	f7f7 fc2f 	bl	8100bec <__aeabi_dcmplt>
 810938e:	2800      	cmp	r0, #0
 8109390:	d04b      	beq.n	810942a <_dtoa_r+0x23a>
 8109392:	f10a 3aff 	add.w	sl, sl, #4294967295
 8109396:	2300      	movs	r3, #0
 8109398:	930e      	str	r3, [sp, #56]	; 0x38
 810939a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 810939c:	1b5d      	subs	r5, r3, r5
 810939e:	1e6b      	subs	r3, r5, #1
 81093a0:	9304      	str	r3, [sp, #16]
 81093a2:	bf43      	ittte	mi
 81093a4:	2300      	movmi	r3, #0
 81093a6:	f1c5 0801 	rsbmi	r8, r5, #1
 81093aa:	9304      	strmi	r3, [sp, #16]
 81093ac:	f04f 0800 	movpl.w	r8, #0
 81093b0:	f1ba 0f00 	cmp.w	sl, #0
 81093b4:	db3b      	blt.n	810942e <_dtoa_r+0x23e>
 81093b6:	9b04      	ldr	r3, [sp, #16]
 81093b8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 81093bc:	4453      	add	r3, sl
 81093be:	9304      	str	r3, [sp, #16]
 81093c0:	2300      	movs	r3, #0
 81093c2:	9306      	str	r3, [sp, #24]
 81093c4:	9b05      	ldr	r3, [sp, #20]
 81093c6:	2b09      	cmp	r3, #9
 81093c8:	d869      	bhi.n	810949e <_dtoa_r+0x2ae>
 81093ca:	2b05      	cmp	r3, #5
 81093cc:	bfc4      	itt	gt
 81093ce:	3b04      	subgt	r3, #4
 81093d0:	9305      	strgt	r3, [sp, #20]
 81093d2:	9b05      	ldr	r3, [sp, #20]
 81093d4:	f1a3 0302 	sub.w	r3, r3, #2
 81093d8:	bfcc      	ite	gt
 81093da:	2500      	movgt	r5, #0
 81093dc:	2501      	movle	r5, #1
 81093de:	2b03      	cmp	r3, #3
 81093e0:	d869      	bhi.n	81094b6 <_dtoa_r+0x2c6>
 81093e2:	e8df f003 	tbb	[pc, r3]
 81093e6:	4e2c      	.short	0x4e2c
 81093e8:	5a4c      	.short	0x5a4c
 81093ea:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 81093ee:	441d      	add	r5, r3
 81093f0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 81093f4:	2b20      	cmp	r3, #32
 81093f6:	bfc1      	itttt	gt
 81093f8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 81093fc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8109400:	fa09 f303 	lslgt.w	r3, r9, r3
 8109404:	fa26 f000 	lsrgt.w	r0, r6, r0
 8109408:	bfda      	itte	le
 810940a:	f1c3 0320 	rsble	r3, r3, #32
 810940e:	fa06 f003 	lslle.w	r0, r6, r3
 8109412:	4318      	orrgt	r0, r3
 8109414:	f7f7 f8fe 	bl	8100614 <__aeabi_ui2d>
 8109418:	2301      	movs	r3, #1
 810941a:	4606      	mov	r6, r0
 810941c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8109420:	3d01      	subs	r5, #1
 8109422:	9310      	str	r3, [sp, #64]	; 0x40
 8109424:	e771      	b.n	810930a <_dtoa_r+0x11a>
 8109426:	2301      	movs	r3, #1
 8109428:	e7b6      	b.n	8109398 <_dtoa_r+0x1a8>
 810942a:	900e      	str	r0, [sp, #56]	; 0x38
 810942c:	e7b5      	b.n	810939a <_dtoa_r+0x1aa>
 810942e:	f1ca 0300 	rsb	r3, sl, #0
 8109432:	9306      	str	r3, [sp, #24]
 8109434:	2300      	movs	r3, #0
 8109436:	eba8 080a 	sub.w	r8, r8, sl
 810943a:	930d      	str	r3, [sp, #52]	; 0x34
 810943c:	e7c2      	b.n	81093c4 <_dtoa_r+0x1d4>
 810943e:	2300      	movs	r3, #0
 8109440:	9308      	str	r3, [sp, #32]
 8109442:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109444:	2b00      	cmp	r3, #0
 8109446:	dc39      	bgt.n	81094bc <_dtoa_r+0x2cc>
 8109448:	f04f 0901 	mov.w	r9, #1
 810944c:	f8cd 9004 	str.w	r9, [sp, #4]
 8109450:	464b      	mov	r3, r9
 8109452:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8109456:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8109458:	2200      	movs	r2, #0
 810945a:	6042      	str	r2, [r0, #4]
 810945c:	2204      	movs	r2, #4
 810945e:	f102 0614 	add.w	r6, r2, #20
 8109462:	429e      	cmp	r6, r3
 8109464:	6841      	ldr	r1, [r0, #4]
 8109466:	d92f      	bls.n	81094c8 <_dtoa_r+0x2d8>
 8109468:	4620      	mov	r0, r4
 810946a:	f001 f8cb 	bl	810a604 <_Balloc>
 810946e:	9000      	str	r0, [sp, #0]
 8109470:	2800      	cmp	r0, #0
 8109472:	d14b      	bne.n	810950c <_dtoa_r+0x31c>
 8109474:	4b24      	ldr	r3, [pc, #144]	; (8109508 <_dtoa_r+0x318>)
 8109476:	4602      	mov	r2, r0
 8109478:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 810947c:	e6d1      	b.n	8109222 <_dtoa_r+0x32>
 810947e:	2301      	movs	r3, #1
 8109480:	e7de      	b.n	8109440 <_dtoa_r+0x250>
 8109482:	2300      	movs	r3, #0
 8109484:	9308      	str	r3, [sp, #32]
 8109486:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109488:	eb0a 0903 	add.w	r9, sl, r3
 810948c:	f109 0301 	add.w	r3, r9, #1
 8109490:	2b01      	cmp	r3, #1
 8109492:	9301      	str	r3, [sp, #4]
 8109494:	bfb8      	it	lt
 8109496:	2301      	movlt	r3, #1
 8109498:	e7dd      	b.n	8109456 <_dtoa_r+0x266>
 810949a:	2301      	movs	r3, #1
 810949c:	e7f2      	b.n	8109484 <_dtoa_r+0x294>
 810949e:	2501      	movs	r5, #1
 81094a0:	2300      	movs	r3, #0
 81094a2:	9305      	str	r3, [sp, #20]
 81094a4:	9508      	str	r5, [sp, #32]
 81094a6:	f04f 39ff 	mov.w	r9, #4294967295
 81094aa:	2200      	movs	r2, #0
 81094ac:	f8cd 9004 	str.w	r9, [sp, #4]
 81094b0:	2312      	movs	r3, #18
 81094b2:	9209      	str	r2, [sp, #36]	; 0x24
 81094b4:	e7cf      	b.n	8109456 <_dtoa_r+0x266>
 81094b6:	2301      	movs	r3, #1
 81094b8:	9308      	str	r3, [sp, #32]
 81094ba:	e7f4      	b.n	81094a6 <_dtoa_r+0x2b6>
 81094bc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 81094c0:	f8cd 9004 	str.w	r9, [sp, #4]
 81094c4:	464b      	mov	r3, r9
 81094c6:	e7c6      	b.n	8109456 <_dtoa_r+0x266>
 81094c8:	3101      	adds	r1, #1
 81094ca:	6041      	str	r1, [r0, #4]
 81094cc:	0052      	lsls	r2, r2, #1
 81094ce:	e7c6      	b.n	810945e <_dtoa_r+0x26e>
 81094d0:	636f4361 	.word	0x636f4361
 81094d4:	3fd287a7 	.word	0x3fd287a7
 81094d8:	8b60c8b3 	.word	0x8b60c8b3
 81094dc:	3fc68a28 	.word	0x3fc68a28
 81094e0:	509f79fb 	.word	0x509f79fb
 81094e4:	3fd34413 	.word	0x3fd34413
 81094e8:	0810b9de 	.word	0x0810b9de
 81094ec:	0810b9f5 	.word	0x0810b9f5
 81094f0:	7ff00000 	.word	0x7ff00000
 81094f4:	0810b9da 	.word	0x0810b9da
 81094f8:	0810b9d1 	.word	0x0810b9d1
 81094fc:	0810b851 	.word	0x0810b851
 8109500:	3ff80000 	.word	0x3ff80000
 8109504:	0810bb70 	.word	0x0810bb70
 8109508:	0810ba54 	.word	0x0810ba54
 810950c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810950e:	9a00      	ldr	r2, [sp, #0]
 8109510:	601a      	str	r2, [r3, #0]
 8109512:	9b01      	ldr	r3, [sp, #4]
 8109514:	2b0e      	cmp	r3, #14
 8109516:	f200 80ad 	bhi.w	8109674 <_dtoa_r+0x484>
 810951a:	2d00      	cmp	r5, #0
 810951c:	f000 80aa 	beq.w	8109674 <_dtoa_r+0x484>
 8109520:	f1ba 0f00 	cmp.w	sl, #0
 8109524:	dd36      	ble.n	8109594 <_dtoa_r+0x3a4>
 8109526:	4ac3      	ldr	r2, [pc, #780]	; (8109834 <_dtoa_r+0x644>)
 8109528:	f00a 030f 	and.w	r3, sl, #15
 810952c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8109530:	ed93 7b00 	vldr	d7, [r3]
 8109534:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8109538:	ea4f 172a 	mov.w	r7, sl, asr #4
 810953c:	eeb0 8a47 	vmov.f32	s16, s14
 8109540:	eef0 8a67 	vmov.f32	s17, s15
 8109544:	d016      	beq.n	8109574 <_dtoa_r+0x384>
 8109546:	4bbc      	ldr	r3, [pc, #752]	; (8109838 <_dtoa_r+0x648>)
 8109548:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 810954c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8109550:	f7f7 fa04 	bl	810095c <__aeabi_ddiv>
 8109554:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8109558:	f007 070f 	and.w	r7, r7, #15
 810955c:	2503      	movs	r5, #3
 810955e:	4eb6      	ldr	r6, [pc, #728]	; (8109838 <_dtoa_r+0x648>)
 8109560:	b957      	cbnz	r7, 8109578 <_dtoa_r+0x388>
 8109562:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8109566:	ec53 2b18 	vmov	r2, r3, d8
 810956a:	f7f7 f9f7 	bl	810095c <__aeabi_ddiv>
 810956e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8109572:	e029      	b.n	81095c8 <_dtoa_r+0x3d8>
 8109574:	2502      	movs	r5, #2
 8109576:	e7f2      	b.n	810955e <_dtoa_r+0x36e>
 8109578:	07f9      	lsls	r1, r7, #31
 810957a:	d508      	bpl.n	810958e <_dtoa_r+0x39e>
 810957c:	ec51 0b18 	vmov	r0, r1, d8
 8109580:	e9d6 2300 	ldrd	r2, r3, [r6]
 8109584:	f7f7 f8c0 	bl	8100708 <__aeabi_dmul>
 8109588:	ec41 0b18 	vmov	d8, r0, r1
 810958c:	3501      	adds	r5, #1
 810958e:	107f      	asrs	r7, r7, #1
 8109590:	3608      	adds	r6, #8
 8109592:	e7e5      	b.n	8109560 <_dtoa_r+0x370>
 8109594:	f000 80a6 	beq.w	81096e4 <_dtoa_r+0x4f4>
 8109598:	f1ca 0600 	rsb	r6, sl, #0
 810959c:	4ba5      	ldr	r3, [pc, #660]	; (8109834 <_dtoa_r+0x644>)
 810959e:	4fa6      	ldr	r7, [pc, #664]	; (8109838 <_dtoa_r+0x648>)
 81095a0:	f006 020f 	and.w	r2, r6, #15
 81095a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 81095a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81095ac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 81095b0:	f7f7 f8aa 	bl	8100708 <__aeabi_dmul>
 81095b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 81095b8:	1136      	asrs	r6, r6, #4
 81095ba:	2300      	movs	r3, #0
 81095bc:	2502      	movs	r5, #2
 81095be:	2e00      	cmp	r6, #0
 81095c0:	f040 8085 	bne.w	81096ce <_dtoa_r+0x4de>
 81095c4:	2b00      	cmp	r3, #0
 81095c6:	d1d2      	bne.n	810956e <_dtoa_r+0x37e>
 81095c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 81095ca:	2b00      	cmp	r3, #0
 81095cc:	f000 808c 	beq.w	81096e8 <_dtoa_r+0x4f8>
 81095d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 81095d4:	4b99      	ldr	r3, [pc, #612]	; (810983c <_dtoa_r+0x64c>)
 81095d6:	2200      	movs	r2, #0
 81095d8:	4630      	mov	r0, r6
 81095da:	4639      	mov	r1, r7
 81095dc:	f7f7 fb06 	bl	8100bec <__aeabi_dcmplt>
 81095e0:	2800      	cmp	r0, #0
 81095e2:	f000 8081 	beq.w	81096e8 <_dtoa_r+0x4f8>
 81095e6:	9b01      	ldr	r3, [sp, #4]
 81095e8:	2b00      	cmp	r3, #0
 81095ea:	d07d      	beq.n	81096e8 <_dtoa_r+0x4f8>
 81095ec:	f1b9 0f00 	cmp.w	r9, #0
 81095f0:	dd3c      	ble.n	810966c <_dtoa_r+0x47c>
 81095f2:	f10a 33ff 	add.w	r3, sl, #4294967295
 81095f6:	9307      	str	r3, [sp, #28]
 81095f8:	2200      	movs	r2, #0
 81095fa:	4b91      	ldr	r3, [pc, #580]	; (8109840 <_dtoa_r+0x650>)
 81095fc:	4630      	mov	r0, r6
 81095fe:	4639      	mov	r1, r7
 8109600:	f7f7 f882 	bl	8100708 <__aeabi_dmul>
 8109604:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8109608:	3501      	adds	r5, #1
 810960a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 810960e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8109612:	4628      	mov	r0, r5
 8109614:	f7f7 f80e 	bl	8100634 <__aeabi_i2d>
 8109618:	4632      	mov	r2, r6
 810961a:	463b      	mov	r3, r7
 810961c:	f7f7 f874 	bl	8100708 <__aeabi_dmul>
 8109620:	4b88      	ldr	r3, [pc, #544]	; (8109844 <_dtoa_r+0x654>)
 8109622:	2200      	movs	r2, #0
 8109624:	f7f6 feba 	bl	810039c <__adddf3>
 8109628:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 810962c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8109630:	9303      	str	r3, [sp, #12]
 8109632:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8109634:	2b00      	cmp	r3, #0
 8109636:	d15c      	bne.n	81096f2 <_dtoa_r+0x502>
 8109638:	4b83      	ldr	r3, [pc, #524]	; (8109848 <_dtoa_r+0x658>)
 810963a:	2200      	movs	r2, #0
 810963c:	4630      	mov	r0, r6
 810963e:	4639      	mov	r1, r7
 8109640:	f7f6 feaa 	bl	8100398 <__aeabi_dsub>
 8109644:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8109648:	4606      	mov	r6, r0
 810964a:	460f      	mov	r7, r1
 810964c:	f7f7 faec 	bl	8100c28 <__aeabi_dcmpgt>
 8109650:	2800      	cmp	r0, #0
 8109652:	f040 8296 	bne.w	8109b82 <_dtoa_r+0x992>
 8109656:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 810965a:	4630      	mov	r0, r6
 810965c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8109660:	4639      	mov	r1, r7
 8109662:	f7f7 fac3 	bl	8100bec <__aeabi_dcmplt>
 8109666:	2800      	cmp	r0, #0
 8109668:	f040 8288 	bne.w	8109b7c <_dtoa_r+0x98c>
 810966c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8109670:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8109674:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8109676:	2b00      	cmp	r3, #0
 8109678:	f2c0 8158 	blt.w	810992c <_dtoa_r+0x73c>
 810967c:	f1ba 0f0e 	cmp.w	sl, #14
 8109680:	f300 8154 	bgt.w	810992c <_dtoa_r+0x73c>
 8109684:	4b6b      	ldr	r3, [pc, #428]	; (8109834 <_dtoa_r+0x644>)
 8109686:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 810968a:	e9d3 8900 	ldrd	r8, r9, [r3]
 810968e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109690:	2b00      	cmp	r3, #0
 8109692:	f280 80e3 	bge.w	810985c <_dtoa_r+0x66c>
 8109696:	9b01      	ldr	r3, [sp, #4]
 8109698:	2b00      	cmp	r3, #0
 810969a:	f300 80df 	bgt.w	810985c <_dtoa_r+0x66c>
 810969e:	f040 826d 	bne.w	8109b7c <_dtoa_r+0x98c>
 81096a2:	4b69      	ldr	r3, [pc, #420]	; (8109848 <_dtoa_r+0x658>)
 81096a4:	2200      	movs	r2, #0
 81096a6:	4640      	mov	r0, r8
 81096a8:	4649      	mov	r1, r9
 81096aa:	f7f7 f82d 	bl	8100708 <__aeabi_dmul>
 81096ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 81096b2:	f7f7 faaf 	bl	8100c14 <__aeabi_dcmpge>
 81096b6:	9e01      	ldr	r6, [sp, #4]
 81096b8:	4637      	mov	r7, r6
 81096ba:	2800      	cmp	r0, #0
 81096bc:	f040 8243 	bne.w	8109b46 <_dtoa_r+0x956>
 81096c0:	9d00      	ldr	r5, [sp, #0]
 81096c2:	2331      	movs	r3, #49	; 0x31
 81096c4:	f805 3b01 	strb.w	r3, [r5], #1
 81096c8:	f10a 0a01 	add.w	sl, sl, #1
 81096cc:	e23f      	b.n	8109b4e <_dtoa_r+0x95e>
 81096ce:	07f2      	lsls	r2, r6, #31
 81096d0:	d505      	bpl.n	81096de <_dtoa_r+0x4ee>
 81096d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 81096d6:	f7f7 f817 	bl	8100708 <__aeabi_dmul>
 81096da:	3501      	adds	r5, #1
 81096dc:	2301      	movs	r3, #1
 81096de:	1076      	asrs	r6, r6, #1
 81096e0:	3708      	adds	r7, #8
 81096e2:	e76c      	b.n	81095be <_dtoa_r+0x3ce>
 81096e4:	2502      	movs	r5, #2
 81096e6:	e76f      	b.n	81095c8 <_dtoa_r+0x3d8>
 81096e8:	9b01      	ldr	r3, [sp, #4]
 81096ea:	f8cd a01c 	str.w	sl, [sp, #28]
 81096ee:	930c      	str	r3, [sp, #48]	; 0x30
 81096f0:	e78d      	b.n	810960e <_dtoa_r+0x41e>
 81096f2:	9900      	ldr	r1, [sp, #0]
 81096f4:	980c      	ldr	r0, [sp, #48]	; 0x30
 81096f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 81096f8:	4b4e      	ldr	r3, [pc, #312]	; (8109834 <_dtoa_r+0x644>)
 81096fa:	ed9d 7b02 	vldr	d7, [sp, #8]
 81096fe:	4401      	add	r1, r0
 8109700:	9102      	str	r1, [sp, #8]
 8109702:	9908      	ldr	r1, [sp, #32]
 8109704:	eeb0 8a47 	vmov.f32	s16, s14
 8109708:	eef0 8a67 	vmov.f32	s17, s15
 810970c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8109710:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8109714:	2900      	cmp	r1, #0
 8109716:	d045      	beq.n	81097a4 <_dtoa_r+0x5b4>
 8109718:	494c      	ldr	r1, [pc, #304]	; (810984c <_dtoa_r+0x65c>)
 810971a:	2000      	movs	r0, #0
 810971c:	f7f7 f91e 	bl	810095c <__aeabi_ddiv>
 8109720:	ec53 2b18 	vmov	r2, r3, d8
 8109724:	f7f6 fe38 	bl	8100398 <__aeabi_dsub>
 8109728:	9d00      	ldr	r5, [sp, #0]
 810972a:	ec41 0b18 	vmov	d8, r0, r1
 810972e:	4639      	mov	r1, r7
 8109730:	4630      	mov	r0, r6
 8109732:	f7f7 fa99 	bl	8100c68 <__aeabi_d2iz>
 8109736:	900c      	str	r0, [sp, #48]	; 0x30
 8109738:	f7f6 ff7c 	bl	8100634 <__aeabi_i2d>
 810973c:	4602      	mov	r2, r0
 810973e:	460b      	mov	r3, r1
 8109740:	4630      	mov	r0, r6
 8109742:	4639      	mov	r1, r7
 8109744:	f7f6 fe28 	bl	8100398 <__aeabi_dsub>
 8109748:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 810974a:	3330      	adds	r3, #48	; 0x30
 810974c:	f805 3b01 	strb.w	r3, [r5], #1
 8109750:	ec53 2b18 	vmov	r2, r3, d8
 8109754:	4606      	mov	r6, r0
 8109756:	460f      	mov	r7, r1
 8109758:	f7f7 fa48 	bl	8100bec <__aeabi_dcmplt>
 810975c:	2800      	cmp	r0, #0
 810975e:	d165      	bne.n	810982c <_dtoa_r+0x63c>
 8109760:	4632      	mov	r2, r6
 8109762:	463b      	mov	r3, r7
 8109764:	4935      	ldr	r1, [pc, #212]	; (810983c <_dtoa_r+0x64c>)
 8109766:	2000      	movs	r0, #0
 8109768:	f7f6 fe16 	bl	8100398 <__aeabi_dsub>
 810976c:	ec53 2b18 	vmov	r2, r3, d8
 8109770:	f7f7 fa3c 	bl	8100bec <__aeabi_dcmplt>
 8109774:	2800      	cmp	r0, #0
 8109776:	f040 80b9 	bne.w	81098ec <_dtoa_r+0x6fc>
 810977a:	9b02      	ldr	r3, [sp, #8]
 810977c:	429d      	cmp	r5, r3
 810977e:	f43f af75 	beq.w	810966c <_dtoa_r+0x47c>
 8109782:	4b2f      	ldr	r3, [pc, #188]	; (8109840 <_dtoa_r+0x650>)
 8109784:	ec51 0b18 	vmov	r0, r1, d8
 8109788:	2200      	movs	r2, #0
 810978a:	f7f6 ffbd 	bl	8100708 <__aeabi_dmul>
 810978e:	4b2c      	ldr	r3, [pc, #176]	; (8109840 <_dtoa_r+0x650>)
 8109790:	ec41 0b18 	vmov	d8, r0, r1
 8109794:	2200      	movs	r2, #0
 8109796:	4630      	mov	r0, r6
 8109798:	4639      	mov	r1, r7
 810979a:	f7f6 ffb5 	bl	8100708 <__aeabi_dmul>
 810979e:	4606      	mov	r6, r0
 81097a0:	460f      	mov	r7, r1
 81097a2:	e7c4      	b.n	810972e <_dtoa_r+0x53e>
 81097a4:	ec51 0b17 	vmov	r0, r1, d7
 81097a8:	f7f6 ffae 	bl	8100708 <__aeabi_dmul>
 81097ac:	9b02      	ldr	r3, [sp, #8]
 81097ae:	9d00      	ldr	r5, [sp, #0]
 81097b0:	930c      	str	r3, [sp, #48]	; 0x30
 81097b2:	ec41 0b18 	vmov	d8, r0, r1
 81097b6:	4639      	mov	r1, r7
 81097b8:	4630      	mov	r0, r6
 81097ba:	f7f7 fa55 	bl	8100c68 <__aeabi_d2iz>
 81097be:	9011      	str	r0, [sp, #68]	; 0x44
 81097c0:	f7f6 ff38 	bl	8100634 <__aeabi_i2d>
 81097c4:	4602      	mov	r2, r0
 81097c6:	460b      	mov	r3, r1
 81097c8:	4630      	mov	r0, r6
 81097ca:	4639      	mov	r1, r7
 81097cc:	f7f6 fde4 	bl	8100398 <__aeabi_dsub>
 81097d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 81097d2:	3330      	adds	r3, #48	; 0x30
 81097d4:	f805 3b01 	strb.w	r3, [r5], #1
 81097d8:	9b02      	ldr	r3, [sp, #8]
 81097da:	429d      	cmp	r5, r3
 81097dc:	4606      	mov	r6, r0
 81097de:	460f      	mov	r7, r1
 81097e0:	f04f 0200 	mov.w	r2, #0
 81097e4:	d134      	bne.n	8109850 <_dtoa_r+0x660>
 81097e6:	4b19      	ldr	r3, [pc, #100]	; (810984c <_dtoa_r+0x65c>)
 81097e8:	ec51 0b18 	vmov	r0, r1, d8
 81097ec:	f7f6 fdd6 	bl	810039c <__adddf3>
 81097f0:	4602      	mov	r2, r0
 81097f2:	460b      	mov	r3, r1
 81097f4:	4630      	mov	r0, r6
 81097f6:	4639      	mov	r1, r7
 81097f8:	f7f7 fa16 	bl	8100c28 <__aeabi_dcmpgt>
 81097fc:	2800      	cmp	r0, #0
 81097fe:	d175      	bne.n	81098ec <_dtoa_r+0x6fc>
 8109800:	ec53 2b18 	vmov	r2, r3, d8
 8109804:	4911      	ldr	r1, [pc, #68]	; (810984c <_dtoa_r+0x65c>)
 8109806:	2000      	movs	r0, #0
 8109808:	f7f6 fdc6 	bl	8100398 <__aeabi_dsub>
 810980c:	4602      	mov	r2, r0
 810980e:	460b      	mov	r3, r1
 8109810:	4630      	mov	r0, r6
 8109812:	4639      	mov	r1, r7
 8109814:	f7f7 f9ea 	bl	8100bec <__aeabi_dcmplt>
 8109818:	2800      	cmp	r0, #0
 810981a:	f43f af27 	beq.w	810966c <_dtoa_r+0x47c>
 810981e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8109820:	1e6b      	subs	r3, r5, #1
 8109822:	930c      	str	r3, [sp, #48]	; 0x30
 8109824:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8109828:	2b30      	cmp	r3, #48	; 0x30
 810982a:	d0f8      	beq.n	810981e <_dtoa_r+0x62e>
 810982c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8109830:	e04a      	b.n	81098c8 <_dtoa_r+0x6d8>
 8109832:	bf00      	nop
 8109834:	0810bb70 	.word	0x0810bb70
 8109838:	0810bb48 	.word	0x0810bb48
 810983c:	3ff00000 	.word	0x3ff00000
 8109840:	40240000 	.word	0x40240000
 8109844:	401c0000 	.word	0x401c0000
 8109848:	40140000 	.word	0x40140000
 810984c:	3fe00000 	.word	0x3fe00000
 8109850:	4baf      	ldr	r3, [pc, #700]	; (8109b10 <_dtoa_r+0x920>)
 8109852:	f7f6 ff59 	bl	8100708 <__aeabi_dmul>
 8109856:	4606      	mov	r6, r0
 8109858:	460f      	mov	r7, r1
 810985a:	e7ac      	b.n	81097b6 <_dtoa_r+0x5c6>
 810985c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8109860:	9d00      	ldr	r5, [sp, #0]
 8109862:	4642      	mov	r2, r8
 8109864:	464b      	mov	r3, r9
 8109866:	4630      	mov	r0, r6
 8109868:	4639      	mov	r1, r7
 810986a:	f7f7 f877 	bl	810095c <__aeabi_ddiv>
 810986e:	f7f7 f9fb 	bl	8100c68 <__aeabi_d2iz>
 8109872:	9002      	str	r0, [sp, #8]
 8109874:	f7f6 fede 	bl	8100634 <__aeabi_i2d>
 8109878:	4642      	mov	r2, r8
 810987a:	464b      	mov	r3, r9
 810987c:	f7f6 ff44 	bl	8100708 <__aeabi_dmul>
 8109880:	4602      	mov	r2, r0
 8109882:	460b      	mov	r3, r1
 8109884:	4630      	mov	r0, r6
 8109886:	4639      	mov	r1, r7
 8109888:	f7f6 fd86 	bl	8100398 <__aeabi_dsub>
 810988c:	9e02      	ldr	r6, [sp, #8]
 810988e:	9f01      	ldr	r7, [sp, #4]
 8109890:	3630      	adds	r6, #48	; 0x30
 8109892:	f805 6b01 	strb.w	r6, [r5], #1
 8109896:	9e00      	ldr	r6, [sp, #0]
 8109898:	1bae      	subs	r6, r5, r6
 810989a:	42b7      	cmp	r7, r6
 810989c:	4602      	mov	r2, r0
 810989e:	460b      	mov	r3, r1
 81098a0:	d137      	bne.n	8109912 <_dtoa_r+0x722>
 81098a2:	f7f6 fd7b 	bl	810039c <__adddf3>
 81098a6:	4642      	mov	r2, r8
 81098a8:	464b      	mov	r3, r9
 81098aa:	4606      	mov	r6, r0
 81098ac:	460f      	mov	r7, r1
 81098ae:	f7f7 f9bb 	bl	8100c28 <__aeabi_dcmpgt>
 81098b2:	b9c8      	cbnz	r0, 81098e8 <_dtoa_r+0x6f8>
 81098b4:	4642      	mov	r2, r8
 81098b6:	464b      	mov	r3, r9
 81098b8:	4630      	mov	r0, r6
 81098ba:	4639      	mov	r1, r7
 81098bc:	f7f7 f98c 	bl	8100bd8 <__aeabi_dcmpeq>
 81098c0:	b110      	cbz	r0, 81098c8 <_dtoa_r+0x6d8>
 81098c2:	9b02      	ldr	r3, [sp, #8]
 81098c4:	07d9      	lsls	r1, r3, #31
 81098c6:	d40f      	bmi.n	81098e8 <_dtoa_r+0x6f8>
 81098c8:	4620      	mov	r0, r4
 81098ca:	4659      	mov	r1, fp
 81098cc:	f000 feda 	bl	810a684 <_Bfree>
 81098d0:	2300      	movs	r3, #0
 81098d2:	702b      	strb	r3, [r5, #0]
 81098d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 81098d6:	f10a 0001 	add.w	r0, sl, #1
 81098da:	6018      	str	r0, [r3, #0]
 81098dc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 81098de:	2b00      	cmp	r3, #0
 81098e0:	f43f acd8 	beq.w	8109294 <_dtoa_r+0xa4>
 81098e4:	601d      	str	r5, [r3, #0]
 81098e6:	e4d5      	b.n	8109294 <_dtoa_r+0xa4>
 81098e8:	f8cd a01c 	str.w	sl, [sp, #28]
 81098ec:	462b      	mov	r3, r5
 81098ee:	461d      	mov	r5, r3
 81098f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 81098f4:	2a39      	cmp	r2, #57	; 0x39
 81098f6:	d108      	bne.n	810990a <_dtoa_r+0x71a>
 81098f8:	9a00      	ldr	r2, [sp, #0]
 81098fa:	429a      	cmp	r2, r3
 81098fc:	d1f7      	bne.n	81098ee <_dtoa_r+0x6fe>
 81098fe:	9a07      	ldr	r2, [sp, #28]
 8109900:	9900      	ldr	r1, [sp, #0]
 8109902:	3201      	adds	r2, #1
 8109904:	9207      	str	r2, [sp, #28]
 8109906:	2230      	movs	r2, #48	; 0x30
 8109908:	700a      	strb	r2, [r1, #0]
 810990a:	781a      	ldrb	r2, [r3, #0]
 810990c:	3201      	adds	r2, #1
 810990e:	701a      	strb	r2, [r3, #0]
 8109910:	e78c      	b.n	810982c <_dtoa_r+0x63c>
 8109912:	4b7f      	ldr	r3, [pc, #508]	; (8109b10 <_dtoa_r+0x920>)
 8109914:	2200      	movs	r2, #0
 8109916:	f7f6 fef7 	bl	8100708 <__aeabi_dmul>
 810991a:	2200      	movs	r2, #0
 810991c:	2300      	movs	r3, #0
 810991e:	4606      	mov	r6, r0
 8109920:	460f      	mov	r7, r1
 8109922:	f7f7 f959 	bl	8100bd8 <__aeabi_dcmpeq>
 8109926:	2800      	cmp	r0, #0
 8109928:	d09b      	beq.n	8109862 <_dtoa_r+0x672>
 810992a:	e7cd      	b.n	81098c8 <_dtoa_r+0x6d8>
 810992c:	9a08      	ldr	r2, [sp, #32]
 810992e:	2a00      	cmp	r2, #0
 8109930:	f000 80c4 	beq.w	8109abc <_dtoa_r+0x8cc>
 8109934:	9a05      	ldr	r2, [sp, #20]
 8109936:	2a01      	cmp	r2, #1
 8109938:	f300 80a8 	bgt.w	8109a8c <_dtoa_r+0x89c>
 810993c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 810993e:	2a00      	cmp	r2, #0
 8109940:	f000 80a0 	beq.w	8109a84 <_dtoa_r+0x894>
 8109944:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8109948:	9e06      	ldr	r6, [sp, #24]
 810994a:	4645      	mov	r5, r8
 810994c:	9a04      	ldr	r2, [sp, #16]
 810994e:	2101      	movs	r1, #1
 8109950:	441a      	add	r2, r3
 8109952:	4620      	mov	r0, r4
 8109954:	4498      	add	r8, r3
 8109956:	9204      	str	r2, [sp, #16]
 8109958:	f000 ff9a 	bl	810a890 <__i2b>
 810995c:	4607      	mov	r7, r0
 810995e:	2d00      	cmp	r5, #0
 8109960:	dd0b      	ble.n	810997a <_dtoa_r+0x78a>
 8109962:	9b04      	ldr	r3, [sp, #16]
 8109964:	2b00      	cmp	r3, #0
 8109966:	dd08      	ble.n	810997a <_dtoa_r+0x78a>
 8109968:	42ab      	cmp	r3, r5
 810996a:	9a04      	ldr	r2, [sp, #16]
 810996c:	bfa8      	it	ge
 810996e:	462b      	movge	r3, r5
 8109970:	eba8 0803 	sub.w	r8, r8, r3
 8109974:	1aed      	subs	r5, r5, r3
 8109976:	1ad3      	subs	r3, r2, r3
 8109978:	9304      	str	r3, [sp, #16]
 810997a:	9b06      	ldr	r3, [sp, #24]
 810997c:	b1fb      	cbz	r3, 81099be <_dtoa_r+0x7ce>
 810997e:	9b08      	ldr	r3, [sp, #32]
 8109980:	2b00      	cmp	r3, #0
 8109982:	f000 809f 	beq.w	8109ac4 <_dtoa_r+0x8d4>
 8109986:	2e00      	cmp	r6, #0
 8109988:	dd11      	ble.n	81099ae <_dtoa_r+0x7be>
 810998a:	4639      	mov	r1, r7
 810998c:	4632      	mov	r2, r6
 810998e:	4620      	mov	r0, r4
 8109990:	f001 f83a 	bl	810aa08 <__pow5mult>
 8109994:	465a      	mov	r2, fp
 8109996:	4601      	mov	r1, r0
 8109998:	4607      	mov	r7, r0
 810999a:	4620      	mov	r0, r4
 810999c:	f000 ff8e 	bl	810a8bc <__multiply>
 81099a0:	4659      	mov	r1, fp
 81099a2:	9007      	str	r0, [sp, #28]
 81099a4:	4620      	mov	r0, r4
 81099a6:	f000 fe6d 	bl	810a684 <_Bfree>
 81099aa:	9b07      	ldr	r3, [sp, #28]
 81099ac:	469b      	mov	fp, r3
 81099ae:	9b06      	ldr	r3, [sp, #24]
 81099b0:	1b9a      	subs	r2, r3, r6
 81099b2:	d004      	beq.n	81099be <_dtoa_r+0x7ce>
 81099b4:	4659      	mov	r1, fp
 81099b6:	4620      	mov	r0, r4
 81099b8:	f001 f826 	bl	810aa08 <__pow5mult>
 81099bc:	4683      	mov	fp, r0
 81099be:	2101      	movs	r1, #1
 81099c0:	4620      	mov	r0, r4
 81099c2:	f000 ff65 	bl	810a890 <__i2b>
 81099c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 81099c8:	2b00      	cmp	r3, #0
 81099ca:	4606      	mov	r6, r0
 81099cc:	dd7c      	ble.n	8109ac8 <_dtoa_r+0x8d8>
 81099ce:	461a      	mov	r2, r3
 81099d0:	4601      	mov	r1, r0
 81099d2:	4620      	mov	r0, r4
 81099d4:	f001 f818 	bl	810aa08 <__pow5mult>
 81099d8:	9b05      	ldr	r3, [sp, #20]
 81099da:	2b01      	cmp	r3, #1
 81099dc:	4606      	mov	r6, r0
 81099de:	dd76      	ble.n	8109ace <_dtoa_r+0x8de>
 81099e0:	2300      	movs	r3, #0
 81099e2:	9306      	str	r3, [sp, #24]
 81099e4:	6933      	ldr	r3, [r6, #16]
 81099e6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 81099ea:	6918      	ldr	r0, [r3, #16]
 81099ec:	f000 ff00 	bl	810a7f0 <__hi0bits>
 81099f0:	f1c0 0020 	rsb	r0, r0, #32
 81099f4:	9b04      	ldr	r3, [sp, #16]
 81099f6:	4418      	add	r0, r3
 81099f8:	f010 001f 	ands.w	r0, r0, #31
 81099fc:	f000 8086 	beq.w	8109b0c <_dtoa_r+0x91c>
 8109a00:	f1c0 0320 	rsb	r3, r0, #32
 8109a04:	2b04      	cmp	r3, #4
 8109a06:	dd7f      	ble.n	8109b08 <_dtoa_r+0x918>
 8109a08:	f1c0 001c 	rsb	r0, r0, #28
 8109a0c:	9b04      	ldr	r3, [sp, #16]
 8109a0e:	4403      	add	r3, r0
 8109a10:	4480      	add	r8, r0
 8109a12:	4405      	add	r5, r0
 8109a14:	9304      	str	r3, [sp, #16]
 8109a16:	f1b8 0f00 	cmp.w	r8, #0
 8109a1a:	dd05      	ble.n	8109a28 <_dtoa_r+0x838>
 8109a1c:	4659      	mov	r1, fp
 8109a1e:	4642      	mov	r2, r8
 8109a20:	4620      	mov	r0, r4
 8109a22:	f001 f84b 	bl	810aabc <__lshift>
 8109a26:	4683      	mov	fp, r0
 8109a28:	9b04      	ldr	r3, [sp, #16]
 8109a2a:	2b00      	cmp	r3, #0
 8109a2c:	dd05      	ble.n	8109a3a <_dtoa_r+0x84a>
 8109a2e:	4631      	mov	r1, r6
 8109a30:	461a      	mov	r2, r3
 8109a32:	4620      	mov	r0, r4
 8109a34:	f001 f842 	bl	810aabc <__lshift>
 8109a38:	4606      	mov	r6, r0
 8109a3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8109a3c:	2b00      	cmp	r3, #0
 8109a3e:	d069      	beq.n	8109b14 <_dtoa_r+0x924>
 8109a40:	4631      	mov	r1, r6
 8109a42:	4658      	mov	r0, fp
 8109a44:	f001 f8a6 	bl	810ab94 <__mcmp>
 8109a48:	2800      	cmp	r0, #0
 8109a4a:	da63      	bge.n	8109b14 <_dtoa_r+0x924>
 8109a4c:	2300      	movs	r3, #0
 8109a4e:	4659      	mov	r1, fp
 8109a50:	220a      	movs	r2, #10
 8109a52:	4620      	mov	r0, r4
 8109a54:	f000 fe38 	bl	810a6c8 <__multadd>
 8109a58:	9b08      	ldr	r3, [sp, #32]
 8109a5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8109a5e:	4683      	mov	fp, r0
 8109a60:	2b00      	cmp	r3, #0
 8109a62:	f000 818f 	beq.w	8109d84 <_dtoa_r+0xb94>
 8109a66:	4639      	mov	r1, r7
 8109a68:	2300      	movs	r3, #0
 8109a6a:	220a      	movs	r2, #10
 8109a6c:	4620      	mov	r0, r4
 8109a6e:	f000 fe2b 	bl	810a6c8 <__multadd>
 8109a72:	f1b9 0f00 	cmp.w	r9, #0
 8109a76:	4607      	mov	r7, r0
 8109a78:	f300 808e 	bgt.w	8109b98 <_dtoa_r+0x9a8>
 8109a7c:	9b05      	ldr	r3, [sp, #20]
 8109a7e:	2b02      	cmp	r3, #2
 8109a80:	dc50      	bgt.n	8109b24 <_dtoa_r+0x934>
 8109a82:	e089      	b.n	8109b98 <_dtoa_r+0x9a8>
 8109a84:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8109a86:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8109a8a:	e75d      	b.n	8109948 <_dtoa_r+0x758>
 8109a8c:	9b01      	ldr	r3, [sp, #4]
 8109a8e:	1e5e      	subs	r6, r3, #1
 8109a90:	9b06      	ldr	r3, [sp, #24]
 8109a92:	42b3      	cmp	r3, r6
 8109a94:	bfbf      	itttt	lt
 8109a96:	9b06      	ldrlt	r3, [sp, #24]
 8109a98:	9606      	strlt	r6, [sp, #24]
 8109a9a:	1af2      	sublt	r2, r6, r3
 8109a9c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8109a9e:	bfb6      	itet	lt
 8109aa0:	189b      	addlt	r3, r3, r2
 8109aa2:	1b9e      	subge	r6, r3, r6
 8109aa4:	930d      	strlt	r3, [sp, #52]	; 0x34
 8109aa6:	9b01      	ldr	r3, [sp, #4]
 8109aa8:	bfb8      	it	lt
 8109aaa:	2600      	movlt	r6, #0
 8109aac:	2b00      	cmp	r3, #0
 8109aae:	bfb5      	itete	lt
 8109ab0:	eba8 0503 	sublt.w	r5, r8, r3
 8109ab4:	9b01      	ldrge	r3, [sp, #4]
 8109ab6:	2300      	movlt	r3, #0
 8109ab8:	4645      	movge	r5, r8
 8109aba:	e747      	b.n	810994c <_dtoa_r+0x75c>
 8109abc:	9e06      	ldr	r6, [sp, #24]
 8109abe:	9f08      	ldr	r7, [sp, #32]
 8109ac0:	4645      	mov	r5, r8
 8109ac2:	e74c      	b.n	810995e <_dtoa_r+0x76e>
 8109ac4:	9a06      	ldr	r2, [sp, #24]
 8109ac6:	e775      	b.n	81099b4 <_dtoa_r+0x7c4>
 8109ac8:	9b05      	ldr	r3, [sp, #20]
 8109aca:	2b01      	cmp	r3, #1
 8109acc:	dc18      	bgt.n	8109b00 <_dtoa_r+0x910>
 8109ace:	9b02      	ldr	r3, [sp, #8]
 8109ad0:	b9b3      	cbnz	r3, 8109b00 <_dtoa_r+0x910>
 8109ad2:	9b03      	ldr	r3, [sp, #12]
 8109ad4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8109ad8:	b9a3      	cbnz	r3, 8109b04 <_dtoa_r+0x914>
 8109ada:	9b03      	ldr	r3, [sp, #12]
 8109adc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8109ae0:	0d1b      	lsrs	r3, r3, #20
 8109ae2:	051b      	lsls	r3, r3, #20
 8109ae4:	b12b      	cbz	r3, 8109af2 <_dtoa_r+0x902>
 8109ae6:	9b04      	ldr	r3, [sp, #16]
 8109ae8:	3301      	adds	r3, #1
 8109aea:	9304      	str	r3, [sp, #16]
 8109aec:	f108 0801 	add.w	r8, r8, #1
 8109af0:	2301      	movs	r3, #1
 8109af2:	9306      	str	r3, [sp, #24]
 8109af4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8109af6:	2b00      	cmp	r3, #0
 8109af8:	f47f af74 	bne.w	81099e4 <_dtoa_r+0x7f4>
 8109afc:	2001      	movs	r0, #1
 8109afe:	e779      	b.n	81099f4 <_dtoa_r+0x804>
 8109b00:	2300      	movs	r3, #0
 8109b02:	e7f6      	b.n	8109af2 <_dtoa_r+0x902>
 8109b04:	9b02      	ldr	r3, [sp, #8]
 8109b06:	e7f4      	b.n	8109af2 <_dtoa_r+0x902>
 8109b08:	d085      	beq.n	8109a16 <_dtoa_r+0x826>
 8109b0a:	4618      	mov	r0, r3
 8109b0c:	301c      	adds	r0, #28
 8109b0e:	e77d      	b.n	8109a0c <_dtoa_r+0x81c>
 8109b10:	40240000 	.word	0x40240000
 8109b14:	9b01      	ldr	r3, [sp, #4]
 8109b16:	2b00      	cmp	r3, #0
 8109b18:	dc38      	bgt.n	8109b8c <_dtoa_r+0x99c>
 8109b1a:	9b05      	ldr	r3, [sp, #20]
 8109b1c:	2b02      	cmp	r3, #2
 8109b1e:	dd35      	ble.n	8109b8c <_dtoa_r+0x99c>
 8109b20:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8109b24:	f1b9 0f00 	cmp.w	r9, #0
 8109b28:	d10d      	bne.n	8109b46 <_dtoa_r+0x956>
 8109b2a:	4631      	mov	r1, r6
 8109b2c:	464b      	mov	r3, r9
 8109b2e:	2205      	movs	r2, #5
 8109b30:	4620      	mov	r0, r4
 8109b32:	f000 fdc9 	bl	810a6c8 <__multadd>
 8109b36:	4601      	mov	r1, r0
 8109b38:	4606      	mov	r6, r0
 8109b3a:	4658      	mov	r0, fp
 8109b3c:	f001 f82a 	bl	810ab94 <__mcmp>
 8109b40:	2800      	cmp	r0, #0
 8109b42:	f73f adbd 	bgt.w	81096c0 <_dtoa_r+0x4d0>
 8109b46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109b48:	9d00      	ldr	r5, [sp, #0]
 8109b4a:	ea6f 0a03 	mvn.w	sl, r3
 8109b4e:	f04f 0800 	mov.w	r8, #0
 8109b52:	4631      	mov	r1, r6
 8109b54:	4620      	mov	r0, r4
 8109b56:	f000 fd95 	bl	810a684 <_Bfree>
 8109b5a:	2f00      	cmp	r7, #0
 8109b5c:	f43f aeb4 	beq.w	81098c8 <_dtoa_r+0x6d8>
 8109b60:	f1b8 0f00 	cmp.w	r8, #0
 8109b64:	d005      	beq.n	8109b72 <_dtoa_r+0x982>
 8109b66:	45b8      	cmp	r8, r7
 8109b68:	d003      	beq.n	8109b72 <_dtoa_r+0x982>
 8109b6a:	4641      	mov	r1, r8
 8109b6c:	4620      	mov	r0, r4
 8109b6e:	f000 fd89 	bl	810a684 <_Bfree>
 8109b72:	4639      	mov	r1, r7
 8109b74:	4620      	mov	r0, r4
 8109b76:	f000 fd85 	bl	810a684 <_Bfree>
 8109b7a:	e6a5      	b.n	81098c8 <_dtoa_r+0x6d8>
 8109b7c:	2600      	movs	r6, #0
 8109b7e:	4637      	mov	r7, r6
 8109b80:	e7e1      	b.n	8109b46 <_dtoa_r+0x956>
 8109b82:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8109b84:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8109b88:	4637      	mov	r7, r6
 8109b8a:	e599      	b.n	81096c0 <_dtoa_r+0x4d0>
 8109b8c:	9b08      	ldr	r3, [sp, #32]
 8109b8e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8109b92:	2b00      	cmp	r3, #0
 8109b94:	f000 80fd 	beq.w	8109d92 <_dtoa_r+0xba2>
 8109b98:	2d00      	cmp	r5, #0
 8109b9a:	dd05      	ble.n	8109ba8 <_dtoa_r+0x9b8>
 8109b9c:	4639      	mov	r1, r7
 8109b9e:	462a      	mov	r2, r5
 8109ba0:	4620      	mov	r0, r4
 8109ba2:	f000 ff8b 	bl	810aabc <__lshift>
 8109ba6:	4607      	mov	r7, r0
 8109ba8:	9b06      	ldr	r3, [sp, #24]
 8109baa:	2b00      	cmp	r3, #0
 8109bac:	d05c      	beq.n	8109c68 <_dtoa_r+0xa78>
 8109bae:	6879      	ldr	r1, [r7, #4]
 8109bb0:	4620      	mov	r0, r4
 8109bb2:	f000 fd27 	bl	810a604 <_Balloc>
 8109bb6:	4605      	mov	r5, r0
 8109bb8:	b928      	cbnz	r0, 8109bc6 <_dtoa_r+0x9d6>
 8109bba:	4b80      	ldr	r3, [pc, #512]	; (8109dbc <_dtoa_r+0xbcc>)
 8109bbc:	4602      	mov	r2, r0
 8109bbe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8109bc2:	f7ff bb2e 	b.w	8109222 <_dtoa_r+0x32>
 8109bc6:	693a      	ldr	r2, [r7, #16]
 8109bc8:	3202      	adds	r2, #2
 8109bca:	0092      	lsls	r2, r2, #2
 8109bcc:	f107 010c 	add.w	r1, r7, #12
 8109bd0:	300c      	adds	r0, #12
 8109bd2:	f000 fcfd 	bl	810a5d0 <memcpy>
 8109bd6:	2201      	movs	r2, #1
 8109bd8:	4629      	mov	r1, r5
 8109bda:	4620      	mov	r0, r4
 8109bdc:	f000 ff6e 	bl	810aabc <__lshift>
 8109be0:	9b00      	ldr	r3, [sp, #0]
 8109be2:	3301      	adds	r3, #1
 8109be4:	9301      	str	r3, [sp, #4]
 8109be6:	9b00      	ldr	r3, [sp, #0]
 8109be8:	444b      	add	r3, r9
 8109bea:	9307      	str	r3, [sp, #28]
 8109bec:	9b02      	ldr	r3, [sp, #8]
 8109bee:	f003 0301 	and.w	r3, r3, #1
 8109bf2:	46b8      	mov	r8, r7
 8109bf4:	9306      	str	r3, [sp, #24]
 8109bf6:	4607      	mov	r7, r0
 8109bf8:	9b01      	ldr	r3, [sp, #4]
 8109bfa:	4631      	mov	r1, r6
 8109bfc:	3b01      	subs	r3, #1
 8109bfe:	4658      	mov	r0, fp
 8109c00:	9302      	str	r3, [sp, #8]
 8109c02:	f7ff fa69 	bl	81090d8 <quorem>
 8109c06:	4603      	mov	r3, r0
 8109c08:	3330      	adds	r3, #48	; 0x30
 8109c0a:	9004      	str	r0, [sp, #16]
 8109c0c:	4641      	mov	r1, r8
 8109c0e:	4658      	mov	r0, fp
 8109c10:	9308      	str	r3, [sp, #32]
 8109c12:	f000 ffbf 	bl	810ab94 <__mcmp>
 8109c16:	463a      	mov	r2, r7
 8109c18:	4681      	mov	r9, r0
 8109c1a:	4631      	mov	r1, r6
 8109c1c:	4620      	mov	r0, r4
 8109c1e:	f000 ffd5 	bl	810abcc <__mdiff>
 8109c22:	68c2      	ldr	r2, [r0, #12]
 8109c24:	9b08      	ldr	r3, [sp, #32]
 8109c26:	4605      	mov	r5, r0
 8109c28:	bb02      	cbnz	r2, 8109c6c <_dtoa_r+0xa7c>
 8109c2a:	4601      	mov	r1, r0
 8109c2c:	4658      	mov	r0, fp
 8109c2e:	f000 ffb1 	bl	810ab94 <__mcmp>
 8109c32:	9b08      	ldr	r3, [sp, #32]
 8109c34:	4602      	mov	r2, r0
 8109c36:	4629      	mov	r1, r5
 8109c38:	4620      	mov	r0, r4
 8109c3a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8109c3e:	f000 fd21 	bl	810a684 <_Bfree>
 8109c42:	9b05      	ldr	r3, [sp, #20]
 8109c44:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8109c46:	9d01      	ldr	r5, [sp, #4]
 8109c48:	ea43 0102 	orr.w	r1, r3, r2
 8109c4c:	9b06      	ldr	r3, [sp, #24]
 8109c4e:	430b      	orrs	r3, r1
 8109c50:	9b08      	ldr	r3, [sp, #32]
 8109c52:	d10d      	bne.n	8109c70 <_dtoa_r+0xa80>
 8109c54:	2b39      	cmp	r3, #57	; 0x39
 8109c56:	d029      	beq.n	8109cac <_dtoa_r+0xabc>
 8109c58:	f1b9 0f00 	cmp.w	r9, #0
 8109c5c:	dd01      	ble.n	8109c62 <_dtoa_r+0xa72>
 8109c5e:	9b04      	ldr	r3, [sp, #16]
 8109c60:	3331      	adds	r3, #49	; 0x31
 8109c62:	9a02      	ldr	r2, [sp, #8]
 8109c64:	7013      	strb	r3, [r2, #0]
 8109c66:	e774      	b.n	8109b52 <_dtoa_r+0x962>
 8109c68:	4638      	mov	r0, r7
 8109c6a:	e7b9      	b.n	8109be0 <_dtoa_r+0x9f0>
 8109c6c:	2201      	movs	r2, #1
 8109c6e:	e7e2      	b.n	8109c36 <_dtoa_r+0xa46>
 8109c70:	f1b9 0f00 	cmp.w	r9, #0
 8109c74:	db06      	blt.n	8109c84 <_dtoa_r+0xa94>
 8109c76:	9905      	ldr	r1, [sp, #20]
 8109c78:	ea41 0909 	orr.w	r9, r1, r9
 8109c7c:	9906      	ldr	r1, [sp, #24]
 8109c7e:	ea59 0101 	orrs.w	r1, r9, r1
 8109c82:	d120      	bne.n	8109cc6 <_dtoa_r+0xad6>
 8109c84:	2a00      	cmp	r2, #0
 8109c86:	ddec      	ble.n	8109c62 <_dtoa_r+0xa72>
 8109c88:	4659      	mov	r1, fp
 8109c8a:	2201      	movs	r2, #1
 8109c8c:	4620      	mov	r0, r4
 8109c8e:	9301      	str	r3, [sp, #4]
 8109c90:	f000 ff14 	bl	810aabc <__lshift>
 8109c94:	4631      	mov	r1, r6
 8109c96:	4683      	mov	fp, r0
 8109c98:	f000 ff7c 	bl	810ab94 <__mcmp>
 8109c9c:	2800      	cmp	r0, #0
 8109c9e:	9b01      	ldr	r3, [sp, #4]
 8109ca0:	dc02      	bgt.n	8109ca8 <_dtoa_r+0xab8>
 8109ca2:	d1de      	bne.n	8109c62 <_dtoa_r+0xa72>
 8109ca4:	07da      	lsls	r2, r3, #31
 8109ca6:	d5dc      	bpl.n	8109c62 <_dtoa_r+0xa72>
 8109ca8:	2b39      	cmp	r3, #57	; 0x39
 8109caa:	d1d8      	bne.n	8109c5e <_dtoa_r+0xa6e>
 8109cac:	9a02      	ldr	r2, [sp, #8]
 8109cae:	2339      	movs	r3, #57	; 0x39
 8109cb0:	7013      	strb	r3, [r2, #0]
 8109cb2:	462b      	mov	r3, r5
 8109cb4:	461d      	mov	r5, r3
 8109cb6:	3b01      	subs	r3, #1
 8109cb8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8109cbc:	2a39      	cmp	r2, #57	; 0x39
 8109cbe:	d050      	beq.n	8109d62 <_dtoa_r+0xb72>
 8109cc0:	3201      	adds	r2, #1
 8109cc2:	701a      	strb	r2, [r3, #0]
 8109cc4:	e745      	b.n	8109b52 <_dtoa_r+0x962>
 8109cc6:	2a00      	cmp	r2, #0
 8109cc8:	dd03      	ble.n	8109cd2 <_dtoa_r+0xae2>
 8109cca:	2b39      	cmp	r3, #57	; 0x39
 8109ccc:	d0ee      	beq.n	8109cac <_dtoa_r+0xabc>
 8109cce:	3301      	adds	r3, #1
 8109cd0:	e7c7      	b.n	8109c62 <_dtoa_r+0xa72>
 8109cd2:	9a01      	ldr	r2, [sp, #4]
 8109cd4:	9907      	ldr	r1, [sp, #28]
 8109cd6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8109cda:	428a      	cmp	r2, r1
 8109cdc:	d02a      	beq.n	8109d34 <_dtoa_r+0xb44>
 8109cde:	4659      	mov	r1, fp
 8109ce0:	2300      	movs	r3, #0
 8109ce2:	220a      	movs	r2, #10
 8109ce4:	4620      	mov	r0, r4
 8109ce6:	f000 fcef 	bl	810a6c8 <__multadd>
 8109cea:	45b8      	cmp	r8, r7
 8109cec:	4683      	mov	fp, r0
 8109cee:	f04f 0300 	mov.w	r3, #0
 8109cf2:	f04f 020a 	mov.w	r2, #10
 8109cf6:	4641      	mov	r1, r8
 8109cf8:	4620      	mov	r0, r4
 8109cfa:	d107      	bne.n	8109d0c <_dtoa_r+0xb1c>
 8109cfc:	f000 fce4 	bl	810a6c8 <__multadd>
 8109d00:	4680      	mov	r8, r0
 8109d02:	4607      	mov	r7, r0
 8109d04:	9b01      	ldr	r3, [sp, #4]
 8109d06:	3301      	adds	r3, #1
 8109d08:	9301      	str	r3, [sp, #4]
 8109d0a:	e775      	b.n	8109bf8 <_dtoa_r+0xa08>
 8109d0c:	f000 fcdc 	bl	810a6c8 <__multadd>
 8109d10:	4639      	mov	r1, r7
 8109d12:	4680      	mov	r8, r0
 8109d14:	2300      	movs	r3, #0
 8109d16:	220a      	movs	r2, #10
 8109d18:	4620      	mov	r0, r4
 8109d1a:	f000 fcd5 	bl	810a6c8 <__multadd>
 8109d1e:	4607      	mov	r7, r0
 8109d20:	e7f0      	b.n	8109d04 <_dtoa_r+0xb14>
 8109d22:	f1b9 0f00 	cmp.w	r9, #0
 8109d26:	9a00      	ldr	r2, [sp, #0]
 8109d28:	bfcc      	ite	gt
 8109d2a:	464d      	movgt	r5, r9
 8109d2c:	2501      	movle	r5, #1
 8109d2e:	4415      	add	r5, r2
 8109d30:	f04f 0800 	mov.w	r8, #0
 8109d34:	4659      	mov	r1, fp
 8109d36:	2201      	movs	r2, #1
 8109d38:	4620      	mov	r0, r4
 8109d3a:	9301      	str	r3, [sp, #4]
 8109d3c:	f000 febe 	bl	810aabc <__lshift>
 8109d40:	4631      	mov	r1, r6
 8109d42:	4683      	mov	fp, r0
 8109d44:	f000 ff26 	bl	810ab94 <__mcmp>
 8109d48:	2800      	cmp	r0, #0
 8109d4a:	dcb2      	bgt.n	8109cb2 <_dtoa_r+0xac2>
 8109d4c:	d102      	bne.n	8109d54 <_dtoa_r+0xb64>
 8109d4e:	9b01      	ldr	r3, [sp, #4]
 8109d50:	07db      	lsls	r3, r3, #31
 8109d52:	d4ae      	bmi.n	8109cb2 <_dtoa_r+0xac2>
 8109d54:	462b      	mov	r3, r5
 8109d56:	461d      	mov	r5, r3
 8109d58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8109d5c:	2a30      	cmp	r2, #48	; 0x30
 8109d5e:	d0fa      	beq.n	8109d56 <_dtoa_r+0xb66>
 8109d60:	e6f7      	b.n	8109b52 <_dtoa_r+0x962>
 8109d62:	9a00      	ldr	r2, [sp, #0]
 8109d64:	429a      	cmp	r2, r3
 8109d66:	d1a5      	bne.n	8109cb4 <_dtoa_r+0xac4>
 8109d68:	f10a 0a01 	add.w	sl, sl, #1
 8109d6c:	2331      	movs	r3, #49	; 0x31
 8109d6e:	e779      	b.n	8109c64 <_dtoa_r+0xa74>
 8109d70:	4b13      	ldr	r3, [pc, #76]	; (8109dc0 <_dtoa_r+0xbd0>)
 8109d72:	f7ff baaf 	b.w	81092d4 <_dtoa_r+0xe4>
 8109d76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8109d78:	2b00      	cmp	r3, #0
 8109d7a:	f47f aa86 	bne.w	810928a <_dtoa_r+0x9a>
 8109d7e:	4b11      	ldr	r3, [pc, #68]	; (8109dc4 <_dtoa_r+0xbd4>)
 8109d80:	f7ff baa8 	b.w	81092d4 <_dtoa_r+0xe4>
 8109d84:	f1b9 0f00 	cmp.w	r9, #0
 8109d88:	dc03      	bgt.n	8109d92 <_dtoa_r+0xba2>
 8109d8a:	9b05      	ldr	r3, [sp, #20]
 8109d8c:	2b02      	cmp	r3, #2
 8109d8e:	f73f aec9 	bgt.w	8109b24 <_dtoa_r+0x934>
 8109d92:	9d00      	ldr	r5, [sp, #0]
 8109d94:	4631      	mov	r1, r6
 8109d96:	4658      	mov	r0, fp
 8109d98:	f7ff f99e 	bl	81090d8 <quorem>
 8109d9c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8109da0:	f805 3b01 	strb.w	r3, [r5], #1
 8109da4:	9a00      	ldr	r2, [sp, #0]
 8109da6:	1aaa      	subs	r2, r5, r2
 8109da8:	4591      	cmp	r9, r2
 8109daa:	ddba      	ble.n	8109d22 <_dtoa_r+0xb32>
 8109dac:	4659      	mov	r1, fp
 8109dae:	2300      	movs	r3, #0
 8109db0:	220a      	movs	r2, #10
 8109db2:	4620      	mov	r0, r4
 8109db4:	f000 fc88 	bl	810a6c8 <__multadd>
 8109db8:	4683      	mov	fp, r0
 8109dba:	e7eb      	b.n	8109d94 <_dtoa_r+0xba4>
 8109dbc:	0810ba54 	.word	0x0810ba54
 8109dc0:	0810b850 	.word	0x0810b850
 8109dc4:	0810b9d1 	.word	0x0810b9d1

08109dc8 <rshift>:
 8109dc8:	6903      	ldr	r3, [r0, #16]
 8109dca:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8109dce:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8109dd2:	ea4f 1261 	mov.w	r2, r1, asr #5
 8109dd6:	f100 0414 	add.w	r4, r0, #20
 8109dda:	dd45      	ble.n	8109e68 <rshift+0xa0>
 8109ddc:	f011 011f 	ands.w	r1, r1, #31
 8109de0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8109de4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8109de8:	d10c      	bne.n	8109e04 <rshift+0x3c>
 8109dea:	f100 0710 	add.w	r7, r0, #16
 8109dee:	4629      	mov	r1, r5
 8109df0:	42b1      	cmp	r1, r6
 8109df2:	d334      	bcc.n	8109e5e <rshift+0x96>
 8109df4:	1a9b      	subs	r3, r3, r2
 8109df6:	009b      	lsls	r3, r3, #2
 8109df8:	1eea      	subs	r2, r5, #3
 8109dfa:	4296      	cmp	r6, r2
 8109dfc:	bf38      	it	cc
 8109dfe:	2300      	movcc	r3, #0
 8109e00:	4423      	add	r3, r4
 8109e02:	e015      	b.n	8109e30 <rshift+0x68>
 8109e04:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8109e08:	f1c1 0820 	rsb	r8, r1, #32
 8109e0c:	40cf      	lsrs	r7, r1
 8109e0e:	f105 0e04 	add.w	lr, r5, #4
 8109e12:	46a1      	mov	r9, r4
 8109e14:	4576      	cmp	r6, lr
 8109e16:	46f4      	mov	ip, lr
 8109e18:	d815      	bhi.n	8109e46 <rshift+0x7e>
 8109e1a:	1a9b      	subs	r3, r3, r2
 8109e1c:	009a      	lsls	r2, r3, #2
 8109e1e:	3a04      	subs	r2, #4
 8109e20:	3501      	adds	r5, #1
 8109e22:	42ae      	cmp	r6, r5
 8109e24:	bf38      	it	cc
 8109e26:	2200      	movcc	r2, #0
 8109e28:	18a3      	adds	r3, r4, r2
 8109e2a:	50a7      	str	r7, [r4, r2]
 8109e2c:	b107      	cbz	r7, 8109e30 <rshift+0x68>
 8109e2e:	3304      	adds	r3, #4
 8109e30:	1b1a      	subs	r2, r3, r4
 8109e32:	42a3      	cmp	r3, r4
 8109e34:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8109e38:	bf08      	it	eq
 8109e3a:	2300      	moveq	r3, #0
 8109e3c:	6102      	str	r2, [r0, #16]
 8109e3e:	bf08      	it	eq
 8109e40:	6143      	streq	r3, [r0, #20]
 8109e42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8109e46:	f8dc c000 	ldr.w	ip, [ip]
 8109e4a:	fa0c fc08 	lsl.w	ip, ip, r8
 8109e4e:	ea4c 0707 	orr.w	r7, ip, r7
 8109e52:	f849 7b04 	str.w	r7, [r9], #4
 8109e56:	f85e 7b04 	ldr.w	r7, [lr], #4
 8109e5a:	40cf      	lsrs	r7, r1
 8109e5c:	e7da      	b.n	8109e14 <rshift+0x4c>
 8109e5e:	f851 cb04 	ldr.w	ip, [r1], #4
 8109e62:	f847 cf04 	str.w	ip, [r7, #4]!
 8109e66:	e7c3      	b.n	8109df0 <rshift+0x28>
 8109e68:	4623      	mov	r3, r4
 8109e6a:	e7e1      	b.n	8109e30 <rshift+0x68>

08109e6c <__hexdig_fun>:
 8109e6c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8109e70:	2b09      	cmp	r3, #9
 8109e72:	d802      	bhi.n	8109e7a <__hexdig_fun+0xe>
 8109e74:	3820      	subs	r0, #32
 8109e76:	b2c0      	uxtb	r0, r0
 8109e78:	4770      	bx	lr
 8109e7a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8109e7e:	2b05      	cmp	r3, #5
 8109e80:	d801      	bhi.n	8109e86 <__hexdig_fun+0x1a>
 8109e82:	3847      	subs	r0, #71	; 0x47
 8109e84:	e7f7      	b.n	8109e76 <__hexdig_fun+0xa>
 8109e86:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8109e8a:	2b05      	cmp	r3, #5
 8109e8c:	d801      	bhi.n	8109e92 <__hexdig_fun+0x26>
 8109e8e:	3827      	subs	r0, #39	; 0x27
 8109e90:	e7f1      	b.n	8109e76 <__hexdig_fun+0xa>
 8109e92:	2000      	movs	r0, #0
 8109e94:	4770      	bx	lr
	...

08109e98 <__gethex>:
 8109e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109e9c:	ed2d 8b02 	vpush	{d8}
 8109ea0:	b089      	sub	sp, #36	; 0x24
 8109ea2:	ee08 0a10 	vmov	s16, r0
 8109ea6:	9304      	str	r3, [sp, #16]
 8109ea8:	4bbc      	ldr	r3, [pc, #752]	; (810a19c <__gethex+0x304>)
 8109eaa:	681b      	ldr	r3, [r3, #0]
 8109eac:	9301      	str	r3, [sp, #4]
 8109eae:	4618      	mov	r0, r3
 8109eb0:	468b      	mov	fp, r1
 8109eb2:	4690      	mov	r8, r2
 8109eb4:	f7f6 fa14 	bl	81002e0 <strlen>
 8109eb8:	9b01      	ldr	r3, [sp, #4]
 8109eba:	f8db 2000 	ldr.w	r2, [fp]
 8109ebe:	4403      	add	r3, r0
 8109ec0:	4682      	mov	sl, r0
 8109ec2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8109ec6:	9305      	str	r3, [sp, #20]
 8109ec8:	1c93      	adds	r3, r2, #2
 8109eca:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8109ece:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8109ed2:	32fe      	adds	r2, #254	; 0xfe
 8109ed4:	18d1      	adds	r1, r2, r3
 8109ed6:	461f      	mov	r7, r3
 8109ed8:	f813 0b01 	ldrb.w	r0, [r3], #1
 8109edc:	9100      	str	r1, [sp, #0]
 8109ede:	2830      	cmp	r0, #48	; 0x30
 8109ee0:	d0f8      	beq.n	8109ed4 <__gethex+0x3c>
 8109ee2:	f7ff ffc3 	bl	8109e6c <__hexdig_fun>
 8109ee6:	4604      	mov	r4, r0
 8109ee8:	2800      	cmp	r0, #0
 8109eea:	d13a      	bne.n	8109f62 <__gethex+0xca>
 8109eec:	9901      	ldr	r1, [sp, #4]
 8109eee:	4652      	mov	r2, sl
 8109ef0:	4638      	mov	r0, r7
 8109ef2:	f001 fb21 	bl	810b538 <strncmp>
 8109ef6:	4605      	mov	r5, r0
 8109ef8:	2800      	cmp	r0, #0
 8109efa:	d168      	bne.n	8109fce <__gethex+0x136>
 8109efc:	f817 000a 	ldrb.w	r0, [r7, sl]
 8109f00:	eb07 060a 	add.w	r6, r7, sl
 8109f04:	f7ff ffb2 	bl	8109e6c <__hexdig_fun>
 8109f08:	2800      	cmp	r0, #0
 8109f0a:	d062      	beq.n	8109fd2 <__gethex+0x13a>
 8109f0c:	4633      	mov	r3, r6
 8109f0e:	7818      	ldrb	r0, [r3, #0]
 8109f10:	2830      	cmp	r0, #48	; 0x30
 8109f12:	461f      	mov	r7, r3
 8109f14:	f103 0301 	add.w	r3, r3, #1
 8109f18:	d0f9      	beq.n	8109f0e <__gethex+0x76>
 8109f1a:	f7ff ffa7 	bl	8109e6c <__hexdig_fun>
 8109f1e:	2301      	movs	r3, #1
 8109f20:	fab0 f480 	clz	r4, r0
 8109f24:	0964      	lsrs	r4, r4, #5
 8109f26:	4635      	mov	r5, r6
 8109f28:	9300      	str	r3, [sp, #0]
 8109f2a:	463a      	mov	r2, r7
 8109f2c:	4616      	mov	r6, r2
 8109f2e:	3201      	adds	r2, #1
 8109f30:	7830      	ldrb	r0, [r6, #0]
 8109f32:	f7ff ff9b 	bl	8109e6c <__hexdig_fun>
 8109f36:	2800      	cmp	r0, #0
 8109f38:	d1f8      	bne.n	8109f2c <__gethex+0x94>
 8109f3a:	9901      	ldr	r1, [sp, #4]
 8109f3c:	4652      	mov	r2, sl
 8109f3e:	4630      	mov	r0, r6
 8109f40:	f001 fafa 	bl	810b538 <strncmp>
 8109f44:	b980      	cbnz	r0, 8109f68 <__gethex+0xd0>
 8109f46:	b94d      	cbnz	r5, 8109f5c <__gethex+0xc4>
 8109f48:	eb06 050a 	add.w	r5, r6, sl
 8109f4c:	462a      	mov	r2, r5
 8109f4e:	4616      	mov	r6, r2
 8109f50:	3201      	adds	r2, #1
 8109f52:	7830      	ldrb	r0, [r6, #0]
 8109f54:	f7ff ff8a 	bl	8109e6c <__hexdig_fun>
 8109f58:	2800      	cmp	r0, #0
 8109f5a:	d1f8      	bne.n	8109f4e <__gethex+0xb6>
 8109f5c:	1bad      	subs	r5, r5, r6
 8109f5e:	00ad      	lsls	r5, r5, #2
 8109f60:	e004      	b.n	8109f6c <__gethex+0xd4>
 8109f62:	2400      	movs	r4, #0
 8109f64:	4625      	mov	r5, r4
 8109f66:	e7e0      	b.n	8109f2a <__gethex+0x92>
 8109f68:	2d00      	cmp	r5, #0
 8109f6a:	d1f7      	bne.n	8109f5c <__gethex+0xc4>
 8109f6c:	7833      	ldrb	r3, [r6, #0]
 8109f6e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8109f72:	2b50      	cmp	r3, #80	; 0x50
 8109f74:	d13b      	bne.n	8109fee <__gethex+0x156>
 8109f76:	7873      	ldrb	r3, [r6, #1]
 8109f78:	2b2b      	cmp	r3, #43	; 0x2b
 8109f7a:	d02c      	beq.n	8109fd6 <__gethex+0x13e>
 8109f7c:	2b2d      	cmp	r3, #45	; 0x2d
 8109f7e:	d02e      	beq.n	8109fde <__gethex+0x146>
 8109f80:	1c71      	adds	r1, r6, #1
 8109f82:	f04f 0900 	mov.w	r9, #0
 8109f86:	7808      	ldrb	r0, [r1, #0]
 8109f88:	f7ff ff70 	bl	8109e6c <__hexdig_fun>
 8109f8c:	1e43      	subs	r3, r0, #1
 8109f8e:	b2db      	uxtb	r3, r3
 8109f90:	2b18      	cmp	r3, #24
 8109f92:	d82c      	bhi.n	8109fee <__gethex+0x156>
 8109f94:	f1a0 0210 	sub.w	r2, r0, #16
 8109f98:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8109f9c:	f7ff ff66 	bl	8109e6c <__hexdig_fun>
 8109fa0:	1e43      	subs	r3, r0, #1
 8109fa2:	b2db      	uxtb	r3, r3
 8109fa4:	2b18      	cmp	r3, #24
 8109fa6:	d91d      	bls.n	8109fe4 <__gethex+0x14c>
 8109fa8:	f1b9 0f00 	cmp.w	r9, #0
 8109fac:	d000      	beq.n	8109fb0 <__gethex+0x118>
 8109fae:	4252      	negs	r2, r2
 8109fb0:	4415      	add	r5, r2
 8109fb2:	f8cb 1000 	str.w	r1, [fp]
 8109fb6:	b1e4      	cbz	r4, 8109ff2 <__gethex+0x15a>
 8109fb8:	9b00      	ldr	r3, [sp, #0]
 8109fba:	2b00      	cmp	r3, #0
 8109fbc:	bf14      	ite	ne
 8109fbe:	2700      	movne	r7, #0
 8109fc0:	2706      	moveq	r7, #6
 8109fc2:	4638      	mov	r0, r7
 8109fc4:	b009      	add	sp, #36	; 0x24
 8109fc6:	ecbd 8b02 	vpop	{d8}
 8109fca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8109fce:	463e      	mov	r6, r7
 8109fd0:	4625      	mov	r5, r4
 8109fd2:	2401      	movs	r4, #1
 8109fd4:	e7ca      	b.n	8109f6c <__gethex+0xd4>
 8109fd6:	f04f 0900 	mov.w	r9, #0
 8109fda:	1cb1      	adds	r1, r6, #2
 8109fdc:	e7d3      	b.n	8109f86 <__gethex+0xee>
 8109fde:	f04f 0901 	mov.w	r9, #1
 8109fe2:	e7fa      	b.n	8109fda <__gethex+0x142>
 8109fe4:	230a      	movs	r3, #10
 8109fe6:	fb03 0202 	mla	r2, r3, r2, r0
 8109fea:	3a10      	subs	r2, #16
 8109fec:	e7d4      	b.n	8109f98 <__gethex+0x100>
 8109fee:	4631      	mov	r1, r6
 8109ff0:	e7df      	b.n	8109fb2 <__gethex+0x11a>
 8109ff2:	1bf3      	subs	r3, r6, r7
 8109ff4:	3b01      	subs	r3, #1
 8109ff6:	4621      	mov	r1, r4
 8109ff8:	2b07      	cmp	r3, #7
 8109ffa:	dc0b      	bgt.n	810a014 <__gethex+0x17c>
 8109ffc:	ee18 0a10 	vmov	r0, s16
 810a000:	f000 fb00 	bl	810a604 <_Balloc>
 810a004:	4604      	mov	r4, r0
 810a006:	b940      	cbnz	r0, 810a01a <__gethex+0x182>
 810a008:	4b65      	ldr	r3, [pc, #404]	; (810a1a0 <__gethex+0x308>)
 810a00a:	4602      	mov	r2, r0
 810a00c:	21de      	movs	r1, #222	; 0xde
 810a00e:	4865      	ldr	r0, [pc, #404]	; (810a1a4 <__gethex+0x30c>)
 810a010:	f001 fab2 	bl	810b578 <__assert_func>
 810a014:	3101      	adds	r1, #1
 810a016:	105b      	asrs	r3, r3, #1
 810a018:	e7ee      	b.n	8109ff8 <__gethex+0x160>
 810a01a:	f100 0914 	add.w	r9, r0, #20
 810a01e:	f04f 0b00 	mov.w	fp, #0
 810a022:	f1ca 0301 	rsb	r3, sl, #1
 810a026:	f8cd 9008 	str.w	r9, [sp, #8]
 810a02a:	f8cd b000 	str.w	fp, [sp]
 810a02e:	9306      	str	r3, [sp, #24]
 810a030:	42b7      	cmp	r7, r6
 810a032:	d340      	bcc.n	810a0b6 <__gethex+0x21e>
 810a034:	9802      	ldr	r0, [sp, #8]
 810a036:	9b00      	ldr	r3, [sp, #0]
 810a038:	f840 3b04 	str.w	r3, [r0], #4
 810a03c:	eba0 0009 	sub.w	r0, r0, r9
 810a040:	1080      	asrs	r0, r0, #2
 810a042:	0146      	lsls	r6, r0, #5
 810a044:	6120      	str	r0, [r4, #16]
 810a046:	4618      	mov	r0, r3
 810a048:	f000 fbd2 	bl	810a7f0 <__hi0bits>
 810a04c:	1a30      	subs	r0, r6, r0
 810a04e:	f8d8 6000 	ldr.w	r6, [r8]
 810a052:	42b0      	cmp	r0, r6
 810a054:	dd63      	ble.n	810a11e <__gethex+0x286>
 810a056:	1b87      	subs	r7, r0, r6
 810a058:	4639      	mov	r1, r7
 810a05a:	4620      	mov	r0, r4
 810a05c:	f000 ff6c 	bl	810af38 <__any_on>
 810a060:	4682      	mov	sl, r0
 810a062:	b1a8      	cbz	r0, 810a090 <__gethex+0x1f8>
 810a064:	1e7b      	subs	r3, r7, #1
 810a066:	1159      	asrs	r1, r3, #5
 810a068:	f003 021f 	and.w	r2, r3, #31
 810a06c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 810a070:	f04f 0a01 	mov.w	sl, #1
 810a074:	fa0a f202 	lsl.w	r2, sl, r2
 810a078:	420a      	tst	r2, r1
 810a07a:	d009      	beq.n	810a090 <__gethex+0x1f8>
 810a07c:	4553      	cmp	r3, sl
 810a07e:	dd05      	ble.n	810a08c <__gethex+0x1f4>
 810a080:	1eb9      	subs	r1, r7, #2
 810a082:	4620      	mov	r0, r4
 810a084:	f000 ff58 	bl	810af38 <__any_on>
 810a088:	2800      	cmp	r0, #0
 810a08a:	d145      	bne.n	810a118 <__gethex+0x280>
 810a08c:	f04f 0a02 	mov.w	sl, #2
 810a090:	4639      	mov	r1, r7
 810a092:	4620      	mov	r0, r4
 810a094:	f7ff fe98 	bl	8109dc8 <rshift>
 810a098:	443d      	add	r5, r7
 810a09a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 810a09e:	42ab      	cmp	r3, r5
 810a0a0:	da4c      	bge.n	810a13c <__gethex+0x2a4>
 810a0a2:	ee18 0a10 	vmov	r0, s16
 810a0a6:	4621      	mov	r1, r4
 810a0a8:	f000 faec 	bl	810a684 <_Bfree>
 810a0ac:	9a14      	ldr	r2, [sp, #80]	; 0x50
 810a0ae:	2300      	movs	r3, #0
 810a0b0:	6013      	str	r3, [r2, #0]
 810a0b2:	27a3      	movs	r7, #163	; 0xa3
 810a0b4:	e785      	b.n	8109fc2 <__gethex+0x12a>
 810a0b6:	1e73      	subs	r3, r6, #1
 810a0b8:	9a05      	ldr	r2, [sp, #20]
 810a0ba:	9303      	str	r3, [sp, #12]
 810a0bc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 810a0c0:	4293      	cmp	r3, r2
 810a0c2:	d019      	beq.n	810a0f8 <__gethex+0x260>
 810a0c4:	f1bb 0f20 	cmp.w	fp, #32
 810a0c8:	d107      	bne.n	810a0da <__gethex+0x242>
 810a0ca:	9b02      	ldr	r3, [sp, #8]
 810a0cc:	9a00      	ldr	r2, [sp, #0]
 810a0ce:	f843 2b04 	str.w	r2, [r3], #4
 810a0d2:	9302      	str	r3, [sp, #8]
 810a0d4:	2300      	movs	r3, #0
 810a0d6:	9300      	str	r3, [sp, #0]
 810a0d8:	469b      	mov	fp, r3
 810a0da:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 810a0de:	f7ff fec5 	bl	8109e6c <__hexdig_fun>
 810a0e2:	9b00      	ldr	r3, [sp, #0]
 810a0e4:	f000 000f 	and.w	r0, r0, #15
 810a0e8:	fa00 f00b 	lsl.w	r0, r0, fp
 810a0ec:	4303      	orrs	r3, r0
 810a0ee:	9300      	str	r3, [sp, #0]
 810a0f0:	f10b 0b04 	add.w	fp, fp, #4
 810a0f4:	9b03      	ldr	r3, [sp, #12]
 810a0f6:	e00d      	b.n	810a114 <__gethex+0x27c>
 810a0f8:	9b03      	ldr	r3, [sp, #12]
 810a0fa:	9a06      	ldr	r2, [sp, #24]
 810a0fc:	4413      	add	r3, r2
 810a0fe:	42bb      	cmp	r3, r7
 810a100:	d3e0      	bcc.n	810a0c4 <__gethex+0x22c>
 810a102:	4618      	mov	r0, r3
 810a104:	9901      	ldr	r1, [sp, #4]
 810a106:	9307      	str	r3, [sp, #28]
 810a108:	4652      	mov	r2, sl
 810a10a:	f001 fa15 	bl	810b538 <strncmp>
 810a10e:	9b07      	ldr	r3, [sp, #28]
 810a110:	2800      	cmp	r0, #0
 810a112:	d1d7      	bne.n	810a0c4 <__gethex+0x22c>
 810a114:	461e      	mov	r6, r3
 810a116:	e78b      	b.n	810a030 <__gethex+0x198>
 810a118:	f04f 0a03 	mov.w	sl, #3
 810a11c:	e7b8      	b.n	810a090 <__gethex+0x1f8>
 810a11e:	da0a      	bge.n	810a136 <__gethex+0x29e>
 810a120:	1a37      	subs	r7, r6, r0
 810a122:	4621      	mov	r1, r4
 810a124:	ee18 0a10 	vmov	r0, s16
 810a128:	463a      	mov	r2, r7
 810a12a:	f000 fcc7 	bl	810aabc <__lshift>
 810a12e:	1bed      	subs	r5, r5, r7
 810a130:	4604      	mov	r4, r0
 810a132:	f100 0914 	add.w	r9, r0, #20
 810a136:	f04f 0a00 	mov.w	sl, #0
 810a13a:	e7ae      	b.n	810a09a <__gethex+0x202>
 810a13c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 810a140:	42a8      	cmp	r0, r5
 810a142:	dd72      	ble.n	810a22a <__gethex+0x392>
 810a144:	1b45      	subs	r5, r0, r5
 810a146:	42ae      	cmp	r6, r5
 810a148:	dc36      	bgt.n	810a1b8 <__gethex+0x320>
 810a14a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 810a14e:	2b02      	cmp	r3, #2
 810a150:	d02a      	beq.n	810a1a8 <__gethex+0x310>
 810a152:	2b03      	cmp	r3, #3
 810a154:	d02c      	beq.n	810a1b0 <__gethex+0x318>
 810a156:	2b01      	cmp	r3, #1
 810a158:	d115      	bne.n	810a186 <__gethex+0x2ee>
 810a15a:	42ae      	cmp	r6, r5
 810a15c:	d113      	bne.n	810a186 <__gethex+0x2ee>
 810a15e:	2e01      	cmp	r6, #1
 810a160:	d10b      	bne.n	810a17a <__gethex+0x2e2>
 810a162:	9a04      	ldr	r2, [sp, #16]
 810a164:	f8d8 3004 	ldr.w	r3, [r8, #4]
 810a168:	6013      	str	r3, [r2, #0]
 810a16a:	2301      	movs	r3, #1
 810a16c:	6123      	str	r3, [r4, #16]
 810a16e:	f8c9 3000 	str.w	r3, [r9]
 810a172:	9b14      	ldr	r3, [sp, #80]	; 0x50
 810a174:	2762      	movs	r7, #98	; 0x62
 810a176:	601c      	str	r4, [r3, #0]
 810a178:	e723      	b.n	8109fc2 <__gethex+0x12a>
 810a17a:	1e71      	subs	r1, r6, #1
 810a17c:	4620      	mov	r0, r4
 810a17e:	f000 fedb 	bl	810af38 <__any_on>
 810a182:	2800      	cmp	r0, #0
 810a184:	d1ed      	bne.n	810a162 <__gethex+0x2ca>
 810a186:	ee18 0a10 	vmov	r0, s16
 810a18a:	4621      	mov	r1, r4
 810a18c:	f000 fa7a 	bl	810a684 <_Bfree>
 810a190:	9a14      	ldr	r2, [sp, #80]	; 0x50
 810a192:	2300      	movs	r3, #0
 810a194:	6013      	str	r3, [r2, #0]
 810a196:	2750      	movs	r7, #80	; 0x50
 810a198:	e713      	b.n	8109fc2 <__gethex+0x12a>
 810a19a:	bf00      	nop
 810a19c:	0810bad0 	.word	0x0810bad0
 810a1a0:	0810ba54 	.word	0x0810ba54
 810a1a4:	0810ba65 	.word	0x0810ba65
 810a1a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810a1aa:	2b00      	cmp	r3, #0
 810a1ac:	d1eb      	bne.n	810a186 <__gethex+0x2ee>
 810a1ae:	e7d8      	b.n	810a162 <__gethex+0x2ca>
 810a1b0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810a1b2:	2b00      	cmp	r3, #0
 810a1b4:	d1d5      	bne.n	810a162 <__gethex+0x2ca>
 810a1b6:	e7e6      	b.n	810a186 <__gethex+0x2ee>
 810a1b8:	1e6f      	subs	r7, r5, #1
 810a1ba:	f1ba 0f00 	cmp.w	sl, #0
 810a1be:	d131      	bne.n	810a224 <__gethex+0x38c>
 810a1c0:	b127      	cbz	r7, 810a1cc <__gethex+0x334>
 810a1c2:	4639      	mov	r1, r7
 810a1c4:	4620      	mov	r0, r4
 810a1c6:	f000 feb7 	bl	810af38 <__any_on>
 810a1ca:	4682      	mov	sl, r0
 810a1cc:	117b      	asrs	r3, r7, #5
 810a1ce:	2101      	movs	r1, #1
 810a1d0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 810a1d4:	f007 071f 	and.w	r7, r7, #31
 810a1d8:	fa01 f707 	lsl.w	r7, r1, r7
 810a1dc:	421f      	tst	r7, r3
 810a1de:	4629      	mov	r1, r5
 810a1e0:	4620      	mov	r0, r4
 810a1e2:	bf18      	it	ne
 810a1e4:	f04a 0a02 	orrne.w	sl, sl, #2
 810a1e8:	1b76      	subs	r6, r6, r5
 810a1ea:	f7ff fded 	bl	8109dc8 <rshift>
 810a1ee:	f8d8 5004 	ldr.w	r5, [r8, #4]
 810a1f2:	2702      	movs	r7, #2
 810a1f4:	f1ba 0f00 	cmp.w	sl, #0
 810a1f8:	d048      	beq.n	810a28c <__gethex+0x3f4>
 810a1fa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 810a1fe:	2b02      	cmp	r3, #2
 810a200:	d015      	beq.n	810a22e <__gethex+0x396>
 810a202:	2b03      	cmp	r3, #3
 810a204:	d017      	beq.n	810a236 <__gethex+0x39e>
 810a206:	2b01      	cmp	r3, #1
 810a208:	d109      	bne.n	810a21e <__gethex+0x386>
 810a20a:	f01a 0f02 	tst.w	sl, #2
 810a20e:	d006      	beq.n	810a21e <__gethex+0x386>
 810a210:	f8d9 0000 	ldr.w	r0, [r9]
 810a214:	ea4a 0a00 	orr.w	sl, sl, r0
 810a218:	f01a 0f01 	tst.w	sl, #1
 810a21c:	d10e      	bne.n	810a23c <__gethex+0x3a4>
 810a21e:	f047 0710 	orr.w	r7, r7, #16
 810a222:	e033      	b.n	810a28c <__gethex+0x3f4>
 810a224:	f04f 0a01 	mov.w	sl, #1
 810a228:	e7d0      	b.n	810a1cc <__gethex+0x334>
 810a22a:	2701      	movs	r7, #1
 810a22c:	e7e2      	b.n	810a1f4 <__gethex+0x35c>
 810a22e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810a230:	f1c3 0301 	rsb	r3, r3, #1
 810a234:	9315      	str	r3, [sp, #84]	; 0x54
 810a236:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810a238:	2b00      	cmp	r3, #0
 810a23a:	d0f0      	beq.n	810a21e <__gethex+0x386>
 810a23c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 810a240:	f104 0314 	add.w	r3, r4, #20
 810a244:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 810a248:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 810a24c:	f04f 0c00 	mov.w	ip, #0
 810a250:	4618      	mov	r0, r3
 810a252:	f853 2b04 	ldr.w	r2, [r3], #4
 810a256:	f1b2 3fff 	cmp.w	r2, #4294967295
 810a25a:	d01c      	beq.n	810a296 <__gethex+0x3fe>
 810a25c:	3201      	adds	r2, #1
 810a25e:	6002      	str	r2, [r0, #0]
 810a260:	2f02      	cmp	r7, #2
 810a262:	f104 0314 	add.w	r3, r4, #20
 810a266:	d13f      	bne.n	810a2e8 <__gethex+0x450>
 810a268:	f8d8 2000 	ldr.w	r2, [r8]
 810a26c:	3a01      	subs	r2, #1
 810a26e:	42b2      	cmp	r2, r6
 810a270:	d10a      	bne.n	810a288 <__gethex+0x3f0>
 810a272:	1171      	asrs	r1, r6, #5
 810a274:	2201      	movs	r2, #1
 810a276:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 810a27a:	f006 061f 	and.w	r6, r6, #31
 810a27e:	fa02 f606 	lsl.w	r6, r2, r6
 810a282:	421e      	tst	r6, r3
 810a284:	bf18      	it	ne
 810a286:	4617      	movne	r7, r2
 810a288:	f047 0720 	orr.w	r7, r7, #32
 810a28c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 810a28e:	601c      	str	r4, [r3, #0]
 810a290:	9b04      	ldr	r3, [sp, #16]
 810a292:	601d      	str	r5, [r3, #0]
 810a294:	e695      	b.n	8109fc2 <__gethex+0x12a>
 810a296:	4299      	cmp	r1, r3
 810a298:	f843 cc04 	str.w	ip, [r3, #-4]
 810a29c:	d8d8      	bhi.n	810a250 <__gethex+0x3b8>
 810a29e:	68a3      	ldr	r3, [r4, #8]
 810a2a0:	459b      	cmp	fp, r3
 810a2a2:	db19      	blt.n	810a2d8 <__gethex+0x440>
 810a2a4:	6861      	ldr	r1, [r4, #4]
 810a2a6:	ee18 0a10 	vmov	r0, s16
 810a2aa:	3101      	adds	r1, #1
 810a2ac:	f000 f9aa 	bl	810a604 <_Balloc>
 810a2b0:	4681      	mov	r9, r0
 810a2b2:	b918      	cbnz	r0, 810a2bc <__gethex+0x424>
 810a2b4:	4b1a      	ldr	r3, [pc, #104]	; (810a320 <__gethex+0x488>)
 810a2b6:	4602      	mov	r2, r0
 810a2b8:	2184      	movs	r1, #132	; 0x84
 810a2ba:	e6a8      	b.n	810a00e <__gethex+0x176>
 810a2bc:	6922      	ldr	r2, [r4, #16]
 810a2be:	3202      	adds	r2, #2
 810a2c0:	f104 010c 	add.w	r1, r4, #12
 810a2c4:	0092      	lsls	r2, r2, #2
 810a2c6:	300c      	adds	r0, #12
 810a2c8:	f000 f982 	bl	810a5d0 <memcpy>
 810a2cc:	4621      	mov	r1, r4
 810a2ce:	ee18 0a10 	vmov	r0, s16
 810a2d2:	f000 f9d7 	bl	810a684 <_Bfree>
 810a2d6:	464c      	mov	r4, r9
 810a2d8:	6923      	ldr	r3, [r4, #16]
 810a2da:	1c5a      	adds	r2, r3, #1
 810a2dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 810a2e0:	6122      	str	r2, [r4, #16]
 810a2e2:	2201      	movs	r2, #1
 810a2e4:	615a      	str	r2, [r3, #20]
 810a2e6:	e7bb      	b.n	810a260 <__gethex+0x3c8>
 810a2e8:	6922      	ldr	r2, [r4, #16]
 810a2ea:	455a      	cmp	r2, fp
 810a2ec:	dd0b      	ble.n	810a306 <__gethex+0x46e>
 810a2ee:	2101      	movs	r1, #1
 810a2f0:	4620      	mov	r0, r4
 810a2f2:	f7ff fd69 	bl	8109dc8 <rshift>
 810a2f6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 810a2fa:	3501      	adds	r5, #1
 810a2fc:	42ab      	cmp	r3, r5
 810a2fe:	f6ff aed0 	blt.w	810a0a2 <__gethex+0x20a>
 810a302:	2701      	movs	r7, #1
 810a304:	e7c0      	b.n	810a288 <__gethex+0x3f0>
 810a306:	f016 061f 	ands.w	r6, r6, #31
 810a30a:	d0fa      	beq.n	810a302 <__gethex+0x46a>
 810a30c:	449a      	add	sl, r3
 810a30e:	f1c6 0620 	rsb	r6, r6, #32
 810a312:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 810a316:	f000 fa6b 	bl	810a7f0 <__hi0bits>
 810a31a:	42b0      	cmp	r0, r6
 810a31c:	dbe7      	blt.n	810a2ee <__gethex+0x456>
 810a31e:	e7f0      	b.n	810a302 <__gethex+0x46a>
 810a320:	0810ba54 	.word	0x0810ba54

0810a324 <L_shift>:
 810a324:	f1c2 0208 	rsb	r2, r2, #8
 810a328:	0092      	lsls	r2, r2, #2
 810a32a:	b570      	push	{r4, r5, r6, lr}
 810a32c:	f1c2 0620 	rsb	r6, r2, #32
 810a330:	6843      	ldr	r3, [r0, #4]
 810a332:	6804      	ldr	r4, [r0, #0]
 810a334:	fa03 f506 	lsl.w	r5, r3, r6
 810a338:	432c      	orrs	r4, r5
 810a33a:	40d3      	lsrs	r3, r2
 810a33c:	6004      	str	r4, [r0, #0]
 810a33e:	f840 3f04 	str.w	r3, [r0, #4]!
 810a342:	4288      	cmp	r0, r1
 810a344:	d3f4      	bcc.n	810a330 <L_shift+0xc>
 810a346:	bd70      	pop	{r4, r5, r6, pc}

0810a348 <__match>:
 810a348:	b530      	push	{r4, r5, lr}
 810a34a:	6803      	ldr	r3, [r0, #0]
 810a34c:	3301      	adds	r3, #1
 810a34e:	f811 4b01 	ldrb.w	r4, [r1], #1
 810a352:	b914      	cbnz	r4, 810a35a <__match+0x12>
 810a354:	6003      	str	r3, [r0, #0]
 810a356:	2001      	movs	r0, #1
 810a358:	bd30      	pop	{r4, r5, pc}
 810a35a:	f813 2b01 	ldrb.w	r2, [r3], #1
 810a35e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 810a362:	2d19      	cmp	r5, #25
 810a364:	bf98      	it	ls
 810a366:	3220      	addls	r2, #32
 810a368:	42a2      	cmp	r2, r4
 810a36a:	d0f0      	beq.n	810a34e <__match+0x6>
 810a36c:	2000      	movs	r0, #0
 810a36e:	e7f3      	b.n	810a358 <__match+0x10>

0810a370 <__hexnan>:
 810a370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a374:	680b      	ldr	r3, [r1, #0]
 810a376:	6801      	ldr	r1, [r0, #0]
 810a378:	115e      	asrs	r6, r3, #5
 810a37a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 810a37e:	f013 031f 	ands.w	r3, r3, #31
 810a382:	b087      	sub	sp, #28
 810a384:	bf18      	it	ne
 810a386:	3604      	addne	r6, #4
 810a388:	2500      	movs	r5, #0
 810a38a:	1f37      	subs	r7, r6, #4
 810a38c:	4682      	mov	sl, r0
 810a38e:	4690      	mov	r8, r2
 810a390:	9301      	str	r3, [sp, #4]
 810a392:	f846 5c04 	str.w	r5, [r6, #-4]
 810a396:	46b9      	mov	r9, r7
 810a398:	463c      	mov	r4, r7
 810a39a:	9502      	str	r5, [sp, #8]
 810a39c:	46ab      	mov	fp, r5
 810a39e:	784a      	ldrb	r2, [r1, #1]
 810a3a0:	1c4b      	adds	r3, r1, #1
 810a3a2:	9303      	str	r3, [sp, #12]
 810a3a4:	b342      	cbz	r2, 810a3f8 <__hexnan+0x88>
 810a3a6:	4610      	mov	r0, r2
 810a3a8:	9105      	str	r1, [sp, #20]
 810a3aa:	9204      	str	r2, [sp, #16]
 810a3ac:	f7ff fd5e 	bl	8109e6c <__hexdig_fun>
 810a3b0:	2800      	cmp	r0, #0
 810a3b2:	d14f      	bne.n	810a454 <__hexnan+0xe4>
 810a3b4:	9a04      	ldr	r2, [sp, #16]
 810a3b6:	9905      	ldr	r1, [sp, #20]
 810a3b8:	2a20      	cmp	r2, #32
 810a3ba:	d818      	bhi.n	810a3ee <__hexnan+0x7e>
 810a3bc:	9b02      	ldr	r3, [sp, #8]
 810a3be:	459b      	cmp	fp, r3
 810a3c0:	dd13      	ble.n	810a3ea <__hexnan+0x7a>
 810a3c2:	454c      	cmp	r4, r9
 810a3c4:	d206      	bcs.n	810a3d4 <__hexnan+0x64>
 810a3c6:	2d07      	cmp	r5, #7
 810a3c8:	dc04      	bgt.n	810a3d4 <__hexnan+0x64>
 810a3ca:	462a      	mov	r2, r5
 810a3cc:	4649      	mov	r1, r9
 810a3ce:	4620      	mov	r0, r4
 810a3d0:	f7ff ffa8 	bl	810a324 <L_shift>
 810a3d4:	4544      	cmp	r4, r8
 810a3d6:	d950      	bls.n	810a47a <__hexnan+0x10a>
 810a3d8:	2300      	movs	r3, #0
 810a3da:	f1a4 0904 	sub.w	r9, r4, #4
 810a3de:	f844 3c04 	str.w	r3, [r4, #-4]
 810a3e2:	f8cd b008 	str.w	fp, [sp, #8]
 810a3e6:	464c      	mov	r4, r9
 810a3e8:	461d      	mov	r5, r3
 810a3ea:	9903      	ldr	r1, [sp, #12]
 810a3ec:	e7d7      	b.n	810a39e <__hexnan+0x2e>
 810a3ee:	2a29      	cmp	r2, #41	; 0x29
 810a3f0:	d156      	bne.n	810a4a0 <__hexnan+0x130>
 810a3f2:	3102      	adds	r1, #2
 810a3f4:	f8ca 1000 	str.w	r1, [sl]
 810a3f8:	f1bb 0f00 	cmp.w	fp, #0
 810a3fc:	d050      	beq.n	810a4a0 <__hexnan+0x130>
 810a3fe:	454c      	cmp	r4, r9
 810a400:	d206      	bcs.n	810a410 <__hexnan+0xa0>
 810a402:	2d07      	cmp	r5, #7
 810a404:	dc04      	bgt.n	810a410 <__hexnan+0xa0>
 810a406:	462a      	mov	r2, r5
 810a408:	4649      	mov	r1, r9
 810a40a:	4620      	mov	r0, r4
 810a40c:	f7ff ff8a 	bl	810a324 <L_shift>
 810a410:	4544      	cmp	r4, r8
 810a412:	d934      	bls.n	810a47e <__hexnan+0x10e>
 810a414:	f1a8 0204 	sub.w	r2, r8, #4
 810a418:	4623      	mov	r3, r4
 810a41a:	f853 1b04 	ldr.w	r1, [r3], #4
 810a41e:	f842 1f04 	str.w	r1, [r2, #4]!
 810a422:	429f      	cmp	r7, r3
 810a424:	d2f9      	bcs.n	810a41a <__hexnan+0xaa>
 810a426:	1b3b      	subs	r3, r7, r4
 810a428:	f023 0303 	bic.w	r3, r3, #3
 810a42c:	3304      	adds	r3, #4
 810a42e:	3401      	adds	r4, #1
 810a430:	3e03      	subs	r6, #3
 810a432:	42b4      	cmp	r4, r6
 810a434:	bf88      	it	hi
 810a436:	2304      	movhi	r3, #4
 810a438:	4443      	add	r3, r8
 810a43a:	2200      	movs	r2, #0
 810a43c:	f843 2b04 	str.w	r2, [r3], #4
 810a440:	429f      	cmp	r7, r3
 810a442:	d2fb      	bcs.n	810a43c <__hexnan+0xcc>
 810a444:	683b      	ldr	r3, [r7, #0]
 810a446:	b91b      	cbnz	r3, 810a450 <__hexnan+0xe0>
 810a448:	4547      	cmp	r7, r8
 810a44a:	d127      	bne.n	810a49c <__hexnan+0x12c>
 810a44c:	2301      	movs	r3, #1
 810a44e:	603b      	str	r3, [r7, #0]
 810a450:	2005      	movs	r0, #5
 810a452:	e026      	b.n	810a4a2 <__hexnan+0x132>
 810a454:	3501      	adds	r5, #1
 810a456:	2d08      	cmp	r5, #8
 810a458:	f10b 0b01 	add.w	fp, fp, #1
 810a45c:	dd06      	ble.n	810a46c <__hexnan+0xfc>
 810a45e:	4544      	cmp	r4, r8
 810a460:	d9c3      	bls.n	810a3ea <__hexnan+0x7a>
 810a462:	2300      	movs	r3, #0
 810a464:	f844 3c04 	str.w	r3, [r4, #-4]
 810a468:	2501      	movs	r5, #1
 810a46a:	3c04      	subs	r4, #4
 810a46c:	6822      	ldr	r2, [r4, #0]
 810a46e:	f000 000f 	and.w	r0, r0, #15
 810a472:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 810a476:	6022      	str	r2, [r4, #0]
 810a478:	e7b7      	b.n	810a3ea <__hexnan+0x7a>
 810a47a:	2508      	movs	r5, #8
 810a47c:	e7b5      	b.n	810a3ea <__hexnan+0x7a>
 810a47e:	9b01      	ldr	r3, [sp, #4]
 810a480:	2b00      	cmp	r3, #0
 810a482:	d0df      	beq.n	810a444 <__hexnan+0xd4>
 810a484:	f04f 32ff 	mov.w	r2, #4294967295
 810a488:	f1c3 0320 	rsb	r3, r3, #32
 810a48c:	fa22 f303 	lsr.w	r3, r2, r3
 810a490:	f856 2c04 	ldr.w	r2, [r6, #-4]
 810a494:	401a      	ands	r2, r3
 810a496:	f846 2c04 	str.w	r2, [r6, #-4]
 810a49a:	e7d3      	b.n	810a444 <__hexnan+0xd4>
 810a49c:	3f04      	subs	r7, #4
 810a49e:	e7d1      	b.n	810a444 <__hexnan+0xd4>
 810a4a0:	2004      	movs	r0, #4
 810a4a2:	b007      	add	sp, #28
 810a4a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810a4a8 <_localeconv_r>:
 810a4a8:	4800      	ldr	r0, [pc, #0]	; (810a4ac <_localeconv_r+0x4>)
 810a4aa:	4770      	bx	lr
 810a4ac:	100001b8 	.word	0x100001b8

0810a4b0 <_lseek_r>:
 810a4b0:	b538      	push	{r3, r4, r5, lr}
 810a4b2:	4d07      	ldr	r5, [pc, #28]	; (810a4d0 <_lseek_r+0x20>)
 810a4b4:	4604      	mov	r4, r0
 810a4b6:	4608      	mov	r0, r1
 810a4b8:	4611      	mov	r1, r2
 810a4ba:	2200      	movs	r2, #0
 810a4bc:	602a      	str	r2, [r5, #0]
 810a4be:	461a      	mov	r2, r3
 810a4c0:	f7f7 feec 	bl	810229c <_lseek>
 810a4c4:	1c43      	adds	r3, r0, #1
 810a4c6:	d102      	bne.n	810a4ce <_lseek_r+0x1e>
 810a4c8:	682b      	ldr	r3, [r5, #0]
 810a4ca:	b103      	cbz	r3, 810a4ce <_lseek_r+0x1e>
 810a4cc:	6023      	str	r3, [r4, #0]
 810a4ce:	bd38      	pop	{r3, r4, r5, pc}
 810a4d0:	1003edd4 	.word	0x1003edd4

0810a4d4 <__swhatbuf_r>:
 810a4d4:	b570      	push	{r4, r5, r6, lr}
 810a4d6:	460e      	mov	r6, r1
 810a4d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810a4dc:	2900      	cmp	r1, #0
 810a4de:	b096      	sub	sp, #88	; 0x58
 810a4e0:	4614      	mov	r4, r2
 810a4e2:	461d      	mov	r5, r3
 810a4e4:	da07      	bge.n	810a4f6 <__swhatbuf_r+0x22>
 810a4e6:	2300      	movs	r3, #0
 810a4e8:	602b      	str	r3, [r5, #0]
 810a4ea:	89b3      	ldrh	r3, [r6, #12]
 810a4ec:	061a      	lsls	r2, r3, #24
 810a4ee:	d410      	bmi.n	810a512 <__swhatbuf_r+0x3e>
 810a4f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 810a4f4:	e00e      	b.n	810a514 <__swhatbuf_r+0x40>
 810a4f6:	466a      	mov	r2, sp
 810a4f8:	f001 f86e 	bl	810b5d8 <_fstat_r>
 810a4fc:	2800      	cmp	r0, #0
 810a4fe:	dbf2      	blt.n	810a4e6 <__swhatbuf_r+0x12>
 810a500:	9a01      	ldr	r2, [sp, #4]
 810a502:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 810a506:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 810a50a:	425a      	negs	r2, r3
 810a50c:	415a      	adcs	r2, r3
 810a50e:	602a      	str	r2, [r5, #0]
 810a510:	e7ee      	b.n	810a4f0 <__swhatbuf_r+0x1c>
 810a512:	2340      	movs	r3, #64	; 0x40
 810a514:	2000      	movs	r0, #0
 810a516:	6023      	str	r3, [r4, #0]
 810a518:	b016      	add	sp, #88	; 0x58
 810a51a:	bd70      	pop	{r4, r5, r6, pc}

0810a51c <__smakebuf_r>:
 810a51c:	898b      	ldrh	r3, [r1, #12]
 810a51e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 810a520:	079d      	lsls	r5, r3, #30
 810a522:	4606      	mov	r6, r0
 810a524:	460c      	mov	r4, r1
 810a526:	d507      	bpl.n	810a538 <__smakebuf_r+0x1c>
 810a528:	f104 0347 	add.w	r3, r4, #71	; 0x47
 810a52c:	6023      	str	r3, [r4, #0]
 810a52e:	6123      	str	r3, [r4, #16]
 810a530:	2301      	movs	r3, #1
 810a532:	6163      	str	r3, [r4, #20]
 810a534:	b002      	add	sp, #8
 810a536:	bd70      	pop	{r4, r5, r6, pc}
 810a538:	ab01      	add	r3, sp, #4
 810a53a:	466a      	mov	r2, sp
 810a53c:	f7ff ffca 	bl	810a4d4 <__swhatbuf_r>
 810a540:	9900      	ldr	r1, [sp, #0]
 810a542:	4605      	mov	r5, r0
 810a544:	4630      	mov	r0, r6
 810a546:	f7fc fd91 	bl	810706c <_malloc_r>
 810a54a:	b948      	cbnz	r0, 810a560 <__smakebuf_r+0x44>
 810a54c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810a550:	059a      	lsls	r2, r3, #22
 810a552:	d4ef      	bmi.n	810a534 <__smakebuf_r+0x18>
 810a554:	f023 0303 	bic.w	r3, r3, #3
 810a558:	f043 0302 	orr.w	r3, r3, #2
 810a55c:	81a3      	strh	r3, [r4, #12]
 810a55e:	e7e3      	b.n	810a528 <__smakebuf_r+0xc>
 810a560:	4b0d      	ldr	r3, [pc, #52]	; (810a598 <__smakebuf_r+0x7c>)
 810a562:	62b3      	str	r3, [r6, #40]	; 0x28
 810a564:	89a3      	ldrh	r3, [r4, #12]
 810a566:	6020      	str	r0, [r4, #0]
 810a568:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810a56c:	81a3      	strh	r3, [r4, #12]
 810a56e:	9b00      	ldr	r3, [sp, #0]
 810a570:	6163      	str	r3, [r4, #20]
 810a572:	9b01      	ldr	r3, [sp, #4]
 810a574:	6120      	str	r0, [r4, #16]
 810a576:	b15b      	cbz	r3, 810a590 <__smakebuf_r+0x74>
 810a578:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810a57c:	4630      	mov	r0, r6
 810a57e:	f001 f83d 	bl	810b5fc <_isatty_r>
 810a582:	b128      	cbz	r0, 810a590 <__smakebuf_r+0x74>
 810a584:	89a3      	ldrh	r3, [r4, #12]
 810a586:	f023 0303 	bic.w	r3, r3, #3
 810a58a:	f043 0301 	orr.w	r3, r3, #1
 810a58e:	81a3      	strh	r3, [r4, #12]
 810a590:	89a0      	ldrh	r0, [r4, #12]
 810a592:	4305      	orrs	r5, r0
 810a594:	81a5      	strh	r5, [r4, #12]
 810a596:	e7cd      	b.n	810a534 <__smakebuf_r+0x18>
 810a598:	08106dc9 	.word	0x08106dc9

0810a59c <malloc>:
 810a59c:	4b02      	ldr	r3, [pc, #8]	; (810a5a8 <malloc+0xc>)
 810a59e:	4601      	mov	r1, r0
 810a5a0:	6818      	ldr	r0, [r3, #0]
 810a5a2:	f7fc bd63 	b.w	810706c <_malloc_r>
 810a5a6:	bf00      	nop
 810a5a8:	10000060 	.word	0x10000060

0810a5ac <__ascii_mbtowc>:
 810a5ac:	b082      	sub	sp, #8
 810a5ae:	b901      	cbnz	r1, 810a5b2 <__ascii_mbtowc+0x6>
 810a5b0:	a901      	add	r1, sp, #4
 810a5b2:	b142      	cbz	r2, 810a5c6 <__ascii_mbtowc+0x1a>
 810a5b4:	b14b      	cbz	r3, 810a5ca <__ascii_mbtowc+0x1e>
 810a5b6:	7813      	ldrb	r3, [r2, #0]
 810a5b8:	600b      	str	r3, [r1, #0]
 810a5ba:	7812      	ldrb	r2, [r2, #0]
 810a5bc:	1e10      	subs	r0, r2, #0
 810a5be:	bf18      	it	ne
 810a5c0:	2001      	movne	r0, #1
 810a5c2:	b002      	add	sp, #8
 810a5c4:	4770      	bx	lr
 810a5c6:	4610      	mov	r0, r2
 810a5c8:	e7fb      	b.n	810a5c2 <__ascii_mbtowc+0x16>
 810a5ca:	f06f 0001 	mvn.w	r0, #1
 810a5ce:	e7f8      	b.n	810a5c2 <__ascii_mbtowc+0x16>

0810a5d0 <memcpy>:
 810a5d0:	440a      	add	r2, r1
 810a5d2:	4291      	cmp	r1, r2
 810a5d4:	f100 33ff 	add.w	r3, r0, #4294967295
 810a5d8:	d100      	bne.n	810a5dc <memcpy+0xc>
 810a5da:	4770      	bx	lr
 810a5dc:	b510      	push	{r4, lr}
 810a5de:	f811 4b01 	ldrb.w	r4, [r1], #1
 810a5e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 810a5e6:	4291      	cmp	r1, r2
 810a5e8:	d1f9      	bne.n	810a5de <memcpy+0xe>
 810a5ea:	bd10      	pop	{r4, pc}

0810a5ec <__malloc_lock>:
 810a5ec:	4801      	ldr	r0, [pc, #4]	; (810a5f4 <__malloc_lock+0x8>)
 810a5ee:	f7fc bce2 	b.w	8106fb6 <__retarget_lock_acquire_recursive>
 810a5f2:	bf00      	nop
 810a5f4:	1003edcc 	.word	0x1003edcc

0810a5f8 <__malloc_unlock>:
 810a5f8:	4801      	ldr	r0, [pc, #4]	; (810a600 <__malloc_unlock+0x8>)
 810a5fa:	f7fc bcdd 	b.w	8106fb8 <__retarget_lock_release_recursive>
 810a5fe:	bf00      	nop
 810a600:	1003edcc 	.word	0x1003edcc

0810a604 <_Balloc>:
 810a604:	b570      	push	{r4, r5, r6, lr}
 810a606:	6a46      	ldr	r6, [r0, #36]	; 0x24
 810a608:	4604      	mov	r4, r0
 810a60a:	460d      	mov	r5, r1
 810a60c:	b976      	cbnz	r6, 810a62c <_Balloc+0x28>
 810a60e:	2010      	movs	r0, #16
 810a610:	f7ff ffc4 	bl	810a59c <malloc>
 810a614:	4602      	mov	r2, r0
 810a616:	6260      	str	r0, [r4, #36]	; 0x24
 810a618:	b920      	cbnz	r0, 810a624 <_Balloc+0x20>
 810a61a:	4b18      	ldr	r3, [pc, #96]	; (810a67c <_Balloc+0x78>)
 810a61c:	4818      	ldr	r0, [pc, #96]	; (810a680 <_Balloc+0x7c>)
 810a61e:	2166      	movs	r1, #102	; 0x66
 810a620:	f000 ffaa 	bl	810b578 <__assert_func>
 810a624:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810a628:	6006      	str	r6, [r0, #0]
 810a62a:	60c6      	str	r6, [r0, #12]
 810a62c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 810a62e:	68f3      	ldr	r3, [r6, #12]
 810a630:	b183      	cbz	r3, 810a654 <_Balloc+0x50>
 810a632:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810a634:	68db      	ldr	r3, [r3, #12]
 810a636:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 810a63a:	b9b8      	cbnz	r0, 810a66c <_Balloc+0x68>
 810a63c:	2101      	movs	r1, #1
 810a63e:	fa01 f605 	lsl.w	r6, r1, r5
 810a642:	1d72      	adds	r2, r6, #5
 810a644:	0092      	lsls	r2, r2, #2
 810a646:	4620      	mov	r0, r4
 810a648:	f000 fc97 	bl	810af7a <_calloc_r>
 810a64c:	b160      	cbz	r0, 810a668 <_Balloc+0x64>
 810a64e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 810a652:	e00e      	b.n	810a672 <_Balloc+0x6e>
 810a654:	2221      	movs	r2, #33	; 0x21
 810a656:	2104      	movs	r1, #4
 810a658:	4620      	mov	r0, r4
 810a65a:	f000 fc8e 	bl	810af7a <_calloc_r>
 810a65e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810a660:	60f0      	str	r0, [r6, #12]
 810a662:	68db      	ldr	r3, [r3, #12]
 810a664:	2b00      	cmp	r3, #0
 810a666:	d1e4      	bne.n	810a632 <_Balloc+0x2e>
 810a668:	2000      	movs	r0, #0
 810a66a:	bd70      	pop	{r4, r5, r6, pc}
 810a66c:	6802      	ldr	r2, [r0, #0]
 810a66e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 810a672:	2300      	movs	r3, #0
 810a674:	e9c0 3303 	strd	r3, r3, [r0, #12]
 810a678:	e7f7      	b.n	810a66a <_Balloc+0x66>
 810a67a:	bf00      	nop
 810a67c:	0810b9de 	.word	0x0810b9de
 810a680:	0810bae4 	.word	0x0810bae4

0810a684 <_Bfree>:
 810a684:	b570      	push	{r4, r5, r6, lr}
 810a686:	6a46      	ldr	r6, [r0, #36]	; 0x24
 810a688:	4605      	mov	r5, r0
 810a68a:	460c      	mov	r4, r1
 810a68c:	b976      	cbnz	r6, 810a6ac <_Bfree+0x28>
 810a68e:	2010      	movs	r0, #16
 810a690:	f7ff ff84 	bl	810a59c <malloc>
 810a694:	4602      	mov	r2, r0
 810a696:	6268      	str	r0, [r5, #36]	; 0x24
 810a698:	b920      	cbnz	r0, 810a6a4 <_Bfree+0x20>
 810a69a:	4b09      	ldr	r3, [pc, #36]	; (810a6c0 <_Bfree+0x3c>)
 810a69c:	4809      	ldr	r0, [pc, #36]	; (810a6c4 <_Bfree+0x40>)
 810a69e:	218a      	movs	r1, #138	; 0x8a
 810a6a0:	f000 ff6a 	bl	810b578 <__assert_func>
 810a6a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810a6a8:	6006      	str	r6, [r0, #0]
 810a6aa:	60c6      	str	r6, [r0, #12]
 810a6ac:	b13c      	cbz	r4, 810a6be <_Bfree+0x3a>
 810a6ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 810a6b0:	6862      	ldr	r2, [r4, #4]
 810a6b2:	68db      	ldr	r3, [r3, #12]
 810a6b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 810a6b8:	6021      	str	r1, [r4, #0]
 810a6ba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 810a6be:	bd70      	pop	{r4, r5, r6, pc}
 810a6c0:	0810b9de 	.word	0x0810b9de
 810a6c4:	0810bae4 	.word	0x0810bae4

0810a6c8 <__multadd>:
 810a6c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810a6cc:	690e      	ldr	r6, [r1, #16]
 810a6ce:	4607      	mov	r7, r0
 810a6d0:	4698      	mov	r8, r3
 810a6d2:	460c      	mov	r4, r1
 810a6d4:	f101 0014 	add.w	r0, r1, #20
 810a6d8:	2300      	movs	r3, #0
 810a6da:	6805      	ldr	r5, [r0, #0]
 810a6dc:	b2a9      	uxth	r1, r5
 810a6de:	fb02 8101 	mla	r1, r2, r1, r8
 810a6e2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 810a6e6:	0c2d      	lsrs	r5, r5, #16
 810a6e8:	fb02 c505 	mla	r5, r2, r5, ip
 810a6ec:	b289      	uxth	r1, r1
 810a6ee:	3301      	adds	r3, #1
 810a6f0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 810a6f4:	429e      	cmp	r6, r3
 810a6f6:	f840 1b04 	str.w	r1, [r0], #4
 810a6fa:	ea4f 4815 	mov.w	r8, r5, lsr #16
 810a6fe:	dcec      	bgt.n	810a6da <__multadd+0x12>
 810a700:	f1b8 0f00 	cmp.w	r8, #0
 810a704:	d022      	beq.n	810a74c <__multadd+0x84>
 810a706:	68a3      	ldr	r3, [r4, #8]
 810a708:	42b3      	cmp	r3, r6
 810a70a:	dc19      	bgt.n	810a740 <__multadd+0x78>
 810a70c:	6861      	ldr	r1, [r4, #4]
 810a70e:	4638      	mov	r0, r7
 810a710:	3101      	adds	r1, #1
 810a712:	f7ff ff77 	bl	810a604 <_Balloc>
 810a716:	4605      	mov	r5, r0
 810a718:	b928      	cbnz	r0, 810a726 <__multadd+0x5e>
 810a71a:	4602      	mov	r2, r0
 810a71c:	4b0d      	ldr	r3, [pc, #52]	; (810a754 <__multadd+0x8c>)
 810a71e:	480e      	ldr	r0, [pc, #56]	; (810a758 <__multadd+0x90>)
 810a720:	21b5      	movs	r1, #181	; 0xb5
 810a722:	f000 ff29 	bl	810b578 <__assert_func>
 810a726:	6922      	ldr	r2, [r4, #16]
 810a728:	3202      	adds	r2, #2
 810a72a:	f104 010c 	add.w	r1, r4, #12
 810a72e:	0092      	lsls	r2, r2, #2
 810a730:	300c      	adds	r0, #12
 810a732:	f7ff ff4d 	bl	810a5d0 <memcpy>
 810a736:	4621      	mov	r1, r4
 810a738:	4638      	mov	r0, r7
 810a73a:	f7ff ffa3 	bl	810a684 <_Bfree>
 810a73e:	462c      	mov	r4, r5
 810a740:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 810a744:	3601      	adds	r6, #1
 810a746:	f8c3 8014 	str.w	r8, [r3, #20]
 810a74a:	6126      	str	r6, [r4, #16]
 810a74c:	4620      	mov	r0, r4
 810a74e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810a752:	bf00      	nop
 810a754:	0810ba54 	.word	0x0810ba54
 810a758:	0810bae4 	.word	0x0810bae4

0810a75c <__s2b>:
 810a75c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810a760:	460c      	mov	r4, r1
 810a762:	4615      	mov	r5, r2
 810a764:	461f      	mov	r7, r3
 810a766:	2209      	movs	r2, #9
 810a768:	3308      	adds	r3, #8
 810a76a:	4606      	mov	r6, r0
 810a76c:	fb93 f3f2 	sdiv	r3, r3, r2
 810a770:	2100      	movs	r1, #0
 810a772:	2201      	movs	r2, #1
 810a774:	429a      	cmp	r2, r3
 810a776:	db09      	blt.n	810a78c <__s2b+0x30>
 810a778:	4630      	mov	r0, r6
 810a77a:	f7ff ff43 	bl	810a604 <_Balloc>
 810a77e:	b940      	cbnz	r0, 810a792 <__s2b+0x36>
 810a780:	4602      	mov	r2, r0
 810a782:	4b19      	ldr	r3, [pc, #100]	; (810a7e8 <__s2b+0x8c>)
 810a784:	4819      	ldr	r0, [pc, #100]	; (810a7ec <__s2b+0x90>)
 810a786:	21ce      	movs	r1, #206	; 0xce
 810a788:	f000 fef6 	bl	810b578 <__assert_func>
 810a78c:	0052      	lsls	r2, r2, #1
 810a78e:	3101      	adds	r1, #1
 810a790:	e7f0      	b.n	810a774 <__s2b+0x18>
 810a792:	9b08      	ldr	r3, [sp, #32]
 810a794:	6143      	str	r3, [r0, #20]
 810a796:	2d09      	cmp	r5, #9
 810a798:	f04f 0301 	mov.w	r3, #1
 810a79c:	6103      	str	r3, [r0, #16]
 810a79e:	dd16      	ble.n	810a7ce <__s2b+0x72>
 810a7a0:	f104 0909 	add.w	r9, r4, #9
 810a7a4:	46c8      	mov	r8, r9
 810a7a6:	442c      	add	r4, r5
 810a7a8:	f818 3b01 	ldrb.w	r3, [r8], #1
 810a7ac:	4601      	mov	r1, r0
 810a7ae:	3b30      	subs	r3, #48	; 0x30
 810a7b0:	220a      	movs	r2, #10
 810a7b2:	4630      	mov	r0, r6
 810a7b4:	f7ff ff88 	bl	810a6c8 <__multadd>
 810a7b8:	45a0      	cmp	r8, r4
 810a7ba:	d1f5      	bne.n	810a7a8 <__s2b+0x4c>
 810a7bc:	f1a5 0408 	sub.w	r4, r5, #8
 810a7c0:	444c      	add	r4, r9
 810a7c2:	1b2d      	subs	r5, r5, r4
 810a7c4:	1963      	adds	r3, r4, r5
 810a7c6:	42bb      	cmp	r3, r7
 810a7c8:	db04      	blt.n	810a7d4 <__s2b+0x78>
 810a7ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810a7ce:	340a      	adds	r4, #10
 810a7d0:	2509      	movs	r5, #9
 810a7d2:	e7f6      	b.n	810a7c2 <__s2b+0x66>
 810a7d4:	f814 3b01 	ldrb.w	r3, [r4], #1
 810a7d8:	4601      	mov	r1, r0
 810a7da:	3b30      	subs	r3, #48	; 0x30
 810a7dc:	220a      	movs	r2, #10
 810a7de:	4630      	mov	r0, r6
 810a7e0:	f7ff ff72 	bl	810a6c8 <__multadd>
 810a7e4:	e7ee      	b.n	810a7c4 <__s2b+0x68>
 810a7e6:	bf00      	nop
 810a7e8:	0810ba54 	.word	0x0810ba54
 810a7ec:	0810bae4 	.word	0x0810bae4

0810a7f0 <__hi0bits>:
 810a7f0:	0c03      	lsrs	r3, r0, #16
 810a7f2:	041b      	lsls	r3, r3, #16
 810a7f4:	b9d3      	cbnz	r3, 810a82c <__hi0bits+0x3c>
 810a7f6:	0400      	lsls	r0, r0, #16
 810a7f8:	2310      	movs	r3, #16
 810a7fa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 810a7fe:	bf04      	itt	eq
 810a800:	0200      	lsleq	r0, r0, #8
 810a802:	3308      	addeq	r3, #8
 810a804:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 810a808:	bf04      	itt	eq
 810a80a:	0100      	lsleq	r0, r0, #4
 810a80c:	3304      	addeq	r3, #4
 810a80e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 810a812:	bf04      	itt	eq
 810a814:	0080      	lsleq	r0, r0, #2
 810a816:	3302      	addeq	r3, #2
 810a818:	2800      	cmp	r0, #0
 810a81a:	db05      	blt.n	810a828 <__hi0bits+0x38>
 810a81c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 810a820:	f103 0301 	add.w	r3, r3, #1
 810a824:	bf08      	it	eq
 810a826:	2320      	moveq	r3, #32
 810a828:	4618      	mov	r0, r3
 810a82a:	4770      	bx	lr
 810a82c:	2300      	movs	r3, #0
 810a82e:	e7e4      	b.n	810a7fa <__hi0bits+0xa>

0810a830 <__lo0bits>:
 810a830:	6803      	ldr	r3, [r0, #0]
 810a832:	f013 0207 	ands.w	r2, r3, #7
 810a836:	4601      	mov	r1, r0
 810a838:	d00b      	beq.n	810a852 <__lo0bits+0x22>
 810a83a:	07da      	lsls	r2, r3, #31
 810a83c:	d424      	bmi.n	810a888 <__lo0bits+0x58>
 810a83e:	0798      	lsls	r0, r3, #30
 810a840:	bf49      	itett	mi
 810a842:	085b      	lsrmi	r3, r3, #1
 810a844:	089b      	lsrpl	r3, r3, #2
 810a846:	2001      	movmi	r0, #1
 810a848:	600b      	strmi	r3, [r1, #0]
 810a84a:	bf5c      	itt	pl
 810a84c:	600b      	strpl	r3, [r1, #0]
 810a84e:	2002      	movpl	r0, #2
 810a850:	4770      	bx	lr
 810a852:	b298      	uxth	r0, r3
 810a854:	b9b0      	cbnz	r0, 810a884 <__lo0bits+0x54>
 810a856:	0c1b      	lsrs	r3, r3, #16
 810a858:	2010      	movs	r0, #16
 810a85a:	f013 0fff 	tst.w	r3, #255	; 0xff
 810a85e:	bf04      	itt	eq
 810a860:	0a1b      	lsreq	r3, r3, #8
 810a862:	3008      	addeq	r0, #8
 810a864:	071a      	lsls	r2, r3, #28
 810a866:	bf04      	itt	eq
 810a868:	091b      	lsreq	r3, r3, #4
 810a86a:	3004      	addeq	r0, #4
 810a86c:	079a      	lsls	r2, r3, #30
 810a86e:	bf04      	itt	eq
 810a870:	089b      	lsreq	r3, r3, #2
 810a872:	3002      	addeq	r0, #2
 810a874:	07da      	lsls	r2, r3, #31
 810a876:	d403      	bmi.n	810a880 <__lo0bits+0x50>
 810a878:	085b      	lsrs	r3, r3, #1
 810a87a:	f100 0001 	add.w	r0, r0, #1
 810a87e:	d005      	beq.n	810a88c <__lo0bits+0x5c>
 810a880:	600b      	str	r3, [r1, #0]
 810a882:	4770      	bx	lr
 810a884:	4610      	mov	r0, r2
 810a886:	e7e8      	b.n	810a85a <__lo0bits+0x2a>
 810a888:	2000      	movs	r0, #0
 810a88a:	4770      	bx	lr
 810a88c:	2020      	movs	r0, #32
 810a88e:	4770      	bx	lr

0810a890 <__i2b>:
 810a890:	b510      	push	{r4, lr}
 810a892:	460c      	mov	r4, r1
 810a894:	2101      	movs	r1, #1
 810a896:	f7ff feb5 	bl	810a604 <_Balloc>
 810a89a:	4602      	mov	r2, r0
 810a89c:	b928      	cbnz	r0, 810a8aa <__i2b+0x1a>
 810a89e:	4b05      	ldr	r3, [pc, #20]	; (810a8b4 <__i2b+0x24>)
 810a8a0:	4805      	ldr	r0, [pc, #20]	; (810a8b8 <__i2b+0x28>)
 810a8a2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 810a8a6:	f000 fe67 	bl	810b578 <__assert_func>
 810a8aa:	2301      	movs	r3, #1
 810a8ac:	6144      	str	r4, [r0, #20]
 810a8ae:	6103      	str	r3, [r0, #16]
 810a8b0:	bd10      	pop	{r4, pc}
 810a8b2:	bf00      	nop
 810a8b4:	0810ba54 	.word	0x0810ba54
 810a8b8:	0810bae4 	.word	0x0810bae4

0810a8bc <__multiply>:
 810a8bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a8c0:	4614      	mov	r4, r2
 810a8c2:	690a      	ldr	r2, [r1, #16]
 810a8c4:	6923      	ldr	r3, [r4, #16]
 810a8c6:	429a      	cmp	r2, r3
 810a8c8:	bfb8      	it	lt
 810a8ca:	460b      	movlt	r3, r1
 810a8cc:	460d      	mov	r5, r1
 810a8ce:	bfbc      	itt	lt
 810a8d0:	4625      	movlt	r5, r4
 810a8d2:	461c      	movlt	r4, r3
 810a8d4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 810a8d8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 810a8dc:	68ab      	ldr	r3, [r5, #8]
 810a8de:	6869      	ldr	r1, [r5, #4]
 810a8e0:	eb0a 0709 	add.w	r7, sl, r9
 810a8e4:	42bb      	cmp	r3, r7
 810a8e6:	b085      	sub	sp, #20
 810a8e8:	bfb8      	it	lt
 810a8ea:	3101      	addlt	r1, #1
 810a8ec:	f7ff fe8a 	bl	810a604 <_Balloc>
 810a8f0:	b930      	cbnz	r0, 810a900 <__multiply+0x44>
 810a8f2:	4602      	mov	r2, r0
 810a8f4:	4b42      	ldr	r3, [pc, #264]	; (810aa00 <__multiply+0x144>)
 810a8f6:	4843      	ldr	r0, [pc, #268]	; (810aa04 <__multiply+0x148>)
 810a8f8:	f240 115d 	movw	r1, #349	; 0x15d
 810a8fc:	f000 fe3c 	bl	810b578 <__assert_func>
 810a900:	f100 0614 	add.w	r6, r0, #20
 810a904:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 810a908:	4633      	mov	r3, r6
 810a90a:	2200      	movs	r2, #0
 810a90c:	4543      	cmp	r3, r8
 810a90e:	d31e      	bcc.n	810a94e <__multiply+0x92>
 810a910:	f105 0c14 	add.w	ip, r5, #20
 810a914:	f104 0314 	add.w	r3, r4, #20
 810a918:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 810a91c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 810a920:	9202      	str	r2, [sp, #8]
 810a922:	ebac 0205 	sub.w	r2, ip, r5
 810a926:	3a15      	subs	r2, #21
 810a928:	f022 0203 	bic.w	r2, r2, #3
 810a92c:	3204      	adds	r2, #4
 810a92e:	f105 0115 	add.w	r1, r5, #21
 810a932:	458c      	cmp	ip, r1
 810a934:	bf38      	it	cc
 810a936:	2204      	movcc	r2, #4
 810a938:	9201      	str	r2, [sp, #4]
 810a93a:	9a02      	ldr	r2, [sp, #8]
 810a93c:	9303      	str	r3, [sp, #12]
 810a93e:	429a      	cmp	r2, r3
 810a940:	d808      	bhi.n	810a954 <__multiply+0x98>
 810a942:	2f00      	cmp	r7, #0
 810a944:	dc55      	bgt.n	810a9f2 <__multiply+0x136>
 810a946:	6107      	str	r7, [r0, #16]
 810a948:	b005      	add	sp, #20
 810a94a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810a94e:	f843 2b04 	str.w	r2, [r3], #4
 810a952:	e7db      	b.n	810a90c <__multiply+0x50>
 810a954:	f8b3 a000 	ldrh.w	sl, [r3]
 810a958:	f1ba 0f00 	cmp.w	sl, #0
 810a95c:	d020      	beq.n	810a9a0 <__multiply+0xe4>
 810a95e:	f105 0e14 	add.w	lr, r5, #20
 810a962:	46b1      	mov	r9, r6
 810a964:	2200      	movs	r2, #0
 810a966:	f85e 4b04 	ldr.w	r4, [lr], #4
 810a96a:	f8d9 b000 	ldr.w	fp, [r9]
 810a96e:	b2a1      	uxth	r1, r4
 810a970:	fa1f fb8b 	uxth.w	fp, fp
 810a974:	fb0a b101 	mla	r1, sl, r1, fp
 810a978:	4411      	add	r1, r2
 810a97a:	f8d9 2000 	ldr.w	r2, [r9]
 810a97e:	0c24      	lsrs	r4, r4, #16
 810a980:	0c12      	lsrs	r2, r2, #16
 810a982:	fb0a 2404 	mla	r4, sl, r4, r2
 810a986:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 810a98a:	b289      	uxth	r1, r1
 810a98c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 810a990:	45f4      	cmp	ip, lr
 810a992:	f849 1b04 	str.w	r1, [r9], #4
 810a996:	ea4f 4214 	mov.w	r2, r4, lsr #16
 810a99a:	d8e4      	bhi.n	810a966 <__multiply+0xaa>
 810a99c:	9901      	ldr	r1, [sp, #4]
 810a99e:	5072      	str	r2, [r6, r1]
 810a9a0:	9a03      	ldr	r2, [sp, #12]
 810a9a2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 810a9a6:	3304      	adds	r3, #4
 810a9a8:	f1b9 0f00 	cmp.w	r9, #0
 810a9ac:	d01f      	beq.n	810a9ee <__multiply+0x132>
 810a9ae:	6834      	ldr	r4, [r6, #0]
 810a9b0:	f105 0114 	add.w	r1, r5, #20
 810a9b4:	46b6      	mov	lr, r6
 810a9b6:	f04f 0a00 	mov.w	sl, #0
 810a9ba:	880a      	ldrh	r2, [r1, #0]
 810a9bc:	f8be b002 	ldrh.w	fp, [lr, #2]
 810a9c0:	fb09 b202 	mla	r2, r9, r2, fp
 810a9c4:	4492      	add	sl, r2
 810a9c6:	b2a4      	uxth	r4, r4
 810a9c8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 810a9cc:	f84e 4b04 	str.w	r4, [lr], #4
 810a9d0:	f851 4b04 	ldr.w	r4, [r1], #4
 810a9d4:	f8be 2000 	ldrh.w	r2, [lr]
 810a9d8:	0c24      	lsrs	r4, r4, #16
 810a9da:	fb09 2404 	mla	r4, r9, r4, r2
 810a9de:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 810a9e2:	458c      	cmp	ip, r1
 810a9e4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 810a9e8:	d8e7      	bhi.n	810a9ba <__multiply+0xfe>
 810a9ea:	9a01      	ldr	r2, [sp, #4]
 810a9ec:	50b4      	str	r4, [r6, r2]
 810a9ee:	3604      	adds	r6, #4
 810a9f0:	e7a3      	b.n	810a93a <__multiply+0x7e>
 810a9f2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 810a9f6:	2b00      	cmp	r3, #0
 810a9f8:	d1a5      	bne.n	810a946 <__multiply+0x8a>
 810a9fa:	3f01      	subs	r7, #1
 810a9fc:	e7a1      	b.n	810a942 <__multiply+0x86>
 810a9fe:	bf00      	nop
 810aa00:	0810ba54 	.word	0x0810ba54
 810aa04:	0810bae4 	.word	0x0810bae4

0810aa08 <__pow5mult>:
 810aa08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810aa0c:	4615      	mov	r5, r2
 810aa0e:	f012 0203 	ands.w	r2, r2, #3
 810aa12:	4606      	mov	r6, r0
 810aa14:	460f      	mov	r7, r1
 810aa16:	d007      	beq.n	810aa28 <__pow5mult+0x20>
 810aa18:	4c25      	ldr	r4, [pc, #148]	; (810aab0 <__pow5mult+0xa8>)
 810aa1a:	3a01      	subs	r2, #1
 810aa1c:	2300      	movs	r3, #0
 810aa1e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 810aa22:	f7ff fe51 	bl	810a6c8 <__multadd>
 810aa26:	4607      	mov	r7, r0
 810aa28:	10ad      	asrs	r5, r5, #2
 810aa2a:	d03d      	beq.n	810aaa8 <__pow5mult+0xa0>
 810aa2c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 810aa2e:	b97c      	cbnz	r4, 810aa50 <__pow5mult+0x48>
 810aa30:	2010      	movs	r0, #16
 810aa32:	f7ff fdb3 	bl	810a59c <malloc>
 810aa36:	4602      	mov	r2, r0
 810aa38:	6270      	str	r0, [r6, #36]	; 0x24
 810aa3a:	b928      	cbnz	r0, 810aa48 <__pow5mult+0x40>
 810aa3c:	4b1d      	ldr	r3, [pc, #116]	; (810aab4 <__pow5mult+0xac>)
 810aa3e:	481e      	ldr	r0, [pc, #120]	; (810aab8 <__pow5mult+0xb0>)
 810aa40:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 810aa44:	f000 fd98 	bl	810b578 <__assert_func>
 810aa48:	e9c0 4401 	strd	r4, r4, [r0, #4]
 810aa4c:	6004      	str	r4, [r0, #0]
 810aa4e:	60c4      	str	r4, [r0, #12]
 810aa50:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 810aa54:	f8d8 4008 	ldr.w	r4, [r8, #8]
 810aa58:	b94c      	cbnz	r4, 810aa6e <__pow5mult+0x66>
 810aa5a:	f240 2171 	movw	r1, #625	; 0x271
 810aa5e:	4630      	mov	r0, r6
 810aa60:	f7ff ff16 	bl	810a890 <__i2b>
 810aa64:	2300      	movs	r3, #0
 810aa66:	f8c8 0008 	str.w	r0, [r8, #8]
 810aa6a:	4604      	mov	r4, r0
 810aa6c:	6003      	str	r3, [r0, #0]
 810aa6e:	f04f 0900 	mov.w	r9, #0
 810aa72:	07eb      	lsls	r3, r5, #31
 810aa74:	d50a      	bpl.n	810aa8c <__pow5mult+0x84>
 810aa76:	4639      	mov	r1, r7
 810aa78:	4622      	mov	r2, r4
 810aa7a:	4630      	mov	r0, r6
 810aa7c:	f7ff ff1e 	bl	810a8bc <__multiply>
 810aa80:	4639      	mov	r1, r7
 810aa82:	4680      	mov	r8, r0
 810aa84:	4630      	mov	r0, r6
 810aa86:	f7ff fdfd 	bl	810a684 <_Bfree>
 810aa8a:	4647      	mov	r7, r8
 810aa8c:	106d      	asrs	r5, r5, #1
 810aa8e:	d00b      	beq.n	810aaa8 <__pow5mult+0xa0>
 810aa90:	6820      	ldr	r0, [r4, #0]
 810aa92:	b938      	cbnz	r0, 810aaa4 <__pow5mult+0x9c>
 810aa94:	4622      	mov	r2, r4
 810aa96:	4621      	mov	r1, r4
 810aa98:	4630      	mov	r0, r6
 810aa9a:	f7ff ff0f 	bl	810a8bc <__multiply>
 810aa9e:	6020      	str	r0, [r4, #0]
 810aaa0:	f8c0 9000 	str.w	r9, [r0]
 810aaa4:	4604      	mov	r4, r0
 810aaa6:	e7e4      	b.n	810aa72 <__pow5mult+0x6a>
 810aaa8:	4638      	mov	r0, r7
 810aaaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810aaae:	bf00      	nop
 810aab0:	0810bc38 	.word	0x0810bc38
 810aab4:	0810b9de 	.word	0x0810b9de
 810aab8:	0810bae4 	.word	0x0810bae4

0810aabc <__lshift>:
 810aabc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810aac0:	460c      	mov	r4, r1
 810aac2:	6849      	ldr	r1, [r1, #4]
 810aac4:	6923      	ldr	r3, [r4, #16]
 810aac6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 810aaca:	68a3      	ldr	r3, [r4, #8]
 810aacc:	4607      	mov	r7, r0
 810aace:	4691      	mov	r9, r2
 810aad0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 810aad4:	f108 0601 	add.w	r6, r8, #1
 810aad8:	42b3      	cmp	r3, r6
 810aada:	db0b      	blt.n	810aaf4 <__lshift+0x38>
 810aadc:	4638      	mov	r0, r7
 810aade:	f7ff fd91 	bl	810a604 <_Balloc>
 810aae2:	4605      	mov	r5, r0
 810aae4:	b948      	cbnz	r0, 810aafa <__lshift+0x3e>
 810aae6:	4602      	mov	r2, r0
 810aae8:	4b28      	ldr	r3, [pc, #160]	; (810ab8c <__lshift+0xd0>)
 810aaea:	4829      	ldr	r0, [pc, #164]	; (810ab90 <__lshift+0xd4>)
 810aaec:	f240 11d9 	movw	r1, #473	; 0x1d9
 810aaf0:	f000 fd42 	bl	810b578 <__assert_func>
 810aaf4:	3101      	adds	r1, #1
 810aaf6:	005b      	lsls	r3, r3, #1
 810aaf8:	e7ee      	b.n	810aad8 <__lshift+0x1c>
 810aafa:	2300      	movs	r3, #0
 810aafc:	f100 0114 	add.w	r1, r0, #20
 810ab00:	f100 0210 	add.w	r2, r0, #16
 810ab04:	4618      	mov	r0, r3
 810ab06:	4553      	cmp	r3, sl
 810ab08:	db33      	blt.n	810ab72 <__lshift+0xb6>
 810ab0a:	6920      	ldr	r0, [r4, #16]
 810ab0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 810ab10:	f104 0314 	add.w	r3, r4, #20
 810ab14:	f019 091f 	ands.w	r9, r9, #31
 810ab18:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 810ab1c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 810ab20:	d02b      	beq.n	810ab7a <__lshift+0xbe>
 810ab22:	f1c9 0e20 	rsb	lr, r9, #32
 810ab26:	468a      	mov	sl, r1
 810ab28:	2200      	movs	r2, #0
 810ab2a:	6818      	ldr	r0, [r3, #0]
 810ab2c:	fa00 f009 	lsl.w	r0, r0, r9
 810ab30:	4302      	orrs	r2, r0
 810ab32:	f84a 2b04 	str.w	r2, [sl], #4
 810ab36:	f853 2b04 	ldr.w	r2, [r3], #4
 810ab3a:	459c      	cmp	ip, r3
 810ab3c:	fa22 f20e 	lsr.w	r2, r2, lr
 810ab40:	d8f3      	bhi.n	810ab2a <__lshift+0x6e>
 810ab42:	ebac 0304 	sub.w	r3, ip, r4
 810ab46:	3b15      	subs	r3, #21
 810ab48:	f023 0303 	bic.w	r3, r3, #3
 810ab4c:	3304      	adds	r3, #4
 810ab4e:	f104 0015 	add.w	r0, r4, #21
 810ab52:	4584      	cmp	ip, r0
 810ab54:	bf38      	it	cc
 810ab56:	2304      	movcc	r3, #4
 810ab58:	50ca      	str	r2, [r1, r3]
 810ab5a:	b10a      	cbz	r2, 810ab60 <__lshift+0xa4>
 810ab5c:	f108 0602 	add.w	r6, r8, #2
 810ab60:	3e01      	subs	r6, #1
 810ab62:	4638      	mov	r0, r7
 810ab64:	612e      	str	r6, [r5, #16]
 810ab66:	4621      	mov	r1, r4
 810ab68:	f7ff fd8c 	bl	810a684 <_Bfree>
 810ab6c:	4628      	mov	r0, r5
 810ab6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810ab72:	f842 0f04 	str.w	r0, [r2, #4]!
 810ab76:	3301      	adds	r3, #1
 810ab78:	e7c5      	b.n	810ab06 <__lshift+0x4a>
 810ab7a:	3904      	subs	r1, #4
 810ab7c:	f853 2b04 	ldr.w	r2, [r3], #4
 810ab80:	f841 2f04 	str.w	r2, [r1, #4]!
 810ab84:	459c      	cmp	ip, r3
 810ab86:	d8f9      	bhi.n	810ab7c <__lshift+0xc0>
 810ab88:	e7ea      	b.n	810ab60 <__lshift+0xa4>
 810ab8a:	bf00      	nop
 810ab8c:	0810ba54 	.word	0x0810ba54
 810ab90:	0810bae4 	.word	0x0810bae4

0810ab94 <__mcmp>:
 810ab94:	b530      	push	{r4, r5, lr}
 810ab96:	6902      	ldr	r2, [r0, #16]
 810ab98:	690c      	ldr	r4, [r1, #16]
 810ab9a:	1b12      	subs	r2, r2, r4
 810ab9c:	d10e      	bne.n	810abbc <__mcmp+0x28>
 810ab9e:	f100 0314 	add.w	r3, r0, #20
 810aba2:	3114      	adds	r1, #20
 810aba4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 810aba8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 810abac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 810abb0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 810abb4:	42a5      	cmp	r5, r4
 810abb6:	d003      	beq.n	810abc0 <__mcmp+0x2c>
 810abb8:	d305      	bcc.n	810abc6 <__mcmp+0x32>
 810abba:	2201      	movs	r2, #1
 810abbc:	4610      	mov	r0, r2
 810abbe:	bd30      	pop	{r4, r5, pc}
 810abc0:	4283      	cmp	r3, r0
 810abc2:	d3f3      	bcc.n	810abac <__mcmp+0x18>
 810abc4:	e7fa      	b.n	810abbc <__mcmp+0x28>
 810abc6:	f04f 32ff 	mov.w	r2, #4294967295
 810abca:	e7f7      	b.n	810abbc <__mcmp+0x28>

0810abcc <__mdiff>:
 810abcc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810abd0:	460c      	mov	r4, r1
 810abd2:	4606      	mov	r6, r0
 810abd4:	4611      	mov	r1, r2
 810abd6:	4620      	mov	r0, r4
 810abd8:	4617      	mov	r7, r2
 810abda:	f7ff ffdb 	bl	810ab94 <__mcmp>
 810abde:	1e05      	subs	r5, r0, #0
 810abe0:	d110      	bne.n	810ac04 <__mdiff+0x38>
 810abe2:	4629      	mov	r1, r5
 810abe4:	4630      	mov	r0, r6
 810abe6:	f7ff fd0d 	bl	810a604 <_Balloc>
 810abea:	b930      	cbnz	r0, 810abfa <__mdiff+0x2e>
 810abec:	4b39      	ldr	r3, [pc, #228]	; (810acd4 <__mdiff+0x108>)
 810abee:	4602      	mov	r2, r0
 810abf0:	f240 2132 	movw	r1, #562	; 0x232
 810abf4:	4838      	ldr	r0, [pc, #224]	; (810acd8 <__mdiff+0x10c>)
 810abf6:	f000 fcbf 	bl	810b578 <__assert_func>
 810abfa:	2301      	movs	r3, #1
 810abfc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 810ac00:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810ac04:	bfa4      	itt	ge
 810ac06:	463b      	movge	r3, r7
 810ac08:	4627      	movge	r7, r4
 810ac0a:	4630      	mov	r0, r6
 810ac0c:	6879      	ldr	r1, [r7, #4]
 810ac0e:	bfa6      	itte	ge
 810ac10:	461c      	movge	r4, r3
 810ac12:	2500      	movge	r5, #0
 810ac14:	2501      	movlt	r5, #1
 810ac16:	f7ff fcf5 	bl	810a604 <_Balloc>
 810ac1a:	b920      	cbnz	r0, 810ac26 <__mdiff+0x5a>
 810ac1c:	4b2d      	ldr	r3, [pc, #180]	; (810acd4 <__mdiff+0x108>)
 810ac1e:	4602      	mov	r2, r0
 810ac20:	f44f 7110 	mov.w	r1, #576	; 0x240
 810ac24:	e7e6      	b.n	810abf4 <__mdiff+0x28>
 810ac26:	693e      	ldr	r6, [r7, #16]
 810ac28:	60c5      	str	r5, [r0, #12]
 810ac2a:	6925      	ldr	r5, [r4, #16]
 810ac2c:	f107 0114 	add.w	r1, r7, #20
 810ac30:	f104 0914 	add.w	r9, r4, #20
 810ac34:	f100 0e14 	add.w	lr, r0, #20
 810ac38:	f107 0210 	add.w	r2, r7, #16
 810ac3c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 810ac40:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 810ac44:	46f2      	mov	sl, lr
 810ac46:	2700      	movs	r7, #0
 810ac48:	f859 3b04 	ldr.w	r3, [r9], #4
 810ac4c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 810ac50:	fa1f f883 	uxth.w	r8, r3
 810ac54:	fa17 f78b 	uxtah	r7, r7, fp
 810ac58:	0c1b      	lsrs	r3, r3, #16
 810ac5a:	eba7 0808 	sub.w	r8, r7, r8
 810ac5e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 810ac62:	eb03 4328 	add.w	r3, r3, r8, asr #16
 810ac66:	fa1f f888 	uxth.w	r8, r8
 810ac6a:	141f      	asrs	r7, r3, #16
 810ac6c:	454d      	cmp	r5, r9
 810ac6e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 810ac72:	f84a 3b04 	str.w	r3, [sl], #4
 810ac76:	d8e7      	bhi.n	810ac48 <__mdiff+0x7c>
 810ac78:	1b2b      	subs	r3, r5, r4
 810ac7a:	3b15      	subs	r3, #21
 810ac7c:	f023 0303 	bic.w	r3, r3, #3
 810ac80:	3304      	adds	r3, #4
 810ac82:	3415      	adds	r4, #21
 810ac84:	42a5      	cmp	r5, r4
 810ac86:	bf38      	it	cc
 810ac88:	2304      	movcc	r3, #4
 810ac8a:	4419      	add	r1, r3
 810ac8c:	4473      	add	r3, lr
 810ac8e:	469e      	mov	lr, r3
 810ac90:	460d      	mov	r5, r1
 810ac92:	4565      	cmp	r5, ip
 810ac94:	d30e      	bcc.n	810acb4 <__mdiff+0xe8>
 810ac96:	f10c 0203 	add.w	r2, ip, #3
 810ac9a:	1a52      	subs	r2, r2, r1
 810ac9c:	f022 0203 	bic.w	r2, r2, #3
 810aca0:	3903      	subs	r1, #3
 810aca2:	458c      	cmp	ip, r1
 810aca4:	bf38      	it	cc
 810aca6:	2200      	movcc	r2, #0
 810aca8:	441a      	add	r2, r3
 810acaa:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 810acae:	b17b      	cbz	r3, 810acd0 <__mdiff+0x104>
 810acb0:	6106      	str	r6, [r0, #16]
 810acb2:	e7a5      	b.n	810ac00 <__mdiff+0x34>
 810acb4:	f855 8b04 	ldr.w	r8, [r5], #4
 810acb8:	fa17 f488 	uxtah	r4, r7, r8
 810acbc:	1422      	asrs	r2, r4, #16
 810acbe:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 810acc2:	b2a4      	uxth	r4, r4
 810acc4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 810acc8:	f84e 4b04 	str.w	r4, [lr], #4
 810accc:	1417      	asrs	r7, r2, #16
 810acce:	e7e0      	b.n	810ac92 <__mdiff+0xc6>
 810acd0:	3e01      	subs	r6, #1
 810acd2:	e7ea      	b.n	810acaa <__mdiff+0xde>
 810acd4:	0810ba54 	.word	0x0810ba54
 810acd8:	0810bae4 	.word	0x0810bae4

0810acdc <__ulp>:
 810acdc:	b082      	sub	sp, #8
 810acde:	ed8d 0b00 	vstr	d0, [sp]
 810ace2:	9b01      	ldr	r3, [sp, #4]
 810ace4:	4912      	ldr	r1, [pc, #72]	; (810ad30 <__ulp+0x54>)
 810ace6:	4019      	ands	r1, r3
 810ace8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 810acec:	2900      	cmp	r1, #0
 810acee:	dd05      	ble.n	810acfc <__ulp+0x20>
 810acf0:	2200      	movs	r2, #0
 810acf2:	460b      	mov	r3, r1
 810acf4:	ec43 2b10 	vmov	d0, r2, r3
 810acf8:	b002      	add	sp, #8
 810acfa:	4770      	bx	lr
 810acfc:	4249      	negs	r1, r1
 810acfe:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 810ad02:	ea4f 5021 	mov.w	r0, r1, asr #20
 810ad06:	f04f 0200 	mov.w	r2, #0
 810ad0a:	f04f 0300 	mov.w	r3, #0
 810ad0e:	da04      	bge.n	810ad1a <__ulp+0x3e>
 810ad10:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 810ad14:	fa41 f300 	asr.w	r3, r1, r0
 810ad18:	e7ec      	b.n	810acf4 <__ulp+0x18>
 810ad1a:	f1a0 0114 	sub.w	r1, r0, #20
 810ad1e:	291e      	cmp	r1, #30
 810ad20:	bfda      	itte	le
 810ad22:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 810ad26:	fa20 f101 	lsrle.w	r1, r0, r1
 810ad2a:	2101      	movgt	r1, #1
 810ad2c:	460a      	mov	r2, r1
 810ad2e:	e7e1      	b.n	810acf4 <__ulp+0x18>
 810ad30:	7ff00000 	.word	0x7ff00000

0810ad34 <__b2d>:
 810ad34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810ad36:	6905      	ldr	r5, [r0, #16]
 810ad38:	f100 0714 	add.w	r7, r0, #20
 810ad3c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 810ad40:	1f2e      	subs	r6, r5, #4
 810ad42:	f855 4c04 	ldr.w	r4, [r5, #-4]
 810ad46:	4620      	mov	r0, r4
 810ad48:	f7ff fd52 	bl	810a7f0 <__hi0bits>
 810ad4c:	f1c0 0320 	rsb	r3, r0, #32
 810ad50:	280a      	cmp	r0, #10
 810ad52:	f8df c07c 	ldr.w	ip, [pc, #124]	; 810add0 <__b2d+0x9c>
 810ad56:	600b      	str	r3, [r1, #0]
 810ad58:	dc14      	bgt.n	810ad84 <__b2d+0x50>
 810ad5a:	f1c0 0e0b 	rsb	lr, r0, #11
 810ad5e:	fa24 f10e 	lsr.w	r1, r4, lr
 810ad62:	42b7      	cmp	r7, r6
 810ad64:	ea41 030c 	orr.w	r3, r1, ip
 810ad68:	bf34      	ite	cc
 810ad6a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 810ad6e:	2100      	movcs	r1, #0
 810ad70:	3015      	adds	r0, #21
 810ad72:	fa04 f000 	lsl.w	r0, r4, r0
 810ad76:	fa21 f10e 	lsr.w	r1, r1, lr
 810ad7a:	ea40 0201 	orr.w	r2, r0, r1
 810ad7e:	ec43 2b10 	vmov	d0, r2, r3
 810ad82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810ad84:	42b7      	cmp	r7, r6
 810ad86:	bf3a      	itte	cc
 810ad88:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 810ad8c:	f1a5 0608 	subcc.w	r6, r5, #8
 810ad90:	2100      	movcs	r1, #0
 810ad92:	380b      	subs	r0, #11
 810ad94:	d017      	beq.n	810adc6 <__b2d+0x92>
 810ad96:	f1c0 0c20 	rsb	ip, r0, #32
 810ad9a:	fa04 f500 	lsl.w	r5, r4, r0
 810ad9e:	42be      	cmp	r6, r7
 810ada0:	fa21 f40c 	lsr.w	r4, r1, ip
 810ada4:	ea45 0504 	orr.w	r5, r5, r4
 810ada8:	bf8c      	ite	hi
 810adaa:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 810adae:	2400      	movls	r4, #0
 810adb0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 810adb4:	fa01 f000 	lsl.w	r0, r1, r0
 810adb8:	fa24 f40c 	lsr.w	r4, r4, ip
 810adbc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 810adc0:	ea40 0204 	orr.w	r2, r0, r4
 810adc4:	e7db      	b.n	810ad7e <__b2d+0x4a>
 810adc6:	ea44 030c 	orr.w	r3, r4, ip
 810adca:	460a      	mov	r2, r1
 810adcc:	e7d7      	b.n	810ad7e <__b2d+0x4a>
 810adce:	bf00      	nop
 810add0:	3ff00000 	.word	0x3ff00000

0810add4 <__d2b>:
 810add4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 810add8:	4689      	mov	r9, r1
 810adda:	2101      	movs	r1, #1
 810addc:	ec57 6b10 	vmov	r6, r7, d0
 810ade0:	4690      	mov	r8, r2
 810ade2:	f7ff fc0f 	bl	810a604 <_Balloc>
 810ade6:	4604      	mov	r4, r0
 810ade8:	b930      	cbnz	r0, 810adf8 <__d2b+0x24>
 810adea:	4602      	mov	r2, r0
 810adec:	4b25      	ldr	r3, [pc, #148]	; (810ae84 <__d2b+0xb0>)
 810adee:	4826      	ldr	r0, [pc, #152]	; (810ae88 <__d2b+0xb4>)
 810adf0:	f240 310a 	movw	r1, #778	; 0x30a
 810adf4:	f000 fbc0 	bl	810b578 <__assert_func>
 810adf8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 810adfc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 810ae00:	bb35      	cbnz	r5, 810ae50 <__d2b+0x7c>
 810ae02:	2e00      	cmp	r6, #0
 810ae04:	9301      	str	r3, [sp, #4]
 810ae06:	d028      	beq.n	810ae5a <__d2b+0x86>
 810ae08:	4668      	mov	r0, sp
 810ae0a:	9600      	str	r6, [sp, #0]
 810ae0c:	f7ff fd10 	bl	810a830 <__lo0bits>
 810ae10:	9900      	ldr	r1, [sp, #0]
 810ae12:	b300      	cbz	r0, 810ae56 <__d2b+0x82>
 810ae14:	9a01      	ldr	r2, [sp, #4]
 810ae16:	f1c0 0320 	rsb	r3, r0, #32
 810ae1a:	fa02 f303 	lsl.w	r3, r2, r3
 810ae1e:	430b      	orrs	r3, r1
 810ae20:	40c2      	lsrs	r2, r0
 810ae22:	6163      	str	r3, [r4, #20]
 810ae24:	9201      	str	r2, [sp, #4]
 810ae26:	9b01      	ldr	r3, [sp, #4]
 810ae28:	61a3      	str	r3, [r4, #24]
 810ae2a:	2b00      	cmp	r3, #0
 810ae2c:	bf14      	ite	ne
 810ae2e:	2202      	movne	r2, #2
 810ae30:	2201      	moveq	r2, #1
 810ae32:	6122      	str	r2, [r4, #16]
 810ae34:	b1d5      	cbz	r5, 810ae6c <__d2b+0x98>
 810ae36:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 810ae3a:	4405      	add	r5, r0
 810ae3c:	f8c9 5000 	str.w	r5, [r9]
 810ae40:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 810ae44:	f8c8 0000 	str.w	r0, [r8]
 810ae48:	4620      	mov	r0, r4
 810ae4a:	b003      	add	sp, #12
 810ae4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810ae50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 810ae54:	e7d5      	b.n	810ae02 <__d2b+0x2e>
 810ae56:	6161      	str	r1, [r4, #20]
 810ae58:	e7e5      	b.n	810ae26 <__d2b+0x52>
 810ae5a:	a801      	add	r0, sp, #4
 810ae5c:	f7ff fce8 	bl	810a830 <__lo0bits>
 810ae60:	9b01      	ldr	r3, [sp, #4]
 810ae62:	6163      	str	r3, [r4, #20]
 810ae64:	2201      	movs	r2, #1
 810ae66:	6122      	str	r2, [r4, #16]
 810ae68:	3020      	adds	r0, #32
 810ae6a:	e7e3      	b.n	810ae34 <__d2b+0x60>
 810ae6c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 810ae70:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 810ae74:	f8c9 0000 	str.w	r0, [r9]
 810ae78:	6918      	ldr	r0, [r3, #16]
 810ae7a:	f7ff fcb9 	bl	810a7f0 <__hi0bits>
 810ae7e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 810ae82:	e7df      	b.n	810ae44 <__d2b+0x70>
 810ae84:	0810ba54 	.word	0x0810ba54
 810ae88:	0810bae4 	.word	0x0810bae4

0810ae8c <__ratio>:
 810ae8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810ae90:	4688      	mov	r8, r1
 810ae92:	4669      	mov	r1, sp
 810ae94:	4681      	mov	r9, r0
 810ae96:	f7ff ff4d 	bl	810ad34 <__b2d>
 810ae9a:	a901      	add	r1, sp, #4
 810ae9c:	4640      	mov	r0, r8
 810ae9e:	ec55 4b10 	vmov	r4, r5, d0
 810aea2:	f7ff ff47 	bl	810ad34 <__b2d>
 810aea6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 810aeaa:	f8d8 2010 	ldr.w	r2, [r8, #16]
 810aeae:	eba3 0c02 	sub.w	ip, r3, r2
 810aeb2:	e9dd 3200 	ldrd	r3, r2, [sp]
 810aeb6:	1a9b      	subs	r3, r3, r2
 810aeb8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 810aebc:	ec51 0b10 	vmov	r0, r1, d0
 810aec0:	2b00      	cmp	r3, #0
 810aec2:	bfd6      	itet	le
 810aec4:	460a      	movle	r2, r1
 810aec6:	462a      	movgt	r2, r5
 810aec8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 810aecc:	468b      	mov	fp, r1
 810aece:	462f      	mov	r7, r5
 810aed0:	bfd4      	ite	le
 810aed2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 810aed6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 810aeda:	4620      	mov	r0, r4
 810aedc:	ee10 2a10 	vmov	r2, s0
 810aee0:	465b      	mov	r3, fp
 810aee2:	4639      	mov	r1, r7
 810aee4:	f7f5 fd3a 	bl	810095c <__aeabi_ddiv>
 810aee8:	ec41 0b10 	vmov	d0, r0, r1
 810aeec:	b003      	add	sp, #12
 810aeee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810aef2 <__copybits>:
 810aef2:	3901      	subs	r1, #1
 810aef4:	b570      	push	{r4, r5, r6, lr}
 810aef6:	1149      	asrs	r1, r1, #5
 810aef8:	6914      	ldr	r4, [r2, #16]
 810aefa:	3101      	adds	r1, #1
 810aefc:	f102 0314 	add.w	r3, r2, #20
 810af00:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 810af04:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 810af08:	1f05      	subs	r5, r0, #4
 810af0a:	42a3      	cmp	r3, r4
 810af0c:	d30c      	bcc.n	810af28 <__copybits+0x36>
 810af0e:	1aa3      	subs	r3, r4, r2
 810af10:	3b11      	subs	r3, #17
 810af12:	f023 0303 	bic.w	r3, r3, #3
 810af16:	3211      	adds	r2, #17
 810af18:	42a2      	cmp	r2, r4
 810af1a:	bf88      	it	hi
 810af1c:	2300      	movhi	r3, #0
 810af1e:	4418      	add	r0, r3
 810af20:	2300      	movs	r3, #0
 810af22:	4288      	cmp	r0, r1
 810af24:	d305      	bcc.n	810af32 <__copybits+0x40>
 810af26:	bd70      	pop	{r4, r5, r6, pc}
 810af28:	f853 6b04 	ldr.w	r6, [r3], #4
 810af2c:	f845 6f04 	str.w	r6, [r5, #4]!
 810af30:	e7eb      	b.n	810af0a <__copybits+0x18>
 810af32:	f840 3b04 	str.w	r3, [r0], #4
 810af36:	e7f4      	b.n	810af22 <__copybits+0x30>

0810af38 <__any_on>:
 810af38:	f100 0214 	add.w	r2, r0, #20
 810af3c:	6900      	ldr	r0, [r0, #16]
 810af3e:	114b      	asrs	r3, r1, #5
 810af40:	4298      	cmp	r0, r3
 810af42:	b510      	push	{r4, lr}
 810af44:	db11      	blt.n	810af6a <__any_on+0x32>
 810af46:	dd0a      	ble.n	810af5e <__any_on+0x26>
 810af48:	f011 011f 	ands.w	r1, r1, #31
 810af4c:	d007      	beq.n	810af5e <__any_on+0x26>
 810af4e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 810af52:	fa24 f001 	lsr.w	r0, r4, r1
 810af56:	fa00 f101 	lsl.w	r1, r0, r1
 810af5a:	428c      	cmp	r4, r1
 810af5c:	d10b      	bne.n	810af76 <__any_on+0x3e>
 810af5e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 810af62:	4293      	cmp	r3, r2
 810af64:	d803      	bhi.n	810af6e <__any_on+0x36>
 810af66:	2000      	movs	r0, #0
 810af68:	bd10      	pop	{r4, pc}
 810af6a:	4603      	mov	r3, r0
 810af6c:	e7f7      	b.n	810af5e <__any_on+0x26>
 810af6e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 810af72:	2900      	cmp	r1, #0
 810af74:	d0f5      	beq.n	810af62 <__any_on+0x2a>
 810af76:	2001      	movs	r0, #1
 810af78:	e7f6      	b.n	810af68 <__any_on+0x30>

0810af7a <_calloc_r>:
 810af7a:	b513      	push	{r0, r1, r4, lr}
 810af7c:	434a      	muls	r2, r1
 810af7e:	4611      	mov	r1, r2
 810af80:	9201      	str	r2, [sp, #4]
 810af82:	f7fc f873 	bl	810706c <_malloc_r>
 810af86:	4604      	mov	r4, r0
 810af88:	b118      	cbz	r0, 810af92 <_calloc_r+0x18>
 810af8a:	9a01      	ldr	r2, [sp, #4]
 810af8c:	2100      	movs	r1, #0
 810af8e:	f7fc f814 	bl	8106fba <memset>
 810af92:	4620      	mov	r0, r4
 810af94:	b002      	add	sp, #8
 810af96:	bd10      	pop	{r4, pc}

0810af98 <__ssputs_r>:
 810af98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810af9c:	688e      	ldr	r6, [r1, #8]
 810af9e:	429e      	cmp	r6, r3
 810afa0:	4682      	mov	sl, r0
 810afa2:	460c      	mov	r4, r1
 810afa4:	4690      	mov	r8, r2
 810afa6:	461f      	mov	r7, r3
 810afa8:	d838      	bhi.n	810b01c <__ssputs_r+0x84>
 810afaa:	898a      	ldrh	r2, [r1, #12]
 810afac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 810afb0:	d032      	beq.n	810b018 <__ssputs_r+0x80>
 810afb2:	6825      	ldr	r5, [r4, #0]
 810afb4:	6909      	ldr	r1, [r1, #16]
 810afb6:	eba5 0901 	sub.w	r9, r5, r1
 810afba:	6965      	ldr	r5, [r4, #20]
 810afbc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 810afc0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 810afc4:	3301      	adds	r3, #1
 810afc6:	444b      	add	r3, r9
 810afc8:	106d      	asrs	r5, r5, #1
 810afca:	429d      	cmp	r5, r3
 810afcc:	bf38      	it	cc
 810afce:	461d      	movcc	r5, r3
 810afd0:	0553      	lsls	r3, r2, #21
 810afd2:	d531      	bpl.n	810b038 <__ssputs_r+0xa0>
 810afd4:	4629      	mov	r1, r5
 810afd6:	f7fc f849 	bl	810706c <_malloc_r>
 810afda:	4606      	mov	r6, r0
 810afdc:	b950      	cbnz	r0, 810aff4 <__ssputs_r+0x5c>
 810afde:	230c      	movs	r3, #12
 810afe0:	f8ca 3000 	str.w	r3, [sl]
 810afe4:	89a3      	ldrh	r3, [r4, #12]
 810afe6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810afea:	81a3      	strh	r3, [r4, #12]
 810afec:	f04f 30ff 	mov.w	r0, #4294967295
 810aff0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810aff4:	6921      	ldr	r1, [r4, #16]
 810aff6:	464a      	mov	r2, r9
 810aff8:	f7ff faea 	bl	810a5d0 <memcpy>
 810affc:	89a3      	ldrh	r3, [r4, #12]
 810affe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 810b002:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810b006:	81a3      	strh	r3, [r4, #12]
 810b008:	6126      	str	r6, [r4, #16]
 810b00a:	6165      	str	r5, [r4, #20]
 810b00c:	444e      	add	r6, r9
 810b00e:	eba5 0509 	sub.w	r5, r5, r9
 810b012:	6026      	str	r6, [r4, #0]
 810b014:	60a5      	str	r5, [r4, #8]
 810b016:	463e      	mov	r6, r7
 810b018:	42be      	cmp	r6, r7
 810b01a:	d900      	bls.n	810b01e <__ssputs_r+0x86>
 810b01c:	463e      	mov	r6, r7
 810b01e:	4632      	mov	r2, r6
 810b020:	6820      	ldr	r0, [r4, #0]
 810b022:	4641      	mov	r1, r8
 810b024:	f000 fafa 	bl	810b61c <memmove>
 810b028:	68a3      	ldr	r3, [r4, #8]
 810b02a:	6822      	ldr	r2, [r4, #0]
 810b02c:	1b9b      	subs	r3, r3, r6
 810b02e:	4432      	add	r2, r6
 810b030:	60a3      	str	r3, [r4, #8]
 810b032:	6022      	str	r2, [r4, #0]
 810b034:	2000      	movs	r0, #0
 810b036:	e7db      	b.n	810aff0 <__ssputs_r+0x58>
 810b038:	462a      	mov	r2, r5
 810b03a:	f000 fb09 	bl	810b650 <_realloc_r>
 810b03e:	4606      	mov	r6, r0
 810b040:	2800      	cmp	r0, #0
 810b042:	d1e1      	bne.n	810b008 <__ssputs_r+0x70>
 810b044:	6921      	ldr	r1, [r4, #16]
 810b046:	4650      	mov	r0, sl
 810b048:	f7fb ffc0 	bl	8106fcc <_free_r>
 810b04c:	e7c7      	b.n	810afde <__ssputs_r+0x46>
	...

0810b050 <_svfiprintf_r>:
 810b050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b054:	4698      	mov	r8, r3
 810b056:	898b      	ldrh	r3, [r1, #12]
 810b058:	061b      	lsls	r3, r3, #24
 810b05a:	b09d      	sub	sp, #116	; 0x74
 810b05c:	4607      	mov	r7, r0
 810b05e:	460d      	mov	r5, r1
 810b060:	4614      	mov	r4, r2
 810b062:	d50e      	bpl.n	810b082 <_svfiprintf_r+0x32>
 810b064:	690b      	ldr	r3, [r1, #16]
 810b066:	b963      	cbnz	r3, 810b082 <_svfiprintf_r+0x32>
 810b068:	2140      	movs	r1, #64	; 0x40
 810b06a:	f7fb ffff 	bl	810706c <_malloc_r>
 810b06e:	6028      	str	r0, [r5, #0]
 810b070:	6128      	str	r0, [r5, #16]
 810b072:	b920      	cbnz	r0, 810b07e <_svfiprintf_r+0x2e>
 810b074:	230c      	movs	r3, #12
 810b076:	603b      	str	r3, [r7, #0]
 810b078:	f04f 30ff 	mov.w	r0, #4294967295
 810b07c:	e0d1      	b.n	810b222 <_svfiprintf_r+0x1d2>
 810b07e:	2340      	movs	r3, #64	; 0x40
 810b080:	616b      	str	r3, [r5, #20]
 810b082:	2300      	movs	r3, #0
 810b084:	9309      	str	r3, [sp, #36]	; 0x24
 810b086:	2320      	movs	r3, #32
 810b088:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 810b08c:	f8cd 800c 	str.w	r8, [sp, #12]
 810b090:	2330      	movs	r3, #48	; 0x30
 810b092:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 810b23c <_svfiprintf_r+0x1ec>
 810b096:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 810b09a:	f04f 0901 	mov.w	r9, #1
 810b09e:	4623      	mov	r3, r4
 810b0a0:	469a      	mov	sl, r3
 810b0a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 810b0a6:	b10a      	cbz	r2, 810b0ac <_svfiprintf_r+0x5c>
 810b0a8:	2a25      	cmp	r2, #37	; 0x25
 810b0aa:	d1f9      	bne.n	810b0a0 <_svfiprintf_r+0x50>
 810b0ac:	ebba 0b04 	subs.w	fp, sl, r4
 810b0b0:	d00b      	beq.n	810b0ca <_svfiprintf_r+0x7a>
 810b0b2:	465b      	mov	r3, fp
 810b0b4:	4622      	mov	r2, r4
 810b0b6:	4629      	mov	r1, r5
 810b0b8:	4638      	mov	r0, r7
 810b0ba:	f7ff ff6d 	bl	810af98 <__ssputs_r>
 810b0be:	3001      	adds	r0, #1
 810b0c0:	f000 80aa 	beq.w	810b218 <_svfiprintf_r+0x1c8>
 810b0c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810b0c6:	445a      	add	r2, fp
 810b0c8:	9209      	str	r2, [sp, #36]	; 0x24
 810b0ca:	f89a 3000 	ldrb.w	r3, [sl]
 810b0ce:	2b00      	cmp	r3, #0
 810b0d0:	f000 80a2 	beq.w	810b218 <_svfiprintf_r+0x1c8>
 810b0d4:	2300      	movs	r3, #0
 810b0d6:	f04f 32ff 	mov.w	r2, #4294967295
 810b0da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810b0de:	f10a 0a01 	add.w	sl, sl, #1
 810b0e2:	9304      	str	r3, [sp, #16]
 810b0e4:	9307      	str	r3, [sp, #28]
 810b0e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 810b0ea:	931a      	str	r3, [sp, #104]	; 0x68
 810b0ec:	4654      	mov	r4, sl
 810b0ee:	2205      	movs	r2, #5
 810b0f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 810b0f4:	4851      	ldr	r0, [pc, #324]	; (810b23c <_svfiprintf_r+0x1ec>)
 810b0f6:	f7f5 f8fb 	bl	81002f0 <memchr>
 810b0fa:	9a04      	ldr	r2, [sp, #16]
 810b0fc:	b9d8      	cbnz	r0, 810b136 <_svfiprintf_r+0xe6>
 810b0fe:	06d0      	lsls	r0, r2, #27
 810b100:	bf44      	itt	mi
 810b102:	2320      	movmi	r3, #32
 810b104:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810b108:	0711      	lsls	r1, r2, #28
 810b10a:	bf44      	itt	mi
 810b10c:	232b      	movmi	r3, #43	; 0x2b
 810b10e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810b112:	f89a 3000 	ldrb.w	r3, [sl]
 810b116:	2b2a      	cmp	r3, #42	; 0x2a
 810b118:	d015      	beq.n	810b146 <_svfiprintf_r+0xf6>
 810b11a:	9a07      	ldr	r2, [sp, #28]
 810b11c:	4654      	mov	r4, sl
 810b11e:	2000      	movs	r0, #0
 810b120:	f04f 0c0a 	mov.w	ip, #10
 810b124:	4621      	mov	r1, r4
 810b126:	f811 3b01 	ldrb.w	r3, [r1], #1
 810b12a:	3b30      	subs	r3, #48	; 0x30
 810b12c:	2b09      	cmp	r3, #9
 810b12e:	d94e      	bls.n	810b1ce <_svfiprintf_r+0x17e>
 810b130:	b1b0      	cbz	r0, 810b160 <_svfiprintf_r+0x110>
 810b132:	9207      	str	r2, [sp, #28]
 810b134:	e014      	b.n	810b160 <_svfiprintf_r+0x110>
 810b136:	eba0 0308 	sub.w	r3, r0, r8
 810b13a:	fa09 f303 	lsl.w	r3, r9, r3
 810b13e:	4313      	orrs	r3, r2
 810b140:	9304      	str	r3, [sp, #16]
 810b142:	46a2      	mov	sl, r4
 810b144:	e7d2      	b.n	810b0ec <_svfiprintf_r+0x9c>
 810b146:	9b03      	ldr	r3, [sp, #12]
 810b148:	1d19      	adds	r1, r3, #4
 810b14a:	681b      	ldr	r3, [r3, #0]
 810b14c:	9103      	str	r1, [sp, #12]
 810b14e:	2b00      	cmp	r3, #0
 810b150:	bfbb      	ittet	lt
 810b152:	425b      	neglt	r3, r3
 810b154:	f042 0202 	orrlt.w	r2, r2, #2
 810b158:	9307      	strge	r3, [sp, #28]
 810b15a:	9307      	strlt	r3, [sp, #28]
 810b15c:	bfb8      	it	lt
 810b15e:	9204      	strlt	r2, [sp, #16]
 810b160:	7823      	ldrb	r3, [r4, #0]
 810b162:	2b2e      	cmp	r3, #46	; 0x2e
 810b164:	d10c      	bne.n	810b180 <_svfiprintf_r+0x130>
 810b166:	7863      	ldrb	r3, [r4, #1]
 810b168:	2b2a      	cmp	r3, #42	; 0x2a
 810b16a:	d135      	bne.n	810b1d8 <_svfiprintf_r+0x188>
 810b16c:	9b03      	ldr	r3, [sp, #12]
 810b16e:	1d1a      	adds	r2, r3, #4
 810b170:	681b      	ldr	r3, [r3, #0]
 810b172:	9203      	str	r2, [sp, #12]
 810b174:	2b00      	cmp	r3, #0
 810b176:	bfb8      	it	lt
 810b178:	f04f 33ff 	movlt.w	r3, #4294967295
 810b17c:	3402      	adds	r4, #2
 810b17e:	9305      	str	r3, [sp, #20]
 810b180:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 810b24c <_svfiprintf_r+0x1fc>
 810b184:	7821      	ldrb	r1, [r4, #0]
 810b186:	2203      	movs	r2, #3
 810b188:	4650      	mov	r0, sl
 810b18a:	f7f5 f8b1 	bl	81002f0 <memchr>
 810b18e:	b140      	cbz	r0, 810b1a2 <_svfiprintf_r+0x152>
 810b190:	2340      	movs	r3, #64	; 0x40
 810b192:	eba0 000a 	sub.w	r0, r0, sl
 810b196:	fa03 f000 	lsl.w	r0, r3, r0
 810b19a:	9b04      	ldr	r3, [sp, #16]
 810b19c:	4303      	orrs	r3, r0
 810b19e:	3401      	adds	r4, #1
 810b1a0:	9304      	str	r3, [sp, #16]
 810b1a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 810b1a6:	4826      	ldr	r0, [pc, #152]	; (810b240 <_svfiprintf_r+0x1f0>)
 810b1a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810b1ac:	2206      	movs	r2, #6
 810b1ae:	f7f5 f89f 	bl	81002f0 <memchr>
 810b1b2:	2800      	cmp	r0, #0
 810b1b4:	d038      	beq.n	810b228 <_svfiprintf_r+0x1d8>
 810b1b6:	4b23      	ldr	r3, [pc, #140]	; (810b244 <_svfiprintf_r+0x1f4>)
 810b1b8:	bb1b      	cbnz	r3, 810b202 <_svfiprintf_r+0x1b2>
 810b1ba:	9b03      	ldr	r3, [sp, #12]
 810b1bc:	3307      	adds	r3, #7
 810b1be:	f023 0307 	bic.w	r3, r3, #7
 810b1c2:	3308      	adds	r3, #8
 810b1c4:	9303      	str	r3, [sp, #12]
 810b1c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810b1c8:	4433      	add	r3, r6
 810b1ca:	9309      	str	r3, [sp, #36]	; 0x24
 810b1cc:	e767      	b.n	810b09e <_svfiprintf_r+0x4e>
 810b1ce:	fb0c 3202 	mla	r2, ip, r2, r3
 810b1d2:	460c      	mov	r4, r1
 810b1d4:	2001      	movs	r0, #1
 810b1d6:	e7a5      	b.n	810b124 <_svfiprintf_r+0xd4>
 810b1d8:	2300      	movs	r3, #0
 810b1da:	3401      	adds	r4, #1
 810b1dc:	9305      	str	r3, [sp, #20]
 810b1de:	4619      	mov	r1, r3
 810b1e0:	f04f 0c0a 	mov.w	ip, #10
 810b1e4:	4620      	mov	r0, r4
 810b1e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 810b1ea:	3a30      	subs	r2, #48	; 0x30
 810b1ec:	2a09      	cmp	r2, #9
 810b1ee:	d903      	bls.n	810b1f8 <_svfiprintf_r+0x1a8>
 810b1f0:	2b00      	cmp	r3, #0
 810b1f2:	d0c5      	beq.n	810b180 <_svfiprintf_r+0x130>
 810b1f4:	9105      	str	r1, [sp, #20]
 810b1f6:	e7c3      	b.n	810b180 <_svfiprintf_r+0x130>
 810b1f8:	fb0c 2101 	mla	r1, ip, r1, r2
 810b1fc:	4604      	mov	r4, r0
 810b1fe:	2301      	movs	r3, #1
 810b200:	e7f0      	b.n	810b1e4 <_svfiprintf_r+0x194>
 810b202:	ab03      	add	r3, sp, #12
 810b204:	9300      	str	r3, [sp, #0]
 810b206:	462a      	mov	r2, r5
 810b208:	4b0f      	ldr	r3, [pc, #60]	; (810b248 <_svfiprintf_r+0x1f8>)
 810b20a:	a904      	add	r1, sp, #16
 810b20c:	4638      	mov	r0, r7
 810b20e:	f7fc f827 	bl	8107260 <_printf_float>
 810b212:	1c42      	adds	r2, r0, #1
 810b214:	4606      	mov	r6, r0
 810b216:	d1d6      	bne.n	810b1c6 <_svfiprintf_r+0x176>
 810b218:	89ab      	ldrh	r3, [r5, #12]
 810b21a:	065b      	lsls	r3, r3, #25
 810b21c:	f53f af2c 	bmi.w	810b078 <_svfiprintf_r+0x28>
 810b220:	9809      	ldr	r0, [sp, #36]	; 0x24
 810b222:	b01d      	add	sp, #116	; 0x74
 810b224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810b228:	ab03      	add	r3, sp, #12
 810b22a:	9300      	str	r3, [sp, #0]
 810b22c:	462a      	mov	r2, r5
 810b22e:	4b06      	ldr	r3, [pc, #24]	; (810b248 <_svfiprintf_r+0x1f8>)
 810b230:	a904      	add	r1, sp, #16
 810b232:	4638      	mov	r0, r7
 810b234:	f7fc fab8 	bl	81077a8 <_printf_i>
 810b238:	e7eb      	b.n	810b212 <_svfiprintf_r+0x1c2>
 810b23a:	bf00      	nop
 810b23c:	0810bc44 	.word	0x0810bc44
 810b240:	0810bc4e 	.word	0x0810bc4e
 810b244:	08107261 	.word	0x08107261
 810b248:	0810af99 	.word	0x0810af99
 810b24c:	0810bc4a 	.word	0x0810bc4a

0810b250 <__sfputc_r>:
 810b250:	6893      	ldr	r3, [r2, #8]
 810b252:	3b01      	subs	r3, #1
 810b254:	2b00      	cmp	r3, #0
 810b256:	b410      	push	{r4}
 810b258:	6093      	str	r3, [r2, #8]
 810b25a:	da08      	bge.n	810b26e <__sfputc_r+0x1e>
 810b25c:	6994      	ldr	r4, [r2, #24]
 810b25e:	42a3      	cmp	r3, r4
 810b260:	db01      	blt.n	810b266 <__sfputc_r+0x16>
 810b262:	290a      	cmp	r1, #10
 810b264:	d103      	bne.n	810b26e <__sfputc_r+0x1e>
 810b266:	f85d 4b04 	ldr.w	r4, [sp], #4
 810b26a:	f7fd be53 	b.w	8108f14 <__swbuf_r>
 810b26e:	6813      	ldr	r3, [r2, #0]
 810b270:	1c58      	adds	r0, r3, #1
 810b272:	6010      	str	r0, [r2, #0]
 810b274:	7019      	strb	r1, [r3, #0]
 810b276:	4608      	mov	r0, r1
 810b278:	f85d 4b04 	ldr.w	r4, [sp], #4
 810b27c:	4770      	bx	lr

0810b27e <__sfputs_r>:
 810b27e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810b280:	4606      	mov	r6, r0
 810b282:	460f      	mov	r7, r1
 810b284:	4614      	mov	r4, r2
 810b286:	18d5      	adds	r5, r2, r3
 810b288:	42ac      	cmp	r4, r5
 810b28a:	d101      	bne.n	810b290 <__sfputs_r+0x12>
 810b28c:	2000      	movs	r0, #0
 810b28e:	e007      	b.n	810b2a0 <__sfputs_r+0x22>
 810b290:	f814 1b01 	ldrb.w	r1, [r4], #1
 810b294:	463a      	mov	r2, r7
 810b296:	4630      	mov	r0, r6
 810b298:	f7ff ffda 	bl	810b250 <__sfputc_r>
 810b29c:	1c43      	adds	r3, r0, #1
 810b29e:	d1f3      	bne.n	810b288 <__sfputs_r+0xa>
 810b2a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0810b2a4 <_vfiprintf_r>:
 810b2a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b2a8:	460d      	mov	r5, r1
 810b2aa:	b09d      	sub	sp, #116	; 0x74
 810b2ac:	4614      	mov	r4, r2
 810b2ae:	4698      	mov	r8, r3
 810b2b0:	4606      	mov	r6, r0
 810b2b2:	b118      	cbz	r0, 810b2bc <_vfiprintf_r+0x18>
 810b2b4:	6983      	ldr	r3, [r0, #24]
 810b2b6:	b90b      	cbnz	r3, 810b2bc <_vfiprintf_r+0x18>
 810b2b8:	f7fb fdba 	bl	8106e30 <__sinit>
 810b2bc:	4b89      	ldr	r3, [pc, #548]	; (810b4e4 <_vfiprintf_r+0x240>)
 810b2be:	429d      	cmp	r5, r3
 810b2c0:	d11b      	bne.n	810b2fa <_vfiprintf_r+0x56>
 810b2c2:	6875      	ldr	r5, [r6, #4]
 810b2c4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810b2c6:	07d9      	lsls	r1, r3, #31
 810b2c8:	d405      	bmi.n	810b2d6 <_vfiprintf_r+0x32>
 810b2ca:	89ab      	ldrh	r3, [r5, #12]
 810b2cc:	059a      	lsls	r2, r3, #22
 810b2ce:	d402      	bmi.n	810b2d6 <_vfiprintf_r+0x32>
 810b2d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810b2d2:	f7fb fe70 	bl	8106fb6 <__retarget_lock_acquire_recursive>
 810b2d6:	89ab      	ldrh	r3, [r5, #12]
 810b2d8:	071b      	lsls	r3, r3, #28
 810b2da:	d501      	bpl.n	810b2e0 <_vfiprintf_r+0x3c>
 810b2dc:	692b      	ldr	r3, [r5, #16]
 810b2de:	b9eb      	cbnz	r3, 810b31c <_vfiprintf_r+0x78>
 810b2e0:	4629      	mov	r1, r5
 810b2e2:	4630      	mov	r0, r6
 810b2e4:	f7fd fe7a 	bl	8108fdc <__swsetup_r>
 810b2e8:	b1c0      	cbz	r0, 810b31c <_vfiprintf_r+0x78>
 810b2ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810b2ec:	07dc      	lsls	r4, r3, #31
 810b2ee:	d50e      	bpl.n	810b30e <_vfiprintf_r+0x6a>
 810b2f0:	f04f 30ff 	mov.w	r0, #4294967295
 810b2f4:	b01d      	add	sp, #116	; 0x74
 810b2f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810b2fa:	4b7b      	ldr	r3, [pc, #492]	; (810b4e8 <_vfiprintf_r+0x244>)
 810b2fc:	429d      	cmp	r5, r3
 810b2fe:	d101      	bne.n	810b304 <_vfiprintf_r+0x60>
 810b300:	68b5      	ldr	r5, [r6, #8]
 810b302:	e7df      	b.n	810b2c4 <_vfiprintf_r+0x20>
 810b304:	4b79      	ldr	r3, [pc, #484]	; (810b4ec <_vfiprintf_r+0x248>)
 810b306:	429d      	cmp	r5, r3
 810b308:	bf08      	it	eq
 810b30a:	68f5      	ldreq	r5, [r6, #12]
 810b30c:	e7da      	b.n	810b2c4 <_vfiprintf_r+0x20>
 810b30e:	89ab      	ldrh	r3, [r5, #12]
 810b310:	0598      	lsls	r0, r3, #22
 810b312:	d4ed      	bmi.n	810b2f0 <_vfiprintf_r+0x4c>
 810b314:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810b316:	f7fb fe4f 	bl	8106fb8 <__retarget_lock_release_recursive>
 810b31a:	e7e9      	b.n	810b2f0 <_vfiprintf_r+0x4c>
 810b31c:	2300      	movs	r3, #0
 810b31e:	9309      	str	r3, [sp, #36]	; 0x24
 810b320:	2320      	movs	r3, #32
 810b322:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 810b326:	f8cd 800c 	str.w	r8, [sp, #12]
 810b32a:	2330      	movs	r3, #48	; 0x30
 810b32c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 810b4f0 <_vfiprintf_r+0x24c>
 810b330:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 810b334:	f04f 0901 	mov.w	r9, #1
 810b338:	4623      	mov	r3, r4
 810b33a:	469a      	mov	sl, r3
 810b33c:	f813 2b01 	ldrb.w	r2, [r3], #1
 810b340:	b10a      	cbz	r2, 810b346 <_vfiprintf_r+0xa2>
 810b342:	2a25      	cmp	r2, #37	; 0x25
 810b344:	d1f9      	bne.n	810b33a <_vfiprintf_r+0x96>
 810b346:	ebba 0b04 	subs.w	fp, sl, r4
 810b34a:	d00b      	beq.n	810b364 <_vfiprintf_r+0xc0>
 810b34c:	465b      	mov	r3, fp
 810b34e:	4622      	mov	r2, r4
 810b350:	4629      	mov	r1, r5
 810b352:	4630      	mov	r0, r6
 810b354:	f7ff ff93 	bl	810b27e <__sfputs_r>
 810b358:	3001      	adds	r0, #1
 810b35a:	f000 80aa 	beq.w	810b4b2 <_vfiprintf_r+0x20e>
 810b35e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810b360:	445a      	add	r2, fp
 810b362:	9209      	str	r2, [sp, #36]	; 0x24
 810b364:	f89a 3000 	ldrb.w	r3, [sl]
 810b368:	2b00      	cmp	r3, #0
 810b36a:	f000 80a2 	beq.w	810b4b2 <_vfiprintf_r+0x20e>
 810b36e:	2300      	movs	r3, #0
 810b370:	f04f 32ff 	mov.w	r2, #4294967295
 810b374:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810b378:	f10a 0a01 	add.w	sl, sl, #1
 810b37c:	9304      	str	r3, [sp, #16]
 810b37e:	9307      	str	r3, [sp, #28]
 810b380:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 810b384:	931a      	str	r3, [sp, #104]	; 0x68
 810b386:	4654      	mov	r4, sl
 810b388:	2205      	movs	r2, #5
 810b38a:	f814 1b01 	ldrb.w	r1, [r4], #1
 810b38e:	4858      	ldr	r0, [pc, #352]	; (810b4f0 <_vfiprintf_r+0x24c>)
 810b390:	f7f4 ffae 	bl	81002f0 <memchr>
 810b394:	9a04      	ldr	r2, [sp, #16]
 810b396:	b9d8      	cbnz	r0, 810b3d0 <_vfiprintf_r+0x12c>
 810b398:	06d1      	lsls	r1, r2, #27
 810b39a:	bf44      	itt	mi
 810b39c:	2320      	movmi	r3, #32
 810b39e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810b3a2:	0713      	lsls	r3, r2, #28
 810b3a4:	bf44      	itt	mi
 810b3a6:	232b      	movmi	r3, #43	; 0x2b
 810b3a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810b3ac:	f89a 3000 	ldrb.w	r3, [sl]
 810b3b0:	2b2a      	cmp	r3, #42	; 0x2a
 810b3b2:	d015      	beq.n	810b3e0 <_vfiprintf_r+0x13c>
 810b3b4:	9a07      	ldr	r2, [sp, #28]
 810b3b6:	4654      	mov	r4, sl
 810b3b8:	2000      	movs	r0, #0
 810b3ba:	f04f 0c0a 	mov.w	ip, #10
 810b3be:	4621      	mov	r1, r4
 810b3c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 810b3c4:	3b30      	subs	r3, #48	; 0x30
 810b3c6:	2b09      	cmp	r3, #9
 810b3c8:	d94e      	bls.n	810b468 <_vfiprintf_r+0x1c4>
 810b3ca:	b1b0      	cbz	r0, 810b3fa <_vfiprintf_r+0x156>
 810b3cc:	9207      	str	r2, [sp, #28]
 810b3ce:	e014      	b.n	810b3fa <_vfiprintf_r+0x156>
 810b3d0:	eba0 0308 	sub.w	r3, r0, r8
 810b3d4:	fa09 f303 	lsl.w	r3, r9, r3
 810b3d8:	4313      	orrs	r3, r2
 810b3da:	9304      	str	r3, [sp, #16]
 810b3dc:	46a2      	mov	sl, r4
 810b3de:	e7d2      	b.n	810b386 <_vfiprintf_r+0xe2>
 810b3e0:	9b03      	ldr	r3, [sp, #12]
 810b3e2:	1d19      	adds	r1, r3, #4
 810b3e4:	681b      	ldr	r3, [r3, #0]
 810b3e6:	9103      	str	r1, [sp, #12]
 810b3e8:	2b00      	cmp	r3, #0
 810b3ea:	bfbb      	ittet	lt
 810b3ec:	425b      	neglt	r3, r3
 810b3ee:	f042 0202 	orrlt.w	r2, r2, #2
 810b3f2:	9307      	strge	r3, [sp, #28]
 810b3f4:	9307      	strlt	r3, [sp, #28]
 810b3f6:	bfb8      	it	lt
 810b3f8:	9204      	strlt	r2, [sp, #16]
 810b3fa:	7823      	ldrb	r3, [r4, #0]
 810b3fc:	2b2e      	cmp	r3, #46	; 0x2e
 810b3fe:	d10c      	bne.n	810b41a <_vfiprintf_r+0x176>
 810b400:	7863      	ldrb	r3, [r4, #1]
 810b402:	2b2a      	cmp	r3, #42	; 0x2a
 810b404:	d135      	bne.n	810b472 <_vfiprintf_r+0x1ce>
 810b406:	9b03      	ldr	r3, [sp, #12]
 810b408:	1d1a      	adds	r2, r3, #4
 810b40a:	681b      	ldr	r3, [r3, #0]
 810b40c:	9203      	str	r2, [sp, #12]
 810b40e:	2b00      	cmp	r3, #0
 810b410:	bfb8      	it	lt
 810b412:	f04f 33ff 	movlt.w	r3, #4294967295
 810b416:	3402      	adds	r4, #2
 810b418:	9305      	str	r3, [sp, #20]
 810b41a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 810b500 <_vfiprintf_r+0x25c>
 810b41e:	7821      	ldrb	r1, [r4, #0]
 810b420:	2203      	movs	r2, #3
 810b422:	4650      	mov	r0, sl
 810b424:	f7f4 ff64 	bl	81002f0 <memchr>
 810b428:	b140      	cbz	r0, 810b43c <_vfiprintf_r+0x198>
 810b42a:	2340      	movs	r3, #64	; 0x40
 810b42c:	eba0 000a 	sub.w	r0, r0, sl
 810b430:	fa03 f000 	lsl.w	r0, r3, r0
 810b434:	9b04      	ldr	r3, [sp, #16]
 810b436:	4303      	orrs	r3, r0
 810b438:	3401      	adds	r4, #1
 810b43a:	9304      	str	r3, [sp, #16]
 810b43c:	f814 1b01 	ldrb.w	r1, [r4], #1
 810b440:	482c      	ldr	r0, [pc, #176]	; (810b4f4 <_vfiprintf_r+0x250>)
 810b442:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810b446:	2206      	movs	r2, #6
 810b448:	f7f4 ff52 	bl	81002f0 <memchr>
 810b44c:	2800      	cmp	r0, #0
 810b44e:	d03f      	beq.n	810b4d0 <_vfiprintf_r+0x22c>
 810b450:	4b29      	ldr	r3, [pc, #164]	; (810b4f8 <_vfiprintf_r+0x254>)
 810b452:	bb1b      	cbnz	r3, 810b49c <_vfiprintf_r+0x1f8>
 810b454:	9b03      	ldr	r3, [sp, #12]
 810b456:	3307      	adds	r3, #7
 810b458:	f023 0307 	bic.w	r3, r3, #7
 810b45c:	3308      	adds	r3, #8
 810b45e:	9303      	str	r3, [sp, #12]
 810b460:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810b462:	443b      	add	r3, r7
 810b464:	9309      	str	r3, [sp, #36]	; 0x24
 810b466:	e767      	b.n	810b338 <_vfiprintf_r+0x94>
 810b468:	fb0c 3202 	mla	r2, ip, r2, r3
 810b46c:	460c      	mov	r4, r1
 810b46e:	2001      	movs	r0, #1
 810b470:	e7a5      	b.n	810b3be <_vfiprintf_r+0x11a>
 810b472:	2300      	movs	r3, #0
 810b474:	3401      	adds	r4, #1
 810b476:	9305      	str	r3, [sp, #20]
 810b478:	4619      	mov	r1, r3
 810b47a:	f04f 0c0a 	mov.w	ip, #10
 810b47e:	4620      	mov	r0, r4
 810b480:	f810 2b01 	ldrb.w	r2, [r0], #1
 810b484:	3a30      	subs	r2, #48	; 0x30
 810b486:	2a09      	cmp	r2, #9
 810b488:	d903      	bls.n	810b492 <_vfiprintf_r+0x1ee>
 810b48a:	2b00      	cmp	r3, #0
 810b48c:	d0c5      	beq.n	810b41a <_vfiprintf_r+0x176>
 810b48e:	9105      	str	r1, [sp, #20]
 810b490:	e7c3      	b.n	810b41a <_vfiprintf_r+0x176>
 810b492:	fb0c 2101 	mla	r1, ip, r1, r2
 810b496:	4604      	mov	r4, r0
 810b498:	2301      	movs	r3, #1
 810b49a:	e7f0      	b.n	810b47e <_vfiprintf_r+0x1da>
 810b49c:	ab03      	add	r3, sp, #12
 810b49e:	9300      	str	r3, [sp, #0]
 810b4a0:	462a      	mov	r2, r5
 810b4a2:	4b16      	ldr	r3, [pc, #88]	; (810b4fc <_vfiprintf_r+0x258>)
 810b4a4:	a904      	add	r1, sp, #16
 810b4a6:	4630      	mov	r0, r6
 810b4a8:	f7fb feda 	bl	8107260 <_printf_float>
 810b4ac:	4607      	mov	r7, r0
 810b4ae:	1c78      	adds	r0, r7, #1
 810b4b0:	d1d6      	bne.n	810b460 <_vfiprintf_r+0x1bc>
 810b4b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810b4b4:	07d9      	lsls	r1, r3, #31
 810b4b6:	d405      	bmi.n	810b4c4 <_vfiprintf_r+0x220>
 810b4b8:	89ab      	ldrh	r3, [r5, #12]
 810b4ba:	059a      	lsls	r2, r3, #22
 810b4bc:	d402      	bmi.n	810b4c4 <_vfiprintf_r+0x220>
 810b4be:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810b4c0:	f7fb fd7a 	bl	8106fb8 <__retarget_lock_release_recursive>
 810b4c4:	89ab      	ldrh	r3, [r5, #12]
 810b4c6:	065b      	lsls	r3, r3, #25
 810b4c8:	f53f af12 	bmi.w	810b2f0 <_vfiprintf_r+0x4c>
 810b4cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 810b4ce:	e711      	b.n	810b2f4 <_vfiprintf_r+0x50>
 810b4d0:	ab03      	add	r3, sp, #12
 810b4d2:	9300      	str	r3, [sp, #0]
 810b4d4:	462a      	mov	r2, r5
 810b4d6:	4b09      	ldr	r3, [pc, #36]	; (810b4fc <_vfiprintf_r+0x258>)
 810b4d8:	a904      	add	r1, sp, #16
 810b4da:	4630      	mov	r0, r6
 810b4dc:	f7fc f964 	bl	81077a8 <_printf_i>
 810b4e0:	e7e4      	b.n	810b4ac <_vfiprintf_r+0x208>
 810b4e2:	bf00      	nop
 810b4e4:	0810b7fc 	.word	0x0810b7fc
 810b4e8:	0810b81c 	.word	0x0810b81c
 810b4ec:	0810b7dc 	.word	0x0810b7dc
 810b4f0:	0810bc44 	.word	0x0810bc44
 810b4f4:	0810bc4e 	.word	0x0810bc4e
 810b4f8:	08107261 	.word	0x08107261
 810b4fc:	0810b27f 	.word	0x0810b27f
 810b500:	0810bc4a 	.word	0x0810bc4a

0810b504 <_read_r>:
 810b504:	b538      	push	{r3, r4, r5, lr}
 810b506:	4d07      	ldr	r5, [pc, #28]	; (810b524 <_read_r+0x20>)
 810b508:	4604      	mov	r4, r0
 810b50a:	4608      	mov	r0, r1
 810b50c:	4611      	mov	r1, r2
 810b50e:	2200      	movs	r2, #0
 810b510:	602a      	str	r2, [r5, #0]
 810b512:	461a      	mov	r2, r3
 810b514:	f7f6 fe62 	bl	81021dc <_read>
 810b518:	1c43      	adds	r3, r0, #1
 810b51a:	d102      	bne.n	810b522 <_read_r+0x1e>
 810b51c:	682b      	ldr	r3, [r5, #0]
 810b51e:	b103      	cbz	r3, 810b522 <_read_r+0x1e>
 810b520:	6023      	str	r3, [r4, #0]
 810b522:	bd38      	pop	{r3, r4, r5, pc}
 810b524:	1003edd4 	.word	0x1003edd4

0810b528 <nan>:
 810b528:	ed9f 0b01 	vldr	d0, [pc, #4]	; 810b530 <nan+0x8>
 810b52c:	4770      	bx	lr
 810b52e:	bf00      	nop
 810b530:	00000000 	.word	0x00000000
 810b534:	7ff80000 	.word	0x7ff80000

0810b538 <strncmp>:
 810b538:	b510      	push	{r4, lr}
 810b53a:	b16a      	cbz	r2, 810b558 <strncmp+0x20>
 810b53c:	3901      	subs	r1, #1
 810b53e:	1884      	adds	r4, r0, r2
 810b540:	f810 3b01 	ldrb.w	r3, [r0], #1
 810b544:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 810b548:	4293      	cmp	r3, r2
 810b54a:	d103      	bne.n	810b554 <strncmp+0x1c>
 810b54c:	42a0      	cmp	r0, r4
 810b54e:	d001      	beq.n	810b554 <strncmp+0x1c>
 810b550:	2b00      	cmp	r3, #0
 810b552:	d1f5      	bne.n	810b540 <strncmp+0x8>
 810b554:	1a98      	subs	r0, r3, r2
 810b556:	bd10      	pop	{r4, pc}
 810b558:	4610      	mov	r0, r2
 810b55a:	e7fc      	b.n	810b556 <strncmp+0x1e>

0810b55c <__ascii_wctomb>:
 810b55c:	b149      	cbz	r1, 810b572 <__ascii_wctomb+0x16>
 810b55e:	2aff      	cmp	r2, #255	; 0xff
 810b560:	bf85      	ittet	hi
 810b562:	238a      	movhi	r3, #138	; 0x8a
 810b564:	6003      	strhi	r3, [r0, #0]
 810b566:	700a      	strbls	r2, [r1, #0]
 810b568:	f04f 30ff 	movhi.w	r0, #4294967295
 810b56c:	bf98      	it	ls
 810b56e:	2001      	movls	r0, #1
 810b570:	4770      	bx	lr
 810b572:	4608      	mov	r0, r1
 810b574:	4770      	bx	lr
	...

0810b578 <__assert_func>:
 810b578:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 810b57a:	4614      	mov	r4, r2
 810b57c:	461a      	mov	r2, r3
 810b57e:	4b09      	ldr	r3, [pc, #36]	; (810b5a4 <__assert_func+0x2c>)
 810b580:	681b      	ldr	r3, [r3, #0]
 810b582:	4605      	mov	r5, r0
 810b584:	68d8      	ldr	r0, [r3, #12]
 810b586:	b14c      	cbz	r4, 810b59c <__assert_func+0x24>
 810b588:	4b07      	ldr	r3, [pc, #28]	; (810b5a8 <__assert_func+0x30>)
 810b58a:	9100      	str	r1, [sp, #0]
 810b58c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 810b590:	4906      	ldr	r1, [pc, #24]	; (810b5ac <__assert_func+0x34>)
 810b592:	462b      	mov	r3, r5
 810b594:	f000 f80e 	bl	810b5b4 <fiprintf>
 810b598:	f000 f880 	bl	810b69c <abort>
 810b59c:	4b04      	ldr	r3, [pc, #16]	; (810b5b0 <__assert_func+0x38>)
 810b59e:	461c      	mov	r4, r3
 810b5a0:	e7f3      	b.n	810b58a <__assert_func+0x12>
 810b5a2:	bf00      	nop
 810b5a4:	10000060 	.word	0x10000060
 810b5a8:	0810bc55 	.word	0x0810bc55
 810b5ac:	0810bc62 	.word	0x0810bc62
 810b5b0:	0810bc90 	.word	0x0810bc90

0810b5b4 <fiprintf>:
 810b5b4:	b40e      	push	{r1, r2, r3}
 810b5b6:	b503      	push	{r0, r1, lr}
 810b5b8:	4601      	mov	r1, r0
 810b5ba:	ab03      	add	r3, sp, #12
 810b5bc:	4805      	ldr	r0, [pc, #20]	; (810b5d4 <fiprintf+0x20>)
 810b5be:	f853 2b04 	ldr.w	r2, [r3], #4
 810b5c2:	6800      	ldr	r0, [r0, #0]
 810b5c4:	9301      	str	r3, [sp, #4]
 810b5c6:	f7ff fe6d 	bl	810b2a4 <_vfiprintf_r>
 810b5ca:	b002      	add	sp, #8
 810b5cc:	f85d eb04 	ldr.w	lr, [sp], #4
 810b5d0:	b003      	add	sp, #12
 810b5d2:	4770      	bx	lr
 810b5d4:	10000060 	.word	0x10000060

0810b5d8 <_fstat_r>:
 810b5d8:	b538      	push	{r3, r4, r5, lr}
 810b5da:	4d07      	ldr	r5, [pc, #28]	; (810b5f8 <_fstat_r+0x20>)
 810b5dc:	2300      	movs	r3, #0
 810b5de:	4604      	mov	r4, r0
 810b5e0:	4608      	mov	r0, r1
 810b5e2:	4611      	mov	r1, r2
 810b5e4:	602b      	str	r3, [r5, #0]
 810b5e6:	f7f6 fe3e 	bl	8102266 <_fstat>
 810b5ea:	1c43      	adds	r3, r0, #1
 810b5ec:	d102      	bne.n	810b5f4 <_fstat_r+0x1c>
 810b5ee:	682b      	ldr	r3, [r5, #0]
 810b5f0:	b103      	cbz	r3, 810b5f4 <_fstat_r+0x1c>
 810b5f2:	6023      	str	r3, [r4, #0]
 810b5f4:	bd38      	pop	{r3, r4, r5, pc}
 810b5f6:	bf00      	nop
 810b5f8:	1003edd4 	.word	0x1003edd4

0810b5fc <_isatty_r>:
 810b5fc:	b538      	push	{r3, r4, r5, lr}
 810b5fe:	4d06      	ldr	r5, [pc, #24]	; (810b618 <_isatty_r+0x1c>)
 810b600:	2300      	movs	r3, #0
 810b602:	4604      	mov	r4, r0
 810b604:	4608      	mov	r0, r1
 810b606:	602b      	str	r3, [r5, #0]
 810b608:	f7f6 fe3d 	bl	8102286 <_isatty>
 810b60c:	1c43      	adds	r3, r0, #1
 810b60e:	d102      	bne.n	810b616 <_isatty_r+0x1a>
 810b610:	682b      	ldr	r3, [r5, #0]
 810b612:	b103      	cbz	r3, 810b616 <_isatty_r+0x1a>
 810b614:	6023      	str	r3, [r4, #0]
 810b616:	bd38      	pop	{r3, r4, r5, pc}
 810b618:	1003edd4 	.word	0x1003edd4

0810b61c <memmove>:
 810b61c:	4288      	cmp	r0, r1
 810b61e:	b510      	push	{r4, lr}
 810b620:	eb01 0402 	add.w	r4, r1, r2
 810b624:	d902      	bls.n	810b62c <memmove+0x10>
 810b626:	4284      	cmp	r4, r0
 810b628:	4623      	mov	r3, r4
 810b62a:	d807      	bhi.n	810b63c <memmove+0x20>
 810b62c:	1e43      	subs	r3, r0, #1
 810b62e:	42a1      	cmp	r1, r4
 810b630:	d008      	beq.n	810b644 <memmove+0x28>
 810b632:	f811 2b01 	ldrb.w	r2, [r1], #1
 810b636:	f803 2f01 	strb.w	r2, [r3, #1]!
 810b63a:	e7f8      	b.n	810b62e <memmove+0x12>
 810b63c:	4402      	add	r2, r0
 810b63e:	4601      	mov	r1, r0
 810b640:	428a      	cmp	r2, r1
 810b642:	d100      	bne.n	810b646 <memmove+0x2a>
 810b644:	bd10      	pop	{r4, pc}
 810b646:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 810b64a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 810b64e:	e7f7      	b.n	810b640 <memmove+0x24>

0810b650 <_realloc_r>:
 810b650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810b652:	4607      	mov	r7, r0
 810b654:	4614      	mov	r4, r2
 810b656:	460e      	mov	r6, r1
 810b658:	b921      	cbnz	r1, 810b664 <_realloc_r+0x14>
 810b65a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 810b65e:	4611      	mov	r1, r2
 810b660:	f7fb bd04 	b.w	810706c <_malloc_r>
 810b664:	b922      	cbnz	r2, 810b670 <_realloc_r+0x20>
 810b666:	f7fb fcb1 	bl	8106fcc <_free_r>
 810b66a:	4625      	mov	r5, r4
 810b66c:	4628      	mov	r0, r5
 810b66e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810b670:	f000 f81b 	bl	810b6aa <_malloc_usable_size_r>
 810b674:	42a0      	cmp	r0, r4
 810b676:	d20f      	bcs.n	810b698 <_realloc_r+0x48>
 810b678:	4621      	mov	r1, r4
 810b67a:	4638      	mov	r0, r7
 810b67c:	f7fb fcf6 	bl	810706c <_malloc_r>
 810b680:	4605      	mov	r5, r0
 810b682:	2800      	cmp	r0, #0
 810b684:	d0f2      	beq.n	810b66c <_realloc_r+0x1c>
 810b686:	4631      	mov	r1, r6
 810b688:	4622      	mov	r2, r4
 810b68a:	f7fe ffa1 	bl	810a5d0 <memcpy>
 810b68e:	4631      	mov	r1, r6
 810b690:	4638      	mov	r0, r7
 810b692:	f7fb fc9b 	bl	8106fcc <_free_r>
 810b696:	e7e9      	b.n	810b66c <_realloc_r+0x1c>
 810b698:	4635      	mov	r5, r6
 810b69a:	e7e7      	b.n	810b66c <_realloc_r+0x1c>

0810b69c <abort>:
 810b69c:	b508      	push	{r3, lr}
 810b69e:	2006      	movs	r0, #6
 810b6a0:	f000 f834 	bl	810b70c <raise>
 810b6a4:	2001      	movs	r0, #1
 810b6a6:	f7f6 fd8f 	bl	81021c8 <_exit>

0810b6aa <_malloc_usable_size_r>:
 810b6aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810b6ae:	1f18      	subs	r0, r3, #4
 810b6b0:	2b00      	cmp	r3, #0
 810b6b2:	bfbc      	itt	lt
 810b6b4:	580b      	ldrlt	r3, [r1, r0]
 810b6b6:	18c0      	addlt	r0, r0, r3
 810b6b8:	4770      	bx	lr

0810b6ba <_raise_r>:
 810b6ba:	291f      	cmp	r1, #31
 810b6bc:	b538      	push	{r3, r4, r5, lr}
 810b6be:	4604      	mov	r4, r0
 810b6c0:	460d      	mov	r5, r1
 810b6c2:	d904      	bls.n	810b6ce <_raise_r+0x14>
 810b6c4:	2316      	movs	r3, #22
 810b6c6:	6003      	str	r3, [r0, #0]
 810b6c8:	f04f 30ff 	mov.w	r0, #4294967295
 810b6cc:	bd38      	pop	{r3, r4, r5, pc}
 810b6ce:	6c42      	ldr	r2, [r0, #68]	; 0x44
 810b6d0:	b112      	cbz	r2, 810b6d8 <_raise_r+0x1e>
 810b6d2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 810b6d6:	b94b      	cbnz	r3, 810b6ec <_raise_r+0x32>
 810b6d8:	4620      	mov	r0, r4
 810b6da:	f000 f831 	bl	810b740 <_getpid_r>
 810b6de:	462a      	mov	r2, r5
 810b6e0:	4601      	mov	r1, r0
 810b6e2:	4620      	mov	r0, r4
 810b6e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810b6e8:	f000 b818 	b.w	810b71c <_kill_r>
 810b6ec:	2b01      	cmp	r3, #1
 810b6ee:	d00a      	beq.n	810b706 <_raise_r+0x4c>
 810b6f0:	1c59      	adds	r1, r3, #1
 810b6f2:	d103      	bne.n	810b6fc <_raise_r+0x42>
 810b6f4:	2316      	movs	r3, #22
 810b6f6:	6003      	str	r3, [r0, #0]
 810b6f8:	2001      	movs	r0, #1
 810b6fa:	e7e7      	b.n	810b6cc <_raise_r+0x12>
 810b6fc:	2400      	movs	r4, #0
 810b6fe:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 810b702:	4628      	mov	r0, r5
 810b704:	4798      	blx	r3
 810b706:	2000      	movs	r0, #0
 810b708:	e7e0      	b.n	810b6cc <_raise_r+0x12>
	...

0810b70c <raise>:
 810b70c:	4b02      	ldr	r3, [pc, #8]	; (810b718 <raise+0xc>)
 810b70e:	4601      	mov	r1, r0
 810b710:	6818      	ldr	r0, [r3, #0]
 810b712:	f7ff bfd2 	b.w	810b6ba <_raise_r>
 810b716:	bf00      	nop
 810b718:	10000060 	.word	0x10000060

0810b71c <_kill_r>:
 810b71c:	b538      	push	{r3, r4, r5, lr}
 810b71e:	4d07      	ldr	r5, [pc, #28]	; (810b73c <_kill_r+0x20>)
 810b720:	2300      	movs	r3, #0
 810b722:	4604      	mov	r4, r0
 810b724:	4608      	mov	r0, r1
 810b726:	4611      	mov	r1, r2
 810b728:	602b      	str	r3, [r5, #0]
 810b72a:	f7f6 fd3d 	bl	81021a8 <_kill>
 810b72e:	1c43      	adds	r3, r0, #1
 810b730:	d102      	bne.n	810b738 <_kill_r+0x1c>
 810b732:	682b      	ldr	r3, [r5, #0]
 810b734:	b103      	cbz	r3, 810b738 <_kill_r+0x1c>
 810b736:	6023      	str	r3, [r4, #0]
 810b738:	bd38      	pop	{r3, r4, r5, pc}
 810b73a:	bf00      	nop
 810b73c:	1003edd4 	.word	0x1003edd4

0810b740 <_getpid_r>:
 810b740:	f7f6 bd2a 	b.w	8102198 <_getpid>

0810b744 <_init>:
 810b744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810b746:	bf00      	nop
 810b748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810b74a:	bc08      	pop	{r3}
 810b74c:	469e      	mov	lr, r3
 810b74e:	4770      	bx	lr

0810b750 <_fini>:
 810b750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810b752:	bf00      	nop
 810b754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810b756:	bc08      	pop	{r3}
 810b758:	469e      	mov	lr, r3
 810b75a:	4770      	bx	lr
