# 1x3-Packet-Router-RTL
Synthesizable Verilog RTL implementation of a 1x3 packet router top that includes modules like FIFO, controller, synchronizer and register.
