`timescale 1ps / 1ps

`define start 3'b000
`define write 3'b001
`define  increment 3'b010
`define finish 3'b011

module init(input logic clk, input logic rst_n,
            input logic en, output logic rdy,
            output logic [7:0] addr, output logic [7:0] wrdata, output logic wren);

	reg [2:0] present_state;
	reg [7:0] i =  8'd0;

	assign addr = i;
	assign wrdata = i;

	always @(posedge clk  or negedge rst_n) begin

		/*reset is active low. When reset start the states.*/
		if (rst_n == 0) begin 
			present_state = `start;
			i = 0;
			rdy = 1;
			wren = 0;
		end
		else begin 
			case (present_state)

				/*
				We remain in the start start until enabled is 0.
				We only start writing when enable is 1.
				*/
				`start:
					begin 
						if (en == 0) begin 
							present_state = `start;
						end
						else begin 
							present_state = `write;
						end
					end

				/*
				Go to the increment state to increment the value of i.
				*/
				`write:
					begin 
						present_state = `increment;
					end
				/*
				Increment and go to write state again. We go to write state again, 
				only when the value of i is less than equal to 255. 
				If i is greater than 255, we do not write anymore.
				*/
				`increment: 
				begin 
					if (i > 8'd255) begin 
						present_state = `finish;
					end
					else begin 
						present_state = `write;
					end
				end

				/*Becase init is activated exaclty once and S is not written to after init finishes we just stay in this state until
				reset.*/
				`finish: begin 
					present_state = `finish;
				end

				default: present_state = `start;
			endcase

			case (present_state)

				/* In the start state we do not write but we are ready to accept calls.*/ 
				`start:
					begin 
						i = 0;
						rdy = 1;
						wren = 0;
					end

				/*In the write state we are not ready to accept calls, since busy to write but we are writing*/
				`write:
					begin 
						rdy = 0;
						wren = 1;
					end

				`increment:
					begin 
						rdy = 0;
						wren = 0;
						i = i + 1;
					end

				`finish:
					begin 
						rdy = 1;
						wren = 0;
					end
			endcase
		end
	end
	


endmodule: init