// Seed: 1227287311
module module_0;
  wire id_1, id_2, id_3;
  wire id_4;
endmodule
module module_1;
  assign {(1'b0), 1 == 1 - 1, id_1} = id_1;
  tri  id_3 = 1;
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    output tri id_1,
    output uwire id_2,
    input tri0 id_3,
    input tri id_4,
    input tri1 id_5,
    input wire id_6,
    input wire id_7,
    output tri id_8,
    output wire id_9,
    input uwire id_10,
    output wor id_11,
    input uwire id_12,
    output wor id_13,
    output supply0 id_14,
    output tri0 id_15
);
  module_0 modCall_1 ();
  wire id_17;
  wire id_18;
endmodule
