;  >>>>>>> GENERATOR INFO:   DO NOT EDIT text between 'GENERATOR INFO' lines !!!
;
; SOURCE FILE:
;        b09_M_FU.agm
;
; CONVERTER:
;        HlddBeh2HlddRtl
;
; MODEL COMPACTNESS:
;        MINIMIZED (default)
;
; CONDITIONAL STATEMENTS:
;        Functions (default)
;
;  <<<<<<< GENERATOR INFO

STAT#	38 Nods,  27 Vars,  5 Grps,  2 Inps,  1 Outs,  4 Cons,  4 Funs,  12 C_outs
COUT#	10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21

MODE#	RTL

;inputs
VAR#	0:  (i_r_______)	"RESET"	<0:0>
VAR#	1:  (i_________)	"X"	<0:0>


;constants
VAR#	2:  (c_________)	"BIT_IDLE"	<0:0>	VAL = 0
VAR#	3:  (c_________)	"BIT_START"	<0:0>	VAL = 1
VAR#	4:  (c_________)	"ZERO_8"	<7:0>	VAL = 0
VAR#	5:  (c_________)	"ZERO_9"	<8:0>	VAL = 0


;functions
VAR#	6:  (____f_____)	"CAT____1"	<8:0>
FUN#	CAT	(A1<= 3<0:0>,	A2<= 4<7:0>)
VAR#	7:  (____f_____)	"CAT____2"	<8:0>
FUN#	CAT	(A1<= 1<0:0>,	A2<= 23<8:1>)
VAR#	8:  (____f_____)	"CAT____3"	<7:0>
FUN#	CAT	(A1<= 2<0:0>,	A2<= 24<7:1>)
VAR#	9:  (____f_____)	"EQ____1"	<0:0>
FUN#	EQ	(A1<= 23<8:1>,	A2<= 25<7:0>)


;state variable
VAR#	10:  (__s_____d_)	"#PROCESS_1#__STATO"	<1:0>


;control part outputs
VAR#	11:  (__n_______)	"D_IN_RESET"	<0:0>
VAR#	12:  (__n_______)	"D_IN_MUX_ADDR"	<1:0>
VAR#	13:  (__n_______)	"D_OUT_EN"	<0:0>
VAR#	14:  (__n_______)	"D_OUT_RESET"	<0:0>
VAR#	15:  (__n_______)	"D_OUT_MUX_ADDR"	<1:0>
VAR#	16:  (__n_______)	"OLD_EN"	<0:0>
VAR#	17:  (__n_______)	"OLD_RESET"	<0:0>
VAR#	18:  (__n_______)	"OLD_MUX_ADDR"	<1:0>
VAR#	19:  (__n_______)	"Y_EN"	<0:0>
VAR#	20:  (__n_______)	"Y_RESET"	<0:0>
VAR#	21:  (__n_______)	"Y_MUX_ADDR"	<1:0>


;control graph
VAR#	22:  (________F_)	"CONTROL"	
GRP#	0:  BEG =  0, LEN = 13 -----
  0	0:  (n___) (0=>1	1=>12	)	V = 0	"RESET"	<0:0>
  1	1:  (n___) (0=>6 1=>2 2=>3 3=>4 )	V = 10	"#PROCESS_1#__STATO"	<1:0>
  2	2:  (n___) (0=>7	1=>8	)	V = 23	"D_IN<0>"	<0:0>
  3	3:  (n___) (0=>9	1=>10	)	V = 23	"D_IN<0>"	<0:0>
  4	4:  (n___) (0=>10	1=>5	)	V = 23	"D_IN<0>"	<0:0>
  5	5:  (n___) (0=>8	1=>11	)	V = 9	"EQ____1"	<0:0>
  6	6:  (__v_) (	0	0)	VEC = "1  0 0 1 0 0 1 0 0 1 0 0"
  7	7:  (__v_) (	0	0)	VEC = "1  0 1 0 0 X 0 0 X 0 0 X"
  8	8:  (__v_) (	0	0)	VEC = "2  0 2 1 0 1 1 0 1 1 0 1"
  9	9:  (__v_) (	0	0)	VEC = "2  0 1 1 0 2 0 0 X 1 0 2"
  10	10:  (__v_) (	0	0)	VEC = "3  0 1 0 0 X 0 0 X 1 0 0"
  11	11:  (__v_) (	0	0)	VEC = "3  0 0 0 0 X 1 0 1 1 0 0"
  12	12:  (__v_) (	0	0)	VEC = "0  1 X 0 1 X 0 1 X 0 1 X"



;datapath graphs
VAR#	23:  (________d_)	"D_IN"	<8:0>
GRP#	1:  BEG =  13, LEN = 5 -----
  13	0:  (n___) (0=>1	1=>2	)	V = 11	"D_IN_RESET"	<0:0>
  14	1:  (n___) (0=>2 1=>3 2=>4 )	V = 12	"D_IN_MUX_ADDR"	<1:0>
  15	2:  (____) (	0	0)	V = 5	"ZERO_9"	<8:0>
  16	3:  (____) (	0	0)	V = 7	"CAT____2"	<8:0>
  17	4:  (____) (	0	0)	V = 6	"CAT____1"	<8:0>

VAR#	24:  (________d_)	"D_OUT"	<7:0>
GRP#	2:  BEG =  18, LEN = 7 -----
  18	0:  (n___) (0=>1	1=>4	)	V = 14	"D_OUT_RESET"	<0:0>
  19	1:  (n___) (0=>3	1=>2	)	V = 13	"D_OUT_EN"	<0:0>
  20	2:  (n___) (0=>4 1=>5 2=>6 )	V = 15	"D_OUT_MUX_ADDR"	<1:0>
  21	3:  (____) (	0	0)	V = 24	"D_OUT"	<7:0>
  22	4:  (____) (	0	0)	V = 4	"ZERO_8"	<7:0>
  23	5:  (____) (	0	0)	V = 23	"D_IN<8:1>"	<8:1>
  24	6:  (____) (	0	0)	V = 8	"CAT____3"	<7:0>

VAR#	25:  (________d_)	"OLD"	<7:0>
GRP#	3:  BEG =  25, LEN = 6 -----
  25	0:  (n___) (0=>1	1=>4	)	V = 17	"OLD_RESET"	<0:0>
  26	1:  (n___) (0=>3	1=>2	)	V = 16	"OLD_EN"	<0:0>
  27	2:  (n___) (0=>4	1=>5	)	V = 18	"OLD_MUX_ADDR"	<1:0>
  28	3:  (____) (	0	0)	V = 25	"OLD"	<7:0>
  29	4:  (____) (	0	0)	V = 4	"ZERO_8"	<7:0>
  30	5:  (____) (	0	0)	V = 23	"D_IN<8:1>"	<8:1>

VAR#	26:  (____o___d_)	"Y"	<0:0>
GRP#	4:  BEG =  31, LEN = 7 -----
  31	0:  (n___) (0=>1	1=>4	)	V = 20	"Y_RESET"	<0:0>
  32	1:  (n___) (0=>3	1=>2	)	V = 19	"Y_EN"	<0:0>
  33	2:  (n___) (0=>4 1=>5 2=>6 )	V = 21	"Y_MUX_ADDR"	<1:0>
  34	3:  (____) (	0	0)	V = 26	"Y"	<0:0>
  35	4:  (____) (	0	0)	V = 2	"BIT_IDLE"	<0:0>
  36	5:  (____) (	0	0)	V = 3	"BIT_START"	<0:0>
  37	6:  (____) (	0	0)	V = 24	"D_OUT<0>"	<0:0>

