/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 376 272)
	(text "PatternGeneration" (rect 5 0 113 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 235 24 252)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "Reset" (rect 0 0 33 19)(font "Intel Clear" (font_size 8)))
		(text "Reset" (rect 21 27 54 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "StateDemandRequest[2..0]" (rect 0 0 161 19)(font "Intel Clear" (font_size 8)))
		(text "StateDemandRequest[2..0]" (rect 21 43 182 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "FIFO_WaitRequest" (rect 0 0 109 19)(font "Intel Clear" (font_size 8)))
		(text "FIFO_WaitRequest" (rect 21 59 130 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "FIFO_OUT_CSR[31..0]" (rect 0 0 132 19)(font "Intel Clear" (font_size 8)))
		(text "FIFO_OUT_CSR[31..0]" (rect 21 75 153 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "FIFO_OUT_ReadData[31..0]" (rect 0 0 166 19)(font "Intel Clear" (font_size 8)))
		(text "FIFO_OUT_ReadData[31..0]" (rect 21 91 187 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "FIFO_Clk" (rect 0 0 53 19)(font "Intel Clear" (font_size 8)))
		(text "FIFO_Clk" (rect 21 107 74 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "SysCLK" (rect 0 0 44 19)(font "Intel Clear" (font_size 8)))
		(text "SysCLK" (rect 21 123 65 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 360 32)
		(output)
		(text "FIFO_Read" (rect 0 0 64 19)(font "Intel Clear" (font_size 8)))
		(text "FIFO_Read" (rect 275 27 339 46)(font "Intel Clear" (font_size 8)))
		(line (pt 360 32)(pt 344 32))
	)
	(port
		(pt 360 48)
		(output)
		(text "PG_counter[31..0]" (rect 0 0 107 19)(font "Intel Clear" (font_size 8)))
		(text "PG_counter[31..0]" (rect 232 43 339 62)(font "Intel Clear" (font_size 8)))
		(line (pt 360 48)(pt 344 48)(line_width 3))
	)
	(port
		(pt 360 64)
		(output)
		(text "FIFO_ReadMode[3..0]" (rect 0 0 128 19)(font "Intel Clear" (font_size 8)))
		(text "FIFO_ReadMode[3..0]" (rect 211 59 339 78)(font "Intel Clear" (font_size 8)))
		(line (pt 360 64)(pt 344 64)(line_width 3))
	)
	(port
		(pt 360 80)
		(output)
		(text "PG_Debug_Addr[3..0]" (rect 0 0 130 19)(font "Intel Clear" (font_size 8)))
		(text "PG_Debug_Addr[3..0]" (rect 209 75 339 94)(font "Intel Clear" (font_size 8)))
		(line (pt 360 80)(pt 344 80)(line_width 3))
	)
	(port
		(pt 360 96)
		(output)
		(text "PG_Debug_Data[31..0]" (rect 0 0 138 19)(font "Intel Clear" (font_size 8)))
		(text "PG_Debug_Data[31..0]" (rect 201 91 339 110)(font "Intel Clear" (font_size 8)))
		(line (pt 360 96)(pt 344 96)(line_width 3))
	)
	(port
		(pt 360 112)
		(output)
		(text "X_data[19..0]" (rect 0 0 81 19)(font "Intel Clear" (font_size 8)))
		(text "X_data[19..0]" (rect 258 107 339 126)(font "Intel Clear" (font_size 8)))
		(line (pt 360 112)(pt 344 112)(line_width 3))
	)
	(port
		(pt 360 128)
		(output)
		(text "TimesEqualFlag" (rect 0 0 94 19)(font "Intel Clear" (font_size 8)))
		(text "TimesEqualFlag" (rect 245 123 339 142)(font "Intel Clear" (font_size 8)))
		(line (pt 360 128)(pt 344 128))
	)
	(port
		(pt 360 144)
		(output)
		(text "Difference_MSB" (rect 0 0 95 19)(font "Intel Clear" (font_size 8)))
		(text "Difference_MSB" (rect 244 139 339 158)(font "Intel Clear" (font_size 8)))
		(line (pt 360 144)(pt 344 144))
	)
	(port
		(pt 360 160)
		(output)
		(text "DAC_CSn" (rect 0 0 56 19)(font "Intel Clear" (font_size 8)))
		(text "DAC_CSn" (rect 283 155 339 174)(font "Intel Clear" (font_size 8)))
		(line (pt 360 160)(pt 344 160))
	)
	(port
		(pt 360 176)
		(output)
		(text "DAC_CLK" (rect 0 0 56 19)(font "Intel Clear" (font_size 8)))
		(text "DAC_CLK" (rect 283 171 339 190)(font "Intel Clear" (font_size 8)))
		(line (pt 360 176)(pt 344 176))
	)
	(port
		(pt 360 192)
		(output)
		(text "DAC_Data_A" (rect 0 0 76 19)(font "Intel Clear" (font_size 8)))
		(text "DAC_Data_A" (rect 263 187 339 206)(font "Intel Clear" (font_size 8)))
		(line (pt 360 192)(pt 344 192))
	)
	(port
		(pt 360 208)
		(output)
		(text "DAC_Data_B" (rect 0 0 76 19)(font "Intel Clear" (font_size 8)))
		(text "DAC_Data_B" (rect 263 203 339 222)(font "Intel Clear" (font_size 8)))
		(line (pt 360 208)(pt 344 208))
	)
	(drawing
		(rectangle (rect 16 16 344 240))
	)
)
