--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml connect4_top.twx connect4_top.ncd -o connect4_top.twr
connect4_top.pcf -ucf Connect4.ucf

Design file:              connect4_top.ncd
Physical constraint file: connect4_top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1071 paths analyzed, 74 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.346ns.
--------------------------------------------------------------------------------

Paths for end point fsm/next_state_1 (SLICE_X18Y25.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fsm/current_state_1 (FF)
  Destination:          fsm/next_state_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.138ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.145 - 0.157)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fsm/current_state_1 to fsm/next_state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.BQ      Tcko                  0.391   fsm/current_state<1>
                                                       fsm/current_state_1
    SLICE_X18Y25.A4      net (fanout=2)        0.406   fsm/current_state<1>
    SLICE_X18Y25.CLK     Tas                   0.341   fsm/next_state<1>
                                                       fsm/Mmux_current_state[1]_PWR_6_o_wide_mux_20_OUT21
                                                       fsm/next_state_1
    -------------------------------------------------  ---------------------------
    Total                                      1.138ns (0.732ns logic, 0.406ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point columnSelector/next_player (SLICE_X19Y25.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fsm/current_state_0 (FF)
  Destination:          columnSelector/next_player (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.115ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.145 - 0.157)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fsm/current_state_0 to columnSelector/next_player
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.AQ      Tcko                  0.391   fsm/current_state<1>
                                                       fsm/current_state_0
    SLICE_X19Y25.D4      net (fanout=2)        0.402   fsm/current_state<0>
    SLICE_X19Y25.CLK     Tas                   0.322   columnSelector/next_player
                                                       columnSelector/Mmux_state[1]_GND_4_o_Mux_77_o11
                                                       columnSelector/next_player
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.713ns logic, 0.402ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point columnSelector/next_player (SLICE_X19Y25.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fsm/current_state_1 (FF)
  Destination:          columnSelector/next_player (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.089ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.145 - 0.157)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fsm/current_state_1 to columnSelector/next_player
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.BQ      Tcko                  0.391   fsm/current_state<1>
                                                       fsm/current_state_1
    SLICE_X19Y25.D5      net (fanout=2)        0.376   fsm/current_state<1>
    SLICE_X19Y25.CLK     Tas                   0.322   columnSelector/next_player
                                                       columnSelector/Mmux_state[1]_GND_4_o_Mux_77_o11
                                                       columnSelector/next_player
    -------------------------------------------------  ---------------------------
    Total                                      1.089ns (0.713ns logic, 0.376ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fsm/next_state_0 (SLICE_X18Y25.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               columnSelector/next_player (FF)
  Destination:          fsm/next_state_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: columnSelector/next_player to fsm/next_state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.DQ      Tcko                  0.198   columnSelector/next_player
                                                       columnSelector/next_player
    SLICE_X18Y25.A3      net (fanout=2)        0.152   columnSelector/next_player
    SLICE_X18Y25.CLK     Tah         (-Th)    -0.121   fsm/next_state<1>
                                                       fsm/Mmux_current_state[1]_PWR_6_o_wide_mux_20_OUT11
                                                       fsm/next_state_0
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.319ns logic, 0.152ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------

Paths for end point fsm/next_state_1 (SLICE_X18Y25.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               columnSelector/next_player (FF)
  Destination:          fsm/next_state_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.540ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: columnSelector/next_player to fsm/next_state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.DQ      Tcko                  0.198   columnSelector/next_player
                                                       columnSelector/next_player
    SLICE_X18Y25.A3      net (fanout=2)        0.152   columnSelector/next_player
    SLICE_X18Y25.CLK     Tah         (-Th)    -0.190   fsm/next_state<1>
                                                       fsm/Mmux_current_state[1]_PWR_6_o_wide_mux_20_OUT21
                                                       fsm/next_state_1
    -------------------------------------------------  ---------------------------
    Total                                      0.540ns (0.388ns logic, 0.152ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Paths for end point columnSelector/out_gameboard_0 (SLICE_X19Y25.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               columnSelector/out_gameboard_0 (FF)
  Destination:          columnSelector/out_gameboard_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: columnSelector/out_gameboard_0 to columnSelector/out_gameboard_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.DMUX    Tshcko                0.244   columnSelector/next_player
                                                       columnSelector/out_gameboard_0
    SLICE_X19Y25.D1      net (fanout=3)        0.408   columnSelector/out_gameboard<0>
    SLICE_X19Y25.CLK     Tah         (-Th)    -0.155   columnSelector/next_player
                                                       columnSelector/Mmux_state[1]_GND_4_o_wide_mux_75_OUT11
                                                       columnSelector/out_gameboard_0
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.399ns logic, 0.408ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: fsm/next_state<1>/CLK
  Logical resource: fsm/next_state_0/CK
  Location pin: SLICE_X18Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: fsm/next_state<1>/CLK
  Logical resource: fsm/next_state_1/CK
  Location pin: SLICE_X18Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.346|    1.185|    1.128|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1071 paths, 0 nets, and 151 connections

Design statistics:
   Minimum period:   3.346ns{1}   (Maximum frequency: 298.864MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 15 22:12:28 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



