

================================================================
== Vitis HLS Report for 'seg_7_driver'
================================================================
* Date:           Sun Jan 15 13:36:56 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        seg_7_driver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  6.088 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     97|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|       8|      2|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      17|     99|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |seg_7_code_V_U  |seg_7_code_V_ROM_AUTO_1R  |        0|  8|   2|    0|    10|    8|     1|           80|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                          |        0|  8|   2|    0|    10|    8|     1|           80|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |and_ln11_1_fu_143_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln11_2_fu_149_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln11_3_fu_155_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln11_4_fu_202_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln11_5_fu_208_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln11_fu_131_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln34_1_fu_119_p2    |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln34_2_fu_125_p2    |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln34_fu_113_p2      |      icmp|   0|  0|   8|           2|           2|
    |or_ln11_1_fu_305_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln11_2_fu_190_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln11_3_fu_196_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln11_4_fu_222_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln11_5_fu_232_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln11_6_fu_254_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln11_fu_301_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln34_fu_281_p2        |        or|   0|  0|   2|           1|           1|
    |next_state_fu_260_p3     |    select|   0|  0|   2|           1|           2|
    |seg_7_data               |    select|   0|  0|   8|           1|           8|
    |seg_7_enable             |    select|   0|  0|   4|           1|           4|
    |select_ln11_1_fu_169_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln11_2_fu_177_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln11_4_fu_214_p3  |    select|   0|  0|   3|           1|           2|
    |select_ln11_5_fu_238_p3  |    select|   0|  0|   3|           1|           2|
    |select_ln11_6_fu_246_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln11_fu_161_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln34_1_fu_285_p3  |    select|   0|  0|   4|           1|           3|
    |select_ln34_fu_274_p3    |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln11_fu_137_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  97|          33|          60|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |and_ln11_1_reg_341       |  1|   0|    1|          0|
    |and_ln11_reg_336         |  1|   0|    1|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |icmp_ln34_1_reg_324      |  1|   0|    1|          0|
    |icmp_ln34_2_reg_329      |  1|   0|    1|          0|
    |icmp_ln34_reg_319        |  1|   0|    1|          0|
    |state                    |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   |  Source Object |    C Type    |
+----------------+-----+-----+--------------+----------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_none|    seg_7_driver|  return value|
|ap_rst          |   in|    1|  ap_ctrl_none|    seg_7_driver|  return value|
|refresh_signal  |   in|    1|       ap_none|  refresh_signal|        scalar|
|digit1          |   in|    4|       ap_none|          digit1|        scalar|
|digit2          |   in|    4|       ap_none|          digit2|        scalar|
|seg_7_data      |  out|    8|       ap_none|      seg_7_data|       pointer|
|seg_7_enable    |  out|    4|       ap_none|    seg_7_enable|       pointer|
+----------------+-----+-----+--------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.08>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%digit2_read = read i4 @_ssdm_op_Read.ap_none.i4, i4 %digit2" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 3 'read' 'digit2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%digit1_read = read i4 @_ssdm_op_Read.ap_none.i4, i4 %digit1" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 4 'read' 'digit1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%refresh_signal_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %refresh_signal" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 5 'read' 'refresh_signal_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%state_load = load i2 %state" [seg_7_driver/seg_7_driver.cpp:34]   --->   Operation 6 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.93ns)   --->   "%icmp_ln34 = icmp_eq  i2 %state_load, i2 3" [seg_7_driver/seg_7_driver.cpp:34]   --->   Operation 7 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.93ns)   --->   "%icmp_ln34_1 = icmp_eq  i2 %state_load, i2 1" [seg_7_driver/seg_7_driver.cpp:34]   --->   Operation 8 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.93ns)   --->   "%icmp_ln34_2 = icmp_eq  i2 %state_load, i2 0" [seg_7_driver/seg_7_driver.cpp:34]   --->   Operation 9 'icmp' 'icmp_ln34_2' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.97ns)   --->   "%and_ln11 = and i1 %icmp_ln34, i1 %refresh_signal_read" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 10 'and' 'and_ln11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.97ns)   --->   "%xor_ln11 = xor i1 %refresh_signal_read, i1 1" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 11 'xor' 'xor_ln11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.97ns)   --->   "%and_ln11_1 = and i1 %icmp_ln34_1, i1 %xor_ln11" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 12 'and' 'and_ln11_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node or_ln11_6)   --->   "%and_ln11_2 = and i1 %icmp_ln34_2, i1 %xor_ln11" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 13 'and' 'and_ln11_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.97ns)   --->   "%and_ln11_3 = and i1 %icmp_ln34_2, i1 %refresh_signal_read" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 14 'and' 'and_ln11_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_2)   --->   "%select_ln11 = select i1 %and_ln11_3, i4 %digit2_read, i4 %digit1_read" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 15 'select' 'select_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln11_1 = select i1 %and_ln11_1, i4 %digit2_read, i4 %digit1_read" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 16 'select' 'select_ln11_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln11_2 = select i1 %icmp_ln34_2, i4 %select_ln11, i4 %select_ln11_1" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 17 'select' 'select_ln11_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i4 %select_ln11_2" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 18 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%seg_7_code_V_addr = getelementptr i8 %seg_7_code_V, i64 0, i64 %zext_ln11" [seg_7_driver/seg_7_driver.cpp:39]   --->   Operation 19 'getelementptr' 'seg_7_code_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.15ns)   --->   "%seg_7_code_V_load = load i4 %seg_7_code_V_addr" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 20 'load' 'seg_7_code_V_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln11_6)   --->   "%or_ln11_2 = or i1 %and_ln11_2, i1 %and_ln11" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 21 'or' 'or_ln11_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.97ns)   --->   "%or_ln11_3 = or i1 %and_ln11_3, i1 %and_ln11_1" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 22 'or' 'or_ln11_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln11_4)   --->   "%and_ln11_4 = and i1 %icmp_ln34_1, i1 %refresh_signal_read" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 23 'and' 'and_ln11_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.97ns)   --->   "%and_ln11_5 = and i1 %icmp_ln34, i1 %xor_ln11" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 24 'and' 'and_ln11_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node next_state)   --->   "%select_ln11_4 = select i1 %and_ln11_5, i2 3, i2 2" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 25 'select' 'select_ln11_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln11_4 = or i1 %and_ln11_5, i1 %and_ln11_4" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 26 'or' 'or_ln11_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node next_state)   --->   "%zext_ln11_1 = zext i1 %or_ln11_3" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 27 'zext' 'zext_ln11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln11_6)   --->   "%or_ln11_5 = or i1 %or_ln11_3, i1 %or_ln11_2" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 28 'or' 'or_ln11_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node next_state)   --->   "%select_ln11_5 = select i1 %refresh_signal_read, i2 3, i2 2" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 29 'select' 'select_ln11_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node next_state)   --->   "%select_ln11_6 = select i1 %or_ln11_4, i2 %select_ln11_4, i2 %zext_ln11_1" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 30 'select' 'select_ln11_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln11_6 = or i1 %or_ln11_4, i1 %or_ln11_5" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 31 'or' 'or_ln11_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.99ns) (out node of the LUT)   --->   "%next_state = select i1 %or_ln11_6, i2 %select_ln11_6, i2 %select_ln11_5" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 32 'select' 'next_state' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln92 = store i2 %next_state, i2 %state" [seg_7_driver/seg_7_driver.cpp:92]   --->   Operation 33 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.19>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [seg_7_driver/seg_7_driver.cpp:14]   --->   Operation 34 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [seg_7_driver/seg_7_driver.cpp:10]   --->   Operation 35 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln10 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [seg_7_driver/seg_7_driver.cpp:10]   --->   Operation 36 'specinterface' 'specinterface_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %refresh_signal"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %refresh_signal, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %digit1"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %digit1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %digit2"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %digit2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %seg_7_data"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %seg_7_data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %seg_7_enable"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %seg_7_enable, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node seg_7_enable_local)   --->   "%select_ln34 = select i1 %icmp_ln34_2, i4 14, i4 13" [seg_7_driver/seg_7_driver.cpp:34]   --->   Operation 47 'select' 'select_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node seg_7_enable_local)   --->   "%or_ln34 = or i1 %icmp_ln34_2, i1 %icmp_ln34_1" [seg_7_driver/seg_7_driver.cpp:34]   --->   Operation 48 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node seg_7_enable_local)   --->   "%select_ln34_1 = select i1 %icmp_ln34, i4 7, i4 11" [seg_7_driver/seg_7_driver.cpp:34]   --->   Operation 49 'select' 'select_ln34_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.99ns) (out node of the LUT)   --->   "%seg_7_enable_local = select i1 %or_ln34, i4 %select_ln34, i4 %select_ln34_1" [seg_7_driver/seg_7_driver.cpp:34]   --->   Operation 50 'select' 'seg_7_enable_local' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node seg_7_data_local)   --->   "%or_ln11 = or i1 %and_ln11_1, i1 %and_ln11" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 51 'or' 'or_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/2] (2.15ns)   --->   "%seg_7_code_V_load = load i4 %seg_7_code_V_addr" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 52 'load' 'seg_7_code_V_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node seg_7_data_local)   --->   "%or_ln11_1 = or i1 %icmp_ln34_2, i1 %or_ln11" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 53 'or' 'or_ln11_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.04ns) (out node of the LUT)   --->   "%seg_7_data_local = select i1 %or_ln11_1, i8 %seg_7_code_V_load, i8 192" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 54 'select' 'seg_7_data_local' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %seg_7_data, i8 %seg_7_data_local" [seg_7_driver/seg_7_driver.cpp:93]   --->   Operation 55 'write' 'write_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln94 = write void @_ssdm_op_Write.ap_none.i4P0A, i4 %seg_7_enable, i4 %seg_7_enable_local" [seg_7_driver/seg_7_driver.cpp:94]   --->   Operation 56 'write' 'write_ln94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln96 = ret" [seg_7_driver/seg_7_driver.cpp:96]   --->   Operation 57 'ret' 'ret_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ refresh_signal]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ digit1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ digit2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seg_7_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seg_7_enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ seg_7_code_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
digit2_read         (read         ) [ 000]
digit1_read         (read         ) [ 000]
refresh_signal_read (read         ) [ 000]
state_load          (load         ) [ 000]
icmp_ln34           (icmp         ) [ 011]
icmp_ln34_1         (icmp         ) [ 011]
icmp_ln34_2         (icmp         ) [ 011]
and_ln11            (and          ) [ 011]
xor_ln11            (xor          ) [ 000]
and_ln11_1          (and          ) [ 011]
and_ln11_2          (and          ) [ 000]
and_ln11_3          (and          ) [ 000]
select_ln11         (select       ) [ 000]
select_ln11_1       (select       ) [ 000]
select_ln11_2       (select       ) [ 000]
zext_ln11           (zext         ) [ 000]
seg_7_code_V_addr   (getelementptr) [ 011]
or_ln11_2           (or           ) [ 000]
or_ln11_3           (or           ) [ 000]
and_ln11_4          (and          ) [ 000]
and_ln11_5          (and          ) [ 000]
select_ln11_4       (select       ) [ 000]
or_ln11_4           (or           ) [ 000]
zext_ln11_1         (zext         ) [ 000]
or_ln11_5           (or           ) [ 000]
select_ln11_5       (select       ) [ 000]
select_ln11_6       (select       ) [ 000]
or_ln11_6           (or           ) [ 000]
next_state          (select       ) [ 000]
store_ln92          (store        ) [ 000]
specpipeline_ln14   (specpipeline ) [ 000]
spectopmodule_ln10  (spectopmodule) [ 000]
specinterface_ln10  (specinterface) [ 000]
specbitsmap_ln0     (specbitsmap  ) [ 000]
specinterface_ln0   (specinterface) [ 000]
specbitsmap_ln0     (specbitsmap  ) [ 000]
specinterface_ln0   (specinterface) [ 000]
specbitsmap_ln0     (specbitsmap  ) [ 000]
specinterface_ln0   (specinterface) [ 000]
specbitsmap_ln0     (specbitsmap  ) [ 000]
specinterface_ln0   (specinterface) [ 000]
specbitsmap_ln0     (specbitsmap  ) [ 000]
specinterface_ln0   (specinterface) [ 000]
select_ln34         (select       ) [ 000]
or_ln34             (or           ) [ 000]
select_ln34_1       (select       ) [ 000]
seg_7_enable_local  (select       ) [ 000]
or_ln11             (or           ) [ 000]
seg_7_code_V_load   (load         ) [ 000]
or_ln11_1           (or           ) [ 000]
seg_7_data_local    (select       ) [ 000]
write_ln93          (write        ) [ 000]
write_ln94          (write        ) [ 000]
ret_ln96            (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="refresh_signal">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="refresh_signal"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="digit1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="digit1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="digit2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="digit2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="seg_7_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seg_7_data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="seg_7_enable">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seg_7_enable"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="state">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="seg_7_code_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seg_7_code_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="digit2_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="0"/>
<pin id="66" dir="0" index="1" bw="4" slack="0"/>
<pin id="67" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="digit2_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="digit1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="4" slack="0"/>
<pin id="73" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="digit1_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="refresh_signal_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="refresh_signal_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln93_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="write_ln94_write_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="4" slack="0"/>
<pin id="92" dir="0" index="2" bw="4" slack="0"/>
<pin id="93" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln94/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="seg_7_code_V_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seg_7_code_V_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seg_7_code_V_load/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="state_load_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="2" slack="0"/>
<pin id="111" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln34_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="0"/>
<pin id="115" dir="0" index="1" bw="2" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln34_1_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="2" slack="0"/>
<pin id="121" dir="0" index="1" bw="2" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln34_2_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2" slack="0"/>
<pin id="127" dir="0" index="1" bw="2" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_2/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="and_ln11_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln11/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="xor_ln11_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="and_ln11_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln11_1/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="and_ln11_2_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln11_2/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="and_ln11_3_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln11_3/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="select_ln11_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="0" index="2" bw="4" slack="0"/>
<pin id="165" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="select_ln11_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="4" slack="0"/>
<pin id="172" dir="0" index="2" bw="4" slack="0"/>
<pin id="173" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_1/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="select_ln11_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="0"/>
<pin id="180" dir="0" index="2" bw="4" slack="0"/>
<pin id="181" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_2/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln11_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="or_ln11_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="or_ln11_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11_3/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="and_ln11_4_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln11_4/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="and_ln11_5_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln11_5/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="select_ln11_4_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="2" slack="0"/>
<pin id="217" dir="0" index="2" bw="2" slack="0"/>
<pin id="218" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_4/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="or_ln11_4_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11_4/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln11_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="or_ln11_5_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11_5/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="select_ln11_5_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="2" slack="0"/>
<pin id="241" dir="0" index="2" bw="2" slack="0"/>
<pin id="242" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_5/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="select_ln11_6_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="2" slack="0"/>
<pin id="249" dir="0" index="2" bw="2" slack="0"/>
<pin id="250" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_6/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="or_ln11_6_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11_6/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="next_state_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="2" slack="0"/>
<pin id="263" dir="0" index="2" bw="2" slack="0"/>
<pin id="264" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="next_state/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln92_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="0"/>
<pin id="270" dir="0" index="1" bw="2" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln34_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="0" index="2" bw="4" slack="0"/>
<pin id="278" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="or_ln34_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="1" slack="1"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln34_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="4" slack="0"/>
<pin id="288" dir="0" index="2" bw="4" slack="0"/>
<pin id="289" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_1/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="seg_7_enable_local_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="0"/>
<pin id="295" dir="0" index="2" bw="4" slack="0"/>
<pin id="296" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="seg_7_enable_local/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="or_ln11_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="0" index="1" bw="1" slack="1"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="or_ln11_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11_1/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="seg_7_data_local_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="0"/>
<pin id="313" dir="0" index="2" bw="8" slack="0"/>
<pin id="314" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="seg_7_data_local/2 "/>
</bind>
</comp>

<comp id="319" class="1005" name="icmp_ln34_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="324" class="1005" name="icmp_ln34_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln34_1 "/>
</bind>
</comp>

<comp id="329" class="1005" name="icmp_ln34_2_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln34_2 "/>
</bind>
</comp>

<comp id="336" class="1005" name="and_ln11_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln11 "/>
</bind>
</comp>

<comp id="341" class="1005" name="and_ln11_1_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln11_1 "/>
</bind>
</comp>

<comp id="346" class="1005" name="seg_7_code_V_addr_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="1"/>
<pin id="348" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="seg_7_code_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="60" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="62" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="109" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="109" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="113" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="76" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="76" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="119" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="137" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="125" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="137" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="125" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="76" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="64" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="70" pin="2"/><net_sink comp="161" pin=2"/></net>

<net id="174"><net_src comp="143" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="64" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="70" pin="2"/><net_sink comp="169" pin=2"/></net>

<net id="182"><net_src comp="125" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="161" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="169" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="194"><net_src comp="149" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="131" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="155" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="143" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="119" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="76" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="113" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="137" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="208" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="202" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="196" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="196" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="190" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="76" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="18" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="251"><net_src comp="222" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="214" pin="3"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="228" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="222" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="232" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="246" pin="3"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="238" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="10" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="50" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="52" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="290"><net_src comp="54" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="56" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="281" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="274" pin="3"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="285" pin="3"/><net_sink comp="292" pin=2"/></net>

<net id="300"><net_src comp="292" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="309"><net_src comp="301" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="305" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="103" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="58" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="318"><net_src comp="310" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="322"><net_src comp="113" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="327"><net_src comp="119" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="332"><net_src comp="125" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="339"><net_src comp="131" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="344"><net_src comp="143" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="349"><net_src comp="96" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="103" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: seg_7_data | {2 }
	Port: seg_7_enable | {2 }
	Port: state | {1 }
 - Input state : 
	Port: seg_7_driver : refresh_signal | {1 }
	Port: seg_7_driver : digit1 | {1 }
	Port: seg_7_driver : digit2 | {1 }
	Port: seg_7_driver : state | {1 }
	Port: seg_7_driver : seg_7_code_V | {1 2 }
  - Chain level:
	State 1
		icmp_ln34 : 1
		icmp_ln34_1 : 1
		icmp_ln34_2 : 1
		and_ln11 : 2
		and_ln11_1 : 2
		and_ln11_2 : 2
		and_ln11_3 : 2
		select_ln11 : 2
		select_ln11_1 : 2
		select_ln11_2 : 3
		zext_ln11 : 4
		seg_7_code_V_addr : 5
		seg_7_code_V_load : 6
		or_ln11_2 : 2
		or_ln11_3 : 2
		and_ln11_4 : 2
		and_ln11_5 : 2
		select_ln11_4 : 2
		or_ln11_4 : 2
		zext_ln11_1 : 2
		or_ln11_5 : 2
		select_ln11_6 : 3
		or_ln11_6 : 2
		next_state : 2
		store_ln92 : 3
	State 2
		seg_7_enable_local : 1
		write_ln93 : 1
		write_ln94 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |       select_ln11_fu_161       |    0    |    4    |
|          |      select_ln11_1_fu_169      |    0    |    4    |
|          |      select_ln11_2_fu_177      |    0    |    4    |
|          |      select_ln11_4_fu_214      |    0    |    2    |
|          |      select_ln11_5_fu_238      |    0    |    2    |
|  select  |      select_ln11_6_fu_246      |    0    |    2    |
|          |        next_state_fu_260       |    0    |    2    |
|          |       select_ln34_fu_274       |    0    |    4    |
|          |      select_ln34_1_fu_285      |    0    |    4    |
|          |    seg_7_enable_local_fu_292   |    0    |    4    |
|          |     seg_7_data_local_fu_310    |    0    |    8    |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln34_fu_113        |    0    |    8    |
|   icmp   |       icmp_ln34_1_fu_119       |    0    |    8    |
|          |       icmp_ln34_2_fu_125       |    0    |    8    |
|----------|--------------------------------|---------|---------|
|          |        or_ln11_2_fu_190        |    0    |    2    |
|          |        or_ln11_3_fu_196        |    0    |    2    |
|          |        or_ln11_4_fu_222        |    0    |    2    |
|    or    |        or_ln11_5_fu_232        |    0    |    2    |
|          |        or_ln11_6_fu_254        |    0    |    2    |
|          |         or_ln34_fu_281         |    0    |    2    |
|          |         or_ln11_fu_301         |    0    |    2    |
|          |        or_ln11_1_fu_305        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |         and_ln11_fu_131        |    0    |    2    |
|          |        and_ln11_1_fu_143       |    0    |    2    |
|    and   |        and_ln11_2_fu_149       |    0    |    2    |
|          |        and_ln11_3_fu_155       |    0    |    2    |
|          |        and_ln11_4_fu_202       |    0    |    2    |
|          |        and_ln11_5_fu_208       |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    xor   |         xor_ln11_fu_137        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |     digit2_read_read_fu_64     |    0    |    0    |
|   read   |     digit1_read_read_fu_70     |    0    |    0    |
|          | refresh_signal_read_read_fu_76 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |     write_ln93_write_fu_82     |    0    |    0    |
|          |     write_ln94_write_fu_89     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |        zext_ln11_fu_185        |    0    |    0    |
|          |       zext_ln11_1_fu_228       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    94   |
|----------|--------------------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|seg_7_code_V|    0   |    8   |    2   |
+------------+--------+--------+--------+
|    Total   |    0   |    8   |    2   |
+------------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    and_ln11_1_reg_341   |    1   |
|     and_ln11_reg_336    |    1   |
|   icmp_ln34_1_reg_324   |    1   |
|   icmp_ln34_2_reg_329   |    1   |
|    icmp_ln34_reg_319    |    1   |
|seg_7_code_V_addr_reg_346|    4   |
+-------------------------+--------+
|          Total          |    9   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_103 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    8   ||   1.61  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   94   |
|   Memory  |    0   |    -   |    8   |    2   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    9   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   17   |   105  |
+-----------+--------+--------+--------+--------+
