
//=======================================================
//  This code is generated by Terasic System Builder
//=======================================================
`timscale 1ns/1ps
module Complete(

	//////////// CLOCK //////////
	input 		          		ADC_CLK_10,
	input 		          		MAX10_CLK1_50,
	input 		          		MAX10_CLK2_50,

	//////////// SEG7 //////////
	output		     [7:0]		HEX0,
	output		     [7:0]		HEX1,
	output		     [7:0]		HEX2,
	output		     [7:0]		HEX3,
	output		     [7:0]		HEX4,
	output		     [7:0]		HEX5,

	//////////// KEY //////////
	input 		     [1:0]		KEY,

	//////////// LED //////////
	output		     [9:0]		LEDR,

	//////////// SW //////////
	input 		     [9:0]		SW
);

input dimclk, lights, clk, reset, brake, hazard, left, right;
output Lc, Lb, La, Ra, Rb, Rc;
wire[2:0] Lcba;
wire[2:0] Rabc;
wire clock_1hz;
wire outclk;


//=======================================================
//  REG/WIRE declarations
//=======================================================




//=======================================================
//  Structural coding
//=======================================================


clock_divider #(5_000_000) u0 (.clk(ADC_CLK_10),.reset(KEY[0]),.outclk(clock_1Hz)); 

always @(negedge KEY[0])
	reset <= ~reset;

always @(negedge KEY[1])
	

tailightStateMachine f1(.clk(ADC_clk_10),reset,.brake(),.hazard(),.left(),.right(),.Lcba(),.Rabc());
tailLightdimmer d1(.dimclk(outclk),.lights(),Lcba,Rabc,Lc,Lb,La,Ra,Rb,Rc);

endmodule
