#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Jul  5 16:38:35 2021
# Process ID: 2860
# Current directory: C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_toplevel_0_0_synth_1
# Command line: vivado.exe -log udp_block_toplevel_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source udp_block_toplevel_0_0.tcl
# Log file: C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_toplevel_0_0_synth_1/udp_block_toplevel_0_0.vds
# Journal file: C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_toplevel_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source udp_block_toplevel_0_0.tcl -notrace
Command: synth_design -top udp_block_toplevel_0_0 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-86] Your Synthesis license expires in 29 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.11' and will expire in -217 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10504 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 366.074 ; gain = 78.910
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'udp_block_toplevel_0_0' [c:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/ip/udp_block_toplevel_0_0/synth/udp_block_toplevel_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'toplevel' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/toplevel.v:24]
INFO: [Synth 8-638] synthesizing module 'udp_rcv' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/udp_rcv.v:11]
WARNING: [Synth 8-6014] Unused sequential element source_port_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/udp_rcv.v:35]
WARNING: [Synth 8-6014] Unused sequential element checksum_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/udp_rcv.v:38]
INFO: [Synth 8-256] done synthesizing module 'udp_rcv' (1#1) [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/udp_rcv.v:11]
INFO: [Synth 8-638] synthesizing module 'udp_send' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/udp_send.v:16]
INFO: [Synth 8-256] done synthesizing module 'udp_send' (2#1) [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/udp_send.v:16]
INFO: [Synth 8-638] synthesizing module 'recv_buffer' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/recv_buffer.v:13]
WARNING: [Synth 8-6014] Unused sequential element arp_buffer_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/recv_buffer.v:33]
INFO: [Synth 8-256] done synthesizing module 'recv_buffer' (3#1) [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/recv_buffer.v:13]
INFO: [Synth 8-638] synthesizing module 'arp_rcv' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/arp_rcv.v:14]
WARNING: [Synth 8-6014] Unused sequential element HTYPE_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/arp_rcv.v:41]
WARNING: [Synth 8-6014] Unused sequential element PTYPE_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/arp_rcv.v:42]
WARNING: [Synth 8-6014] Unused sequential element HLEN_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/arp_rcv.v:44]
WARNING: [Synth 8-6014] Unused sequential element PLEN_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/arp_rcv.v:45]
WARNING: [Synth 8-6014] Unused sequential element THA_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/arp_rcv.v:47]
WARNING: [Synth 8-6014] Unused sequential element TPA_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/arp_rcv.v:49]
INFO: [Synth 8-256] done synthesizing module 'arp_rcv' (4#1) [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/arp_rcv.v:14]
INFO: [Synth 8-638] synthesizing module 'IP_recv' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_recv.v:7]
WARNING: [Synth 8-6014] Unused sequential element proto_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_recv.v:34]
WARNING: [Synth 8-6014] Unused sequential element accum1_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_recv.v:40]
WARNING: [Synth 8-6014] Unused sequential element accum2_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_recv.v:41]
WARNING: [Synth 8-6014] Unused sequential element tmp_accum1_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_recv.v:54]
WARNING: [Synth 8-6014] Unused sequential element tmp_accum2_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_recv.v:56]
WARNING: [Synth 8-6014] Unused sequential element checksum_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_recv.v:67]
WARNING: [Synth 8-6014] Unused sequential element tmp_accum3_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_recv.v:95]
WARNING: [Synth 8-6014] Unused sequential element final_accum_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_recv.v:96]
INFO: [Synth 8-256] done synthesizing module 'IP_recv' (5#1) [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_recv.v:7]
INFO: [Synth 8-638] synthesizing module 'mac_cache' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/mac_cache.v:12]
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element found_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/mac_cache.v:52]
INFO: [Synth 8-256] done synthesizing module 'mac_cache' (6#1) [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/mac_cache.v:12]
INFO: [Synth 8-638] synthesizing module 'IP_send2' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_send2.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_send2.v:72]
WARNING: [Synth 8-6014] Unused sequential element isvalid_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_send2.v:51]
WARNING: [Synth 8-6014] Unused sequential element tmp_accum1_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_send2.v:75]
WARNING: [Synth 8-6014] Unused sequential element tmp_accum2_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_send2.v:92]
INFO: [Synth 8-256] done synthesizing module 'IP_send2' (7#1) [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_send2.v:21]
INFO: [Synth 8-638] synthesizing module 'arp_send' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/arp_send.v:30]
INFO: [Synth 8-226] default block is never used [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/arp_send.v:84]
INFO: [Synth 8-256] done synthesizing module 'arp_send' (8#1) [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/arp_send.v:30]
INFO: [Synth 8-638] synthesizing module 'send_buffer' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/send_buffer.v:18]
	Parameter d1 bound to: 10 - type: integer 
	Parameter d2 bound to: 11 - type: integer 
	Parameter d3 bound to: 12 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/send_buffer.v:96]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/send_buffer.v:141]
WARNING: [Synth 8-567] referenced signal 'axi_ip_index' should be on the sensitivity list [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/send_buffer.v:278]
WARNING: [Synth 8-567] referenced signal 'axi_arp_index' should be on the sensitivity list [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/send_buffer.v:282]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/send_buffer.v:86]
WARNING: [Synth 8-6014] Unused sequential element ri_buf_wait_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/send_buffer.v:133]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/send_buffer.v:130]
WARNING: [Synth 8-6014] Unused sequential element ri_buf_wait_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/send_buffer.v:257]
INFO: [Synth 8-256] done synthesizing module 'send_buffer' (9#1) [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/send_buffer.v:18]
INFO: [Synth 8-256] done synthesizing module 'toplevel' (10#1) [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/toplevel.v:24]
INFO: [Synth 8-256] done synthesizing module 'udp_block_toplevel_0_0' (11#1) [c:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/ip/udp_block_toplevel_0_0/synth/udp_block_toplevel_0_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 438.215 ; gain = 151.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 438.215 ; gain = 151.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 438.215 ; gain = 151.051
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/udp_rcv.v:43]
INFO: [Synth 8-802] inferred FSM for state register 'cnt_reg' in module 'udp_rcv'
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/udp_rcv.v:32]
INFO: [Synth 8-5544] ROM "dest_port" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bufcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ip_addr_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_arp" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_ip" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'word_counter_reg' in module 'arp_rcv'
WARNING: [Synth 8-6014] Unused sequential element word_counter_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/arp_rcv.v:39]
INFO: [Synth 8-5544] ROM "set_outputs" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OPER" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SHA" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SPA" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_recv.v:37]
INFO: [Synth 8-802] inferred FSM for state register 'cnt_reg' in module 'IP_recv'
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_recv.v:26]
INFO: [Synth 8-5546] ROM "cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bufcnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cache_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_send2.v:72]
INFO: [Synth 8-802] inferred FSM for state register 'cnt_reg' in module 'IP_send2'
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_send2.v:54]
INFO: [Synth 8-5544] ROM "ovalid_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_stop" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_3_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "chksum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "total_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "accum1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ovalid_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "header_sent" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'word_counter_reg' in module 'arp_send'
WARNING: [Synth 8-6014] Unused sequential element word_counter_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/arp_send.v:65]
INFO: [Synth 8-5544] ROM "word_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'ri_state_reg' in module 'send_buffer'
WARNING: [Synth 8-6014] Unused sequential element ri_state_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/send_buffer.v:131]
INFO: [Synth 8-5544] ROM "ra_data_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ra_data_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ra_data_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ra_data_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ra_data_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ra_data_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ra_data_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ri_data_reg[255]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[254]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[253]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[252]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[251]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[250]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[249]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[248]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[247]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[246]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[245]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[244]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[243]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[242]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[241]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[240]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[239]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[238]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[237]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[236]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[235]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[234]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[233]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[232]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[231]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[230]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[229]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[228]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[227]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[226]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[225]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[224]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[222]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[221]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[219]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[218]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[217]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[215]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[213]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[212]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[211]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[210]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[209]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[208]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[207]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[206]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[205]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[204]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[203]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[202]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[201]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[200]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[199]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[198]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[197]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[196]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[195]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[194]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[193]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[192]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[191]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[190]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[189]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[188]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[187]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[186]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[185]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[184]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[183]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[182]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[181]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[180]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[179]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[178]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[177]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[176]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[175]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[174]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[173]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[172]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[171]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[170]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[169]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[168]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ri_data_reg[167]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "mac_state" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ri_mac_addr" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element mac_timeout_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/send_buffer.v:199]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/udp_rcv.v:32]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/udp_rcv.v:32]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              000
                 iSTATE0 |                             0010 |                              001
                 iSTATE1 |                             0100 |                              010
                 iSTATE2 |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_reg' using encoding 'one-hot' in module 'udp_rcv'
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/udp_rcv.v:32]
WARNING: [Synth 8-6014] Unused sequential element word_counter_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/arp_rcv.v:39]
WARNING: [Synth 8-6014] Unused sequential element word_counter_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/arp_rcv.v:39]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                              000
                 iSTATE0 |                          0000010 |                              001
                 iSTATE1 |                          0000100 |                              010
                 iSTATE2 |                          0001000 |                              011
                 iSTATE3 |                          0010000 |                              100
                 iSTATE4 |                          0100000 |                              101
                 iSTATE5 |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'word_counter_reg' using encoding 'one-hot' in module 'arp_rcv'
WARNING: [Synth 8-6014] Unused sequential element word_counter_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/arp_rcv.v:39]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_recv.v:26]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_recv.v:26]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                 0000000000000000
                 iSTATE0 |                              001 |                 0000000000000001
                 iSTATE1 |                              010 |                 0000000000000010
                 iSTATE2 |                              011 |                 0000000000000011
                 iSTATE3 |                              100 |                 0000000000000100
                 iSTATE4 |                              101 |                 0000000000000101
                 iSTATE5 |                              110 |                 0000000000000110
                 iSTATE6 |                              111 |                 0000000000000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_reg' using encoding 'sequential' in module 'IP_recv'
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_recv.v:26]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_send2.v:54]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_send2.v:54]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                 0000000000000000
                 iSTATE0 |                              001 |                 0000000000000001
                 iSTATE1 |                              010 |                 0000000000000010
                 iSTATE2 |                              011 |                 0000000000000011
                 iSTATE3 |                              100 |                 0000000000000100
                 iSTATE4 |                              101 |                 0000000000000101
                 iSTATE5 |                              110 |                 0000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_reg' using encoding 'sequential' in module 'IP_send2'
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/IP_send2.v:54]
WARNING: [Synth 8-6014] Unused sequential element word_counter_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/arp_send.v:65]
WARNING: [Synth 8-6014] Unused sequential element word_counter_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/arp_send.v:65]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
                 iSTATE5 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'word_counter_reg' using encoding 'sequential' in module 'arp_send'
WARNING: [Synth 8-6014] Unused sequential element word_counter_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/arp_send.v:65]
WARNING: [Synth 8-6014] Unused sequential element ri_state_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/send_buffer.v:131]
WARNING: [Synth 8-6014] Unused sequential element ri_state_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/send_buffer.v:131]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                      d1 |                              010 |                             1010
                      d2 |                              011 |                             1011
                      d3 |                              100 |                             1100
                 iSTATE1 |                              101 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ri_state_reg' using encoding 'sequential' in module 'send_buffer'
WARNING: [Synth 8-6014] Unused sequential element ri_state_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/send_buffer.v:131]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 610.527 ; gain = 323.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 8     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               81 Bit    Registers := 8     
	               48 Bit    Registers := 9     
	               32 Bit    Registers := 291   
	               16 Bit    Registers := 14    
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     81 Bit        Muxes := 38    
	   7 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 11    
	   4 Input     48 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 29    
	   7 Input     32 Bit        Muxes := 11    
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 3     
	   7 Input     16 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 352   
	   4 Input      1 Bit        Muxes := 45    
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 29    
	   8 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 264   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module udp_rcv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
Module udp_send 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
Module recv_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module arp_rcv 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 3     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module IP_recv 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 8     
Module mac_cache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               81 Bit    Registers := 8     
	               48 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     81 Bit        Muxes := 38    
	   2 Input     48 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
Module IP_send2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
	   7 Input     32 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   7 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module arp_send 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 3     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 5     
Module send_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 266   
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 284   
	   4 Input      1 Bit        Muxes := 21    
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 264   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "cache_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mac_timeout_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/send_buffer.v:199]
INFO: [Synth 8-3886] merging instance 'inst/IP_recv_module/head_length_reg[0]' (FDE) to 'inst/IP_recv_module/head_length_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/IP_recv_module/head_length_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/udp_send_module/cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/PTYPE_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/PTYPE_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/PTYPE_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/PTYPE_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/PTYPE_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/PTYPE_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/PTYPE_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/PTYPE_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/PTYPE_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/PTYPE_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/PTYPE_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/arp_send_module/PTYPE_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/PTYPE_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/PTYPE_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/PTYPE_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/PTYPE_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/PLEN_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/arp_send_module/HTYPE_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/PLEN_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/HTYPE_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/arp_send_module/PLEN_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/HTYPE_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/PLEN_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/HTYPE_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/PLEN_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/HTYPE_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/PLEN_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/HTYPE_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/PLEN_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/HTYPE_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/PLEN_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/HTYPE_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/HLEN_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/HTYPE_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/arp_send_module/HLEN_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/HTYPE_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/arp_send_module/HLEN_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/HTYPE_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/HLEN_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/HTYPE_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/HLEN_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/HTYPE_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/HLEN_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/HTYPE_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/HLEN_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/HTYPE_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/HLEN_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arp_send_module/HTYPE_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/mac_cache_module /\cache_reg[0][80] )
INFO: [Synth 8-3886] merging instance 'inst/send_buffer_module/ra_state_reg[2]' (FDRE) to 'inst/send_buffer_module/ra_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/send_buffer_module /\ra_state_reg[3] )
INFO: [Synth 8-3332] Sequential element (inst/udp_send_module/cnt_reg[2]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/IP_recv_module/head_length_reg[1]) is unused and will be removed from module udp_block_toplevel_0_0.
WARNING: [Synth 8-3332] Sequential element (cache_reg[0][80]) is unused and will be removed from module mac_cache.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PTYPE_reg[15]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PTYPE_reg[14]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PTYPE_reg[13]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PTYPE_reg[12]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PTYPE_reg[11]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PTYPE_reg[10]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PTYPE_reg[9]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PTYPE_reg[8]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PTYPE_reg[7]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PTYPE_reg[6]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PTYPE_reg[5]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PTYPE_reg[4]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PTYPE_reg[3]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PTYPE_reg[2]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PTYPE_reg[1]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PTYPE_reg[0]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HTYPE_reg[15]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HTYPE_reg[14]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HTYPE_reg[13]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HTYPE_reg[12]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HTYPE_reg[11]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HTYPE_reg[10]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HTYPE_reg[9]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HTYPE_reg[8]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HTYPE_reg[7]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HTYPE_reg[6]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HTYPE_reg[5]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HTYPE_reg[4]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HTYPE_reg[3]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HTYPE_reg[2]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HTYPE_reg[1]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HTYPE_reg[0]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PLEN_reg[7]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PLEN_reg[6]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PLEN_reg[5]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PLEN_reg[4]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PLEN_reg[3]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PLEN_reg[2]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PLEN_reg[1]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/PLEN_reg[0]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HLEN_reg[7]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HLEN_reg[6]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HLEN_reg[5]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HLEN_reg[4]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HLEN_reg[3]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HLEN_reg[2]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HLEN_reg[1]) is unused and will be removed from module udp_block_toplevel_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arp_send_module/HLEN_reg[0]) is unused and will be removed from module udp_block_toplevel_0_0.
WARNING: [Synth 8-3332] Sequential element (ra_state_reg[3]) is unused and will be removed from module send_buffer.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 925.863 ; gain = 638.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 925.863 ; gain = 638.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 925.863 ; gain = 638.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:55 . Memory (MB): peak = 925.863 ; gain = 638.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:00:55 . Memory (MB): peak = 925.863 ; gain = 638.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:00:55 . Memory (MB): peak = 925.863 ; gain = 638.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:00:56 . Memory (MB): peak = 925.863 ; gain = 638.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:00:56 . Memory (MB): peak = 925.863 ; gain = 638.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:00:56 . Memory (MB): peak = 925.863 ; gain = 638.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   107|
|2     |LUT1   |   135|
|3     |LUT2   |   158|
|4     |LUT3   |   140|
|5     |LUT4   |   254|
|6     |LUT5   |   520|
|7     |LUT6   |  3149|
|8     |MUXF7  |  1088|
|9     |MUXF8  |   544|
|10    |FDRE   | 10761|
|11    |FDSE   |    21|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+------------+------+
|      |Instance               |Module      |Cells |
+------+-----------------------+------------+------+
|1     |top                    |            | 16877|
|2     |  inst                 |toplevel    | 16877|
|3     |    IP_recv_module     |IP_recv     |   178|
|4     |    IP_send_module     |IP_send2    |  1269|
|5     |    arp_recv_module    |arp_rcv     |   410|
|6     |    arp_send_module    |arp_send    |   409|
|7     |    mac_cache_module   |mac_cache   |  1177|
|8     |    recv_buffer_module |recv_buffer |    80|
|9     |    send_buffer_module |send_buffer | 12947|
|10    |    udp_rcv_module     |udp_rcv     |   163|
|11    |    udp_send_module    |udp_send    |   237|
+------+-----------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:00:56 . Memory (MB): peak = 925.863 ; gain = 638.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 55 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:00:56 . Memory (MB): peak = 925.863 ; gain = 638.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:00:56 . Memory (MB): peak = 925.863 ; gain = 638.699
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

334 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 925.863 ; gain = 640.816
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_toplevel_0_0_synth_1/udp_block_toplevel_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1230.918 ; gain = 305.055
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_toplevel_0_0_synth_1/udp_block_toplevel_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 1230.918 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul  5 16:40:13 2021...
