$date
	Sun Oct 23 05:12:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#431092
b1111 !
1"
#431094
b1111 &
b1111 %
1$
#431095
0"
#431098
b101110 &
b101110 %
#431102
b10111 &
b10111 %
#431106
b1000110 &
b1000110 %
#431110
b100011 &
b100011 %
#431114
b1101010 &
b1101010 %
#431118
b110101 &
b110101 %
#431122
b10100000 &
b10100000 %
#431126
b1010000 &
b1010000 %
#431130
b101000 &
b101000 %
#431134
b10100 &
b10100 %
#431138
b1010 &
b1010 %
#431142
b101 &
b101 %
#431146
b10000 &
b10000 %
#431150
b1000 &
b1000 %
#431154
b100 &
b100 %
#431158
b10 &
b10 %
#431162
b1 &
b1 %
1#
#431166
b0 &
0#
b0 %
0$
#1421624
b10101 !
1"
#1421626
b10101 &
b10101 %
1$
#1421627
0"
#1421630
b1000000 &
b1000000 %
#1421634
b100000 &
b100000 %
#1421638
b10000 &
b10000 %
#1421642
b1000 &
b1000 %
#1421646
b100 &
b100 %
#1421650
b10 &
b10 %
#1421654
b1 &
1#
b1 %
#1421658
b0 &
b0 %
0#
0$
#2419594
b10101 &
b10101 %
1$
1"
#2419595
0"
#2419598
b1000000 &
b1000000 %
#2419602
b100000 &
b100000 %
#2419606
b10000 &
b10000 %
#2419610
b1000 &
b1000 %
#2419614
b100 &
b100 %
#2419618
b10 &
b10 %
#2419622
b1 &
1#
b1 %
#2419626
b0 &
b0 %
0#
0$
#4500012
