<HTML><HEAD><STYLE> .TTH3 { margin-bottom: 0; margin-top: 7; border-width: 2; border-style: solid; border-color: gray; background-color: silver; } .TH3 { font-family: Arial, Tahoma, Helvetica; font-size: 19px; font-weight: bold; } .fixfont { font-family: courier, monospace } </STYLE><TITLE>Configuration peregrine</TITLE></HEAD><BODY>
<TABLE class=TTH3 width=90% border=2 cellspacing=0 cellpadding=0><TR><TD>&nbsp;<SPAN class=TH3>Configuration Overview</SPAN></TD></TR></TABLE><BR>
<TABLE width=90% border=2 cellspacing=0 cellpadding=0>
<TR><TD><B>User Name</B></TD><TD>qualcomm_sw/swupgrade_qca</TD></TR>
<TR><TD><B>Core Name</B></TD><TD>peregrine</TD></TR>
<TR><TD><B>Core Description</B></TD><TD>RD-2011.2 redist build</TD></TR>
<TR><TD><B>Build Status</B></TD><TD>&nbsp;</TD></TR>
<TR><TD><i>&nbsp;&nbsp;&nbsp;&nbsp;Build ID</i></TD><TD>244060</TD></TR>
<TR><TD><i>&nbsp;&nbsp;&nbsp;&nbsp;Saved Timestamp</i></TD><TD>Jul 25, 2012 8:36:32 PM</TD></TR>
<TR><TD><i>&nbsp;&nbsp;&nbsp;&nbsp;Target Release</i></TD><TD>RD-2011.2</TD></TR>
<TR><TD><B>Software Build</B></TD><TD>&nbsp;</TD></TR>
<TR><TD><i>&nbsp;&nbsp;&nbsp;&nbsp;Platforms</i></TD><TD>linux,win32</TD></TR>
<TR><TD><i>&nbsp;&nbsp;&nbsp;&nbsp;Targets</i></TD><TD>&nbsp;</TD></TR>
<TR><TD><i>&nbsp;&nbsp;&nbsp;&nbsp;Redistribution</i></TD><TD>yes</TD></TR>
<TR><TD><i>&nbsp;&nbsp;&nbsp;&nbsp;Minimum Target Hardware Version</i></TD><TD>'X7.1.3'</TD></TR>
<TR><TD><i>&nbsp;&nbsp;&nbsp;&nbsp;Optimal Target Hardware Version</i></TD><TD>'X7.1.3'</TD></TR>
<TR><TD><B>Hardware Build</B></TD><TD>no</TD></TR>
<TR><TD><B>Instruction Set Architecture</B></TD><TD><a href='formats.html'>Instruction Formats</a></TD></TR>
<TR><TD><i>&nbsp;&nbsp;&nbsp;&nbsp;</i></TD><TD><a href='all.html'>Instruction Descriptions</a></TD></TR>
<TR><TD><i>&nbsp;&nbsp;&nbsp;&nbsp;</i></TD><TD><a href='opcodes.html'>Instruction Opcodes</a></TD></TR>
<TR><TD><i>&nbsp;&nbsp;&nbsp;&nbsp;</i></TD><TD><a href='protos.html'>C-Types, Operators and Instruction Prototypes</a></TD></TR>
<TR><TD><i>&nbsp;&nbsp;&nbsp;&nbsp;</i></TD><TD><a href='schedule.html'>Instruction Pipelining</a></TD></TR>
<TR><TD><i>&nbsp;&nbsp;&nbsp;&nbsp;</i></TD><TD><a href='states.html'>State List</a></TD></TR>
<TR><TD><B>Hardware Documentation</B></TD><TD><a href='signallist.html'>Port List</a></TD></TR>
</TABLE>
<TABLE class=TTH3 width=90% border=2 cellspacing=0 cellpadding=0><TR><TD>&nbsp;<SPAN class=TH3>Configuration Detail</SPAN></TD></TR></TABLE><BR>
<TABLE width=90% border=2 cellspacing=0 cellpadding=0>
<TR><TD><B>TIE source(s) for configuration</B></TD><TD>&nbsp;</TD></TR>
<TR><TD><B>Xtensa ISA version</B></TD><TD>X7.1</TD></TR>
<TR><TD><B>Instruction options</B></TD><TD>&nbsp;</TD></TR>
<TR><TD>&nbsp;&nbsp;16-bit MAC with 40 bit Accumulator</TD><TD>no</TD></TR>
<TR><TD>&nbsp;&nbsp;MUL16</TD><TD>yes</TD></TR>
<TR><TD>&nbsp;&nbsp;MUL32</TD><TD>Pipelined + UH/SH</TD></TR>
<TR><TD>&nbsp;&nbsp;32 bit integer divider</TD><TD>no</TD></TR>
<TR><TD>&nbsp;&nbsp;Single Precision FP (coprocessor id 0)</TD><TD>no</TD></TR>
<TR><TD>&nbsp;&nbsp;CLAMPS</TD><TD>yes</TD></TR>
<TR><TD>&nbsp;&nbsp;NSA/NSAU</TD><TD>yes</TD></TR>
<TR><TD>&nbsp;&nbsp;MIN/MAX and MINU/MAXU</TD><TD>yes</TD></TR>
<TR><TD>&nbsp;&nbsp;SEXT</TD><TD>yes</TD></TR>
<TR><TD>&nbsp;&nbsp;Boolean Registers</TD><TD>no</TD></TR>
<TR><TD>&nbsp;&nbsp;Number of Coprocessors (NCP)</TD><TD>0</TD></TR>
<TR><TD>&nbsp;&nbsp;Enable Density Instructions</TD><TD>yes</TD></TR>
<TR><TD>&nbsp;&nbsp;Enable Processor ID</TD><TD>no</TD></TR>
<TR><TD>&nbsp;&nbsp;Zero-overhead loop instructions</TD><TD>yes</TD></TR>
<TR><TD>&nbsp;&nbsp;Synchronize instruction</TD><TD>no</TD></TR>
<TR><TD>&nbsp;&nbsp;Conditional store synchronize instruction</TD><TD>no</TD></TR>
<TR><TD>&nbsp;&nbsp;TIE arbitrary byte enables</TD><TD>no</TD></TR>
<TR><TD>&nbsp;&nbsp;L32R hardware support option</TD><TD>Extended L32R</TD></TR>
<TR><TD>&nbsp;&nbsp;Pipeline length</TD><TD>5</TD></TR>
<TR><TD><B>Thread Pointer</B></TD><TD>no</TD></TR>
<TR><TD><B>Interrupts enabled ?</B></TD><TD>yes</TD></TR>
<TR><TD><B>Interrupt count</B></TD><TD>32</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 0 &nbsp; type / priority level</TD><TD>Software / 1</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 1 &nbsp; type / priority level</TD><TD>Timer / 1</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 2 &nbsp; type / priority level</TD><TD>ExtLevel / 2</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 3 &nbsp; type / priority level</TD><TD>ExtLevel / 2</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 4 &nbsp; type / priority level</TD><TD>ExtLevel / 2</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 5 &nbsp; type / priority level</TD><TD>ExtLevel / 2</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 6 &nbsp; type / priority level</TD><TD>ExtLevel / 2</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 7 &nbsp; type / priority level</TD><TD>ExtLevel / 2</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 8 &nbsp; type / priority level</TD><TD>ExtLevel / 2</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 9 &nbsp; type / priority level</TD><TD>ExtLevel / 2</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 10 &nbsp; type / priority level</TD><TD>ExtLevel / 2</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 11 &nbsp; type / priority level</TD><TD>ExtLevel / 2</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 12 &nbsp; type / priority level</TD><TD>ExtLevel / 2</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 13 &nbsp; type / priority level</TD><TD>ExtLevel / 2</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 14 &nbsp; type / priority level</TD><TD>ExtLevel / 2</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 15 &nbsp; type / priority level</TD><TD>ExtLevel / 2</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 16 &nbsp; type / priority level</TD><TD>ExtLevel / 2</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 17 &nbsp; type / priority level</TD><TD>ExtLevel / 2</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 18 &nbsp; type / priority level</TD><TD>ExtLevel / 2</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 19 &nbsp; type / priority level</TD><TD>ExtLevel / 2</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 20 &nbsp; type / priority level</TD><TD>ExtLevel / 3</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 21 &nbsp; type / priority level</TD><TD>ExtLevel / 3</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 22 &nbsp; type / priority level</TD><TD>ExtLevel / 3</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 23 &nbsp; type / priority level</TD><TD>ExtLevel / 3</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 24 &nbsp; type / priority level</TD><TD>ExtLevel / 3</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 25 &nbsp; type / priority level</TD><TD>ExtLevel / 3</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 26 &nbsp; type / priority level</TD><TD>ExtLevel / 4</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 27 &nbsp; type / priority level</TD><TD>ExtLevel / 4</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 28 &nbsp; type / priority level</TD><TD>ExtLevel / 4</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 29 &nbsp; type / priority level</TD><TD>ExtLevel / 4</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 30 &nbsp; type / priority level</TD><TD>ExtLevel / 4</TD></TR>
<TR><TD>&nbsp;&nbsp;Int 31 &nbsp; type / priority level</TD><TD>ExtLevel / 4</TD></TR>
<TR><TD><B>High Priority Interrupts</B></TD><TD>yes</TD></TR>
<TR><TD>&nbsp;&nbsp;Interrupt Level count</TD><TD>5</TD></TR>
<TR><TD><B>Medium Level Interrupts</B></TD><TD>no</TD></TR>
<TR><TD><B>Timer count</B></TD><TD>yes</TD></TR>
<TR><TD>&nbsp;&nbsp;Timer count</TD><TD>1</TD></TR>
<TR><TD>&nbsp;&nbsp;Timer 0</TD><TD>1</TD></TR>
<TR><TD><B>Byte ordering (endianness)</B></TD><TD>Little Endian</TD></TR>
<TR><TD><B>Address registers available for call windows</B></TD><TD>32</TD></TR>
<TR><TD><B>Miscellaneous Special Register count</B></TD><TD>4</TD></TR>
<TR><TD><B>Generate exception on unaligned load/store address</B></TD><TD>exception</TD></TR>
<TR><TD><B>Enable Processor Interface (PIF)</B></TD><TD>yes</TD></TR>
<TR><TD>&nbsp;&nbsp;Configured Bus Bridge</TD><TD>AXI</TD></TR>
<TR><TD>&nbsp;&nbsp;Write buffer entries</TD><TD>4</TD></TR>
<TR><TD>&nbsp;&nbsp;Enable PIF Write Responses</TD><TD>no</TD></TR>
<TR><TD>&nbsp;&nbsp;Prioritize Load Before Store</TD><TD>no</TD></TR>
<TR><TD><B>Widths of Cache and Memory Interfaces</B></TD><TD>&nbsp;</TD></TR>
<TR><TD>&nbsp;&nbsp;Width of Instruction Fetch interface </TD><TD>32</TD></TR>
<TR><TD>&nbsp;&nbsp;Width of Data Memory/Cache interface</TD><TD>32</TD></TR>
<TR><TD>&nbsp;&nbsp;Width of PIF interface</TD><TD>32</TD></TR>
<TR><TD><B>Instruction Cache</B></TD><TD>Not Selected</TD></TR>
<TR><TD><B>Data Cache</B></TD><TD>Not Selected</TD></TR>
<TR><TD><B>Debug</B></TD><TD>yes</TD></TR>
<TR><TD>&nbsp;&nbsp;Data address breakpoint registers</TD><TD>2</TD></TR>
<TR><TD>&nbsp;&nbsp;Instruction address breakpoint registers</TD><TD>2</TD></TR>
<TR><TD>&nbsp;&nbsp;Debug interrupt level</TD><TD>5</TD></TR>
<TR><TD>&nbsp;&nbsp;On Chip Debug(OCD)</TD><TD>yes</TD></TR>
<TR><TD><i>&nbsp;&nbsp;&nbsp;&nbsp;Use array of 4 Debug Instruction Registers (DIRs)</i></TD><TD>yes</TD></TR>
<TR><TD><i>&nbsp;&nbsp;&nbsp;&nbsp;External Debug Interrupt</i></TD><TD>yes</TD></TR>
<TR><TD>&nbsp;&nbsp;Trace port (address trace and pipeline status)</TD><TD>no</TD></TR>
<TR><TD><i>&nbsp;&nbsp;&nbsp;&nbsp;Add data trace</i></TD><TD>no</TD></TR>
<TR><TD>&nbsp;&nbsp;Full scan</TD><TD>yes</TD></TR>
<TR><TD><i>&nbsp;&nbsp;&nbsp;&nbsp;Make latches transparent</i></TD><TD>no</TD></TR>
<TR><TD><B>Xtensa Exception Architecture</B></TD><TD>XEA2</TD></TR>
<TR><TD><B>Memory Protection/MMU</B></TD><TD>Region Protection</TD></TR>
<TR><TD>&nbsp;&nbsp;System RAM start address / size</TD><TD><span class="fixfont">0x60000000 .. 0x603fffff / 4M</span></TD></TR>
<TR><TD>&nbsp;&nbsp;System ROM start address / size</TD><TD><span class="fixfont">0x40000000 .. 0x4001ffff / 128K</span></TD></TR>
<TR><TD><B>Inbound PIF request buffer depth</B></TD><TD>4</TD></TR>
<TR><TD><B>Local Memory</B></TD><TD>&nbsp;</TD></TR>
<TR><TD>&nbsp;&nbsp;Instruction RAM [0] start address / size</TD><TD><span class="fixfont">0x00900000 .. 0x0097ffff / 512K [inbound PIF]</span></TD></TR>
<TR><TD>&nbsp;&nbsp;Instruction RAM [1] start address / size</TD><TD><span class="fixfont">0x00980000 .. 0x009fffff / 512K [inbound PIF]</span></TD></TR>
<TR><TD>&nbsp;&nbsp;Instruction ROM start address / size</TD><TD>Not selected</TD></TR>
<TR><TD>&nbsp;&nbsp;Data RAM [0] start address / size</TD><TD><span class="fixfont">0x00400000 .. 0x0043ffff / 256K [inbound PIF]</span></TD></TR>
<TR><TD>&nbsp;&nbsp;Data RAM [1] start address / size</TD><TD><span class="fixfont">0x00440000 .. 0x0047ffff / 256K [inbound PIF]</span></TD></TR>
<TR><TD>&nbsp;&nbsp;Data ROM start address / size</TD><TD>Not selected</TD></TR>
<TR><TD>&nbsp;&nbsp;XLMI start address / size</TD><TD>Not selected</TD></TR>
<TR><TD><B>Vector configuration</B></TD><TD>&nbsp;</TD></TR>
<TR><TD>&nbsp;&nbsp;Reset Vector start address / size</TD><TD><span class="fixfont">0x0097f000 / 0x2e0</span></TD></TR>
<TR><TD>&nbsp;&nbsp;Kernel (Stacked) Exception Vector start address / size</TD><TD><span class="fixfont">0x0097f5fc / 0x1c</span></TD></TR>
<TR><TD>&nbsp;&nbsp;User (Program) Exception Vector start address / size</TD><TD><span class="fixfont">0x0097f61c / 0x1c</span></TD></TR>
<TR><TD>&nbsp;&nbsp;Double Exception Vector start address / size</TD><TD><span class="fixfont">0x0097f63c / 0x180</span></TD></TR>
<TR><TD>&nbsp;&nbsp;Window Register Overflow Vector start address / size</TD><TD><span class="fixfont">0x0097f800 / 0x180</span></TD></TR>
<TR><TD>&nbsp;&nbsp;Level 2 Interrupt Vector start address / size</TD><TD><span class="fixfont">0x0097f57c / 0x1c</span></TD></TR>
<TR><TD>&nbsp;&nbsp;Level 3 Interrupt Vector start address / size</TD><TD><span class="fixfont">0x0097f59c / 0x1c</span></TD></TR>
<TR><TD>&nbsp;&nbsp;Level 4 Interrupt Vector start address / size</TD><TD><span class="fixfont">0x0097f5bc / 0x1c</span></TD></TR>
<TR><TD>&nbsp;&nbsp;Level 5 Interrupt Vector start address / size</TD><TD><span class="fixfont">0x0097f5dc / 0x1c</span></TD></TR>
<TR><TD><B>Relocatable Vectors</B></TD><TD>no</TD></TR>
<TR><TD><B>Target &amp; CAD options</B></TD><TD>&nbsp;</TD></TR>
<TR><TD>&nbsp;&nbsp;RTL description</TD><TD>verilog</TD></TR>
<TR><TD>&nbsp;&nbsp;Synthesis / P&amp;R flow</TD><TD>Physical Synthesis, Route</TD></TR>
<TR><TD>&nbsp;&nbsp;Geometry / Process</TD><TD>65lp / Worst</TD></TR>
<TR><TD>&nbsp;&nbsp;Core Speed</TD><TD>239 MHz</TD></TR>
<TR><TD>&nbsp;&nbsp;Functional Unit Clock Gating</TD><TD>yes</TD></TR>
<TR><TD>&nbsp;&nbsp;Global Clock Gating</TD><TD>yes</TD></TR>
<TR><TD>&nbsp;&nbsp;Register file implementation block</TD><TD>Flip-flops</TD></TR>
<TR><TD>&nbsp;&nbsp;Reset All Flops</TD><TD>yes</TD></TR>
<TR><TD><B>Software Target Options</B></TD><TD>&nbsp;</TD></TR>
<TR><TD>&nbsp;&nbsp;Xtensa Tools should use Extended L32R</TD><TD>yes</TD></TR>
<TR><TD>&nbsp;&nbsp;Software ABI</TD><TD>windowed</TD></TR>
<TR><TD>&nbsp;&nbsp;C Libraries</TD><TD>newlib</TD></TR>
<TR><TD><B>Compatibility Checking</B></TD><TD>&nbsp;</TD></TR>
<TR><TD>&nbsp;&nbsp;Generic RTOS compatibility</TD><TD>no</TD></TR>
<TR><TD>&nbsp;&nbsp;Target Linux compatibility</TD><TD>no</TD></TR>
<TR><TD><B>Variant</B></TD><TD>no</TD></TR>
</TABLE>
<TABLE class=TTH3 width=90% border=2 cellspacing=0 cellpadding=0><TR><TD>&nbsp;<SPAN class=TH3>Configuration Status</SPAN></TD></TR></TABLE><BR>
<TABLE width=90% border=2 cellspacing=0 cellpadding=0>
<TR><TD>&nbsp;&nbsp;msg.1<br>(Warning)</TD><TD>Local memory Instruction RAM 1 size and placement relative to data memory means that code in this memory is dependent on SW built with support for Extended L32R</TD></TR>
<TR><TD>&nbsp;&nbsp;msg.2<br>(Warning)</TD><TD>Local memory Instruction RAM 0 size and placement relative to data memory means that code in this memory is dependent on SW built with support for Extended L32R</TD></TR>
<TR><TD>&nbsp;&nbsp;msg.3<br>(Warning)</TD><TD>Local Memory &amp;lt;Instruction RAM 0&amp;gt; is configured as &amp;lt;512K&amp;gt;. Beyond &amp;lt;128K&amp;gt; is supported, but may cause significant speed (MHz) degradation. Also note that estimation data is not available.</TD></TR>
<TR><TD>&nbsp;&nbsp;msg.4<br>(Warning)</TD><TD>There are executable memories in different GB regions of memory. Windowed function calls cannot return across GB boundaries</TD></TR>
</TABLE>
</BODY></HTML>

