{"vcs1":{"timestamp_begin":1684262126.397488132, "rt":1.29, "ut":0.36, "st":0.20}}
{"vcselab":{"timestamp_begin":1684262127.777340541, "rt":1.18, "ut":0.42, "st":0.18}}
{"link":{"timestamp_begin":1684262129.022639057, "rt":0.42, "ut":0.19, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684262125.764169164}
{"VCS_COMP_START_TIME": 1684262125.764169164}
{"VCS_COMP_END_TIME": 1684262130.910869523}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330312}}
{"stitch_vcselab": {"peak_mem": 211948}}
