--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

N:\Xilinx_ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf nexys3.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X29Y48.B3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.142ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.107ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y52.AQ      Tcklo                 0.426   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X29Y50.A5      net (fanout=1)        0.544   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X29Y50.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X29Y50.B6      net (fanout=2)        0.123   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X29Y50.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X29Y50.D2      net (fanout=1)        0.426   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X29Y50.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X29Y48.B3      net (fanout=1)        0.489   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X29Y48.CLK     Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.107ns (1.525ns logic, 1.582ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X28Y51.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.791ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.756ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y52.AQ      Tcklo                 0.426   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X29Y50.A5      net (fanout=1)        0.544   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X29Y50.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X28Y51.AX      net (fanout=2)        0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X28Y51.CLK     Tdick                 0.136   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.756ns (0.821ns logic, 0.935ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X29Y50.A5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.327ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.292ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y52.AQ      Tcklo                 0.426   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X29Y50.A5      net (fanout=1)        0.544   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X29Y50.CLK     Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.292ns (0.748ns logic, 0.544ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X29Y50.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.731ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.766ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y52.AQ      Tcklo                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X29Y50.A5      net (fanout=1)        0.314   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X29Y50.CLK     Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.452ns logic, 0.314ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X28Y51.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.917ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.952ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y52.AQ      Tcklo                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X29Y50.A5      net (fanout=1)        0.314   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X29Y50.A       Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X28Y51.AX      net (fanout=2)        0.197   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X28Y51.CLK     Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.952ns (0.441ns logic, 0.511ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X29Y48.B3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.721ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.756ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y52.AQ      Tcklo                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X29Y50.A5      net (fanout=1)        0.314   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X29Y50.A       Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X29Y50.B6      net (fanout=2)        0.015   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X29Y50.B       Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X29Y50.D2      net (fanout=1)        0.245   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X29Y50.D       Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X29Y48.B3      net (fanout=1)        0.262   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X29Y48.CLK     Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.756ns (0.920ns logic, 0.836ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X28Y52.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.405ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.405ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y40.AQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X24Y40.B2      net (fanout=2)        0.458   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X24Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X25Y48.B1      net (fanout=9)        1.351   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X25Y48.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X28Y52.CLK     net (fanout=4)        0.724   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.405ns (0.872ns logic, 2.533ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.149ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.149ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y40.BQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X24Y40.B5      net (fanout=3)        0.202   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X24Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X25Y48.B1      net (fanout=9)        1.351   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X25Y48.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X28Y52.CLK     net (fanout=4)        0.724   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (0.872ns logic, 2.277ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.137ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.137ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y48.AQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X30Y47.A5      net (fanout=1)        0.383   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X30Y47.AMUX    Tilo                  0.261   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X25Y48.B2      net (fanout=10)       1.119   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X25Y48.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X28Y52.CLK     net (fanout=4)        0.724   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (0.911ns logic, 2.226ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X28Y52.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.890ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.467ns (Levels of Logic = 0)
  Clock Path Skew:      1.175ns (2.448 - 1.273)
  Source Clock:         Clk rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.598ns

  Clock Uncertainty:          0.598ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.825ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y50.AMUX    Tshcko                0.455   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X28Y52.SR      net (fanout=10)       0.782   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X28Y52.CLK     Trck                  0.230   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.467ns (0.685ns logic, 0.782ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X28Y52.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.912ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.363ns (Levels of Logic = 0)
  Clock Path Skew:      2.677ns (3.405 - 0.728)
  Source Clock:         Clk rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.598ns

  Clock Uncertainty:          0.598ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.825ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y50.AMUX    Tshcko                0.428   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X28Y52.SR      net (fanout=10)       0.740   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X28Y52.CLK     Tremck      (-Th)    -0.195   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.363ns (0.623ns logic, 0.740ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3323 paths analyzed, 530 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.223ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X29Y41.C6), 193 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.188ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA10   Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
    SLICE_X33Y37.D1      net (fanout=1)        1.036   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<101>
    SLICE_X33Y37.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
    SLICE_X33Y37.B2      net (fanout=1)        0.438   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
    SLICE_X33Y37.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
    SLICE_X32Y31.C6      net (fanout=1)        1.117   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
    SLICE_X32Y31.CMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_82
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X29Y41.D4      net (fanout=1)        1.187   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X29Y41.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X29Y41.C6      net (fanout=1)        0.118   icon_control0<3>
    SLICE_X29Y41.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.188ns (3.292ns logic, 3.896ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.081ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA4    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    SLICE_X33Y33.D1      net (fanout=1)        1.491   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<76>
    SLICE_X33Y33.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X33Y33.B2      net (fanout=1)        0.438   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X33Y33.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7
    SLICE_X32Y31.C4      net (fanout=1)        0.555   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7
    SLICE_X32Y31.CMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_82
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X29Y41.D4      net (fanout=1)        1.187   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X29Y41.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X29Y41.C6      net (fanout=1)        0.118   icon_control0<3>
    SLICE_X29Y41.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.081ns (3.292ns logic, 3.789ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.969ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA14   Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
    SLICE_X33Y37.C1      net (fanout=1)        0.928   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<105>
    SLICE_X33Y37.C       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_134
    SLICE_X33Y37.B4      net (fanout=1)        0.327   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_134
    SLICE_X33Y37.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
    SLICE_X32Y31.C6      net (fanout=1)        1.117   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
    SLICE_X32Y31.CMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_82
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X29Y41.D4      net (fanout=1)        1.187   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X29Y41.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X29Y41.C6      net (fanout=1)        0.118   icon_control0<3>
    SLICE_X29Y41.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.969ns (3.292ns logic, 3.677ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (SLICE_X28Y50.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.859ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y41.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X24Y41.A1      net (fanout=8)        1.181   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X24Y41.A       Tilo                  0.205   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X24Y42.D3      net (fanout=1)        0.600   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X24Y42.D       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X24Y42.C5      net (fanout=3)        0.361   icon_control0<5>
    SLICE_X24Y42.C       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X28Y50.SR      net (fanout=3)        1.239   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X28Y50.CLK     Tsrck                 0.455   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.859ns (1.478ns logic, 3.381ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.698ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y48.AQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X30Y47.A5      net (fanout=1)        0.383   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X30Y47.AMUX    Tilo                  0.261   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X24Y42.D1      net (fanout=10)       1.198   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X24Y42.D       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X24Y42.C5      net (fanout=3)        0.361   icon_control0<5>
    SLICE_X24Y42.C       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X28Y50.SR      net (fanout=3)        1.239   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X28Y50.CLK     Tsrck                 0.455   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.698ns (1.517ns logic, 3.181ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.561ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y48.AQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X30Y47.A5      net (fanout=1)        0.383   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X30Y47.AMUX    Tilo                  0.261   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X25Y42.A3      net (fanout=10)       1.046   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X25Y42.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X24Y42.C3      net (fanout=2)        0.322   icon_control0<4>
    SLICE_X24Y42.C       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X28Y50.SR      net (fanout=3)        1.239   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X28Y50.CLK     Tsrck                 0.455   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.561ns (1.571ns logic, 2.990ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE (SLICE_X28Y50.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.848ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y41.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X24Y41.A1      net (fanout=8)        1.181   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X24Y41.A       Tilo                  0.205   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X24Y42.D3      net (fanout=1)        0.600   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X24Y42.D       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X24Y42.C5      net (fanout=3)        0.361   icon_control0<5>
    SLICE_X24Y42.C       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X28Y50.SR      net (fanout=3)        1.239   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X28Y50.CLK     Tsrck                 0.444   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (1.467ns logic, 3.381ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.687ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y48.AQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X30Y47.A5      net (fanout=1)        0.383   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X30Y47.AMUX    Tilo                  0.261   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X24Y42.D1      net (fanout=10)       1.198   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X24Y42.D       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X24Y42.C5      net (fanout=3)        0.361   icon_control0<5>
    SLICE_X24Y42.C       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X28Y50.SR      net (fanout=3)        1.239   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X28Y50.CLK     Tsrck                 0.444   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.687ns (1.506ns logic, 3.181ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.550ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y48.AQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X30Y47.A5      net (fanout=1)        0.383   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X30Y47.AMUX    Tilo                  0.261   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X25Y42.A3      net (fanout=10)       1.046   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X25Y42.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X24Y42.C3      net (fanout=2)        0.322   icon_control0<4>
    SLICE_X24Y42.C       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X28Y50.SR      net (fanout=3)        1.239   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X28Y50.CLK     Tsrck                 0.444   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.550ns (1.560ns logic, 2.990ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 (RAMB16_X1Y18.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.280ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y37.BQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE
    RAMB16_X1Y18.ADDRA13 net (fanout=7)        0.146   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<9>
    RAMB16_X1Y18.CLKA    Trckc_ADDRA (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.134ns logic, 0.146ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 (RAMB16_X1Y18.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.307ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y36.DQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE
    RAMB16_X1Y18.ADDRA11 net (fanout=7)        0.173   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
    RAMB16_X1Y18.CLKA    Trckc_ADDRA (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.307ns (0.134ns logic, 0.173ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 (RAMB16_X1Y18.ADDRA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.307ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y37.AQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE
    RAMB16_X1Y18.ADDRA12 net (fanout=7)        0.173   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<8>
    RAMB16_X1Y18.CLKA    Trckc_ADDRA (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.307ns (0.134ns logic, 0.173ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.970ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X24Y40.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.935ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y56.AQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X32Y56.C3      net (fanout=3)        0.327   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X32Y56.C       Tilo                  0.205   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X24Y40.CE      net (fanout=3)        1.660   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X24Y40.CLK     Tceck                 0.335   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.935ns (0.948ns logic, 1.987ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X24Y41.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.928ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y56.AQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X32Y56.C3      net (fanout=3)        0.327   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X32Y56.C       Tilo                  0.205   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X24Y41.CE      net (fanout=3)        1.653   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X24Y41.CLK     Tceck                 0.335   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.928ns (0.948ns logic, 1.980ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X24Y41.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.908ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y56.AQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X32Y56.C3      net (fanout=3)        0.327   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X32Y56.C       Tilo                  0.205   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X24Y41.CE      net (fanout=3)        1.653   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X24Y41.CLK     Tceck                 0.315   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.908ns (0.928ns logic, 1.980ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X31Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.933ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y56.AQ      Tcko                  0.200   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X32Y56.B2      net (fanout=3)        0.248   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X32Y56.B       Tilo                  0.142   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X31Y48.SR      net (fanout=2)        0.509   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X31Y48.CLK     Tcksr       (-Th)     0.131   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.211ns logic, 0.757ns route)
                                                       (21.8% logic, 78.2% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X30Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.117ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y56.AQ      Tcko                  0.200   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X32Y56.B2      net (fanout=3)        0.248   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X32Y56.B       Tilo                  0.142   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X30Y48.SR      net (fanout=2)        0.509   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X30Y48.CLK     Tcksr       (-Th)    -0.018   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.117ns (0.360ns logic, 0.757ns route)
                                                       (32.2% logic, 67.8% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X30Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.126ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y56.AQ      Tcko                  0.200   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X32Y56.B2      net (fanout=3)        0.248   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X32Y56.B       Tilo                  0.142   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X30Y48.SR      net (fanout=2)        0.509   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X30Y48.CLK     Tcksr       (-Th)    -0.027   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.126ns (0.369ns logic, 0.757ns route)
                                                       (32.8% logic, 67.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.915ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X32Y56.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.880ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y56.AQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X32Y56.A6      net (fanout=3)        0.131   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X32Y56.CLK     Tas                   0.341   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.880ns (0.749ns logic, 0.131ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X32Y56.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y56.AQ      Tcko                  0.200   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X32Y56.A6      net (fanout=3)        0.029   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X32Y56.CLK     Tah         (-Th)    -0.190   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.390ns logic, 0.029ns route)
                                                       (93.1% logic, 6.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 2575 paths analyzed, 296 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X31Y26.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.959ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.924ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y48.AQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X30Y47.A5      net (fanout=1)        0.383   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X30Y47.AMUX    Tilo                  0.261   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X25Y42.A3      net (fanout=10)       1.046   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X25Y42.AMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X31Y26.SR      net (fanout=12)       2.182   icon_control0<20>
    SLICE_X31Y26.CLK     Trck                  0.348   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.924ns (1.313ns logic, 3.611ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.666ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.631ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.AQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X25Y41.A3      net (fanout=4)        0.498   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X25Y41.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_STAT/iSTATCMD_CE_n
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X25Y42.A2      net (fanout=10)       0.640   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X25Y42.AMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X31Y26.SR      net (fanout=12)       2.182   icon_control0<20>
    SLICE_X31Y26.CLK     Trck                  0.348   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.631ns (1.311ns logic, 3.320ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.644ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.609ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.BQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X25Y41.A4      net (fanout=4)        0.476   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X25Y41.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_STAT/iSTATCMD_CE_n
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X25Y42.A2      net (fanout=10)       0.640   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X25Y42.AMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X31Y26.SR      net (fanout=12)       2.182   icon_control0<20>
    SLICE_X31Y26.CLK     Trck                  0.348   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.609ns (1.311ns logic, 3.298ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X31Y26.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.935ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.900ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y48.AQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X30Y47.A5      net (fanout=1)        0.383   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X30Y47.AMUX    Tilo                  0.261   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X25Y42.A3      net (fanout=10)       1.046   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X25Y42.AMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X31Y26.SR      net (fanout=12)       2.182   icon_control0<20>
    SLICE_X31Y26.CLK     Trck                  0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.900ns (1.289ns logic, 3.611ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.642ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.607ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.AQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X25Y41.A3      net (fanout=4)        0.498   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X25Y41.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_STAT/iSTATCMD_CE_n
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X25Y42.A2      net (fanout=10)       0.640   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X25Y42.AMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X31Y26.SR      net (fanout=12)       2.182   icon_control0<20>
    SLICE_X31Y26.CLK     Trck                  0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.607ns (1.287ns logic, 3.320ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.620ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.585ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.BQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X25Y41.A4      net (fanout=4)        0.476   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X25Y41.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_STAT/iSTATCMD_CE_n
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X25Y42.A2      net (fanout=10)       0.640   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X25Y42.AMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X31Y26.SR      net (fanout=12)       2.182   icon_control0<20>
    SLICE_X31Y26.CLK     Trck                  0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.585ns (1.287ns logic, 3.298ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X31Y26.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.915ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.880ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y48.AQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X30Y47.A5      net (fanout=1)        0.383   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X30Y47.AMUX    Tilo                  0.261   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X25Y42.A3      net (fanout=10)       1.046   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X25Y42.AMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X31Y26.SR      net (fanout=12)       2.182   icon_control0<20>
    SLICE_X31Y26.CLK     Trck                  0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.880ns (1.269ns logic, 3.611ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.622ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.587ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.AQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X25Y41.A3      net (fanout=4)        0.498   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X25Y41.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_STAT/iSTATCMD_CE_n
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X25Y42.A2      net (fanout=10)       0.640   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X25Y42.AMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X31Y26.SR      net (fanout=12)       2.182   icon_control0<20>
    SLICE_X31Y26.CLK     Trck                  0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.587ns (1.267ns logic, 3.320ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.600ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.565ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.BQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X25Y41.A4      net (fanout=4)        0.476   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X25Y41.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_STAT/iSTATCMD_CE_n
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X25Y42.A2      net (fanout=10)       0.640   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X25Y42.AMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X31Y26.SR      net (fanout=12)       2.182   icon_control0<20>
    SLICE_X31Y26.CLK     Trck                  0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.565ns (1.267ns logic, 3.298ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (SLICE_X35Y41.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.596ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (FF)
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y40.AMUX    Tshcko                0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    SLICE_X35Y41.A5      net (fanout=2)        0.172   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<5>
    SLICE_X35Y41.CLK     Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.459ns logic, 0.172ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X35Y41.D4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.629ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (FF)
  Data Path Delay:      0.664ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y40.DMUX    Tshcko                0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    SLICE_X35Y41.D4      net (fanout=2)        0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
    SLICE_X35Y41.CLK     Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.664ns (0.459ns logic, 0.205ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (SLICE_X27Y44.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.586ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Data Path Delay:      0.621ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y42.DQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    SLICE_X27Y44.SR      net (fanout=1)        0.277   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
    SLICE_X27Y44.CLK     Tremck      (-Th)    -0.146   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.344ns logic, 0.277ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 471 paths analyzed, 408 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X29Y48.B3), 7 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.557ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.522ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y44.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    SLICE_X29Y47.B2      net (fanout=1)        0.974   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X29Y47.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X29Y50.D6      net (fanout=1)        0.828   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X29Y50.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X29Y48.B3      net (fanout=1)        0.489   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X29Y48.CLK     Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.522ns (1.231ns logic, 2.291ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.466ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.431ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y49.BQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1
    SLICE_X29Y47.B4      net (fanout=1)        0.883   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
    SLICE_X29Y47.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X29Y50.D6      net (fanout=1)        0.828   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X29Y50.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X29Y48.B3      net (fanout=1)        0.489   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X29Y48.CLK     Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.431ns (1.231ns logic, 2.200ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.010ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.975ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y47.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X29Y47.B1      net (fanout=2)        0.427   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X29Y47.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X29Y50.D6      net (fanout=1)        0.828   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X29Y50.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X29Y48.B3      net (fanout=1)        0.489   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X29Y48.CLK     Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (1.231ns logic, 1.744ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X29Y48.B5), 10 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.122ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.087ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y44.DMUX    Tshcko                0.455   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X32Y45.D2      net (fanout=1)        0.740   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
    SLICE_X32Y45.CMUX    Topdc                 0.338   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X29Y47.D6      net (fanout=1)        0.621   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X29Y47.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
    SLICE_X29Y48.B5      net (fanout=1)        0.352   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X29Y48.CLK     Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.087ns (1.374ns logic, 1.713ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.076ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.041ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y44.CQ      Tcko                  0.408   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    SLICE_X32Y45.C2      net (fanout=1)        0.736   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<6>
    SLICE_X32Y45.CMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X29Y47.D6      net (fanout=1)        0.621   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X29Y47.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
    SLICE_X29Y48.B5      net (fanout=1)        0.352   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X29Y48.CLK     Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.041ns (1.332ns logic, 1.709ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.035ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.000ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y44.CMUX    Tshcko                0.455   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ
    SLICE_X32Y45.D4      net (fanout=1)        0.653   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<2>
    SLICE_X32Y45.CMUX    Topdc                 0.338   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X29Y47.D6      net (fanout=1)        0.621   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X29Y47.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
    SLICE_X29Y48.B5      net (fanout=1)        0.352   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X29Y48.CLK     Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.000ns (1.374ns logic, 1.626ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X14Y49.C2), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.684ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.684ns (Levels of Logic = 1)
  Source Clock:         Clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.DQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X11Y48.A5      net (fanout=17)       1.004   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
    SLICE_X11Y48.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I2.U_MUX4/Mmux_O11
    SLICE_X14Y49.C2      net (fanout=1)        1.030   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (0.650ns logic, 2.034ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.176ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.176ns (Levels of Logic = 1)
  Source Clock:         Clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.BQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X11Y48.A1      net (fanout=17)       0.496   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X11Y48.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I2.U_MUX4/Mmux_O11
    SLICE_X14Y49.C2      net (fanout=1)        1.030   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.176ns (0.650ns logic, 1.526ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.007ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.007ns (Levels of Logic = 1)
  Source Clock:         Clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.CQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X11Y48.A4      net (fanout=17)       0.327   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<2>
    SLICE_X11Y48.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I2.U_MUX4/Mmux_O11
    SLICE_X14Y49.C2      net (fanout=1)        1.030   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.007ns (0.650ns logic, 1.357ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "sys_clk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "sys_clk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Clock/dcm_sp_inst/CLKIN
  Logical resource: Clock/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Clock/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Clock/dcm_sp_inst/CLKIN
  Logical resource: Clock/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Clock/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: Clock/dcm_sp_inst/CLKIN
  Logical resource: Clock/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Clock/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clock_clkfx = PERIOD TIMEGRP "Clock_clkfx" TS_Clk * 0.32 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14590093 paths analyzed, 2639 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  27.112ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_TQ3.G_TW[25].U_TQ (SLICE_X17Y31.BX), 82204 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ3.G_TW[25].U_TQ (FF)
  Requirement:          15.625ns
  Data Path Delay:      13.088ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.337 - 0.357)
  Source Clock:         Clk falling at 15.625ns
  Destination Clock:    Clk rising at 31.250ns
  Clock Uncertainty:    0.448ns

  Clock Uncertainty:          0.448ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.825ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to U_ila_pro_0/U0/I_TQ3.G_TW[25].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.AQ      Tcko                  0.408   PC<5>
                                                       PC_2
    SLICE_X12Y29.C2      net (fanout=20)       1.436   PC<2>
    SLICE_X12Y29.C       Tilo                  0.205   Instruction<19>
                                                       IMemory/Mram_InstMem3211_SW0
    SLICE_X12Y29.D5      net (fanout=1)        0.204   IMemory/N201
    SLICE_X12Y29.D       Tilo                  0.205   Instruction<19>
                                                       IMemory/Mram_InstMem3211
    SLICE_X6Y20.C4       net (fanout=50)       1.790   Instruction<19>
    SLICE_X6Y20.CMUX     Tilo                  0.261   register/RegBRdAddr[4]_read_port_7_OUT<5>
                                                       register/Mram_regFile11_RAMC
    SLICE_X9Y20.A2       net (fanout=1)        0.875   register/RegBRdAddr[4]_read_port_7_OUT<4>
    SLICE_X9Y20.A        Tilo                  0.259   RegBRdData<4>
                                                       register/Mmux_RegBRdData271
    SLICE_X9Y22.D3       net (fanout=2)        0.510   RegBRdData<4>
    SLICE_X9Y22.D        Tilo                  0.259   SrcB<4>
                                                       Mmux_SrcB271
    SLICE_X6Y25.A2       net (fanout=4)        1.099   SrcB<4>
    SLICE_X6Y25.COUT     Topcya                0.379   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_lut<4>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
    SLICE_X6Y26.AMUX     Tcina                 0.202   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<11>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<11>
    SLICE_X9Y24.A4       net (fanout=1)        0.768   ALU/SrcA[31]_SrcB[31]_sub_5_OUT<8>
    SLICE_X9Y24.A        Tilo                  0.259   ALU/N20
                                                       ALU/_n0107<8>
    SLICE_X2Y32.CX       net (fanout=67)       2.166   ALURes<8>
    SLICE_X2Y32.BMUX     Tcxb                  0.189   DmemRdData<25>
                                                       DMemory/Mram_DataMem26/F7.B
                                                       DMemory/Mram_DataMem26/F8
    SLICE_X17Y31.BX      net (fanout=2)        1.548   DmemRdData<25>
    SLICE_X17Y31.CLK     Tdick                 0.063   U_ila_pro_0/U0/iTRIG_IN<99>
                                                       U_ila_pro_0/U0/I_TQ3.G_TW[25].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                     13.088ns (2.689ns logic, 10.399ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ3.G_TW[25].U_TQ (FF)
  Requirement:          15.625ns
  Data Path Delay:      12.921ns (Levels of Logic = 8)
  Clock Path Skew:      -0.020ns (0.337 - 0.357)
  Source Clock:         Clk falling at 15.625ns
  Destination Clock:    Clk rising at 31.250ns
  Clock Uncertainty:    0.448ns

  Clock Uncertainty:          0.448ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.825ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to U_ila_pro_0/U0/I_TQ3.G_TW[25].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.AQ      Tcko                  0.408   PC<5>
                                                       PC_2
    SLICE_X12Y29.C2      net (fanout=20)       1.436   PC<2>
    SLICE_X12Y29.C       Tilo                  0.205   Instruction<19>
                                                       IMemory/Mram_InstMem3211_SW0
    SLICE_X12Y29.D5      net (fanout=1)        0.204   IMemory/N201
    SLICE_X12Y29.D       Tilo                  0.205   Instruction<19>
                                                       IMemory/Mram_InstMem3211
    SLICE_X6Y20.C4       net (fanout=50)       1.790   Instruction<19>
    SLICE_X6Y20.CMUX     Tilo                  0.261   register/RegBRdAddr[4]_read_port_7_OUT<5>
                                                       register/Mram_regFile11_RAMC
    SLICE_X9Y20.A2       net (fanout=1)        0.875   register/RegBRdAddr[4]_read_port_7_OUT<4>
    SLICE_X9Y20.A        Tilo                  0.259   RegBRdData<4>
                                                       register/Mmux_RegBRdData271
    SLICE_X9Y22.D3       net (fanout=2)        0.510   RegBRdData<4>
    SLICE_X9Y22.D        Tilo                  0.259   SrcB<4>
                                                       Mmux_SrcB271
    SLICE_X6Y25.A2       net (fanout=4)        1.099   SrcB<4>
    SLICE_X6Y25.BMUX     Topab                 0.439   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_lut<4>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
    SLICE_X11Y25.A6      net (fanout=1)        0.607   ALU/SrcA[31]_SrcB[31]_sub_5_OUT<5>
    SLICE_X11Y25.A       Tilo                  0.259   ALU/N52
                                                       ALU/_n0107<5>
    SLICE_X2Y32.C4       net (fanout=131)      2.108   ALURes<5>
    SLICE_X2Y32.BMUX     Topcb                 0.386   DmemRdData<25>
                                                       DMemory/Mram_DataMem26/C
                                                       DMemory/Mram_DataMem26/F7.B
                                                       DMemory/Mram_DataMem26/F8
    SLICE_X17Y31.BX      net (fanout=2)        1.548   DmemRdData<25>
    SLICE_X17Y31.CLK     Tdick                 0.063   U_ila_pro_0/U0/iTRIG_IN<99>
                                                       U_ila_pro_0/U0/I_TQ3.G_TW[25].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                     12.921ns (2.744ns logic, 10.177ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ3.G_TW[25].U_TQ (FF)
  Requirement:          15.625ns
  Data Path Delay:      12.918ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.337 - 0.357)
  Source Clock:         Clk falling at 15.625ns
  Destination Clock:    Clk rising at 31.250ns
  Clock Uncertainty:    0.448ns

  Clock Uncertainty:          0.448ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.825ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to U_ila_pro_0/U0/I_TQ3.G_TW[25].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.AQ      Tcko                  0.408   PC<5>
                                                       PC_2
    SLICE_X12Y29.C2      net (fanout=20)       1.436   PC<2>
    SLICE_X12Y29.C       Tilo                  0.205   Instruction<19>
                                                       IMemory/Mram_InstMem3211_SW0
    SLICE_X12Y29.D5      net (fanout=1)        0.204   IMemory/N201
    SLICE_X12Y29.D       Tilo                  0.205   Instruction<19>
                                                       IMemory/Mram_InstMem3211
    SLICE_X6Y20.C4       net (fanout=50)       1.790   Instruction<19>
    SLICE_X6Y20.CMUX     Tilo                  0.261   register/RegBRdAddr[4]_read_port_7_OUT<5>
                                                       register/Mram_regFile11_RAMC
    SLICE_X9Y20.A2       net (fanout=1)        0.875   register/RegBRdAddr[4]_read_port_7_OUT<4>
    SLICE_X9Y20.A        Tilo                  0.259   RegBRdData<4>
                                                       register/Mmux_RegBRdData271
    SLICE_X9Y22.D3       net (fanout=2)        0.510   RegBRdData<4>
    SLICE_X9Y22.D        Tilo                  0.259   SrcB<4>
                                                       Mmux_SrcB271
    SLICE_X6Y25.A2       net (fanout=4)        1.099   SrcB<4>
    SLICE_X6Y25.COUT     Topcya                0.379   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_lut<4>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
    SLICE_X6Y26.AMUX     Tcina                 0.202   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<11>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<11>
    SLICE_X9Y24.A4       net (fanout=1)        0.768   ALU/SrcA[31]_SrcB[31]_sub_5_OUT<8>
    SLICE_X9Y24.A        Tilo                  0.259   ALU/N20
                                                       ALU/_n0107<8>
    SLICE_X2Y32.AX       net (fanout=67)       2.010   ALURes<8>
    SLICE_X2Y32.BMUX     Taxb                  0.175   DmemRdData<25>
                                                       DMemory/Mram_DataMem26/F7.A
                                                       DMemory/Mram_DataMem26/F8
    SLICE_X17Y31.BX      net (fanout=2)        1.548   DmemRdData<25>
    SLICE_X17Y31.CLK     Tdick                 0.063   U_ila_pro_0/U0/iTRIG_IN<99>
                                                       U_ila_pro_0/U0/I_TQ3.G_TW[25].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                     12.918ns (2.675ns logic, 10.243ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_TQ3.G_TW[29].U_TQ (SLICE_X15Y30.BX), 82204 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ3.G_TW[29].U_TQ (FF)
  Requirement:          15.625ns
  Data Path Delay:      13.025ns (Levels of Logic = 9)
  Clock Path Skew:      -0.015ns (0.342 - 0.357)
  Source Clock:         Clk falling at 15.625ns
  Destination Clock:    Clk rising at 31.250ns
  Clock Uncertainty:    0.448ns

  Clock Uncertainty:          0.448ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.825ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to U_ila_pro_0/U0/I_TQ3.G_TW[29].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.AQ      Tcko                  0.408   PC<5>
                                                       PC_2
    SLICE_X12Y29.C2      net (fanout=20)       1.436   PC<2>
    SLICE_X12Y29.C       Tilo                  0.205   Instruction<19>
                                                       IMemory/Mram_InstMem3211_SW0
    SLICE_X12Y29.D5      net (fanout=1)        0.204   IMemory/N201
    SLICE_X12Y29.D       Tilo                  0.205   Instruction<19>
                                                       IMemory/Mram_InstMem3211
    SLICE_X6Y20.C4       net (fanout=50)       1.790   Instruction<19>
    SLICE_X6Y20.CMUX     Tilo                  0.261   register/RegBRdAddr[4]_read_port_7_OUT<5>
                                                       register/Mram_regFile11_RAMC
    SLICE_X9Y20.A2       net (fanout=1)        0.875   register/RegBRdAddr[4]_read_port_7_OUT<4>
    SLICE_X9Y20.A        Tilo                  0.259   RegBRdData<4>
                                                       register/Mmux_RegBRdData271
    SLICE_X9Y22.D3       net (fanout=2)        0.510   RegBRdData<4>
    SLICE_X9Y22.D        Tilo                  0.259   SrcB<4>
                                                       Mmux_SrcB271
    SLICE_X6Y25.A2       net (fanout=4)        1.099   SrcB<4>
    SLICE_X6Y25.COUT     Topcya                0.379   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_lut<4>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
    SLICE_X6Y26.AMUX     Tcina                 0.202   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<11>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<11>
    SLICE_X9Y24.A4       net (fanout=1)        0.768   ALU/SrcA[31]_SrcB[31]_sub_5_OUT<8>
    SLICE_X9Y24.A        Tilo                  0.259   ALU/N20
                                                       ALU/_n0107<8>
    SLICE_X2Y31.CX       net (fanout=67)       2.320   ALURes<8>
    SLICE_X2Y31.BMUX     Tcxb                  0.189   DmemRdData<29>
                                                       DMemory/Mram_DataMem30/F7.B
                                                       DMemory/Mram_DataMem30/F8
    SLICE_X15Y30.BX      net (fanout=2)        1.331   DmemRdData<29>
    SLICE_X15Y30.CLK     Tdick                 0.063   U_ila_pro_0/U0/iTRIG_IN<103>
                                                       U_ila_pro_0/U0/I_TQ3.G_TW[29].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                     13.025ns (2.689ns logic, 10.336ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ3.G_TW[29].U_TQ (FF)
  Requirement:          15.625ns
  Data Path Delay:      12.854ns (Levels of Logic = 9)
  Clock Path Skew:      -0.015ns (0.342 - 0.357)
  Source Clock:         Clk falling at 15.625ns
  Destination Clock:    Clk rising at 31.250ns
  Clock Uncertainty:    0.448ns

  Clock Uncertainty:          0.448ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.825ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to U_ila_pro_0/U0/I_TQ3.G_TW[29].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.AQ      Tcko                  0.408   PC<5>
                                                       PC_2
    SLICE_X12Y29.C2      net (fanout=20)       1.436   PC<2>
    SLICE_X12Y29.C       Tilo                  0.205   Instruction<19>
                                                       IMemory/Mram_InstMem3211_SW0
    SLICE_X12Y29.D5      net (fanout=1)        0.204   IMemory/N201
    SLICE_X12Y29.D       Tilo                  0.205   Instruction<19>
                                                       IMemory/Mram_InstMem3211
    SLICE_X6Y20.C4       net (fanout=50)       1.790   Instruction<19>
    SLICE_X6Y20.CMUX     Tilo                  0.261   register/RegBRdAddr[4]_read_port_7_OUT<5>
                                                       register/Mram_regFile11_RAMC
    SLICE_X9Y20.A2       net (fanout=1)        0.875   register/RegBRdAddr[4]_read_port_7_OUT<4>
    SLICE_X9Y20.A        Tilo                  0.259   RegBRdData<4>
                                                       register/Mmux_RegBRdData271
    SLICE_X9Y22.D3       net (fanout=2)        0.510   RegBRdData<4>
    SLICE_X9Y22.D        Tilo                  0.259   SrcB<4>
                                                       Mmux_SrcB271
    SLICE_X6Y25.A2       net (fanout=4)        1.099   SrcB<4>
    SLICE_X6Y25.COUT     Topcya                0.379   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_lut<4>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
    SLICE_X6Y26.AMUX     Tcina                 0.202   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<11>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<11>
    SLICE_X9Y24.A4       net (fanout=1)        0.768   ALU/SrcA[31]_SrcB[31]_sub_5_OUT<8>
    SLICE_X9Y24.A        Tilo                  0.259   ALU/N20
                                                       ALU/_n0107<8>
    SLICE_X2Y31.AX       net (fanout=67)       2.163   ALURes<8>
    SLICE_X2Y31.BMUX     Taxb                  0.175   DmemRdData<29>
                                                       DMemory/Mram_DataMem30/F7.A
                                                       DMemory/Mram_DataMem30/F8
    SLICE_X15Y30.BX      net (fanout=2)        1.331   DmemRdData<29>
    SLICE_X15Y30.CLK     Tdick                 0.063   U_ila_pro_0/U0/iTRIG_IN<103>
                                                       U_ila_pro_0/U0/I_TQ3.G_TW[29].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                     12.854ns (2.675ns logic, 10.179ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ3.G_TW[29].U_TQ (FF)
  Requirement:          15.625ns
  Data Path Delay:      12.750ns (Levels of Logic = 9)
  Clock Path Skew:      -0.015ns (0.342 - 0.357)
  Source Clock:         Clk falling at 15.625ns
  Destination Clock:    Clk rising at 31.250ns
  Clock Uncertainty:    0.448ns

  Clock Uncertainty:          0.448ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.825ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to U_ila_pro_0/U0/I_TQ3.G_TW[29].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.BQ      Tcko                  0.408   PC<5>
                                                       PC_3
    SLICE_X12Y29.C4      net (fanout=20)       1.161   PC<3>
    SLICE_X12Y29.C       Tilo                  0.205   Instruction<19>
                                                       IMemory/Mram_InstMem3211_SW0
    SLICE_X12Y29.D5      net (fanout=1)        0.204   IMemory/N201
    SLICE_X12Y29.D       Tilo                  0.205   Instruction<19>
                                                       IMemory/Mram_InstMem3211
    SLICE_X6Y20.C4       net (fanout=50)       1.790   Instruction<19>
    SLICE_X6Y20.CMUX     Tilo                  0.261   register/RegBRdAddr[4]_read_port_7_OUT<5>
                                                       register/Mram_regFile11_RAMC
    SLICE_X9Y20.A2       net (fanout=1)        0.875   register/RegBRdAddr[4]_read_port_7_OUT<4>
    SLICE_X9Y20.A        Tilo                  0.259   RegBRdData<4>
                                                       register/Mmux_RegBRdData271
    SLICE_X9Y22.D3       net (fanout=2)        0.510   RegBRdData<4>
    SLICE_X9Y22.D        Tilo                  0.259   SrcB<4>
                                                       Mmux_SrcB271
    SLICE_X6Y25.A2       net (fanout=4)        1.099   SrcB<4>
    SLICE_X6Y25.COUT     Topcya                0.379   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_lut<4>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
    SLICE_X6Y26.AMUX     Tcina                 0.202   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<11>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<11>
    SLICE_X9Y24.A4       net (fanout=1)        0.768   ALU/SrcA[31]_SrcB[31]_sub_5_OUT<8>
    SLICE_X9Y24.A        Tilo                  0.259   ALU/N20
                                                       ALU/_n0107<8>
    SLICE_X2Y31.CX       net (fanout=67)       2.320   ALURes<8>
    SLICE_X2Y31.BMUX     Tcxb                  0.189   DmemRdData<29>
                                                       DMemory/Mram_DataMem30/F7.B
                                                       DMemory/Mram_DataMem30/F8
    SLICE_X15Y30.BX      net (fanout=2)        1.331   DmemRdData<29>
    SLICE_X15Y30.CLK     Tdick                 0.063   U_ila_pro_0/U0/iTRIG_IN<103>
                                                       U_ila_pro_0/U0/I_TQ3.G_TW[29].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                     12.750ns (2.689ns logic, 10.061ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_TQ3.G_TW[24].U_TQ (SLICE_X17Y31.AX), 82204 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ3.G_TW[24].U_TQ (FF)
  Requirement:          15.625ns
  Data Path Delay:      12.506ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.337 - 0.357)
  Source Clock:         Clk falling at 15.625ns
  Destination Clock:    Clk rising at 31.250ns
  Clock Uncertainty:    0.448ns

  Clock Uncertainty:          0.448ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.825ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to U_ila_pro_0/U0/I_TQ3.G_TW[24].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.AQ      Tcko                  0.408   PC<5>
                                                       PC_2
    SLICE_X12Y29.C2      net (fanout=20)       1.436   PC<2>
    SLICE_X12Y29.C       Tilo                  0.205   Instruction<19>
                                                       IMemory/Mram_InstMem3211_SW0
    SLICE_X12Y29.D5      net (fanout=1)        0.204   IMemory/N201
    SLICE_X12Y29.D       Tilo                  0.205   Instruction<19>
                                                       IMemory/Mram_InstMem3211
    SLICE_X6Y20.C4       net (fanout=50)       1.790   Instruction<19>
    SLICE_X6Y20.CMUX     Tilo                  0.261   register/RegBRdAddr[4]_read_port_7_OUT<5>
                                                       register/Mram_regFile11_RAMC
    SLICE_X9Y20.A2       net (fanout=1)        0.875   register/RegBRdAddr[4]_read_port_7_OUT<4>
    SLICE_X9Y20.A        Tilo                  0.259   RegBRdData<4>
                                                       register/Mmux_RegBRdData271
    SLICE_X9Y22.D3       net (fanout=2)        0.510   RegBRdData<4>
    SLICE_X9Y22.D        Tilo                  0.259   SrcB<4>
                                                       Mmux_SrcB271
    SLICE_X6Y25.A2       net (fanout=4)        1.099   SrcB<4>
    SLICE_X6Y25.COUT     Topcya                0.379   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_lut<4>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
    SLICE_X6Y26.AMUX     Tcina                 0.202   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<11>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<11>
    SLICE_X9Y24.A4       net (fanout=1)        0.768   ALU/SrcA[31]_SrcB[31]_sub_5_OUT<8>
    SLICE_X9Y24.A        Tilo                  0.259   ALU/N20
                                                       ALU/_n0107<8>
    SLICE_X2Y30.CX       net (fanout=67)       1.929   ALURes<8>
    SLICE_X2Y30.BMUX     Tcxb                  0.189   DmemRdData<24>
                                                       DMemory/Mram_DataMem25/F7.B
                                                       DMemory/Mram_DataMem25/F8
    SLICE_X17Y31.AX      net (fanout=2)        1.203   DmemRdData<24>
    SLICE_X17Y31.CLK     Tdick                 0.063   U_ila_pro_0/U0/iTRIG_IN<99>
                                                       U_ila_pro_0/U0/I_TQ3.G_TW[24].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                     12.506ns (2.689ns logic, 9.817ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ3.G_TW[24].U_TQ (FF)
  Requirement:          15.625ns
  Data Path Delay:      12.336ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.337 - 0.357)
  Source Clock:         Clk falling at 15.625ns
  Destination Clock:    Clk rising at 31.250ns
  Clock Uncertainty:    0.448ns

  Clock Uncertainty:          0.448ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.825ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to U_ila_pro_0/U0/I_TQ3.G_TW[24].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.AQ      Tcko                  0.408   PC<5>
                                                       PC_2
    SLICE_X12Y29.C2      net (fanout=20)       1.436   PC<2>
    SLICE_X12Y29.C       Tilo                  0.205   Instruction<19>
                                                       IMemory/Mram_InstMem3211_SW0
    SLICE_X12Y29.D5      net (fanout=1)        0.204   IMemory/N201
    SLICE_X12Y29.D       Tilo                  0.205   Instruction<19>
                                                       IMemory/Mram_InstMem3211
    SLICE_X6Y20.C4       net (fanout=50)       1.790   Instruction<19>
    SLICE_X6Y20.CMUX     Tilo                  0.261   register/RegBRdAddr[4]_read_port_7_OUT<5>
                                                       register/Mram_regFile11_RAMC
    SLICE_X9Y20.A2       net (fanout=1)        0.875   register/RegBRdAddr[4]_read_port_7_OUT<4>
    SLICE_X9Y20.A        Tilo                  0.259   RegBRdData<4>
                                                       register/Mmux_RegBRdData271
    SLICE_X9Y22.D3       net (fanout=2)        0.510   RegBRdData<4>
    SLICE_X9Y22.D        Tilo                  0.259   SrcB<4>
                                                       Mmux_SrcB271
    SLICE_X6Y25.A2       net (fanout=4)        1.099   SrcB<4>
    SLICE_X6Y25.COUT     Topcya                0.379   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_lut<4>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
    SLICE_X6Y26.AMUX     Tcina                 0.202   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<11>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<11>
    SLICE_X9Y24.A4       net (fanout=1)        0.768   ALU/SrcA[31]_SrcB[31]_sub_5_OUT<8>
    SLICE_X9Y24.A        Tilo                  0.259   ALU/N20
                                                       ALU/_n0107<8>
    SLICE_X2Y30.AX       net (fanout=67)       1.773   ALURes<8>
    SLICE_X2Y30.BMUX     Taxb                  0.175   DmemRdData<24>
                                                       DMemory/Mram_DataMem25/F7.A
                                                       DMemory/Mram_DataMem25/F8
    SLICE_X17Y31.AX      net (fanout=2)        1.203   DmemRdData<24>
    SLICE_X17Y31.CLK     Tdick                 0.063   U_ila_pro_0/U0/iTRIG_IN<99>
                                                       U_ila_pro_0/U0/I_TQ3.G_TW[24].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                     12.336ns (2.675ns logic, 9.661ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ3.G_TW[24].U_TQ (FF)
  Requirement:          15.625ns
  Data Path Delay:      12.231ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.337 - 0.357)
  Source Clock:         Clk falling at 15.625ns
  Destination Clock:    Clk rising at 31.250ns
  Clock Uncertainty:    0.448ns

  Clock Uncertainty:          0.448ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.825ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to U_ila_pro_0/U0/I_TQ3.G_TW[24].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.BQ      Tcko                  0.408   PC<5>
                                                       PC_3
    SLICE_X12Y29.C4      net (fanout=20)       1.161   PC<3>
    SLICE_X12Y29.C       Tilo                  0.205   Instruction<19>
                                                       IMemory/Mram_InstMem3211_SW0
    SLICE_X12Y29.D5      net (fanout=1)        0.204   IMemory/N201
    SLICE_X12Y29.D       Tilo                  0.205   Instruction<19>
                                                       IMemory/Mram_InstMem3211
    SLICE_X6Y20.C4       net (fanout=50)       1.790   Instruction<19>
    SLICE_X6Y20.CMUX     Tilo                  0.261   register/RegBRdAddr[4]_read_port_7_OUT<5>
                                                       register/Mram_regFile11_RAMC
    SLICE_X9Y20.A2       net (fanout=1)        0.875   register/RegBRdAddr[4]_read_port_7_OUT<4>
    SLICE_X9Y20.A        Tilo                  0.259   RegBRdData<4>
                                                       register/Mmux_RegBRdData271
    SLICE_X9Y22.D3       net (fanout=2)        0.510   RegBRdData<4>
    SLICE_X9Y22.D        Tilo                  0.259   SrcB<4>
                                                       Mmux_SrcB271
    SLICE_X6Y25.A2       net (fanout=4)        1.099   SrcB<4>
    SLICE_X6Y25.COUT     Topcya                0.379   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_lut<4>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>
    SLICE_X6Y26.AMUX     Tcina                 0.202   ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<11>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<11>
    SLICE_X9Y24.A4       net (fanout=1)        0.768   ALU/SrcA[31]_SrcB[31]_sub_5_OUT<8>
    SLICE_X9Y24.A        Tilo                  0.259   ALU/N20
                                                       ALU/_n0107<8>
    SLICE_X2Y30.CX       net (fanout=67)       1.929   ALURes<8>
    SLICE_X2Y30.BMUX     Tcxb                  0.189   DmemRdData<24>
                                                       DMemory/Mram_DataMem25/F7.B
                                                       DMemory/Mram_DataMem25/F8
    SLICE_X17Y31.AX      net (fanout=2)        1.203   DmemRdData<24>
    SLICE_X17Y31.CLK     Tdick                 0.063   U_ila_pro_0/U0/iTRIG_IN<99>
                                                       U_ila_pro_0/U0/I_TQ3.G_TW[24].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                     12.231ns (2.689ns logic, 9.542ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clock_clkfx = PERIOD TIMEGRP "Clock_clkfx" TS_Clk * 0.32 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (SLICE_X29Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.189ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.189ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk rising at 31.250ns
  Destination Clock:    Clk rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.BQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST
    SLICE_X29Y44.SR      net (fanout=2)        0.120   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<5>
    SLICE_X29Y44.CLK     Tcksr       (-Th)     0.131   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.189ns (0.069ns logic, 0.120ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 (RAMB16_X1Y20.WEB3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.115 - 0.109)
  Source Clock:         Clk rising at 31.250ns
  Destination Clock:    Clk rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y41.AQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1
    RAMB16_X1Y20.WEB3    net (fanout=24)       0.155   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
    RAMB16_X1Y20.CLKB    Trckc_WEB   (-Th)     0.053   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.302ns (0.147ns logic, 0.155ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT (SLICE_X26Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.098 - 0.087)
  Source Clock:         Clk rising at 31.250ns
  Destination Clock:    Clk rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y44.BQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    SLICE_X26Y44.SR      net (fanout=1)        0.125   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
    SLICE_X26Y44.CLK     Tcksr       (-Th)    -0.018   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.216ns logic, 0.125ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clock_clkfx = PERIOD TIMEGRP "Clock_clkfx" TS_Clk * 0.32 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.126ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: Clk
--------------------------------------------------------------------------------
Slack: 28.126ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: Clk
--------------------------------------------------------------------------------
Slack: 28.126ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y10.CLKB
  Clock network: Clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_Clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clk                         |     10.000ns|      5.340ns|      8.676ns|            0|            0|            0|     14590093|
| TS_Clock_clkfx                |     31.250ns|     27.112ns|          N/A|            0|            0|     14590093|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ClkIn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkIn          |    4.459|   13.556|    4.872|   14.524|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14596496 paths, 0 nets, and 4804 connections

Design statistics:
   Minimum period:  27.112ns{1}   (Maximum frequency:  36.884MHz)
   Maximum path delay from/to any node:   2.970ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 30 18:31:46 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4594 MB



