// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=3.330000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.695875,HLS_SYN_LAT=2560008,HLS_SYN_TPT=none,HLS_SYN_MEM=2368,HLS_SYN_DSP=0,HLS_SYN_FF=6414,HLS_SYN_LUT=1712,HLS_VERSION=2018_2}" *)

module kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_port_dout,
        in_port_empty_n,
        in_port_read,
        out_port_din,
        out_port_full_n,
        out_port_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_pp0_stage0 = 5'd2;
parameter    ap_ST_fsm_state5 = 5'd4;
parameter    ap_ST_fsm_pp1_stage0 = 5'd8;
parameter    ap_ST_fsm_state11 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] in_port_dout;
input   in_port_empty_n;
output   in_port_read;
output  [31:0] out_port_din;
input   out_port_full_n;
output   out_port_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_port_read;
reg out_port_write;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [14:0] super_buffer_0_address0;
reg    super_buffer_0_ce0;
reg    super_buffer_0_we0;
wire   [31:0] super_buffer_0_q0;
reg   [14:0] super_buffer_1_address0;
reg    super_buffer_1_ce0;
reg    super_buffer_1_we0;
wire   [31:0] super_buffer_1_q0;
reg   [14:0] super_buffer_2_address0;
reg    super_buffer_2_ce0;
reg    super_buffer_2_we0;
wire   [31:0] super_buffer_2_q0;
reg   [14:0] super_buffer_3_address0;
reg    super_buffer_3_ce0;
reg    super_buffer_3_we0;
wire   [31:0] super_buffer_3_q0;
reg   [14:0] super_buffer_4_address0;
reg    super_buffer_4_ce0;
reg    super_buffer_4_we0;
wire   [31:0] super_buffer_4_q0;
reg   [14:0] super_buffer_5_address0;
reg    super_buffer_5_ce0;
reg    super_buffer_5_we0;
wire   [31:0] super_buffer_5_q0;
reg   [14:0] super_buffer_6_address0;
reg    super_buffer_6_ce0;
reg    super_buffer_6_we0;
wire   [31:0] super_buffer_6_q0;
reg   [14:0] super_buffer_7_address0;
reg    super_buffer_7_ce0;
reg    super_buffer_7_we0;
wire   [31:0] super_buffer_7_q0;
reg   [14:0] super_buffer_8_address0;
reg    super_buffer_8_ce0;
reg    super_buffer_8_we0;
wire   [31:0] super_buffer_8_q0;
reg   [14:0] super_buffer_9_address0;
reg    super_buffer_9_ce0;
reg    super_buffer_9_we0;
wire   [31:0] super_buffer_9_q0;
reg   [14:0] super_buffer_10_address0;
reg    super_buffer_10_ce0;
reg    super_buffer_10_we0;
wire   [31:0] super_buffer_10_q0;
reg   [14:0] super_buffer_11_address0;
reg    super_buffer_11_ce0;
reg    super_buffer_11_we0;
wire   [31:0] super_buffer_11_q0;
reg   [14:0] super_buffer_12_address0;
reg    super_buffer_12_ce0;
reg    super_buffer_12_we0;
wire   [31:0] super_buffer_12_q0;
reg   [14:0] super_buffer_13_address0;
reg    super_buffer_13_ce0;
reg    super_buffer_13_we0;
wire   [31:0] super_buffer_13_q0;
reg   [14:0] super_buffer_14_address0;
reg    super_buffer_14_ce0;
reg    super_buffer_14_we0;
wire   [31:0] super_buffer_14_q0;
reg   [14:0] super_buffer_15_address0;
reg    super_buffer_15_ce0;
reg    super_buffer_15_we0;
wire   [31:0] super_buffer_15_q0;
reg   [14:0] super_buffer_16_address0;
reg    super_buffer_16_ce0;
reg    super_buffer_16_we0;
wire   [31:0] super_buffer_16_q0;
reg   [14:0] super_buffer_17_address0;
reg    super_buffer_17_ce0;
reg    super_buffer_17_we0;
wire   [31:0] super_buffer_17_q0;
reg   [14:0] super_buffer_18_address0;
reg    super_buffer_18_ce0;
reg    super_buffer_18_we0;
wire   [31:0] super_buffer_18_q0;
reg   [14:0] super_buffer_19_address0;
reg    super_buffer_19_ce0;
reg    super_buffer_19_we0;
wire   [31:0] super_buffer_19_q0;
reg   [14:0] super_buffer_20_address0;
reg    super_buffer_20_ce0;
reg    super_buffer_20_we0;
wire   [31:0] super_buffer_20_q0;
reg   [14:0] super_buffer_21_address0;
reg    super_buffer_21_ce0;
reg    super_buffer_21_we0;
wire   [31:0] super_buffer_21_q0;
reg   [14:0] super_buffer_22_address0;
reg    super_buffer_22_ce0;
reg    super_buffer_22_we0;
wire   [31:0] super_buffer_22_q0;
reg   [14:0] super_buffer_23_address0;
reg    super_buffer_23_ce0;
reg    super_buffer_23_we0;
wire   [31:0] super_buffer_23_q0;
reg   [14:0] super_buffer_24_address0;
reg    super_buffer_24_ce0;
reg    super_buffer_24_we0;
wire   [31:0] super_buffer_24_q0;
reg   [14:0] super_buffer_25_address0;
reg    super_buffer_25_ce0;
reg    super_buffer_25_we0;
wire   [31:0] super_buffer_25_q0;
reg   [14:0] super_buffer_26_address0;
reg    super_buffer_26_ce0;
reg    super_buffer_26_we0;
wire   [31:0] super_buffer_26_q0;
reg   [14:0] super_buffer_27_address0;
reg    super_buffer_27_ce0;
reg    super_buffer_27_we0;
wire   [31:0] super_buffer_27_q0;
reg   [14:0] super_buffer_28_address0;
reg    super_buffer_28_ce0;
reg    super_buffer_28_we0;
wire   [31:0] super_buffer_28_q0;
reg   [14:0] super_buffer_29_address0;
reg    super_buffer_29_ce0;
reg    super_buffer_29_we0;
wire   [31:0] super_buffer_29_q0;
reg   [14:0] super_buffer_30_address0;
reg    super_buffer_30_ce0;
reg    super_buffer_30_we0;
wire   [31:0] super_buffer_30_q0;
reg   [14:0] super_buffer_31_address0;
reg    super_buffer_31_ce0;
reg    super_buffer_31_we0;
wire   [31:0] super_buffer_31_q0;
reg   [14:0] super_buffer_32_address0;
reg    super_buffer_32_ce0;
reg    super_buffer_32_we0;
wire   [31:0] super_buffer_32_q0;
reg   [14:0] super_buffer_33_address0;
reg    super_buffer_33_ce0;
reg    super_buffer_33_we0;
wire   [31:0] super_buffer_33_q0;
reg   [14:0] super_buffer_34_address0;
reg    super_buffer_34_ce0;
reg    super_buffer_34_we0;
wire   [31:0] super_buffer_34_q0;
reg   [14:0] super_buffer_35_address0;
reg    super_buffer_35_ce0;
reg    super_buffer_35_we0;
wire   [31:0] super_buffer_35_q0;
reg   [14:0] super_buffer_36_address0;
reg    super_buffer_36_ce0;
reg    super_buffer_36_we0;
wire   [31:0] super_buffer_36_q0;
reg   [14:0] super_buffer_37_address0;
reg    super_buffer_37_ce0;
reg    super_buffer_37_we0;
wire   [31:0] super_buffer_37_q0;
reg   [14:0] super_buffer_38_address0;
reg    super_buffer_38_ce0;
reg    super_buffer_38_we0;
wire   [31:0] super_buffer_38_q0;
reg   [14:0] super_buffer_39_address0;
reg    super_buffer_39_ce0;
reg    super_buffer_39_we0;
wire   [31:0] super_buffer_39_q0;
reg   [14:0] super_buffer_40_address0;
reg    super_buffer_40_ce0;
reg    super_buffer_40_we0;
wire   [31:0] super_buffer_40_q0;
reg   [14:0] super_buffer_41_address0;
reg    super_buffer_41_ce0;
reg    super_buffer_41_we0;
wire   [31:0] super_buffer_41_q0;
reg   [14:0] super_buffer_42_address0;
reg    super_buffer_42_ce0;
reg    super_buffer_42_we0;
wire   [31:0] super_buffer_42_q0;
reg   [14:0] super_buffer_43_address0;
reg    super_buffer_43_ce0;
reg    super_buffer_43_we0;
wire   [31:0] super_buffer_43_q0;
reg   [14:0] super_buffer_44_address0;
reg    super_buffer_44_ce0;
reg    super_buffer_44_we0;
wire   [31:0] super_buffer_44_q0;
reg   [14:0] super_buffer_45_address0;
reg    super_buffer_45_ce0;
reg    super_buffer_45_we0;
wire   [31:0] super_buffer_45_q0;
reg   [14:0] super_buffer_46_address0;
reg    super_buffer_46_ce0;
reg    super_buffer_46_we0;
wire   [31:0] super_buffer_46_q0;
reg   [14:0] super_buffer_47_address0;
reg    super_buffer_47_ce0;
reg    super_buffer_47_we0;
wire   [31:0] super_buffer_47_q0;
reg   [14:0] super_buffer_48_address0;
reg    super_buffer_48_ce0;
reg    super_buffer_48_we0;
wire   [31:0] super_buffer_48_q0;
reg   [14:0] super_buffer_49_address0;
reg    super_buffer_49_ce0;
reg    super_buffer_49_we0;
wire   [31:0] super_buffer_49_q0;
reg   [14:0] super_buffer_50_address0;
reg    super_buffer_50_ce0;
reg    super_buffer_50_we0;
wire   [31:0] super_buffer_50_q0;
reg   [14:0] super_buffer_51_address0;
reg    super_buffer_51_ce0;
reg    super_buffer_51_we0;
wire   [31:0] super_buffer_51_q0;
reg   [14:0] super_buffer_52_address0;
reg    super_buffer_52_ce0;
reg    super_buffer_52_we0;
wire   [31:0] super_buffer_52_q0;
reg   [14:0] super_buffer_53_address0;
reg    super_buffer_53_ce0;
reg    super_buffer_53_we0;
wire   [31:0] super_buffer_53_q0;
reg   [14:0] super_buffer_54_address0;
reg    super_buffer_54_ce0;
reg    super_buffer_54_we0;
wire   [31:0] super_buffer_54_q0;
reg   [14:0] super_buffer_55_address0;
reg    super_buffer_55_ce0;
reg    super_buffer_55_we0;
wire   [31:0] super_buffer_55_q0;
reg   [14:0] super_buffer_56_address0;
reg    super_buffer_56_ce0;
reg    super_buffer_56_we0;
wire   [31:0] super_buffer_56_q0;
reg   [14:0] super_buffer_57_address0;
reg    super_buffer_57_ce0;
reg    super_buffer_57_we0;
wire   [31:0] super_buffer_57_q0;
reg   [14:0] super_buffer_58_address0;
reg    super_buffer_58_ce0;
reg    super_buffer_58_we0;
wire   [31:0] super_buffer_58_q0;
reg   [14:0] super_buffer_59_address0;
reg    super_buffer_59_ce0;
reg    super_buffer_59_we0;
wire   [31:0] super_buffer_59_q0;
reg   [14:0] super_buffer_60_address0;
reg    super_buffer_60_ce0;
reg    super_buffer_60_we0;
wire   [31:0] super_buffer_60_q0;
reg   [14:0] super_buffer_61_address0;
reg    super_buffer_61_ce0;
reg    super_buffer_61_we0;
wire   [31:0] super_buffer_61_q0;
reg   [14:0] super_buffer_62_address0;
reg    super_buffer_62_ce0;
reg    super_buffer_62_we0;
wire   [31:0] super_buffer_62_q0;
reg   [14:0] super_buffer_63_address0;
reg    super_buffer_63_ce0;
reg    super_buffer_63_we0;
wire   [31:0] super_buffer_63_q0;
reg    in_port_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_flatten_reg_2170;
reg    out_port_blk_n;
reg    ap_enable_reg_pp1_iter4;
wire    ap_block_pp1_stage0;
reg   [0:0] exitcond_flatten8_reg_2586;
reg   [0:0] exitcond_flatten8_reg_2586_pp1_iter3_reg;
reg   [20:0] indvar_flatten_reg_1735;
reg   [6:0] i_reg_1746;
reg   [14:0] j_reg_1757;
reg   [20:0] indvar_flatten6_reg_1768;
reg   [6:0] i1_reg_1779;
reg   [14:0] j2_reg_1790;
wire   [0:0] exitcond_flatten_fu_1801_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [20:0] indvar_flatten_next_fu_1807_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [14:0] j_mid2_fu_1819_p3;
reg   [14:0] j_mid2_reg_2179;
wire   [6:0] p_lshr_f_cast_mid2_v_s_fu_1833_p3;
reg   [6:0] p_lshr_f_cast_mid2_v_s_reg_2184;
wire   [5:0] tmp_fu_1841_p1;
reg   [5:0] tmp_reg_2189;
wire   [14:0] j_1_fu_1845_p2;
wire   [0:0] exitcond_flatten8_fu_1918_p2;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state6_pp1_stage0_iter0;
wire    ap_block_state7_pp1_stage0_iter1;
wire    ap_block_state8_pp1_stage0_iter2;
wire    ap_block_state9_pp1_stage0_iter3;
reg    ap_block_state10_pp1_stage0_iter4;
reg    ap_block_pp1_stage0_11001;
reg   [0:0] exitcond_flatten8_reg_2586_pp1_iter1_reg;
reg   [0:0] exitcond_flatten8_reg_2586_pp1_iter2_reg;
wire   [20:0] indvar_flatten_next7_fu_1924_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [6:0] p_lshr_f6_cast_mid2_v_fu_1950_p3;
reg   [6:0] p_lshr_f6_cast_mid2_v_reg_2595;
wire   [5:0] tmp_2_fu_1958_p1;
reg   [5:0] tmp_2_reg_2600;
reg   [5:0] tmp_2_reg_2600_pp1_iter1_reg;
reg   [5:0] tmp_2_reg_2600_pp1_iter2_reg;
reg   [5:0] tmp_2_reg_2600_pp1_iter3_reg;
wire   [14:0] j_2_fu_2030_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
wire    ap_CS_fsm_state5;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state6;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg   [6:0] ap_phi_mux_i_phi_fu_1750_p4;
reg   [6:0] ap_phi_mux_i1_phi_fu_1783_p4;
wire   [63:0] j_cast4_fu_1851_p1;
wire   [63:0] j2_cast1_fu_1962_p1;
wire   [31:0] tmp_1_fu_2036_p66;
reg    ap_block_pp1_stage0_01001;
wire   [0:0] exitcond_fu_1813_p2;
wire   [6:0] i_s_fu_1827_p2;
wire   [0:0] exitcond1_fu_1930_p2;
wire   [6:0] i_1_fu_1944_p2;
wire   [14:0] j2_mid2_fu_1936_p3;
wire    ap_CS_fsm_state11;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
end

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_0_address0),
    .ce0(super_buffer_0_ce0),
    .we0(super_buffer_0_we0),
    .d0(in_port_dout),
    .q0(super_buffer_0_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_1_address0),
    .ce0(super_buffer_1_ce0),
    .we0(super_buffer_1_we0),
    .d0(in_port_dout),
    .q0(super_buffer_1_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_2_address0),
    .ce0(super_buffer_2_ce0),
    .we0(super_buffer_2_we0),
    .d0(in_port_dout),
    .q0(super_buffer_2_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_3_address0),
    .ce0(super_buffer_3_ce0),
    .we0(super_buffer_3_we0),
    .d0(in_port_dout),
    .q0(super_buffer_3_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_4_address0),
    .ce0(super_buffer_4_ce0),
    .we0(super_buffer_4_we0),
    .d0(in_port_dout),
    .q0(super_buffer_4_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_5_address0),
    .ce0(super_buffer_5_ce0),
    .we0(super_buffer_5_we0),
    .d0(in_port_dout),
    .q0(super_buffer_5_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_6_address0),
    .ce0(super_buffer_6_ce0),
    .we0(super_buffer_6_we0),
    .d0(in_port_dout),
    .q0(super_buffer_6_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_7_address0),
    .ce0(super_buffer_7_ce0),
    .we0(super_buffer_7_we0),
    .d0(in_port_dout),
    .q0(super_buffer_7_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_8_address0),
    .ce0(super_buffer_8_ce0),
    .we0(super_buffer_8_we0),
    .d0(in_port_dout),
    .q0(super_buffer_8_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_9_address0),
    .ce0(super_buffer_9_ce0),
    .we0(super_buffer_9_we0),
    .d0(in_port_dout),
    .q0(super_buffer_9_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_10_address0),
    .ce0(super_buffer_10_ce0),
    .we0(super_buffer_10_we0),
    .d0(in_port_dout),
    .q0(super_buffer_10_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_11_address0),
    .ce0(super_buffer_11_ce0),
    .we0(super_buffer_11_we0),
    .d0(in_port_dout),
    .q0(super_buffer_11_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_12_address0),
    .ce0(super_buffer_12_ce0),
    .we0(super_buffer_12_we0),
    .d0(in_port_dout),
    .q0(super_buffer_12_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_13_address0),
    .ce0(super_buffer_13_ce0),
    .we0(super_buffer_13_we0),
    .d0(in_port_dout),
    .q0(super_buffer_13_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_14_address0),
    .ce0(super_buffer_14_ce0),
    .we0(super_buffer_14_we0),
    .d0(in_port_dout),
    .q0(super_buffer_14_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_15_address0),
    .ce0(super_buffer_15_ce0),
    .we0(super_buffer_15_we0),
    .d0(in_port_dout),
    .q0(super_buffer_15_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_16_address0),
    .ce0(super_buffer_16_ce0),
    .we0(super_buffer_16_we0),
    .d0(in_port_dout),
    .q0(super_buffer_16_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_17_address0),
    .ce0(super_buffer_17_ce0),
    .we0(super_buffer_17_we0),
    .d0(in_port_dout),
    .q0(super_buffer_17_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_18_address0),
    .ce0(super_buffer_18_ce0),
    .we0(super_buffer_18_we0),
    .d0(in_port_dout),
    .q0(super_buffer_18_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_19_address0),
    .ce0(super_buffer_19_ce0),
    .we0(super_buffer_19_we0),
    .d0(in_port_dout),
    .q0(super_buffer_19_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_20_address0),
    .ce0(super_buffer_20_ce0),
    .we0(super_buffer_20_we0),
    .d0(in_port_dout),
    .q0(super_buffer_20_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_21_address0),
    .ce0(super_buffer_21_ce0),
    .we0(super_buffer_21_we0),
    .d0(in_port_dout),
    .q0(super_buffer_21_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_22_address0),
    .ce0(super_buffer_22_ce0),
    .we0(super_buffer_22_we0),
    .d0(in_port_dout),
    .q0(super_buffer_22_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_23_address0),
    .ce0(super_buffer_23_ce0),
    .we0(super_buffer_23_we0),
    .d0(in_port_dout),
    .q0(super_buffer_23_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_24_address0),
    .ce0(super_buffer_24_ce0),
    .we0(super_buffer_24_we0),
    .d0(in_port_dout),
    .q0(super_buffer_24_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_25_address0),
    .ce0(super_buffer_25_ce0),
    .we0(super_buffer_25_we0),
    .d0(in_port_dout),
    .q0(super_buffer_25_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_26_address0),
    .ce0(super_buffer_26_ce0),
    .we0(super_buffer_26_we0),
    .d0(in_port_dout),
    .q0(super_buffer_26_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_27_address0),
    .ce0(super_buffer_27_ce0),
    .we0(super_buffer_27_we0),
    .d0(in_port_dout),
    .q0(super_buffer_27_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_28_address0),
    .ce0(super_buffer_28_ce0),
    .we0(super_buffer_28_we0),
    .d0(in_port_dout),
    .q0(super_buffer_28_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_29_address0),
    .ce0(super_buffer_29_ce0),
    .we0(super_buffer_29_we0),
    .d0(in_port_dout),
    .q0(super_buffer_29_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_30_address0),
    .ce0(super_buffer_30_ce0),
    .we0(super_buffer_30_we0),
    .d0(in_port_dout),
    .q0(super_buffer_30_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_31_address0),
    .ce0(super_buffer_31_ce0),
    .we0(super_buffer_31_we0),
    .d0(in_port_dout),
    .q0(super_buffer_31_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_32_address0),
    .ce0(super_buffer_32_ce0),
    .we0(super_buffer_32_we0),
    .d0(in_port_dout),
    .q0(super_buffer_32_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_33_address0),
    .ce0(super_buffer_33_ce0),
    .we0(super_buffer_33_we0),
    .d0(in_port_dout),
    .q0(super_buffer_33_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_34_address0),
    .ce0(super_buffer_34_ce0),
    .we0(super_buffer_34_we0),
    .d0(in_port_dout),
    .q0(super_buffer_34_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_35_address0),
    .ce0(super_buffer_35_ce0),
    .we0(super_buffer_35_we0),
    .d0(in_port_dout),
    .q0(super_buffer_35_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_36_address0),
    .ce0(super_buffer_36_ce0),
    .we0(super_buffer_36_we0),
    .d0(in_port_dout),
    .q0(super_buffer_36_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_37_address0),
    .ce0(super_buffer_37_ce0),
    .we0(super_buffer_37_we0),
    .d0(in_port_dout),
    .q0(super_buffer_37_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_38_address0),
    .ce0(super_buffer_38_ce0),
    .we0(super_buffer_38_we0),
    .d0(in_port_dout),
    .q0(super_buffer_38_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_39_address0),
    .ce0(super_buffer_39_ce0),
    .we0(super_buffer_39_we0),
    .d0(in_port_dout),
    .q0(super_buffer_39_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_40_address0),
    .ce0(super_buffer_40_ce0),
    .we0(super_buffer_40_we0),
    .d0(in_port_dout),
    .q0(super_buffer_40_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_41_address0),
    .ce0(super_buffer_41_ce0),
    .we0(super_buffer_41_we0),
    .d0(in_port_dout),
    .q0(super_buffer_41_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_42_address0),
    .ce0(super_buffer_42_ce0),
    .we0(super_buffer_42_we0),
    .d0(in_port_dout),
    .q0(super_buffer_42_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_43_address0),
    .ce0(super_buffer_43_ce0),
    .we0(super_buffer_43_we0),
    .d0(in_port_dout),
    .q0(super_buffer_43_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_44_address0),
    .ce0(super_buffer_44_ce0),
    .we0(super_buffer_44_we0),
    .d0(in_port_dout),
    .q0(super_buffer_44_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_45_address0),
    .ce0(super_buffer_45_ce0),
    .we0(super_buffer_45_we0),
    .d0(in_port_dout),
    .q0(super_buffer_45_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_46_address0),
    .ce0(super_buffer_46_ce0),
    .we0(super_buffer_46_we0),
    .d0(in_port_dout),
    .q0(super_buffer_46_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_47_address0),
    .ce0(super_buffer_47_ce0),
    .we0(super_buffer_47_we0),
    .d0(in_port_dout),
    .q0(super_buffer_47_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_48_address0),
    .ce0(super_buffer_48_ce0),
    .we0(super_buffer_48_we0),
    .d0(in_port_dout),
    .q0(super_buffer_48_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_49_address0),
    .ce0(super_buffer_49_ce0),
    .we0(super_buffer_49_we0),
    .d0(in_port_dout),
    .q0(super_buffer_49_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_50_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_50_address0),
    .ce0(super_buffer_50_ce0),
    .we0(super_buffer_50_we0),
    .d0(in_port_dout),
    .q0(super_buffer_50_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_51_address0),
    .ce0(super_buffer_51_ce0),
    .we0(super_buffer_51_we0),
    .d0(in_port_dout),
    .q0(super_buffer_51_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_52_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_52_address0),
    .ce0(super_buffer_52_ce0),
    .we0(super_buffer_52_we0),
    .d0(in_port_dout),
    .q0(super_buffer_52_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_53_address0),
    .ce0(super_buffer_53_ce0),
    .we0(super_buffer_53_we0),
    .d0(in_port_dout),
    .q0(super_buffer_53_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_54_address0),
    .ce0(super_buffer_54_ce0),
    .we0(super_buffer_54_we0),
    .d0(in_port_dout),
    .q0(super_buffer_54_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_55_address0),
    .ce0(super_buffer_55_ce0),
    .we0(super_buffer_55_we0),
    .d0(in_port_dout),
    .q0(super_buffer_55_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_56_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_56_address0),
    .ce0(super_buffer_56_ce0),
    .we0(super_buffer_56_we0),
    .d0(in_port_dout),
    .q0(super_buffer_56_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_57_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_57_address0),
    .ce0(super_buffer_57_ce0),
    .we0(super_buffer_57_we0),
    .d0(in_port_dout),
    .q0(super_buffer_57_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_58_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_58_address0),
    .ce0(super_buffer_58_ce0),
    .we0(super_buffer_58_we0),
    .d0(in_port_dout),
    .q0(super_buffer_58_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_59_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_59_address0),
    .ce0(super_buffer_59_ce0),
    .we0(super_buffer_59_we0),
    .d0(in_port_dout),
    .q0(super_buffer_59_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_60_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_60_address0),
    .ce0(super_buffer_60_ce0),
    .we0(super_buffer_60_we0),
    .d0(in_port_dout),
    .q0(super_buffer_60_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_61_address0),
    .ce0(super_buffer_61_ce0),
    .we0(super_buffer_61_we0),
    .d0(in_port_dout),
    .q0(super_buffer_61_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_62_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_62_address0),
    .ce0(super_buffer_62_ce0),
    .we0(super_buffer_62_we0),
    .d0(in_port_dout),
    .q0(super_buffer_62_q0)
);

kernel_super_buffbkb #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
super_buffer_63_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(super_buffer_63_address0),
    .ce0(super_buffer_63_ce0),
    .we0(super_buffer_63_we0),
    .d0(in_port_dout),
    .q0(super_buffer_63_q0)
);

kernel_mux_646_32bdk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
kernel_mux_646_32bdk_U1(
    .din0(super_buffer_0_q0),
    .din1(super_buffer_1_q0),
    .din2(super_buffer_2_q0),
    .din3(super_buffer_3_q0),
    .din4(super_buffer_4_q0),
    .din5(super_buffer_5_q0),
    .din6(super_buffer_6_q0),
    .din7(super_buffer_7_q0),
    .din8(super_buffer_8_q0),
    .din9(super_buffer_9_q0),
    .din10(super_buffer_10_q0),
    .din11(super_buffer_11_q0),
    .din12(super_buffer_12_q0),
    .din13(super_buffer_13_q0),
    .din14(super_buffer_14_q0),
    .din15(super_buffer_15_q0),
    .din16(super_buffer_16_q0),
    .din17(super_buffer_17_q0),
    .din18(super_buffer_18_q0),
    .din19(super_buffer_19_q0),
    .din20(super_buffer_20_q0),
    .din21(super_buffer_21_q0),
    .din22(super_buffer_22_q0),
    .din23(super_buffer_23_q0),
    .din24(super_buffer_24_q0),
    .din25(super_buffer_25_q0),
    .din26(super_buffer_26_q0),
    .din27(super_buffer_27_q0),
    .din28(super_buffer_28_q0),
    .din29(super_buffer_29_q0),
    .din30(super_buffer_30_q0),
    .din31(super_buffer_31_q0),
    .din32(super_buffer_32_q0),
    .din33(super_buffer_33_q0),
    .din34(super_buffer_34_q0),
    .din35(super_buffer_35_q0),
    .din36(super_buffer_36_q0),
    .din37(super_buffer_37_q0),
    .din38(super_buffer_38_q0),
    .din39(super_buffer_39_q0),
    .din40(super_buffer_40_q0),
    .din41(super_buffer_41_q0),
    .din42(super_buffer_42_q0),
    .din43(super_buffer_43_q0),
    .din44(super_buffer_44_q0),
    .din45(super_buffer_45_q0),
    .din46(super_buffer_46_q0),
    .din47(super_buffer_47_q0),
    .din48(super_buffer_48_q0),
    .din49(super_buffer_49_q0),
    .din50(super_buffer_50_q0),
    .din51(super_buffer_51_q0),
    .din52(super_buffer_52_q0),
    .din53(super_buffer_53_q0),
    .din54(super_buffer_54_q0),
    .din55(super_buffer_55_q0),
    .din56(super_buffer_56_q0),
    .din57(super_buffer_57_q0),
    .din58(super_buffer_58_q0),
    .din59(super_buffer_59_q0),
    .din60(super_buffer_60_q0),
    .din61(super_buffer_61_q0),
    .din62(super_buffer_62_q0),
    .din63(super_buffer_63_q0),
    .din64(tmp_2_reg_2600_pp1_iter3_reg),
    .dout(tmp_1_fu_2036_p66)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state6) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state6)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state6);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp1_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i1_reg_1779 <= 7'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten8_reg_2586 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        i1_reg_1779 <= p_lshr_f6_cast_mid2_v_reg_2595;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2170 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_1746 <= p_lshr_f_cast_mid2_v_s_reg_2184;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_reg_1746 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        indvar_flatten6_reg_1768 <= 21'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten8_fu_1918_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten6_reg_1768 <= indvar_flatten_next7_fu_1924_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_1801_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_1735 <= indvar_flatten_next_fu_1807_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_1735 <= 21'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        j2_reg_1790 <= 15'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten8_fu_1918_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        j2_reg_1790 <= j_2_fu_2030_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_1801_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_1757 <= j_1_fu_1845_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_reg_1757 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond_flatten8_reg_2586 <= exitcond_flatten8_fu_1918_p2;
        exitcond_flatten8_reg_2586_pp1_iter1_reg <= exitcond_flatten8_reg_2586;
        tmp_2_reg_2600_pp1_iter1_reg <= tmp_2_reg_2600;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        exitcond_flatten8_reg_2586_pp1_iter2_reg <= exitcond_flatten8_reg_2586_pp1_iter1_reg;
        exitcond_flatten8_reg_2586_pp1_iter3_reg <= exitcond_flatten8_reg_2586_pp1_iter2_reg;
        tmp_2_reg_2600_pp1_iter2_reg <= tmp_2_reg_2600_pp1_iter1_reg;
        tmp_2_reg_2600_pp1_iter3_reg <= tmp_2_reg_2600_pp1_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_flatten_reg_2170 <= exitcond_flatten_fu_1801_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_1801_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_mid2_reg_2179 <= j_mid2_fu_1819_p3;
        tmp_reg_2189 <= tmp_fu_1841_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten8_fu_1918_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        p_lshr_f6_cast_mid2_v_reg_2595 <= p_lshr_f6_cast_mid2_v_fu_1950_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_1801_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_lshr_f_cast_mid2_v_s_reg_2184 <= p_lshr_f_cast_mid2_v_s_fu_1833_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten8_fu_1918_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_2_reg_2600 <= tmp_2_fu_1958_p1;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_1801_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten8_fu_1918_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state6 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond_flatten8_reg_2586 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_i1_phi_fu_1783_p4 = p_lshr_f6_cast_mid2_v_reg_2595;
    end else begin
        ap_phi_mux_i1_phi_fu_1783_p4 = i1_reg_1779;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2170 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_1750_p4 = p_lshr_f_cast_mid2_v_s_reg_2184;
    end else begin
        ap_phi_mux_i_phi_fu_1750_p4 = i_reg_1746;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2170 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_port_blk_n = in_port_empty_n;
    end else begin
        in_port_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2170 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_port_read = 1'b1;
    end else begin
        in_port_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond_flatten8_reg_2586_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        out_port_blk_n = out_port_full_n;
    end else begin
        out_port_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten8_reg_2586_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        out_port_write = 1'b1;
    end else begin
        out_port_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_0_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_0_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_0_ce0 = 1'b1;
    end else begin
        super_buffer_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_0_we0 = 1'b1;
    end else begin
        super_buffer_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_10_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_10_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_10_ce0 = 1'b1;
    end else begin
        super_buffer_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_10_we0 = 1'b1;
    end else begin
        super_buffer_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_11_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_11_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_11_ce0 = 1'b1;
    end else begin
        super_buffer_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_11_we0 = 1'b1;
    end else begin
        super_buffer_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_12_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_12_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_12_ce0 = 1'b1;
    end else begin
        super_buffer_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_12_we0 = 1'b1;
    end else begin
        super_buffer_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_13_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_13_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_13_ce0 = 1'b1;
    end else begin
        super_buffer_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_13_we0 = 1'b1;
    end else begin
        super_buffer_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_14_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_14_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_14_ce0 = 1'b1;
    end else begin
        super_buffer_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_14_we0 = 1'b1;
    end else begin
        super_buffer_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_15_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_15_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_15_ce0 = 1'b1;
    end else begin
        super_buffer_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_15_we0 = 1'b1;
    end else begin
        super_buffer_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_16_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_16_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_16_ce0 = 1'b1;
    end else begin
        super_buffer_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_16_we0 = 1'b1;
    end else begin
        super_buffer_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_17_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_17_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_17_ce0 = 1'b1;
    end else begin
        super_buffer_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_17_we0 = 1'b1;
    end else begin
        super_buffer_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_18_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_18_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_18_ce0 = 1'b1;
    end else begin
        super_buffer_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_18_we0 = 1'b1;
    end else begin
        super_buffer_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_19_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_19_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_19_ce0 = 1'b1;
    end else begin
        super_buffer_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_19_we0 = 1'b1;
    end else begin
        super_buffer_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_1_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_1_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_1_ce0 = 1'b1;
    end else begin
        super_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_1_we0 = 1'b1;
    end else begin
        super_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_20_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_20_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_20_ce0 = 1'b1;
    end else begin
        super_buffer_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_20_we0 = 1'b1;
    end else begin
        super_buffer_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_21_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_21_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_21_ce0 = 1'b1;
    end else begin
        super_buffer_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_21_we0 = 1'b1;
    end else begin
        super_buffer_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_22_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_22_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_22_ce0 = 1'b1;
    end else begin
        super_buffer_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_22_we0 = 1'b1;
    end else begin
        super_buffer_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_23_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_23_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_23_ce0 = 1'b1;
    end else begin
        super_buffer_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_23_we0 = 1'b1;
    end else begin
        super_buffer_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_24_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_24_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_24_ce0 = 1'b1;
    end else begin
        super_buffer_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_24_we0 = 1'b1;
    end else begin
        super_buffer_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_25_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_25_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_25_ce0 = 1'b1;
    end else begin
        super_buffer_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_25_we0 = 1'b1;
    end else begin
        super_buffer_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_26_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_26_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_26_ce0 = 1'b1;
    end else begin
        super_buffer_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_26_we0 = 1'b1;
    end else begin
        super_buffer_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_27_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_27_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_27_ce0 = 1'b1;
    end else begin
        super_buffer_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_27_we0 = 1'b1;
    end else begin
        super_buffer_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_28_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_28_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_28_ce0 = 1'b1;
    end else begin
        super_buffer_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_28_we0 = 1'b1;
    end else begin
        super_buffer_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_29_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_29_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_29_ce0 = 1'b1;
    end else begin
        super_buffer_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_29_we0 = 1'b1;
    end else begin
        super_buffer_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_2_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_2_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_2_ce0 = 1'b1;
    end else begin
        super_buffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_2_we0 = 1'b1;
    end else begin
        super_buffer_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_30_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_30_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_30_ce0 = 1'b1;
    end else begin
        super_buffer_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_30_we0 = 1'b1;
    end else begin
        super_buffer_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_31_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_31_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_31_ce0 = 1'b1;
    end else begin
        super_buffer_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_31_we0 = 1'b1;
    end else begin
        super_buffer_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_32_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_32_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_32_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_32_ce0 = 1'b1;
    end else begin
        super_buffer_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_32_we0 = 1'b1;
    end else begin
        super_buffer_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_33_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_33_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_33_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_33_ce0 = 1'b1;
    end else begin
        super_buffer_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd33) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_33_we0 = 1'b1;
    end else begin
        super_buffer_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_34_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_34_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_34_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_34_ce0 = 1'b1;
    end else begin
        super_buffer_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd34) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_34_we0 = 1'b1;
    end else begin
        super_buffer_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_35_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_35_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_35_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_35_ce0 = 1'b1;
    end else begin
        super_buffer_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd35) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_35_we0 = 1'b1;
    end else begin
        super_buffer_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_36_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_36_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_36_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_36_ce0 = 1'b1;
    end else begin
        super_buffer_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_36_we0 = 1'b1;
    end else begin
        super_buffer_36_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_37_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_37_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_37_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_37_ce0 = 1'b1;
    end else begin
        super_buffer_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd37) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_37_we0 = 1'b1;
    end else begin
        super_buffer_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_38_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_38_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_38_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_38_ce0 = 1'b1;
    end else begin
        super_buffer_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd38) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_38_we0 = 1'b1;
    end else begin
        super_buffer_38_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_39_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_39_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_39_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_39_ce0 = 1'b1;
    end else begin
        super_buffer_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd39) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_39_we0 = 1'b1;
    end else begin
        super_buffer_39_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_3_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_3_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_3_ce0 = 1'b1;
    end else begin
        super_buffer_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_3_we0 = 1'b1;
    end else begin
        super_buffer_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_40_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_40_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_40_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_40_ce0 = 1'b1;
    end else begin
        super_buffer_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_40_we0 = 1'b1;
    end else begin
        super_buffer_40_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_41_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_41_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_41_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_41_ce0 = 1'b1;
    end else begin
        super_buffer_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd41) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_41_we0 = 1'b1;
    end else begin
        super_buffer_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_42_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_42_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_42_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_42_ce0 = 1'b1;
    end else begin
        super_buffer_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd42) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_42_we0 = 1'b1;
    end else begin
        super_buffer_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_43_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_43_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_43_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_43_ce0 = 1'b1;
    end else begin
        super_buffer_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd43) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_43_we0 = 1'b1;
    end else begin
        super_buffer_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_44_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_44_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_44_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_44_ce0 = 1'b1;
    end else begin
        super_buffer_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_44_we0 = 1'b1;
    end else begin
        super_buffer_44_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_45_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_45_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_45_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_45_ce0 = 1'b1;
    end else begin
        super_buffer_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd45) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_45_we0 = 1'b1;
    end else begin
        super_buffer_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_46_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_46_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_46_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_46_ce0 = 1'b1;
    end else begin
        super_buffer_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd46) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_46_we0 = 1'b1;
    end else begin
        super_buffer_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_47_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_47_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_47_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_47_ce0 = 1'b1;
    end else begin
        super_buffer_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd47) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_47_we0 = 1'b1;
    end else begin
        super_buffer_47_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_48_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_48_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_48_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_48_ce0 = 1'b1;
    end else begin
        super_buffer_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_48_we0 = 1'b1;
    end else begin
        super_buffer_48_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_49_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_49_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_49_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_49_ce0 = 1'b1;
    end else begin
        super_buffer_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd49) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_49_we0 = 1'b1;
    end else begin
        super_buffer_49_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_4_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_4_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_4_ce0 = 1'b1;
    end else begin
        super_buffer_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_4_we0 = 1'b1;
    end else begin
        super_buffer_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_50_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_50_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_50_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_50_ce0 = 1'b1;
    end else begin
        super_buffer_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd50) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_50_we0 = 1'b1;
    end else begin
        super_buffer_50_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_51_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_51_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_51_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_51_ce0 = 1'b1;
    end else begin
        super_buffer_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd51) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_51_we0 = 1'b1;
    end else begin
        super_buffer_51_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_52_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_52_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_52_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_52_ce0 = 1'b1;
    end else begin
        super_buffer_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_52_we0 = 1'b1;
    end else begin
        super_buffer_52_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_53_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_53_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_53_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_53_ce0 = 1'b1;
    end else begin
        super_buffer_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd53) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_53_we0 = 1'b1;
    end else begin
        super_buffer_53_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_54_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_54_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_54_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_54_ce0 = 1'b1;
    end else begin
        super_buffer_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd54) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_54_we0 = 1'b1;
    end else begin
        super_buffer_54_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_55_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_55_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_55_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_55_ce0 = 1'b1;
    end else begin
        super_buffer_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd55) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_55_we0 = 1'b1;
    end else begin
        super_buffer_55_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_56_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_56_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_56_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_56_ce0 = 1'b1;
    end else begin
        super_buffer_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_56_we0 = 1'b1;
    end else begin
        super_buffer_56_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_57_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_57_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_57_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_57_ce0 = 1'b1;
    end else begin
        super_buffer_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd57) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_57_we0 = 1'b1;
    end else begin
        super_buffer_57_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_58_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_58_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_58_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_58_ce0 = 1'b1;
    end else begin
        super_buffer_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd58) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_58_we0 = 1'b1;
    end else begin
        super_buffer_58_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_59_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_59_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_59_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_59_ce0 = 1'b1;
    end else begin
        super_buffer_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd59) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_59_we0 = 1'b1;
    end else begin
        super_buffer_59_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_5_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_5_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_5_ce0 = 1'b1;
    end else begin
        super_buffer_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_5_we0 = 1'b1;
    end else begin
        super_buffer_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_60_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_60_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_60_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_60_ce0 = 1'b1;
    end else begin
        super_buffer_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd60) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_60_we0 = 1'b1;
    end else begin
        super_buffer_60_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_61_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_61_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_61_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_61_ce0 = 1'b1;
    end else begin
        super_buffer_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd61) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_61_we0 = 1'b1;
    end else begin
        super_buffer_61_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_62_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_62_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_62_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_62_ce0 = 1'b1;
    end else begin
        super_buffer_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd62) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_62_we0 = 1'b1;
    end else begin
        super_buffer_62_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_63_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_63_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_63_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_63_ce0 = 1'b1;
    end else begin
        super_buffer_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd63) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_63_we0 = 1'b1;
    end else begin
        super_buffer_63_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_6_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_6_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_6_ce0 = 1'b1;
    end else begin
        super_buffer_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_6_we0 = 1'b1;
    end else begin
        super_buffer_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_7_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_7_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_7_ce0 = 1'b1;
    end else begin
        super_buffer_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_7_we0 = 1'b1;
    end else begin
        super_buffer_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_8_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_8_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_8_ce0 = 1'b1;
    end else begin
        super_buffer_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_8_we0 = 1'b1;
    end else begin
        super_buffer_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        super_buffer_9_address0 = j2_cast1_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_9_address0 = j_cast4_fu_1851_p1;
    end else begin
        super_buffer_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        super_buffer_9_ce0 = 1'b1;
    end else begin
        super_buffer_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2189 == 6'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        super_buffer_9_we0 = 1'b1;
    end else begin
        super_buffer_9_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond_flatten_fu_1801_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((exitcond_flatten_fu_1801_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((exitcond_flatten8_fu_1918_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) & ~((ap_enable_reg_pp1_iter4 == 1'b1) & (ap_enable_reg_pp1_iter3 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((exitcond_flatten8_fu_1918_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (ap_enable_reg_pp1_iter3 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((exitcond_flatten_reg_2170 == 1'd0) & (in_port_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((exitcond_flatten_reg_2170 == 1'd0) & (in_port_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((exitcond_flatten8_reg_2586_pp1_iter3_reg == 1'd0) & (out_port_full_n == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((exitcond_flatten8_reg_2586_pp1_iter3_reg == 1'd0) & (out_port_full_n == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((exitcond_flatten8_reg_2586_pp1_iter3_reg == 1'd0) & (out_port_full_n == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp1_stage0_iter4 = ((exitcond_flatten8_reg_2586_pp1_iter3_reg == 1'd0) & (out_port_full_n == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((exitcond_flatten_reg_2170 == 1'd0) & (in_port_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign exitcond1_fu_1930_p2 = ((j2_reg_1790 == 15'd20000) ? 1'b1 : 1'b0);

assign exitcond_flatten8_fu_1918_p2 = ((indvar_flatten6_reg_1768 == 21'd1280000) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_1801_p2 = ((indvar_flatten_reg_1735 == 21'd1280000) ? 1'b1 : 1'b0);

assign exitcond_fu_1813_p2 = ((j_reg_1757 == 15'd20000) ? 1'b1 : 1'b0);

assign i_1_fu_1944_p2 = (7'd1 + ap_phi_mux_i1_phi_fu_1783_p4);

assign i_s_fu_1827_p2 = (7'd1 + ap_phi_mux_i_phi_fu_1750_p4);

assign indvar_flatten_next7_fu_1924_p2 = (indvar_flatten6_reg_1768 + 21'd1);

assign indvar_flatten_next_fu_1807_p2 = (indvar_flatten_reg_1735 + 21'd1);

assign j2_cast1_fu_1962_p1 = j2_mid2_fu_1936_p3;

assign j2_mid2_fu_1936_p3 = ((exitcond1_fu_1930_p2[0:0] === 1'b1) ? 15'd0 : j2_reg_1790);

assign j_1_fu_1845_p2 = (j_mid2_fu_1819_p3 + 15'd1);

assign j_2_fu_2030_p2 = (15'd1 + j2_mid2_fu_1936_p3);

assign j_cast4_fu_1851_p1 = j_mid2_reg_2179;

assign j_mid2_fu_1819_p3 = ((exitcond_fu_1813_p2[0:0] === 1'b1) ? 15'd0 : j_reg_1757);

assign out_port_din = tmp_1_fu_2036_p66;

assign p_lshr_f6_cast_mid2_v_fu_1950_p3 = ((exitcond1_fu_1930_p2[0:0] === 1'b1) ? i_1_fu_1944_p2 : ap_phi_mux_i1_phi_fu_1783_p4);

assign p_lshr_f_cast_mid2_v_s_fu_1833_p3 = ((exitcond_fu_1813_p2[0:0] === 1'b1) ? i_s_fu_1827_p2 : ap_phi_mux_i_phi_fu_1750_p4);

assign tmp_2_fu_1958_p1 = p_lshr_f6_cast_mid2_v_fu_1950_p3[5:0];

assign tmp_fu_1841_p1 = p_lshr_f_cast_mid2_v_s_fu_1833_p3[5:0];

endmodule //kernel
