<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_744E9390-8822-46EE-B89E-917D80CD36C7"><title>VCCPRIM_VNNAON_(Type-4_PCB)</title><body><section id="SECTION_204C8196-71F0-4E34-B358-5013D9D66555" /><section id="SECTION_Power_Integrity_Processor_Power_Rails_744E9390-8822-46EE-B89E-917D80CD36C7_204C8196-71F0-4E34-B358-5013D9D66555_Settings"><table id="TABLE_Power_Integrity_Processor_Power_Rails_744E9390-8822-46EE-B89E-917D80CD36C7_204C8196-71F0-4E34-B358-5013D9D66555_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>Route VCCPRIM_VNNAON on at least 2 power layers (30 um copper thickness each) with wide plane from VRM to processor BGA &amp; ensure adjacent ground layers available for return path</p></entry><entry><p>VCCPRIM_VNNAON_1</p></entry></row><row><entry><p>2</p></entry><entry><p>Short VCPRIM_VNNAON BGA with power plane on 2 layers with 30um copper thickness each</p></entry><entry><p>VCCPRIM_VNNAON_2</p></entry></row><row><entry><p>3</p></entry><entry><p>VCCPRIM_VNNAON VRM uses pseudo differential sensing. The power &amp; ground sense lines are connected to CN8 &amp; CN9 BGA respectively</p></entry><entry><p>VCCPRIM_VNNAON_3</p></entry></row><row><entry><p>4</p></entry><entry><p>Short VCCPRIM_VNNAON_FLTR BGA CT18, CV18, CT16 &amp; CV16 with a power plane</p></entry><entry><p>VCCPRIM_VNNAON_4</p></entry></row><row><entry><p>5</p></entry><entry><p>Merge VCCPRIM_VNNAON_FLTR to VCCPRIM_VNNAON power plane within 1mm from package edge through an LC filter placed  &lt;1mm from package edge with the following inductor requirements:</p><p>► Inductance range : 0.47-1 uH</p><p>► Max DCR rating: 55mΩ</p><p>Refer image for design implementation guidance</p></entry><entry><p>VCCPRIM_VNNAON_5</p></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_vnnaon_1_3"><title>VCCPRIM_VNNAON_1</title><image href="FIG_vccprim_vnnaon_1_3.png" scalefit="yes" id="IMG_vccprim_vnnaon_1_3_png" /></fig><fig id="FIG_vccprim_vnnaon_2_3"><title>VCCPRIM_VNNAON_2</title><image href="FIG_vccprim_vnnaon_2_3.png" scalefit="yes" id="IMG_vccprim_vnnaon_2_3_png" /></fig><fig id="FIG_vccprim_vnnaon_3_3"><title>VCCPRIM_VNNAON_3</title><image href="FIG_vccprim_vnnaon_3_3.png" scalefit="yes" id="IMG_vccprim_vnnaon_3_3_png" /></fig><fig id="FIG_vccprim_vnnaon_4_3"><title>VCCPRIM_VNNAON_4</title><image href="FIG_vccprim_vnnaon_4_3.png" scalefit="yes" id="IMG_vccprim_vnnaon_4_3_png" /></fig><fig id="FIG_vccprim_vnnaon_5_3"><title>VCCPRIM_VNNAON_5</title><image href="FIG_vccprim_vnnaon_5_3.png" scalefit="yes" id="IMG_vccprim_vnnaon_5_3_png" /></fig><table id="TABLE_Power_Integrity_Processor_Power_Rails_744E9390-8822-46EE-B89E-917D80CD36C7_204C8196-71F0-4E34-B358-5013D9D66555_Settings_2"><title>Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>Place VRM bulk cap or additional MLCC caps to keep sense voltage below threshold limit &amp; to fulfill PD requirements</p></entry></row><row><entry><p>Heighten capacitor effectiveness by placing them from VRM to package in the following order : 0402 → 0603 → 0805 →Bulk</p></entry></row><row><entry><p>Establish robust return path for decoupling capacitor by minimizing the distance between power &amp; ground via pairs as well as placing the via pairs as close as possible to the capacitor pads</p></entry></row><row><entry><p>Align capacitor pads to the current path flowing from VR to package</p></entry></row><row><entry><p>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance. </p></entry></row></tbody></tgroup></table><table id="TABLE_Power_Integrity_Processor_Power_Rails_744E9390-8822-46EE-B89E-917D80CD36C7_204C8196-71F0-4E34-B358-5013D9D66555_Settings_3" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Primary Side</p></entry><entry><p>0603</p></entry><entry><p>22 uF</p></entry><entry><p>4</p></entry><entry><p>Place 4 x 0603 22uF with distance &lt;10mm from Package edge.</p><p /></entry><entry><p>VCCPRIM_VNNAON_6</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0603</p></entry><entry><p>22 uF</p></entry><entry><p>2</p></entry><entry><p>Place 2 x 0603 22uF cap under VCCPRIM_VNNAON BGAs.</p></entry><entry><p>VCCPRIM_VNNAON_7</p></entry></row><row><entry><p>Secondary Side</p></entry><entry><p>0402</p></entry><entry><p>10uF</p></entry><entry><p>4</p></entry><entry><p>Place 4 x 0402 10uF caps  under VCCPRIM_VNNAON BGAs.</p><p /></entry><entry><p>VCCPRIM_VNNAON_7</p></entry></row><row><entry><p>Secondary Side</p></entry><entry><p>0603/0402</p></entry><entry><p>22uF</p></entry><entry><p>1</p></entry><entry><p>Pair 0603/0402 22uF cap with inductor to form LC-filter</p></entry><entry><p>VCCPRIM_VNNAON_7</p></entry></row><row><entry><p>Secondary Side</p></entry><entry><p>0603</p></entry><entry><p>0.47 uH / 55mΩ DCR</p></entry><entry><p>1</p></entry><entry><p>Merge VCCPRIM_VNNAON_FLTR to VCCPRIM_VNNAON power plane within 1mm from package edge through an LC filter placed  &lt;1mm from package edge with the following inductor requirements:</p><p>  ► Inductance range : 0.47-1 uH</p><p>  ► Max DCR rating: 55mΩ</p></entry><entry><p>VCCPRIM_VNNAON_7</p></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_vnnaon_6_3"><title>VCCPRIM_VNNAON_6</title><image href="FIG_vccprim_vnnaon_6_3.png" scalefit="yes" id="IMG_vccprim_vnnaon_6_3_png" /></fig><fig id="FIG_vccprim_vnnaon_7_3"><title>VCCPRIM_VNNAON_7</title><image href="FIG_vccprim_vnnaon_7_3.png" scalefit="yes" id="IMG_vccprim_vnnaon_7_3_png" /></fig></section></body></topic>