// Seed: 978014576
module module_0 (
    output tri  id_0,
    output tri1 id_1,
    output wand id_2
);
  wire id_4;
  assign id_0 = -1;
  assign id_2 = (-1'd0);
  `define pp_5 0
  wire id_6;
  time id_7;
  wire id_8;
  wire id_9;
  real id_10;
  id_11(
      -1
  );
  wire id_12 = id_9;
  wire id_13, id_14;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input wand id_2,
    input supply1 id_3,
    input tri1 id_4,
    output supply1 id_5,
    input wor id_6,
    input tri1 id_7
);
  wire id_9;
  nor primCall (id_0, id_7, id_9, id_6, id_2, id_3);
  module_0 modCall_1 (
      id_0,
      id_5,
      id_0
  );
endmodule
