/**
 *
 * @file DMA_RegisterDefines_CHASGN.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 28 jul. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 28 jul. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_DRIVER_HEADER_DMA_DMA_PERIPHERAL_DMA_REGISTER_DMA_REGISTERDEFINES_DMA_REGISTERDEFINES_CH_ASGN_H_
#define XDRIVER_MCU_DRIVER_HEADER_DMA_DMA_PERIPHERAL_DMA_REGISTER_DMA_REGISTERDEFINES_DMA_REGISTERDEFINES_CH_ASGN_H_

#include <xDriver_MCU/Common/xHeader/MCU_Variables.h>

/**************************************************************************************
************************************* 21 CHASGN *************************************
****************************************************************************************/

/*--------*/
#define DMA_CH_ASGN_R_ASGN0_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_R_ASGN0_BIT    ((uint32_t) 0UL)
#define DMA_CH_ASGN_R_ASGN0_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN0_SECUNDARY    ((uint32_t) 0x00000001UL)

#define DMA_CH_ASGN_ASGN0_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN0_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN0_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN1_MASK    ((uint32_t) 0x00000002UL)
#define DMA_CH_ASGN_R_ASGN1_BIT    ((uint32_t) 1UL)
#define DMA_CH_ASGN_R_ASGN1_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN1_SECUNDARY    ((uint32_t) 0x00000002UL)

#define DMA_CH_ASGN_ASGN1_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN1_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN1_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN2_MASK    ((uint32_t) 0x00000004UL)
#define DMA_CH_ASGN_R_ASGN2_BIT    ((uint32_t) 2UL)
#define DMA_CH_ASGN_R_ASGN2_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN2_SECUNDARY    ((uint32_t) 0x00000004UL)

#define DMA_CH_ASGN_ASGN2_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN2_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN2_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN3_MASK    ((uint32_t) 0x00000008UL)
#define DMA_CH_ASGN_R_ASGN3_BIT    ((uint32_t) 3UL)
#define DMA_CH_ASGN_R_ASGN3_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN3_SECUNDARY    ((uint32_t) 0x00000008UL)

#define DMA_CH_ASGN_ASGN3_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN3_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN3_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN4_MASK    ((uint32_t) 0x00000010UL)
#define DMA_CH_ASGN_R_ASGN4_BIT    ((uint32_t) 4UL)
#define DMA_CH_ASGN_R_ASGN4_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN4_SECUNDARY    ((uint32_t) 0x00000010UL)

#define DMA_CH_ASGN_ASGN4_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN4_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN4_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN5_MASK    ((uint32_t) 0x00000020UL)
#define DMA_CH_ASGN_R_ASGN5_BIT    ((uint32_t) 5UL)
#define DMA_CH_ASGN_R_ASGN5_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN5_SECUNDARY    ((uint32_t) 0x00000020UL)

#define DMA_CH_ASGN_ASGN5_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN5_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN5_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN6_MASK    ((uint32_t) 0x00000040UL)
#define DMA_CH_ASGN_R_ASGN6_BIT    ((uint32_t) 6UL)
#define DMA_CH_ASGN_R_ASGN6_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN6_SECUNDARY    ((uint32_t) 0x00000040UL)

#define DMA_CH_ASGN_ASGN6_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN6_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN6_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN7_MASK    ((uint32_t) 0x00000080UL)
#define DMA_CH_ASGN_R_ASGN7_BIT    ((uint32_t) 7UL)
#define DMA_CH_ASGN_R_ASGN7_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN7_SECUNDARY    ((uint32_t) 0x00000080UL)

#define DMA_CH_ASGN_ASGN7_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN7_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN7_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN8_MASK    ((uint32_t) 0x00000100UL)
#define DMA_CH_ASGN_R_ASGN8_BIT    ((uint32_t) 8UL)
#define DMA_CH_ASGN_R_ASGN8_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN8_SECUNDARY    ((uint32_t) 0x00000100UL)

#define DMA_CH_ASGN_ASGN8_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN8_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN8_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN9_MASK    ((uint32_t) 0x00000200UL)
#define DMA_CH_ASGN_R_ASGN9_BIT    ((uint32_t) 9UL)
#define DMA_CH_ASGN_R_ASGN9_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN9_SECUNDARY    ((uint32_t) 0x00000200UL)

#define DMA_CH_ASGN_ASGN9_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN9_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN9_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN10_MASK    ((uint32_t) 0x00000400UL)
#define DMA_CH_ASGN_R_ASGN10_BIT    ((uint32_t) 10UL)
#define DMA_CH_ASGN_R_ASGN10_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN10_SECUNDARY    ((uint32_t) 0x00000400UL)

#define DMA_CH_ASGN_ASGN10_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN10_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN10_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN11_MASK    ((uint32_t) 0x00000800UL)
#define DMA_CH_ASGN_R_ASGN11_BIT    ((uint32_t) 11UL)
#define DMA_CH_ASGN_R_ASGN11_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN11_SECUNDARY    ((uint32_t) 0x00000800UL)

#define DMA_CH_ASGN_ASGN11_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN11_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN11_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN12_MASK    ((uint32_t) 0x00001000UL)
#define DMA_CH_ASGN_R_ASGN12_BIT    ((uint32_t) 12UL)
#define DMA_CH_ASGN_R_ASGN12_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN12_SECUNDARY    ((uint32_t) 0x00001000UL)

#define DMA_CH_ASGN_ASGN12_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN12_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN12_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN13_MASK    ((uint32_t) 0x00002000UL)
#define DMA_CH_ASGN_R_ASGN13_BIT    ((uint32_t) 13UL)
#define DMA_CH_ASGN_R_ASGN13_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN13_SECUNDARY    ((uint32_t) 0x00002000UL)

#define DMA_CH_ASGN_ASGN13_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN13_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN13_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN14_MASK    ((uint32_t) 0x00004000UL)
#define DMA_CH_ASGN_R_ASGN14_BIT    ((uint32_t) 14UL)
#define DMA_CH_ASGN_R_ASGN14_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN14_SECUNDARY    ((uint32_t) 0x00004000UL)

#define DMA_CH_ASGN_ASGN14_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN14_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN14_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN15_MASK    ((uint32_t) 0x00008000UL)
#define DMA_CH_ASGN_R_ASGN15_BIT    ((uint32_t) 15UL)
#define DMA_CH_ASGN_R_ASGN15_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN15_SECUNDARY    ((uint32_t) 0x00008000UL)

#define DMA_CH_ASGN_ASGN15_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN15_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN15_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN16_MASK    ((uint32_t) 0x00010000UL)
#define DMA_CH_ASGN_R_ASGN16_BIT    ((uint32_t) 16UL)
#define DMA_CH_ASGN_R_ASGN16_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN16_SECUNDARY    ((uint32_t) 0x00010000UL)

#define DMA_CH_ASGN_ASGN16_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN16_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN16_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN17_MASK    ((uint32_t) 0x00020000UL)
#define DMA_CH_ASGN_R_ASGN17_BIT    ((uint32_t) 17UL)
#define DMA_CH_ASGN_R_ASGN17_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN17_SECUNDARY    ((uint32_t) 0x00020000UL)

#define DMA_CH_ASGN_ASGN17_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN17_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN17_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN18_MASK    ((uint32_t) 0x00040000UL)
#define DMA_CH_ASGN_R_ASGN18_BIT    ((uint32_t) 18UL)
#define DMA_CH_ASGN_R_ASGN18_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN18_SECUNDARY    ((uint32_t) 0x00040000UL)

#define DMA_CH_ASGN_ASGN18_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN18_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN18_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN19_MASK    ((uint32_t) 0x00080000UL)
#define DMA_CH_ASGN_R_ASGN19_BIT    ((uint32_t) 19UL)
#define DMA_CH_ASGN_R_ASGN19_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN19_SECUNDARY    ((uint32_t) 0x00080000UL)

#define DMA_CH_ASGN_ASGN19_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN19_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN19_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN20_MASK    ((uint32_t) 0x00100000UL)
#define DMA_CH_ASGN_R_ASGN20_BIT    ((uint32_t) 20UL)
#define DMA_CH_ASGN_R_ASGN20_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN20_SECUNDARY    ((uint32_t) 0x00100000UL)

#define DMA_CH_ASGN_ASGN20_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN20_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN20_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN21_MASK    ((uint32_t) 0x00200000UL)
#define DMA_CH_ASGN_R_ASGN21_BIT    ((uint32_t) 21UL)
#define DMA_CH_ASGN_R_ASGN21_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN21_SECUNDARY    ((uint32_t) 0x00200000UL)

#define DMA_CH_ASGN_ASGN21_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN21_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN21_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN22_MASK    ((uint32_t) 0x00400000UL)
#define DMA_CH_ASGN_R_ASGN22_BIT    ((uint32_t) 22UL)
#define DMA_CH_ASGN_R_ASGN22_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN22_SECUNDARY    ((uint32_t) 0x00400000UL)

#define DMA_CH_ASGN_ASGN22_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN22_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN22_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN23_MASK    ((uint32_t) 0x00800000UL)
#define DMA_CH_ASGN_R_ASGN23_BIT    ((uint32_t) 23UL)
#define DMA_CH_ASGN_R_ASGN23_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN23_SECUNDARY    ((uint32_t) 0x00800000UL)

#define DMA_CH_ASGN_ASGN23_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN23_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN23_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN24_MASK    ((uint32_t) 0x01000000UL)
#define DMA_CH_ASGN_R_ASGN24_BIT    ((uint32_t) 24UL)
#define DMA_CH_ASGN_R_ASGN24_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN24_SECUNDARY    ((uint32_t) 0x01000000UL)

#define DMA_CH_ASGN_ASGN24_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN24_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN24_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN25_MASK    ((uint32_t) 0x02000000UL)
#define DMA_CH_ASGN_R_ASGN25_BIT    ((uint32_t) 25UL)
#define DMA_CH_ASGN_R_ASGN25_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN25_SECUNDARY    ((uint32_t) 0x02000000UL)

#define DMA_CH_ASGN_ASGN25_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN25_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN25_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN26_MASK    ((uint32_t) 0x04000000UL)
#define DMA_CH_ASGN_R_ASGN26_BIT    ((uint32_t) 26UL)
#define DMA_CH_ASGN_R_ASGN26_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN26_SECUNDARY    ((uint32_t) 0x04000000UL)

#define DMA_CH_ASGN_ASGN26_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN26_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN26_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN27_MASK    ((uint32_t) 0x08000000UL)
#define DMA_CH_ASGN_R_ASGN27_BIT    ((uint32_t) 27UL)
#define DMA_CH_ASGN_R_ASGN27_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN27_SECUNDARY    ((uint32_t) 0x08000000UL)

#define DMA_CH_ASGN_ASGN27_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN27_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN27_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN28_MASK    ((uint32_t) 0x10000000UL)
#define DMA_CH_ASGN_R_ASGN28_BIT    ((uint32_t) 28UL)
#define DMA_CH_ASGN_R_ASGN28_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN28_SECUNDARY    ((uint32_t) 0x10000000UL)

#define DMA_CH_ASGN_ASGN28_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN28_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN28_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN29_MASK    ((uint32_t) 0x20000000UL)
#define DMA_CH_ASGN_R_ASGN29_BIT    ((uint32_t) 29UL)
#define DMA_CH_ASGN_R_ASGN29_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN29_SECUNDARY    ((uint32_t) 0x20000000UL)

#define DMA_CH_ASGN_ASGN29_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN29_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN29_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN30_MASK    ((uint32_t) 0x40000000UL)
#define DMA_CH_ASGN_R_ASGN30_BIT    ((uint32_t) 30UL)
#define DMA_CH_ASGN_R_ASGN30_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN30_SECUNDARY    ((uint32_t) 0x40000000UL)

#define DMA_CH_ASGN_ASGN30_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN30_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN30_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ASGN_R_ASGN31_MASK    ((uint32_t) 0x80000000UL)
#define DMA_CH_ASGN_R_ASGN31_BIT    ((uint32_t) 31UL)
#define DMA_CH_ASGN_R_ASGN31_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_R_ASGN31_SECUNDARY    ((uint32_t) 0x80000000UL)

#define DMA_CH_ASGN_ASGN31_MASK    ((uint32_t) 0x00000001UL)
#define DMA_CH_ASGN_ASGN31_PRIMARY    ((uint32_t) 0x00000000UL)
#define DMA_CH_ASGN_ASGN31_SECUNDARY    ((uint32_t) 0x00000001UL)
/*--------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_DMA_DMA_PERIPHERAL_DMA_REGISTER_DMA_REGISTERDEFINES_DMA_REGISTERDEFINES_CH_ASGN_H_ */
