<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>XCoreGenDAGISel.inc source code [llvm/build/lib/Target/XCore/XCoreGenDAGISel.inc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/XCore/XCoreGenDAGISel.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>XCore</a>/<a href='XCoreGenDAGISel.inc.html'>XCoreGenDAGISel.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* DAG Instruction Selector for the XCore target                              *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i>// *** NOTE: This file is #included into the middle of the target</i></td></tr>
<tr><th id="10">10</th><td><i>// *** instruction selector class.  These functions are really methods.</i></td></tr>
<tr><th id="11">11</th><td><i></i></td></tr>
<tr><th id="12">12</th><td><i>// If GET_DAGISEL_DECL is #defined with any value, only function</i></td></tr>
<tr><th id="13">13</th><td><i>// declarations will be included when this file is included.</i></td></tr>
<tr><th id="14">14</th><td><i>// If GET_DAGISEL_BODY is #defined, its value should be the name of</i></td></tr>
<tr><th id="15">15</th><td><i>// the instruction selector class. Function bodies will be emitted</i></td></tr>
<tr><th id="16">16</th><td><i>// and each function's name will be qualified with the name of the</i></td></tr>
<tr><th id="17">17</th><td><i>// class.</i></td></tr>
<tr><th id="18">18</th><td><i>//</i></td></tr>
<tr><th id="19">19</th><td><i>// When neither of the GET_DAGISEL* macros is defined, the functions</i></td></tr>
<tr><th id="20">20</th><td><i>// are emitted inline.</i></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#<span data-ppcond="22">if</span> defined(<span class="macro" data-ref="_M/GET_DAGISEL_DECL">GET_DAGISEL_DECL</span>) &amp;&amp; defined(<span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span>)</u></td></tr>
<tr><th id="23">23</th><td><u>#error GET_DAGISEL_DECL and GET_DAGISEL_BODY cannot be both defined, undef both for inline definitions</u></td></tr>
<tr><th id="24">24</th><td><u>#<span data-ppcond="22">endif</span></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#<span data-ppcond="26">ifdef</span> <span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span></u></td></tr>
<tr><th id="27">27</th><td><u>#define LOCAL_DAGISEL_STRINGIZE(X) LOCAL_DAGISEL_STRINGIZE_(X)</u></td></tr>
<tr><th id="28">28</th><td><u>#define LOCAL_DAGISEL_STRINGIZE_(X) #X</u></td></tr>
<tr><th id="29">29</th><td><b>static_assert</b>(<b>sizeof</b>(LOCAL_DAGISEL_STRINGIZE(GET_DAGISEL_BODY)) &gt; <var>1</var>,</td></tr>
<tr><th id="30">30</th><td>   <q>"GET_DAGISEL_BODY is empty: it should be defined with the class name"</q>);</td></tr>
<tr><th id="31">31</th><td><u>#undef LOCAL_DAGISEL_STRINGIZE_</u></td></tr>
<tr><th id="32">32</th><td><u>#undef LOCAL_DAGISEL_STRINGIZE</u></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="26">endif</span></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#<span data-ppcond="35">if</span> !defined(<span class="macro" data-ref="_M/GET_DAGISEL_DECL">GET_DAGISEL_DECL</span>) &amp;&amp; !defined(<span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span>)</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/DAGISEL_INLINE" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</dfn> 1</u></td></tr>
<tr><th id="37">37</th><td><u>#<span data-ppcond="35">else</span></u></td></tr>
<tr><th id="38">38</th><td><u>#define DAGISEL_INLINE 0</u></td></tr>
<tr><th id="39">39</th><td><u>#<span data-ppcond="35">endif</span></u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#<span data-ppcond="41">if</span> !<a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="42">42</th><td><u>#define DAGISEL_CLASS_COLONCOLON GET_DAGISEL_BODY ::</u></td></tr>
<tr><th id="43">43</th><td><u>#<span data-ppcond="41">else</span></u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/DAGISEL_CLASS_COLONCOLON" data-ref="_M/DAGISEL_CLASS_COLONCOLON">DAGISEL_CLASS_COLONCOLON</dfn></u></td></tr>
<tr><th id="45">45</th><td><u>#<span data-ppcond="41">endif</span></u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#<span data-ppcond="47">ifdef</span> <span class="macro" data-ref="_M/GET_DAGISEL_DECL">GET_DAGISEL_DECL</span></u></td></tr>
<tr><th id="48">48</th><td><em>void</em> SelectCode(SDNode *N);</td></tr>
<tr><th id="49">49</th><td><u>#<span data-ppcond="47">endif</span></u></td></tr>
<tr><th id="50">50</th><td><u>#<span data-ppcond="50">if</span> defined(<span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span>) || <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="51">51</th><td><em>void</em> <a class="macro" href="#44" title="" data-ref="_M/DAGISEL_CLASS_COLONCOLON">DAGISEL_CLASS_COLONCOLON</a> <dfn class="decl def fn" id="_ZN12_GLOBAL__N_117XCoreDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE" title='(anonymous namespace)::XCoreDAGToDAGISel::SelectCode' data-ref="_ZN12_GLOBAL__N_117XCoreDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE" data-ref-filename="_ZN12_GLOBAL__N_117XCoreDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE">SelectCode</dfn>(<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col7 decl" id="17N" title='N' data-type='llvm::SDNode *' data-ref="17N" data-ref-filename="17N">N</dfn>)</td></tr>
<tr><th id="52">52</th><td>{</td></tr>
<tr><th id="53">53</th><td>  <i>// Some target values are emitted as 2 bytes, TARGET_VAL handles</i></td></tr>
<tr><th id="54">54</th><td><i>  // this.</i></td></tr>
<tr><th id="55">55</th><td>  <u>#define <dfn class="macro" id="_M/TARGET_VAL" data-ref="_M/TARGET_VAL">TARGET_VAL</dfn>(X) X &amp; 255, unsigned(X) &gt;&gt; 8</u></td></tr>
<tr><th id="56">56</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <em>char</em> <dfn class="local col8 decl" id="18MatcherTable" title='MatcherTable' data-type='const unsigned char [3885]' data-ref="18MatcherTable" data-ref-filename="18MatcherTable">MatcherTable</dfn>[] = {</td></tr>
<tr><th id="57">57</th><td><i>/*     0*/</i> <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchOpcode" title='llvm::SelectionDAGISel::OPC_SwitchOpcode' data-ref="llvm::SelectionDAGISel::OPC_SwitchOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchOpcode">OPC_SwitchOpcode</a> <i>/*45 cases */</i>, <var>69</var>|<var>128</var>,<var>1</var><i>/*197*/</i>, <a class="macro" href="#55" title="ISD::ADD &amp; 255, unsigned(ISD::ADD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ADD" title='llvm::ISD::ADD' data-ref="llvm::ISD::ADD" data-ref-filename="llvm..ISD..ADD">ADD</a>),<i>// -&gt;202</i></td></tr>
<tr><th id="58">58</th><td><i>/*     5*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>26</var>, <i>/*-&gt;33*/</i> <i>// 5 children in Scope</i></td></tr>
<tr><th id="59">59</th><td><i>/*     7*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="60">60</th><td><i>/*     8*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::SHL &amp; 255, unsigned(ISD::SHL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SHL" title='llvm::ISD::SHL' data-ref="llvm::ISD::SHL" data-ref-filename="llvm..ISD..SHL">SHL</a>),</td></tr>
<tr><th id="61">61</th><td><i>/*    11*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Integer" title='llvm::SelectionDAGISel::OPC_CheckChild0Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Integer">OPC_CheckChild0Integer</a>, <var>1</var>, </td></tr>
<tr><th id="62">62</th><td><i>/*    13*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #0 = $size</i></td></tr>
<tr><th id="63">63</th><td><i>/*    14*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="64">64</th><td><i>/*    15*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>1</var><i>/*18446744073709551615*/</i>, </td></tr>
<tr><th id="65">65</th><td><i>/*    26*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::MKMSK_2r &amp; 255, unsigned(XCore::MKMSK_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::MKMSK_2r" title='llvm::XCore::MKMSK_2r' data-ref="llvm::XCore::MKMSK_2r" data-ref-filename="llvm..XCore..MKMSK_2r">MKMSK_2r</a>), <var>0</var>,</td></tr>
<tr><th id="66">66</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="67">67</th><td>             <i>// Src: (add:{ *:[i32] } (shl:{ *:[i32] } 1:{ *:[i32] }, GRRegs:{ *:[i32] }:$size), -1:{ *:[i32] }) - Complexity = 16</i></td></tr>
<tr><th id="68">68</th><td><i>             // Dst: (MKMSK_2r:{ *:[i32] } GRRegs:{ *:[i32] }:$size)</i></td></tr>
<tr><th id="69">69</th><td><i>/*    33*/</i>  <i>/*Scope*/</i> <var>32</var>, <i>/*-&gt;66*/</i></td></tr>
<tr><th id="70">70</th><td><i>/*    34*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $addr</i></td></tr>
<tr><th id="71">71</th><td><i>/*    35*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="72">72</th><td><i>/*    36*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::SHL &amp; 255, unsigned(ISD::SHL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SHL" title='llvm::ISD::SHL' data-ref="llvm::ISD::SHL" data-ref-filename="llvm..ISD..SHL">SHL</a>),</td></tr>
<tr><th id="73">73</th><td><i>/*    39*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #1 = $offset</i></td></tr>
<tr><th id="74">74</th><td><i>/*    40*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>11</var>, <i>/*-&gt;53*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="75">75</th><td><i>/*    42*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>2</var>, </td></tr>
<tr><th id="76">76</th><td><i>/*    44*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="77">77</th><td><i>/*    45*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDAWF_l3r &amp; 255, unsigned(XCore::LDAWF_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDAWF_l3r" title='llvm::XCore::LDAWF_l3r' data-ref="llvm::XCore::LDAWF_l3r" data-ref-filename="llvm..XCore..LDAWF_l3r">LDAWF_l3r</a>), <var>0</var>,</td></tr>
<tr><th id="78">78</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="79">79</th><td>              <i>// Src: (add:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, (shl:{ *:[i32] } GRRegs:{ *:[i32] }:$offset, 2:{ *:[i32] })) - Complexity = 11</i></td></tr>
<tr><th id="80">80</th><td><i>              // Dst: (LDAWF_l3r:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, GRRegs:{ *:[i32] }:$offset)</i></td></tr>
<tr><th id="81">81</th><td><i>/*    53*/</i>   <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;65*/</i></td></tr>
<tr><th id="82">82</th><td><i>/*    54*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>1</var>, </td></tr>
<tr><th id="83">83</th><td><i>/*    56*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="84">84</th><td><i>/*    57*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDA16F_l3r &amp; 255, unsigned(XCore::LDA16F_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDA16F_l3r" title='llvm::XCore::LDA16F_l3r' data-ref="llvm::XCore::LDA16F_l3r" data-ref-filename="llvm..XCore..LDA16F_l3r">LDA16F_l3r</a>), <var>0</var>,</td></tr>
<tr><th id="85">85</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="86">86</th><td>              <i>// Src: (add:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, (shl:{ *:[i32] } GRRegs:{ *:[i32] }:$offset, 1:{ *:[i32] })) - Complexity = 11</i></td></tr>
<tr><th id="87">87</th><td><i>              // Dst: (LDA16F_l3r:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, GRRegs:{ *:[i32] }:$offset)</i></td></tr>
<tr><th id="88">88</th><td><i>/*    65*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="89">89</th><td><i>/*    66*/</i>  <i>/*Scope*/</i> <var>33</var>, <i>/*-&gt;100*/</i></td></tr>
<tr><th id="90">90</th><td><i>/*    67*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="91">91</th><td><i>/*    68*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::SHL &amp; 255, unsigned(ISD::SHL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SHL" title='llvm::ISD::SHL' data-ref="llvm::ISD::SHL" data-ref-filename="llvm..ISD..SHL">SHL</a>),</td></tr>
<tr><th id="92">92</th><td><i>/*    71*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $offset</i></td></tr>
<tr><th id="93">93</th><td><i>/*    72*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;86*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="94">94</th><td><i>/*    74*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>2</var>, </td></tr>
<tr><th id="95">95</th><td><i>/*    76*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="96">96</th><td><i>/*    77*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $addr</i></td></tr>
<tr><th id="97">97</th><td><i>/*    78*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDAWF_l3r &amp; 255, unsigned(XCore::LDAWF_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDAWF_l3r" title='llvm::XCore::LDAWF_l3r' data-ref="llvm::XCore::LDAWF_l3r" data-ref-filename="llvm..XCore..LDAWF_l3r">LDAWF_l3r</a>), <var>0</var>,</td></tr>
<tr><th id="98">98</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="99">99</th><td>              <i>// Src: (add:{ *:[i32] } (shl:{ *:[i32] } GRRegs:{ *:[i32] }:$offset, 2:{ *:[i32] }), GRRegs:{ *:[i32] }:$addr) - Complexity = 11</i></td></tr>
<tr><th id="100">100</th><td><i>              // Dst: (LDAWF_l3r:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, GRRegs:{ *:[i32] }:$offset)</i></td></tr>
<tr><th id="101">101</th><td><i>/*    86*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;99*/</i></td></tr>
<tr><th id="102">102</th><td><i>/*    87*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>1</var>, </td></tr>
<tr><th id="103">103</th><td><i>/*    89*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="104">104</th><td><i>/*    90*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $addr</i></td></tr>
<tr><th id="105">105</th><td><i>/*    91*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDA16F_l3r &amp; 255, unsigned(XCore::LDA16F_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDA16F_l3r" title='llvm::XCore::LDA16F_l3r' data-ref="llvm::XCore::LDA16F_l3r" data-ref-filename="llvm..XCore..LDA16F_l3r">LDA16F_l3r</a>), <var>0</var>,</td></tr>
<tr><th id="106">106</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="107">107</th><td>              <i>// Src: (add:{ *:[i32] } (shl:{ *:[i32] } GRRegs:{ *:[i32] }:$offset, 1:{ *:[i32] }), GRRegs:{ *:[i32] }:$addr) - Complexity = 11</i></td></tr>
<tr><th id="108">108</th><td><i>              // Dst: (LDA16F_l3r:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, GRRegs:{ *:[i32] }:$offset)</i></td></tr>
<tr><th id="109">109</th><td><i>/*    99*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="110">110</th><td><i>/*   100*/</i>  <i>/*Scope*/</i> <var>14</var>, <i>/*-&gt;115*/</i></td></tr>
<tr><th id="111">111</th><td><i>/*   101*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = $addr</i></td></tr>
<tr><th id="112">112</th><td><i>/*   102*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="113">113</th><td><i>/*   104*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>0</var>, <i>// SelectADDRspii:$addr #1 #2</i></td></tr>
<tr><th id="114">114</th><td><i>/*   107*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDAWFI &amp; 255, unsigned(XCore::LDAWFI) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDAWFI" title='llvm::XCore::LDAWFI' data-ref="llvm::XCore::LDAWFI" data-ref-filename="llvm..XCore..LDAWFI">LDAWFI</a>), <var>0</var>,</td></tr>
<tr><th id="115">115</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="116">116</th><td>             <i>// Src: ADDRspii:{ *:[i32] }:$addr - Complexity = 9</i></td></tr>
<tr><th id="117">117</th><td><i>             // Dst: (LDAWFI:{ *:[i32] } ADDRspii:{ *:[i32] }:$addr)</i></td></tr>
<tr><th id="118">118</th><td><i>/*   115*/</i>  <i>/*Scope*/</i> <var>85</var>, <i>/*-&gt;201*/</i></td></tr>
<tr><th id="119">119</th><td><i>/*   116*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $b</i></td></tr>
<tr><th id="120">120</th><td><i>/*   117*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $c</i></td></tr>
<tr><th id="121">121</th><td><i>/*   118*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>71</var>, <i>/*-&gt;191*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="122">122</th><td><i>/*   120*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="123">123</th><td><i>/*   121*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="124">124</th><td><i>/*   124*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>13</var>, <i>/*-&gt;139*/</i> <i>// 4 children in Scope</i></td></tr>
<tr><th id="125">125</th><td><i>/*   126*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>0</var>, <i>// Predicate_immUs</i></td></tr>
<tr><th id="126">126</th><td><i>/*   128*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="127">127</th><td><i>/*   129*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="128">128</th><td><i>/*   131*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::ADD_2rus &amp; 255, unsigned(XCore::ADD_2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ADD_2rus" title='llvm::XCore::ADD_2rus' data-ref="llvm::XCore::ADD_2rus" data-ref-filename="llvm..XCore..ADD_2rus">ADD_2rus</a>), <var>0</var>,</td></tr>
<tr><th id="129">129</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="130">130</th><td>               <i>// Src: (add:{ *:[i32] } GRRegs:{ *:[i32] }:$b, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUs&gt;&gt;:$c) - Complexity = 7</i></td></tr>
<tr><th id="131">131</th><td><i>               // Dst: (ADD_2rus:{ *:[i32] } GRRegs:{ *:[i32] }:$b, (imm:{ *:[i32] }):$c)</i></td></tr>
<tr><th id="132">132</th><td><i>/*   139*/</i>    <i>/*Scope*/</i> <var>16</var>, <i>/*-&gt;156*/</i></td></tr>
<tr><th id="133">133</th><td><i>/*   140*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>1</var>, <i>// Predicate_immUs4</i></td></tr>
<tr><th id="134">134</th><td><i>/*   142*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="135">135</th><td><i>/*   143*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="136">136</th><td><i>/*   145*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>0</var>, <var>2</var>, <i>// div4_xform</i></td></tr>
<tr><th id="137">137</th><td><i>/*   148*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDAWF_l2rus &amp; 255, unsigned(XCore::LDAWF_l2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDAWF_l2rus" title='llvm::XCore::LDAWF_l2rus' data-ref="llvm::XCore::LDAWF_l2rus" data-ref-filename="llvm..XCore..LDAWF_l2rus">LDAWF_l2rus</a>), <var>0</var>,</td></tr>
<tr><th id="138">138</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>3</var>, </td></tr>
<tr><th id="139">139</th><td>               <i>// Src: (add:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUs4&gt;&gt;:$offset) - Complexity = 7</i></td></tr>
<tr><th id="140">140</th><td><i>               // Dst: (LDAWF_l2rus:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, (div4_xform:{ *:[i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUs4&gt;&gt;:$offset))</i></td></tr>
<tr><th id="141">141</th><td><i>/*   156*/</i>    <i>/*Scope*/</i> <var>16</var>, <i>/*-&gt;173*/</i></td></tr>
<tr><th id="142">142</th><td><i>/*   157*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>2</var>, <i>// Predicate_immUsNeg</i></td></tr>
<tr><th id="143">143</th><td><i>/*   159*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="144">144</th><td><i>/*   160*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="145">145</th><td><i>/*   162*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>1</var>, <var>2</var>, <i>// neg_xform</i></td></tr>
<tr><th id="146">146</th><td><i>/*   165*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SUB_2rus &amp; 255, unsigned(XCore::SUB_2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SUB_2rus" title='llvm::XCore::SUB_2rus' data-ref="llvm::XCore::SUB_2rus" data-ref-filename="llvm..XCore..SUB_2rus">SUB_2rus</a>), <var>0</var>,</td></tr>
<tr><th id="147">147</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>3</var>, </td></tr>
<tr><th id="148">148</th><td>               <i>// Src: (add:{ *:[i32] } GRRegs:{ *:[i32] }:$src1, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUsNeg&gt;&gt;:$src2) - Complexity = 7</i></td></tr>
<tr><th id="149">149</th><td><i>               // Dst: (SUB_2rus:{ *:[i32] } GRRegs:{ *:[i32] }:$src1, (neg_xform:{ *:[i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUsNeg&gt;&gt;:$src2))</i></td></tr>
<tr><th id="150">150</th><td><i>/*   173*/</i>    <i>/*Scope*/</i> <var>16</var>, <i>/*-&gt;190*/</i></td></tr>
<tr><th id="151">151</th><td><i>/*   174*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>3</var>, <i>// Predicate_immUs4Neg</i></td></tr>
<tr><th id="152">152</th><td><i>/*   176*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="153">153</th><td><i>/*   177*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="154">154</th><td><i>/*   179*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>2</var>, <var>2</var>, <i>// div4neg_xform</i></td></tr>
<tr><th id="155">155</th><td><i>/*   182*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDAWB_l2rus &amp; 255, unsigned(XCore::LDAWB_l2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDAWB_l2rus" title='llvm::XCore::LDAWB_l2rus' data-ref="llvm::XCore::LDAWB_l2rus" data-ref-filename="llvm..XCore..LDAWB_l2rus">LDAWB_l2rus</a>), <var>0</var>,</td></tr>
<tr><th id="156">156</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>3</var>, </td></tr>
<tr><th id="157">157</th><td>               <i>// Src: (add:{ *:[i32] } GRRegs:{ *:[i32] }:$src1, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUs4Neg&gt;&gt;:$src2) - Complexity = 7</i></td></tr>
<tr><th id="158">158</th><td><i>               // Dst: (LDAWB_l2rus:{ *:[i32] } GRRegs:{ *:[i32] }:$src1, (div4neg_xform:{ *:[i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUs4Neg&gt;&gt;:$src2))</i></td></tr>
<tr><th id="159">159</th><td><i>/*   190*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="160">160</th><td><i>/*   191*/</i>   <i>/*Scope*/</i> <var>8</var>, <i>/*-&gt;200*/</i></td></tr>
<tr><th id="161">161</th><td><i>/*   192*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::ADD_3r &amp; 255, unsigned(XCore::ADD_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ADD_3r" title='llvm::XCore::ADD_3r' data-ref="llvm::XCore::ADD_3r" data-ref-filename="llvm..XCore..ADD_3r">ADD_3r</a>), <var>0</var>,</td></tr>
<tr><th id="162">162</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="163">163</th><td>              <i>// Src: (add:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c) - Complexity = 3</i></td></tr>
<tr><th id="164">164</th><td><i>              // Dst: (ADD_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c)</i></td></tr>
<tr><th id="165">165</th><td><i>/*   200*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="166">166</th><td><i>/*   201*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="167">167</th><td><i>/*   202*/</i> <i>/*SwitchOpcode*/</i> <var>55</var>|<var>128</var>,<var>3</var><i>/*439*/</i>, <a class="macro" href="#55" title="ISD::LOAD &amp; 255, unsigned(ISD::LOAD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LOAD" title='llvm::ISD::LOAD' data-ref="llvm::ISD::LOAD" data-ref-filename="llvm..ISD..LOAD">LOAD</a>),<i>// -&gt;645</i></td></tr>
<tr><th id="168">168</th><td><i>/*   206*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordMemRef" title='llvm::SelectionDAGISel::OPC_RecordMemRef' data-ref="llvm::SelectionDAGISel::OPC_RecordMemRef" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordMemRef">OPC_RecordMemRef</a>,</td></tr>
<tr><th id="169">169</th><td><i>/*   207*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'ld' chained node</i></td></tr>
<tr><th id="170">170</th><td><i>/*   208*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>15</var>|<var>128</var>,<var>1</var><i>/*143*/</i>, <i>/*-&gt;354*/</i> <i>// 4 children in Scope</i></td></tr>
<tr><th id="171">171</th><td><i>/*   211*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="172">172</th><td><i>/*   212*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::ADD &amp; 255, unsigned(ISD::ADD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ADD" title='llvm::ISD::ADD' data-ref="llvm::ISD::ADD" data-ref-filename="llvm..ISD..ADD">ADD</a>),</td></tr>
<tr><th id="173">173</th><td><i>/*   215*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>67</var>, <i>/*-&gt;284*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="174">174</th><td><i>/*   217*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #1 = $addr</i></td></tr>
<tr><th id="175">175</th><td><i>/*   218*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="176">176</th><td><i>/*   219*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::SHL &amp; 255, unsigned(ISD::SHL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SHL" title='llvm::ISD::SHL' data-ref="llvm::ISD::SHL" data-ref-filename="llvm..ISD..SHL">SHL</a>),</td></tr>
<tr><th id="177">177</th><td><i>/*   222*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #2 = $offset</i></td></tr>
<tr><th id="178">178</th><td><i>/*   223*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>38</var>, <i>/*-&gt;263*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="179">179</th><td><i>/*   225*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>1</var>, </td></tr>
<tr><th id="180">180</th><td><i>/*   227*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="181">181</th><td><i>/*   228*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="182">182</th><td><i>/*   229*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_unindexedload</i></td></tr>
<tr><th id="183">183</th><td><i>/*   231*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="184">184</th><td><i>/*   233*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>13</var>, <i>/*-&gt;248*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="185">185</th><td><i>/*   235*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_sextload</i></td></tr>
<tr><th id="186">186</th><td><i>/*   237*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_sextloadi16</i></td></tr>
<tr><th id="187">187</th><td><i>/*   239*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="188">188</th><td><i>/*   240*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LD16S_3r &amp; 255, unsigned(XCore::LD16S_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LD16S_3r" title='llvm::XCore::LD16S_3r' data-ref="llvm::XCore::LD16S_3r" data-ref-filename="llvm..XCore..LD16S_3r">LD16S_3r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="189">189</th><td>                    <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="190">190</th><td>                <i>// Src: (ld:{ *:[i32] } (add:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, (shl:{ *:[i32] } GRRegs:{ *:[i32] }:$offset, 1:{ *:[i32] })))&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_sextload&gt;&gt;&lt;&lt;P:Predicate_sextloadi16&gt;&gt; - Complexity = 15</i></td></tr>
<tr><th id="191">191</th><td><i>                // Dst: (LD16S_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, GRRegs:{ *:[i32] }:$offset)</i></td></tr>
<tr><th id="192">192</th><td><i>/*   248*/</i>     <i>/*Scope*/</i> <var>13</var>, <i>/*-&gt;262*/</i></td></tr>
<tr><th id="193">193</th><td><i>/*   249*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>7</var>, <i>// Predicate_extload</i></td></tr>
<tr><th id="194">194</th><td><i>/*   251*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_extloadi16</i></td></tr>
<tr><th id="195">195</th><td><i>/*   253*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="196">196</th><td><i>/*   254*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LD16S_3r &amp; 255, unsigned(XCore::LD16S_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LD16S_3r" title='llvm::XCore::LD16S_3r' data-ref="llvm::XCore::LD16S_3r" data-ref-filename="llvm..XCore..LD16S_3r">LD16S_3r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="197">197</th><td>                    <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="198">198</th><td>                <i>// Src: (ld:{ *:[i32] } (add:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, (shl:{ *:[i32] } GRRegs:{ *:[i32] }:$offset, 1:{ *:[i32] })))&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_extload&gt;&gt;&lt;&lt;P:Predicate_extloadi16&gt;&gt; - Complexity = 15</i></td></tr>
<tr><th id="199">199</th><td><i>                // Dst: (LD16S_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, GRRegs:{ *:[i32] }:$offset)</i></td></tr>
<tr><th id="200">200</th><td><i>/*   262*/</i>     <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="201">201</th><td><i>/*   263*/</i>    <i>/*Scope*/</i> <var>19</var>, <i>/*-&gt;283*/</i></td></tr>
<tr><th id="202">202</th><td><i>/*   264*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>2</var>, </td></tr>
<tr><th id="203">203</th><td><i>/*   266*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="204">204</th><td><i>/*   267*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="205">205</th><td><i>/*   268*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_unindexedload</i></td></tr>
<tr><th id="206">206</th><td><i>/*   270*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>8</var>, <i>// Predicate_load</i></td></tr>
<tr><th id="207">207</th><td><i>/*   272*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="208">208</th><td><i>/*   274*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="209">209</th><td><i>/*   275*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDW_3r &amp; 255, unsigned(XCore::LDW_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDW_3r" title='llvm::XCore::LDW_3r' data-ref="llvm::XCore::LDW_3r" data-ref-filename="llvm..XCore..LDW_3r">LDW_3r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="210">210</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="211">211</th><td>               <i>// Src: (ld:{ *:[i32] } (add:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, (shl:{ *:[i32] } GRRegs:{ *:[i32] }:$offset, 2:{ *:[i32] })))&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 15</i></td></tr>
<tr><th id="212">212</th><td><i>               // Dst: (LDW_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, GRRegs:{ *:[i32] }:$offset)</i></td></tr>
<tr><th id="213">213</th><td><i>/*   283*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="214">214</th><td><i>/*   284*/</i>   <i>/*Scope*/</i> <var>68</var>, <i>/*-&gt;353*/</i></td></tr>
<tr><th id="215">215</th><td><i>/*   285*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="216">216</th><td><i>/*   286*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::SHL &amp; 255, unsigned(ISD::SHL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SHL" title='llvm::ISD::SHL' data-ref="llvm::ISD::SHL" data-ref-filename="llvm..ISD..SHL">SHL</a>),</td></tr>
<tr><th id="217">217</th><td><i>/*   289*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #1 = $offset</i></td></tr>
<tr><th id="218">218</th><td><i>/*   290*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>39</var>, <i>/*-&gt;331*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="219">219</th><td><i>/*   292*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>1</var>, </td></tr>
<tr><th id="220">220</th><td><i>/*   294*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="221">221</th><td><i>/*   295*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #2 = $addr</i></td></tr>
<tr><th id="222">222</th><td><i>/*   296*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="223">223</th><td><i>/*   297*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_unindexedload</i></td></tr>
<tr><th id="224">224</th><td><i>/*   299*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="225">225</th><td><i>/*   301*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>13</var>, <i>/*-&gt;316*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="226">226</th><td><i>/*   303*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_sextload</i></td></tr>
<tr><th id="227">227</th><td><i>/*   305*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_sextloadi16</i></td></tr>
<tr><th id="228">228</th><td><i>/*   307*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="229">229</th><td><i>/*   308*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LD16S_3r &amp; 255, unsigned(XCore::LD16S_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LD16S_3r" title='llvm::XCore::LD16S_3r' data-ref="llvm::XCore::LD16S_3r" data-ref-filename="llvm..XCore..LD16S_3r">LD16S_3r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="230">230</th><td>                    <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>, </td></tr>
<tr><th id="231">231</th><td>                <i>// Src: (ld:{ *:[i32] } (add:{ *:[i32] } (shl:{ *:[i32] } GRRegs:{ *:[i32] }:$offset, 1:{ *:[i32] }), GRRegs:{ *:[i32] }:$addr))&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_sextload&gt;&gt;&lt;&lt;P:Predicate_sextloadi16&gt;&gt; - Complexity = 15</i></td></tr>
<tr><th id="232">232</th><td><i>                // Dst: (LD16S_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, GRRegs:{ *:[i32] }:$offset)</i></td></tr>
<tr><th id="233">233</th><td><i>/*   316*/</i>     <i>/*Scope*/</i> <var>13</var>, <i>/*-&gt;330*/</i></td></tr>
<tr><th id="234">234</th><td><i>/*   317*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>7</var>, <i>// Predicate_extload</i></td></tr>
<tr><th id="235">235</th><td><i>/*   319*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_extloadi16</i></td></tr>
<tr><th id="236">236</th><td><i>/*   321*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="237">237</th><td><i>/*   322*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LD16S_3r &amp; 255, unsigned(XCore::LD16S_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LD16S_3r" title='llvm::XCore::LD16S_3r' data-ref="llvm::XCore::LD16S_3r" data-ref-filename="llvm..XCore..LD16S_3r">LD16S_3r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="238">238</th><td>                    <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>, </td></tr>
<tr><th id="239">239</th><td>                <i>// Src: (ld:{ *:[i32] } (add:{ *:[i32] } (shl:{ *:[i32] } GRRegs:{ *:[i32] }:$offset, 1:{ *:[i32] }), GRRegs:{ *:[i32] }:$addr))&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_extload&gt;&gt;&lt;&lt;P:Predicate_extloadi16&gt;&gt; - Complexity = 15</i></td></tr>
<tr><th id="240">240</th><td><i>                // Dst: (LD16S_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, GRRegs:{ *:[i32] }:$offset)</i></td></tr>
<tr><th id="241">241</th><td><i>/*   330*/</i>     <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="242">242</th><td><i>/*   331*/</i>    <i>/*Scope*/</i> <var>20</var>, <i>/*-&gt;352*/</i></td></tr>
<tr><th id="243">243</th><td><i>/*   332*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>2</var>, </td></tr>
<tr><th id="244">244</th><td><i>/*   334*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="245">245</th><td><i>/*   335*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #2 = $addr</i></td></tr>
<tr><th id="246">246</th><td><i>/*   336*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="247">247</th><td><i>/*   337*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_unindexedload</i></td></tr>
<tr><th id="248">248</th><td><i>/*   339*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>8</var>, <i>// Predicate_load</i></td></tr>
<tr><th id="249">249</th><td><i>/*   341*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="250">250</th><td><i>/*   343*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="251">251</th><td><i>/*   344*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDW_3r &amp; 255, unsigned(XCore::LDW_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDW_3r" title='llvm::XCore::LDW_3r' data-ref="llvm::XCore::LDW_3r" data-ref-filename="llvm..XCore..LDW_3r">LDW_3r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="252">252</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>, </td></tr>
<tr><th id="253">253</th><td>               <i>// Src: (ld:{ *:[i32] } (add:{ *:[i32] } (shl:{ *:[i32] } GRRegs:{ *:[i32] }:$offset, 2:{ *:[i32] }), GRRegs:{ *:[i32] }:$addr))&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 15</i></td></tr>
<tr><th id="254">254</th><td><i>               // Dst: (LDW_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, GRRegs:{ *:[i32] }:$offset)</i></td></tr>
<tr><th id="255">255</th><td><i>/*   352*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="256">256</th><td><i>/*   353*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="257">257</th><td><i>/*   354*/</i>  <i>/*Scope*/</i> <var>21</var>, <i>/*-&gt;376*/</i></td></tr>
<tr><th id="258">258</th><td><i>/*   355*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $addr</i></td></tr>
<tr><th id="259">259</th><td><i>/*   356*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="260">260</th><td><i>/*   358*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_unindexedload</i></td></tr>
<tr><th id="261">261</th><td><i>/*   360*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>8</var>, <i>// Predicate_load</i></td></tr>
<tr><th id="262">262</th><td><i>/*   362*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="263">263</th><td><i>/*   364*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRspii:$addr #2 #3</i></td></tr>
<tr><th id="264">264</th><td><i>/*   367*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="265">265</th><td><i>/*   368*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDWFI &amp; 255, unsigned(XCore::LDWFI) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDWFI" title='llvm::XCore::LDWFI' data-ref="llvm::XCore::LDWFI" data-ref-filename="llvm..XCore..LDWFI">LDWFI</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="266">266</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="267">267</th><td>             <i>// Src: (ld:{ *:[i32] } ADDRspii:{ *:[i32] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="268">268</th><td><i>             // Dst: (LDWFI:{ *:[i32] } ADDRspii:{ *:[i32] }:$addr)</i></td></tr>
<tr><th id="269">269</th><td><i>/*   376*/</i>  <i>/*Scope*/</i> <var>16</var>|<var>128</var>,<var>1</var><i>/*144*/</i>, <i>/*-&gt;522*/</i></td></tr>
<tr><th id="270">270</th><td><i>/*   378*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="271">271</th><td><i>/*   379*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchOpcode" title='llvm::SelectionDAGISel::OPC_SwitchOpcode' data-ref="llvm::SelectionDAGISel::OPC_SwitchOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchOpcode">OPC_SwitchOpcode</a> <i>/*3 cases */</i>, <var>69</var>, <a class="macro" href="#55" title="ISD::ADD &amp; 255, unsigned(ISD::ADD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ADD" title='llvm::ISD::ADD' data-ref="llvm::ISD::ADD" data-ref-filename="llvm..ISD..ADD">ADD</a>),<i>// -&gt;452</i></td></tr>
<tr><th id="272">272</th><td><i>/*   383*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #1 = $addr</i></td></tr>
<tr><th id="273">273</th><td><i>/*   384*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #2 = $offset</i></td></tr>
<tr><th id="274">274</th><td><i>/*   385*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>28</var>, <i>/*-&gt;415*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="275">275</th><td><i>/*   387*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="276">276</th><td><i>/*   388*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="277">277</th><td><i>/*   391*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>1</var>, <i>// Predicate_immUs4</i></td></tr>
<tr><th id="278">278</th><td><i>/*   393*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="279">279</th><td><i>/*   394*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="280">280</th><td><i>/*   395*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_unindexedload</i></td></tr>
<tr><th id="281">281</th><td><i>/*   397*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>8</var>, <i>// Predicate_load</i></td></tr>
<tr><th id="282">282</th><td><i>/*   399*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="283">283</th><td><i>/*   401*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="284">284</th><td><i>/*   402*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="285">285</th><td><i>/*   404*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>0</var>, <var>3</var>, <i>// div4_xform</i></td></tr>
<tr><th id="286">286</th><td><i>/*   407*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDW_2rus &amp; 255, unsigned(XCore::LDW_2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDW_2rus" title='llvm::XCore::LDW_2rus' data-ref="llvm::XCore::LDW_2rus" data-ref-filename="llvm..XCore..LDW_2rus">LDW_2rus</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="287">287</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>4</var>, </td></tr>
<tr><th id="288">288</th><td>               <i>// Src: (ld:{ *:[i32] } (add:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUs4&gt;&gt;:$offset))&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 11</i></td></tr>
<tr><th id="289">289</th><td><i>               // Dst: (LDW_2rus:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, (div4_xform:{ *:[i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUs4&gt;&gt;:$offset))</i></td></tr>
<tr><th id="290">290</th><td><i>/*   415*/</i>    <i>/*Scope*/</i> <var>35</var>, <i>/*-&gt;451*/</i></td></tr>
<tr><th id="291">291</th><td><i>/*   416*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="292">292</th><td><i>/*   417*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_unindexedload</i></td></tr>
<tr><th id="293">293</th><td><i>/*   419*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="294">294</th><td><i>/*   421*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>13</var>, <i>/*-&gt;436*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="295">295</th><td><i>/*   423*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>9</var>, <i>// Predicate_zextload</i></td></tr>
<tr><th id="296">296</th><td><i>/*   425*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>10</var>, <i>// Predicate_zextloadi8</i></td></tr>
<tr><th id="297">297</th><td><i>/*   427*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="298">298</th><td><i>/*   428*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LD8U_3r &amp; 255, unsigned(XCore::LD8U_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LD8U_3r" title='llvm::XCore::LD8U_3r' data-ref="llvm::XCore::LD8U_3r" data-ref-filename="llvm..XCore..LD8U_3r">LD8U_3r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="299">299</th><td>                    <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="300">300</th><td>                <i>// Src: (ld:{ *:[i32] } (add:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, GRRegs:{ *:[i32] }:$offset))&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_zextload&gt;&gt;&lt;&lt;P:Predicate_zextloadi8&gt;&gt; - Complexity = 7</i></td></tr>
<tr><th id="301">301</th><td><i>                // Dst: (LD8U_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, GRRegs:{ *:[i32] }:$offset)</i></td></tr>
<tr><th id="302">302</th><td><i>/*   436*/</i>     <i>/*Scope*/</i> <var>13</var>, <i>/*-&gt;450*/</i></td></tr>
<tr><th id="303">303</th><td><i>/*   437*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>7</var>, <i>// Predicate_extload</i></td></tr>
<tr><th id="304">304</th><td><i>/*   439*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>10</var>, <i>// Predicate_extloadi8</i></td></tr>
<tr><th id="305">305</th><td><i>/*   441*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="306">306</th><td><i>/*   442*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LD8U_3r &amp; 255, unsigned(XCore::LD8U_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LD8U_3r" title='llvm::XCore::LD8U_3r' data-ref="llvm::XCore::LD8U_3r" data-ref-filename="llvm..XCore..LD8U_3r">LD8U_3r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="307">307</th><td>                    <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="308">308</th><td>                <i>// Src: (ld:{ *:[i32] } (add:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, GRRegs:{ *:[i32] }:$offset))&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_extload&gt;&gt;&lt;&lt;P:Predicate_extloadi8&gt;&gt; - Complexity = 7</i></td></tr>
<tr><th id="309">309</th><td><i>                // Dst: (LD8U_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, GRRegs:{ *:[i32] }:$offset)</i></td></tr>
<tr><th id="310">310</th><td><i>/*   450*/</i>     <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="311">311</th><td><i>/*   451*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="312">312</th><td><i>/*   452*/</i>   <i>/*SwitchOpcode*/</i> <var>21</var>, <a class="macro" href="#55" title="XCoreISD::DPRelativeWrapper &amp; 255, unsigned(XCoreISD::DPRelativeWrapper) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCoreISD::<a class="enum" href="../../../../llvm/lib/Target/XCore/XCoreISelLowering.h.html#llvm::XCoreISD::DPRelativeWrapper" title='llvm::XCoreISD::DPRelativeWrapper' data-ref="llvm::XCoreISD::DPRelativeWrapper" data-ref-filename="llvm..XCoreISD..DPRelativeWrapper">DPRelativeWrapper</a>),<i>// -&gt;476</i></td></tr>
<tr><th id="313">313</th><td><i>/*   455*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #1 = $b</i></td></tr>
<tr><th id="314">314</th><td><i>/*   456*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="315">315</th><td><i>/*   457*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetGlobalAddress &amp; 255, unsigned(ISD::TargetGlobalAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalAddress" title='llvm::ISD::TargetGlobalAddress' data-ref="llvm::ISD::TargetGlobalAddress" data-ref-filename="llvm..ISD..TargetGlobalAddress">TargetGlobalAddress</a>),</td></tr>
<tr><th id="316">316</th><td><i>/*   460*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="317">317</th><td><i>/*   461*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="318">318</th><td><i>/*   462*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_unindexedload</i></td></tr>
<tr><th id="319">319</th><td><i>/*   464*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>8</var>, <i>// Predicate_load</i></td></tr>
<tr><th id="320">320</th><td><i>/*   466*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="321">321</th><td><i>/*   468*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="322">322</th><td><i>/*   469*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDWDP_lru6 &amp; 255, unsigned(XCore::LDWDP_lru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDWDP_lru6" title='llvm::XCore::LDWDP_lru6' data-ref="llvm::XCore::LDWDP_lru6" data-ref-filename="llvm..XCore..LDWDP_lru6">LDWDP_lru6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="323">323</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="324">324</th><td>              <i>// Src: (ld:{ *:[i32] } (dprelwrapper:{ *:[iPTR] } (tglobaladdr:{ *:[iPTR] }):$b))&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 10</i></td></tr>
<tr><th id="325">325</th><td><i>              // Dst: (LDWDP_lru6:{ *:[i32] } (tglobaladdr:{ *:[i32] }):$b)</i></td></tr>
<tr><th id="326">326</th><td><i>/*   476*/</i>   <i>/*SwitchOpcode*/</i> <var>42</var>, <a class="macro" href="#55" title="XCoreISD::CPRelativeWrapper &amp; 255, unsigned(XCoreISD::CPRelativeWrapper) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCoreISD::<a class="enum" href="../../../../llvm/lib/Target/XCore/XCoreISelLowering.h.html#llvm::XCoreISD::CPRelativeWrapper" title='llvm::XCoreISD::CPRelativeWrapper' data-ref="llvm::XCoreISD::CPRelativeWrapper" data-ref-filename="llvm..XCoreISD..CPRelativeWrapper">CPRelativeWrapper</a>),<i>// -&gt;521</i></td></tr>
<tr><th id="327">327</th><td><i>/*   479*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #1 = $b</i></td></tr>
<tr><th id="328">328</th><td><i>/*   480*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="329">329</th><td><i>/*   481*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchOpcode" title='llvm::SelectionDAGISel::OPC_SwitchOpcode' data-ref="llvm::SelectionDAGISel::OPC_SwitchOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchOpcode">OPC_SwitchOpcode</a> <i>/*2 cases */</i>, <var>16</var>, <a class="macro" href="#55" title="ISD::TargetGlobalAddress &amp; 255, unsigned(ISD::TargetGlobalAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalAddress" title='llvm::ISD::TargetGlobalAddress' data-ref="llvm::ISD::TargetGlobalAddress" data-ref-filename="llvm..ISD..TargetGlobalAddress">TargetGlobalAddress</a>),<i>// -&gt;501</i></td></tr>
<tr><th id="330">330</th><td><i>/*   485*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="331">331</th><td><i>/*   486*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="332">332</th><td><i>/*   487*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_unindexedload</i></td></tr>
<tr><th id="333">333</th><td><i>/*   489*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>8</var>, <i>// Predicate_load</i></td></tr>
<tr><th id="334">334</th><td><i>/*   491*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="335">335</th><td><i>/*   493*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="336">336</th><td><i>/*   494*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDWCP_lru6 &amp; 255, unsigned(XCore::LDWCP_lru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDWCP_lru6" title='llvm::XCore::LDWCP_lru6' data-ref="llvm::XCore::LDWCP_lru6" data-ref-filename="llvm..XCore..LDWCP_lru6">LDWCP_lru6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="337">337</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="338">338</th><td>               <i>// Src: (ld:{ *:[i32] } (cprelwrapper:{ *:[iPTR] } (tglobaladdr:{ *:[iPTR] }):$b))&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 10</i></td></tr>
<tr><th id="339">339</th><td><i>               // Dst: (LDWCP_lru6:{ *:[i32] } (tglobaladdr:{ *:[i32] }):$b)</i></td></tr>
<tr><th id="340">340</th><td><i>/*   501*/</i>    <i>/*SwitchOpcode*/</i> <var>16</var>, <a class="macro" href="#55" title="ISD::TargetConstantPool &amp; 255, unsigned(ISD::TargetConstantPool) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetConstantPool" title='llvm::ISD::TargetConstantPool' data-ref="llvm::ISD::TargetConstantPool" data-ref-filename="llvm..ISD..TargetConstantPool">TargetConstantPool</a>),<i>// -&gt;520</i></td></tr>
<tr><th id="341">341</th><td><i>/*   504*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="342">342</th><td><i>/*   505*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="343">343</th><td><i>/*   506*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_unindexedload</i></td></tr>
<tr><th id="344">344</th><td><i>/*   508*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>8</var>, <i>// Predicate_load</i></td></tr>
<tr><th id="345">345</th><td><i>/*   510*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="346">346</th><td><i>/*   512*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="347">347</th><td><i>/*   513*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDWCP_lru6 &amp; 255, unsigned(XCore::LDWCP_lru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDWCP_lru6" title='llvm::XCore::LDWCP_lru6' data-ref="llvm::XCore::LDWCP_lru6" data-ref-filename="llvm..XCore..LDWCP_lru6">LDWCP_lru6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="348">348</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="349">349</th><td>               <i>// Src: (ld:{ *:[i32] } (cprelwrapper:{ *:[iPTR] } (tconstpool:{ *:[iPTR] }):$b))&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 10</i></td></tr>
<tr><th id="350">350</th><td><i>               // Dst: (LDWCP_lru6:{ *:[i32] } (tconstpool:{ *:[i32] }):$b)</i></td></tr>
<tr><th id="351">351</th><td><i>/*   520*/</i>    <var>0</var>, <i>// EndSwitchOpcode</i></td></tr>
<tr><th id="352">352</th><td><i>/*   521*/</i>   <var>0</var>, <i>// EndSwitchOpcode</i></td></tr>
<tr><th id="353">353</th><td><i>/*   522*/</i>  <i>/*Scope*/</i> <var>121</var>, <i>/*-&gt;644*/</i></td></tr>
<tr><th id="354">354</th><td><i>/*   523*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $addr</i></td></tr>
<tr><th id="355">355</th><td><i>/*   524*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="356">356</th><td><i>/*   526*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_unindexedload</i></td></tr>
<tr><th id="357">357</th><td><i>/*   528*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="358">358</th><td><i>/*   530*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>14</var>, <i>/*-&gt;546*/</i> <i>// 4 children in Scope</i></td></tr>
<tr><th id="359">359</th><td><i>/*   532*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>8</var>, <i>// Predicate_load</i></td></tr>
<tr><th id="360">360</th><td><i>/*   534*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="361">361</th><td><i>/*   535*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var>, </td></tr>
<tr><th id="362">362</th><td><i>/*   538*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDW_2rus &amp; 255, unsigned(XCore::LDW_2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDW_2rus" title='llvm::XCore::LDW_2rus' data-ref="llvm::XCore::LDW_2rus" data-ref-filename="llvm..XCore..LDW_2rus">LDW_2rus</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="363">363</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="364">364</th><td>              <i>// Src: (ld:{ *:[i32] } GRRegs:{ *:[i32] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="365">365</th><td><i>              // Dst: (LDW_2rus:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, 0:{ *:[i32] })</i></td></tr>
<tr><th id="366">366</th><td><i>/*   546*/</i>   <i>/*Scope*/</i> <var>23</var>, <i>/*-&gt;570*/</i></td></tr>
<tr><th id="367">367</th><td><i>/*   547*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>9</var>, <i>// Predicate_zextload</i></td></tr>
<tr><th id="368">368</th><td><i>/*   549*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>10</var>, <i>// Predicate_zextloadi8</i></td></tr>
<tr><th id="369">369</th><td><i>/*   551*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="370">370</th><td><i>/*   552*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var>, </td></tr>
<tr><th id="371">371</th><td><i>/*   555*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::LDC_ru6 &amp; 255, unsigned(XCore::LDC_ru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDC_ru6" title='llvm::XCore::LDC_ru6' data-ref="llvm::XCore::LDC_ru6" data-ref-filename="llvm..XCore..LDC_ru6">LDC_ru6</a>), <var>0</var>,</td></tr>
<tr><th id="372">372</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>2</var>,  <i>// Results = #3</i></td></tr>
<tr><th id="373">373</th><td><i>/*   562*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LD8U_3r &amp; 255, unsigned(XCore::LD8U_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LD8U_3r" title='llvm::XCore::LD8U_3r' data-ref="llvm::XCore::LD8U_3r" data-ref-filename="llvm..XCore..LD8U_3r">LD8U_3r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="374">374</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="375">375</th><td>              <i>// Src: (ld:{ *:[i32] } GRRegs:{ *:[i32] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_zextload&gt;&gt;&lt;&lt;P:Predicate_zextloadi8&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="376">376</th><td><i>              // Dst: (LD8U_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, (LDC_ru6:{ *:[i32] } 0:{ *:[i32] }))</i></td></tr>
<tr><th id="377">377</th><td><i>/*   570*/</i>   <i>/*Scope*/</i> <var>23</var>, <i>/*-&gt;594*/</i></td></tr>
<tr><th id="378">378</th><td><i>/*   571*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_sextload</i></td></tr>
<tr><th id="379">379</th><td><i>/*   573*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_sextloadi16</i></td></tr>
<tr><th id="380">380</th><td><i>/*   575*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="381">381</th><td><i>/*   576*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var>, </td></tr>
<tr><th id="382">382</th><td><i>/*   579*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::LDC_ru6 &amp; 255, unsigned(XCore::LDC_ru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDC_ru6" title='llvm::XCore::LDC_ru6' data-ref="llvm::XCore::LDC_ru6" data-ref-filename="llvm..XCore..LDC_ru6">LDC_ru6</a>), <var>0</var>,</td></tr>
<tr><th id="383">383</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>2</var>,  <i>// Results = #3</i></td></tr>
<tr><th id="384">384</th><td><i>/*   586*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LD16S_3r &amp; 255, unsigned(XCore::LD16S_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LD16S_3r" title='llvm::XCore::LD16S_3r' data-ref="llvm::XCore::LD16S_3r" data-ref-filename="llvm..XCore..LD16S_3r">LD16S_3r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="385">385</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="386">386</th><td>              <i>// Src: (ld:{ *:[i32] } GRRegs:{ *:[i32] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_sextload&gt;&gt;&lt;&lt;P:Predicate_sextloadi16&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="387">387</th><td><i>              // Dst: (LD16S_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, (LDC_ru6:{ *:[i32] } 0:{ *:[i32] }))</i></td></tr>
<tr><th id="388">388</th><td><i>/*   594*/</i>   <i>/*Scope*/</i> <var>48</var>, <i>/*-&gt;643*/</i></td></tr>
<tr><th id="389">389</th><td><i>/*   595*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>7</var>, <i>// Predicate_extload</i></td></tr>
<tr><th id="390">390</th><td><i>/*   597*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>21</var>, <i>/*-&gt;620*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="391">391</th><td><i>/*   599*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>10</var>, <i>// Predicate_extloadi8</i></td></tr>
<tr><th id="392">392</th><td><i>/*   601*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="393">393</th><td><i>/*   602*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var>, </td></tr>
<tr><th id="394">394</th><td><i>/*   605*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::LDC_ru6 &amp; 255, unsigned(XCore::LDC_ru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDC_ru6" title='llvm::XCore::LDC_ru6' data-ref="llvm::XCore::LDC_ru6" data-ref-filename="llvm..XCore..LDC_ru6">LDC_ru6</a>), <var>0</var>,</td></tr>
<tr><th id="395">395</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>2</var>,  <i>// Results = #3</i></td></tr>
<tr><th id="396">396</th><td><i>/*   612*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LD8U_3r &amp; 255, unsigned(XCore::LD8U_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LD8U_3r" title='llvm::XCore::LD8U_3r' data-ref="llvm::XCore::LD8U_3r" data-ref-filename="llvm..XCore..LD8U_3r">LD8U_3r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="397">397</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="398">398</th><td>               <i>// Src: (ld:{ *:[i32] } GRRegs:{ *:[i32] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_extload&gt;&gt;&lt;&lt;P:Predicate_extloadi8&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="399">399</th><td><i>               // Dst: (LD8U_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, (LDC_ru6:{ *:[i32] } 0:{ *:[i32] }))</i></td></tr>
<tr><th id="400">400</th><td><i>/*   620*/</i>    <i>/*Scope*/</i> <var>21</var>, <i>/*-&gt;642*/</i></td></tr>
<tr><th id="401">401</th><td><i>/*   621*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_extloadi16</i></td></tr>
<tr><th id="402">402</th><td><i>/*   623*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="403">403</th><td><i>/*   624*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var>, </td></tr>
<tr><th id="404">404</th><td><i>/*   627*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::LDC_ru6 &amp; 255, unsigned(XCore::LDC_ru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDC_ru6" title='llvm::XCore::LDC_ru6' data-ref="llvm::XCore::LDC_ru6" data-ref-filename="llvm..XCore..LDC_ru6">LDC_ru6</a>), <var>0</var>,</td></tr>
<tr><th id="405">405</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>2</var>,  <i>// Results = #3</i></td></tr>
<tr><th id="406">406</th><td><i>/*   634*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LD16S_3r &amp; 255, unsigned(XCore::LD16S_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LD16S_3r" title='llvm::XCore::LD16S_3r' data-ref="llvm::XCore::LD16S_3r" data-ref-filename="llvm..XCore..LD16S_3r">LD16S_3r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="407">407</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="408">408</th><td>               <i>// Src: (ld:{ *:[i32] } GRRegs:{ *:[i32] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_extload&gt;&gt;&lt;&lt;P:Predicate_extloadi16&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="409">409</th><td><i>               // Dst: (LD16S_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, (LDC_ru6:{ *:[i32] } 0:{ *:[i32] }))</i></td></tr>
<tr><th id="410">410</th><td><i>/*   642*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="411">411</th><td><i>/*   643*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="412">412</th><td><i>/*   644*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="413">413</th><td><i>/*   645*/</i> <i>/*SwitchOpcode*/</i> <var>22</var>|<var>128</var>,<var>2</var><i>/*278*/</i>, <a class="macro" href="#55" title="ISD::STORE &amp; 255, unsigned(ISD::STORE) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::STORE" title='llvm::ISD::STORE' data-ref="llvm::ISD::STORE" data-ref-filename="llvm..ISD..STORE">STORE</a>),<i>// -&gt;927</i></td></tr>
<tr><th id="414">414</th><td><i>/*   649*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordMemRef" title='llvm::SelectionDAGISel::OPC_RecordMemRef' data-ref="llvm::SelectionDAGISel::OPC_RecordMemRef" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordMemRef">OPC_RecordMemRef</a>,</td></tr>
<tr><th id="415">415</th><td><i>/*   650*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'st' chained node</i></td></tr>
<tr><th id="416">416</th><td><i>/*   651*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $val</i></td></tr>
<tr><th id="417">417</th><td><i>/*   652*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="418">418</th><td><i>/*   654*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>101</var>, <i>/*-&gt;757*/</i> <i>// 4 children in Scope</i></td></tr>
<tr><th id="419">419</th><td><i>/*   656*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="420">420</th><td><i>/*   657*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::ADD &amp; 255, unsigned(ISD::ADD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ADD" title='llvm::ISD::ADD' data-ref="llvm::ISD::ADD" data-ref-filename="llvm..ISD..ADD">ADD</a>),</td></tr>
<tr><th id="421">421</th><td><i>/*   660*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>46</var>, <i>/*-&gt;708*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="422">422</th><td><i>/*   662*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #2 = $addr</i></td></tr>
<tr><th id="423">423</th><td><i>/*   663*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="424">424</th><td><i>/*   664*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::SHL &amp; 255, unsigned(ISD::SHL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SHL" title='llvm::ISD::SHL' data-ref="llvm::ISD::SHL" data-ref-filename="llvm..ISD..SHL">SHL</a>),</td></tr>
<tr><th id="425">425</th><td><i>/*   667*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #3 = $offset</i></td></tr>
<tr><th id="426">426</th><td><i>/*   668*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>19</var>, <i>/*-&gt;689*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="427">427</th><td><i>/*   670*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>1</var>, </td></tr>
<tr><th id="428">428</th><td><i>/*   672*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="429">429</th><td><i>/*   673*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="430">430</th><td><i>/*   674*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>11</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="431">431</th><td><i>/*   676*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>12</var>, <i>// Predicate_truncstore</i></td></tr>
<tr><th id="432">432</th><td><i>/*   678*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_truncstorei16</i></td></tr>
<tr><th id="433">433</th><td><i>/*   680*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="434">434</th><td><i>/*   681*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::ST16_l3r &amp; 255, unsigned(XCore::ST16_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ST16_l3r" title='llvm::XCore::ST16_l3r' data-ref="llvm::XCore::ST16_l3r" data-ref-filename="llvm..XCore..ST16_l3r">ST16_l3r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="435">435</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="436">436</th><td>               <i>// Src: (st GRRegs:{ *:[i32] }:$val, (add:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, (shl:{ *:[i32] } GRRegs:{ *:[i32] }:$offset, 1:{ *:[i32] })))&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_truncstore&gt;&gt;&lt;&lt;P:Predicate_truncstorei16&gt;&gt; - Complexity = 15</i></td></tr>
<tr><th id="437">437</th><td><i>               // Dst: (ST16_l3r GRRegs:{ *:[i32] }:$val, GRRegs:{ *:[i32] }:$addr, GRRegs:{ *:[i32] }:$offset)</i></td></tr>
<tr><th id="438">438</th><td><i>/*   689*/</i>    <i>/*Scope*/</i> <var>17</var>, <i>/*-&gt;707*/</i></td></tr>
<tr><th id="439">439</th><td><i>/*   690*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>2</var>, </td></tr>
<tr><th id="440">440</th><td><i>/*   692*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="441">441</th><td><i>/*   693*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="442">442</th><td><i>/*   694*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>11</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="443">443</th><td><i>/*   696*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>13</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="444">444</th><td><i>/*   698*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="445">445</th><td><i>/*   699*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::STW_l3r &amp; 255, unsigned(XCore::STW_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::STW_l3r" title='llvm::XCore::STW_l3r' data-ref="llvm::XCore::STW_l3r" data-ref-filename="llvm..XCore..STW_l3r">STW_l3r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="446">446</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="447">447</th><td>               <i>// Src: (st GRRegs:{ *:[i32] }:$val, (add:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, (shl:{ *:[i32] } GRRegs:{ *:[i32] }:$offset, 2:{ *:[i32] })))&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 15</i></td></tr>
<tr><th id="448">448</th><td><i>               // Dst: (STW_l3r GRRegs:{ *:[i32] }:$val, GRRegs:{ *:[i32] }:$addr, GRRegs:{ *:[i32] }:$offset)</i></td></tr>
<tr><th id="449">449</th><td><i>/*   707*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="450">450</th><td><i>/*   708*/</i>   <i>/*Scope*/</i> <var>47</var>, <i>/*-&gt;756*/</i></td></tr>
<tr><th id="451">451</th><td><i>/*   709*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="452">452</th><td><i>/*   710*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::SHL &amp; 255, unsigned(ISD::SHL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SHL" title='llvm::ISD::SHL' data-ref="llvm::ISD::SHL" data-ref-filename="llvm..ISD..SHL">SHL</a>),</td></tr>
<tr><th id="453">453</th><td><i>/*   713*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #2 = $offset</i></td></tr>
<tr><th id="454">454</th><td><i>/*   714*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>20</var>, <i>/*-&gt;736*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="455">455</th><td><i>/*   716*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>1</var>, </td></tr>
<tr><th id="456">456</th><td><i>/*   718*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="457">457</th><td><i>/*   719*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #3 = $addr</i></td></tr>
<tr><th id="458">458</th><td><i>/*   720*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="459">459</th><td><i>/*   721*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>11</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="460">460</th><td><i>/*   723*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>12</var>, <i>// Predicate_truncstore</i></td></tr>
<tr><th id="461">461</th><td><i>/*   725*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_truncstorei16</i></td></tr>
<tr><th id="462">462</th><td><i>/*   727*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="463">463</th><td><i>/*   728*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::ST16_l3r &amp; 255, unsigned(XCore::ST16_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ST16_l3r" title='llvm::XCore::ST16_l3r' data-ref="llvm::XCore::ST16_l3r" data-ref-filename="llvm..XCore..ST16_l3r">ST16_l3r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="464">464</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>1</var>, <var>3</var>, <var>2</var>, </td></tr>
<tr><th id="465">465</th><td>               <i>// Src: (st GRRegs:{ *:[i32] }:$val, (add:{ *:[i32] } (shl:{ *:[i32] } GRRegs:{ *:[i32] }:$offset, 1:{ *:[i32] }), GRRegs:{ *:[i32] }:$addr))&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_truncstore&gt;&gt;&lt;&lt;P:Predicate_truncstorei16&gt;&gt; - Complexity = 15</i></td></tr>
<tr><th id="466">466</th><td><i>               // Dst: (ST16_l3r GRRegs:{ *:[i32] }:$val, GRRegs:{ *:[i32] }:$addr, GRRegs:{ *:[i32] }:$offset)</i></td></tr>
<tr><th id="467">467</th><td><i>/*   736*/</i>    <i>/*Scope*/</i> <var>18</var>, <i>/*-&gt;755*/</i></td></tr>
<tr><th id="468">468</th><td><i>/*   737*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>2</var>, </td></tr>
<tr><th id="469">469</th><td><i>/*   739*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="470">470</th><td><i>/*   740*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #3 = $addr</i></td></tr>
<tr><th id="471">471</th><td><i>/*   741*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="472">472</th><td><i>/*   742*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>11</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="473">473</th><td><i>/*   744*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>13</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="474">474</th><td><i>/*   746*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="475">475</th><td><i>/*   747*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::STW_l3r &amp; 255, unsigned(XCore::STW_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::STW_l3r" title='llvm::XCore::STW_l3r' data-ref="llvm::XCore::STW_l3r" data-ref-filename="llvm..XCore..STW_l3r">STW_l3r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="476">476</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>1</var>, <var>3</var>, <var>2</var>, </td></tr>
<tr><th id="477">477</th><td>               <i>// Src: (st GRRegs:{ *:[i32] }:$val, (add:{ *:[i32] } (shl:{ *:[i32] } GRRegs:{ *:[i32] }:$offset, 2:{ *:[i32] }), GRRegs:{ *:[i32] }:$addr))&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 15</i></td></tr>
<tr><th id="478">478</th><td><i>               // Dst: (STW_l3r GRRegs:{ *:[i32] }:$val, GRRegs:{ *:[i32] }:$addr, GRRegs:{ *:[i32] }:$offset)</i></td></tr>
<tr><th id="479">479</th><td><i>/*   755*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="480">480</th><td><i>/*   756*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="481">481</th><td><i>/*   757*/</i>  <i>/*Scope*/</i> <var>19</var>, <i>/*-&gt;777*/</i></td></tr>
<tr><th id="482">482</th><td><i>/*   758*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $addr</i></td></tr>
<tr><th id="483">483</th><td><i>/*   759*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="484">484</th><td><i>/*   761*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>11</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="485">485</th><td><i>/*   763*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>13</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="486">486</th><td><i>/*   765*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRspii:$addr #3 #4</i></td></tr>
<tr><th id="487">487</th><td><i>/*   768*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="488">488</th><td><i>/*   769*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::STWFI &amp; 255, unsigned(XCore::STWFI) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::STWFI" title='llvm::XCore::STWFI' data-ref="llvm::XCore::STWFI" data-ref-filename="llvm..XCore..STWFI">STWFI</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="489">489</th><td>                 <var>3</var><i>/*#Ops*/</i>, <var>1</var>, <var>3</var>, <var>4</var>, </td></tr>
<tr><th id="490">490</th><td>             <i>// Src: (st GRRegs:{ *:[i32] }:$src, ADDRspii:{ *:[i32] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="491">491</th><td><i>             // Dst: (STWFI GRRegs:{ *:[i32] }:$src, ADDRspii:{ *:[i32] }:$addr)</i></td></tr>
<tr><th id="492">492</th><td><i>/*   777*/</i>  <i>/*Scope*/</i> <var>76</var>, <i>/*-&gt;854*/</i></td></tr>
<tr><th id="493">493</th><td><i>/*   778*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="494">494</th><td><i>/*   779*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchOpcode" title='llvm::SelectionDAGISel::OPC_SwitchOpcode' data-ref="llvm::SelectionDAGISel::OPC_SwitchOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchOpcode">OPC_SwitchOpcode</a> <i>/*2 cases */</i>, <var>48</var>, <a class="macro" href="#55" title="ISD::ADD &amp; 255, unsigned(ISD::ADD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ADD" title='llvm::ISD::ADD' data-ref="llvm::ISD::ADD" data-ref-filename="llvm..ISD..ADD">ADD</a>),<i>// -&gt;831</i></td></tr>
<tr><th id="495">495</th><td><i>/*   783*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #2 = $addr</i></td></tr>
<tr><th id="496">496</th><td><i>/*   784*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #3 = $offset</i></td></tr>
<tr><th id="497">497</th><td><i>/*   785*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>26</var>, <i>/*-&gt;813*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="498">498</th><td><i>/*   787*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="499">499</th><td><i>/*   788*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="500">500</th><td><i>/*   791*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>1</var>, <i>// Predicate_immUs4</i></td></tr>
<tr><th id="501">501</th><td><i>/*   793*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="502">502</th><td><i>/*   794*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="503">503</th><td><i>/*   795*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>11</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="504">504</th><td><i>/*   797*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>13</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="505">505</th><td><i>/*   799*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="506">506</th><td><i>/*   800*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>3</var>,</td></tr>
<tr><th id="507">507</th><td><i>/*   802*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>0</var>, <var>4</var>, <i>// div4_xform</i></td></tr>
<tr><th id="508">508</th><td><i>/*   805*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::STW_2rus &amp; 255, unsigned(XCore::STW_2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::STW_2rus" title='llvm::XCore::STW_2rus' data-ref="llvm::XCore::STW_2rus" data-ref-filename="llvm..XCore..STW_2rus">STW_2rus</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="509">509</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, <var>5</var>, </td></tr>
<tr><th id="510">510</th><td>               <i>// Src: (st GRRegs:{ *:[i32] }:$val, (add:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUs4&gt;&gt;:$offset))&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 11</i></td></tr>
<tr><th id="511">511</th><td><i>               // Dst: (STW_2rus GRRegs:{ *:[i32] }:$val, GRRegs:{ *:[i32] }:$addr, (div4_xform:{ *:[i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUs4&gt;&gt;:$offset))</i></td></tr>
<tr><th id="512">512</th><td><i>/*   813*/</i>    <i>/*Scope*/</i> <var>16</var>, <i>/*-&gt;830*/</i></td></tr>
<tr><th id="513">513</th><td><i>/*   814*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="514">514</th><td><i>/*   815*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>11</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="515">515</th><td><i>/*   817*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>12</var>, <i>// Predicate_truncstore</i></td></tr>
<tr><th id="516">516</th><td><i>/*   819*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>10</var>, <i>// Predicate_truncstorei8</i></td></tr>
<tr><th id="517">517</th><td><i>/*   821*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="518">518</th><td><i>/*   822*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::ST8_l3r &amp; 255, unsigned(XCore::ST8_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ST8_l3r" title='llvm::XCore::ST8_l3r' data-ref="llvm::XCore::ST8_l3r" data-ref-filename="llvm..XCore..ST8_l3r">ST8_l3r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="519">519</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="520">520</th><td>               <i>// Src: (st GRRegs:{ *:[i32] }:$val, (add:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, GRRegs:{ *:[i32] }:$offset))&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_truncstore&gt;&gt;&lt;&lt;P:Predicate_truncstorei8&gt;&gt; - Complexity = 7</i></td></tr>
<tr><th id="521">521</th><td><i>               // Dst: (ST8_l3r GRRegs:{ *:[i32] }:$val, GRRegs:{ *:[i32] }:$addr, GRRegs:{ *:[i32] }:$offset)</i></td></tr>
<tr><th id="522">522</th><td><i>/*   830*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="523">523</th><td><i>/*   831*/</i>   <i>/*SwitchOpcode*/</i> <var>19</var>, <a class="macro" href="#55" title="XCoreISD::DPRelativeWrapper &amp; 255, unsigned(XCoreISD::DPRelativeWrapper) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCoreISD::<a class="enum" href="../../../../llvm/lib/Target/XCore/XCoreISelLowering.h.html#llvm::XCoreISD::DPRelativeWrapper" title='llvm::XCoreISD::DPRelativeWrapper' data-ref="llvm::XCoreISD::DPRelativeWrapper" data-ref-filename="llvm..XCoreISD..DPRelativeWrapper">DPRelativeWrapper</a>),<i>// -&gt;853</i></td></tr>
<tr><th id="524">524</th><td><i>/*   834*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #2 = $b</i></td></tr>
<tr><th id="525">525</th><td><i>/*   835*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="526">526</th><td><i>/*   836*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetGlobalAddress &amp; 255, unsigned(ISD::TargetGlobalAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalAddress" title='llvm::ISD::TargetGlobalAddress' data-ref="llvm::ISD::TargetGlobalAddress" data-ref-filename="llvm..ISD..TargetGlobalAddress">TargetGlobalAddress</a>),</td></tr>
<tr><th id="527">527</th><td><i>/*   839*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="528">528</th><td><i>/*   840*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="529">529</th><td><i>/*   841*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>11</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="530">530</th><td><i>/*   843*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>13</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="531">531</th><td><i>/*   845*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="532">532</th><td><i>/*   846*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::STWDP_lru6 &amp; 255, unsigned(XCore::STWDP_lru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::STWDP_lru6" title='llvm::XCore::STWDP_lru6' data-ref="llvm::XCore::STWDP_lru6" data-ref-filename="llvm..XCore..STWDP_lru6">STWDP_lru6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="533">533</th><td>                  <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="534">534</th><td>              <i>// Src: (st RRegs:{ *:[i32] }:$a, (dprelwrapper:{ *:[iPTR] } (tglobaladdr:{ *:[iPTR] }):$b))&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 10</i></td></tr>
<tr><th id="535">535</th><td><i>              // Dst: (STWDP_lru6 RRegs:{ *:[i32] }:$a, (tglobaladdr:{ *:[i32] }):$b)</i></td></tr>
<tr><th id="536">536</th><td><i>/*   853*/</i>   <var>0</var>, <i>// EndSwitchOpcode</i></td></tr>
<tr><th id="537">537</th><td><i>/*   854*/</i>  <i>/*Scope*/</i> <var>71</var>, <i>/*-&gt;926*/</i></td></tr>
<tr><th id="538">538</th><td><i>/*   855*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $addr</i></td></tr>
<tr><th id="539">539</th><td><i>/*   856*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="540">540</th><td><i>/*   858*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>11</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="541">541</th><td><i>/*   860*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>14</var>, <i>/*-&gt;876*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="542">542</th><td><i>/*   862*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>13</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="543">543</th><td><i>/*   864*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="544">544</th><td><i>/*   865*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var>, </td></tr>
<tr><th id="545">545</th><td><i>/*   868*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::STW_2rus &amp; 255, unsigned(XCore::STW_2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::STW_2rus" title='llvm::XCore::STW_2rus' data-ref="llvm::XCore::STW_2rus" data-ref-filename="llvm..XCore..STW_2rus">STW_2rus</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="546">546</th><td>                  <var>3</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="547">547</th><td>              <i>// Src: (st GRRegs:{ *:[i32] }:$val, GRRegs:{ *:[i32] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="548">548</th><td><i>              // Dst: (STW_2rus GRRegs:{ *:[i32] }:$val, GRRegs:{ *:[i32] }:$addr, 0:{ *:[i32] })</i></td></tr>
<tr><th id="549">549</th><td><i>/*   876*/</i>   <i>/*Scope*/</i> <var>48</var>, <i>/*-&gt;925*/</i></td></tr>
<tr><th id="550">550</th><td><i>/*   877*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>12</var>, <i>// Predicate_truncstore</i></td></tr>
<tr><th id="551">551</th><td><i>/*   879*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>21</var>, <i>/*-&gt;902*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="552">552</th><td><i>/*   881*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>10</var>, <i>// Predicate_truncstorei8</i></td></tr>
<tr><th id="553">553</th><td><i>/*   883*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="554">554</th><td><i>/*   884*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var>, </td></tr>
<tr><th id="555">555</th><td><i>/*   887*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::LDC_ru6 &amp; 255, unsigned(XCore::LDC_ru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDC_ru6" title='llvm::XCore::LDC_ru6' data-ref="llvm::XCore::LDC_ru6" data-ref-filename="llvm..XCore..LDC_ru6">LDC_ru6</a>), <var>0</var>,</td></tr>
<tr><th id="556">556</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>3</var>,  <i>// Results = #4</i></td></tr>
<tr><th id="557">557</th><td><i>/*   894*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::ST8_l3r &amp; 255, unsigned(XCore::ST8_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ST8_l3r" title='llvm::XCore::ST8_l3r' data-ref="llvm::XCore::ST8_l3r" data-ref-filename="llvm..XCore..ST8_l3r">ST8_l3r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="558">558</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, <var>4</var>, </td></tr>
<tr><th id="559">559</th><td>               <i>// Src: (st GRRegs:{ *:[i32] }:$val, GRRegs:{ *:[i32] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_truncstore&gt;&gt;&lt;&lt;P:Predicate_truncstorei8&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="560">560</th><td><i>               // Dst: (ST8_l3r GRRegs:{ *:[i32] }:$val, GRRegs:{ *:[i32] }:$addr, (LDC_ru6:{ *:[i32] } 0:{ *:[i32] }))</i></td></tr>
<tr><th id="561">561</th><td><i>/*   902*/</i>    <i>/*Scope*/</i> <var>21</var>, <i>/*-&gt;924*/</i></td></tr>
<tr><th id="562">562</th><td><i>/*   903*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_truncstorei16</i></td></tr>
<tr><th id="563">563</th><td><i>/*   905*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="564">564</th><td><i>/*   906*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var>, </td></tr>
<tr><th id="565">565</th><td><i>/*   909*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::LDC_ru6 &amp; 255, unsigned(XCore::LDC_ru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDC_ru6" title='llvm::XCore::LDC_ru6' data-ref="llvm::XCore::LDC_ru6" data-ref-filename="llvm..XCore..LDC_ru6">LDC_ru6</a>), <var>0</var>,</td></tr>
<tr><th id="566">566</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>3</var>,  <i>// Results = #4</i></td></tr>
<tr><th id="567">567</th><td><i>/*   916*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::ST16_l3r &amp; 255, unsigned(XCore::ST16_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ST16_l3r" title='llvm::XCore::ST16_l3r' data-ref="llvm::XCore::ST16_l3r" data-ref-filename="llvm..XCore..ST16_l3r">ST16_l3r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="568">568</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, <var>4</var>, </td></tr>
<tr><th id="569">569</th><td>               <i>// Src: (st GRRegs:{ *:[i32] }:$val, GRRegs:{ *:[i32] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_truncstore&gt;&gt;&lt;&lt;P:Predicate_truncstorei16&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="570">570</th><td><i>               // Dst: (ST16_l3r GRRegs:{ *:[i32] }:$val, GRRegs:{ *:[i32] }:$addr, (LDC_ru6:{ *:[i32] } 0:{ *:[i32] }))</i></td></tr>
<tr><th id="571">571</th><td><i>/*   924*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="572">572</th><td><i>/*   925*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="573">573</th><td><i>/*   926*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="574">574</th><td><i>/*   927*/</i> <i>/*SwitchOpcode*/</i> <var>81</var>, <a class="macro" href="#55" title="ISD::SRA &amp; 255, unsigned(ISD::SRA) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SRA" title='llvm::ISD::SRA' data-ref="llvm::ISD::SRA" data-ref-filename="llvm..ISD..SRA">SRA</a>),<i>// -&gt;1011</i></td></tr>
<tr><th id="575">575</th><td><i>/*   930*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>29</var>, <i>/*-&gt;961*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="576">576</th><td><i>/*   932*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="577">577</th><td><i>/*   933*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::SHL &amp; 255, unsigned(ISD::SHL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SHL" title='llvm::ISD::SHL' data-ref="llvm::ISD::SHL" data-ref-filename="llvm..ISD..SHL">SHL</a>),</td></tr>
<tr><th id="578">578</th><td><i>/*   936*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="579">579</th><td><i>/*   937*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $imm</i></td></tr>
<tr><th id="580">580</th><td><i>/*   938*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="581">581</th><td><i>/*   939*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="582">582</th><td><i>/*   942*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>14</var>, <i>// Predicate_immBpwSubBitp</i></td></tr>
<tr><th id="583">583</th><td><i>/*   944*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="584">584</th><td><i>/*   945*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="585">585</th><td><i>/*   946*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Same" title='llvm::SelectionDAGISel::OPC_CheckChild1Same' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Same" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Same">OPC_CheckChild1Same</a>, <var>1</var>,</td></tr>
<tr><th id="586">586</th><td><i>/*   948*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="587">587</th><td><i>/*   950*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>3</var>, <var>2</var>, <i>// bpwsub_xform</i></td></tr>
<tr><th id="588">588</th><td><i>/*   953*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SEXT_rus &amp; 255, unsigned(XCore::SEXT_rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SEXT_rus" title='llvm::XCore::SEXT_rus' data-ref="llvm::XCore::SEXT_rus" data-ref-filename="llvm..XCore..SEXT_rus">SEXT_rus</a>), <var>0</var>,</td></tr>
<tr><th id="589">589</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>3</var>, </td></tr>
<tr><th id="590">590</th><td>             <i>// Src: (sra:{ *:[i32] } (shl:{ *:[i32] } GRRegs:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immBpwSubBitp&gt;&gt;:$imm), (imm:{ *:[i32] })&lt;&lt;P:Predicate_immBpwSubBitp&gt;&gt;:$imm) - Complexity = 14</i></td></tr>
<tr><th id="591">591</th><td><i>             // Dst: (SEXT_rus:{ *:[i32] } GRRegs:{ *:[i32] }:$src, (bpwsub_xform:{ *:[i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immBpwSubBitp&gt;&gt;:$imm))</i></td></tr>
<tr><th id="592">592</th><td><i>/*   961*/</i>  <i>/*Scope*/</i> <var>48</var>, <i>/*-&gt;1010*/</i></td></tr>
<tr><th id="593">593</th><td><i>/*   962*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="594">594</th><td><i>/*   963*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>13</var>, <i>/*-&gt;978*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="595">595</th><td><i>/*   965*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>31</var>, </td></tr>
<tr><th id="596">596</th><td><i>/*   967*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>32</var>, </td></tr>
<tr><th id="597">597</th><td><i>/*   970*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::ASHR_l2rus &amp; 255, unsigned(XCore::ASHR_l2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ASHR_l2rus" title='llvm::XCore::ASHR_l2rus' data-ref="llvm::XCore::ASHR_l2rus" data-ref-filename="llvm..XCore..ASHR_l2rus">ASHR_l2rus</a>), <var>0</var>,</td></tr>
<tr><th id="598">598</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="599">599</th><td>              <i>// Src: (sra:{ *:[i32] } GRRegs:{ *:[i32] }:$src, 31:{ *:[i32] }) - Complexity = 8</i></td></tr>
<tr><th id="600">600</th><td><i>              // Dst: (ASHR_l2rus:{ *:[i32] } GRRegs:{ *:[i32] }:$src, 32:{ *:[i32] })</i></td></tr>
<tr><th id="601">601</th><td><i>/*   978*/</i>   <i>/*Scope*/</i> <var>30</var>, <i>/*-&gt;1009*/</i></td></tr>
<tr><th id="602">602</th><td><i>/*   979*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $c</i></td></tr>
<tr><th id="603">603</th><td><i>/*   980*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>17</var>, <i>/*-&gt;999*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="604">604</th><td><i>/*   982*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="605">605</th><td><i>/*   983*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="606">606</th><td><i>/*   986*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>15</var>, <i>// Predicate_immBitp</i></td></tr>
<tr><th id="607">607</th><td><i>/*   988*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="608">608</th><td><i>/*   989*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="609">609</th><td><i>/*   991*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::ASHR_l2rus &amp; 255, unsigned(XCore::ASHR_l2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ASHR_l2rus" title='llvm::XCore::ASHR_l2rus' data-ref="llvm::XCore::ASHR_l2rus" data-ref-filename="llvm..XCore..ASHR_l2rus">ASHR_l2rus</a>), <var>0</var>,</td></tr>
<tr><th id="610">610</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="611">611</th><td>               <i>// Src: (sra:{ *:[i32] } GRRegs:{ *:[i32] }:$b, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immBitp&gt;&gt;:$c) - Complexity = 7</i></td></tr>
<tr><th id="612">612</th><td><i>               // Dst: (ASHR_l2rus:{ *:[i32] } GRRegs:{ *:[i32] }:$b, (imm:{ *:[i32] }):$c)</i></td></tr>
<tr><th id="613">613</th><td><i>/*   999*/</i>    <i>/*Scope*/</i> <var>8</var>, <i>/*-&gt;1008*/</i></td></tr>
<tr><th id="614">614</th><td><i>/*  1000*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::ASHR_l3r &amp; 255, unsigned(XCore::ASHR_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ASHR_l3r" title='llvm::XCore::ASHR_l3r' data-ref="llvm::XCore::ASHR_l3r" data-ref-filename="llvm..XCore..ASHR_l3r">ASHR_l3r</a>), <var>0</var>,</td></tr>
<tr><th id="615">615</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="616">616</th><td>               <i>// Src: (sra:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c) - Complexity = 3</i></td></tr>
<tr><th id="617">617</th><td><i>               // Dst: (ASHR_l3r:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c)</i></td></tr>
<tr><th id="618">618</th><td><i>/*  1008*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="619">619</th><td><i>/*  1009*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="620">620</th><td><i>/*  1010*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="621">621</th><td><i>/*  1011*/</i> <i>/*SwitchOpcode*/</i> <var>87</var>|<var>128</var>,<var>4</var><i>/*599*/</i>, <a class="macro" href="#55" title="ISD::INTRINSIC_VOID &amp; 255, unsigned(ISD::INTRINSIC_VOID) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::INTRINSIC_VOID" title='llvm::ISD::INTRINSIC_VOID' data-ref="llvm::ISD::INTRINSIC_VOID" data-ref-filename="llvm..ISD..INTRINSIC_VOID">INTRINSIC_VOID</a>),<i>// -&gt;1614</i></td></tr>
<tr><th id="622">622</th><td><i>/*  1015*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'intrinsic_void' chained node</i></td></tr>
<tr><th id="623">623</th><td><i>/*  1016*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>53</var>, <i>/*-&gt;1071*/</i> <i>// 30 children in Scope</i></td></tr>
<tr><th id="624">624</th><td><i>/*  1018*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>46</var>|<var>128</var>,<var>77</var><i>/*9902*/</i>, </td></tr>
<tr><th id="625">625</th><td><i>/*  1021*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $a</i></td></tr>
<tr><th id="626">626</th><td><i>/*  1022*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="627">627</th><td><i>/*  1024*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #2 = $b</i></td></tr>
<tr><th id="628">628</th><td><i>/*  1025*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>34</var>, <i>/*-&gt;1061*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="629">629</th><td><i>/*  1027*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild3" title='llvm::SelectionDAGISel::OPC_MoveChild3' data-ref="llvm::SelectionDAGISel::OPC_MoveChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild3">OPC_MoveChild3</a>,</td></tr>
<tr><th id="630">630</th><td><i>/*  1028*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="631">631</th><td><i>/*  1031*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>13</var>, <i>/*-&gt;1046*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="632">632</th><td><i>/*  1033*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>16</var>, <i>// Predicate_immU6</i></td></tr>
<tr><th id="633">633</th><td><i>/*  1035*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="634">634</th><td><i>/*  1036*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="635">635</th><td><i>/*  1037*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="636">636</th><td><i>/*  1039*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::SETC_ru6 &amp; 255, unsigned(XCore::SETC_ru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SETC_ru6" title='llvm::XCore::SETC_ru6' data-ref="llvm::XCore::SETC_ru6" data-ref-filename="llvm..XCore..SETC_ru6">SETC_ru6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="637">637</th><td>                   <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="638">638</th><td>               <i>// Src: (intrinsic_void 9902:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$a, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immU6&gt;&gt;:$b) - Complexity = 12</i></td></tr>
<tr><th id="639">639</th><td><i>               // Dst: (SETC_ru6 GRRegs:{ *:[i32] }:$a, (imm:{ *:[i32] }):$b)</i></td></tr>
<tr><th id="640">640</th><td><i>/*  1046*/</i>    <i>/*Scope*/</i> <var>13</var>, <i>/*-&gt;1060*/</i></td></tr>
<tr><th id="641">641</th><td><i>/*  1047*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>17</var>, <i>// Predicate_immU16</i></td></tr>
<tr><th id="642">642</th><td><i>/*  1049*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="643">643</th><td><i>/*  1050*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="644">644</th><td><i>/*  1051*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="645">645</th><td><i>/*  1053*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::SETC_lru6 &amp; 255, unsigned(XCore::SETC_lru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SETC_lru6" title='llvm::XCore::SETC_lru6' data-ref="llvm::XCore::SETC_lru6" data-ref-filename="llvm..XCore..SETC_lru6">SETC_lru6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="646">646</th><td>                   <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="647">647</th><td>               <i>// Src: (intrinsic_void 9902:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$a, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immU16&gt;&gt;:$b) - Complexity = 12</i></td></tr>
<tr><th id="648">648</th><td><i>               // Dst: (SETC_lru6 GRRegs:{ *:[i32] }:$a, (imm:{ *:[i32] }):$b)</i></td></tr>
<tr><th id="649">649</th><td><i>/*  1060*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="650">650</th><td><i>/*  1061*/</i>   <i>/*Scope*/</i> <var>8</var>, <i>/*-&gt;1070*/</i></td></tr>
<tr><th id="651">651</th><td><i>/*  1062*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="652">652</th><td><i>/*  1063*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::SETC_l2r &amp; 255, unsigned(XCore::SETC_l2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SETC_l2r" title='llvm::XCore::SETC_l2r' data-ref="llvm::XCore::SETC_l2r" data-ref-filename="llvm..XCore..SETC_l2r">SETC_l2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="653">653</th><td>                  <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="654">654</th><td>              <i>// Src: (intrinsic_void 9902:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$r, GRRegs:{ *:[i32] }:$val) - Complexity = 8</i></td></tr>
<tr><th id="655">655</th><td><i>              // Dst: (SETC_l2r GRRegs:{ *:[i32] }:$r, GRRegs:{ *:[i32] }:$val)</i></td></tr>
<tr><th id="656">656</th><td><i>/*  1070*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="657">657</th><td><i>/*  1071*/</i>  <i>/*Scope*/</i> <var>36</var>, <i>/*-&gt;1108*/</i></td></tr>
<tr><th id="658">658</th><td><i>/*  1072*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>54</var>|<var>128</var>,<var>77</var><i>/*9910*/</i>, </td></tr>
<tr><th id="659">659</th><td><i>/*  1075*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $a</i></td></tr>
<tr><th id="660">660</th><td><i>/*  1076*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="661">661</th><td><i>/*  1077*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="662">662</th><td><i>/*  1080*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;1094*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="663">663</th><td><i>/*  1082*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>16</var>, <i>// Predicate_immU6</i></td></tr>
<tr><th id="664">664</th><td><i>/*  1084*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="665">665</th><td><i>/*  1085*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="666">666</th><td><i>/*  1086*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="667">667</th><td><i>/*  1088*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::SETSR_u6 &amp; 255, unsigned(XCore::SETSR_u6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SETSR_u6" title='llvm::XCore::SETSR_u6' data-ref="llvm::XCore::SETSR_u6" data-ref-filename="llvm..XCore..SETSR_u6">SETSR_u6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="668">668</th><td>                  <var>1</var><i>/*#Ops*/</i>, <var>2</var>, </td></tr>
<tr><th id="669">669</th><td>              <i>// Src: (intrinsic_void 9910:{ *:[iPTR] }, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immU6&gt;&gt;:$a) - Complexity = 12</i></td></tr>
<tr><th id="670">670</th><td><i>              // Dst: (SETSR_u6 (imm:{ *:[i32] }):$a)</i></td></tr>
<tr><th id="671">671</th><td><i>/*  1094*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1107*/</i></td></tr>
<tr><th id="672">672</th><td><i>/*  1095*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>17</var>, <i>// Predicate_immU16</i></td></tr>
<tr><th id="673">673</th><td><i>/*  1097*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="674">674</th><td><i>/*  1098*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="675">675</th><td><i>/*  1099*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="676">676</th><td><i>/*  1101*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::SETSR_lu6 &amp; 255, unsigned(XCore::SETSR_lu6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SETSR_lu6" title='llvm::XCore::SETSR_lu6' data-ref="llvm::XCore::SETSR_lu6" data-ref-filename="llvm..XCore..SETSR_lu6">SETSR_lu6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="677">677</th><td>                  <var>1</var><i>/*#Ops*/</i>, <var>2</var>, </td></tr>
<tr><th id="678">678</th><td>              <i>// Src: (intrinsic_void 9910:{ *:[iPTR] }, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immU16&gt;&gt;:$a) - Complexity = 12</i></td></tr>
<tr><th id="679">679</th><td><i>              // Dst: (SETSR_lu6 (imm:{ *:[i32] }):$a)</i></td></tr>
<tr><th id="680">680</th><td><i>/*  1107*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="681">681</th><td><i>/*  1108*/</i>  <i>/*Scope*/</i> <var>36</var>, <i>/*-&gt;1145*/</i></td></tr>
<tr><th id="682">682</th><td><i>/*  1109*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>16</var>|<var>128</var>,<var>77</var><i>/*9872*/</i>, </td></tr>
<tr><th id="683">683</th><td><i>/*  1112*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $a</i></td></tr>
<tr><th id="684">684</th><td><i>/*  1113*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="685">685</th><td><i>/*  1114*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="686">686</th><td><i>/*  1117*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;1131*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="687">687</th><td><i>/*  1119*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>16</var>, <i>// Predicate_immU6</i></td></tr>
<tr><th id="688">688</th><td><i>/*  1121*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="689">689</th><td><i>/*  1122*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="690">690</th><td><i>/*  1123*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="691">691</th><td><i>/*  1125*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::CLRSR_u6 &amp; 255, unsigned(XCore::CLRSR_u6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::CLRSR_u6" title='llvm::XCore::CLRSR_u6' data-ref="llvm::XCore::CLRSR_u6" data-ref-filename="llvm..XCore..CLRSR_u6">CLRSR_u6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="692">692</th><td>                  <var>1</var><i>/*#Ops*/</i>, <var>2</var>, </td></tr>
<tr><th id="693">693</th><td>              <i>// Src: (intrinsic_void 9872:{ *:[iPTR] }, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immU6&gt;&gt;:$a) - Complexity = 12</i></td></tr>
<tr><th id="694">694</th><td><i>              // Dst: (CLRSR_u6 (imm:{ *:[i32] }):$a)</i></td></tr>
<tr><th id="695">695</th><td><i>/*  1131*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1144*/</i></td></tr>
<tr><th id="696">696</th><td><i>/*  1132*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>17</var>, <i>// Predicate_immU16</i></td></tr>
<tr><th id="697">697</th><td><i>/*  1134*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="698">698</th><td><i>/*  1135*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="699">699</th><td><i>/*  1136*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="700">700</th><td><i>/*  1138*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::CLRSR_lu6 &amp; 255, unsigned(XCore::CLRSR_lu6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::CLRSR_lu6" title='llvm::XCore::CLRSR_lu6' data-ref="llvm::XCore::CLRSR_lu6" data-ref-filename="llvm..XCore..CLRSR_lu6">CLRSR_lu6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="701">701</th><td>                  <var>1</var><i>/*#Ops*/</i>, <var>2</var>, </td></tr>
<tr><th id="702">702</th><td>              <i>// Src: (intrinsic_void 9872:{ *:[iPTR] }, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immU16&gt;&gt;:$a) - Complexity = 12</i></td></tr>
<tr><th id="703">703</th><td><i>              // Dst: (CLRSR_lu6 (imm:{ *:[i32] }):$a)</i></td></tr>
<tr><th id="704">704</th><td><i>/*  1144*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="705">705</th><td><i>/*  1145*/</i>  <i>/*Scope*/</i> <var>36</var>, <i>/*-&gt;1182*/</i></td></tr>
<tr><th id="706">706</th><td><i>/*  1146*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>42</var>|<var>128</var>,<var>77</var><i>/*9898*/</i>, </td></tr>
<tr><th id="707">707</th><td><i>/*  1149*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $r</i></td></tr>
<tr><th id="708">708</th><td><i>/*  1150*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="709">709</th><td><i>/*  1152*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #2 = $val</i></td></tr>
<tr><th id="710">710</th><td><i>/*  1153*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>17</var>, <i>/*-&gt;1172*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="711">711</th><td><i>/*  1155*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild3" title='llvm::SelectionDAGISel::OPC_MoveChild3' data-ref="llvm::SelectionDAGISel::OPC_MoveChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild3">OPC_MoveChild3</a>,</td></tr>
<tr><th id="712">712</th><td><i>/*  1156*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="713">713</th><td><i>/*  1159*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>0</var>, <i>// Predicate_immUs</i></td></tr>
<tr><th id="714">714</th><td><i>/*  1161*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="715">715</th><td><i>/*  1162*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="716">716</th><td><i>/*  1163*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="717">717</th><td><i>/*  1165*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::OUTCT_rus &amp; 255, unsigned(XCore::OUTCT_rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::OUTCT_rus" title='llvm::XCore::OUTCT_rus' data-ref="llvm::XCore::OUTCT_rus" data-ref-filename="llvm..XCore..OUTCT_rus">OUTCT_rus</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="718">718</th><td>                  <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="719">719</th><td>              <i>// Src: (intrinsic_void 9898:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$r, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUs&gt;&gt;:$val) - Complexity = 12</i></td></tr>
<tr><th id="720">720</th><td><i>              // Dst: (OUTCT_rus GRRegs:{ *:[i32] }:$r, (imm:{ *:[i32] }):$val)</i></td></tr>
<tr><th id="721">721</th><td><i>/*  1172*/</i>   <i>/*Scope*/</i> <var>8</var>, <i>/*-&gt;1181*/</i></td></tr>
<tr><th id="722">722</th><td><i>/*  1173*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="723">723</th><td><i>/*  1174*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::OUTCT_2r &amp; 255, unsigned(XCore::OUTCT_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::OUTCT_2r" title='llvm::XCore::OUTCT_2r' data-ref="llvm::XCore::OUTCT_2r" data-ref-filename="llvm..XCore..OUTCT_2r">OUTCT_2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="724">724</th><td>                  <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="725">725</th><td>              <i>// Src: (intrinsic_void 9898:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$r, GRRegs:{ *:[i32] }:$val) - Complexity = 8</i></td></tr>
<tr><th id="726">726</th><td><i>              // Dst: (OUTCT_2r GRRegs:{ *:[i32] }:$r, GRRegs:{ *:[i32] }:$val)</i></td></tr>
<tr><th id="727">727</th><td><i>/*  1181*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="728">728</th><td><i>/*  1182*/</i>  <i>/*Scope*/</i> <var>36</var>, <i>/*-&gt;1219*/</i></td></tr>
<tr><th id="729">729</th><td><i>/*  1183*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>13</var>|<var>128</var>,<var>77</var><i>/*9869*/</i>, </td></tr>
<tr><th id="730">730</th><td><i>/*  1186*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $r</i></td></tr>
<tr><th id="731">731</th><td><i>/*  1187*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="732">732</th><td><i>/*  1189*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #2 = $val</i></td></tr>
<tr><th id="733">733</th><td><i>/*  1190*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>17</var>, <i>/*-&gt;1209*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="734">734</th><td><i>/*  1192*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild3" title='llvm::SelectionDAGISel::OPC_MoveChild3' data-ref="llvm::SelectionDAGISel::OPC_MoveChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild3">OPC_MoveChild3</a>,</td></tr>
<tr><th id="735">735</th><td><i>/*  1193*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="736">736</th><td><i>/*  1196*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>0</var>, <i>// Predicate_immUs</i></td></tr>
<tr><th id="737">737</th><td><i>/*  1198*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="738">738</th><td><i>/*  1199*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="739">739</th><td><i>/*  1200*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="740">740</th><td><i>/*  1202*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::CHKCT_rus &amp; 255, unsigned(XCore::CHKCT_rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::CHKCT_rus" title='llvm::XCore::CHKCT_rus' data-ref="llvm::XCore::CHKCT_rus" data-ref-filename="llvm..XCore..CHKCT_rus">CHKCT_rus</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="741">741</th><td>                  <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="742">742</th><td>              <i>// Src: (intrinsic_void 9869:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$r, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUs&gt;&gt;:$val) - Complexity = 12</i></td></tr>
<tr><th id="743">743</th><td><i>              // Dst: (CHKCT_rus GRRegs:{ *:[i32] }:$r, (imm:{ *:[i32] }):$val)</i></td></tr>
<tr><th id="744">744</th><td><i>/*  1209*/</i>   <i>/*Scope*/</i> <var>8</var>, <i>/*-&gt;1218*/</i></td></tr>
<tr><th id="745">745</th><td><i>/*  1210*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="746">746</th><td><i>/*  1211*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::CHKCT_2r &amp; 255, unsigned(XCore::CHKCT_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::CHKCT_2r" title='llvm::XCore::CHKCT_2r' data-ref="llvm::XCore::CHKCT_2r" data-ref-filename="llvm..XCore..CHKCT_2r">CHKCT_2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="747">747</th><td>                  <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="748">748</th><td>              <i>// Src: (intrinsic_void 9869:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$r, GRRegs:{ *:[i32] }:$val) - Complexity = 8</i></td></tr>
<tr><th id="749">749</th><td><i>              // Dst: (CHKCT_2r GRRegs:{ *:[i32] }:$r, GRRegs:{ *:[i32] }:$val)</i></td></tr>
<tr><th id="750">750</th><td><i>/*  1218*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="751">751</th><td><i>/*  1219*/</i>  <i>/*Scope*/</i> <var>15</var>, <i>/*-&gt;1235*/</i></td></tr>
<tr><th id="752">752</th><td><i>/*  1220*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>52</var>|<var>128</var>,<var>77</var><i>/*9908*/</i>, </td></tr>
<tr><th id="753">753</th><td><i>/*  1223*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $r</i></td></tr>
<tr><th id="754">754</th><td><i>/*  1224*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="755">755</th><td><i>/*  1226*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #2 = $val</i></td></tr>
<tr><th id="756">756</th><td><i>/*  1227*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="757">757</th><td><i>/*  1228*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::SETPT_2r &amp; 255, unsigned(XCore::SETPT_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SETPT_2r" title='llvm::XCore::SETPT_2r' data-ref="llvm::XCore::SETPT_2r" data-ref-filename="llvm..XCore..SETPT_2r">SETPT_2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="758">758</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="759">759</th><td>             <i>// Src: (intrinsic_void 9908:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$r, GRRegs:{ *:[i32] }:$val) - Complexity = 8</i></td></tr>
<tr><th id="760">760</th><td><i>             // Dst: (SETPT_2r GRRegs:{ *:[i32] }:$r, GRRegs:{ *:[i32] }:$val)</i></td></tr>
<tr><th id="761">761</th><td><i>/*  1235*/</i>  <i>/*Scope*/</i> <var>15</var>, <i>/*-&gt;1251*/</i></td></tr>
<tr><th id="762">762</th><td><i>/*  1236*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>44</var>|<var>128</var>,<var>77</var><i>/*9900*/</i>, </td></tr>
<tr><th id="763">763</th><td><i>/*  1239*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $r</i></td></tr>
<tr><th id="764">764</th><td><i>/*  1240*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="765">765</th><td><i>/*  1242*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #2 = $val</i></td></tr>
<tr><th id="766">766</th><td><i>/*  1243*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="767">767</th><td><i>/*  1244*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::OUTT_2r &amp; 255, unsigned(XCore::OUTT_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::OUTT_2r" title='llvm::XCore::OUTT_2r' data-ref="llvm::XCore::OUTT_2r" data-ref-filename="llvm..XCore..OUTT_2r">OUTT_2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="768">768</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="769">769</th><td>             <i>// Src: (intrinsic_void 9900:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$r, GRRegs:{ *:[i32] }:$val) - Complexity = 8</i></td></tr>
<tr><th id="770">770</th><td><i>             // Dst: (OUTT_2r GRRegs:{ *:[i32] }:$r, GRRegs:{ *:[i32] }:$val)</i></td></tr>
<tr><th id="771">771</th><td><i>/*  1251*/</i>  <i>/*Scope*/</i> <var>15</var>, <i>/*-&gt;1267*/</i></td></tr>
<tr><th id="772">772</th><td><i>/*  1252*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>41</var>|<var>128</var>,<var>77</var><i>/*9897*/</i>, </td></tr>
<tr><th id="773">773</th><td><i>/*  1255*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $r</i></td></tr>
<tr><th id="774">774</th><td><i>/*  1256*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="775">775</th><td><i>/*  1258*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #2 = $val</i></td></tr>
<tr><th id="776">776</th><td><i>/*  1259*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="777">777</th><td><i>/*  1260*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::OUT_2r &amp; 255, unsigned(XCore::OUT_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::OUT_2r" title='llvm::XCore::OUT_2r' data-ref="llvm::XCore::OUT_2r" data-ref-filename="llvm..XCore..OUT_2r">OUT_2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="778">778</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="779">779</th><td>             <i>// Src: (intrinsic_void 9897:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$r, GRRegs:{ *:[i32] }:$val) - Complexity = 8</i></td></tr>
<tr><th id="780">780</th><td><i>             // Dst: (OUT_2r GRRegs:{ *:[i32] }:$r, GRRegs:{ *:[i32] }:$val)</i></td></tr>
<tr><th id="781">781</th><td><i>/*  1267*/</i>  <i>/*Scope*/</i> <var>15</var>, <i>/*-&gt;1283*/</i></td></tr>
<tr><th id="782">782</th><td><i>/*  1268*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>48</var>|<var>128</var>,<var>77</var><i>/*9904*/</i>, </td></tr>
<tr><th id="783">783</th><td><i>/*  1271*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $r</i></td></tr>
<tr><th id="784">784</th><td><i>/*  1272*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="785">785</th><td><i>/*  1274*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #2 = $val</i></td></tr>
<tr><th id="786">786</th><td><i>/*  1275*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="787">787</th><td><i>/*  1276*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::SETD_2r &amp; 255, unsigned(XCore::SETD_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SETD_2r" title='llvm::XCore::SETD_2r' data-ref="llvm::XCore::SETD_2r" data-ref-filename="llvm..XCore..SETD_2r">SETD_2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="788">788</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="789">789</th><td>             <i>// Src: (intrinsic_void 9904:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$r, GRRegs:{ *:[i32] }:$val) - Complexity = 8</i></td></tr>
<tr><th id="790">790</th><td><i>             // Dst: (SETD_2r GRRegs:{ *:[i32] }:$r, GRRegs:{ *:[i32] }:$val)</i></td></tr>
<tr><th id="791">791</th><td><i>/*  1283*/</i>  <i>/*Scope*/</i> <var>15</var>, <i>/*-&gt;1299*/</i></td></tr>
<tr><th id="792">792</th><td><i>/*  1284*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>51</var>|<var>128</var>,<var>77</var><i>/*9907*/</i>, </td></tr>
<tr><th id="793">793</th><td><i>/*  1287*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $src1</i></td></tr>
<tr><th id="794">794</th><td><i>/*  1288*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="795">795</th><td><i>/*  1290*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #2 = $src2</i></td></tr>
<tr><th id="796">796</th><td><i>/*  1291*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="797">797</th><td><i>/*  1292*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::SETPSC_2r &amp; 255, unsigned(XCore::SETPSC_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SETPSC_2r" title='llvm::XCore::SETPSC_2r' data-ref="llvm::XCore::SETPSC_2r" data-ref-filename="llvm..XCore..SETPSC_2r">SETPSC_2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="798">798</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="799">799</th><td>             <i>// Src: (intrinsic_void 9907:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$src1, GRRegs:{ *:[i32] }:$src2) - Complexity = 8</i></td></tr>
<tr><th id="800">800</th><td><i>             // Dst: (SETPSC_2r GRRegs:{ *:[i32] }:$src1, GRRegs:{ *:[i32] }:$src2)</i></td></tr>
<tr><th id="801">801</th><td><i>/*  1299*/</i>  <i>/*Scope*/</i> <var>17</var>, <i>/*-&gt;1317*/</i></td></tr>
<tr><th id="802">802</th><td><i>/*  1300*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>36</var>|<var>128</var>,<var>77</var><i>/*9892*/</i>, </td></tr>
<tr><th id="803">803</th><td><i>/*  1303*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $t</i></td></tr>
<tr><th id="804">804</th><td><i>/*  1304*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="805">805</th><td><i>/*  1306*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #2 = $src</i></td></tr>
<tr><th id="806">806</th><td><i>/*  1307*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild3Type" title='llvm::SelectionDAGISel::OPC_CheckChild3Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild3Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild3Type">OPC_CheckChild3Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="807">807</th><td><i>/*  1309*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="808">808</th><td><i>/*  1310*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::INITSP_2r &amp; 255, unsigned(XCore::INITSP_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::INITSP_2r" title='llvm::XCore::INITSP_2r' data-ref="llvm::XCore::INITSP_2r" data-ref-filename="llvm..XCore..INITSP_2r">INITSP_2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="809">809</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>, </td></tr>
<tr><th id="810">810</th><td>             <i>// Src: (intrinsic_void 9892:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$t, GRRegs:{ *:[i32] }:$src) - Complexity = 8</i></td></tr>
<tr><th id="811">811</th><td><i>             // Dst: (INITSP_2r GRRegs:{ *:[i32] }:$src, GRRegs:{ *:[i32] }:$t)</i></td></tr>
<tr><th id="812">812</th><td><i>/*  1317*/</i>  <i>/*Scope*/</i> <var>17</var>, <i>/*-&gt;1335*/</i></td></tr>
<tr><th id="813">813</th><td><i>/*  1318*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>35</var>|<var>128</var>,<var>77</var><i>/*9891*/</i>, </td></tr>
<tr><th id="814">814</th><td><i>/*  1321*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $t</i></td></tr>
<tr><th id="815">815</th><td><i>/*  1322*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="816">816</th><td><i>/*  1324*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #2 = $src</i></td></tr>
<tr><th id="817">817</th><td><i>/*  1325*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild3Type" title='llvm::SelectionDAGISel::OPC_CheckChild3Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild3Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild3Type">OPC_CheckChild3Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="818">818</th><td><i>/*  1327*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="819">819</th><td><i>/*  1328*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::INITPC_2r &amp; 255, unsigned(XCore::INITPC_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::INITPC_2r" title='llvm::XCore::INITPC_2r' data-ref="llvm::XCore::INITPC_2r" data-ref-filename="llvm..XCore..INITPC_2r">INITPC_2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="820">820</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>, </td></tr>
<tr><th id="821">821</th><td>             <i>// Src: (intrinsic_void 9891:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$t, GRRegs:{ *:[i32] }:$src) - Complexity = 8</i></td></tr>
<tr><th id="822">822</th><td><i>             // Dst: (INITPC_2r GRRegs:{ *:[i32] }:$src, GRRegs:{ *:[i32] }:$t)</i></td></tr>
<tr><th id="823">823</th><td><i>/*  1335*/</i>  <i>/*Scope*/</i> <var>17</var>, <i>/*-&gt;1353*/</i></td></tr>
<tr><th id="824">824</th><td><i>/*  1336*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>32</var>|<var>128</var>,<var>77</var><i>/*9888*/</i>, </td></tr>
<tr><th id="825">825</th><td><i>/*  1339*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $t</i></td></tr>
<tr><th id="826">826</th><td><i>/*  1340*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="827">827</th><td><i>/*  1342*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #2 = $src</i></td></tr>
<tr><th id="828">828</th><td><i>/*  1343*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild3Type" title='llvm::SelectionDAGISel::OPC_CheckChild3Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild3Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild3Type">OPC_CheckChild3Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="829">829</th><td><i>/*  1345*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="830">830</th><td><i>/*  1346*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::INITCP_2r &amp; 255, unsigned(XCore::INITCP_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::INITCP_2r" title='llvm::XCore::INITCP_2r' data-ref="llvm::XCore::INITCP_2r" data-ref-filename="llvm..XCore..INITCP_2r">INITCP_2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="831">831</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>, </td></tr>
<tr><th id="832">832</th><td>             <i>// Src: (intrinsic_void 9888:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$t, GRRegs:{ *:[i32] }:$src) - Complexity = 8</i></td></tr>
<tr><th id="833">833</th><td><i>             // Dst: (INITCP_2r GRRegs:{ *:[i32] }:$src, GRRegs:{ *:[i32] }:$t)</i></td></tr>
<tr><th id="834">834</th><td><i>/*  1353*/</i>  <i>/*Scope*/</i> <var>17</var>, <i>/*-&gt;1371*/</i></td></tr>
<tr><th id="835">835</th><td><i>/*  1354*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>33</var>|<var>128</var>,<var>77</var><i>/*9889*/</i>, </td></tr>
<tr><th id="836">836</th><td><i>/*  1357*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $t</i></td></tr>
<tr><th id="837">837</th><td><i>/*  1358*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="838">838</th><td><i>/*  1360*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #2 = $src</i></td></tr>
<tr><th id="839">839</th><td><i>/*  1361*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild3Type" title='llvm::SelectionDAGISel::OPC_CheckChild3Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild3Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild3Type">OPC_CheckChild3Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="840">840</th><td><i>/*  1363*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="841">841</th><td><i>/*  1364*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::INITDP_2r &amp; 255, unsigned(XCore::INITDP_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::INITDP_2r" title='llvm::XCore::INITDP_2r' data-ref="llvm::XCore::INITDP_2r" data-ref-filename="llvm..XCore..INITDP_2r">INITDP_2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="842">842</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>, </td></tr>
<tr><th id="843">843</th><td>             <i>// Src: (intrinsic_void 9889:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$t, GRRegs:{ *:[i32] }:$src) - Complexity = 8</i></td></tr>
<tr><th id="844">844</th><td><i>             // Dst: (INITDP_2r GRRegs:{ *:[i32] }:$src, GRRegs:{ *:[i32] }:$t)</i></td></tr>
<tr><th id="845">845</th><td><i>/*  1371*/</i>  <i>/*Scope*/</i> <var>15</var>, <i>/*-&gt;1387*/</i></td></tr>
<tr><th id="846">846</th><td><i>/*  1372*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>55</var>|<var>128</var>,<var>77</var><i>/*9911*/</i>, </td></tr>
<tr><th id="847">847</th><td><i>/*  1375*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $r</i></td></tr>
<tr><th id="848">848</th><td><i>/*  1376*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="849">849</th><td><i>/*  1378*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #2 = $val</i></td></tr>
<tr><th id="850">850</th><td><i>/*  1379*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="851">851</th><td><i>/*  1380*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::SETTW_l2r &amp; 255, unsigned(XCore::SETTW_l2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SETTW_l2r" title='llvm::XCore::SETTW_l2r' data-ref="llvm::XCore::SETTW_l2r" data-ref-filename="llvm..XCore..SETTW_l2r">SETTW_l2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="852">852</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="853">853</th><td>             <i>// Src: (intrinsic_void 9911:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$r, GRRegs:{ *:[i32] }:$val) - Complexity = 8</i></td></tr>
<tr><th id="854">854</th><td><i>             // Dst: (SETTW_l2r GRRegs:{ *:[i32] }:$r, GRRegs:{ *:[i32] }:$val)</i></td></tr>
<tr><th id="855">855</th><td><i>/*  1387*/</i>  <i>/*Scope*/</i> <var>13</var>, <i>/*-&gt;1401*/</i></td></tr>
<tr><th id="856">856</th><td><i>/*  1388*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>50</var>|<var>128</var>,<var>77</var><i>/*9906*/</i>, </td></tr>
<tr><th id="857">857</th><td><i>/*  1391*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $src1</i></td></tr>
<tr><th id="858">858</th><td><i>/*  1392*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #2 = $src2</i></td></tr>
<tr><th id="859">859</th><td><i>/*  1393*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="860">860</th><td><i>/*  1394*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::SETPS_l2r &amp; 255, unsigned(XCore::SETPS_l2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SETPS_l2r" title='llvm::XCore::SETPS_l2r' data-ref="llvm::XCore::SETPS_l2r" data-ref-filename="llvm..XCore..SETPS_l2r">SETPS_l2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="861">861</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="862">862</th><td>             <i>// Src: (intrinsic_void 9906:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$src1, GRRegs:{ *:[i32] }:$src2) - Complexity = 8</i></td></tr>
<tr><th id="863">863</th><td><i>             // Dst: (SETPS_l2r GRRegs:{ *:[i32] }:$src1, GRRegs:{ *:[i32] }:$src2)</i></td></tr>
<tr><th id="864">864</th><td><i>/*  1401*/</i>  <i>/*Scope*/</i> <var>17</var>, <i>/*-&gt;1419*/</i></td></tr>
<tr><th id="865">865</th><td><i>/*  1402*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>34</var>|<var>128</var>,<var>77</var><i>/*9890*/</i>, </td></tr>
<tr><th id="866">866</th><td><i>/*  1405*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $t</i></td></tr>
<tr><th id="867">867</th><td><i>/*  1406*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="868">868</th><td><i>/*  1408*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #2 = $src</i></td></tr>
<tr><th id="869">869</th><td><i>/*  1409*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild3Type" title='llvm::SelectionDAGISel::OPC_CheckChild3Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild3Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild3Type">OPC_CheckChild3Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="870">870</th><td><i>/*  1411*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="871">871</th><td><i>/*  1412*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::INITLR_l2r &amp; 255, unsigned(XCore::INITLR_l2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::INITLR_l2r" title='llvm::XCore::INITLR_l2r' data-ref="llvm::XCore::INITLR_l2r" data-ref-filename="llvm..XCore..INITLR_l2r">INITLR_l2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="872">872</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>, </td></tr>
<tr><th id="873">873</th><td>             <i>// Src: (intrinsic_void 9890:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$t, GRRegs:{ *:[i32] }:$src) - Complexity = 8</i></td></tr>
<tr><th id="874">874</th><td><i>             // Dst: (INITLR_l2r GRRegs:{ *:[i32] }:$src, GRRegs:{ *:[i32] }:$t)</i></td></tr>
<tr><th id="875">875</th><td><i>/*  1419*/</i>  <i>/*Scope*/</i> <var>17</var>, <i>/*-&gt;1437*/</i></td></tr>
<tr><th id="876">876</th><td><i>/*  1420*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>47</var>|<var>128</var>,<var>77</var><i>/*9903*/</i>, </td></tr>
<tr><th id="877">877</th><td><i>/*  1423*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $src1</i></td></tr>
<tr><th id="878">878</th><td><i>/*  1424*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="879">879</th><td><i>/*  1426*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #2 = $src2</i></td></tr>
<tr><th id="880">880</th><td><i>/*  1427*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild3Type" title='llvm::SelectionDAGISel::OPC_CheckChild3Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild3Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild3Type">OPC_CheckChild3Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="881">881</th><td><i>/*  1429*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="882">882</th><td><i>/*  1430*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::SETCLK_l2r &amp; 255, unsigned(XCore::SETCLK_l2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SETCLK_l2r" title='llvm::XCore::SETCLK_l2r' data-ref="llvm::XCore::SETCLK_l2r" data-ref-filename="llvm..XCore..SETCLK_l2r">SETCLK_l2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="883">883</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="884">884</th><td>             <i>// Src: (intrinsic_void 9903:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$src1, GRRegs:{ *:[i32] }:$src2) - Complexity = 8</i></td></tr>
<tr><th id="885">885</th><td><i>             // Dst: (SETCLK_l2r GRRegs:{ *:[i32] }:$src1, GRRegs:{ *:[i32] }:$src2)</i></td></tr>
<tr><th id="886">886</th><td><i>/*  1437*/</i>  <i>/*Scope*/</i> <var>17</var>, <i>/*-&gt;1455*/</i></td></tr>
<tr><th id="887">887</th><td><i>/*  1438*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>53</var>|<var>128</var>,<var>77</var><i>/*9909*/</i>, </td></tr>
<tr><th id="888">888</th><td><i>/*  1441*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $src1</i></td></tr>
<tr><th id="889">889</th><td><i>/*  1442*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="890">890</th><td><i>/*  1444*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #2 = $src2</i></td></tr>
<tr><th id="891">891</th><td><i>/*  1445*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild3Type" title='llvm::SelectionDAGISel::OPC_CheckChild3Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild3Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild3Type">OPC_CheckChild3Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="892">892</th><td><i>/*  1447*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="893">893</th><td><i>/*  1448*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::SETRDY_l2r &amp; 255, unsigned(XCore::SETRDY_l2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SETRDY_l2r" title='llvm::XCore::SETRDY_l2r' data-ref="llvm::XCore::SETRDY_l2r" data-ref-filename="llvm..XCore..SETRDY_l2r">SETRDY_l2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="894">894</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="895">895</th><td>             <i>// Src: (intrinsic_void 9909:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$src1, GRRegs:{ *:[i32] }:$src2) - Complexity = 8</i></td></tr>
<tr><th id="896">896</th><td><i>             // Dst: (SETRDY_l2r GRRegs:{ *:[i32] }:$src1, GRRegs:{ *:[i32] }:$src2)</i></td></tr>
<tr><th id="897">897</th><td><i>/*  1455*/</i>  <i>/*Scope*/</i> <var>13</var>, <i>/*-&gt;1469*/</i></td></tr>
<tr><th id="898">898</th><td><i>/*  1456*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>40</var>|<var>128</var>,<var>77</var><i>/*9896*/</i>, </td></tr>
<tr><th id="899">899</th><td><i>/*  1459*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $a</i></td></tr>
<tr><th id="900">900</th><td><i>/*  1460*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="901">901</th><td><i>/*  1462*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="902">902</th><td><i>/*  1463*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::MSYNC_1r &amp; 255, unsigned(XCore::MSYNC_1r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::MSYNC_1r" title='llvm::XCore::MSYNC_1r' data-ref="llvm::XCore::MSYNC_1r" data-ref-filename="llvm..XCore..MSYNC_1r">MSYNC_1r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="903">903</th><td>                 <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="904">904</th><td>             <i>// Src: (intrinsic_void 9896:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$a) - Complexity = 8</i></td></tr>
<tr><th id="905">905</th><td><i>             // Dst: (MSYNC_1r GRRegs:{ *:[i32] }:$a)</i></td></tr>
<tr><th id="906">906</th><td><i>/*  1469*/</i>  <i>/*Scope*/</i> <var>13</var>, <i>/*-&gt;1483*/</i></td></tr>
<tr><th id="907">907</th><td><i>/*  1470*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>39</var>|<var>128</var>,<var>77</var><i>/*9895*/</i>, </td></tr>
<tr><th id="908">908</th><td><i>/*  1473*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $a</i></td></tr>
<tr><th id="909">909</th><td><i>/*  1474*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="910">910</th><td><i>/*  1476*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="911">911</th><td><i>/*  1477*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::MJOIN_1r &amp; 255, unsigned(XCore::MJOIN_1r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::MJOIN_1r" title='llvm::XCore::MJOIN_1r' data-ref="llvm::XCore::MJOIN_1r" data-ref-filename="llvm..XCore..MJOIN_1r">MJOIN_1r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="912">912</th><td>                 <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="913">913</th><td>             <i>// Src: (intrinsic_void 9895:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$a) - Complexity = 8</i></td></tr>
<tr><th id="914">914</th><td><i>             // Dst: (MJOIN_1r GRRegs:{ *:[i32] }:$a)</i></td></tr>
<tr><th id="915">915</th><td><i>/*  1483*/</i>  <i>/*Scope*/</i> <var>13</var>, <i>/*-&gt;1497*/</i></td></tr>
<tr><th id="916">916</th><td><i>/*  1484*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>59</var>|<var>128</var>,<var>77</var><i>/*9915*/</i>, </td></tr>
<tr><th id="917">917</th><td><i>/*  1487*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $a</i></td></tr>
<tr><th id="918">918</th><td><i>/*  1488*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="919">919</th><td><i>/*  1490*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="920">920</th><td><i>/*  1491*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::SYNCR_1r &amp; 255, unsigned(XCore::SYNCR_1r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SYNCR_1r" title='llvm::XCore::SYNCR_1r' data-ref="llvm::XCore::SYNCR_1r" data-ref-filename="llvm..XCore..SYNCR_1r">SYNCR_1r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="921">921</th><td>                 <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="922">922</th><td>             <i>// Src: (intrinsic_void 9915:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$a) - Complexity = 8</i></td></tr>
<tr><th id="923">923</th><td><i>             // Dst: (SYNCR_1r GRRegs:{ *:[i32] }:$a)</i></td></tr>
<tr><th id="924">924</th><td><i>/*  1497*/</i>  <i>/*Scope*/</i> <var>13</var>, <i>/*-&gt;1511*/</i></td></tr>
<tr><th id="925">925</th><td><i>/*  1498*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>22</var>|<var>128</var>,<var>77</var><i>/*9878*/</i>, </td></tr>
<tr><th id="926">926</th><td><i>/*  1501*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $a</i></td></tr>
<tr><th id="927">927</th><td><i>/*  1502*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="928">928</th><td><i>/*  1504*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="929">929</th><td><i>/*  1505*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::FREER_1r &amp; 255, unsigned(XCore::FREER_1r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::FREER_1r" title='llvm::XCore::FREER_1r' data-ref="llvm::XCore::FREER_1r" data-ref-filename="llvm..XCore..FREER_1r">FREER_1r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="930">930</th><td>                 <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="931">931</th><td>             <i>// Src: (intrinsic_void 9878:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$a) - Complexity = 8</i></td></tr>
<tr><th id="932">932</th><td><i>             // Dst: (FREER_1r GRRegs:{ *:[i32] }:$a)</i></td></tr>
<tr><th id="933">933</th><td><i>/*  1511*/</i>  <i>/*Scope*/</i> <var>19</var>, <i>/*-&gt;1531*/</i></td></tr>
<tr><th id="934">934</th><td><i>/*  1512*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>56</var>|<var>128</var>,<var>77</var><i>/*9912*/</i>, </td></tr>
<tr><th id="935">935</th><td><i>/*  1515*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $a</i></td></tr>
<tr><th id="936">936</th><td><i>/*  1516*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="937">937</th><td><i>/*  1518*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #2 = physreg input R11</i></td></tr>
<tr><th id="938">938</th><td><i>/*  1519*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild3Type" title='llvm::SelectionDAGISel::OPC_CheckChild3Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild3Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild3Type">OPC_CheckChild3Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="939">939</th><td><i>/*  1521*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="940">940</th><td><i>/*  1522*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitCopyToReg" title='llvm::SelectionDAGISel::OPC_EmitCopyToReg' data-ref="llvm::SelectionDAGISel::OPC_EmitCopyToReg" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitCopyToReg">OPC_EmitCopyToReg</a>, <var>2</var>, <span class="namespace">XCore::</span><a class="enum" href="XCoreGenRegisterInfo.inc.html#llvm::XCore::R11" title='llvm::XCore::R11' data-ref="llvm::XCore::R11" data-ref-filename="llvm..XCore..R11">R11</a>,</td></tr>
<tr><th id="941">941</th><td><i>/*  1525*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::SETV_1r &amp; 255, unsigned(XCore::SETV_1r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SETV_1r" title='llvm::XCore::SETV_1r' data-ref="llvm::XCore::SETV_1r" data-ref-filename="llvm..XCore..SETV_1r">SETV_1r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="942">942</th><td>                 <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="943">943</th><td>             <i>// Src: (intrinsic_void 9912:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$a, R11:{ *:[i32] }) - Complexity = 8</i></td></tr>
<tr><th id="944">944</th><td><i>             // Dst: (SETV_1r GRRegs:{ *:[i32] }:$a)</i></td></tr>
<tr><th id="945">945</th><td><i>/*  1531*/</i>  <i>/*Scope*/</i> <var>19</var>, <i>/*-&gt;1551*/</i></td></tr>
<tr><th id="946">946</th><td><i>/*  1532*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>49</var>|<var>128</var>,<var>77</var><i>/*9905*/</i>, </td></tr>
<tr><th id="947">947</th><td><i>/*  1535*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $a</i></td></tr>
<tr><th id="948">948</th><td><i>/*  1536*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="949">949</th><td><i>/*  1538*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #2 = physreg input R11</i></td></tr>
<tr><th id="950">950</th><td><i>/*  1539*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild3Type" title='llvm::SelectionDAGISel::OPC_CheckChild3Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild3Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild3Type">OPC_CheckChild3Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="951">951</th><td><i>/*  1541*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="952">952</th><td><i>/*  1542*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitCopyToReg" title='llvm::SelectionDAGISel::OPC_EmitCopyToReg' data-ref="llvm::SelectionDAGISel::OPC_EmitCopyToReg" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitCopyToReg">OPC_EmitCopyToReg</a>, <var>2</var>, <span class="namespace">XCore::</span><a class="enum" href="XCoreGenRegisterInfo.inc.html#llvm::XCore::R11" title='llvm::XCore::R11' data-ref="llvm::XCore::R11" data-ref-filename="llvm..XCore..R11">R11</a>,</td></tr>
<tr><th id="953">953</th><td><i>/*  1545*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::SETEV_1r &amp; 255, unsigned(XCore::SETEV_1r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SETEV_1r" title='llvm::XCore::SETEV_1r' data-ref="llvm::XCore::SETEV_1r" data-ref-filename="llvm..XCore..SETEV_1r">SETEV_1r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="954">954</th><td>                 <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="955">955</th><td>             <i>// Src: (intrinsic_void 9905:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$a, R11:{ *:[i32] }) - Complexity = 8</i></td></tr>
<tr><th id="956">956</th><td><i>             // Dst: (SETEV_1r GRRegs:{ *:[i32] }:$a)</i></td></tr>
<tr><th id="957">957</th><td><i>/*  1551*/</i>  <i>/*Scope*/</i> <var>13</var>, <i>/*-&gt;1565*/</i></td></tr>
<tr><th id="958">958</th><td><i>/*  1552*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>19</var>|<var>128</var>,<var>77</var><i>/*9875*/</i>, </td></tr>
<tr><th id="959">959</th><td><i>/*  1555*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $a</i></td></tr>
<tr><th id="960">960</th><td><i>/*  1556*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="961">961</th><td><i>/*  1558*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="962">962</th><td><i>/*  1559*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::EDU_1r &amp; 255, unsigned(XCore::EDU_1r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::EDU_1r" title='llvm::XCore::EDU_1r' data-ref="llvm::XCore::EDU_1r" data-ref-filename="llvm..XCore..EDU_1r">EDU_1r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="963">963</th><td>                 <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="964">964</th><td>             <i>// Src: (intrinsic_void 9875:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$a) - Complexity = 8</i></td></tr>
<tr><th id="965">965</th><td><i>             // Dst: (EDU_1r GRRegs:{ *:[i32] }:$a)</i></td></tr>
<tr><th id="966">966</th><td><i>/*  1565*/</i>  <i>/*Scope*/</i> <var>13</var>, <i>/*-&gt;1579*/</i></td></tr>
<tr><th id="967">967</th><td><i>/*  1566*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>20</var>|<var>128</var>,<var>77</var><i>/*9876*/</i>, </td></tr>
<tr><th id="968">968</th><td><i>/*  1569*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $a</i></td></tr>
<tr><th id="969">969</th><td><i>/*  1570*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="970">970</th><td><i>/*  1572*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="971">971</th><td><i>/*  1573*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::EEU_1r &amp; 255, unsigned(XCore::EEU_1r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::EEU_1r" title='llvm::XCore::EEU_1r' data-ref="llvm::XCore::EEU_1r" data-ref-filename="llvm..XCore..EEU_1r">EEU_1r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="972">972</th><td>                 <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="973">973</th><td>             <i>// Src: (intrinsic_void 9876:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$a) - Complexity = 8</i></td></tr>
<tr><th id="974">974</th><td><i>             // Dst: (EEU_1r GRRegs:{ *:[i32] }:$a)</i></td></tr>
<tr><th id="975">975</th><td><i>/*  1579*/</i>  <i>/*Scope*/</i> <var>13</var>, <i>/*-&gt;1593*/</i></td></tr>
<tr><th id="976">976</th><td><i>/*  1580*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>15</var>|<var>128</var>,<var>77</var><i>/*9871*/</i>, </td></tr>
<tr><th id="977">977</th><td><i>/*  1583*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $a</i></td></tr>
<tr><th id="978">978</th><td><i>/*  1584*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="979">979</th><td><i>/*  1586*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="980">980</th><td><i>/*  1587*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::CLRPT_1R &amp; 255, unsigned(XCore::CLRPT_1R) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::CLRPT_1R" title='llvm::XCore::CLRPT_1R' data-ref="llvm::XCore::CLRPT_1R" data-ref-filename="llvm..XCore..CLRPT_1R">CLRPT_1R</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="981">981</th><td>                 <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="982">982</th><td>             <i>// Src: (intrinsic_void 9871:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$a) - Complexity = 8</i></td></tr>
<tr><th id="983">983</th><td><i>             // Dst: (CLRPT_1R GRRegs:{ *:[i32] }:$a)</i></td></tr>
<tr><th id="984">984</th><td><i>/*  1593*/</i>  <i>/*Scope*/</i> <var>9</var>, <i>/*-&gt;1603*/</i></td></tr>
<tr><th id="985">985</th><td><i>/*  1594*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>14</var>|<var>128</var>,<var>77</var><i>/*9870*/</i>, </td></tr>
<tr><th id="986">986</th><td><i>/*  1597*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="987">987</th><td><i>/*  1598*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::CLRE_0R &amp; 255, unsigned(XCore::CLRE_0R) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::CLRE_0R" title='llvm::XCore::CLRE_0R' data-ref="llvm::XCore::CLRE_0R" data-ref-filename="llvm..XCore..CLRE_0R">CLRE_0R</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="988">988</th><td>                 <var>0</var><i>/*#Ops*/</i>, </td></tr>
<tr><th id="989">989</th><td>             <i>// Src: (intrinsic_void 9870:{ *:[iPTR] }) - Complexity = 8</i></td></tr>
<tr><th id="990">990</th><td><i>             // Dst: (CLRE_0R)</i></td></tr>
<tr><th id="991">991</th><td><i>/*  1603*/</i>  <i>/*Scope*/</i> <var>9</var>, <i>/*-&gt;1613*/</i></td></tr>
<tr><th id="992">992</th><td><i>/*  1604*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>58</var>|<var>128</var>,<var>77</var><i>/*9914*/</i>, </td></tr>
<tr><th id="993">993</th><td><i>/*  1607*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="994">994</th><td><i>/*  1608*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::SSYNC_0r &amp; 255, unsigned(XCore::SSYNC_0r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SSYNC_0r" title='llvm::XCore::SSYNC_0r' data-ref="llvm::XCore::SSYNC_0r" data-ref-filename="llvm..XCore..SSYNC_0r">SSYNC_0r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="995">995</th><td>                 <var>0</var><i>/*#Ops*/</i>, </td></tr>
<tr><th id="996">996</th><td>             <i>// Src: (intrinsic_void 9914:{ *:[iPTR] }) - Complexity = 8</i></td></tr>
<tr><th id="997">997</th><td><i>             // Dst: (SSYNC_0r)</i></td></tr>
<tr><th id="998">998</th><td><i>/*  1613*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="999">999</th><td><i>/*  1614*/</i> <i>/*SwitchOpcode*/</i> <var>110</var>, <a class="macro" href="#55" title="ISD::INTRINSIC_WO_CHAIN &amp; 255, unsigned(ISD::INTRINSIC_WO_CHAIN) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::INTRINSIC_WO_CHAIN" title='llvm::ISD::INTRINSIC_WO_CHAIN' data-ref="llvm::ISD::INTRINSIC_WO_CHAIN" data-ref-filename="llvm..ISD..INTRINSIC_WO_CHAIN">INTRINSIC_WO_CHAIN</a>),<i>// -&gt;1727</i></td></tr>
<tr><th id="1000">1000</th><td><i>/*  1617*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>34</var>, <i>/*-&gt;1653*/</i> <i>// 5 children in Scope</i></td></tr>
<tr><th id="1001">1001</th><td><i>/*  1619*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Integer" title='llvm::SelectionDAGISel::OPC_CheckChild0Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Integer">OPC_CheckChild0Integer</a>, <var>57</var>|<var>128</var>,<var>77</var><i>/*9913*/</i>, </td></tr>
<tr><th id="1002">1002</th><td><i>/*  1622*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #0 = $src1</i></td></tr>
<tr><th id="1003">1003</th><td><i>/*  1623*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $src2</i></td></tr>
<tr><th id="1004">1004</th><td><i>/*  1624*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>17</var>, <i>/*-&gt;1643*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1005">1005</th><td><i>/*  1626*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1006">1006</th><td><i>/*  1627*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1007">1007</th><td><i>/*  1630*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>15</var>, <i>// Predicate_immBitp</i></td></tr>
<tr><th id="1008">1008</th><td><i>/*  1632*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1009">1009</th><td><i>/*  1633*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1010">1010</th><td><i>/*  1635*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SEXT_rus &amp; 255, unsigned(XCore::SEXT_rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SEXT_rus" title='llvm::XCore::SEXT_rus' data-ref="llvm::XCore::SEXT_rus" data-ref-filename="llvm..XCore..SEXT_rus">SEXT_rus</a>), <var>0</var>,</td></tr>
<tr><th id="1011">1011</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="1012">1012</th><td>              <i>// Src: (intrinsic_wo_chain:{ *:[i32] } 9913:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$src1, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immBitp&gt;&gt;:$src2) - Complexity = 12</i></td></tr>
<tr><th id="1013">1013</th><td><i>              // Dst: (SEXT_rus:{ *:[i32] } GRRegs:{ *:[i32] }:$src1, (imm:{ *:[i32] }):$src2)</i></td></tr>
<tr><th id="1014">1014</th><td><i>/*  1643*/</i>   <i>/*Scope*/</i> <var>8</var>, <i>/*-&gt;1652*/</i></td></tr>
<tr><th id="1015">1015</th><td><i>/*  1644*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SEXT_2r &amp; 255, unsigned(XCore::SEXT_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SEXT_2r" title='llvm::XCore::SEXT_2r' data-ref="llvm::XCore::SEXT_2r" data-ref-filename="llvm..XCore..SEXT_2r">SEXT_2r</a>), <var>0</var>,</td></tr>
<tr><th id="1016">1016</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1017">1017</th><td>              <i>// Src: (intrinsic_wo_chain:{ *:[i32] } 9913:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$src1, GRRegs:{ *:[i32] }:$src2) - Complexity = 8</i></td></tr>
<tr><th id="1018">1018</th><td><i>              // Dst: (SEXT_2r:{ *:[i32] } GRRegs:{ *:[i32] }:$src1, GRRegs:{ *:[i32] }:$src2)</i></td></tr>
<tr><th id="1019">1019</th><td><i>/*  1652*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1020">1020</th><td><i>/*  1653*/</i>  <i>/*Scope*/</i> <var>34</var>, <i>/*-&gt;1688*/</i></td></tr>
<tr><th id="1021">1021</th><td><i>/*  1654*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Integer" title='llvm::SelectionDAGISel::OPC_CheckChild0Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Integer">OPC_CheckChild0Integer</a>, <var>63</var>|<var>128</var>,<var>77</var><i>/*9919*/</i>, </td></tr>
<tr><th id="1022">1022</th><td><i>/*  1657*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #0 = $src1</i></td></tr>
<tr><th id="1023">1023</th><td><i>/*  1658*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $src2</i></td></tr>
<tr><th id="1024">1024</th><td><i>/*  1659*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>17</var>, <i>/*-&gt;1678*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1025">1025</th><td><i>/*  1661*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1026">1026</th><td><i>/*  1662*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1027">1027</th><td><i>/*  1665*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>15</var>, <i>// Predicate_immBitp</i></td></tr>
<tr><th id="1028">1028</th><td><i>/*  1667*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1029">1029</th><td><i>/*  1668*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1030">1030</th><td><i>/*  1670*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::ZEXT_rus &amp; 255, unsigned(XCore::ZEXT_rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ZEXT_rus" title='llvm::XCore::ZEXT_rus' data-ref="llvm::XCore::ZEXT_rus" data-ref-filename="llvm..XCore..ZEXT_rus">ZEXT_rus</a>), <var>0</var>,</td></tr>
<tr><th id="1031">1031</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="1032">1032</th><td>              <i>// Src: (intrinsic_wo_chain:{ *:[i32] } 9919:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$src1, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immBitp&gt;&gt;:$src2) - Complexity = 12</i></td></tr>
<tr><th id="1033">1033</th><td><i>              // Dst: (ZEXT_rus:{ *:[i32] } GRRegs:{ *:[i32] }:$src1, (imm:{ *:[i32] }):$src2)</i></td></tr>
<tr><th id="1034">1034</th><td><i>/*  1678*/</i>   <i>/*Scope*/</i> <var>8</var>, <i>/*-&gt;1687*/</i></td></tr>
<tr><th id="1035">1035</th><td><i>/*  1679*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::ZEXT_2r &amp; 255, unsigned(XCore::ZEXT_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ZEXT_2r" title='llvm::XCore::ZEXT_2r' data-ref="llvm::XCore::ZEXT_2r" data-ref-filename="llvm..XCore..ZEXT_2r">ZEXT_2r</a>), <var>0</var>,</td></tr>
<tr><th id="1036">1036</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1037">1037</th><td>              <i>// Src: (intrinsic_wo_chain:{ *:[i32] } 9919:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$src1, GRRegs:{ *:[i32] }:$src2) - Complexity = 8</i></td></tr>
<tr><th id="1038">1038</th><td><i>              // Dst: (ZEXT_2r:{ *:[i32] } GRRegs:{ *:[i32] }:$src1, GRRegs:{ *:[i32] }:$src2)</i></td></tr>
<tr><th id="1039">1039</th><td><i>/*  1687*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1040">1040</th><td><i>/*  1688*/</i>  <i>/*Scope*/</i> <var>15</var>, <i>/*-&gt;1704*/</i></td></tr>
<tr><th id="1041">1041</th><td><i>/*  1689*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Integer" title='llvm::SelectionDAGISel::OPC_CheckChild0Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Integer">OPC_CheckChild0Integer</a>, <var>17</var>|<var>128</var>,<var>77</var><i>/*9873*/</i>, </td></tr>
<tr><th id="1042">1042</th><td><i>/*  1692*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #0 = $src1</i></td></tr>
<tr><th id="1043">1043</th><td><i>/*  1693*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $src2</i></td></tr>
<tr><th id="1044">1044</th><td><i>/*  1694*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #2 = $src3</i></td></tr>
<tr><th id="1045">1045</th><td><i>/*  1695*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::CRC_l3r &amp; 255, unsigned(XCore::CRC_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::CRC_l3r" title='llvm::XCore::CRC_l3r' data-ref="llvm::XCore::CRC_l3r" data-ref-filename="llvm..XCore..CRC_l3r">CRC_l3r</a>), <var>0</var>,</td></tr>
<tr><th id="1046">1046</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="1047">1047</th><td>             <i>// Src: (intrinsic_wo_chain:{ *:[i32] } 9873:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$src1, GRRegs:{ *:[i32] }:$src2, GRRegs:{ *:[i32] }:$src3) - Complexity = 8</i></td></tr>
<tr><th id="1048">1048</th><td><i>             // Dst: (CRC_l3r:{ *:[i32] } GRRegs:{ *:[i32] }:$src1, GRRegs:{ *:[i32] }:$src2, GRRegs:{ *:[i32] }:$src3)</i></td></tr>
<tr><th id="1049">1049</th><td><i>/*  1704*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;1716*/</i></td></tr>
<tr><th id="1050">1050</th><td><i>/*  1705*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Integer" title='llvm::SelectionDAGISel::OPC_CheckChild0Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Integer">OPC_CheckChild0Integer</a>, <var>11</var>|<var>128</var>,<var>77</var><i>/*9867*/</i>, </td></tr>
<tr><th id="1051">1051</th><td><i>/*  1708*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="1052">1052</th><td><i>/*  1709*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::BITREV_l2r &amp; 255, unsigned(XCore::BITREV_l2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::BITREV_l2r" title='llvm::XCore::BITREV_l2r' data-ref="llvm::XCore::BITREV_l2r" data-ref-filename="llvm..XCore..BITREV_l2r">BITREV_l2r</a>), <var>0</var>,</td></tr>
<tr><th id="1053">1053</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1054">1054</th><td>             <i>// Src: (intrinsic_wo_chain:{ *:[i32] } 9867:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$src) - Complexity = 8</i></td></tr>
<tr><th id="1055">1055</th><td><i>             // Dst: (BITREV_l2r:{ *:[i32] } GRRegs:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="1056">1056</th><td><i>/*  1716*/</i>  <i>/*Scope*/</i> <var>9</var>, <i>/*-&gt;1726*/</i></td></tr>
<tr><th id="1057">1057</th><td><i>/*  1717*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Integer" title='llvm::SelectionDAGISel::OPC_CheckChild0Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Integer">OPC_CheckChild0Integer</a>, <var>25</var>|<var>128</var>,<var>77</var><i>/*9881*/</i>, </td></tr>
<tr><th id="1058">1058</th><td><i>/*  1720*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::GETID_0R &amp; 255, unsigned(XCore::GETID_0R) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::GETID_0R" title='llvm::XCore::GETID_0R' data-ref="llvm::XCore::GETID_0R" data-ref-filename="llvm..XCore..GETID_0R">GETID_0R</a>), <var>0</var>,</td></tr>
<tr><th id="1059">1059</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var><i>/*#Ops*/</i>, </td></tr>
<tr><th id="1060">1060</th><td>             <i>// Src: (intrinsic_wo_chain:{ *:[i32] } 9881:{ *:[iPTR] }) - Complexity = 8</i></td></tr>
<tr><th id="1061">1061</th><td><i>             // Dst: (GETID_0R:{ *:[i32] })</i></td></tr>
<tr><th id="1062">1062</th><td><i>/*  1726*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1063">1063</th><td><i>/*  1727*/</i> <i>/*SwitchOpcode*/</i> <var>105</var>|<var>128</var>,<var>1</var><i>/*233*/</i>, <a class="macro" href="#55" title="ISD::INTRINSIC_W_CHAIN &amp; 255, unsigned(ISD::INTRINSIC_W_CHAIN) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::INTRINSIC_W_CHAIN" title='llvm::ISD::INTRINSIC_W_CHAIN' data-ref="llvm::ISD::INTRINSIC_W_CHAIN" data-ref-filename="llvm..ISD..INTRINSIC_W_CHAIN">INTRINSIC_W_CHAIN</a>),<i>// -&gt;1964</i></td></tr>
<tr><th id="1064">1064</th><td><i>/*  1731*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'intrinsic_w_chain' chained node</i></td></tr>
<tr><th id="1065">1065</th><td><i>/*  1732*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>23</var>, <i>/*-&gt;1757*/</i> <i>// 15 children in Scope</i></td></tr>
<tr><th id="1066">1066</th><td><i>/*  1734*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>27</var>|<var>128</var>,<var>77</var><i>/*9883*/</i>, </td></tr>
<tr><th id="1067">1067</th><td><i>/*  1737*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $type</i></td></tr>
<tr><th id="1068">1068</th><td><i>/*  1738*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1069">1069</th><td><i>/*  1739*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1070">1070</th><td><i>/*  1742*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>0</var>, <i>// Predicate_immUs</i></td></tr>
<tr><th id="1071">1071</th><td><i>/*  1744*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1072">1072</th><td><i>/*  1745*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1073">1073</th><td><i>/*  1747*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1074">1074</th><td><i>/*  1748*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1075">1075</th><td><i>/*  1750*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::GETR_rus &amp; 255, unsigned(XCore::GETR_rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::GETR_rus" title='llvm::XCore::GETR_rus' data-ref="llvm::XCore::GETR_rus" data-ref-filename="llvm..XCore..GETR_rus">GETR_rus</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1076">1076</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>2</var>, </td></tr>
<tr><th id="1077">1077</th><td>             <i>// Src: (intrinsic_w_chain:{ *:[i32] } 9883:{ *:[iPTR] }, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUs&gt;&gt;:$type) - Complexity = 12</i></td></tr>
<tr><th id="1078">1078</th><td><i>             // Dst: (GETR_rus:{ *:[i32] } (imm:{ *:[i32] }):$type)</i></td></tr>
<tr><th id="1079">1079</th><td><i>/*  1757*/</i>  <i>/*Scope*/</i> <var>14</var>, <i>/*-&gt;1772*/</i></td></tr>
<tr><th id="1080">1080</th><td><i>/*  1758*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>29</var>|<var>128</var>,<var>77</var><i>/*9885*/</i>, </td></tr>
<tr><th id="1081">1081</th><td><i>/*  1761*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $r</i></td></tr>
<tr><th id="1082">1082</th><td><i>/*  1762*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1083">1083</th><td><i>/*  1764*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1084">1084</th><td><i>/*  1765*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::GETTS_2r &amp; 255, unsigned(XCore::GETTS_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::GETTS_2r" title='llvm::XCore::GETTS_2r' data-ref="llvm::XCore::GETTS_2r" data-ref-filename="llvm..XCore..GETTS_2r">GETTS_2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1085">1085</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="1086">1086</th><td>             <i>// Src: (intrinsic_w_chain:{ *:[i32] } 9885:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$r) - Complexity = 8</i></td></tr>
<tr><th id="1087">1087</th><td><i>             // Dst: (GETTS_2r:{ *:[i32] } GRRegs:{ *:[i32] }:$r)</i></td></tr>
<tr><th id="1088">1088</th><td><i>/*  1772*/</i>  <i>/*Scope*/</i> <var>16</var>, <i>/*-&gt;1789*/</i></td></tr>
<tr><th id="1089">1089</th><td><i>/*  1773*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>43</var>|<var>128</var>,<var>77</var><i>/*9899*/</i>, </td></tr>
<tr><th id="1090">1090</th><td><i>/*  1776*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $r</i></td></tr>
<tr><th id="1091">1091</th><td><i>/*  1777*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1092">1092</th><td><i>/*  1779*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #2 = $src</i></td></tr>
<tr><th id="1093">1093</th><td><i>/*  1780*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1094">1094</th><td><i>/*  1781*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::OUTSHR_2r &amp; 255, unsigned(XCore::OUTSHR_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::OUTSHR_2r" title='llvm::XCore::OUTSHR_2r' data-ref="llvm::XCore::OUTSHR_2r" data-ref-filename="llvm..XCore..OUTSHR_2r">OUTSHR_2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1095">1095</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>, </td></tr>
<tr><th id="1096">1096</th><td>             <i>// Src: (intrinsic_w_chain:{ *:[i32] } 9899:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$r, GRRegs:{ *:[i32] }:$src) - Complexity = 8</i></td></tr>
<tr><th id="1097">1097</th><td><i>             // Dst: (OUTSHR_2r:{ *:[i32] } GRRegs:{ *:[i32] }:$src, GRRegs:{ *:[i32] }:$r)</i></td></tr>
<tr><th id="1098">1098</th><td><i>/*  1789*/</i>  <i>/*Scope*/</i> <var>14</var>, <i>/*-&gt;1804*/</i></td></tr>
<tr><th id="1099">1099</th><td><i>/*  1790*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>31</var>|<var>128</var>,<var>77</var><i>/*9887*/</i>, </td></tr>
<tr><th id="1100">1100</th><td><i>/*  1793*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $r</i></td></tr>
<tr><th id="1101">1101</th><td><i>/*  1794*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1102">1102</th><td><i>/*  1796*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1103">1103</th><td><i>/*  1797*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::INCT_2r &amp; 255, unsigned(XCore::INCT_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::INCT_2r" title='llvm::XCore::INCT_2r' data-ref="llvm::XCore::INCT_2r" data-ref-filename="llvm..XCore..INCT_2r">INCT_2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1104">1104</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="1105">1105</th><td>             <i>// Src: (intrinsic_w_chain:{ *:[i32] } 9887:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$r) - Complexity = 8</i></td></tr>
<tr><th id="1106">1106</th><td><i>             // Dst: (INCT_2r:{ *:[i32] } GRRegs:{ *:[i32] }:$r)</i></td></tr>
<tr><th id="1107">1107</th><td><i>/*  1804*/</i>  <i>/*Scope*/</i> <var>14</var>, <i>/*-&gt;1819*/</i></td></tr>
<tr><th id="1108">1108</th><td><i>/*  1805*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>38</var>|<var>128</var>,<var>77</var><i>/*9894*/</i>, </td></tr>
<tr><th id="1109">1109</th><td><i>/*  1808*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $r</i></td></tr>
<tr><th id="1110">1110</th><td><i>/*  1809*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1111">1111</th><td><i>/*  1811*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1112">1112</th><td><i>/*  1812*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::INT_2r &amp; 255, unsigned(XCore::INT_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::INT_2r" title='llvm::XCore::INT_2r' data-ref="llvm::XCore::INT_2r" data-ref-filename="llvm..XCore..INT_2r">INT_2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1113">1113</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="1114">1114</th><td>             <i>// Src: (intrinsic_w_chain:{ *:[i32] } 9894:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$r) - Complexity = 8</i></td></tr>
<tr><th id="1115">1115</th><td><i>             // Dst: (INT_2r:{ *:[i32] } GRRegs:{ *:[i32] }:$r)</i></td></tr>
<tr><th id="1116">1116</th><td><i>/*  1819*/</i>  <i>/*Scope*/</i> <var>14</var>, <i>/*-&gt;1834*/</i></td></tr>
<tr><th id="1117">1117</th><td><i>/*  1820*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>30</var>|<var>128</var>,<var>77</var><i>/*9886*/</i>, </td></tr>
<tr><th id="1118">1118</th><td><i>/*  1823*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $r</i></td></tr>
<tr><th id="1119">1119</th><td><i>/*  1824*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1120">1120</th><td><i>/*  1826*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1121">1121</th><td><i>/*  1827*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::IN_2r &amp; 255, unsigned(XCore::IN_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::IN_2r" title='llvm::XCore::IN_2r' data-ref="llvm::XCore::IN_2r" data-ref-filename="llvm..XCore..IN_2r">IN_2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1122">1122</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="1123">1123</th><td>             <i>// Src: (intrinsic_w_chain:{ *:[i32] } 9886:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$r) - Complexity = 8</i></td></tr>
<tr><th id="1124">1124</th><td><i>             // Dst: (IN_2r:{ *:[i32] } GRRegs:{ *:[i32] }:$r)</i></td></tr>
<tr><th id="1125">1125</th><td><i>/*  1834*/</i>  <i>/*Scope*/</i> <var>16</var>, <i>/*-&gt;1851*/</i></td></tr>
<tr><th id="1126">1126</th><td><i>/*  1835*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>37</var>|<var>128</var>,<var>77</var><i>/*9893*/</i>, </td></tr>
<tr><th id="1127">1127</th><td><i>/*  1838*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $r</i></td></tr>
<tr><th id="1128">1128</th><td><i>/*  1839*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1129">1129</th><td><i>/*  1841*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #2 = $src</i></td></tr>
<tr><th id="1130">1130</th><td><i>/*  1842*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1131">1131</th><td><i>/*  1843*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::INSHR_2r &amp; 255, unsigned(XCore::INSHR_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::INSHR_2r" title='llvm::XCore::INSHR_2r' data-ref="llvm::XCore::INSHR_2r" data-ref-filename="llvm..XCore..INSHR_2r">INSHR_2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1132">1132</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>, </td></tr>
<tr><th id="1133">1133</th><td>             <i>// Src: (intrinsic_w_chain:{ *:[i32] } 9893:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$r, GRRegs:{ *:[i32] }:$src) - Complexity = 8</i></td></tr>
<tr><th id="1134">1134</th><td><i>             // Dst: (INSHR_2r:{ *:[i32] } GRRegs:{ *:[i32] }:$src, GRRegs:{ *:[i32] }:$r)</i></td></tr>
<tr><th id="1135">1135</th><td><i>/*  1851*/</i>  <i>/*Scope*/</i> <var>14</var>, <i>/*-&gt;1866*/</i></td></tr>
<tr><th id="1136">1136</th><td><i>/*  1852*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>60</var>|<var>128</var>,<var>77</var><i>/*9916*/</i>, </td></tr>
<tr><th id="1137">1137</th><td><i>/*  1855*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $src</i></td></tr>
<tr><th id="1138">1138</th><td><i>/*  1856*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1139">1139</th><td><i>/*  1858*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1140">1140</th><td><i>/*  1859*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::TESTCT_2r &amp; 255, unsigned(XCore::TESTCT_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::TESTCT_2r" title='llvm::XCore::TESTCT_2r' data-ref="llvm::XCore::TESTCT_2r" data-ref-filename="llvm..XCore..TESTCT_2r">TESTCT_2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1141">1141</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="1142">1142</th><td>             <i>// Src: (intrinsic_w_chain:{ *:[i32] } 9916:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$src) - Complexity = 8</i></td></tr>
<tr><th id="1143">1143</th><td><i>             // Dst: (TESTCT_2r:{ *:[i32] } GRRegs:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="1144">1144</th><td><i>/*  1866*/</i>  <i>/*Scope*/</i> <var>14</var>, <i>/*-&gt;1881*/</i></td></tr>
<tr><th id="1145">1145</th><td><i>/*  1867*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>61</var>|<var>128</var>,<var>77</var><i>/*9917*/</i>, </td></tr>
<tr><th id="1146">1146</th><td><i>/*  1870*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $src</i></td></tr>
<tr><th id="1147">1147</th><td><i>/*  1871*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1148">1148</th><td><i>/*  1873*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1149">1149</th><td><i>/*  1874*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::TESTWCT_2r &amp; 255, unsigned(XCore::TESTWCT_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::TESTWCT_2r" title='llvm::XCore::TESTWCT_2r' data-ref="llvm::XCore::TESTWCT_2r" data-ref-filename="llvm..XCore..TESTWCT_2r">TESTWCT_2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1150">1150</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="1151">1151</th><td>             <i>// Src: (intrinsic_w_chain:{ *:[i32] } 9917:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$src) - Complexity = 8</i></td></tr>
<tr><th id="1152">1152</th><td><i>             // Dst: (TESTWCT_2r:{ *:[i32] } GRRegs:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="1153">1153</th><td><i>/*  1881*/</i>  <i>/*Scope*/</i> <var>16</var>, <i>/*-&gt;1898*/</i></td></tr>
<tr><th id="1154">1154</th><td><i>/*  1882*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>28</var>|<var>128</var>,<var>77</var><i>/*9884*/</i>, </td></tr>
<tr><th id="1155">1155</th><td><i>/*  1885*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $r</i></td></tr>
<tr><th id="1156">1156</th><td><i>/*  1886*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1157">1157</th><td><i>/*  1888*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1158">1158</th><td><i>/*  1890*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1159">1159</th><td><i>/*  1891*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::GETST_2r &amp; 255, unsigned(XCore::GETST_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::GETST_2r" title='llvm::XCore::GETST_2r' data-ref="llvm::XCore::GETST_2r" data-ref-filename="llvm..XCore..GETST_2r">GETST_2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1160">1160</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="1161">1161</th><td>             <i>// Src: (intrinsic_w_chain:{ *:[i32] } 9884:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$r) - Complexity = 8</i></td></tr>
<tr><th id="1162">1162</th><td><i>             // Dst: (GETST_2r:{ *:[i32] } GRRegs:{ *:[i32] }:$r)</i></td></tr>
<tr><th id="1163">1163</th><td><i>/*  1898*/</i>  <i>/*Scope*/</i> <var>14</var>, <i>/*-&gt;1913*/</i></td></tr>
<tr><th id="1164">1164</th><td><i>/*  1899*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>45</var>|<var>128</var>,<var>77</var><i>/*9901*/</i>, </td></tr>
<tr><th id="1165">1165</th><td><i>/*  1902*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $src</i></td></tr>
<tr><th id="1166">1166</th><td><i>/*  1903*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1167">1167</th><td><i>/*  1905*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1168">1168</th><td><i>/*  1906*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::PEEK_2r &amp; 255, unsigned(XCore::PEEK_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::PEEK_2r" title='llvm::XCore::PEEK_2r' data-ref="llvm::XCore::PEEK_2r" data-ref-filename="llvm..XCore..PEEK_2r">PEEK_2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1169">1169</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="1170">1170</th><td>             <i>// Src: (intrinsic_w_chain:{ *:[i32] } 9901:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$src) - Complexity = 8</i></td></tr>
<tr><th id="1171">1171</th><td><i>             // Dst: (PEEK_2r:{ *:[i32] } GRRegs:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="1172">1172</th><td><i>/*  1913*/</i>  <i>/*Scope*/</i> <var>14</var>, <i>/*-&gt;1928*/</i></td></tr>
<tr><th id="1173">1173</th><td><i>/*  1914*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>21</var>|<var>128</var>,<var>77</var><i>/*9877*/</i>, </td></tr>
<tr><th id="1174">1174</th><td><i>/*  1917*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $src</i></td></tr>
<tr><th id="1175">1175</th><td><i>/*  1918*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1176">1176</th><td><i>/*  1920*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1177">1177</th><td><i>/*  1921*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::ENDIN_2r &amp; 255, unsigned(XCore::ENDIN_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ENDIN_2r" title='llvm::XCore::ENDIN_2r' data-ref="llvm::XCore::ENDIN_2r" data-ref-filename="llvm..XCore..ENDIN_2r">ENDIN_2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1178">1178</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="1179">1179</th><td>             <i>// Src: (intrinsic_w_chain:{ *:[i32] } 9877:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$src) - Complexity = 8</i></td></tr>
<tr><th id="1180">1180</th><td><i>             // Dst: (ENDIN_2r:{ *:[i32] } GRRegs:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="1181">1181</th><td><i>/*  1928*/</i>  <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1941*/</i></td></tr>
<tr><th id="1182">1182</th><td><i>/*  1929*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>26</var>|<var>128</var>,<var>77</var><i>/*9882*/</i>, </td></tr>
<tr><th id="1183">1183</th><td><i>/*  1932*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $src</i></td></tr>
<tr><th id="1184">1184</th><td><i>/*  1933*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1185">1185</th><td><i>/*  1934*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::GETPS_l2r &amp; 255, unsigned(XCore::GETPS_l2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::GETPS_l2r" title='llvm::XCore::GETPS_l2r' data-ref="llvm::XCore::GETPS_l2r" data-ref-filename="llvm..XCore..GETPS_l2r">GETPS_l2r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1186">1186</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="1187">1187</th><td>             <i>// Src: (intrinsic_w_chain:{ *:[i32] } 9882:{ *:[iPTR] }, GRRegs:{ *:[i32] }:$src) - Complexity = 8</i></td></tr>
<tr><th id="1188">1188</th><td><i>             // Dst: (GETPS_l2r:{ *:[i32] } GRRegs:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="1189">1189</th><td><i>/*  1941*/</i>  <i>/*Scope*/</i> <var>10</var>, <i>/*-&gt;1952*/</i></td></tr>
<tr><th id="1190">1190</th><td><i>/*  1942*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>23</var>|<var>128</var>,<var>77</var><i>/*9879*/</i>, </td></tr>
<tr><th id="1191">1191</th><td><i>/*  1945*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1192">1192</th><td><i>/*  1946*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::GETED_0R &amp; 255, unsigned(XCore::GETED_0R) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::GETED_0R" title='llvm::XCore::GETED_0R' data-ref="llvm::XCore::GETED_0R" data-ref-filename="llvm..XCore..GETED_0R">GETED_0R</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1193">1193</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var><i>/*#Ops*/</i>, </td></tr>
<tr><th id="1194">1194</th><td>             <i>// Src: (intrinsic_w_chain:{ *:[i32] } 9879:{ *:[iPTR] }) - Complexity = 8</i></td></tr>
<tr><th id="1195">1195</th><td><i>             // Dst: (GETED_0R:{ *:[i32] })</i></td></tr>
<tr><th id="1196">1196</th><td><i>/*  1952*/</i>  <i>/*Scope*/</i> <var>10</var>, <i>/*-&gt;1963*/</i></td></tr>
<tr><th id="1197">1197</th><td><i>/*  1953*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>24</var>|<var>128</var>,<var>77</var><i>/*9880*/</i>, </td></tr>
<tr><th id="1198">1198</th><td><i>/*  1956*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1199">1199</th><td><i>/*  1957*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::GETET_0R &amp; 255, unsigned(XCore::GETET_0R) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::GETET_0R" title='llvm::XCore::GETET_0R' data-ref="llvm::XCore::GETET_0R" data-ref-filename="llvm..XCore..GETET_0R">GETET_0R</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1200">1200</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var><i>/*#Ops*/</i>, </td></tr>
<tr><th id="1201">1201</th><td>             <i>// Src: (intrinsic_w_chain:{ *:[i32] } 9880:{ *:[iPTR] }) - Complexity = 8</i></td></tr>
<tr><th id="1202">1202</th><td><i>             // Dst: (GETET_0R:{ *:[i32] })</i></td></tr>
<tr><th id="1203">1203</th><td><i>/*  1963*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1204">1204</th><td><i>/*  1964*/</i> <i>/*SwitchOpcode*/</i> <var>98</var>, <a class="macro" href="#55" title="ISD::SUB &amp; 255, unsigned(ISD::SUB) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SUB" title='llvm::ISD::SUB' data-ref="llvm::ISD::SUB" data-ref-filename="llvm..ISD..SUB">SUB</a>),<i>// -&gt;2065</i></td></tr>
<tr><th id="1205">1205</th><td><i>/*  1967*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>32</var>, <i>/*-&gt;2001*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="1206">1206</th><td><i>/*  1969*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $addr</i></td></tr>
<tr><th id="1207">1207</th><td><i>/*  1970*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1208">1208</th><td><i>/*  1971*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::SHL &amp; 255, unsigned(ISD::SHL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SHL" title='llvm::ISD::SHL' data-ref="llvm::ISD::SHL" data-ref-filename="llvm..ISD..SHL">SHL</a>),</td></tr>
<tr><th id="1209">1209</th><td><i>/*  1974*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #1 = $offset</i></td></tr>
<tr><th id="1210">1210</th><td><i>/*  1975*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>11</var>, <i>/*-&gt;1988*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1211">1211</th><td><i>/*  1977*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>2</var>, </td></tr>
<tr><th id="1212">1212</th><td><i>/*  1979*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1213">1213</th><td><i>/*  1980*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDAWB_l3r &amp; 255, unsigned(XCore::LDAWB_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDAWB_l3r" title='llvm::XCore::LDAWB_l3r' data-ref="llvm::XCore::LDAWB_l3r" data-ref-filename="llvm..XCore..LDAWB_l3r">LDAWB_l3r</a>), <var>0</var>,</td></tr>
<tr><th id="1214">1214</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1215">1215</th><td>              <i>// Src: (sub:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, (shl:{ *:[i32] } GRRegs:{ *:[i32] }:$offset, 2:{ *:[i32] })) - Complexity = 11</i></td></tr>
<tr><th id="1216">1216</th><td><i>              // Dst: (LDAWB_l3r:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, GRRegs:{ *:[i32] }:$offset)</i></td></tr>
<tr><th id="1217">1217</th><td><i>/*  1988*/</i>   <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;2000*/</i></td></tr>
<tr><th id="1218">1218</th><td><i>/*  1989*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>1</var>, </td></tr>
<tr><th id="1219">1219</th><td><i>/*  1991*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1220">1220</th><td><i>/*  1992*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDA16B_l3r &amp; 255, unsigned(XCore::LDA16B_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDA16B_l3r" title='llvm::XCore::LDA16B_l3r' data-ref="llvm::XCore::LDA16B_l3r" data-ref-filename="llvm..XCore..LDA16B_l3r">LDA16B_l3r</a>), <var>0</var>,</td></tr>
<tr><th id="1221">1221</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1222">1222</th><td>              <i>// Src: (sub:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, (shl:{ *:[i32] } GRRegs:{ *:[i32] }:$offset, 1:{ *:[i32] })) - Complexity = 11</i></td></tr>
<tr><th id="1223">1223</th><td><i>              // Dst: (LDA16B_l3r:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, GRRegs:{ *:[i32] }:$offset)</i></td></tr>
<tr><th id="1224">1224</th><td><i>/*  2000*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1225">1225</th><td><i>/*  2001*/</i>  <i>/*Scope*/</i> <var>10</var>, <i>/*-&gt;2012*/</i></td></tr>
<tr><th id="1226">1226</th><td><i>/*  2002*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Integer" title='llvm::SelectionDAGISel::OPC_CheckChild0Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Integer">OPC_CheckChild0Integer</a>, <var>0</var>, </td></tr>
<tr><th id="1227">1227</th><td><i>/*  2004*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #0 = $b</i></td></tr>
<tr><th id="1228">1228</th><td><i>/*  2005*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::NEG &amp; 255, unsigned(XCore::NEG) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::NEG" title='llvm::XCore::NEG' data-ref="llvm::XCore::NEG" data-ref-filename="llvm..XCore..NEG">NEG</a>), <var>0</var>,</td></tr>
<tr><th id="1229">1229</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1230">1230</th><td>             <i>// Src: (sub:{ *:[i32] } 0:{ *:[i32] }, GRRegs:{ *:[i32] }:$b) - Complexity = 8</i></td></tr>
<tr><th id="1231">1231</th><td><i>             // Dst: (NEG:{ *:[i32] } GRRegs:{ *:[i32] }:$b)</i></td></tr>
<tr><th id="1232">1232</th><td><i>/*  2012*/</i>  <i>/*Scope*/</i> <var>51</var>, <i>/*-&gt;2064*/</i></td></tr>
<tr><th id="1233">1233</th><td><i>/*  2013*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $b</i></td></tr>
<tr><th id="1234">1234</th><td><i>/*  2014*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $c</i></td></tr>
<tr><th id="1235">1235</th><td><i>/*  2015*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>37</var>, <i>/*-&gt;2054*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1236">1236</th><td><i>/*  2017*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1237">1237</th><td><i>/*  2018*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1238">1238</th><td><i>/*  2021*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>13</var>, <i>/*-&gt;2036*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1239">1239</th><td><i>/*  2023*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>0</var>, <i>// Predicate_immUs</i></td></tr>
<tr><th id="1240">1240</th><td><i>/*  2025*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1241">1241</th><td><i>/*  2026*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1242">1242</th><td><i>/*  2028*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SUB_2rus &amp; 255, unsigned(XCore::SUB_2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SUB_2rus" title='llvm::XCore::SUB_2rus' data-ref="llvm::XCore::SUB_2rus" data-ref-filename="llvm..XCore..SUB_2rus">SUB_2rus</a>), <var>0</var>,</td></tr>
<tr><th id="1243">1243</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="1244">1244</th><td>               <i>// Src: (sub:{ *:[i32] } GRRegs:{ *:[i32] }:$b, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUs&gt;&gt;:$c) - Complexity = 7</i></td></tr>
<tr><th id="1245">1245</th><td><i>               // Dst: (SUB_2rus:{ *:[i32] } GRRegs:{ *:[i32] }:$b, (imm:{ *:[i32] }):$c)</i></td></tr>
<tr><th id="1246">1246</th><td><i>/*  2036*/</i>    <i>/*Scope*/</i> <var>16</var>, <i>/*-&gt;2053*/</i></td></tr>
<tr><th id="1247">1247</th><td><i>/*  2037*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>1</var>, <i>// Predicate_immUs4</i></td></tr>
<tr><th id="1248">1248</th><td><i>/*  2039*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1249">1249</th><td><i>/*  2040*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1250">1250</th><td><i>/*  2042*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>0</var>, <var>2</var>, <i>// div4_xform</i></td></tr>
<tr><th id="1251">1251</th><td><i>/*  2045*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDAWB_l2rus &amp; 255, unsigned(XCore::LDAWB_l2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDAWB_l2rus" title='llvm::XCore::LDAWB_l2rus' data-ref="llvm::XCore::LDAWB_l2rus" data-ref-filename="llvm..XCore..LDAWB_l2rus">LDAWB_l2rus</a>), <var>0</var>,</td></tr>
<tr><th id="1252">1252</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>3</var>, </td></tr>
<tr><th id="1253">1253</th><td>               <i>// Src: (sub:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUs4&gt;&gt;:$offset) - Complexity = 7</i></td></tr>
<tr><th id="1254">1254</th><td><i>               // Dst: (LDAWB_l2rus:{ *:[i32] } GRRegs:{ *:[i32] }:$addr, (div4_xform:{ *:[i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUs4&gt;&gt;:$offset))</i></td></tr>
<tr><th id="1255">1255</th><td><i>/*  2053*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1256">1256</th><td><i>/*  2054*/</i>   <i>/*Scope*/</i> <var>8</var>, <i>/*-&gt;2063*/</i></td></tr>
<tr><th id="1257">1257</th><td><i>/*  2055*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SUB_3r &amp; 255, unsigned(XCore::SUB_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SUB_3r" title='llvm::XCore::SUB_3r' data-ref="llvm::XCore::SUB_3r" data-ref-filename="llvm..XCore..SUB_3r">SUB_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1258">1258</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1259">1259</th><td>              <i>// Src: (sub:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c) - Complexity = 3</i></td></tr>
<tr><th id="1260">1260</th><td><i>              // Dst: (SUB_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c)</i></td></tr>
<tr><th id="1261">1261</th><td><i>/*  2063*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1262">1262</th><td><i>/*  2064*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1263">1263</th><td><i>/*  2065*/</i> <i>/*SwitchOpcode*/</i> <var>91</var>, <a class="macro" href="#55" title="ISD::AND &amp; 255, unsigned(ISD::AND) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::AND" title='llvm::ISD::AND' data-ref="llvm::ISD::AND" data-ref-filename="llvm..ISD..AND">AND</a>),<i>// -&gt;2159</i></td></tr>
<tr><th id="1264">1264</th><td><i>/*  2068*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>26</var>, <i>/*-&gt;2096*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="1265">1265</th><td><i>/*  2070*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src1</i></td></tr>
<tr><th id="1266">1266</th><td><i>/*  2071*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1267">1267</th><td><i>/*  2072*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::XOR &amp; 255, unsigned(ISD::XOR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::XOR" title='llvm::ISD::XOR' data-ref="llvm::ISD::XOR" data-ref-filename="llvm..ISD..XOR">XOR</a>),</td></tr>
<tr><th id="1268">1268</th><td><i>/*  2075*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #1 = $src2</i></td></tr>
<tr><th id="1269">1269</th><td><i>/*  2076*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>1</var><i>/*18446744073709551615*/</i>, </td></tr>
<tr><th id="1270">1270</th><td><i>/*  2087*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1271">1271</th><td><i>/*  2088*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::ANDNOT_2r &amp; 255, unsigned(XCore::ANDNOT_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ANDNOT_2r" title='llvm::XCore::ANDNOT_2r' data-ref="llvm::XCore::ANDNOT_2r" data-ref-filename="llvm..XCore..ANDNOT_2r">ANDNOT_2r</a>), <var>0</var>,</td></tr>
<tr><th id="1272">1272</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1273">1273</th><td>             <i>// Src: (and:{ *:[i32] } GRRegs:{ *:[i32] }:$src1, (xor:{ *:[i32] } GRRegs:{ *:[i32] }:$src2, -1:{ *:[i32] })) - Complexity = 11</i></td></tr>
<tr><th id="1274">1274</th><td><i>             // Dst: (ANDNOT_2r:{ *:[i32] } GRRegs:{ *:[i32] }:$src1, GRRegs:{ *:[i32] }:$src2)</i></td></tr>
<tr><th id="1275">1275</th><td><i>/*  2096*/</i>  <i>/*Scope*/</i> <var>26</var>, <i>/*-&gt;2123*/</i></td></tr>
<tr><th id="1276">1276</th><td><i>/*  2097*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="1277">1277</th><td><i>/*  2098*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::XOR &amp; 255, unsigned(ISD::XOR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::XOR" title='llvm::ISD::XOR' data-ref="llvm::ISD::XOR" data-ref-filename="llvm..ISD..XOR">XOR</a>),</td></tr>
<tr><th id="1278">1278</th><td><i>/*  2101*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src2</i></td></tr>
<tr><th id="1279">1279</th><td><i>/*  2102*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>1</var><i>/*18446744073709551615*/</i>, </td></tr>
<tr><th id="1280">1280</th><td><i>/*  2113*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1281">1281</th><td><i>/*  2114*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $src1</i></td></tr>
<tr><th id="1282">1282</th><td><i>/*  2115*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::ANDNOT_2r &amp; 255, unsigned(XCore::ANDNOT_2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ANDNOT_2r" title='llvm::XCore::ANDNOT_2r' data-ref="llvm::XCore::ANDNOT_2r" data-ref-filename="llvm..XCore..ANDNOT_2r">ANDNOT_2r</a>), <var>0</var>,</td></tr>
<tr><th id="1283">1283</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="1284">1284</th><td>             <i>// Src: (and:{ *:[i32] } (xor:{ *:[i32] } GRRegs:{ *:[i32] }:$src2, -1:{ *:[i32] }), GRRegs:{ *:[i32] }:$src1) - Complexity = 11</i></td></tr>
<tr><th id="1285">1285</th><td><i>             // Dst: (ANDNOT_2r:{ *:[i32] } GRRegs:{ *:[i32] }:$src1, GRRegs:{ *:[i32] }:$src2)</i></td></tr>
<tr><th id="1286">1286</th><td><i>/*  2123*/</i>  <i>/*Scope*/</i> <var>34</var>, <i>/*-&gt;2158*/</i></td></tr>
<tr><th id="1287">1287</th><td><i>/*  2124*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $val</i></td></tr>
<tr><th id="1288">1288</th><td><i>/*  2125*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $mask</i></td></tr>
<tr><th id="1289">1289</th><td><i>/*  2126*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>20</var>, <i>/*-&gt;2148*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1290">1290</th><td><i>/*  2128*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1291">1291</th><td><i>/*  2129*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1292">1292</th><td><i>/*  2132*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>18</var>, <i>// Predicate_immMskBitp</i></td></tr>
<tr><th id="1293">1293</th><td><i>/*  2134*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1294">1294</th><td><i>/*  2135*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1295">1295</th><td><i>/*  2137*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>4</var>, <var>2</var>, <i>// msksize_xform</i></td></tr>
<tr><th id="1296">1296</th><td><i>/*  2140*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::ZEXT_rus &amp; 255, unsigned(XCore::ZEXT_rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ZEXT_rus" title='llvm::XCore::ZEXT_rus' data-ref="llvm::XCore::ZEXT_rus" data-ref-filename="llvm..XCore..ZEXT_rus">ZEXT_rus</a>), <var>0</var>,</td></tr>
<tr><th id="1297">1297</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>3</var>, </td></tr>
<tr><th id="1298">1298</th><td>              <i>// Src: (and:{ *:[i32] } GRRegs:{ *:[i32] }:$val, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immMskBitp&gt;&gt;:$mask) - Complexity = 7</i></td></tr>
<tr><th id="1299">1299</th><td><i>              // Dst: (ZEXT_rus:{ *:[i32] } GRRegs:{ *:[i32] }:$val, (msksize_xform:{ *:[i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immMskBitp&gt;&gt;:$mask))</i></td></tr>
<tr><th id="1300">1300</th><td><i>/*  2148*/</i>   <i>/*Scope*/</i> <var>8</var>, <i>/*-&gt;2157*/</i></td></tr>
<tr><th id="1301">1301</th><td><i>/*  2149*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::AND_3r &amp; 255, unsigned(XCore::AND_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::AND_3r" title='llvm::XCore::AND_3r' data-ref="llvm::XCore::AND_3r" data-ref-filename="llvm..XCore..AND_3r">AND_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1302">1302</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1303">1303</th><td>              <i>// Src: (and:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c) - Complexity = 3</i></td></tr>
<tr><th id="1304">1304</th><td><i>              // Dst: (AND_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c)</i></td></tr>
<tr><th id="1305">1305</th><td><i>/*  2157*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1306">1306</th><td><i>/*  2158*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1307">1307</th><td><i>/*  2159*/</i> <i>/*SwitchOpcode*/</i> <var>34</var>, <a class="macro" href="#55" title="ISD::BRIND &amp; 255, unsigned(ISD::BRIND) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BRIND" title='llvm::ISD::BRIND' data-ref="llvm::ISD::BRIND" data-ref-filename="llvm..ISD..BRIND">BRIND</a>),<i>// -&gt;2196</i></td></tr>
<tr><th id="1308">1308</th><td><i>/*  2162*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'brind' chained node</i></td></tr>
<tr><th id="1309">1309</th><td><i>/*  2163*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>19</var>, <i>/*-&gt;2184*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1310">1310</th><td><i>/*  2165*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1311">1311</th><td><i>/*  2166*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::INTRINSIC_W_CHAIN &amp; 255, unsigned(ISD::INTRINSIC_W_CHAIN) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::INTRINSIC_W_CHAIN" title='llvm::ISD::INTRINSIC_W_CHAIN' data-ref="llvm::ISD::INTRINSIC_W_CHAIN" data-ref-filename="llvm..ISD..INTRINSIC_W_CHAIN">INTRINSIC_W_CHAIN</a>),</td></tr>
<tr><th id="1312">1312</th><td><i>/*  2169*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #1 = 'intrinsic_w_chain' chained node</i></td></tr>
<tr><th id="1313">1313</th><td><i>/*  2170*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckFoldableChainNode" title='llvm::SelectionDAGISel::OPC_CheckFoldableChainNode' data-ref="llvm::SelectionDAGISel::OPC_CheckFoldableChainNode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckFoldableChainNode">OPC_CheckFoldableChainNode</a>,</td></tr>
<tr><th id="1314">1314</th><td><i>/*  2171*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>62</var>|<var>128</var>,<var>77</var><i>/*9918*/</i>, </td></tr>
<tr><th id="1315">1315</th><td><i>/*  2174*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1316">1316</th><td><i>/*  2175*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains">OPC_EmitMergeInputChains</a>, <var>2</var>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1317">1317</th><td><i>/*  2179*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::WAITEU_0R &amp; 255, unsigned(XCore::WAITEU_0R) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::WAITEU_0R" title='llvm::XCore::WAITEU_0R' data-ref="llvm::XCore::WAITEU_0R" data-ref-filename="llvm..XCore..WAITEU_0R">WAITEU_0R</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1318">1318</th><td>                 <var>0</var><i>/*#Ops*/</i>, </td></tr>
<tr><th id="1319">1319</th><td>             <i>// Src: (brind (intrinsic_w_chain:{ *:[iPTR] } 9918:{ *:[iPTR] })) - Complexity = 11</i></td></tr>
<tr><th id="1320">1320</th><td><i>             // Dst: (WAITEU_0R)</i></td></tr>
<tr><th id="1321">1321</th><td><i>/*  2184*/</i>  <i>/*Scope*/</i> <var>10</var>, <i>/*-&gt;2195*/</i></td></tr>
<tr><th id="1322">1322</th><td><i>/*  2185*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $a</i></td></tr>
<tr><th id="1323">1323</th><td><i>/*  2186*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1324">1324</th><td><i>/*  2188*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1325">1325</th><td><i>/*  2189*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::BAU_1r &amp; 255, unsigned(XCore::BAU_1r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::BAU_1r" title='llvm::XCore::BAU_1r' data-ref="llvm::XCore::BAU_1r" data-ref-filename="llvm..XCore..BAU_1r">BAU_1r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1326">1326</th><td>                 <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="1327">1327</th><td>             <i>// Src: (brind GRRegs:{ *:[i32] }:$a) - Complexity = 3</i></td></tr>
<tr><th id="1328">1328</th><td><i>             // Dst: (BAU_1r GRRegs:{ *:[i32] }:$a)</i></td></tr>
<tr><th id="1329">1329</th><td><i>/*  2195*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1330">1330</th><td><i>/*  2196*/</i> <i>/*SwitchOpcode*/</i> <var>55</var>|<var>128</var>,<var>2</var><i>/*311*/</i>, <a class="macro" href="#55" title="ISD::BRCOND &amp; 255, unsigned(ISD::BRCOND) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BRCOND" title='llvm::ISD::BRCOND' data-ref="llvm::ISD::BRCOND" data-ref-filename="llvm..ISD..BRCOND">BRCOND</a>),<i>// -&gt;2511</i></td></tr>
<tr><th id="1331">1331</th><td><i>/*  2200*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'brcond' chained node</i></td></tr>
<tr><th id="1332">1332</th><td><i>/*  2201*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>34</var>|<var>128</var>,<var>2</var><i>/*290*/</i>, <i>/*-&gt;2494*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1333">1333</th><td><i>/*  2204*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1334">1334</th><td><i>/*  2205*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::SETCC &amp; 255, unsigned(ISD::SETCC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETCC" title='llvm::ISD::SETCC' data-ref="llvm::ISD::SETCC" data-ref-filename="llvm..ISD..SETCC">SETCC</a>),</td></tr>
<tr><th id="1335">1335</th><td><i>/*  2208*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #1 = $lhs</i></td></tr>
<tr><th id="1336">1336</th><td><i>/*  2209*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>69</var>, <i>/*-&gt;2280*/</i> <i>// 4 children in Scope</i></td></tr>
<tr><th id="1337">1337</th><td><i>/*  2211*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>0</var>, </td></tr>
<tr><th id="1338">1338</th><td><i>/*  2213*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>17</var>, <i>/*-&gt;2232*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="1339">1339</th><td><i>/*  2215*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETNE" title='llvm::ISD::SETNE' data-ref="llvm::ISD::SETNE" data-ref-filename="llvm..ISD..SETNE">SETNE</a>,</td></tr>
<tr><th id="1340">1340</th><td><i>/*  2217*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1341">1341</th><td><i>/*  2218*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $dst</i></td></tr>
<tr><th id="1342">1342</th><td><i>/*  2219*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1343">1343</th><td><i>/*  2220*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::BasicBlock &amp; 255, unsigned(ISD::BasicBlock) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BasicBlock" title='llvm::ISD::BasicBlock' data-ref="llvm::ISD::BasicBlock" data-ref-filename="llvm..ISD..BasicBlock">BasicBlock</a>),</td></tr>
<tr><th id="1344">1344</th><td><i>/*  2223*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1345">1345</th><td><i>/*  2224*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1346">1346</th><td><i>/*  2225*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::BRFT_lru6 &amp; 255, unsigned(XCore::BRFT_lru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::BRFT_lru6" title='llvm::XCore::BRFT_lru6' data-ref="llvm::XCore::BRFT_lru6" data-ref-filename="llvm..XCore..BRFT_lru6">BRFT_lru6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1347">1347</th><td>                   <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="1348">1348</th><td>               <i>// Src: (brcond (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETNE:{ *:[Other] }), (bb:{ *:[Other] }):$dst) - Complexity = 11</i></td></tr>
<tr><th id="1349">1349</th><td><i>               // Dst: (BRFT_lru6 GRRegs:{ *:[i32] }:$lhs, (bb:{ *:[Other] }):$dst)</i></td></tr>
<tr><th id="1350">1350</th><td><i>/*  2232*/</i>    <i>/*Scope*/</i> <var>17</var>, <i>/*-&gt;2250*/</i></td></tr>
<tr><th id="1351">1351</th><td><i>/*  2233*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETEQ" title='llvm::ISD::SETEQ' data-ref="llvm::ISD::SETEQ" data-ref-filename="llvm..ISD..SETEQ">SETEQ</a>,</td></tr>
<tr><th id="1352">1352</th><td><i>/*  2235*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1353">1353</th><td><i>/*  2236*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $dst</i></td></tr>
<tr><th id="1354">1354</th><td><i>/*  2237*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1355">1355</th><td><i>/*  2238*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::BasicBlock &amp; 255, unsigned(ISD::BasicBlock) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BasicBlock" title='llvm::ISD::BasicBlock' data-ref="llvm::ISD::BasicBlock" data-ref-filename="llvm..ISD..BasicBlock">BasicBlock</a>),</td></tr>
<tr><th id="1356">1356</th><td><i>/*  2241*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1357">1357</th><td><i>/*  2242*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1358">1358</th><td><i>/*  2243*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::BRFF_lru6 &amp; 255, unsigned(XCore::BRFF_lru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::BRFF_lru6" title='llvm::XCore::BRFF_lru6' data-ref="llvm::XCore::BRFF_lru6" data-ref-filename="llvm..XCore..BRFF_lru6">BRFF_lru6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1359">1359</th><td>                   <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="1360">1360</th><td>               <i>// Src: (brcond (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETEQ:{ *:[Other] }), (bb:{ *:[Other] }):$dst) - Complexity = 11</i></td></tr>
<tr><th id="1361">1361</th><td><i>               // Dst: (BRFF_lru6 GRRegs:{ *:[i32] }:$lhs, (bb:{ *:[Other] }):$dst)</i></td></tr>
<tr><th id="1362">1362</th><td><i>/*  2250*/</i>    <i>/*Scope*/</i> <var>28</var>, <i>/*-&gt;2279*/</i></td></tr>
<tr><th id="1363">1363</th><td><i>/*  2251*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETLT" title='llvm::ISD::SETLT' data-ref="llvm::ISD::SETLT" data-ref-filename="llvm..ISD..SETLT">SETLT</a>,</td></tr>
<tr><th id="1364">1364</th><td><i>/*  2253*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1365">1365</th><td><i>/*  2254*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $dst</i></td></tr>
<tr><th id="1366">1366</th><td><i>/*  2255*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1367">1367</th><td><i>/*  2256*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::BasicBlock &amp; 255, unsigned(ISD::BasicBlock) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BasicBlock" title='llvm::ISD::BasicBlock' data-ref="llvm::ISD::BasicBlock" data-ref-filename="llvm..ISD..BasicBlock">BasicBlock</a>),</td></tr>
<tr><th id="1368">1368</th><td><i>/*  2259*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1369">1369</th><td><i>/*  2260*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1370">1370</th><td><i>/*  2261*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>32</var>, </td></tr>
<tr><th id="1371">1371</th><td><i>/*  2264*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::ASHR_l2rus &amp; 255, unsigned(XCore::ASHR_l2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ASHR_l2rus" title='llvm::XCore::ASHR_l2rus' data-ref="llvm::XCore::ASHR_l2rus" data-ref-filename="llvm..XCore..ASHR_l2rus">ASHR_l2rus</a>), <var>0</var>,</td></tr>
<tr><th id="1372">1372</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>3</var>,  <i>// Results = #4</i></td></tr>
<tr><th id="1373">1373</th><td><i>/*  2272*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::BRFT_lru6 &amp; 255, unsigned(XCore::BRFT_lru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::BRFT_lru6" title='llvm::XCore::BRFT_lru6' data-ref="llvm::XCore::BRFT_lru6" data-ref-filename="llvm..XCore..BRFT_lru6">BRFT_lru6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1374">1374</th><td>                   <var>2</var><i>/*#Ops*/</i>, <var>4</var>, <var>2</var>, </td></tr>
<tr><th id="1375">1375</th><td>               <i>// Src: (brcond (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETLT:{ *:[Other] }), (bb:{ *:[Other] }):$dst) - Complexity = 11</i></td></tr>
<tr><th id="1376">1376</th><td><i>               // Dst: (BRFT_lru6 (ASHR_l2rus:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, 32:{ *:[i32] }), (bb:{ *:[Other] }):$dst)</i></td></tr>
<tr><th id="1377">1377</th><td><i>/*  2279*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1378">1378</th><td><i>/*  2280*/</i>   <i>/*Scope*/</i> <var>39</var>, <i>/*-&gt;2320*/</i></td></tr>
<tr><th id="1379">1379</th><td><i>/*  2281*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>1</var><i>/*18446744073709551615*/</i>, </td></tr>
<tr><th id="1380">1380</th><td><i>/*  2292*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETGT" title='llvm::ISD::SETGT' data-ref="llvm::ISD::SETGT" data-ref-filename="llvm..ISD..SETGT">SETGT</a>,</td></tr>
<tr><th id="1381">1381</th><td><i>/*  2294*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1382">1382</th><td><i>/*  2295*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $dst</i></td></tr>
<tr><th id="1383">1383</th><td><i>/*  2296*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1384">1384</th><td><i>/*  2297*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::BasicBlock &amp; 255, unsigned(ISD::BasicBlock) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BasicBlock" title='llvm::ISD::BasicBlock' data-ref="llvm::ISD::BasicBlock" data-ref-filename="llvm..ISD..BasicBlock">BasicBlock</a>),</td></tr>
<tr><th id="1385">1385</th><td><i>/*  2300*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1386">1386</th><td><i>/*  2301*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1387">1387</th><td><i>/*  2302*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>32</var>, </td></tr>
<tr><th id="1388">1388</th><td><i>/*  2305*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::ASHR_l2rus &amp; 255, unsigned(XCore::ASHR_l2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ASHR_l2rus" title='llvm::XCore::ASHR_l2rus' data-ref="llvm::XCore::ASHR_l2rus" data-ref-filename="llvm..XCore..ASHR_l2rus">ASHR_l2rus</a>), <var>0</var>,</td></tr>
<tr><th id="1389">1389</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>3</var>,  <i>// Results = #4</i></td></tr>
<tr><th id="1390">1390</th><td><i>/*  2313*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::BRFF_lru6 &amp; 255, unsigned(XCore::BRFF_lru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::BRFF_lru6" title='llvm::XCore::BRFF_lru6' data-ref="llvm::XCore::BRFF_lru6" data-ref-filename="llvm..XCore..BRFF_lru6">BRFF_lru6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1391">1391</th><td>                  <var>2</var><i>/*#Ops*/</i>, <var>4</var>, <var>2</var>, </td></tr>
<tr><th id="1392">1392</th><td>              <i>// Src: (brcond (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, -1:{ *:[i32] }, SETGT:{ *:[Other] }), (bb:{ *:[Other] }):$dst) - Complexity = 11</i></td></tr>
<tr><th id="1393">1393</th><td><i>              // Dst: (BRFF_lru6 (ASHR_l2rus:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, 32:{ *:[i32] }), (bb:{ *:[Other] }):$dst)</i></td></tr>
<tr><th id="1394">1394</th><td><i>/*  2320*/</i>   <i>/*Scope*/</i> <var>35</var>, <i>/*-&gt;2356*/</i></td></tr>
<tr><th id="1395">1395</th><td><i>/*  2321*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #2 = $rhs</i></td></tr>
<tr><th id="1396">1396</th><td><i>/*  2322*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1397">1397</th><td><i>/*  2323*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1398">1398</th><td><i>/*  2326*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>0</var>, <i>// Predicate_immUs</i></td></tr>
<tr><th id="1399">1399</th><td><i>/*  2328*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1400">1400</th><td><i>/*  2329*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETNE" title='llvm::ISD::SETNE' data-ref="llvm::ISD::SETNE" data-ref-filename="llvm..ISD..SETNE">SETNE</a>,</td></tr>
<tr><th id="1401">1401</th><td><i>/*  2331*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1402">1402</th><td><i>/*  2332*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #3 = $dst</i></td></tr>
<tr><th id="1403">1403</th><td><i>/*  2333*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1404">1404</th><td><i>/*  2334*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::BasicBlock &amp; 255, unsigned(ISD::BasicBlock) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BasicBlock" title='llvm::ISD::BasicBlock' data-ref="llvm::ISD::BasicBlock" data-ref-filename="llvm..ISD..BasicBlock">BasicBlock</a>),</td></tr>
<tr><th id="1405">1405</th><td><i>/*  2337*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1406">1406</th><td><i>/*  2338*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1407">1407</th><td><i>/*  2339*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1408">1408</th><td><i>/*  2341*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::EQ_2rus &amp; 255, unsigned(XCore::EQ_2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::EQ_2rus" title='llvm::XCore::EQ_2rus' data-ref="llvm::XCore::EQ_2rus" data-ref-filename="llvm..XCore..EQ_2rus">EQ_2rus</a>), <var>0</var>,</td></tr>
<tr><th id="1409">1409</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>4</var>,  <i>// Results = #5</i></td></tr>
<tr><th id="1410">1410</th><td><i>/*  2349*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::BRFF_lru6 &amp; 255, unsigned(XCore::BRFF_lru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::BRFF_lru6" title='llvm::XCore::BRFF_lru6' data-ref="llvm::XCore::BRFF_lru6" data-ref-filename="llvm..XCore..BRFF_lru6">BRFF_lru6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1411">1411</th><td>                  <var>2</var><i>/*#Ops*/</i>, <var>5</var>, <var>3</var>, </td></tr>
<tr><th id="1412">1412</th><td>              <i>// Src: (brcond (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUs&gt;&gt;:$rhs, SETNE:{ *:[Other] }), (bb:{ *:[Other] }):$dst) - Complexity = 10</i></td></tr>
<tr><th id="1413">1413</th><td><i>              // Dst: (BRFF_lru6 (EQ_2rus:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUs&gt;&gt;:$rhs), (bb:{ *:[Other] }):$dst)</i></td></tr>
<tr><th id="1414">1414</th><td><i>/*  2356*/</i>   <i>/*Scope*/</i> <var>7</var>|<var>128</var>,<var>1</var><i>/*135*/</i>, <i>/*-&gt;2493*/</i></td></tr>
<tr><th id="1415">1415</th><td><i>/*  2358*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1416">1416</th><td><i>/*  2360*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #2 = $rhs</i></td></tr>
<tr><th id="1417">1417</th><td><i>/*  2361*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>25</var>, <i>/*-&gt;2388*/</i> <i>// 5 children in Scope</i></td></tr>
<tr><th id="1418">1418</th><td><i>/*  2363*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETLE" title='llvm::ISD::SETLE' data-ref="llvm::ISD::SETLE" data-ref-filename="llvm..ISD..SETLE">SETLE</a>,</td></tr>
<tr><th id="1419">1419</th><td><i>/*  2365*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1420">1420</th><td><i>/*  2366*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #3 = $dst</i></td></tr>
<tr><th id="1421">1421</th><td><i>/*  2367*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1422">1422</th><td><i>/*  2368*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::BasicBlock &amp; 255, unsigned(ISD::BasicBlock) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BasicBlock" title='llvm::ISD::BasicBlock' data-ref="llvm::ISD::BasicBlock" data-ref-filename="llvm..ISD..BasicBlock">BasicBlock</a>),</td></tr>
<tr><th id="1423">1423</th><td><i>/*  2371*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1424">1424</th><td><i>/*  2372*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1425">1425</th><td><i>/*  2373*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::LSS_3r &amp; 255, unsigned(XCore::LSS_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LSS_3r" title='llvm::XCore::LSS_3r' data-ref="llvm::XCore::LSS_3r" data-ref-filename="llvm..XCore..LSS_3r">LSS_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1426">1426</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>,  <i>// Results = #4</i></td></tr>
<tr><th id="1427">1427</th><td><i>/*  2381*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::BRFF_lru6 &amp; 255, unsigned(XCore::BRFF_lru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::BRFF_lru6" title='llvm::XCore::BRFF_lru6' data-ref="llvm::XCore::BRFF_lru6" data-ref-filename="llvm..XCore..BRFF_lru6">BRFF_lru6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1428">1428</th><td>                   <var>2</var><i>/*#Ops*/</i>, <var>4</var>, <var>3</var>, </td></tr>
<tr><th id="1429">1429</th><td>               <i>// Src: (brcond (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs, SETLE:{ *:[Other] }), (bb:{ *:[Other] }):$dst) - Complexity = 6</i></td></tr>
<tr><th id="1430">1430</th><td><i>               // Dst: (BRFF_lru6 (LSS_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$rhs, GRRegs:{ *:[i32] }:$lhs), (bb:{ *:[Other] }):$dst)</i></td></tr>
<tr><th id="1431">1431</th><td><i>/*  2388*/</i>    <i>/*Scope*/</i> <var>25</var>, <i>/*-&gt;2414*/</i></td></tr>
<tr><th id="1432">1432</th><td><i>/*  2389*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETULE" title='llvm::ISD::SETULE' data-ref="llvm::ISD::SETULE" data-ref-filename="llvm..ISD..SETULE">SETULE</a>,</td></tr>
<tr><th id="1433">1433</th><td><i>/*  2391*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1434">1434</th><td><i>/*  2392*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #3 = $dst</i></td></tr>
<tr><th id="1435">1435</th><td><i>/*  2393*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1436">1436</th><td><i>/*  2394*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::BasicBlock &amp; 255, unsigned(ISD::BasicBlock) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BasicBlock" title='llvm::ISD::BasicBlock' data-ref="llvm::ISD::BasicBlock" data-ref-filename="llvm..ISD..BasicBlock">BasicBlock</a>),</td></tr>
<tr><th id="1437">1437</th><td><i>/*  2397*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1438">1438</th><td><i>/*  2398*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1439">1439</th><td><i>/*  2399*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::LSU_3r &amp; 255, unsigned(XCore::LSU_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LSU_3r" title='llvm::XCore::LSU_3r' data-ref="llvm::XCore::LSU_3r" data-ref-filename="llvm..XCore..LSU_3r">LSU_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1440">1440</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>,  <i>// Results = #4</i></td></tr>
<tr><th id="1441">1441</th><td><i>/*  2407*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::BRFF_lru6 &amp; 255, unsigned(XCore::BRFF_lru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::BRFF_lru6" title='llvm::XCore::BRFF_lru6' data-ref="llvm::XCore::BRFF_lru6" data-ref-filename="llvm..XCore..BRFF_lru6">BRFF_lru6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1442">1442</th><td>                   <var>2</var><i>/*#Ops*/</i>, <var>4</var>, <var>3</var>, </td></tr>
<tr><th id="1443">1443</th><td>               <i>// Src: (brcond (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs, SETULE:{ *:[Other] }), (bb:{ *:[Other] }):$dst) - Complexity = 6</i></td></tr>
<tr><th id="1444">1444</th><td><i>               // Dst: (BRFF_lru6 (LSU_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$rhs, GRRegs:{ *:[i32] }:$lhs), (bb:{ *:[Other] }):$dst)</i></td></tr>
<tr><th id="1445">1445</th><td><i>/*  2414*/</i>    <i>/*Scope*/</i> <var>25</var>, <i>/*-&gt;2440*/</i></td></tr>
<tr><th id="1446">1446</th><td><i>/*  2415*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETGE" title='llvm::ISD::SETGE' data-ref="llvm::ISD::SETGE" data-ref-filename="llvm..ISD..SETGE">SETGE</a>,</td></tr>
<tr><th id="1447">1447</th><td><i>/*  2417*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1448">1448</th><td><i>/*  2418*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #3 = $dst</i></td></tr>
<tr><th id="1449">1449</th><td><i>/*  2419*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1450">1450</th><td><i>/*  2420*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::BasicBlock &amp; 255, unsigned(ISD::BasicBlock) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BasicBlock" title='llvm::ISD::BasicBlock' data-ref="llvm::ISD::BasicBlock" data-ref-filename="llvm..ISD..BasicBlock">BasicBlock</a>),</td></tr>
<tr><th id="1451">1451</th><td><i>/*  2423*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1452">1452</th><td><i>/*  2424*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1453">1453</th><td><i>/*  2425*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::LSS_3r &amp; 255, unsigned(XCore::LSS_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LSS_3r" title='llvm::XCore::LSS_3r' data-ref="llvm::XCore::LSS_3r" data-ref-filename="llvm..XCore..LSS_3r">LSS_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1454">1454</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>,  <i>// Results = #4</i></td></tr>
<tr><th id="1455">1455</th><td><i>/*  2433*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::BRFF_lru6 &amp; 255, unsigned(XCore::BRFF_lru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::BRFF_lru6" title='llvm::XCore::BRFF_lru6' data-ref="llvm::XCore::BRFF_lru6" data-ref-filename="llvm..XCore..BRFF_lru6">BRFF_lru6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1456">1456</th><td>                   <var>2</var><i>/*#Ops*/</i>, <var>4</var>, <var>3</var>, </td></tr>
<tr><th id="1457">1457</th><td>               <i>// Src: (brcond (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs, SETGE:{ *:[Other] }), (bb:{ *:[Other] }):$dst) - Complexity = 6</i></td></tr>
<tr><th id="1458">1458</th><td><i>               // Dst: (BRFF_lru6 (LSS_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs), (bb:{ *:[Other] }):$dst)</i></td></tr>
<tr><th id="1459">1459</th><td><i>/*  2440*/</i>    <i>/*Scope*/</i> <var>25</var>, <i>/*-&gt;2466*/</i></td></tr>
<tr><th id="1460">1460</th><td><i>/*  2441*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETUGE" title='llvm::ISD::SETUGE' data-ref="llvm::ISD::SETUGE" data-ref-filename="llvm..ISD..SETUGE">SETUGE</a>,</td></tr>
<tr><th id="1461">1461</th><td><i>/*  2443*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1462">1462</th><td><i>/*  2444*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #3 = $dst</i></td></tr>
<tr><th id="1463">1463</th><td><i>/*  2445*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1464">1464</th><td><i>/*  2446*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::BasicBlock &amp; 255, unsigned(ISD::BasicBlock) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BasicBlock" title='llvm::ISD::BasicBlock' data-ref="llvm::ISD::BasicBlock" data-ref-filename="llvm..ISD..BasicBlock">BasicBlock</a>),</td></tr>
<tr><th id="1465">1465</th><td><i>/*  2449*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1466">1466</th><td><i>/*  2450*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1467">1467</th><td><i>/*  2451*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::LSU_3r &amp; 255, unsigned(XCore::LSU_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LSU_3r" title='llvm::XCore::LSU_3r' data-ref="llvm::XCore::LSU_3r" data-ref-filename="llvm..XCore..LSU_3r">LSU_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1468">1468</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>,  <i>// Results = #4</i></td></tr>
<tr><th id="1469">1469</th><td><i>/*  2459*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::BRFF_lru6 &amp; 255, unsigned(XCore::BRFF_lru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::BRFF_lru6" title='llvm::XCore::BRFF_lru6' data-ref="llvm::XCore::BRFF_lru6" data-ref-filename="llvm..XCore..BRFF_lru6">BRFF_lru6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1470">1470</th><td>                   <var>2</var><i>/*#Ops*/</i>, <var>4</var>, <var>3</var>, </td></tr>
<tr><th id="1471">1471</th><td>               <i>// Src: (brcond (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs, SETUGE:{ *:[Other] }), (bb:{ *:[Other] }):$dst) - Complexity = 6</i></td></tr>
<tr><th id="1472">1472</th><td><i>               // Dst: (BRFF_lru6 (LSU_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs), (bb:{ *:[Other] }):$dst)</i></td></tr>
<tr><th id="1473">1473</th><td><i>/*  2466*/</i>    <i>/*Scope*/</i> <var>25</var>, <i>/*-&gt;2492*/</i></td></tr>
<tr><th id="1474">1474</th><td><i>/*  2467*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETNE" title='llvm::ISD::SETNE' data-ref="llvm::ISD::SETNE" data-ref-filename="llvm..ISD..SETNE">SETNE</a>,</td></tr>
<tr><th id="1475">1475</th><td><i>/*  2469*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1476">1476</th><td><i>/*  2470*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #3 = $dst</i></td></tr>
<tr><th id="1477">1477</th><td><i>/*  2471*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1478">1478</th><td><i>/*  2472*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::BasicBlock &amp; 255, unsigned(ISD::BasicBlock) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BasicBlock" title='llvm::ISD::BasicBlock' data-ref="llvm::ISD::BasicBlock" data-ref-filename="llvm..ISD..BasicBlock">BasicBlock</a>),</td></tr>
<tr><th id="1479">1479</th><td><i>/*  2475*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1480">1480</th><td><i>/*  2476*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1481">1481</th><td><i>/*  2477*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::EQ_3r &amp; 255, unsigned(XCore::EQ_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::EQ_3r" title='llvm::XCore::EQ_3r' data-ref="llvm::XCore::EQ_3r" data-ref-filename="llvm..XCore..EQ_3r">EQ_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1482">1482</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>,  <i>// Results = #4</i></td></tr>
<tr><th id="1483">1483</th><td><i>/*  2485*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::BRFF_lru6 &amp; 255, unsigned(XCore::BRFF_lru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::BRFF_lru6" title='llvm::XCore::BRFF_lru6' data-ref="llvm::XCore::BRFF_lru6" data-ref-filename="llvm..XCore..BRFF_lru6">BRFF_lru6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1484">1484</th><td>                   <var>2</var><i>/*#Ops*/</i>, <var>4</var>, <var>3</var>, </td></tr>
<tr><th id="1485">1485</th><td>               <i>// Src: (brcond (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs, SETNE:{ *:[Other] }), (bb:{ *:[Other] }):$dst) - Complexity = 6</i></td></tr>
<tr><th id="1486">1486</th><td><i>               // Dst: (BRFF_lru6 (EQ_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs), (bb:{ *:[Other] }):$dst)</i></td></tr>
<tr><th id="1487">1487</th><td><i>/*  2492*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1488">1488</th><td><i>/*  2493*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1489">1489</th><td><i>/*  2494*/</i>  <i>/*Scope*/</i> <var>15</var>, <i>/*-&gt;2510*/</i></td></tr>
<tr><th id="1490">1490</th><td><i>/*  2495*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $cond</i></td></tr>
<tr><th id="1491">1491</th><td><i>/*  2496*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $addr</i></td></tr>
<tr><th id="1492">1492</th><td><i>/*  2497*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1493">1493</th><td><i>/*  2498*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::BasicBlock &amp; 255, unsigned(ISD::BasicBlock) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BasicBlock" title='llvm::ISD::BasicBlock' data-ref="llvm::ISD::BasicBlock" data-ref-filename="llvm..ISD..BasicBlock">BasicBlock</a>),</td></tr>
<tr><th id="1494">1494</th><td><i>/*  2501*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1495">1495</th><td><i>/*  2502*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1496">1496</th><td><i>/*  2503*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::BRFT_lru6 &amp; 255, unsigned(XCore::BRFT_lru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::BRFT_lru6" title='llvm::XCore::BRFT_lru6' data-ref="llvm::XCore::BRFT_lru6" data-ref-filename="llvm..XCore..BRFT_lru6">BRFT_lru6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1497">1497</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="1498">1498</th><td>             <i>// Src: (brcond GRRegs:{ *:[i32] }:$cond, (bb:{ *:[Other] }):$addr) - Complexity = 3</i></td></tr>
<tr><th id="1499">1499</th><td><i>             // Dst: (BRFT_lru6 GRRegs:{ *:[i32] }:$cond, (bb:{ *:[Other] }):$addr)</i></td></tr>
<tr><th id="1500">1500</th><td><i>/*  2510*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1501">1501</th><td><i>/*  2511*/</i> <i>/*SwitchOpcode*/</i> <var>43</var>|<var>128</var>,<var>2</var><i>/*299*/</i>, <a class="macro" href="#55" title="ISD::SELECT &amp; 255, unsigned(ISD::SELECT) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SELECT" title='llvm::ISD::SELECT' data-ref="llvm::ISD::SELECT" data-ref-filename="llvm..ISD..SELECT">SELECT</a>),<i>// -&gt;2814</i></td></tr>
<tr><th id="1502">1502</th><td><i>/*  2515*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>24</var>|<var>128</var>,<var>2</var><i>/*280*/</i>, <i>/*-&gt;2798*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1503">1503</th><td><i>/*  2518*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="1504">1504</th><td><i>/*  2519*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::SETCC &amp; 255, unsigned(ISD::SETCC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETCC" title='llvm::ISD::SETCC' data-ref="llvm::ISD::SETCC" data-ref-filename="llvm..ISD..SETCC">SETCC</a>),</td></tr>
<tr><th id="1505">1505</th><td><i>/*  2522*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $lhs</i></td></tr>
<tr><th id="1506">1506</th><td><i>/*  2523*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>66</var>, <i>/*-&gt;2591*/</i> <i>// 4 children in Scope</i></td></tr>
<tr><th id="1507">1507</th><td><i>/*  2525*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>0</var>, </td></tr>
<tr><th id="1508">1508</th><td><i>/*  2527*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>16</var>, <i>/*-&gt;2545*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="1509">1509</th><td><i>/*  2529*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETNE" title='llvm::ISD::SETNE' data-ref="llvm::ISD::SETNE" data-ref-filename="llvm..ISD..SETNE">SETNE</a>,</td></tr>
<tr><th id="1510">1510</th><td><i>/*  2531*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1511">1511</th><td><i>/*  2532*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $T</i></td></tr>
<tr><th id="1512">1512</th><td><i>/*  2533*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $F</i></td></tr>
<tr><th id="1513">1513</th><td><i>/*  2534*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1514">1514</th><td><i>/*  2536*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SELECT_CC &amp; 255, unsigned(XCore::SELECT_CC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SELECT_CC" title='llvm::XCore::SELECT_CC' data-ref="llvm::XCore::SELECT_CC" data-ref-filename="llvm..XCore..SELECT_CC">SELECT_CC</a>), <var>0</var>,</td></tr>
<tr><th id="1515">1515</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="1516">1516</th><td>               <i>// Src: (select:{ *:[i32] } (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETNE:{ *:[Other] }), GRRegs:{ *:[i32] }:$T, GRRegs:{ *:[i32] }:$F) - Complexity = 11</i></td></tr>
<tr><th id="1517">1517</th><td><i>               // Dst: (SELECT_CC:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$T, GRRegs:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="1518">1518</th><td><i>/*  2545*/</i>    <i>/*Scope*/</i> <var>16</var>, <i>/*-&gt;2562*/</i></td></tr>
<tr><th id="1519">1519</th><td><i>/*  2546*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETEQ" title='llvm::ISD::SETEQ' data-ref="llvm::ISD::SETEQ" data-ref-filename="llvm..ISD..SETEQ">SETEQ</a>,</td></tr>
<tr><th id="1520">1520</th><td><i>/*  2548*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1521">1521</th><td><i>/*  2549*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $T</i></td></tr>
<tr><th id="1522">1522</th><td><i>/*  2550*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $F</i></td></tr>
<tr><th id="1523">1523</th><td><i>/*  2551*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1524">1524</th><td><i>/*  2553*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SELECT_CC &amp; 255, unsigned(XCore::SELECT_CC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SELECT_CC" title='llvm::XCore::SELECT_CC' data-ref="llvm::XCore::SELECT_CC" data-ref-filename="llvm..XCore..SELECT_CC">SELECT_CC</a>), <var>0</var>,</td></tr>
<tr><th id="1525">1525</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, <var>1</var>, </td></tr>
<tr><th id="1526">1526</th><td>               <i>// Src: (select:{ *:[i32] } (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETEQ:{ *:[Other] }), GRRegs:{ *:[i32] }:$T, GRRegs:{ *:[i32] }:$F) - Complexity = 11</i></td></tr>
<tr><th id="1527">1527</th><td><i>               // Dst: (SELECT_CC:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$F, GRRegs:{ *:[i32] }:$T)</i></td></tr>
<tr><th id="1528">1528</th><td><i>/*  2562*/</i>    <i>/*Scope*/</i> <var>27</var>, <i>/*-&gt;2590*/</i></td></tr>
<tr><th id="1529">1529</th><td><i>/*  2563*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETLT" title='llvm::ISD::SETLT' data-ref="llvm::ISD::SETLT" data-ref-filename="llvm..ISD..SETLT">SETLT</a>,</td></tr>
<tr><th id="1530">1530</th><td><i>/*  2565*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1531">1531</th><td><i>/*  2566*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $T</i></td></tr>
<tr><th id="1532">1532</th><td><i>/*  2567*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $F</i></td></tr>
<tr><th id="1533">1533</th><td><i>/*  2568*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1534">1534</th><td><i>/*  2570*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>32</var>, </td></tr>
<tr><th id="1535">1535</th><td><i>/*  2573*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::ASHR_l2rus &amp; 255, unsigned(XCore::ASHR_l2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ASHR_l2rus" title='llvm::XCore::ASHR_l2rus' data-ref="llvm::XCore::ASHR_l2rus" data-ref-filename="llvm..XCore..ASHR_l2rus">ASHR_l2rus</a>), <var>0</var>,</td></tr>
<tr><th id="1536">1536</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>3</var>,  <i>// Results = #4</i></td></tr>
<tr><th id="1537">1537</th><td><i>/*  2581*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SELECT_CC &amp; 255, unsigned(XCore::SELECT_CC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SELECT_CC" title='llvm::XCore::SELECT_CC' data-ref="llvm::XCore::SELECT_CC" data-ref-filename="llvm..XCore..SELECT_CC">SELECT_CC</a>), <var>0</var>,</td></tr>
<tr><th id="1538">1538</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>4</var>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="1539">1539</th><td>               <i>// Src: (select:{ *:[i32] } (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETLT:{ *:[Other] }), GRRegs:{ *:[i32] }:$T, GRRegs:{ *:[i32] }:$F) - Complexity = 11</i></td></tr>
<tr><th id="1540">1540</th><td><i>               // Dst: (SELECT_CC:{ *:[i32] } (ASHR_l2rus:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, 32:{ *:[i32] }), GRRegs:{ *:[i32] }:$T, GRRegs:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="1541">1541</th><td><i>/*  2590*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1542">1542</th><td><i>/*  2591*/</i>   <i>/*Scope*/</i> <var>38</var>, <i>/*-&gt;2630*/</i></td></tr>
<tr><th id="1543">1543</th><td><i>/*  2592*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>1</var><i>/*18446744073709551615*/</i>, </td></tr>
<tr><th id="1544">1544</th><td><i>/*  2603*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETGT" title='llvm::ISD::SETGT' data-ref="llvm::ISD::SETGT" data-ref-filename="llvm..ISD..SETGT">SETGT</a>,</td></tr>
<tr><th id="1545">1545</th><td><i>/*  2605*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1546">1546</th><td><i>/*  2606*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $T</i></td></tr>
<tr><th id="1547">1547</th><td><i>/*  2607*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $F</i></td></tr>
<tr><th id="1548">1548</th><td><i>/*  2608*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1549">1549</th><td><i>/*  2610*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>32</var>, </td></tr>
<tr><th id="1550">1550</th><td><i>/*  2613*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::ASHR_l2rus &amp; 255, unsigned(XCore::ASHR_l2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ASHR_l2rus" title='llvm::XCore::ASHR_l2rus' data-ref="llvm::XCore::ASHR_l2rus" data-ref-filename="llvm..XCore..ASHR_l2rus">ASHR_l2rus</a>), <var>0</var>,</td></tr>
<tr><th id="1551">1551</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>3</var>,  <i>// Results = #4</i></td></tr>
<tr><th id="1552">1552</th><td><i>/*  2621*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SELECT_CC &amp; 255, unsigned(XCore::SELECT_CC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SELECT_CC" title='llvm::XCore::SELECT_CC' data-ref="llvm::XCore::SELECT_CC" data-ref-filename="llvm..XCore..SELECT_CC">SELECT_CC</a>), <var>0</var>,</td></tr>
<tr><th id="1553">1553</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>4</var>, <var>2</var>, <var>1</var>, </td></tr>
<tr><th id="1554">1554</th><td>              <i>// Src: (select:{ *:[i32] } (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, -1:{ *:[i32] }, SETGT:{ *:[Other] }), GRRegs:{ *:[i32] }:$T, GRRegs:{ *:[i32] }:$F) - Complexity = 11</i></td></tr>
<tr><th id="1555">1555</th><td><i>              // Dst: (SELECT_CC:{ *:[i32] } (ASHR_l2rus:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, 32:{ *:[i32] }), GRRegs:{ *:[i32] }:$F, GRRegs:{ *:[i32] }:$T)</i></td></tr>
<tr><th id="1556">1556</th><td><i>/*  2630*/</i>   <i>/*Scope*/</i> <var>34</var>, <i>/*-&gt;2665*/</i></td></tr>
<tr><th id="1557">1557</th><td><i>/*  2631*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rhs</i></td></tr>
<tr><th id="1558">1558</th><td><i>/*  2632*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1559">1559</th><td><i>/*  2633*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1560">1560</th><td><i>/*  2636*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>0</var>, <i>// Predicate_immUs</i></td></tr>
<tr><th id="1561">1561</th><td><i>/*  2638*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1562">1562</th><td><i>/*  2639*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETNE" title='llvm::ISD::SETNE' data-ref="llvm::ISD::SETNE" data-ref-filename="llvm..ISD..SETNE">SETNE</a>,</td></tr>
<tr><th id="1563">1563</th><td><i>/*  2641*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1564">1564</th><td><i>/*  2642*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #2 = $T</i></td></tr>
<tr><th id="1565">1565</th><td><i>/*  2643*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #3 = $F</i></td></tr>
<tr><th id="1566">1566</th><td><i>/*  2644*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1567">1567</th><td><i>/*  2646*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1568">1568</th><td><i>/*  2648*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::EQ_2rus &amp; 255, unsigned(XCore::EQ_2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::EQ_2rus" title='llvm::XCore::EQ_2rus' data-ref="llvm::XCore::EQ_2rus" data-ref-filename="llvm..XCore..EQ_2rus">EQ_2rus</a>), <var>0</var>,</td></tr>
<tr><th id="1569">1569</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>4</var>,  <i>// Results = #5</i></td></tr>
<tr><th id="1570">1570</th><td><i>/*  2656*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SELECT_CC &amp; 255, unsigned(XCore::SELECT_CC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SELECT_CC" title='llvm::XCore::SELECT_CC' data-ref="llvm::XCore::SELECT_CC" data-ref-filename="llvm..XCore..SELECT_CC">SELECT_CC</a>), <var>0</var>,</td></tr>
<tr><th id="1571">1571</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>5</var>, <var>3</var>, <var>2</var>, </td></tr>
<tr><th id="1572">1572</th><td>              <i>// Src: (select:{ *:[i32] } (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUs&gt;&gt;:$rhs, SETNE:{ *:[Other] }), GRRegs:{ *:[i32] }:$T, GRRegs:{ *:[i32] }:$F) - Complexity = 10</i></td></tr>
<tr><th id="1573">1573</th><td><i>              // Dst: (SELECT_CC:{ *:[i32] } (EQ_2rus:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUs&gt;&gt;:$rhs), GRRegs:{ *:[i32] }:$F, GRRegs:{ *:[i32] }:$T)</i></td></tr>
<tr><th id="1574">1574</th><td><i>/*  2665*/</i>   <i>/*Scope*/</i> <var>2</var>|<var>128</var>,<var>1</var><i>/*130*/</i>, <i>/*-&gt;2797*/</i></td></tr>
<tr><th id="1575">1575</th><td><i>/*  2667*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1576">1576</th><td><i>/*  2669*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rhs</i></td></tr>
<tr><th id="1577">1577</th><td><i>/*  2670*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>24</var>, <i>/*-&gt;2696*/</i> <i>// 5 children in Scope</i></td></tr>
<tr><th id="1578">1578</th><td><i>/*  2672*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETLE" title='llvm::ISD::SETLE' data-ref="llvm::ISD::SETLE" data-ref-filename="llvm..ISD..SETLE">SETLE</a>,</td></tr>
<tr><th id="1579">1579</th><td><i>/*  2674*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1580">1580</th><td><i>/*  2675*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #2 = $T</i></td></tr>
<tr><th id="1581">1581</th><td><i>/*  2676*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #3 = $F</i></td></tr>
<tr><th id="1582">1582</th><td><i>/*  2677*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1583">1583</th><td><i>/*  2679*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::LSS_3r &amp; 255, unsigned(XCore::LSS_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LSS_3r" title='llvm::XCore::LSS_3r' data-ref="llvm::XCore::LSS_3r" data-ref-filename="llvm..XCore..LSS_3r">LSS_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1584">1584</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>,  <i>// Results = #4</i></td></tr>
<tr><th id="1585">1585</th><td><i>/*  2687*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SELECT_CC &amp; 255, unsigned(XCore::SELECT_CC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SELECT_CC" title='llvm::XCore::SELECT_CC' data-ref="llvm::XCore::SELECT_CC" data-ref-filename="llvm..XCore..SELECT_CC">SELECT_CC</a>), <var>0</var>,</td></tr>
<tr><th id="1586">1586</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>4</var>, <var>3</var>, <var>2</var>, </td></tr>
<tr><th id="1587">1587</th><td>               <i>// Src: (select:{ *:[i32] } (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs, SETLE:{ *:[Other] }), GRRegs:{ *:[i32] }:$T, GRRegs:{ *:[i32] }:$F) - Complexity = 6</i></td></tr>
<tr><th id="1588">1588</th><td><i>               // Dst: (SELECT_CC:{ *:[i32] } (LSS_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$rhs, GRRegs:{ *:[i32] }:$lhs), GRRegs:{ *:[i32] }:$F, GRRegs:{ *:[i32] }:$T)</i></td></tr>
<tr><th id="1589">1589</th><td><i>/*  2696*/</i>    <i>/*Scope*/</i> <var>24</var>, <i>/*-&gt;2721*/</i></td></tr>
<tr><th id="1590">1590</th><td><i>/*  2697*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETULE" title='llvm::ISD::SETULE' data-ref="llvm::ISD::SETULE" data-ref-filename="llvm..ISD..SETULE">SETULE</a>,</td></tr>
<tr><th id="1591">1591</th><td><i>/*  2699*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1592">1592</th><td><i>/*  2700*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #2 = $T</i></td></tr>
<tr><th id="1593">1593</th><td><i>/*  2701*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #3 = $F</i></td></tr>
<tr><th id="1594">1594</th><td><i>/*  2702*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1595">1595</th><td><i>/*  2704*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::LSU_3r &amp; 255, unsigned(XCore::LSU_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LSU_3r" title='llvm::XCore::LSU_3r' data-ref="llvm::XCore::LSU_3r" data-ref-filename="llvm..XCore..LSU_3r">LSU_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1596">1596</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>,  <i>// Results = #4</i></td></tr>
<tr><th id="1597">1597</th><td><i>/*  2712*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SELECT_CC &amp; 255, unsigned(XCore::SELECT_CC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SELECT_CC" title='llvm::XCore::SELECT_CC' data-ref="llvm::XCore::SELECT_CC" data-ref-filename="llvm..XCore..SELECT_CC">SELECT_CC</a>), <var>0</var>,</td></tr>
<tr><th id="1598">1598</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>4</var>, <var>3</var>, <var>2</var>, </td></tr>
<tr><th id="1599">1599</th><td>               <i>// Src: (select:{ *:[i32] } (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs, SETULE:{ *:[Other] }), GRRegs:{ *:[i32] }:$T, GRRegs:{ *:[i32] }:$F) - Complexity = 6</i></td></tr>
<tr><th id="1600">1600</th><td><i>               // Dst: (SELECT_CC:{ *:[i32] } (LSU_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$rhs, GRRegs:{ *:[i32] }:$lhs), GRRegs:{ *:[i32] }:$F, GRRegs:{ *:[i32] }:$T)</i></td></tr>
<tr><th id="1601">1601</th><td><i>/*  2721*/</i>    <i>/*Scope*/</i> <var>24</var>, <i>/*-&gt;2746*/</i></td></tr>
<tr><th id="1602">1602</th><td><i>/*  2722*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETGE" title='llvm::ISD::SETGE' data-ref="llvm::ISD::SETGE" data-ref-filename="llvm..ISD..SETGE">SETGE</a>,</td></tr>
<tr><th id="1603">1603</th><td><i>/*  2724*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1604">1604</th><td><i>/*  2725*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #2 = $T</i></td></tr>
<tr><th id="1605">1605</th><td><i>/*  2726*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #3 = $F</i></td></tr>
<tr><th id="1606">1606</th><td><i>/*  2727*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1607">1607</th><td><i>/*  2729*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::LSS_3r &amp; 255, unsigned(XCore::LSS_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LSS_3r" title='llvm::XCore::LSS_3r' data-ref="llvm::XCore::LSS_3r" data-ref-filename="llvm..XCore..LSS_3r">LSS_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1608">1608</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>,  <i>// Results = #4</i></td></tr>
<tr><th id="1609">1609</th><td><i>/*  2737*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SELECT_CC &amp; 255, unsigned(XCore::SELECT_CC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SELECT_CC" title='llvm::XCore::SELECT_CC' data-ref="llvm::XCore::SELECT_CC" data-ref-filename="llvm..XCore..SELECT_CC">SELECT_CC</a>), <var>0</var>,</td></tr>
<tr><th id="1610">1610</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>4</var>, <var>3</var>, <var>2</var>, </td></tr>
<tr><th id="1611">1611</th><td>               <i>// Src: (select:{ *:[i32] } (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs, SETGE:{ *:[Other] }), GRRegs:{ *:[i32] }:$T, GRRegs:{ *:[i32] }:$F) - Complexity = 6</i></td></tr>
<tr><th id="1612">1612</th><td><i>               // Dst: (SELECT_CC:{ *:[i32] } (LSS_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs), GRRegs:{ *:[i32] }:$F, GRRegs:{ *:[i32] }:$T)</i></td></tr>
<tr><th id="1613">1613</th><td><i>/*  2746*/</i>    <i>/*Scope*/</i> <var>24</var>, <i>/*-&gt;2771*/</i></td></tr>
<tr><th id="1614">1614</th><td><i>/*  2747*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETUGE" title='llvm::ISD::SETUGE' data-ref="llvm::ISD::SETUGE" data-ref-filename="llvm..ISD..SETUGE">SETUGE</a>,</td></tr>
<tr><th id="1615">1615</th><td><i>/*  2749*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1616">1616</th><td><i>/*  2750*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #2 = $T</i></td></tr>
<tr><th id="1617">1617</th><td><i>/*  2751*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #3 = $F</i></td></tr>
<tr><th id="1618">1618</th><td><i>/*  2752*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1619">1619</th><td><i>/*  2754*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::LSU_3r &amp; 255, unsigned(XCore::LSU_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LSU_3r" title='llvm::XCore::LSU_3r' data-ref="llvm::XCore::LSU_3r" data-ref-filename="llvm..XCore..LSU_3r">LSU_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1620">1620</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>,  <i>// Results = #4</i></td></tr>
<tr><th id="1621">1621</th><td><i>/*  2762*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SELECT_CC &amp; 255, unsigned(XCore::SELECT_CC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SELECT_CC" title='llvm::XCore::SELECT_CC' data-ref="llvm::XCore::SELECT_CC" data-ref-filename="llvm..XCore..SELECT_CC">SELECT_CC</a>), <var>0</var>,</td></tr>
<tr><th id="1622">1622</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>4</var>, <var>3</var>, <var>2</var>, </td></tr>
<tr><th id="1623">1623</th><td>               <i>// Src: (select:{ *:[i32] } (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs, SETUGE:{ *:[Other] }), GRRegs:{ *:[i32] }:$T, GRRegs:{ *:[i32] }:$F) - Complexity = 6</i></td></tr>
<tr><th id="1624">1624</th><td><i>               // Dst: (SELECT_CC:{ *:[i32] } (LSU_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs), GRRegs:{ *:[i32] }:$F, GRRegs:{ *:[i32] }:$T)</i></td></tr>
<tr><th id="1625">1625</th><td><i>/*  2771*/</i>    <i>/*Scope*/</i> <var>24</var>, <i>/*-&gt;2796*/</i></td></tr>
<tr><th id="1626">1626</th><td><i>/*  2772*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETNE" title='llvm::ISD::SETNE' data-ref="llvm::ISD::SETNE" data-ref-filename="llvm..ISD..SETNE">SETNE</a>,</td></tr>
<tr><th id="1627">1627</th><td><i>/*  2774*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1628">1628</th><td><i>/*  2775*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #2 = $T</i></td></tr>
<tr><th id="1629">1629</th><td><i>/*  2776*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #3 = $F</i></td></tr>
<tr><th id="1630">1630</th><td><i>/*  2777*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1631">1631</th><td><i>/*  2779*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::EQ_3r &amp; 255, unsigned(XCore::EQ_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::EQ_3r" title='llvm::XCore::EQ_3r' data-ref="llvm::XCore::EQ_3r" data-ref-filename="llvm..XCore..EQ_3r">EQ_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1632">1632</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>,  <i>// Results = #4</i></td></tr>
<tr><th id="1633">1633</th><td><i>/*  2787*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SELECT_CC &amp; 255, unsigned(XCore::SELECT_CC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SELECT_CC" title='llvm::XCore::SELECT_CC' data-ref="llvm::XCore::SELECT_CC" data-ref-filename="llvm..XCore..SELECT_CC">SELECT_CC</a>), <var>0</var>,</td></tr>
<tr><th id="1634">1634</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>4</var>, <var>3</var>, <var>2</var>, </td></tr>
<tr><th id="1635">1635</th><td>               <i>// Src: (select:{ *:[i32] } (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs, SETNE:{ *:[Other] }), GRRegs:{ *:[i32] }:$T, GRRegs:{ *:[i32] }:$F) - Complexity = 6</i></td></tr>
<tr><th id="1636">1636</th><td><i>               // Dst: (SELECT_CC:{ *:[i32] } (EQ_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs), GRRegs:{ *:[i32] }:$F, GRRegs:{ *:[i32] }:$T)</i></td></tr>
<tr><th id="1637">1637</th><td><i>/*  2796*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1638">1638</th><td><i>/*  2797*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1639">1639</th><td><i>/*  2798*/</i>  <i>/*Scope*/</i> <var>14</var>, <i>/*-&gt;2813*/</i></td></tr>
<tr><th id="1640">1640</th><td><i>/*  2799*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $cond</i></td></tr>
<tr><th id="1641">1641</th><td><i>/*  2800*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $T</i></td></tr>
<tr><th id="1642">1642</th><td><i>/*  2801*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $F</i></td></tr>
<tr><th id="1643">1643</th><td><i>/*  2802*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1644">1644</th><td><i>/*  2804*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SELECT_CC &amp; 255, unsigned(XCore::SELECT_CC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SELECT_CC" title='llvm::XCore::SELECT_CC' data-ref="llvm::XCore::SELECT_CC" data-ref-filename="llvm..XCore..SELECT_CC">SELECT_CC</a>), <var>0</var>,</td></tr>
<tr><th id="1645">1645</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="1646">1646</th><td>             <i>// Src: (select:{ *:[i32] } GRRegs:{ *:[i32] }:$cond, GRRegs:{ *:[i32] }:$T, GRRegs:{ *:[i32] }:$F) - Complexity = 3</i></td></tr>
<tr><th id="1647">1647</th><td><i>             // Dst: (SELECT_CC:{ *:[i32] } GRRegs:{ *:[i32] }:$cond, GRRegs:{ *:[i32] }:$T, GRRegs:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="1648">1648</th><td><i>/*  2813*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1649">1649</th><td><i>/*  2814*/</i> <i>/*SwitchOpcode*/</i> <var>22</var>, <a class="macro" href="#55" title="ISD::CALLSEQ_START &amp; 255, unsigned(ISD::CALLSEQ_START) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CALLSEQ_START" title='llvm::ISD::CALLSEQ_START' data-ref="llvm::ISD::CALLSEQ_START" data-ref-filename="llvm..ISD..CALLSEQ_START">CALLSEQ_START</a>),<i>// -&gt;2839</i></td></tr>
<tr><th id="1650">1650</th><td><i>/*  2817*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'callseq_start' chained node</i></td></tr>
<tr><th id="1651">1651</th><td><i>/*  2818*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $amt</i></td></tr>
<tr><th id="1652">1652</th><td><i>/*  2819*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1653">1653</th><td><i>/*  2820*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetConstant &amp; 255, unsigned(ISD::TargetConstant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetConstant" title='llvm::ISD::TargetConstant' data-ref="llvm::ISD::TargetConstant" data-ref-filename="llvm..ISD..TargetConstant">TargetConstant</a>),</td></tr>
<tr><th id="1654">1654</th><td><i>/*  2823*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1655">1655</th><td><i>/*  2824*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $amt2</i></td></tr>
<tr><th id="1656">1656</th><td><i>/*  2825*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1657">1657</th><td><i>/*  2826*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetConstant &amp; 255, unsigned(ISD::TargetConstant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetConstant" title='llvm::ISD::TargetConstant' data-ref="llvm::ISD::TargetConstant" data-ref-filename="llvm..ISD..TargetConstant">TargetConstant</a>),</td></tr>
<tr><th id="1658">1658</th><td><i>/*  2829*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1659">1659</th><td><i>/*  2830*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1660">1660</th><td><i>/*  2831*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::ADJCALLSTACKDOWN &amp; 255, unsigned(XCore::ADJCALLSTACKDOWN) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ADJCALLSTACKDOWN" title='llvm::XCore::ADJCALLSTACKDOWN' data-ref="llvm::XCore::ADJCALLSTACKDOWN" data-ref-filename="llvm..XCore..ADJCALLSTACKDOWN">ADJCALLSTACKDOWN</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="1661">1661</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="1662">1662</th><td>            <i>// Src: (callseq_start (timm:{ *:[i32] }):$amt, (timm:{ *:[i32] }):$amt2) - Complexity = 9</i></td></tr>
<tr><th id="1663">1663</th><td><i>            // Dst: (ADJCALLSTACKDOWN:{ *:[i32] } (timm:{ *:[i32] }):$amt, (timm:{ *:[i32] }):$amt2)</i></td></tr>
<tr><th id="1664">1664</th><td><i>/*  2839*/</i> <i>/*SwitchOpcode*/</i> <var>23</var>, <a class="macro" href="#55" title="ISD::CALLSEQ_END &amp; 255, unsigned(ISD::CALLSEQ_END) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CALLSEQ_END" title='llvm::ISD::CALLSEQ_END' data-ref="llvm::ISD::CALLSEQ_END" data-ref-filename="llvm..ISD..CALLSEQ_END">CALLSEQ_END</a>),<i>// -&gt;2865</i></td></tr>
<tr><th id="1665">1665</th><td><i>/*  2842*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'callseq_end' chained node</i></td></tr>
<tr><th id="1666">1666</th><td><i>/*  2843*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="1667">1667</th><td><i>/*  2844*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $amt1</i></td></tr>
<tr><th id="1668">1668</th><td><i>/*  2845*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1669">1669</th><td><i>/*  2846*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetConstant &amp; 255, unsigned(ISD::TargetConstant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetConstant" title='llvm::ISD::TargetConstant' data-ref="llvm::ISD::TargetConstant" data-ref-filename="llvm..ISD..TargetConstant">TargetConstant</a>),</td></tr>
<tr><th id="1670">1670</th><td><i>/*  2849*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1671">1671</th><td><i>/*  2850*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $amt2</i></td></tr>
<tr><th id="1672">1672</th><td><i>/*  2851*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1673">1673</th><td><i>/*  2852*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetConstant &amp; 255, unsigned(ISD::TargetConstant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetConstant" title='llvm::ISD::TargetConstant' data-ref="llvm::ISD::TargetConstant" data-ref-filename="llvm..ISD..TargetConstant">TargetConstant</a>),</td></tr>
<tr><th id="1674">1674</th><td><i>/*  2855*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1675">1675</th><td><i>/*  2856*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1676">1676</th><td><i>/*  2857*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::ADJCALLSTACKUP &amp; 255, unsigned(XCore::ADJCALLSTACKUP) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ADJCALLSTACKUP" title='llvm::XCore::ADJCALLSTACKUP' data-ref="llvm::XCore::ADJCALLSTACKUP" data-ref-filename="llvm..XCore..ADJCALLSTACKUP">ADJCALLSTACKUP</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="1677">1677</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="1678">1678</th><td>            <i>// Src: (callseq_end (timm:{ *:[i32] }):$amt1, (timm:{ *:[i32] }):$amt2) - Complexity = 9</i></td></tr>
<tr><th id="1679">1679</th><td><i>            // Dst: (ADJCALLSTACKUP:{ *:[i32] } (timm:{ *:[i32] }):$amt1, (timm:{ *:[i32] }):$amt2)</i></td></tr>
<tr><th id="1680">1680</th><td><i>/*  2865*/</i> <i>/*SwitchOpcode*/</i> <var>14</var>, <a class="macro" href="#55" title="ISD::FrameIndex &amp; 255, unsigned(ISD::FrameIndex) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FrameIndex" title='llvm::ISD::FrameIndex' data-ref="llvm::ISD::FrameIndex" data-ref-filename="llvm..ISD..FrameIndex">FrameIndex</a>),<i>// -&gt;2882</i></td></tr>
<tr><th id="1681">1681</th><td><i>/*  2868*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = $addr</i></td></tr>
<tr><th id="1682">1682</th><td><i>/*  2869*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1683">1683</th><td><i>/*  2871*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>0</var>, <i>// SelectADDRspii:$addr #1 #2</i></td></tr>
<tr><th id="1684">1684</th><td><i>/*  2874*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDAWFI &amp; 255, unsigned(XCore::LDAWFI) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDAWFI" title='llvm::XCore::LDAWFI' data-ref="llvm::XCore::LDAWFI" data-ref-filename="llvm..XCore..LDAWFI">LDAWFI</a>), <var>0</var>,</td></tr>
<tr><th id="1685">1685</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="1686">1686</th><td>            <i>// Src: ADDRspii:{ *:[i32] }:$addr - Complexity = 9</i></td></tr>
<tr><th id="1687">1687</th><td><i>            // Dst: (LDAWFI:{ *:[i32] } ADDRspii:{ *:[i32] }:$addr)</i></td></tr>
<tr><th id="1688">1688</th><td><i>/*  2882*/</i> <i>/*SwitchOpcode*/</i> <var>32</var>, <a class="macro" href="#55" title="ISD::XOR &amp; 255, unsigned(ISD::XOR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::XOR" title='llvm::ISD::XOR' data-ref="llvm::ISD::XOR" data-ref-filename="llvm..ISD..XOR">XOR</a>),<i>// -&gt;2917</i></td></tr>
<tr><th id="1689">1689</th><td><i>/*  2885*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $b</i></td></tr>
<tr><th id="1690">1690</th><td><i>/*  2886*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>18</var>, <i>/*-&gt;2906*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1691">1691</th><td><i>/*  2888*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>1</var><i>/*18446744073709551615*/</i>, </td></tr>
<tr><th id="1692">1692</th><td><i>/*  2899*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::NOT &amp; 255, unsigned(XCore::NOT) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::NOT" title='llvm::XCore::NOT' data-ref="llvm::XCore::NOT" data-ref-filename="llvm..XCore..NOT">NOT</a>), <var>0</var>,</td></tr>
<tr><th id="1693">1693</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1694">1694</th><td>             <i>// Src: (xor:{ *:[i32] } GRRegs:{ *:[i32] }:$b, -1:{ *:[i32] }) - Complexity = 8</i></td></tr>
<tr><th id="1695">1695</th><td><i>             // Dst: (NOT:{ *:[i32] } GRRegs:{ *:[i32] }:$b)</i></td></tr>
<tr><th id="1696">1696</th><td><i>/*  2906*/</i>  <i>/*Scope*/</i> <var>9</var>, <i>/*-&gt;2916*/</i></td></tr>
<tr><th id="1697">1697</th><td><i>/*  2907*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $c</i></td></tr>
<tr><th id="1698">1698</th><td><i>/*  2908*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::XOR_l3r &amp; 255, unsigned(XCore::XOR_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::XOR_l3r" title='llvm::XCore::XOR_l3r' data-ref="llvm::XCore::XOR_l3r" data-ref-filename="llvm..XCore..XOR_l3r">XOR_l3r</a>), <var>0</var>,</td></tr>
<tr><th id="1699">1699</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1700">1700</th><td>             <i>// Src: (xor:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c) - Complexity = 3</i></td></tr>
<tr><th id="1701">1701</th><td><i>             // Dst: (XOR_l3r:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c)</i></td></tr>
<tr><th id="1702">1702</th><td><i>/*  2916*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1703">1703</th><td><i>/*  2917*/</i> <i>/*SwitchOpcode*/</i> <var>55</var>, <a class="macro" href="#55" title="ISD::MUL &amp; 255, unsigned(ISD::MUL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MUL" title='llvm::ISD::MUL' data-ref="llvm::ISD::MUL" data-ref-filename="llvm..ISD..MUL">MUL</a>),<i>// -&gt;2975</i></td></tr>
<tr><th id="1704">1704</th><td><i>/*  2920*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="1705">1705</th><td><i>/*  2921*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>10</var>, <i>/*-&gt;2933*/</i> <i>// 4 children in Scope</i></td></tr>
<tr><th id="1706">1706</th><td><i>/*  2923*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>3</var>, </td></tr>
<tr><th id="1707">1707</th><td><i>/*  2925*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDA16F_l3r &amp; 255, unsigned(XCore::LDA16F_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDA16F_l3r" title='llvm::XCore::LDA16F_l3r' data-ref="llvm::XCore::LDA16F_l3r" data-ref-filename="llvm..XCore..LDA16F_l3r">LDA16F_l3r</a>), <var>0</var>,</td></tr>
<tr><th id="1708">1708</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>0</var>, </td></tr>
<tr><th id="1709">1709</th><td>             <i>// Src: (mul:{ *:[i32] } GRRegs:{ *:[i32] }:$src, 3:{ *:[i32] }) - Complexity = 8</i></td></tr>
<tr><th id="1710">1710</th><td><i>             // Dst: (LDA16F_l3r:{ *:[i32] } GRRegs:{ *:[i32] }:$src, GRRegs:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="1711">1711</th><td><i>/*  2933*/</i>  <i>/*Scope*/</i> <var>10</var>, <i>/*-&gt;2944*/</i></td></tr>
<tr><th id="1712">1712</th><td><i>/*  2934*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>5</var>, </td></tr>
<tr><th id="1713">1713</th><td><i>/*  2936*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDAWF_l3r &amp; 255, unsigned(XCore::LDAWF_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDAWF_l3r" title='llvm::XCore::LDAWF_l3r' data-ref="llvm::XCore::LDAWF_l3r" data-ref-filename="llvm..XCore..LDAWF_l3r">LDAWF_l3r</a>), <var>0</var>,</td></tr>
<tr><th id="1714">1714</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>0</var>, </td></tr>
<tr><th id="1715">1715</th><td>             <i>// Src: (mul:{ *:[i32] } GRRegs:{ *:[i32] }:$src, 5:{ *:[i32] }) - Complexity = 8</i></td></tr>
<tr><th id="1716">1716</th><td><i>             // Dst: (LDAWF_l3r:{ *:[i32] } GRRegs:{ *:[i32] }:$src, GRRegs:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="1717">1717</th><td><i>/*  2944*/</i>  <i>/*Scope*/</i> <var>19</var>, <i>/*-&gt;2964*/</i></td></tr>
<tr><th id="1718">1718</th><td><i>/*  2945*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>125</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>1</var><i>/*18446744073709551613*/</i>, </td></tr>
<tr><th id="1719">1719</th><td><i>/*  2956*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDAWB_l3r &amp; 255, unsigned(XCore::LDAWB_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDAWB_l3r" title='llvm::XCore::LDAWB_l3r' data-ref="llvm::XCore::LDAWB_l3r" data-ref-filename="llvm..XCore..LDAWB_l3r">LDAWB_l3r</a>), <var>0</var>,</td></tr>
<tr><th id="1720">1720</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>0</var>, </td></tr>
<tr><th id="1721">1721</th><td>             <i>// Src: (mul:{ *:[i32] } GRRegs:{ *:[i32] }:$src, -3:{ *:[i32] }) - Complexity = 8</i></td></tr>
<tr><th id="1722">1722</th><td><i>             // Dst: (LDAWB_l3r:{ *:[i32] } GRRegs:{ *:[i32] }:$src, GRRegs:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="1723">1723</th><td><i>/*  2964*/</i>  <i>/*Scope*/</i> <var>9</var>, <i>/*-&gt;2974*/</i></td></tr>
<tr><th id="1724">1724</th><td><i>/*  2965*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $c</i></td></tr>
<tr><th id="1725">1725</th><td><i>/*  2966*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::MUL_l3r &amp; 255, unsigned(XCore::MUL_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::MUL_l3r" title='llvm::XCore::MUL_l3r' data-ref="llvm::XCore::MUL_l3r" data-ref-filename="llvm..XCore..MUL_l3r">MUL_l3r</a>), <var>0</var>,</td></tr>
<tr><th id="1726">1726</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1727">1727</th><td>             <i>// Src: (mul:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c) - Complexity = 3</i></td></tr>
<tr><th id="1728">1728</th><td><i>             // Dst: (MUL_l3r:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c)</i></td></tr>
<tr><th id="1729">1729</th><td><i>/*  2974*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1730">1730</th><td><i>/*  2975*/</i> <i>/*SwitchOpcode*/</i> <var>3</var>|<var>128</var>,<var>2</var><i>/*259*/</i>, <a class="macro" href="#55" title="ISD::SETCC &amp; 255, unsigned(ISD::SETCC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETCC" title='llvm::ISD::SETCC' data-ref="llvm::ISD::SETCC" data-ref-filename="llvm..ISD..SETCC">SETCC</a>),<i>// -&gt;3238</i></td></tr>
<tr><th id="1731">1731</th><td><i>/*  2979*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $lhs</i></td></tr>
<tr><th id="1732">1732</th><td><i>/*  2980*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>35</var>, <i>/*-&gt;3017*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="1733">1733</th><td><i>/*  2982*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>1</var><i>/*18446744073709551615*/</i>, </td></tr>
<tr><th id="1734">1734</th><td><i>/*  2993*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETGT" title='llvm::ISD::SETGT' data-ref="llvm::ISD::SETGT" data-ref-filename="llvm..ISD..SETGT">SETGT</a>,</td></tr>
<tr><th id="1735">1735</th><td><i>/*  2995*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>32</var>, </td></tr>
<tr><th id="1736">1736</th><td><i>/*  2998*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::ASHR_l2rus &amp; 255, unsigned(XCore::ASHR_l2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ASHR_l2rus" title='llvm::XCore::ASHR_l2rus' data-ref="llvm::XCore::ASHR_l2rus" data-ref-filename="llvm..XCore..ASHR_l2rus">ASHR_l2rus</a>), <var>0</var>,</td></tr>
<tr><th id="1737">1737</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>,  <i>// Results = #2</i></td></tr>
<tr><th id="1738">1738</th><td><i>/*  3006*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var>, </td></tr>
<tr><th id="1739">1739</th><td><i>/*  3009*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::EQ_2rus &amp; 255, unsigned(XCore::EQ_2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::EQ_2rus" title='llvm::XCore::EQ_2rus' data-ref="llvm::XCore::EQ_2rus" data-ref-filename="llvm..XCore..EQ_2rus">EQ_2rus</a>), <var>0</var>,</td></tr>
<tr><th id="1740">1740</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1741">1741</th><td>             <i>// Src: (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, -1:{ *:[i32] }, SETGT:{ *:[Other] }) - Complexity = 8</i></td></tr>
<tr><th id="1742">1742</th><td><i>             // Dst: (EQ_2rus:{ *:[i32] } (ASHR_l2rus:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, 32:{ *:[i32] }), 0:{ *:[i32] })</i></td></tr>
<tr><th id="1743">1743</th><td><i>/*  3017*/</i>  <i>/*Scope*/</i> <var>47</var>, <i>/*-&gt;3065*/</i></td></tr>
<tr><th id="1744">1744</th><td><i>/*  3018*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rhs</i></td></tr>
<tr><th id="1745">1745</th><td><i>/*  3019*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1746">1746</th><td><i>/*  3020*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1747">1747</th><td><i>/*  3023*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>0</var>, <i>// Predicate_immUs</i></td></tr>
<tr><th id="1748">1748</th><td><i>/*  3025*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1749">1749</th><td><i>/*  3026*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;3040*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1750">1750</th><td><i>/*  3028*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETEQ" title='llvm::ISD::SETEQ' data-ref="llvm::ISD::SETEQ" data-ref-filename="llvm..ISD..SETEQ">SETEQ</a>,</td></tr>
<tr><th id="1751">1751</th><td><i>/*  3030*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1752">1752</th><td><i>/*  3032*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::EQ_2rus &amp; 255, unsigned(XCore::EQ_2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::EQ_2rus" title='llvm::XCore::EQ_2rus' data-ref="llvm::XCore::EQ_2rus" data-ref-filename="llvm..XCore..EQ_2rus">EQ_2rus</a>), <var>0</var>,</td></tr>
<tr><th id="1753">1753</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="1754">1754</th><td>              <i>// Src: (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUs&gt;&gt;:$rhs, SETEQ:{ *:[Other] }) - Complexity = 7</i></td></tr>
<tr><th id="1755">1755</th><td><i>              // Dst: (EQ_2rus:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUs&gt;&gt;:$rhs)</i></td></tr>
<tr><th id="1756">1756</th><td><i>/*  3040*/</i>   <i>/*Scope*/</i> <var>23</var>, <i>/*-&gt;3064*/</i></td></tr>
<tr><th id="1757">1757</th><td><i>/*  3041*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETNE" title='llvm::ISD::SETNE' data-ref="llvm::ISD::SETNE" data-ref-filename="llvm..ISD..SETNE">SETNE</a>,</td></tr>
<tr><th id="1758">1758</th><td><i>/*  3043*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1759">1759</th><td><i>/*  3045*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::EQ_2rus &amp; 255, unsigned(XCore::EQ_2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::EQ_2rus" title='llvm::XCore::EQ_2rus' data-ref="llvm::XCore::EQ_2rus" data-ref-filename="llvm..XCore..EQ_2rus">EQ_2rus</a>), <var>0</var>,</td></tr>
<tr><th id="1760">1760</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>,  <i>// Results = #3</i></td></tr>
<tr><th id="1761">1761</th><td><i>/*  3053*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var>, </td></tr>
<tr><th id="1762">1762</th><td><i>/*  3056*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::EQ_2rus &amp; 255, unsigned(XCore::EQ_2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::EQ_2rus" title='llvm::XCore::EQ_2rus' data-ref="llvm::XCore::EQ_2rus" data-ref-filename="llvm..XCore..EQ_2rus">EQ_2rus</a>), <var>0</var>,</td></tr>
<tr><th id="1763">1763</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, </td></tr>
<tr><th id="1764">1764</th><td>              <i>// Src: (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUs&gt;&gt;:$rhs, SETNE:{ *:[Other] }) - Complexity = 7</i></td></tr>
<tr><th id="1765">1765</th><td><i>              // Dst: (EQ_2rus:{ *:[i32] } (EQ_2rus:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immUs&gt;&gt;:$rhs), 0:{ *:[i32] })</i></td></tr>
<tr><th id="1766">1766</th><td><i>/*  3064*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1767">1767</th><td><i>/*  3065*/</i>  <i>/*Scope*/</i> <var>42</var>|<var>128</var>,<var>1</var><i>/*170*/</i>, <i>/*-&gt;3237*/</i></td></tr>
<tr><th id="1768">1768</th><td><i>/*  3067*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1769">1769</th><td><i>/*  3069*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rhs</i></td></tr>
<tr><th id="1770">1770</th><td><i>/*  3070*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>10</var>, <i>/*-&gt;3082*/</i> <i>// 10 children in Scope</i></td></tr>
<tr><th id="1771">1771</th><td><i>/*  3072*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETGT" title='llvm::ISD::SETGT' data-ref="llvm::ISD::SETGT" data-ref-filename="llvm..ISD..SETGT">SETGT</a>,</td></tr>
<tr><th id="1772">1772</th><td><i>/*  3074*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LSS_3r &amp; 255, unsigned(XCore::LSS_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LSS_3r" title='llvm::XCore::LSS_3r' data-ref="llvm::XCore::LSS_3r" data-ref-filename="llvm..XCore..LSS_3r">LSS_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1773">1773</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="1774">1774</th><td>              <i>// Src: (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs, SETGT:{ *:[Other] }) - Complexity = 3</i></td></tr>
<tr><th id="1775">1775</th><td><i>              // Dst: (LSS_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$rhs, GRRegs:{ *:[i32] }:$lhs)</i></td></tr>
<tr><th id="1776">1776</th><td><i>/*  3082*/</i>   <i>/*Scope*/</i> <var>10</var>, <i>/*-&gt;3093*/</i></td></tr>
<tr><th id="1777">1777</th><td><i>/*  3083*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETUGT" title='llvm::ISD::SETUGT' data-ref="llvm::ISD::SETUGT" data-ref-filename="llvm..ISD..SETUGT">SETUGT</a>,</td></tr>
<tr><th id="1778">1778</th><td><i>/*  3085*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LSU_3r &amp; 255, unsigned(XCore::LSU_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LSU_3r" title='llvm::XCore::LSU_3r' data-ref="llvm::XCore::LSU_3r" data-ref-filename="llvm..XCore..LSU_3r">LSU_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1779">1779</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="1780">1780</th><td>              <i>// Src: (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs, SETUGT:{ *:[Other] }) - Complexity = 3</i></td></tr>
<tr><th id="1781">1781</th><td><i>              // Dst: (LSU_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$rhs, GRRegs:{ *:[i32] }:$lhs)</i></td></tr>
<tr><th id="1782">1782</th><td><i>/*  3093*/</i>   <i>/*Scope*/</i> <var>10</var>, <i>/*-&gt;3104*/</i></td></tr>
<tr><th id="1783">1783</th><td><i>/*  3094*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETLT" title='llvm::ISD::SETLT' data-ref="llvm::ISD::SETLT" data-ref-filename="llvm..ISD..SETLT">SETLT</a>,</td></tr>
<tr><th id="1784">1784</th><td><i>/*  3096*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LSS_3r &amp; 255, unsigned(XCore::LSS_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LSS_3r" title='llvm::XCore::LSS_3r' data-ref="llvm::XCore::LSS_3r" data-ref-filename="llvm..XCore..LSS_3r">LSS_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1785">1785</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1786">1786</th><td>              <i>// Src: (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs, SETLT:{ *:[Other] }) - Complexity = 3</i></td></tr>
<tr><th id="1787">1787</th><td><i>              // Dst: (LSS_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs)</i></td></tr>
<tr><th id="1788">1788</th><td><i>/*  3104*/</i>   <i>/*Scope*/</i> <var>10</var>, <i>/*-&gt;3115*/</i></td></tr>
<tr><th id="1789">1789</th><td><i>/*  3105*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETULT" title='llvm::ISD::SETULT' data-ref="llvm::ISD::SETULT" data-ref-filename="llvm..ISD..SETULT">SETULT</a>,</td></tr>
<tr><th id="1790">1790</th><td><i>/*  3107*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LSU_3r &amp; 255, unsigned(XCore::LSU_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LSU_3r" title='llvm::XCore::LSU_3r' data-ref="llvm::XCore::LSU_3r" data-ref-filename="llvm..XCore..LSU_3r">LSU_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1791">1791</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1792">1792</th><td>              <i>// Src: (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs, SETULT:{ *:[Other] }) - Complexity = 3</i></td></tr>
<tr><th id="1793">1793</th><td><i>              // Dst: (LSU_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs)</i></td></tr>
<tr><th id="1794">1794</th><td><i>/*  3115*/</i>   <i>/*Scope*/</i> <var>10</var>, <i>/*-&gt;3126*/</i></td></tr>
<tr><th id="1795">1795</th><td><i>/*  3116*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETEQ" title='llvm::ISD::SETEQ' data-ref="llvm::ISD::SETEQ" data-ref-filename="llvm..ISD..SETEQ">SETEQ</a>,</td></tr>
<tr><th id="1796">1796</th><td><i>/*  3118*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::EQ_3r &amp; 255, unsigned(XCore::EQ_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::EQ_3r" title='llvm::XCore::EQ_3r' data-ref="llvm::XCore::EQ_3r" data-ref-filename="llvm..XCore..EQ_3r">EQ_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1797">1797</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1798">1798</th><td>              <i>// Src: (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs, SETEQ:{ *:[Other] }) - Complexity = 3</i></td></tr>
<tr><th id="1799">1799</th><td><i>              // Dst: (EQ_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs)</i></td></tr>
<tr><th id="1800">1800</th><td><i>/*  3126*/</i>   <i>/*Scope*/</i> <var>21</var>, <i>/*-&gt;3148*/</i></td></tr>
<tr><th id="1801">1801</th><td><i>/*  3127*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETLE" title='llvm::ISD::SETLE' data-ref="llvm::ISD::SETLE" data-ref-filename="llvm..ISD..SETLE">SETLE</a>,</td></tr>
<tr><th id="1802">1802</th><td><i>/*  3129*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::LSS_3r &amp; 255, unsigned(XCore::LSS_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LSS_3r" title='llvm::XCore::LSS_3r' data-ref="llvm::XCore::LSS_3r" data-ref-filename="llvm..XCore..LSS_3r">LSS_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1803">1803</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>,  <i>// Results = #2</i></td></tr>
<tr><th id="1804">1804</th><td><i>/*  3137*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var>, </td></tr>
<tr><th id="1805">1805</th><td><i>/*  3140*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::EQ_2rus &amp; 255, unsigned(XCore::EQ_2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::EQ_2rus" title='llvm::XCore::EQ_2rus' data-ref="llvm::XCore::EQ_2rus" data-ref-filename="llvm..XCore..EQ_2rus">EQ_2rus</a>), <var>0</var>,</td></tr>
<tr><th id="1806">1806</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1807">1807</th><td>              <i>// Src: (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs, SETLE:{ *:[Other] }) - Complexity = 3</i></td></tr>
<tr><th id="1808">1808</th><td><i>              // Dst: (EQ_2rus:{ *:[i32] } (LSS_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$rhs, GRRegs:{ *:[i32] }:$lhs), 0:{ *:[i32] })</i></td></tr>
<tr><th id="1809">1809</th><td><i>/*  3148*/</i>   <i>/*Scope*/</i> <var>21</var>, <i>/*-&gt;3170*/</i></td></tr>
<tr><th id="1810">1810</th><td><i>/*  3149*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETULE" title='llvm::ISD::SETULE' data-ref="llvm::ISD::SETULE" data-ref-filename="llvm..ISD..SETULE">SETULE</a>,</td></tr>
<tr><th id="1811">1811</th><td><i>/*  3151*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::LSU_3r &amp; 255, unsigned(XCore::LSU_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LSU_3r" title='llvm::XCore::LSU_3r' data-ref="llvm::XCore::LSU_3r" data-ref-filename="llvm..XCore..LSU_3r">LSU_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1812">1812</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>,  <i>// Results = #2</i></td></tr>
<tr><th id="1813">1813</th><td><i>/*  3159*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var>, </td></tr>
<tr><th id="1814">1814</th><td><i>/*  3162*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::EQ_2rus &amp; 255, unsigned(XCore::EQ_2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::EQ_2rus" title='llvm::XCore::EQ_2rus' data-ref="llvm::XCore::EQ_2rus" data-ref-filename="llvm..XCore..EQ_2rus">EQ_2rus</a>), <var>0</var>,</td></tr>
<tr><th id="1815">1815</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1816">1816</th><td>              <i>// Src: (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs, SETULE:{ *:[Other] }) - Complexity = 3</i></td></tr>
<tr><th id="1817">1817</th><td><i>              // Dst: (EQ_2rus:{ *:[i32] } (LSU_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$rhs, GRRegs:{ *:[i32] }:$lhs), 0:{ *:[i32] })</i></td></tr>
<tr><th id="1818">1818</th><td><i>/*  3170*/</i>   <i>/*Scope*/</i> <var>21</var>, <i>/*-&gt;3192*/</i></td></tr>
<tr><th id="1819">1819</th><td><i>/*  3171*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETGE" title='llvm::ISD::SETGE' data-ref="llvm::ISD::SETGE" data-ref-filename="llvm..ISD..SETGE">SETGE</a>,</td></tr>
<tr><th id="1820">1820</th><td><i>/*  3173*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::LSS_3r &amp; 255, unsigned(XCore::LSS_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LSS_3r" title='llvm::XCore::LSS_3r' data-ref="llvm::XCore::LSS_3r" data-ref-filename="llvm..XCore..LSS_3r">LSS_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1821">1821</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>,  <i>// Results = #2</i></td></tr>
<tr><th id="1822">1822</th><td><i>/*  3181*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var>, </td></tr>
<tr><th id="1823">1823</th><td><i>/*  3184*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::EQ_2rus &amp; 255, unsigned(XCore::EQ_2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::EQ_2rus" title='llvm::XCore::EQ_2rus' data-ref="llvm::XCore::EQ_2rus" data-ref-filename="llvm..XCore..EQ_2rus">EQ_2rus</a>), <var>0</var>,</td></tr>
<tr><th id="1824">1824</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1825">1825</th><td>              <i>// Src: (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs, SETGE:{ *:[Other] }) - Complexity = 3</i></td></tr>
<tr><th id="1826">1826</th><td><i>              // Dst: (EQ_2rus:{ *:[i32] } (LSS_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs), 0:{ *:[i32] })</i></td></tr>
<tr><th id="1827">1827</th><td><i>/*  3192*/</i>   <i>/*Scope*/</i> <var>21</var>, <i>/*-&gt;3214*/</i></td></tr>
<tr><th id="1828">1828</th><td><i>/*  3193*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETUGE" title='llvm::ISD::SETUGE' data-ref="llvm::ISD::SETUGE" data-ref-filename="llvm..ISD..SETUGE">SETUGE</a>,</td></tr>
<tr><th id="1829">1829</th><td><i>/*  3195*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::LSU_3r &amp; 255, unsigned(XCore::LSU_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LSU_3r" title='llvm::XCore::LSU_3r' data-ref="llvm::XCore::LSU_3r" data-ref-filename="llvm..XCore..LSU_3r">LSU_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1830">1830</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>,  <i>// Results = #2</i></td></tr>
<tr><th id="1831">1831</th><td><i>/*  3203*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var>, </td></tr>
<tr><th id="1832">1832</th><td><i>/*  3206*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::EQ_2rus &amp; 255, unsigned(XCore::EQ_2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::EQ_2rus" title='llvm::XCore::EQ_2rus' data-ref="llvm::XCore::EQ_2rus" data-ref-filename="llvm..XCore..EQ_2rus">EQ_2rus</a>), <var>0</var>,</td></tr>
<tr><th id="1833">1833</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1834">1834</th><td>              <i>// Src: (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs, SETUGE:{ *:[Other] }) - Complexity = 3</i></td></tr>
<tr><th id="1835">1835</th><td><i>              // Dst: (EQ_2rus:{ *:[i32] } (LSU_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs), 0:{ *:[i32] })</i></td></tr>
<tr><th id="1836">1836</th><td><i>/*  3214*/</i>   <i>/*Scope*/</i> <var>21</var>, <i>/*-&gt;3236*/</i></td></tr>
<tr><th id="1837">1837</th><td><i>/*  3215*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2CondCode" title='llvm::SelectionDAGISel::OPC_CheckChild2CondCode' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2CondCode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2CondCode">OPC_CheckChild2CondCode</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETNE" title='llvm::ISD::SETNE' data-ref="llvm::ISD::SETNE" data-ref-filename="llvm..ISD..SETNE">SETNE</a>,</td></tr>
<tr><th id="1838">1838</th><td><i>/*  3217*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::EQ_3r &amp; 255, unsigned(XCore::EQ_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::EQ_3r" title='llvm::XCore::EQ_3r' data-ref="llvm::XCore::EQ_3r" data-ref-filename="llvm..XCore..EQ_3r">EQ_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1839">1839</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>,  <i>// Results = #2</i></td></tr>
<tr><th id="1840">1840</th><td><i>/*  3225*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var>, </td></tr>
<tr><th id="1841">1841</th><td><i>/*  3228*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::EQ_2rus &amp; 255, unsigned(XCore::EQ_2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::EQ_2rus" title='llvm::XCore::EQ_2rus' data-ref="llvm::XCore::EQ_2rus" data-ref-filename="llvm..XCore..EQ_2rus">EQ_2rus</a>), <var>0</var>,</td></tr>
<tr><th id="1842">1842</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1843">1843</th><td>              <i>// Src: (setcc:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs, SETNE:{ *:[Other] }) - Complexity = 3</i></td></tr>
<tr><th id="1844">1844</th><td><i>              // Dst: (EQ_2rus:{ *:[i32] } (EQ_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$lhs, GRRegs:{ *:[i32] }:$rhs), 0:{ *:[i32] })</i></td></tr>
<tr><th id="1845">1845</th><td><i>/*  3236*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1846">1846</th><td><i>/*  3237*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1847">1847</th><td><i>/*  3238*/</i> <i>/*SwitchOpcode*/</i> <var>31</var>, <a class="macro" href="#55" title="ISD::SHL &amp; 255, unsigned(ISD::SHL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SHL" title='llvm::ISD::SHL' data-ref="llvm::ISD::SHL" data-ref-filename="llvm..ISD..SHL">SHL</a>),<i>// -&gt;3272</i></td></tr>
<tr><th id="1848">1848</th><td><i>/*  3241*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $b</i></td></tr>
<tr><th id="1849">1849</th><td><i>/*  3242*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $c</i></td></tr>
<tr><th id="1850">1850</th><td><i>/*  3243*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>17</var>, <i>/*-&gt;3262*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1851">1851</th><td><i>/*  3245*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1852">1852</th><td><i>/*  3246*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1853">1853</th><td><i>/*  3249*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>15</var>, <i>// Predicate_immBitp</i></td></tr>
<tr><th id="1854">1854</th><td><i>/*  3251*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1855">1855</th><td><i>/*  3252*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1856">1856</th><td><i>/*  3254*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SHL_2rus &amp; 255, unsigned(XCore::SHL_2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SHL_2rus" title='llvm::XCore::SHL_2rus' data-ref="llvm::XCore::SHL_2rus" data-ref-filename="llvm..XCore..SHL_2rus">SHL_2rus</a>), <var>0</var>,</td></tr>
<tr><th id="1857">1857</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="1858">1858</th><td>             <i>// Src: (shl:{ *:[i32] } GRRegs:{ *:[i32] }:$b, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immBitp&gt;&gt;:$c) - Complexity = 7</i></td></tr>
<tr><th id="1859">1859</th><td><i>             // Dst: (SHL_2rus:{ *:[i32] } GRRegs:{ *:[i32] }:$b, (imm:{ *:[i32] }):$c)</i></td></tr>
<tr><th id="1860">1860</th><td><i>/*  3262*/</i>  <i>/*Scope*/</i> <var>8</var>, <i>/*-&gt;3271*/</i></td></tr>
<tr><th id="1861">1861</th><td><i>/*  3263*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SHL_3r &amp; 255, unsigned(XCore::SHL_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SHL_3r" title='llvm::XCore::SHL_3r' data-ref="llvm::XCore::SHL_3r" data-ref-filename="llvm..XCore..SHL_3r">SHL_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1862">1862</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1863">1863</th><td>             <i>// Src: (shl:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c) - Complexity = 3</i></td></tr>
<tr><th id="1864">1864</th><td><i>             // Dst: (SHL_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c)</i></td></tr>
<tr><th id="1865">1865</th><td><i>/*  3271*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1866">1866</th><td><i>/*  3272*/</i> <i>/*SwitchOpcode*/</i> <var>31</var>, <a class="macro" href="#55" title="ISD::SRL &amp; 255, unsigned(ISD::SRL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SRL" title='llvm::ISD::SRL' data-ref="llvm::ISD::SRL" data-ref-filename="llvm..ISD..SRL">SRL</a>),<i>// -&gt;3306</i></td></tr>
<tr><th id="1867">1867</th><td><i>/*  3275*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $b</i></td></tr>
<tr><th id="1868">1868</th><td><i>/*  3276*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $c</i></td></tr>
<tr><th id="1869">1869</th><td><i>/*  3277*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>17</var>, <i>/*-&gt;3296*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1870">1870</th><td><i>/*  3279*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1871">1871</th><td><i>/*  3280*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1872">1872</th><td><i>/*  3283*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>15</var>, <i>// Predicate_immBitp</i></td></tr>
<tr><th id="1873">1873</th><td><i>/*  3285*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1874">1874</th><td><i>/*  3286*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1875">1875</th><td><i>/*  3288*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SHR_2rus &amp; 255, unsigned(XCore::SHR_2rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SHR_2rus" title='llvm::XCore::SHR_2rus' data-ref="llvm::XCore::SHR_2rus" data-ref-filename="llvm..XCore..SHR_2rus">SHR_2rus</a>), <var>0</var>,</td></tr>
<tr><th id="1876">1876</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="1877">1877</th><td>             <i>// Src: (srl:{ *:[i32] } GRRegs:{ *:[i32] }:$b, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immBitp&gt;&gt;:$c) - Complexity = 7</i></td></tr>
<tr><th id="1878">1878</th><td><i>             // Dst: (SHR_2rus:{ *:[i32] } GRRegs:{ *:[i32] }:$b, (imm:{ *:[i32] }):$c)</i></td></tr>
<tr><th id="1879">1879</th><td><i>/*  3296*/</i>  <i>/*Scope*/</i> <var>8</var>, <i>/*-&gt;3305*/</i></td></tr>
<tr><th id="1880">1880</th><td><i>/*  3297*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SHR_3r &amp; 255, unsigned(XCore::SHR_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SHR_3r" title='llvm::XCore::SHR_3r' data-ref="llvm::XCore::SHR_3r" data-ref-filename="llvm..XCore..SHR_3r">SHR_3r</a>), <var>0</var>,</td></tr>
<tr><th id="1881">1881</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1882">1882</th><td>             <i>// Src: (srl:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c) - Complexity = 3</i></td></tr>
<tr><th id="1883">1883</th><td><i>             // Dst: (SHR_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c)</i></td></tr>
<tr><th id="1884">1884</th><td><i>/*  3305*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1885">1885</th><td><i>/*  3306*/</i> <i>/*SwitchOpcode*/</i> <var>39</var>, <a class="macro" href="#55" title="XCoreISD::STWSP &amp; 255, unsigned(XCoreISD::STWSP) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCoreISD::<a class="enum" href="../../../../llvm/lib/Target/XCore/XCoreISelLowering.h.html#llvm::XCoreISD::STWSP" title='llvm::XCoreISD::STWSP' data-ref="llvm::XCoreISD::STWSP" data-ref-filename="llvm..XCoreISD..STWSP">STWSP</a>),<i>// -&gt;3348</i></td></tr>
<tr><th id="1886">1886</th><td><i>/*  3309*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'XCoreStwsp' chained node</i></td></tr>
<tr><th id="1887">1887</th><td><i>/*  3310*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $a</i></td></tr>
<tr><th id="1888">1888</th><td><i>/*  3311*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1889">1889</th><td><i>/*  3313*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $b</i></td></tr>
<tr><th id="1890">1890</th><td><i>/*  3314*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1891">1891</th><td><i>/*  3315*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1892">1892</th><td><i>/*  3318*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>13</var>, <i>/*-&gt;3333*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1893">1893</th><td><i>/*  3320*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>16</var>, <i>// Predicate_immU6</i></td></tr>
<tr><th id="1894">1894</th><td><i>/*  3322*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1895">1895</th><td><i>/*  3323*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1896">1896</th><td><i>/*  3324*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1897">1897</th><td><i>/*  3326*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::STWSP_ru6 &amp; 255, unsigned(XCore::STWSP_ru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::STWSP_ru6" title='llvm::XCore::STWSP_ru6' data-ref="llvm::XCore::STWSP_ru6" data-ref-filename="llvm..XCore..STWSP_ru6">STWSP_ru6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1898">1898</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1899">1899</th><td>             <i>// Src: (XCoreStwsp RRegs:{ *:[i32] }:$a, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immU6&gt;&gt;:$b) - Complexity = 7</i></td></tr>
<tr><th id="1900">1900</th><td><i>             // Dst: (STWSP_ru6 RRegs:{ *:[i32] }:$a, (imm:{ *:[i32] }):$b)</i></td></tr>
<tr><th id="1901">1901</th><td><i>/*  3333*/</i>  <i>/*Scope*/</i> <var>13</var>, <i>/*-&gt;3347*/</i></td></tr>
<tr><th id="1902">1902</th><td><i>/*  3334*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>17</var>, <i>// Predicate_immU16</i></td></tr>
<tr><th id="1903">1903</th><td><i>/*  3336*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1904">1904</th><td><i>/*  3337*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1905">1905</th><td><i>/*  3338*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1906">1906</th><td><i>/*  3340*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::STWSP_lru6 &amp; 255, unsigned(XCore::STWSP_lru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::STWSP_lru6" title='llvm::XCore::STWSP_lru6' data-ref="llvm::XCore::STWSP_lru6" data-ref-filename="llvm..XCore..STWSP_lru6">STWSP_lru6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1907">1907</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1908">1908</th><td>             <i>// Src: (XCoreStwsp RRegs:{ *:[i32] }:$a, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immU16&gt;&gt;:$b) - Complexity = 7</i></td></tr>
<tr><th id="1909">1909</th><td><i>             // Dst: (STWSP_lru6 RRegs:{ *:[i32] }:$a, (imm:{ *:[i32] }):$b)</i></td></tr>
<tr><th id="1910">1910</th><td><i>/*  3347*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1911">1911</th><td><i>/*  3348*/</i> <i>/*SwitchOpcode*/</i> <var>40</var>, <a class="macro" href="#55" title="XCoreISD::LDWSP &amp; 255, unsigned(XCoreISD::LDWSP) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCoreISD::<a class="enum" href="../../../../llvm/lib/Target/XCore/XCoreISelLowering.h.html#llvm::XCoreISD::LDWSP" title='llvm::XCoreISD::LDWSP' data-ref="llvm::XCoreISD::LDWSP" data-ref-filename="llvm..XCoreISD..LDWSP">LDWSP</a>),<i>// -&gt;3391</i></td></tr>
<tr><th id="1912">1912</th><td><i>/*  3351*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'XCoreLdwsp' chained node</i></td></tr>
<tr><th id="1913">1913</th><td><i>/*  3352*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $b</i></td></tr>
<tr><th id="1914">1914</th><td><i>/*  3353*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1915">1915</th><td><i>/*  3354*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1916">1916</th><td><i>/*  3357*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>15</var>, <i>/*-&gt;3374*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1917">1917</th><td><i>/*  3359*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>16</var>, <i>// Predicate_immU6</i></td></tr>
<tr><th id="1918">1918</th><td><i>/*  3361*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1919">1919</th><td><i>/*  3362*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1920">1920</th><td><i>/*  3364*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1921">1921</th><td><i>/*  3365*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1922">1922</th><td><i>/*  3367*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDWSP_ru6 &amp; 255, unsigned(XCore::LDWSP_ru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDWSP_ru6" title='llvm::XCore::LDWSP_ru6' data-ref="llvm::XCore::LDWSP_ru6" data-ref-filename="llvm..XCore..LDWSP_ru6">LDWSP_ru6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1923">1923</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>2</var>, </td></tr>
<tr><th id="1924">1924</th><td>             <i>// Src: (XCoreLdwsp:{ *:[i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immU6&gt;&gt;:$b) - Complexity = 7</i></td></tr>
<tr><th id="1925">1925</th><td><i>             // Dst: (LDWSP_ru6:{ *:[i32] } (imm:{ *:[i32] }):$b)</i></td></tr>
<tr><th id="1926">1926</th><td><i>/*  3374*/</i>  <i>/*Scope*/</i> <var>15</var>, <i>/*-&gt;3390*/</i></td></tr>
<tr><th id="1927">1927</th><td><i>/*  3375*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>17</var>, <i>// Predicate_immU16</i></td></tr>
<tr><th id="1928">1928</th><td><i>/*  3377*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1929">1929</th><td><i>/*  3378*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1930">1930</th><td><i>/*  3380*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1931">1931</th><td><i>/*  3381*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1932">1932</th><td><i>/*  3383*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDWSP_lru6 &amp; 255, unsigned(XCore::LDWSP_lru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDWSP_lru6" title='llvm::XCore::LDWSP_lru6' data-ref="llvm::XCore::LDWSP_lru6" data-ref-filename="llvm..XCore..LDWSP_lru6">LDWSP_lru6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1933">1933</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>2</var>, </td></tr>
<tr><th id="1934">1934</th><td>             <i>// Src: (XCoreLdwsp:{ *:[i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immU16&gt;&gt;:$b) - Complexity = 7</i></td></tr>
<tr><th id="1935">1935</th><td><i>             // Dst: (LDWSP_lru6:{ *:[i32] } (imm:{ *:[i32] }):$b)</i></td></tr>
<tr><th id="1936">1936</th><td><i>/*  3390*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1937">1937</th><td><i>/*  3391*/</i> <i>/*SwitchOpcode*/</i> <var>37</var>, <a class="macro" href="#55" title="XCoreISD::RETSP &amp; 255, unsigned(XCoreISD::RETSP) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCoreISD::<a class="enum" href="../../../../llvm/lib/Target/XCore/XCoreISelLowering.h.html#llvm::XCoreISD::RETSP" title='llvm::XCoreISD::RETSP' data-ref="llvm::XCoreISD::RETSP" data-ref-filename="llvm..XCoreISD..RETSP">RETSP</a>),<i>// -&gt;3431</i></td></tr>
<tr><th id="1938">1938</th><td><i>/*  3394*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'XCoreRetsp' chained node</i></td></tr>
<tr><th id="1939">1939</th><td><i>/*  3395*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="1940">1940</th><td><i>/*  3396*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $a</i></td></tr>
<tr><th id="1941">1941</th><td><i>/*  3397*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1942">1942</th><td><i>/*  3398*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1943">1943</th><td><i>/*  3401*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>13</var>, <i>/*-&gt;3416*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1944">1944</th><td><i>/*  3403*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>16</var>, <i>// Predicate_immU6</i></td></tr>
<tr><th id="1945">1945</th><td><i>/*  3405*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1946">1946</th><td><i>/*  3406*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1947">1947</th><td><i>/*  3407*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1948">1948</th><td><i>/*  3409*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::RETSP_u6 &amp; 255, unsigned(XCore::RETSP_u6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::RETSP_u6" title='llvm::XCore::RETSP_u6' data-ref="llvm::XCore::RETSP_u6" data-ref-filename="llvm..XCore..RETSP_u6">RETSP_u6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Variadic1" title='llvm::SelectionDAGISel::OPFL_Variadic1' data-ref="llvm::SelectionDAGISel::OPFL_Variadic1" data-ref-filename="llvm..SelectionDAGISel..OPFL_Variadic1">OPFL_Variadic1</a>,</td></tr>
<tr><th id="1949">1949</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>2</var>, </td></tr>
<tr><th id="1950">1950</th><td>             <i>// Src: (XCoreRetsp (imm:{ *:[i32] })&lt;&lt;P:Predicate_immU6&gt;&gt;:$a) - Complexity = 7</i></td></tr>
<tr><th id="1951">1951</th><td><i>             // Dst: (RETSP_u6:{ *:[i32] } (imm:{ *:[i32] }):$a)</i></td></tr>
<tr><th id="1952">1952</th><td><i>/*  3416*/</i>  <i>/*Scope*/</i> <var>13</var>, <i>/*-&gt;3430*/</i></td></tr>
<tr><th id="1953">1953</th><td><i>/*  3417*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>17</var>, <i>// Predicate_immU16</i></td></tr>
<tr><th id="1954">1954</th><td><i>/*  3419*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1955">1955</th><td><i>/*  3420*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1956">1956</th><td><i>/*  3421*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1957">1957</th><td><i>/*  3423*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::RETSP_lu6 &amp; 255, unsigned(XCore::RETSP_lu6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::RETSP_lu6" title='llvm::XCore::RETSP_lu6' data-ref="llvm::XCore::RETSP_lu6" data-ref-filename="llvm..XCore..RETSP_lu6">RETSP_lu6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Variadic1" title='llvm::SelectionDAGISel::OPFL_Variadic1' data-ref="llvm::SelectionDAGISel::OPFL_Variadic1" data-ref-filename="llvm..SelectionDAGISel..OPFL_Variadic1">OPFL_Variadic1</a>,</td></tr>
<tr><th id="1958">1958</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>2</var>, </td></tr>
<tr><th id="1959">1959</th><td>             <i>// Src: (XCoreRetsp (imm:{ *:[i32] })&lt;&lt;P:Predicate_immU16&gt;&gt;:$a) - Complexity = 7</i></td></tr>
<tr><th id="1960">1960</th><td><i>             // Dst: (RETSP_lu6:{ *:[i32] } (imm:{ *:[i32] }):$a)</i></td></tr>
<tr><th id="1961">1961</th><td><i>/*  3430*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1962">1962</th><td><i>/*  3431*/</i> <i>/*SwitchOpcode*/</i> <var>15</var>, <a class="macro" href="#55" title="XCoreISD::DPRelativeWrapper &amp; 255, unsigned(XCoreISD::DPRelativeWrapper) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCoreISD::<a class="enum" href="../../../../llvm/lib/Target/XCore/XCoreISelLowering.h.html#llvm::XCoreISD::DPRelativeWrapper" title='llvm::XCoreISD::DPRelativeWrapper' data-ref="llvm::XCoreISD::DPRelativeWrapper" data-ref-filename="llvm..XCoreISD..DPRelativeWrapper">DPRelativeWrapper</a>),<i>// -&gt;3449</i></td></tr>
<tr><th id="1963">1963</th><td><i>/*  3434*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $b</i></td></tr>
<tr><th id="1964">1964</th><td><i>/*  3435*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="1965">1965</th><td><i>/*  3436*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetGlobalAddress &amp; 255, unsigned(ISD::TargetGlobalAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalAddress" title='llvm::ISD::TargetGlobalAddress' data-ref="llvm::ISD::TargetGlobalAddress" data-ref-filename="llvm..ISD..TargetGlobalAddress">TargetGlobalAddress</a>),</td></tr>
<tr><th id="1966">1966</th><td><i>/*  3439*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1967">1967</th><td><i>/*  3440*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1968">1968</th><td><i>/*  3442*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDAWDP_lru6 &amp; 255, unsigned(XCore::LDAWDP_lru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDAWDP_lru6" title='llvm::XCore::LDAWDP_lru6' data-ref="llvm::XCore::LDAWDP_lru6" data-ref-filename="llvm..XCore..LDAWDP_lru6">LDAWDP_lru6</a>), <var>0</var>,</td></tr>
<tr><th id="1969">1969</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1970">1970</th><td>            <i>// Src: (dprelwrapper:{ *:[i32] } (tglobaladdr:{ *:[i32] }):$b) - Complexity = 6</i></td></tr>
<tr><th id="1971">1971</th><td><i>            // Dst: (LDAWDP_lru6:{ *:[i32] } (tglobaladdr:{ *:[i32] }):$b)</i></td></tr>
<tr><th id="1972">1972</th><td><i>/*  3449*/</i> <i>/*SwitchOpcode*/</i> <var>30</var>, <a class="macro" href="#55" title="XCoreISD::CPRelativeWrapper &amp; 255, unsigned(XCoreISD::CPRelativeWrapper) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCoreISD::<a class="enum" href="../../../../llvm/lib/Target/XCore/XCoreISelLowering.h.html#llvm::XCoreISD::CPRelativeWrapper" title='llvm::XCoreISD::CPRelativeWrapper' data-ref="llvm::XCoreISD::CPRelativeWrapper" data-ref-filename="llvm..XCoreISD..CPRelativeWrapper">CPRelativeWrapper</a>),<i>// -&gt;3482</i></td></tr>
<tr><th id="1973">1973</th><td><i>/*  3452*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $a</i></td></tr>
<tr><th id="1974">1974</th><td><i>/*  3453*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="1975">1975</th><td><i>/*  3454*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchOpcode" title='llvm::SelectionDAGISel::OPC_SwitchOpcode' data-ref="llvm::SelectionDAGISel::OPC_SwitchOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchOpcode">OPC_SwitchOpcode</a> <i>/*2 cases */</i>, <var>10</var>, <a class="macro" href="#55" title="ISD::TargetGlobalAddress &amp; 255, unsigned(ISD::TargetGlobalAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalAddress" title='llvm::ISD::TargetGlobalAddress' data-ref="llvm::ISD::TargetGlobalAddress" data-ref-filename="llvm..ISD..TargetGlobalAddress">TargetGlobalAddress</a>),<i>// -&gt;3468</i></td></tr>
<tr><th id="1976">1976</th><td><i>/*  3458*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1977">1977</th><td><i>/*  3459*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1978">1978</th><td><i>/*  3461*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDAWCP_lu6 &amp; 255, unsigned(XCore::LDAWCP_lu6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDAWCP_lu6" title='llvm::XCore::LDAWCP_lu6' data-ref="llvm::XCore::LDAWCP_lu6" data-ref-filename="llvm..XCore..LDAWCP_lu6">LDAWCP_lu6</a>), <var>0</var>,</td></tr>
<tr><th id="1979">1979</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1980">1980</th><td>             <i>// Src: (cprelwrapper:{ *:[i32] } (tglobaladdr:{ *:[i32] }):$a) - Complexity = 6</i></td></tr>
<tr><th id="1981">1981</th><td><i>             // Dst: (LDAWCP_lu6:{ *:[i32] } (tglobaladdr:{ *:[i32] }):$a)</i></td></tr>
<tr><th id="1982">1982</th><td><i>/*  3468*/</i>  <i>/*SwitchOpcode*/</i> <var>10</var>, <a class="macro" href="#55" title="ISD::TargetConstantPool &amp; 255, unsigned(ISD::TargetConstantPool) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetConstantPool" title='llvm::ISD::TargetConstantPool' data-ref="llvm::ISD::TargetConstantPool" data-ref-filename="llvm..ISD..TargetConstantPool">TargetConstantPool</a>),<i>// -&gt;3481</i></td></tr>
<tr><th id="1983">1983</th><td><i>/*  3471*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1984">1984</th><td><i>/*  3472*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1985">1985</th><td><i>/*  3474*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDAWCP_lu6 &amp; 255, unsigned(XCore::LDAWCP_lu6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDAWCP_lu6" title='llvm::XCore::LDAWCP_lu6' data-ref="llvm::XCore::LDAWCP_lu6" data-ref-filename="llvm..XCore..LDAWCP_lu6">LDAWCP_lu6</a>), <var>0</var>,</td></tr>
<tr><th id="1986">1986</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1987">1987</th><td>             <i>// Src: (cprelwrapper:{ *:[i32] } (tconstpool:{ *:[i32] }):$b) - Complexity = 6</i></td></tr>
<tr><th id="1988">1988</th><td><i>             // Dst: (LDAWCP_lu6:{ *:[i32] } (tconstpool:{ *:[i32] }):$b)</i></td></tr>
<tr><th id="1989">1989</th><td><i>/*  3481*/</i>  <var>0</var>, <i>// EndSwitchOpcode</i></td></tr>
<tr><th id="1990">1990</th><td><i>/*  3482*/</i> <i>/*SwitchOpcode*/</i> <var>41</var>, <a class="macro" href="#55" title="XCoreISD::PCRelativeWrapper &amp; 255, unsigned(XCoreISD::PCRelativeWrapper) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCoreISD::<a class="enum" href="../../../../llvm/lib/Target/XCore/XCoreISelLowering.h.html#llvm::XCoreISD::PCRelativeWrapper" title='llvm::XCoreISD::PCRelativeWrapper' data-ref="llvm::XCoreISD::PCRelativeWrapper" data-ref-filename="llvm..XCoreISD..PCRelativeWrapper">PCRelativeWrapper</a>),<i>// -&gt;3526</i></td></tr>
<tr><th id="1991">1991</th><td><i>/*  3485*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $a</i></td></tr>
<tr><th id="1992">1992</th><td><i>/*  3486*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="1993">1993</th><td><i>/*  3487*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchOpcode" title='llvm::SelectionDAGISel::OPC_SwitchOpcode' data-ref="llvm::SelectionDAGISel::OPC_SwitchOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchOpcode">OPC_SwitchOpcode</a> <i>/*2 cases */</i>, <var>21</var>, <a class="macro" href="#55" title="ISD::TargetGlobalAddress &amp; 255, unsigned(ISD::TargetGlobalAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalAddress" title='llvm::ISD::TargetGlobalAddress' data-ref="llvm::ISD::TargetGlobalAddress" data-ref-filename="llvm..ISD..TargetGlobalAddress">TargetGlobalAddress</a>),<i>// -&gt;3512</i></td></tr>
<tr><th id="1994">1994</th><td><i>/*  3491*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1995">1995</th><td><i>/*  3492*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1996">1996</th><td><i>/*  3494*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>7</var>, <i>/*-&gt;3503*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1997">1997</th><td><i>/*  3496*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDAPF_lu10 &amp; 255, unsigned(XCore::LDAPF_lu10) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDAPF_lu10" title='llvm::XCore::LDAPF_lu10' data-ref="llvm::XCore::LDAPF_lu10" data-ref-filename="llvm..XCore..LDAPF_lu10">LDAPF_lu10</a>), <var>0</var>,</td></tr>
<tr><th id="1998">1998</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1999">1999</th><td>              <i>// Src: (pcrelwrapper:{ *:[i32] } (tglobaladdr:{ *:[i32] }):$a) - Complexity = 6</i></td></tr>
<tr><th id="2000">2000</th><td><i>              // Dst: (LDAPF_lu10:{ *:[i32] } (tglobaladdr:{ *:[i32] }):$a)</i></td></tr>
<tr><th id="2001">2001</th><td><i>/*  3503*/</i>   <i>/*Scope*/</i> <var>7</var>, <i>/*-&gt;3511*/</i></td></tr>
<tr><th id="2002">2002</th><td><i>/*  3504*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDAPB_lu10 &amp; 255, unsigned(XCore::LDAPB_lu10) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDAPB_lu10" title='llvm::XCore::LDAPB_lu10' data-ref="llvm::XCore::LDAPB_lu10" data-ref-filename="llvm..XCore..LDAPB_lu10">LDAPB_lu10</a>), <var>0</var>,</td></tr>
<tr><th id="2003">2003</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="2004">2004</th><td>              <i>// Src: (pcrelwrapper:{ *:[i32] } (tglobaladdr:{ *:[i32] }):$a) - Complexity = 6</i></td></tr>
<tr><th id="2005">2005</th><td><i>              // Dst: (LDAPB_lu10:{ *:[i32] } (tglobaladdr:{ *:[i32] }):$a)</i></td></tr>
<tr><th id="2006">2006</th><td><i>/*  3511*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2007">2007</th><td><i>/*  3512*/</i>  <i>/*SwitchOpcode*/</i> <var>10</var>, <a class="macro" href="#55" title="ISD::TargetBlockAddress &amp; 255, unsigned(ISD::TargetBlockAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetBlockAddress" title='llvm::ISD::TargetBlockAddress' data-ref="llvm::ISD::TargetBlockAddress" data-ref-filename="llvm..ISD..TargetBlockAddress">TargetBlockAddress</a>),<i>// -&gt;3525</i></td></tr>
<tr><th id="2008">2008</th><td><i>/*  3515*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2009">2009</th><td><i>/*  3516*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2010">2010</th><td><i>/*  3518*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDAPF_lu10_ba &amp; 255, unsigned(XCore::LDAPF_lu10_ba) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDAPF_lu10_ba" title='llvm::XCore::LDAPF_lu10_ba' data-ref="llvm::XCore::LDAPF_lu10_ba" data-ref-filename="llvm..XCore..LDAPF_lu10_ba">LDAPF_lu10_ba</a>), <var>0</var>,</td></tr>
<tr><th id="2011">2011</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="2012">2012</th><td>             <i>// Src: (pcrelwrapper:{ *:[i32] } (tblockaddress:{ *:[i32] }):$a) - Complexity = 6</i></td></tr>
<tr><th id="2013">2013</th><td><i>             // Dst: (LDAPF_lu10_ba:{ *:[i32] } (tblockaddress:{ *:[i32] }):$a)</i></td></tr>
<tr><th id="2014">2014</th><td><i>/*  3525*/</i>  <var>0</var>, <i>// EndSwitchOpcode</i></td></tr>
<tr><th id="2015">2015</th><td><i>/*  3526*/</i> <i>/*SwitchOpcode*/</i> <var>44</var>, <a class="macro" href="#55" title="XCoreISD::BL &amp; 255, unsigned(XCoreISD::BL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCoreISD::<a class="enum" href="../../../../llvm/lib/Target/XCore/XCoreISelLowering.h.html#llvm::XCoreISD::BL" title='llvm::XCoreISD::BL' data-ref="llvm::XCoreISD::BL" data-ref-filename="llvm..XCoreISD..BL">BL</a>),<i>// -&gt;3573</i></td></tr>
<tr><th id="2016">2016</th><td><i>/*  3529*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'XCoreBranchLink' chained node</i></td></tr>
<tr><th id="2017">2017</th><td><i>/*  3530*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="2018">2018</th><td><i>/*  3531*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $a</i></td></tr>
<tr><th id="2019">2019</th><td><i>/*  3532*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>27</var>, <i>/*-&gt;3561*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2020">2020</th><td><i>/*  3534*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2021">2021</th><td><i>/*  3535*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchOpcode" title='llvm::SelectionDAGISel::OPC_SwitchOpcode' data-ref="llvm::SelectionDAGISel::OPC_SwitchOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchOpcode">OPC_SwitchOpcode</a> <i>/*2 cases */</i>, <var>9</var>, <a class="macro" href="#55" title="ISD::TargetGlobalAddress &amp; 255, unsigned(ISD::TargetGlobalAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalAddress" title='llvm::ISD::TargetGlobalAddress' data-ref="llvm::ISD::TargetGlobalAddress" data-ref-filename="llvm..ISD..TargetGlobalAddress">TargetGlobalAddress</a>),<i>// -&gt;3548</i></td></tr>
<tr><th id="2022">2022</th><td><i>/*  3539*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2023">2023</th><td><i>/*  3540*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2024">2024</th><td><i>/*  3541*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::BLRF_lu10 &amp; 255, unsigned(XCore::BLRF_lu10) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::BLRF_lu10" title='llvm::XCore::BLRF_lu10' data-ref="llvm::XCore::BLRF_lu10" data-ref-filename="llvm..XCore..BLRF_lu10">BLRF_lu10</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Variadic1" title='llvm::SelectionDAGISel::OPFL_Variadic1' data-ref="llvm::SelectionDAGISel::OPFL_Variadic1" data-ref-filename="llvm..SelectionDAGISel..OPFL_Variadic1">OPFL_Variadic1</a>,</td></tr>
<tr><th id="2025">2025</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="2026">2026</th><td>              <i>// Src: (XCoreBranchLink (tglobaladdr:{ *:[iPTR] }):$a) - Complexity = 6</i></td></tr>
<tr><th id="2027">2027</th><td><i>              // Dst: (BLRF_lu10:{ *:[i32] } (tglobaladdr:{ *:[i32] }):$a)</i></td></tr>
<tr><th id="2028">2028</th><td><i>/*  3548*/</i>   <i>/*SwitchOpcode*/</i> <var>9</var>, <a class="macro" href="#55" title="ISD::TargetExternalSymbol &amp; 255, unsigned(ISD::TargetExternalSymbol) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetExternalSymbol" title='llvm::ISD::TargetExternalSymbol' data-ref="llvm::ISD::TargetExternalSymbol" data-ref-filename="llvm..ISD..TargetExternalSymbol">TargetExternalSymbol</a>),<i>// -&gt;3560</i></td></tr>
<tr><th id="2029">2029</th><td><i>/*  3551*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2030">2030</th><td><i>/*  3552*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2031">2031</th><td><i>/*  3553*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::BLRF_lu10 &amp; 255, unsigned(XCore::BLRF_lu10) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::BLRF_lu10" title='llvm::XCore::BLRF_lu10' data-ref="llvm::XCore::BLRF_lu10" data-ref-filename="llvm..XCore..BLRF_lu10">BLRF_lu10</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Variadic1" title='llvm::SelectionDAGISel::OPFL_Variadic1' data-ref="llvm::SelectionDAGISel::OPFL_Variadic1" data-ref-filename="llvm..SelectionDAGISel..OPFL_Variadic1">OPFL_Variadic1</a>,</td></tr>
<tr><th id="2032">2032</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="2033">2033</th><td>              <i>// Src: (XCoreBranchLink (texternalsym:{ *:[iPTR] }):$addr) - Complexity = 6</i></td></tr>
<tr><th id="2034">2034</th><td><i>              // Dst: (BLRF_lu10:{ *:[i32] } (texternalsym:{ *:[i32] }):$addr)</i></td></tr>
<tr><th id="2035">2035</th><td><i>/*  3560*/</i>   <var>0</var>, <i>// EndSwitchOpcode</i></td></tr>
<tr><th id="2036">2036</th><td><i>/*  3561*/</i>  <i>/*Scope*/</i> <var>10</var>, <i>/*-&gt;3572*/</i></td></tr>
<tr><th id="2037">2037</th><td><i>/*  3562*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2038">2038</th><td><i>/*  3564*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2039">2039</th><td><i>/*  3565*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::BLA_1r &amp; 255, unsigned(XCore::BLA_1r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::BLA_1r" title='llvm::XCore::BLA_1r' data-ref="llvm::XCore::BLA_1r" data-ref-filename="llvm..XCore..BLA_1r">BLA_1r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Variadic1" title='llvm::SelectionDAGISel::OPFL_Variadic1' data-ref="llvm::SelectionDAGISel::OPFL_Variadic1" data-ref-filename="llvm..SelectionDAGISel..OPFL_Variadic1">OPFL_Variadic1</a>,</td></tr>
<tr><th id="2040">2040</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="2041">2041</th><td>             <i>// Src: (XCoreBranchLink GRRegs:{ *:[i32] }:$a) - Complexity = 3</i></td></tr>
<tr><th id="2042">2042</th><td><i>             // Dst: (BLA_1r:{ *:[i32] } GRRegs:{ *:[i32] }:$a)</i></td></tr>
<tr><th id="2043">2043</th><td><i>/*  3572*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2044">2044</th><td><i>/*  3573*/</i> <i>/*SwitchOpcode*/</i> <var>16</var>, <a class="macro" href="#55" title="XCoreISD::BR_JT &amp; 255, unsigned(XCoreISD::BR_JT) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCoreISD::<a class="enum" href="../../../../llvm/lib/Target/XCore/XCoreISelLowering.h.html#llvm::XCoreISD::BR_JT" title='llvm::XCoreISD::BR_JT' data-ref="llvm::XCoreISD::BR_JT" data-ref-filename="llvm..XCoreISD..BR_JT">BR_JT</a>),<i>// -&gt;3592</i></td></tr>
<tr><th id="2045">2045</th><td><i>/*  3576*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'XCoreBR_JT' chained node</i></td></tr>
<tr><th id="2046">2046</th><td><i>/*  3577*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $t</i></td></tr>
<tr><th id="2047">2047</th><td><i>/*  3578*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2048">2048</th><td><i>/*  3579*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetJumpTable &amp; 255, unsigned(ISD::TargetJumpTable) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetJumpTable" title='llvm::ISD::TargetJumpTable' data-ref="llvm::ISD::TargetJumpTable" data-ref-filename="llvm..ISD..TargetJumpTable">TargetJumpTable</a>),</td></tr>
<tr><th id="2049">2049</th><td><i>/*  3582*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2050">2050</th><td><i>/*  3583*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $i</i></td></tr>
<tr><th id="2051">2051</th><td><i>/*  3584*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2052">2052</th><td><i>/*  3585*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::BR_JT &amp; 255, unsigned(XCore::BR_JT) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::BR_JT" title='llvm::XCore::BR_JT' data-ref="llvm::XCore::BR_JT" data-ref-filename="llvm..XCore..BR_JT">BR_JT</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="2053">2053</th><td>                <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="2054">2054</th><td>            <i>// Src: (XCoreBR_JT (tjumptable:{ *:[i32] }):$t, GRRegs:{ *:[i32] }:$i) - Complexity = 6</i></td></tr>
<tr><th id="2055">2055</th><td><i>            // Dst: (BR_JT (tjumptable:{ *:[i32] }):$t, GRRegs:{ *:[i32] }:$i)</i></td></tr>
<tr><th id="2056">2056</th><td><i>/*  3592*/</i> <i>/*SwitchOpcode*/</i> <var>16</var>, <a class="macro" href="#55" title="XCoreISD::BR_JT32 &amp; 255, unsigned(XCoreISD::BR_JT32) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCoreISD::<a class="enum" href="../../../../llvm/lib/Target/XCore/XCoreISelLowering.h.html#llvm::XCoreISD::BR_JT32" title='llvm::XCoreISD::BR_JT32' data-ref="llvm::XCoreISD::BR_JT32" data-ref-filename="llvm..XCoreISD..BR_JT32">BR_JT32</a>),<i>// -&gt;3611</i></td></tr>
<tr><th id="2057">2057</th><td><i>/*  3595*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'XCoreBR_JT32' chained node</i></td></tr>
<tr><th id="2058">2058</th><td><i>/*  3596*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $t</i></td></tr>
<tr><th id="2059">2059</th><td><i>/*  3597*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2060">2060</th><td><i>/*  3598*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetJumpTable &amp; 255, unsigned(ISD::TargetJumpTable) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetJumpTable" title='llvm::ISD::TargetJumpTable' data-ref="llvm::ISD::TargetJumpTable" data-ref-filename="llvm..ISD..TargetJumpTable">TargetJumpTable</a>),</td></tr>
<tr><th id="2061">2061</th><td><i>/*  3601*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2062">2062</th><td><i>/*  3602*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $i</i></td></tr>
<tr><th id="2063">2063</th><td><i>/*  3603*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2064">2064</th><td><i>/*  3604*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::BR_JT32 &amp; 255, unsigned(XCore::BR_JT32) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::BR_JT32" title='llvm::XCore::BR_JT32' data-ref="llvm::XCore::BR_JT32" data-ref-filename="llvm..XCore..BR_JT32">BR_JT32</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="2065">2065</th><td>                <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="2066">2066</th><td>            <i>// Src: (XCoreBR_JT32 (tjumptable:{ *:[i32] }):$t, GRRegs:{ *:[i32] }:$i) - Complexity = 6</i></td></tr>
<tr><th id="2067">2067</th><td><i>            // Dst: (BR_JT32 (tjumptable:{ *:[i32] }):$t, GRRegs:{ *:[i32] }:$i)</i></td></tr>
<tr><th id="2068">2068</th><td><i>/*  3611*/</i> <i>/*SwitchOpcode*/</i> <var>27</var>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),<i>// -&gt;3641</i></td></tr>
<tr><th id="2069">2069</th><td><i>/*  3614*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = $b</i></td></tr>
<tr><th id="2070">2070</th><td><i>/*  3615*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>11</var>, <i>/*-&gt;3628*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2071">2071</th><td><i>/*  3617*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>16</var>, <i>// Predicate_immU6</i></td></tr>
<tr><th id="2072">2072</th><td><i>/*  3619*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>0</var>,</td></tr>
<tr><th id="2073">2073</th><td><i>/*  3621*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDC_ru6 &amp; 255, unsigned(XCore::LDC_ru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDC_ru6" title='llvm::XCore::LDC_ru6' data-ref="llvm::XCore::LDC_ru6" data-ref-filename="llvm..XCore..LDC_ru6">LDC_ru6</a>), <var>0</var>,</td></tr>
<tr><th id="2074">2074</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="2075">2075</th><td>             <i>// Src: (imm:{ *:[i32] })&lt;&lt;P:Predicate_immU6&gt;&gt;:$b - Complexity = 4</i></td></tr>
<tr><th id="2076">2076</th><td><i>             // Dst: (LDC_ru6:{ *:[i32] } (imm:{ *:[i32] }):$b)</i></td></tr>
<tr><th id="2077">2077</th><td><i>/*  3628*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;3640*/</i></td></tr>
<tr><th id="2078">2078</th><td><i>/*  3629*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>17</var>, <i>// Predicate_immU16</i></td></tr>
<tr><th id="2079">2079</th><td><i>/*  3631*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>0</var>,</td></tr>
<tr><th id="2080">2080</th><td><i>/*  3633*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::LDC_lru6 &amp; 255, unsigned(XCore::LDC_lru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDC_lru6" title='llvm::XCore::LDC_lru6' data-ref="llvm::XCore::LDC_lru6" data-ref-filename="llvm..XCore..LDC_lru6">LDC_lru6</a>), <var>0</var>,</td></tr>
<tr><th id="2081">2081</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="2082">2082</th><td>             <i>// Src: (imm:{ *:[i32] })&lt;&lt;P:Predicate_immU16&gt;&gt;:$b - Complexity = 4</i></td></tr>
<tr><th id="2083">2083</th><td><i>             // Dst: (LDC_lru6:{ *:[i32] } (imm:{ *:[i32] }):$b)</i></td></tr>
<tr><th id="2084">2084</th><td><i>/*  3640*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2085">2085</th><td><i>/*  3641*/</i> <i>/*SwitchOpcode*/</i> <var>6</var>, <a class="macro" href="#55" title="XCoreISD::FRAME_TO_ARGS_OFFSET &amp; 255, unsigned(XCoreISD::FRAME_TO_ARGS_OFFSET) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCoreISD::<a class="enum" href="../../../../llvm/lib/Target/XCore/XCoreISelLowering.h.html#llvm::XCoreISD::FRAME_TO_ARGS_OFFSET" title='llvm::XCoreISD::FRAME_TO_ARGS_OFFSET' data-ref="llvm::XCoreISD::FRAME_TO_ARGS_OFFSET" data-ref-filename="llvm..XCoreISD..FRAME_TO_ARGS_OFFSET">FRAME_TO_ARGS_OFFSET</a>),<i>// -&gt;3650</i></td></tr>
<tr><th id="2086">2086</th><td><i>/*  3644*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::FRAME_TO_ARGS_OFFSET &amp; 255, unsigned(XCore::FRAME_TO_ARGS_OFFSET) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::FRAME_TO_ARGS_OFFSET" title='llvm::XCore::FRAME_TO_ARGS_OFFSET' data-ref="llvm::XCore::FRAME_TO_ARGS_OFFSET" data-ref-filename="llvm..XCore..FRAME_TO_ARGS_OFFSET">FRAME_TO_ARGS_OFFSET</a>), <var>0</var>,</td></tr>
<tr><th id="2087">2087</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var><i>/*#Ops*/</i>, </td></tr>
<tr><th id="2088">2088</th><td>            <i>// Src: (frametoargsoffset:{ *:[i32] }) - Complexity = 3</i></td></tr>
<tr><th id="2089">2089</th><td><i>            // Dst: (FRAME_TO_ARGS_OFFSET:{ *:[i32] })</i></td></tr>
<tr><th id="2090">2090</th><td><i>/*  3650*/</i> <i>/*SwitchOpcode*/</i> <var>14</var>, <a class="macro" href="#55" title="XCoreISD::EH_RETURN &amp; 255, unsigned(XCoreISD::EH_RETURN) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCoreISD::<a class="enum" href="../../../../llvm/lib/Target/XCore/XCoreISelLowering.h.html#llvm::XCoreISD::EH_RETURN" title='llvm::XCoreISD::EH_RETURN' data-ref="llvm::XCoreISD::EH_RETURN" data-ref-filename="llvm..XCoreISD..EH_RETURN">EH_RETURN</a>),<i>// -&gt;3667</i></td></tr>
<tr><th id="2091">2091</th><td><i>/*  3653*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'XCoreEhRet' chained node</i></td></tr>
<tr><th id="2092">2092</th><td><i>/*  3654*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="2093">2093</th><td><i>/*  3655*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $s</i></td></tr>
<tr><th id="2094">2094</th><td><i>/*  3656*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2095">2095</th><td><i>/*  3658*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $handler</i></td></tr>
<tr><th id="2096">2096</th><td><i>/*  3659*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2097">2097</th><td><i>/*  3660*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::EH_RETURN &amp; 255, unsigned(XCore::EH_RETURN) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::EH_RETURN" title='llvm::XCore::EH_RETURN' data-ref="llvm::XCore::EH_RETURN" data-ref-filename="llvm..XCore..EH_RETURN">EH_RETURN</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="2098">2098</th><td>                <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="2099">2099</th><td>            <i>// Src: (XCoreEhRet GRRegs:{ *:[i32] }:$s, GRRegs:{ *:[i32] }:$handler) - Complexity = 3</i></td></tr>
<tr><th id="2100">2100</th><td><i>            // Dst: (EH_RETURN GRRegs:{ *:[i32] }:$s, GRRegs:{ *:[i32] }:$handler)</i></td></tr>
<tr><th id="2101">2101</th><td><i>/*  3667*/</i> <i>/*SwitchOpcode*/</i> <var>7</var>, <a class="macro" href="#55" title="XCoreISD::MEMBARRIER &amp; 255, unsigned(XCoreISD::MEMBARRIER) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCoreISD::<a class="enum" href="../../../../llvm/lib/Target/XCore/XCoreISelLowering.h.html#llvm::XCoreISD::MEMBARRIER" title='llvm::XCoreISD::MEMBARRIER' data-ref="llvm::XCoreISD::MEMBARRIER" data-ref-filename="llvm..XCoreISD..MEMBARRIER">MEMBARRIER</a>),<i>// -&gt;3677</i></td></tr>
<tr><th id="2102">2102</th><td><i>/*  3670*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'XCoreMemBarrier' chained node</i></td></tr>
<tr><th id="2103">2103</th><td><i>/*  3671*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2104">2104</th><td><i>/*  3672*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::Int_MemBarrier &amp; 255, unsigned(XCore::Int_MemBarrier) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::Int_MemBarrier" title='llvm::XCore::Int_MemBarrier' data-ref="llvm::XCore::Int_MemBarrier" data-ref-filename="llvm..XCore..Int_MemBarrier">Int_MemBarrier</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="2105">2105</th><td>                <var>0</var><i>/*#Ops*/</i>, </td></tr>
<tr><th id="2106">2106</th><td>            <i>// Src: (XCoreMemBarrier) - Complexity = 3</i></td></tr>
<tr><th id="2107">2107</th><td><i>            // Dst: (Int_MemBarrier)</i></td></tr>
<tr><th id="2108">2108</th><td><i>/*  3677*/</i> <i>/*SwitchOpcode*/</i> <var>10</var>, <a class="macro" href="#55" title="ISD::OR &amp; 255, unsigned(ISD::OR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::OR" title='llvm::ISD::OR' data-ref="llvm::ISD::OR" data-ref-filename="llvm..ISD..OR">OR</a>),<i>// -&gt;3690</i></td></tr>
<tr><th id="2109">2109</th><td><i>/*  3680*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $b</i></td></tr>
<tr><th id="2110">2110</th><td><i>/*  3681*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $c</i></td></tr>
<tr><th id="2111">2111</th><td><i>/*  3682*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::OR_3r &amp; 255, unsigned(XCore::OR_3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::OR_3r" title='llvm::XCore::OR_3r' data-ref="llvm::XCore::OR_3r" data-ref-filename="llvm..XCore..OR_3r">OR_3r</a>), <var>0</var>,</td></tr>
<tr><th id="2112">2112</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2113">2113</th><td>            <i>// Src: (or:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c) - Complexity = 3</i></td></tr>
<tr><th id="2114">2114</th><td><i>            // Dst: (OR_3r:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c)</i></td></tr>
<tr><th id="2115">2115</th><td><i>/*  3690*/</i> <i>/*SwitchOpcode*/</i> <var>10</var>, <a class="macro" href="#55" title="ISD::SDIV &amp; 255, unsigned(ISD::SDIV) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SDIV" title='llvm::ISD::SDIV' data-ref="llvm::ISD::SDIV" data-ref-filename="llvm..ISD..SDIV">SDIV</a>),<i>// -&gt;3703</i></td></tr>
<tr><th id="2116">2116</th><td><i>/*  3693*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $b</i></td></tr>
<tr><th id="2117">2117</th><td><i>/*  3694*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $c</i></td></tr>
<tr><th id="2118">2118</th><td><i>/*  3695*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::DIVS_l3r &amp; 255, unsigned(XCore::DIVS_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::DIVS_l3r" title='llvm::XCore::DIVS_l3r' data-ref="llvm::XCore::DIVS_l3r" data-ref-filename="llvm..XCore..DIVS_l3r">DIVS_l3r</a>), <var>0</var>,</td></tr>
<tr><th id="2119">2119</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2120">2120</th><td>            <i>// Src: (sdiv:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c) - Complexity = 3</i></td></tr>
<tr><th id="2121">2121</th><td><i>            // Dst: (DIVS_l3r:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c)</i></td></tr>
<tr><th id="2122">2122</th><td><i>/*  3703*/</i> <i>/*SwitchOpcode*/</i> <var>10</var>, <a class="macro" href="#55" title="ISD::UDIV &amp; 255, unsigned(ISD::UDIV) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::UDIV" title='llvm::ISD::UDIV' data-ref="llvm::ISD::UDIV" data-ref-filename="llvm..ISD..UDIV">UDIV</a>),<i>// -&gt;3716</i></td></tr>
<tr><th id="2123">2123</th><td><i>/*  3706*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $b</i></td></tr>
<tr><th id="2124">2124</th><td><i>/*  3707*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $c</i></td></tr>
<tr><th id="2125">2125</th><td><i>/*  3708*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::DIVU_l3r &amp; 255, unsigned(XCore::DIVU_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::DIVU_l3r" title='llvm::XCore::DIVU_l3r' data-ref="llvm::XCore::DIVU_l3r" data-ref-filename="llvm..XCore..DIVU_l3r">DIVU_l3r</a>), <var>0</var>,</td></tr>
<tr><th id="2126">2126</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2127">2127</th><td>            <i>// Src: (udiv:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c) - Complexity = 3</i></td></tr>
<tr><th id="2128">2128</th><td><i>            // Dst: (DIVU_l3r:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c)</i></td></tr>
<tr><th id="2129">2129</th><td><i>/*  3716*/</i> <i>/*SwitchOpcode*/</i> <var>10</var>, <a class="macro" href="#55" title="ISD::SREM &amp; 255, unsigned(ISD::SREM) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SREM" title='llvm::ISD::SREM' data-ref="llvm::ISD::SREM" data-ref-filename="llvm..ISD..SREM">SREM</a>),<i>// -&gt;3729</i></td></tr>
<tr><th id="2130">2130</th><td><i>/*  3719*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $b</i></td></tr>
<tr><th id="2131">2131</th><td><i>/*  3720*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $c</i></td></tr>
<tr><th id="2132">2132</th><td><i>/*  3721*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::REMS_l3r &amp; 255, unsigned(XCore::REMS_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::REMS_l3r" title='llvm::XCore::REMS_l3r' data-ref="llvm::XCore::REMS_l3r" data-ref-filename="llvm..XCore..REMS_l3r">REMS_l3r</a>), <var>0</var>,</td></tr>
<tr><th id="2133">2133</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2134">2134</th><td>            <i>// Src: (srem:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c) - Complexity = 3</i></td></tr>
<tr><th id="2135">2135</th><td><i>            // Dst: (REMS_l3r:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c)</i></td></tr>
<tr><th id="2136">2136</th><td><i>/*  3729*/</i> <i>/*SwitchOpcode*/</i> <var>10</var>, <a class="macro" href="#55" title="ISD::UREM &amp; 255, unsigned(ISD::UREM) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::UREM" title='llvm::ISD::UREM' data-ref="llvm::ISD::UREM" data-ref-filename="llvm..ISD..UREM">UREM</a>),<i>// -&gt;3742</i></td></tr>
<tr><th id="2137">2137</th><td><i>/*  3732*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $b</i></td></tr>
<tr><th id="2138">2138</th><td><i>/*  3733*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $c</i></td></tr>
<tr><th id="2139">2139</th><td><i>/*  3734*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::REMU_l3r &amp; 255, unsigned(XCore::REMU_l3r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::REMU_l3r" title='llvm::XCore::REMU_l3r' data-ref="llvm::XCore::REMU_l3r" data-ref-filename="llvm..XCore..REMU_l3r">REMU_l3r</a>), <var>0</var>,</td></tr>
<tr><th id="2140">2140</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2141">2141</th><td>            <i>// Src: (urem:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c) - Complexity = 3</i></td></tr>
<tr><th id="2142">2142</th><td><i>            // Dst: (REMU_l3r:{ *:[i32] } GRRegs:{ *:[i32] }:$b, GRRegs:{ *:[i32] }:$c)</i></td></tr>
<tr><th id="2143">2143</th><td><i>/*  3742*/</i> <i>/*SwitchOpcode*/</i> <var>8</var>, <a class="macro" href="#55" title="ISD::BSWAP &amp; 255, unsigned(ISD::BSWAP) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BSWAP" title='llvm::ISD::BSWAP' data-ref="llvm::ISD::BSWAP" data-ref-filename="llvm..ISD..BSWAP">BSWAP</a>),<i>// -&gt;3753</i></td></tr>
<tr><th id="2144">2144</th><td><i>/*  3745*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="2145">2145</th><td><i>/*  3746*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::BYTEREV_l2r &amp; 255, unsigned(XCore::BYTEREV_l2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::BYTEREV_l2r" title='llvm::XCore::BYTEREV_l2r' data-ref="llvm::XCore::BYTEREV_l2r" data-ref-filename="llvm..XCore..BYTEREV_l2r">BYTEREV_l2r</a>), <var>0</var>,</td></tr>
<tr><th id="2146">2146</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="2147">2147</th><td>            <i>// Src: (bswap:{ *:[i32] } GRRegs:{ *:[i32] }:$src) - Complexity = 3</i></td></tr>
<tr><th id="2148">2148</th><td><i>            // Dst: (BYTEREV_l2r:{ *:[i32] } GRRegs:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="2149">2149</th><td><i>/*  3753*/</i> <i>/*SwitchOpcode*/</i> <var>8</var>, <a class="macro" href="#55" title="ISD::CTLZ &amp; 255, unsigned(ISD::CTLZ) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CTLZ" title='llvm::ISD::CTLZ' data-ref="llvm::ISD::CTLZ" data-ref-filename="llvm..ISD..CTLZ">CTLZ</a>),<i>// -&gt;3764</i></td></tr>
<tr><th id="2150">2150</th><td><i>/*  3756*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="2151">2151</th><td><i>/*  3757*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::CLZ_l2r &amp; 255, unsigned(XCore::CLZ_l2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::CLZ_l2r" title='llvm::XCore::CLZ_l2r' data-ref="llvm::XCore::CLZ_l2r" data-ref-filename="llvm..XCore..CLZ_l2r">CLZ_l2r</a>), <var>0</var>,</td></tr>
<tr><th id="2152">2152</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="2153">2153</th><td>            <i>// Src: (ctlz:{ *:[i32] } GRRegs:{ *:[i32] }:$src) - Complexity = 3</i></td></tr>
<tr><th id="2154">2154</th><td><i>            // Dst: (CLZ_l2r:{ *:[i32] } GRRegs:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="2155">2155</th><td><i>/*  3764*/</i> <i>/*SwitchOpcode*/</i> <var>49</var>, <a class="macro" href="#55" title="ISD::SIGN_EXTEND_INREG &amp; 255, unsigned(ISD::SIGN_EXTEND_INREG) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SIGN_EXTEND_INREG" title='llvm::ISD::SIGN_EXTEND_INREG' data-ref="llvm::ISD::SIGN_EXTEND_INREG" data-ref-filename="llvm..ISD..SIGN_EXTEND_INREG">SIGN_EXTEND_INREG</a>),<i>// -&gt;3816</i></td></tr>
<tr><th id="2156">2156</th><td><i>/*  3767*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $b</i></td></tr>
<tr><th id="2157">2157</th><td><i>/*  3768*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2158">2158</th><td><i>/*  3769*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>14</var>, <i>/*-&gt;3785*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="2159">2159</th><td><i>/*  3771*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckValueType" title='llvm::SelectionDAGISel::OPC_CheckValueType' data-ref="llvm::SelectionDAGISel::OPC_CheckValueType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckValueType">OPC_CheckValueType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a>,</td></tr>
<tr><th id="2160">2160</th><td><i>/*  3773*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2161">2161</th><td><i>/*  3774*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var>, </td></tr>
<tr><th id="2162">2162</th><td><i>/*  3777*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SEXT_rus &amp; 255, unsigned(XCore::SEXT_rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SEXT_rus" title='llvm::XCore::SEXT_rus' data-ref="llvm::XCore::SEXT_rus" data-ref-filename="llvm..XCore..SEXT_rus">SEXT_rus</a>), <var>0</var>,</td></tr>
<tr><th id="2163">2163</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2164">2164</th><td>             <i>// Src: (sext_inreg:{ *:[i32] } GRRegs:{ *:[i32] }:$b, i1:{ *:[Other] }) - Complexity = 3</i></td></tr>
<tr><th id="2165">2165</th><td><i>             // Dst: (SEXT_rus:{ *:[i32] } GRRegs:{ *:[i32] }:$b, 1:{ *:[i32] })</i></td></tr>
<tr><th id="2166">2166</th><td><i>/*  3785*/</i>  <i>/*Scope*/</i> <var>14</var>, <i>/*-&gt;3800*/</i></td></tr>
<tr><th id="2167">2167</th><td><i>/*  3786*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckValueType" title='llvm::SelectionDAGISel::OPC_CheckValueType' data-ref="llvm::SelectionDAGISel::OPC_CheckValueType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckValueType">OPC_CheckValueType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="2168">2168</th><td><i>/*  3788*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2169">2169</th><td><i>/*  3789*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>8</var>, </td></tr>
<tr><th id="2170">2170</th><td><i>/*  3792*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SEXT_rus &amp; 255, unsigned(XCore::SEXT_rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SEXT_rus" title='llvm::XCore::SEXT_rus' data-ref="llvm::XCore::SEXT_rus" data-ref-filename="llvm..XCore..SEXT_rus">SEXT_rus</a>), <var>0</var>,</td></tr>
<tr><th id="2171">2171</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2172">2172</th><td>             <i>// Src: (sext_inreg:{ *:[i32] } GRRegs:{ *:[i32] }:$b, i8:{ *:[Other] }) - Complexity = 3</i></td></tr>
<tr><th id="2173">2173</th><td><i>             // Dst: (SEXT_rus:{ *:[i32] } GRRegs:{ *:[i32] }:$b, 8:{ *:[i32] })</i></td></tr>
<tr><th id="2174">2174</th><td><i>/*  3800*/</i>  <i>/*Scope*/</i> <var>14</var>, <i>/*-&gt;3815*/</i></td></tr>
<tr><th id="2175">2175</th><td><i>/*  3801*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckValueType" title='llvm::SelectionDAGISel::OPC_CheckValueType' data-ref="llvm::SelectionDAGISel::OPC_CheckValueType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckValueType">OPC_CheckValueType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="2176">2176</th><td><i>/*  3803*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2177">2177</th><td><i>/*  3804*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>16</var>, </td></tr>
<tr><th id="2178">2178</th><td><i>/*  3807*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::SEXT_rus &amp; 255, unsigned(XCore::SEXT_rus) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::SEXT_rus" title='llvm::XCore::SEXT_rus' data-ref="llvm::XCore::SEXT_rus" data-ref-filename="llvm..XCore..SEXT_rus">SEXT_rus</a>), <var>0</var>,</td></tr>
<tr><th id="2179">2179</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2180">2180</th><td>             <i>// Src: (sext_inreg:{ *:[i32] } GRRegs:{ *:[i32] }:$b, i16:{ *:[Other] }) - Complexity = 3</i></td></tr>
<tr><th id="2181">2181</th><td><i>             // Dst: (SEXT_rus:{ *:[i32] } GRRegs:{ *:[i32] }:$b, 16:{ *:[i32] })</i></td></tr>
<tr><th id="2182">2182</th><td><i>/*  3815*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2183">2183</th><td><i>/*  3816*/</i> <i>/*SwitchOpcode*/</i> <var>8</var>, <a class="macro" href="#55" title="ISD::BITREVERSE &amp; 255, unsigned(ISD::BITREVERSE) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BITREVERSE" title='llvm::ISD::BITREVERSE' data-ref="llvm::ISD::BITREVERSE" data-ref-filename="llvm..ISD..BITREVERSE">BITREVERSE</a>),<i>// -&gt;3827</i></td></tr>
<tr><th id="2184">2184</th><td><i>/*  3819*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="2185">2185</th><td><i>/*  3820*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::BITREV_l2r &amp; 255, unsigned(XCore::BITREV_l2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::BITREV_l2r" title='llvm::XCore::BITREV_l2r' data-ref="llvm::XCore::BITREV_l2r" data-ref-filename="llvm..XCore..BITREV_l2r">BITREV_l2r</a>), <var>0</var>,</td></tr>
<tr><th id="2186">2186</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="2187">2187</th><td>            <i>// Src: (bitreverse:{ *:[i32] } GRRegs:{ *:[i32] }:$src) - Complexity = 3</i></td></tr>
<tr><th id="2188">2188</th><td><i>            // Dst: (BITREV_l2r:{ *:[i32] } GRRegs:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="2189">2189</th><td><i>/*  3827*/</i> <i>/*SwitchOpcode*/</i> <var>14</var>, <a class="macro" href="#55" title="ISD::BR &amp; 255, unsigned(ISD::BR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BR" title='llvm::ISD::BR' data-ref="llvm::ISD::BR" data-ref-filename="llvm..ISD..BR">BR</a>),<i>// -&gt;3844</i></td></tr>
<tr><th id="2190">2190</th><td><i>/*  3830*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'br' chained node</i></td></tr>
<tr><th id="2191">2191</th><td><i>/*  3831*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $addr</i></td></tr>
<tr><th id="2192">2192</th><td><i>/*  3832*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2193">2193</th><td><i>/*  3833*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::BasicBlock &amp; 255, unsigned(ISD::BasicBlock) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BasicBlock" title='llvm::ISD::BasicBlock' data-ref="llvm::ISD::BasicBlock" data-ref-filename="llvm..ISD..BasicBlock">BasicBlock</a>),</td></tr>
<tr><th id="2194">2194</th><td><i>/*  3836*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2195">2195</th><td><i>/*  3837*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2196">2196</th><td><i>/*  3838*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::BRFU_lu6 &amp; 255, unsigned(XCore::BRFU_lu6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::BRFU_lu6" title='llvm::XCore::BRFU_lu6' data-ref="llvm::XCore::BRFU_lu6" data-ref-filename="llvm..XCore..BRFU_lu6">BRFU_lu6</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="2197">2197</th><td>                <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="2198">2198</th><td>            <i>// Src: (br (bb:{ *:[Other] }):$addr) - Complexity = 3</i></td></tr>
<tr><th id="2199">2199</th><td><i>            // Dst: (BRFU_lu6 (bb:{ *:[Other] }):$addr)</i></td></tr>
<tr><th id="2200">2200</th><td><i>/*  3844*/</i> <i>/*SwitchOpcode*/</i> <var>15</var>, <a class="macro" href="#55" title="ISD::CTTZ &amp; 255, unsigned(ISD::CTTZ) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CTTZ" title='llvm::ISD::CTTZ' data-ref="llvm::ISD::CTTZ" data-ref-filename="llvm..ISD..CTTZ">CTTZ</a>),<i>// -&gt;3862</i></td></tr>
<tr><th id="2201">2201</th><td><i>/*  3847*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="2202">2202</th><td><i>/*  3848*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::BITREV_l2r &amp; 255, unsigned(XCore::BITREV_l2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::BITREV_l2r" title='llvm::XCore::BITREV_l2r' data-ref="llvm::XCore::BITREV_l2r" data-ref-filename="llvm..XCore..BITREV_l2r">BITREV_l2r</a>), <var>0</var>,</td></tr>
<tr><th id="2203">2203</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>,  <i>// Results = #1</i></td></tr>
<tr><th id="2204">2204</th><td><i>/*  3855*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="XCore::CLZ_l2r &amp; 255, unsigned(XCore::CLZ_l2r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::CLZ_l2r" title='llvm::XCore::CLZ_l2r' data-ref="llvm::XCore::CLZ_l2r" data-ref-filename="llvm..XCore..CLZ_l2r">CLZ_l2r</a>), <var>0</var>,</td></tr>
<tr><th id="2205">2205</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="2206">2206</th><td>            <i>// Src: (cttz:{ *:[i32] } GRRegs:{ *:[i32] }:$src) - Complexity = 3</i></td></tr>
<tr><th id="2207">2207</th><td><i>            // Dst: (CLZ_l2r:{ *:[i32] } (BITREV_l2r:{ *:[i32] } GRRegs:{ *:[i32] }:$src))</i></td></tr>
<tr><th id="2208">2208</th><td><i>/*  3862*/</i> <i>/*SwitchOpcode*/</i> <var>18</var>, <a class="macro" href="#55" title="ISD::TRAP &amp; 255, unsigned(ISD::TRAP) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TRAP" title='llvm::ISD::TRAP' data-ref="llvm::ISD::TRAP" data-ref-filename="llvm..ISD..TRAP">TRAP</a>),<i>// -&gt;3883</i></td></tr>
<tr><th id="2209">2209</th><td><i>/*  3865*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'trap' chained node</i></td></tr>
<tr><th id="2210">2210</th><td><i>/*  3866*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2211">2211</th><td><i>/*  3867*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var>, </td></tr>
<tr><th id="2212">2212</th><td><i>/*  3870*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="XCore::LDC_ru6 &amp; 255, unsigned(XCore::LDC_ru6) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::LDC_ru6" title='llvm::XCore::LDC_ru6' data-ref="llvm::XCore::LDC_ru6" data-ref-filename="llvm..XCore..LDC_ru6">LDC_ru6</a>), <var>0</var>,</td></tr>
<tr><th id="2213">2213</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>,  <i>// Results = #2</i></td></tr>
<tr><th id="2214">2214</th><td><i>/*  3877*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="XCore::ECALLF_1r &amp; 255, unsigned(XCore::ECALLF_1r) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(XCore::<a class="enum" href="XCoreGenInstrInfo.inc.html#llvm::XCore::ECALLF_1r" title='llvm::XCore::ECALLF_1r' data-ref="llvm::XCore::ECALLF_1r" data-ref-filename="llvm..XCore..ECALLF_1r">ECALLF_1r</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="2215">2215</th><td>                <var>1</var><i>/*#Ops*/</i>, <var>2</var>, </td></tr>
<tr><th id="2216">2216</th><td>            <i>// Src: (trap) - Complexity = 3</i></td></tr>
<tr><th id="2217">2217</th><td><i>            // Dst: (ECALLF_1r (LDC_ru6:{ *:[i32] } 0:{ *:[i32] }))</i></td></tr>
<tr><th id="2218">2218</th><td><i>/*  3883*/</i> <var>0</var>, <i>// EndSwitchOpcode</i></td></tr>
<tr><th id="2219">2219</th><td>    <var>0</var></td></tr>
<tr><th id="2220">2220</th><td>  }; <i>// Total Array size is 3885 bytes</i></td></tr>
<tr><th id="2221">2221</th><td></td></tr>
<tr><th id="2222">2222</th><td>  <i>// Opcode Histogram:</i></td></tr>
<tr><th id="2223">2223</th><td><i>  // #OPC_Scope                                = 65</i></td></tr>
<tr><th id="2224">2224</th><td><i>  // #OPC_RecordNode                           = 22</i></td></tr>
<tr><th id="2225">2225</th><td><i>  // #OPC_RecordChild                          = 202</i></td></tr>
<tr><th id="2226">2226</th><td><i>  // #OPC_RecordMemRef                         = 2</i></td></tr>
<tr><th id="2227">2227</th><td><i>  // #OPC_CaptureGlueInput                     = 4</i></td></tr>
<tr><th id="2228">2228</th><td><i>  // #OPC_MoveChild                            = 67</i></td></tr>
<tr><th id="2229">2229</th><td><i>  // #OPC_MoveParent                           = 120</i></td></tr>
<tr><th id="2230">2230</th><td><i>  // #OPC_CheckSame                            = 0</i></td></tr>
<tr><th id="2231">2231</th><td><i>  // #OPC_CheckChildSame                       = 1</i></td></tr>
<tr><th id="2232">2232</th><td><i>  // #OPC_CheckPatternPredicate                = 0</i></td></tr>
<tr><th id="2233">2233</th><td><i>  // #OPC_CheckPredicate                       = 97</i></td></tr>
<tr><th id="2234">2234</th><td><i>  // #OPC_CheckOpcode                          = 60</i></td></tr>
<tr><th id="2235">2235</th><td><i>  // #OPC_SwitchOpcode                         = 7</i></td></tr>
<tr><th id="2236">2236</th><td><i>  // #OPC_CheckType                            = 33</i></td></tr>
<tr><th id="2237">2237</th><td><i>  // #OPC_SwitchType                           = 0</i></td></tr>
<tr><th id="2238">2238</th><td><i>  // #OPC_CheckChildType                       = 57</i></td></tr>
<tr><th id="2239">2239</th><td><i>  // #OPC_CheckInteger                         = 0</i></td></tr>
<tr><th id="2240">2240</th><td><i>  // #OPC_CheckChildInteger                    = 80</i></td></tr>
<tr><th id="2241">2241</th><td><i>  // #OPC_CheckCondCode                        = 0</i></td></tr>
<tr><th id="2242">2242</th><td><i>  // #OPC_CheckChild2CondCode                  = 33</i></td></tr>
<tr><th id="2243">2243</th><td><i>  // #OPC_CheckValueType                       = 3</i></td></tr>
<tr><th id="2244">2244</th><td><i>  // #OPC_CheckComplexPat                      = 4</i></td></tr>
<tr><th id="2245">2245</th><td><i>  // #OPC_CheckAndImm                          = 0</i></td></tr>
<tr><th id="2246">2246</th><td><i>  // #OPC_CheckOrImm                           = 0</i></td></tr>
<tr><th id="2247">2247</th><td><i>  // #OPC_CheckImmAllOnesV                     = 0</i></td></tr>
<tr><th id="2248">2248</th><td><i>  // #OPC_CheckImmAllZerosV                    = 0</i></td></tr>
<tr><th id="2249">2249</th><td><i>  // #OPC_CheckFoldableChainNode               = 1</i></td></tr>
<tr><th id="2250">2250</th><td><i>  // #OPC_EmitInteger                          = 25</i></td></tr>
<tr><th id="2251">2251</th><td><i>  // #OPC_EmitStringInteger                    = 0</i></td></tr>
<tr><th id="2252">2252</th><td><i>  // #OPC_EmitRegister                         = 0</i></td></tr>
<tr><th id="2253">2253</th><td><i>  // #OPC_EmitConvertToTarget                  = 36</i></td></tr>
<tr><th id="2254">2254</th><td><i>  // #OPC_EmitMergeInputChains                 = 110</i></td></tr>
<tr><th id="2255">2255</th><td><i>  // #OPC_EmitCopyToReg                        = 2</i></td></tr>
<tr><th id="2256">2256</th><td><i>  // #OPC_EmitNode                             = 31</i></td></tr>
<tr><th id="2257">2257</th><td><i>  // #OPC_EmitNodeXForm                        = 8</i></td></tr>
<tr><th id="2258">2258</th><td><i>  // #OPC_CompleteMatch                        = 0</i></td></tr>
<tr><th id="2259">2259</th><td><i>  // #OPC_MorphNodeTo                          = 198</i></td></tr>
<tr><th id="2260">2260</th><td></td></tr>
<tr><th id="2261">2261</th><td>  <u>#undef <a class="macro" href="#55" data-ref="_M/TARGET_VAL">TARGET_VAL</a></u></td></tr>
<tr><th id="2262">2262</th><td>  <a class="member fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel16SelectCodeCommonEPNS_6SDNodeEPKhj" title='llvm::SelectionDAGISel::SelectCodeCommon' data-ref="_ZN4llvm16SelectionDAGISel16SelectCodeCommonEPNS_6SDNodeEPKhj" data-ref-filename="_ZN4llvm16SelectionDAGISel16SelectCodeCommonEPNS_6SDNodeEPKhj">SelectCodeCommon</a>(<a class="local col7 ref" href="#17N" title='N' data-ref="17N" data-ref-filename="17N">N</a>, <a class="local col8 ref" href="#18MatcherTable" title='MatcherTable' data-ref="18MatcherTable" data-ref-filename="18MatcherTable">MatcherTable</a>,<b>sizeof</b>(<a class="local col8 ref" href="#18MatcherTable" title='MatcherTable' data-ref="18MatcherTable" data-ref-filename="18MatcherTable">MatcherTable</a>));</td></tr>
<tr><th id="2263">2263</th><td>}</td></tr>
<tr><th id="2264">2264</th><td><u>#<span data-ppcond="50">endif</span> // GET_DAGISEL_BODY</u></td></tr>
<tr><th id="2265">2265</th><td></td></tr>
<tr><th id="2266">2266</th><td><u>#<span data-ppcond="2266">ifdef</span> <span class="macro" data-ref="_M/GET_DAGISEL_DECL">GET_DAGISEL_DECL</span></u></td></tr>
<tr><th id="2267">2267</th><td><em>bool</em> CheckNodePredicate(SDNode *Node, <em>unsigned</em> PredNo) <em>const</em> override;</td></tr>
<tr><th id="2268">2268</th><td><u>#<span data-ppcond="2266">endif</span></u></td></tr>
<tr><th id="2269">2269</th><td><u>#<span data-ppcond="2269">if</span> defined(<span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span>) || <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="2270">2270</th><td><em>bool</em> <a class="macro" href="#44" title="" data-ref="_M/DAGISEL_CLASS_COLONCOLON">DAGISEL_CLASS_COLONCOLON</a> <dfn class="virtual decl def fn" id="_ZNK12_GLOBAL__N_117XCoreDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj" title='(anonymous namespace)::XCoreDAGToDAGISel::CheckNodePredicate' data-ref="_ZNK12_GLOBAL__N_117XCoreDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj" data-ref-filename="_ZNK12_GLOBAL__N_117XCoreDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj">CheckNodePredicate</dfn>(<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col9 decl" id="19Node" title='Node' data-type='llvm::SDNode *' data-ref="19Node" data-ref-filename="19Node">Node</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="20PredNo" title='PredNo' data-type='unsigned int' data-ref="20PredNo" data-ref-filename="20PredNo">PredNo</dfn>) <em>const</em></td></tr>
<tr><th id="2271">2271</th><td><u>#<span data-ppcond="2271">if</span> <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="2272">2272</th><td>  override</td></tr>
<tr><th id="2273">2273</th><td><u>#<span data-ppcond="2271">endif</span></u></td></tr>
<tr><th id="2274">2274</th><td>{</td></tr>
<tr><th id="2275">2275</th><td>  <b>switch</b> (<a class="local col0 ref" href="#20PredNo" title='PredNo' data-ref="20PredNo" data-ref-filename="20PredNo">PredNo</a>) {</td></tr>
<tr><th id="2276">2276</th><td>  <b>default</b>: <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid predicate in table?"</q>);</td></tr>
<tr><th id="2277">2277</th><td>  <b>case</b> <var>0</var>: {</td></tr>
<tr><th id="2278">2278</th><td>    <i>// Predicate_immUs</i></td></tr>
<tr><th id="2279">2279</th><td>    <em>auto</em> *<dfn class="local col1 decl" id="21N" title='N' data-type='llvm::ConstantSDNode *' data-ref="21N" data-ref-filename="21N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#19Node" title='Node' data-ref="19Node" data-ref-filename="19Node">Node</a>);</td></tr>
<tr><th id="2280">2280</th><td>    (<em>void</em>)<a class="local col1 ref" href="#21N" title='N' data-ref="21N" data-ref-filename="21N">N</a>;</td></tr>
<tr><th id="2281">2281</th><td></td></tr>
<tr><th id="2282">2282</th><td>  <b>return</b> (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>)<a class="local col1 ref" href="#21N" title='N' data-ref="21N" data-ref-filename="21N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() &lt;= <var>11</var>;</td></tr>
<tr><th id="2283">2283</th><td></td></tr>
<tr><th id="2284">2284</th><td>  }</td></tr>
<tr><th id="2285">2285</th><td>  <b>case</b> <var>1</var>: {</td></tr>
<tr><th id="2286">2286</th><td>    <i>// Predicate_immUs4</i></td></tr>
<tr><th id="2287">2287</th><td>    <em>auto</em> *<dfn class="local col2 decl" id="22N" title='N' data-type='llvm::ConstantSDNode *' data-ref="22N" data-ref-filename="22N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#19Node" title='Node' data-ref="19Node" data-ref-filename="19Node">Node</a>);</td></tr>
<tr><th id="2288">2288</th><td>    (<em>void</em>)<a class="local col2 ref" href="#22N" title='N' data-ref="22N" data-ref-filename="22N">N</a>;</td></tr>
<tr><th id="2289">2289</th><td></td></tr>
<tr><th id="2290">2290</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="23value" title='value' data-type='uint32_t' data-ref="23value" data-ref-filename="23value">value</dfn> = (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>)<a class="local col2 ref" href="#22N" title='N' data-ref="22N" data-ref-filename="22N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2291">2291</th><td>  <b>return</b> <a class="local col3 ref" href="#23value" title='value' data-ref="23value" data-ref-filename="23value">value</a>%<var>4</var> == <var>0</var> &amp;&amp; <a class="local col3 ref" href="#23value" title='value' data-ref="23value" data-ref-filename="23value">value</a>/<var>4</var> &lt;= <var>11</var>;</td></tr>
<tr><th id="2292">2292</th><td></td></tr>
<tr><th id="2293">2293</th><td>  }</td></tr>
<tr><th id="2294">2294</th><td>  <b>case</b> <var>2</var>: {</td></tr>
<tr><th id="2295">2295</th><td>    <i>// Predicate_immUsNeg</i></td></tr>
<tr><th id="2296">2296</th><td>    <em>auto</em> *<dfn class="local col4 decl" id="24N" title='N' data-type='llvm::ConstantSDNode *' data-ref="24N" data-ref-filename="24N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#19Node" title='Node' data-ref="19Node" data-ref-filename="19Node">Node</a>);</td></tr>
<tr><th id="2297">2297</th><td>    (<em>void</em>)<a class="local col4 ref" href="#24N" title='N' data-ref="24N" data-ref-filename="24N">N</a>;</td></tr>
<tr><th id="2298">2298</th><td></td></tr>
<tr><th id="2299">2299</th><td>  <b>return</b> -((<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>)<a class="local col4 ref" href="#24N" title='N' data-ref="24N" data-ref-filename="24N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>()) &lt;= <var>11</var>;</td></tr>
<tr><th id="2300">2300</th><td></td></tr>
<tr><th id="2301">2301</th><td>  }</td></tr>
<tr><th id="2302">2302</th><td>  <b>case</b> <var>3</var>: {</td></tr>
<tr><th id="2303">2303</th><td>    <i>// Predicate_immUs4Neg</i></td></tr>
<tr><th id="2304">2304</th><td>    <em>auto</em> *<dfn class="local col5 decl" id="25N" title='N' data-type='llvm::ConstantSDNode *' data-ref="25N" data-ref-filename="25N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#19Node" title='Node' data-ref="19Node" data-ref-filename="19Node">Node</a>);</td></tr>
<tr><th id="2305">2305</th><td>    (<em>void</em>)<a class="local col5 ref" href="#25N" title='N' data-ref="25N" data-ref-filename="25N">N</a>;</td></tr>
<tr><th id="2306">2306</th><td></td></tr>
<tr><th id="2307">2307</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="26value" title='value' data-type='uint32_t' data-ref="26value" data-ref-filename="26value">value</dfn> = (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>)<a class="local col5 ref" href="#25N" title='N' data-ref="25N" data-ref-filename="25N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2308">2308</th><td>  <b>return</b> (-<a class="local col6 ref" href="#26value" title='value' data-ref="26value" data-ref-filename="26value">value</a>)%<var>4</var> == <var>0</var> &amp;&amp; (-<a class="local col6 ref" href="#26value" title='value' data-ref="26value" data-ref-filename="26value">value</a>)/<var>4</var> &lt;= <var>11</var>;</td></tr>
<tr><th id="2309">2309</th><td></td></tr>
<tr><th id="2310">2310</th><td>  }</td></tr>
<tr><th id="2311">2311</th><td>  <b>case</b> <var>4</var>: {</td></tr>
<tr><th id="2312">2312</th><td>    <i>// Predicate_unindexedload</i></td></tr>
<tr><th id="2313">2313</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col7 decl" id="27N" title='N' data-type='llvm::SDNode *' data-ref="27N" data-ref-filename="27N">N</dfn> = <a class="local col9 ref" href="#19Node" title='Node' data-ref="19Node" data-ref-filename="19Node">Node</a>;</td></tr>
<tr><th id="2314">2314</th><td>    (<em>void</em>)<a class="local col7 ref" href="#27N" title='N' data-ref="27N" data-ref-filename="27N">N</a>;</td></tr>
<tr><th id="2315">2315</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode" data-ref-filename="llvm..LoadSDNode">LoadSDNode</a>&gt;(<a class="local col7 ref" href="#27N" title='N' data-ref="27N" data-ref-filename="27N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" title='llvm::LSBaseSDNode::getAddressingMode' data-ref="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" data-ref-filename="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv">getAddressingMode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::UNINDEXED" title='llvm::ISD::UNINDEXED' data-ref="llvm::ISD::UNINDEXED" data-ref-filename="llvm..ISD..UNINDEXED">UNINDEXED</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2316">2316</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="2317">2317</th><td></td></tr>
<tr><th id="2318">2318</th><td>  }</td></tr>
<tr><th id="2319">2319</th><td>  <b>case</b> <var>5</var>: {</td></tr>
<tr><th id="2320">2320</th><td>    <i>// Predicate_sextload</i></td></tr>
<tr><th id="2321">2321</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col8 decl" id="28N" title='N' data-type='llvm::SDNode *' data-ref="28N" data-ref-filename="28N">N</dfn> = <a class="local col9 ref" href="#19Node" title='Node' data-ref="19Node" data-ref-filename="19Node">Node</a>;</td></tr>
<tr><th id="2322">2322</th><td>    (<em>void</em>)<a class="local col8 ref" href="#28N" title='N' data-ref="28N" data-ref-filename="28N">N</a>;</td></tr>
<tr><th id="2323">2323</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode" data-ref-filename="llvm..LoadSDNode">LoadSDNode</a>&gt;(<a class="local col8 ref" href="#28N" title='N' data-ref="28N" data-ref-filename="28N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode16getExtensionTypeEv" title='llvm::LoadSDNode::getExtensionType' data-ref="_ZNK4llvm10LoadSDNode16getExtensionTypeEv" data-ref-filename="_ZNK4llvm10LoadSDNode16getExtensionTypeEv">getExtensionType</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SEXTLOAD" title='llvm::ISD::SEXTLOAD' data-ref="llvm::ISD::SEXTLOAD" data-ref-filename="llvm..ISD..SEXTLOAD">SEXTLOAD</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2324">2324</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="2325">2325</th><td></td></tr>
<tr><th id="2326">2326</th><td>  }</td></tr>
<tr><th id="2327">2327</th><td>  <b>case</b> <var>6</var>: {</td></tr>
<tr><th id="2328">2328</th><td>    <i>// Predicate_sextloadi16</i></td></tr>
<tr><th id="2329">2329</th><td><i>    // Predicate_extloadi16</i></td></tr>
<tr><th id="2330">2330</th><td><i>    // Predicate_truncstorei16</i></td></tr>
<tr><th id="2331">2331</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col9 decl" id="29N" title='N' data-type='llvm::SDNode *' data-ref="29N" data-ref-filename="29N">N</dfn> = <a class="local col9 ref" href="#19Node" title='Node' data-ref="19Node" data-ref-filename="19Node">Node</a>;</td></tr>
<tr><th id="2332">2332</th><td>    (<em>void</em>)<a class="local col9 ref" href="#29N" title='N' data-ref="29N" data-ref-filename="29N">N</a>;</td></tr>
<tr><th id="2333">2333</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode" data-ref-filename="llvm..MemSDNode">MemSDNode</a>&gt;(<a class="local col9 ref" href="#29N" title='N' data-ref="29N" data-ref-filename="29N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv" data-ref-filename="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>() <a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_" data-ref-filename="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2334">2334</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="2335">2335</th><td></td></tr>
<tr><th id="2336">2336</th><td>  }</td></tr>
<tr><th id="2337">2337</th><td>  <b>case</b> <var>7</var>: {</td></tr>
<tr><th id="2338">2338</th><td>    <i>// Predicate_extload</i></td></tr>
<tr><th id="2339">2339</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col0 decl" id="30N" title='N' data-type='llvm::SDNode *' data-ref="30N" data-ref-filename="30N">N</dfn> = <a class="local col9 ref" href="#19Node" title='Node' data-ref="19Node" data-ref-filename="19Node">Node</a>;</td></tr>
<tr><th id="2340">2340</th><td>    (<em>void</em>)<a class="local col0 ref" href="#30N" title='N' data-ref="30N" data-ref-filename="30N">N</a>;</td></tr>
<tr><th id="2341">2341</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode" data-ref-filename="llvm..LoadSDNode">LoadSDNode</a>&gt;(<a class="local col0 ref" href="#30N" title='N' data-ref="30N" data-ref-filename="30N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode16getExtensionTypeEv" title='llvm::LoadSDNode::getExtensionType' data-ref="_ZNK4llvm10LoadSDNode16getExtensionTypeEv" data-ref-filename="_ZNK4llvm10LoadSDNode16getExtensionTypeEv">getExtensionType</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::EXTLOAD" title='llvm::ISD::EXTLOAD' data-ref="llvm::ISD::EXTLOAD" data-ref-filename="llvm..ISD..EXTLOAD">EXTLOAD</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2342">2342</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="2343">2343</th><td></td></tr>
<tr><th id="2344">2344</th><td>  }</td></tr>
<tr><th id="2345">2345</th><td>  <b>case</b> <var>8</var>: {</td></tr>
<tr><th id="2346">2346</th><td>    <i>// Predicate_load</i></td></tr>
<tr><th id="2347">2347</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col1 decl" id="31N" title='N' data-type='llvm::SDNode *' data-ref="31N" data-ref-filename="31N">N</dfn> = <a class="local col9 ref" href="#19Node" title='Node' data-ref="19Node" data-ref-filename="19Node">Node</a>;</td></tr>
<tr><th id="2348">2348</th><td>    (<em>void</em>)<a class="local col1 ref" href="#31N" title='N' data-ref="31N" data-ref-filename="31N">N</a>;</td></tr>
<tr><th id="2349">2349</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode" data-ref-filename="llvm..LoadSDNode">LoadSDNode</a>&gt;(<a class="local col1 ref" href="#31N" title='N' data-ref="31N" data-ref-filename="31N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode16getExtensionTypeEv" title='llvm::LoadSDNode::getExtensionType' data-ref="_ZNK4llvm10LoadSDNode16getExtensionTypeEv" data-ref-filename="_ZNK4llvm10LoadSDNode16getExtensionTypeEv">getExtensionType</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NON_EXTLOAD" title='llvm::ISD::NON_EXTLOAD' data-ref="llvm::ISD::NON_EXTLOAD" data-ref-filename="llvm..ISD..NON_EXTLOAD">NON_EXTLOAD</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2350">2350</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="2351">2351</th><td></td></tr>
<tr><th id="2352">2352</th><td>  }</td></tr>
<tr><th id="2353">2353</th><td>  <b>case</b> <var>9</var>: {</td></tr>
<tr><th id="2354">2354</th><td>    <i>// Predicate_zextload</i></td></tr>
<tr><th id="2355">2355</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col2 decl" id="32N" title='N' data-type='llvm::SDNode *' data-ref="32N" data-ref-filename="32N">N</dfn> = <a class="local col9 ref" href="#19Node" title='Node' data-ref="19Node" data-ref-filename="19Node">Node</a>;</td></tr>
<tr><th id="2356">2356</th><td>    (<em>void</em>)<a class="local col2 ref" href="#32N" title='N' data-ref="32N" data-ref-filename="32N">N</a>;</td></tr>
<tr><th id="2357">2357</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode" data-ref-filename="llvm..LoadSDNode">LoadSDNode</a>&gt;(<a class="local col2 ref" href="#32N" title='N' data-ref="32N" data-ref-filename="32N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode16getExtensionTypeEv" title='llvm::LoadSDNode::getExtensionType' data-ref="_ZNK4llvm10LoadSDNode16getExtensionTypeEv" data-ref-filename="_ZNK4llvm10LoadSDNode16getExtensionTypeEv">getExtensionType</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ZEXTLOAD" title='llvm::ISD::ZEXTLOAD' data-ref="llvm::ISD::ZEXTLOAD" data-ref-filename="llvm..ISD..ZEXTLOAD">ZEXTLOAD</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2358">2358</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="2359">2359</th><td></td></tr>
<tr><th id="2360">2360</th><td>  }</td></tr>
<tr><th id="2361">2361</th><td>  <b>case</b> <var>10</var>: {</td></tr>
<tr><th id="2362">2362</th><td>    <i>// Predicate_zextloadi8</i></td></tr>
<tr><th id="2363">2363</th><td><i>    // Predicate_extloadi8</i></td></tr>
<tr><th id="2364">2364</th><td><i>    // Predicate_truncstorei8</i></td></tr>
<tr><th id="2365">2365</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col3 decl" id="33N" title='N' data-type='llvm::SDNode *' data-ref="33N" data-ref-filename="33N">N</dfn> = <a class="local col9 ref" href="#19Node" title='Node' data-ref="19Node" data-ref-filename="19Node">Node</a>;</td></tr>
<tr><th id="2366">2366</th><td>    (<em>void</em>)<a class="local col3 ref" href="#33N" title='N' data-ref="33N" data-ref-filename="33N">N</a>;</td></tr>
<tr><th id="2367">2367</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode" data-ref-filename="llvm..MemSDNode">MemSDNode</a>&gt;(<a class="local col3 ref" href="#33N" title='N' data-ref="33N" data-ref-filename="33N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv" data-ref-filename="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>() <a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_" data-ref-filename="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2368">2368</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="2369">2369</th><td></td></tr>
<tr><th id="2370">2370</th><td>  }</td></tr>
<tr><th id="2371">2371</th><td>  <b>case</b> <var>11</var>: {</td></tr>
<tr><th id="2372">2372</th><td>    <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="2373">2373</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col4 decl" id="34N" title='N' data-type='llvm::SDNode *' data-ref="34N" data-ref-filename="34N">N</dfn> = <a class="local col9 ref" href="#19Node" title='Node' data-ref="19Node" data-ref-filename="19Node">Node</a>;</td></tr>
<tr><th id="2374">2374</th><td>    (<em>void</em>)<a class="local col4 ref" href="#34N" title='N' data-ref="34N" data-ref-filename="34N">N</a>;</td></tr>
<tr><th id="2375">2375</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::StoreSDNode" title='llvm::StoreSDNode' data-ref="llvm::StoreSDNode" data-ref-filename="llvm..StoreSDNode">StoreSDNode</a>&gt;(<a class="local col4 ref" href="#34N" title='N' data-ref="34N" data-ref-filename="34N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" title='llvm::LSBaseSDNode::getAddressingMode' data-ref="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" data-ref-filename="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv">getAddressingMode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::UNINDEXED" title='llvm::ISD::UNINDEXED' data-ref="llvm::ISD::UNINDEXED" data-ref-filename="llvm..ISD..UNINDEXED">UNINDEXED</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2376">2376</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="2377">2377</th><td></td></tr>
<tr><th id="2378">2378</th><td>  }</td></tr>
<tr><th id="2379">2379</th><td>  <b>case</b> <var>12</var>: {</td></tr>
<tr><th id="2380">2380</th><td>    <i>// Predicate_truncstore</i></td></tr>
<tr><th id="2381">2381</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col5 decl" id="35N" title='N' data-type='llvm::SDNode *' data-ref="35N" data-ref-filename="35N">N</dfn> = <a class="local col9 ref" href="#19Node" title='Node' data-ref="19Node" data-ref-filename="19Node">Node</a>;</td></tr>
<tr><th id="2382">2382</th><td>    (<em>void</em>)<a class="local col5 ref" href="#35N" title='N' data-ref="35N" data-ref-filename="35N">N</a>;</td></tr>
<tr><th id="2383">2383</th><td> <b>if</b> (!<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::StoreSDNode" title='llvm::StoreSDNode' data-ref="llvm::StoreSDNode" data-ref-filename="llvm..StoreSDNode">StoreSDNode</a>&gt;(<a class="local col5 ref" href="#35N" title='N' data-ref="35N" data-ref-filename="35N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11StoreSDNode17isTruncatingStoreEv" title='llvm::StoreSDNode::isTruncatingStore' data-ref="_ZNK4llvm11StoreSDNode17isTruncatingStoreEv" data-ref-filename="_ZNK4llvm11StoreSDNode17isTruncatingStoreEv">isTruncatingStore</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2384">2384</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="2385">2385</th><td></td></tr>
<tr><th id="2386">2386</th><td>  }</td></tr>
<tr><th id="2387">2387</th><td>  <b>case</b> <var>13</var>: {</td></tr>
<tr><th id="2388">2388</th><td>    <i>// Predicate_store</i></td></tr>
<tr><th id="2389">2389</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col6 decl" id="36N" title='N' data-type='llvm::SDNode *' data-ref="36N" data-ref-filename="36N">N</dfn> = <a class="local col9 ref" href="#19Node" title='Node' data-ref="19Node" data-ref-filename="19Node">Node</a>;</td></tr>
<tr><th id="2390">2390</th><td>    (<em>void</em>)<a class="local col6 ref" href="#36N" title='N' data-ref="36N" data-ref-filename="36N">N</a>;</td></tr>
<tr><th id="2391">2391</th><td> <b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::StoreSDNode" title='llvm::StoreSDNode' data-ref="llvm::StoreSDNode" data-ref-filename="llvm..StoreSDNode">StoreSDNode</a>&gt;(<a class="local col6 ref" href="#36N" title='N' data-ref="36N" data-ref-filename="36N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11StoreSDNode17isTruncatingStoreEv" title='llvm::StoreSDNode::isTruncatingStore' data-ref="_ZNK4llvm11StoreSDNode17isTruncatingStoreEv" data-ref-filename="_ZNK4llvm11StoreSDNode17isTruncatingStoreEv">isTruncatingStore</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2392">2392</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="2393">2393</th><td></td></tr>
<tr><th id="2394">2394</th><td>  }</td></tr>
<tr><th id="2395">2395</th><td>  <b>case</b> <var>14</var>: {</td></tr>
<tr><th id="2396">2396</th><td>    <i>// Predicate_immBpwSubBitp</i></td></tr>
<tr><th id="2397">2397</th><td>    <em>auto</em> *<dfn class="local col7 decl" id="37N" title='N' data-type='llvm::ConstantSDNode *' data-ref="37N" data-ref-filename="37N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#19Node" title='Node' data-ref="19Node" data-ref-filename="19Node">Node</a>);</td></tr>
<tr><th id="2398">2398</th><td>    (<em>void</em>)<a class="local col7 ref" href="#37N" title='N' data-ref="37N" data-ref-filename="37N">N</a>;</td></tr>
<tr><th id="2399">2399</th><td></td></tr>
<tr><th id="2400">2400</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="38value" title='value' data-type='uint32_t' data-ref="38value" data-ref-filename="38value">value</dfn> = (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>)<a class="local col7 ref" href="#37N" title='N' data-ref="37N" data-ref-filename="37N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2401">2401</th><td>  <b>return</b> (<a class="local col8 ref" href="#38value" title='value' data-ref="38value" data-ref-filename="38value">value</a> &gt;= <var>24</var> &amp;&amp; <a class="local col8 ref" href="#38value" title='value' data-ref="38value" data-ref-filename="38value">value</a> &lt;= <var>31</var>)</td></tr>
<tr><th id="2402">2402</th><td>          || <a class="local col8 ref" href="#38value" title='value' data-ref="38value" data-ref-filename="38value">value</a> == <var>16</var></td></tr>
<tr><th id="2403">2403</th><td>          || <a class="local col8 ref" href="#38value" title='value' data-ref="38value" data-ref-filename="38value">value</a> == <var>8</var></td></tr>
<tr><th id="2404">2404</th><td>          || <a class="local col8 ref" href="#38value" title='value' data-ref="38value" data-ref-filename="38value">value</a> == <var>0</var>;</td></tr>
<tr><th id="2405">2405</th><td></td></tr>
<tr><th id="2406">2406</th><td>  }</td></tr>
<tr><th id="2407">2407</th><td>  <b>case</b> <var>15</var>: {</td></tr>
<tr><th id="2408">2408</th><td>    <i>// Predicate_immBitp</i></td></tr>
<tr><th id="2409">2409</th><td>    <em>auto</em> *<dfn class="local col9 decl" id="39N" title='N' data-type='llvm::ConstantSDNode *' data-ref="39N" data-ref-filename="39N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#19Node" title='Node' data-ref="19Node" data-ref-filename="19Node">Node</a>);</td></tr>
<tr><th id="2410">2410</th><td>    (<em>void</em>)<a class="local col9 ref" href="#39N" title='N' data-ref="39N" data-ref-filename="39N">N</a>;</td></tr>
<tr><th id="2411">2411</th><td></td></tr>
<tr><th id="2412">2412</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="40value" title='value' data-type='uint32_t' data-ref="40value" data-ref-filename="40value">value</dfn> = (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>)<a class="local col9 ref" href="#39N" title='N' data-ref="39N" data-ref-filename="39N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2413">2413</th><td>  <b>return</b> (<a class="local col0 ref" href="#40value" title='value' data-ref="40value" data-ref-filename="40value">value</a> &gt;= <var>1</var> &amp;&amp; <a class="local col0 ref" href="#40value" title='value' data-ref="40value" data-ref-filename="40value">value</a> &lt;= <var>8</var>)</td></tr>
<tr><th id="2414">2414</th><td>          || <a class="local col0 ref" href="#40value" title='value' data-ref="40value" data-ref-filename="40value">value</a> == <var>16</var></td></tr>
<tr><th id="2415">2415</th><td>          || <a class="local col0 ref" href="#40value" title='value' data-ref="40value" data-ref-filename="40value">value</a> == <var>24</var></td></tr>
<tr><th id="2416">2416</th><td>          || <a class="local col0 ref" href="#40value" title='value' data-ref="40value" data-ref-filename="40value">value</a> == <var>32</var>;</td></tr>
<tr><th id="2417">2417</th><td></td></tr>
<tr><th id="2418">2418</th><td>  }</td></tr>
<tr><th id="2419">2419</th><td>  <b>case</b> <var>16</var>: {</td></tr>
<tr><th id="2420">2420</th><td>    <i>// Predicate_immU6</i></td></tr>
<tr><th id="2421">2421</th><td>    <em>auto</em> *<dfn class="local col1 decl" id="41N" title='N' data-type='llvm::ConstantSDNode *' data-ref="41N" data-ref-filename="41N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#19Node" title='Node' data-ref="19Node" data-ref-filename="19Node">Node</a>);</td></tr>
<tr><th id="2422">2422</th><td>    (<em>void</em>)<a class="local col1 ref" href="#41N" title='N' data-ref="41N" data-ref-filename="41N">N</a>;</td></tr>
<tr><th id="2423">2423</th><td></td></tr>
<tr><th id="2424">2424</th><td>  <b>return</b> (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>)<a class="local col1 ref" href="#41N" title='N' data-ref="41N" data-ref-filename="41N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() &lt; (<var>1</var> &lt;&lt; <var>6</var>);</td></tr>
<tr><th id="2425">2425</th><td></td></tr>
<tr><th id="2426">2426</th><td>  }</td></tr>
<tr><th id="2427">2427</th><td>  <b>case</b> <var>17</var>: {</td></tr>
<tr><th id="2428">2428</th><td>    <i>// Predicate_immU16</i></td></tr>
<tr><th id="2429">2429</th><td>    <em>auto</em> *<dfn class="local col2 decl" id="42N" title='N' data-type='llvm::ConstantSDNode *' data-ref="42N" data-ref-filename="42N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#19Node" title='Node' data-ref="19Node" data-ref-filename="19Node">Node</a>);</td></tr>
<tr><th id="2430">2430</th><td>    (<em>void</em>)<a class="local col2 ref" href="#42N" title='N' data-ref="42N" data-ref-filename="42N">N</a>;</td></tr>
<tr><th id="2431">2431</th><td></td></tr>
<tr><th id="2432">2432</th><td>  <b>return</b> (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>)<a class="local col2 ref" href="#42N" title='N' data-ref="42N" data-ref-filename="42N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() &lt; (<var>1</var> &lt;&lt; <var>16</var>);</td></tr>
<tr><th id="2433">2433</th><td></td></tr>
<tr><th id="2434">2434</th><td>  }</td></tr>
<tr><th id="2435">2435</th><td>  <b>case</b> <var>18</var>: {</td></tr>
<tr><th id="2436">2436</th><td>    <i>// Predicate_immMskBitp</i></td></tr>
<tr><th id="2437">2437</th><td>    <em>auto</em> *<dfn class="local col3 decl" id="43N" title='N' data-type='llvm::ConstantSDNode *' data-ref="43N" data-ref-filename="43N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#19Node" title='Node' data-ref="19Node" data-ref-filename="19Node">Node</a>);</td></tr>
<tr><th id="2438">2438</th><td>    (<em>void</em>)<a class="local col3 ref" href="#43N" title='N' data-ref="43N" data-ref-filename="43N">N</a>;</td></tr>
<tr><th id="2439">2439</th><td> <b>return</b> <a class="tu member fn" href="../../../../llvm/lib/Target/XCore/XCoreISelDAGToDAG.cpp.html#_ZNK12_GLOBAL__N_117XCoreDAGToDAGISel10immMskBitpEPN4llvm6SDNodeE" title='(anonymous namespace)::XCoreDAGToDAGISel::immMskBitp' data-use='c' data-ref="_ZNK12_GLOBAL__N_117XCoreDAGToDAGISel10immMskBitpEPN4llvm6SDNodeE" data-ref-filename="_ZNK12_GLOBAL__N_117XCoreDAGToDAGISel10immMskBitpEPN4llvm6SDNodeE">immMskBitp</a>(<a class="local col3 ref" href="#43N" title='N' data-ref="43N" data-ref-filename="43N">N</a>); </td></tr>
<tr><th id="2440">2440</th><td>  }</td></tr>
<tr><th id="2441">2441</th><td>  }</td></tr>
<tr><th id="2442">2442</th><td>}</td></tr>
<tr><th id="2443">2443</th><td><u>#<span data-ppcond="2269">endif</span> // GET_DAGISEL_BODY</u></td></tr>
<tr><th id="2444">2444</th><td></td></tr>
<tr><th id="2445">2445</th><td><u>#<span data-ppcond="2445">ifdef</span> <span class="macro" data-ref="_M/GET_DAGISEL_DECL">GET_DAGISEL_DECL</span></u></td></tr>
<tr><th id="2446">2446</th><td><em>bool</em> CheckComplexPattern(SDNode *Root, SDNode *Parent,</td></tr>
<tr><th id="2447">2447</th><td>      SDValue N, <em>unsigned</em> PatternNo,</td></tr>
<tr><th id="2448">2448</th><td>      SmallVectorImpl&lt;std::pair&lt;SDValue, SDNode *&gt;&gt; &amp;Result) override;</td></tr>
<tr><th id="2449">2449</th><td><u>#<span data-ppcond="2445">endif</span></u></td></tr>
<tr><th id="2450">2450</th><td><u>#<span data-ppcond="2450">if</span> defined(<span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span>) || <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="2451">2451</th><td><em>bool</em> <a class="macro" href="#44" title="" data-ref="_M/DAGISEL_CLASS_COLONCOLON">DAGISEL_CLASS_COLONCOLON</a> <dfn class="virtual decl def fn" id="_ZN12_GLOBAL__N_117XCoreDAGToDAGISel19CheckComplexPatternEPN4llvm6SDNodeES3_NS1_7SDValueEjRNS1_15SmallVectorImplISt4pairIS4_S3_EEE" title='(anonymous namespace)::XCoreDAGToDAGISel::CheckComplexPattern' data-ref="_ZN12_GLOBAL__N_117XCoreDAGToDAGISel19CheckComplexPatternEPN4llvm6SDNodeES3_NS1_7SDValueEjRNS1_15SmallVectorImplISt4pairIS4_S3_EEE" data-ref-filename="_ZN12_GLOBAL__N_117XCoreDAGToDAGISel19CheckComplexPatternEPN4llvm6SDNodeES3_NS1_7SDValueEjRNS1_15SmallVectorImplISt4pairIS4_S3_EEE">CheckComplexPattern</dfn>(<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col4 decl" id="44Root" title='Root' data-type='llvm::SDNode *' data-ref="44Root" data-ref-filename="44Root">Root</dfn>, <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col5 decl" id="45Parent" title='Parent' data-type='llvm::SDNode *' data-ref="45Parent" data-ref-filename="45Parent">Parent</dfn>,</td></tr>
<tr><th id="2452">2452</th><td>      <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col6 decl" id="46N" title='N' data-type='llvm::SDValue' data-ref="46N" data-ref-filename="46N">N</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="47PatternNo" title='PatternNo' data-type='unsigned int' data-ref="47PatternNo" data-ref-filename="47PatternNo">PatternNo</dfn>,</td></tr>
<tr><th id="2453">2453</th><td>      <a class="type" href="../../../../llvm/include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>, <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *&gt;&gt; &amp;<dfn class="local col8 decl" id="48Result" title='Result' data-type='SmallVectorImpl&lt;std::pair&lt;SDValue, SDNode *&gt; &gt; &amp;' data-ref="48Result" data-ref-filename="48Result">Result</dfn>)</td></tr>
<tr><th id="2454">2454</th><td><u>#<span data-ppcond="2454">if</span> <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="2455">2455</th><td>  override</td></tr>
<tr><th id="2456">2456</th><td><u>#<span data-ppcond="2454">endif</span></u></td></tr>
<tr><th id="2457">2457</th><td>{</td></tr>
<tr><th id="2458">2458</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="49NextRes" title='NextRes' data-type='unsigned int' data-ref="49NextRes" data-ref-filename="49NextRes">NextRes</dfn> = <a class="local col8 ref" href="#48Result" title='Result' data-ref="48Result" data-ref-filename="48Result">Result</a>.<a class="ref fn" href="../../../../llvm/include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="2459">2459</th><td>  <b>switch</b> (<a class="local col7 ref" href="#47PatternNo" title='PatternNo' data-ref="47PatternNo" data-ref-filename="47PatternNo">PatternNo</a>) {</td></tr>
<tr><th id="2460">2460</th><td>  <b>default</b>: <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid pattern # in table?"</q>);</td></tr>
<tr><th id="2461">2461</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="2462">2462</th><td>    <a class="local col8 ref" href="#48Result" title='Result' data-ref="48Result" data-ref-filename="48Result">Result</a>.<a class="ref fn" href="../../../../llvm/include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl2685113" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl2685113" data-ref-filename="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl2685113">resize</a>(<a class="local col9 ref" href="#49NextRes" title='NextRes' data-ref="49NextRes" data-ref-filename="49NextRes">NextRes</a>+<var>2</var>);</td></tr>
<tr><th id="2463">2463</th><td>  <b>return</b> <a class="tu member fn" href="../../../../llvm/lib/Target/XCore/XCoreISelDAGToDAG.cpp.html#_ZN12_GLOBAL__N_117XCoreDAGToDAGISel14SelectADDRspiiEN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::XCoreDAGToDAGISel::SelectADDRspii' data-use='c' data-ref="_ZN12_GLOBAL__N_117XCoreDAGToDAGISel14SelectADDRspiiEN4llvm7SDValueERS2_S3_" data-ref-filename="_ZN12_GLOBAL__N_117XCoreDAGToDAGISel14SelectADDRspiiEN4llvm7SDValueERS2_S3_">SelectADDRspii</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#138" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_" data-ref-filename="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#46N" title='N' data-ref="46N" data-ref-filename="46N">N</a>, <span class='refarg'><a class="local col8 ref" href="#48Result" title='Result' data-ref="48Result" data-ref-filename="48Result">Result</a><a class="ref fn" href="../../../../llvm/include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#49NextRes" title='NextRes' data-ref="49NextRes" data-ref-filename="49NextRes">NextRes</a>+<var>0</var>]</a>.<span class='ref field' title='std::pair&lt;llvm::SDValue, llvm::SDNode *&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span></span>, <span class='refarg'><a class="local col8 ref" href="#48Result" title='Result' data-ref="48Result" data-ref-filename="48Result">Result</a><a class="ref fn" href="../../../../llvm/include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#49NextRes" title='NextRes' data-ref="49NextRes" data-ref-filename="49NextRes">NextRes</a>+<var>1</var>]</a>.<span class='ref field' title='std::pair&lt;llvm::SDValue, llvm::SDNode *&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span></span>);</td></tr>
<tr><th id="2464">2464</th><td>  }</td></tr>
<tr><th id="2465">2465</th><td>}</td></tr>
<tr><th id="2466">2466</th><td><u>#<span data-ppcond="2450">endif</span> // GET_DAGISEL_BODY</u></td></tr>
<tr><th id="2467">2467</th><td></td></tr>
<tr><th id="2468">2468</th><td><u>#<span data-ppcond="2468">ifdef</span> <span class="macro" data-ref="_M/GET_DAGISEL_DECL">GET_DAGISEL_DECL</span></u></td></tr>
<tr><th id="2469">2469</th><td>SDValue RunSDNodeXForm(SDValue V, <em>unsigned</em> XFormNo) override;</td></tr>
<tr><th id="2470">2470</th><td><u>#<span data-ppcond="2468">endif</span></u></td></tr>
<tr><th id="2471">2471</th><td><u>#<span data-ppcond="2471">if</span> defined(<span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span>) || <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="2472">2472</th><td><a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <a class="macro" href="#44" title="" data-ref="_M/DAGISEL_CLASS_COLONCOLON">DAGISEL_CLASS_COLONCOLON</a> <dfn class="virtual decl def fn" id="_ZN12_GLOBAL__N_117XCoreDAGToDAGISel14RunSDNodeXFormEN4llvm7SDValueEj" title='(anonymous namespace)::XCoreDAGToDAGISel::RunSDNodeXForm' data-ref="_ZN12_GLOBAL__N_117XCoreDAGToDAGISel14RunSDNodeXFormEN4llvm7SDValueEj" data-ref-filename="_ZN12_GLOBAL__N_117XCoreDAGToDAGISel14RunSDNodeXFormEN4llvm7SDValueEj">RunSDNodeXForm</dfn>(<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col0 decl" id="50V" title='V' data-type='llvm::SDValue' data-ref="50V" data-ref-filename="50V">V</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="51XFormNo" title='XFormNo' data-type='unsigned int' data-ref="51XFormNo" data-ref-filename="51XFormNo">XFormNo</dfn>)</td></tr>
<tr><th id="2473">2473</th><td><u>#<span data-ppcond="2473">if</span> <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="2474">2474</th><td>  override</td></tr>
<tr><th id="2475">2475</th><td><u>#<span data-ppcond="2473">endif</span></u></td></tr>
<tr><th id="2476">2476</th><td>{</td></tr>
<tr><th id="2477">2477</th><td>  <b>switch</b> (<a class="local col1 ref" href="#51XFormNo" title='XFormNo' data-ref="51XFormNo" data-ref-filename="51XFormNo">XFormNo</a>) {</td></tr>
<tr><th id="2478">2478</th><td>  <b>default</b>: <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid xform # in table?"</q>);</td></tr>
<tr><th id="2479">2479</th><td>  <b>case</b> <var>0</var>: {  <i>// div4_xform</i></td></tr>
<tr><th id="2480">2480</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a> *<dfn class="local col2 decl" id="52N" title='N' data-type='llvm::ConstantSDNode *' data-ref="52N" data-ref-filename="52N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col0 ref" href="#50V" title='V' data-ref="50V" data-ref-filename="50V">V</a>.<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv" data-ref-filename="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="2481">2481</th><td></td></tr>
<tr><th id="2482">2482</th><td>  <i>// Transformation function: imm/4</i></td></tr>
<tr><th id="2483">2483</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(N-&gt;getZExtValue() % <var>4</var> == <var>0</var>);</td></tr>
<tr><th id="2484">2484</th><td>  <b>return</b> <a class="tu member fn" href="../../../../llvm/lib/Target/XCore/XCoreISelDAGToDAG.cpp.html#_ZN12_GLOBAL__N_117XCoreDAGToDAGISel9getI32ImmEjRKN4llvm5SDLocE" title='(anonymous namespace)::XCoreDAGToDAGISel::getI32Imm' data-use='c' data-ref="_ZN12_GLOBAL__N_117XCoreDAGToDAGISel9getI32ImmEjRKN4llvm5SDLocE" data-ref-filename="_ZN12_GLOBAL__N_117XCoreDAGToDAGISel9getI32ImmEjRKN4llvm5SDLocE">getI32Imm</a>(<a class="local col2 ref" href="#52N" title='N' data-ref="52N" data-ref-filename="52N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>()/<var>4</var>, <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a><a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE" data-ref-filename="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col2 ref" href="#52N" title='N' data-ref="52N" data-ref-filename="52N">N</a>));</td></tr>
<tr><th id="2485">2485</th><td></td></tr>
<tr><th id="2486">2486</th><td>  }</td></tr>
<tr><th id="2487">2487</th><td>  <b>case</b> <var>1</var>: {  <i>// neg_xform</i></td></tr>
<tr><th id="2488">2488</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a> *<dfn class="local col3 decl" id="53N" title='N' data-type='llvm::ConstantSDNode *' data-ref="53N" data-ref-filename="53N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col0 ref" href="#50V" title='V' data-ref="50V" data-ref-filename="50V">V</a>.<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv" data-ref-filename="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="2489">2489</th><td></td></tr>
<tr><th id="2490">2490</th><td>  <i>// Transformation function: -imm</i></td></tr>
<tr><th id="2491">2491</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="54value" title='value' data-type='uint32_t' data-ref="54value" data-ref-filename="54value">value</dfn> = <a class="local col3 ref" href="#53N" title='N' data-ref="53N" data-ref-filename="53N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2492">2492</th><td>  <b>return</b> <a class="tu member fn" href="../../../../llvm/lib/Target/XCore/XCoreISelDAGToDAG.cpp.html#_ZN12_GLOBAL__N_117XCoreDAGToDAGISel9getI32ImmEjRKN4llvm5SDLocE" title='(anonymous namespace)::XCoreDAGToDAGISel::getI32Imm' data-use='c' data-ref="_ZN12_GLOBAL__N_117XCoreDAGToDAGISel9getI32ImmEjRKN4llvm5SDLocE" data-ref-filename="_ZN12_GLOBAL__N_117XCoreDAGToDAGISel9getI32ImmEjRKN4llvm5SDLocE">getI32Imm</a>(-<a class="local col4 ref" href="#54value" title='value' data-ref="54value" data-ref-filename="54value">value</a>, <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a><a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE" data-ref-filename="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col3 ref" href="#53N" title='N' data-ref="53N" data-ref-filename="53N">N</a>));</td></tr>
<tr><th id="2493">2493</th><td></td></tr>
<tr><th id="2494">2494</th><td>  }</td></tr>
<tr><th id="2495">2495</th><td>  <b>case</b> <var>2</var>: {  <i>// div4neg_xform</i></td></tr>
<tr><th id="2496">2496</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a> *<dfn class="local col5 decl" id="55N" title='N' data-type='llvm::ConstantSDNode *' data-ref="55N" data-ref-filename="55N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col0 ref" href="#50V" title='V' data-ref="50V" data-ref-filename="50V">V</a>.<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv" data-ref-filename="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="2497">2497</th><td></td></tr>
<tr><th id="2498">2498</th><td>  <i>// Transformation function: -imm/4</i></td></tr>
<tr><th id="2499">2499</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="56value" title='value' data-type='uint32_t' data-ref="56value" data-ref-filename="56value">value</dfn> = <a class="local col5 ref" href="#55N" title='N' data-ref="55N" data-ref-filename="55N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2500">2500</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(-value % <var>4</var> == <var>0</var>);</td></tr>
<tr><th id="2501">2501</th><td>  <b>return</b> <a class="tu member fn" href="../../../../llvm/lib/Target/XCore/XCoreISelDAGToDAG.cpp.html#_ZN12_GLOBAL__N_117XCoreDAGToDAGISel9getI32ImmEjRKN4llvm5SDLocE" title='(anonymous namespace)::XCoreDAGToDAGISel::getI32Imm' data-use='c' data-ref="_ZN12_GLOBAL__N_117XCoreDAGToDAGISel9getI32ImmEjRKN4llvm5SDLocE" data-ref-filename="_ZN12_GLOBAL__N_117XCoreDAGToDAGISel9getI32ImmEjRKN4llvm5SDLocE">getI32Imm</a>(-<a class="local col6 ref" href="#56value" title='value' data-ref="56value" data-ref-filename="56value">value</a>/<var>4</var>, <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a><a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE" data-ref-filename="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col5 ref" href="#55N" title='N' data-ref="55N" data-ref-filename="55N">N</a>));</td></tr>
<tr><th id="2502">2502</th><td></td></tr>
<tr><th id="2503">2503</th><td>  }</td></tr>
<tr><th id="2504">2504</th><td>  <b>case</b> <var>3</var>: {  <i>// bpwsub_xform</i></td></tr>
<tr><th id="2505">2505</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a> *<dfn class="local col7 decl" id="57N" title='N' data-type='llvm::ConstantSDNode *' data-ref="57N" data-ref-filename="57N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col0 ref" href="#50V" title='V' data-ref="50V" data-ref-filename="50V">V</a>.<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv" data-ref-filename="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="2506">2506</th><td></td></tr>
<tr><th id="2507">2507</th><td>  <i>// Transformation function: 32-imm</i></td></tr>
<tr><th id="2508">2508</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="58value" title='value' data-type='uint32_t' data-ref="58value" data-ref-filename="58value">value</dfn> = <a class="local col7 ref" href="#57N" title='N' data-ref="57N" data-ref-filename="57N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2509">2509</th><td>  <b>return</b> <a class="tu member fn" href="../../../../llvm/lib/Target/XCore/XCoreISelDAGToDAG.cpp.html#_ZN12_GLOBAL__N_117XCoreDAGToDAGISel9getI32ImmEjRKN4llvm5SDLocE" title='(anonymous namespace)::XCoreDAGToDAGISel::getI32Imm' data-use='c' data-ref="_ZN12_GLOBAL__N_117XCoreDAGToDAGISel9getI32ImmEjRKN4llvm5SDLocE" data-ref-filename="_ZN12_GLOBAL__N_117XCoreDAGToDAGISel9getI32ImmEjRKN4llvm5SDLocE">getI32Imm</a>(<var>32</var> - <a class="local col8 ref" href="#58value" title='value' data-ref="58value" data-ref-filename="58value">value</a>, <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a><a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE" data-ref-filename="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col7 ref" href="#57N" title='N' data-ref="57N" data-ref-filename="57N">N</a>));</td></tr>
<tr><th id="2510">2510</th><td></td></tr>
<tr><th id="2511">2511</th><td>  }</td></tr>
<tr><th id="2512">2512</th><td>  <b>case</b> <var>4</var>: {  <i>// msksize_xform</i></td></tr>
<tr><th id="2513">2513</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a> *<dfn class="local col9 decl" id="59N" title='N' data-type='llvm::ConstantSDNode *' data-ref="59N" data-ref-filename="59N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col0 ref" href="#50V" title='V' data-ref="50V" data-ref-filename="50V">V</a>.<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv" data-ref-filename="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="2514">2514</th><td></td></tr>
<tr><th id="2515">2515</th><td>  <i>// Transformation function: get the size of a mask</i></td></tr>
<tr><th id="2516">2516</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isMask_32(N-&gt;getZExtValue()));</td></tr>
<tr><th id="2517">2517</th><td>  <i>// look for the first non-zero bit</i></td></tr>
<tr><th id="2518">2518</th><td>  <b>return</b> <a class="tu member fn" href="../../../../llvm/lib/Target/XCore/XCoreISelDAGToDAG.cpp.html#_ZN12_GLOBAL__N_117XCoreDAGToDAGISel9getI32ImmEjRKN4llvm5SDLocE" title='(anonymous namespace)::XCoreDAGToDAGISel::getI32Imm' data-use='c' data-ref="_ZN12_GLOBAL__N_117XCoreDAGToDAGISel9getI32ImmEjRKN4llvm5SDLocE" data-ref-filename="_ZN12_GLOBAL__N_117XCoreDAGToDAGISel9getI32ImmEjRKN4llvm5SDLocE">getI32Imm</a>(<var>32</var> - <a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE" title='llvm::countLeadingZeros' data-ref="_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE" data-ref-filename="_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE">countLeadingZeros</a>((<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>)<a class="local col9 ref" href="#59N" title='N' data-ref="59N" data-ref-filename="59N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>()),</td></tr>
<tr><th id="2519">2519</th><td>                   <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a><a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE" data-ref-filename="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col9 ref" href="#59N" title='N' data-ref="59N" data-ref-filename="59N">N</a>));</td></tr>
<tr><th id="2520">2520</th><td></td></tr>
<tr><th id="2521">2521</th><td>  }</td></tr>
<tr><th id="2522">2522</th><td>  }</td></tr>
<tr><th id="2523">2523</th><td>}</td></tr>
<tr><th id="2524">2524</th><td><u>#<span data-ppcond="2471">endif</span> // GET_DAGISEL_BODY</u></td></tr>
<tr><th id="2525">2525</th><td></td></tr>
<tr><th id="2526">2526</th><td></td></tr>
<tr><th id="2527">2527</th><td><u>#<span data-ppcond="2527">ifdef</span> <a class="macro" href="#36" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="2528">2528</th><td><u>#undef <a class="macro" href="#36" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="2529">2529</th><td><u>#<span data-ppcond="2527">endif</span></u></td></tr>
<tr><th id="2530">2530</th><td><u>#<span data-ppcond="2530">ifdef</span> <a class="macro" href="#44" data-ref="_M/DAGISEL_CLASS_COLONCOLON">DAGISEL_CLASS_COLONCOLON</a></u></td></tr>
<tr><th id="2531">2531</th><td><u>#undef <a class="macro" href="#44" data-ref="_M/DAGISEL_CLASS_COLONCOLON">DAGISEL_CLASS_COLONCOLON</a></u></td></tr>
<tr><th id="2532">2532</th><td><u>#<span data-ppcond="2530">endif</span></u></td></tr>
<tr><th id="2533">2533</th><td><u>#<span data-ppcond="2533">ifdef</span> <span class="macro" data-ref="_M/GET_DAGISEL_DECL">GET_DAGISEL_DECL</span></u></td></tr>
<tr><th id="2534">2534</th><td><u>#undef GET_DAGISEL_DECL</u></td></tr>
<tr><th id="2535">2535</th><td><u>#<span data-ppcond="2533">endif</span></u></td></tr>
<tr><th id="2536">2536</th><td><u>#<span data-ppcond="2536">ifdef</span> <span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span></u></td></tr>
<tr><th id="2537">2537</th><td><u>#undef GET_DAGISEL_BODY</u></td></tr>
<tr><th id="2538">2538</th><td><u>#<span data-ppcond="2536">endif</span></u></td></tr>
<tr><th id="2539">2539</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/XCore/XCoreISelDAGToDAG.cpp.html'>llvm/llvm/lib/Target/XCore/XCoreISelDAGToDAG.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>