//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sun Sep  7 18:24:22 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_4;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(w_bus_write),
    .I1(ff_write_10),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h3AFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT2 n73_s1 (
    .F(n73_4),
    .I0(ff_busy),
    .I1(ff_bus_ready) 
);
defparam n73_s1.INIT=4'h4;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT4 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[4]),
    .I2(ff_slot_address[3]),
    .I3(n89_8) 
);
defparam n89_s2.INIT=16'h1000;
  LUT3 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[5]),
    .I1(ff_slot_address[6]),
    .I2(ff_slot_address[7]) 
);
defparam n89_s3.INIT=8'h10;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT4 n92_s4 (
    .F(n92_10),
    .I0(n73_4),
    .I1(w_bus_ioreq),
    .I2(n73_7),
    .I3(w_bus_valid) 
);
defparam n92_s4.INIT=16'h04F0;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_execute,
  ff_transfer_ready_17,
  n1177_7,
  ff_transfer_ready_8,
  w_status_border_detect,
  w_pre_vram_refresh,
  ff_vram_refresh,
  n185_5,
  ff_v_active_8,
  w_status_transfer_ready,
  w_sprite_collision,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_status_border_position,
  w_screen_pos_y,
  ff_half_count,
  ff_bus_write,
  ff_port1,
  ff_bus_valid,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  reg_yjk_mode,
  reg_yae_mode,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  n1646_4,
  n1656_4,
  n1680_4,
  n959_38,
  n962_37,
  ff_busy,
  w_pulse2,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_text_back_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_b,
  w_palette_g,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_execute;
input ff_transfer_ready_17;
input n1177_7;
input ff_transfer_ready_8;
input w_status_border_detect;
input w_pre_vram_refresh;
input ff_vram_refresh;
input n185_5;
input ff_v_active_8;
input w_status_transfer_ready;
input w_sprite_collision;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [8:0] w_status_border_position;
input [7:0] w_screen_pos_y;
input [12:0] ff_half_count;
output ff_bus_write;
output ff_port1;
output ff_bus_valid;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output reg_yjk_mode;
output reg_yae_mode;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output n1646_4;
output n1656_4;
output n1680_4;
output n959_38;
output n962_37;
output ff_busy;
output w_pulse2;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_text_back_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_b;
output [2:0] w_palette_g;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n966_28;
wire n966_29;
wire n1515_4;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n219_3;
wire n377_3;
wire n378_3;
wire n379_3;
wire n380_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n1636_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n1664_3;
wire n1672_3;
wire n1686_3;
wire n1694_3;
wire n1701_3;
wire n1709_3;
wire n1717_3;
wire n1737_3;
wire n879_3;
wire n881_3;
wire n919_3;
wire n920_3;
wire n921_3;
wire n922_3;
wire n1004_3;
wire n1005_3;
wire n1006_3;
wire n1007_3;
wire n1008_3;
wire n1009_3;
wire n1010_3;
wire n1011_3;
wire n1521_4;
wire n1541_3;
wire n959_37;
wire n960_36;
wire n961_38;
wire n962_35;
wire n963_39;
wire n964_32;
wire n964_34;
wire n965_41;
wire n966_37;
wire n966_39;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_valid_6;
wire ff_vram_write_6;
wire ff_vram_address_16_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n1061_8;
wire n1064_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n966_41;
wire n1061_10;
wire n1064_10;
wire n1012_6;
wire n96_4;
wire n200_4;
wire n203_4;
wire n377_4;
wire n378_4;
wire n379_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire n386_4;
wire n387_4;
wire n388_4;
wire n1636_4;
wire n391_4;
wire n391_5;
wire n392_4;
wire n393_4;
wire n1639_4;
wire n1653_4;
wire n1721_4;
wire n1745_4;
wire n879_4;
wire n919_4;
wire n920_4;
wire n1004_4;
wire n1004_5;
wire n1005_4;
wire n1006_4;
wire n1007_4;
wire n1008_4;
wire n1009_4;
wire n1010_4;
wire n1011_4;
wire n959_39;
wire n959_40;
wire n960_38;
wire n961_39;
wire n961_40;
wire n962_36;
wire n962_38;
wire n963_40;
wire n963_41;
wire n964_35;
wire n964_36;
wire n965_42;
wire n965_43;
wire n966_42;
wire ff_vram_valid_7;
wire ff_vram_valid_8;
wire ff_vram_address_16_7;
wire ff_vram_address_13_7;
wire n1061_11;
wire n1064_11;
wire n1064_12;
wire n391_6;
wire n959_41;
wire n960_39;
wire n962_39;
wire n964_37;
wire n965_44;
wire n1061_12;
wire n1061_13;
wire n1064_14;
wire n1064_15;
wire n1064_16;
wire n1061_14;
wire n1061_15;
wire n1061_16;
wire n1061_17;
wire n1795_5;
wire n202_6;
wire n201_6;
wire n381_6;
wire n380_6;
wire n1680_6;
wire n1750_5;
wire n1721_6;
wire n1653_6;
wire n1646_6;
wire n1756_5;
wire n1729_5;
wire n1670_5;
wire n1656_6;
wire n1745_6;
wire n1697_5;
wire n1639_6;
wire n1064_18;
wire n960_41;
wire n47_8;
wire n254_10;
wire n255_11;
wire n923_14;
wire ff_port0;
wire ff_port2;
wire ff_port3;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire ff_color_palette_g_phase;
wire n966_31;
wire n966_33;
wire n966_35;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n966_s30 (
    .F(n966_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s30.INIT=8'hCA;
  LUT3 n966_s31 (
    .F(n966_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s31.INIT=8'hCA;
  LUT4 n1515_s1 (
    .F(n1515_4),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port1) 
);
defparam n1515_s1.INIT=16'h4000;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_4),
    .I1(ff_bus_wdata[7]),
    .I2(n1515_4) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1515_4) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1515_4) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1515_4) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1515_4) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1515_4) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1515_4) 
);
defparam n128_s0.INIT=8'hAC;
  LUT4 n200_s0 (
    .F(n200_3),
    .I0(w_register_data[5]),
    .I1(n200_4),
    .I2(ff_register_pointer[5]),
    .I3(n96_4) 
);
defparam n200_s0.INIT=16'h3CAA;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(n201_6),
    .I2(ff_register_pointer[4]),
    .I3(n96_4) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT4 n202_s0 (
    .F(n202_3),
    .I0(w_register_data[3]),
    .I1(n202_6),
    .I2(ff_register_pointer[3]),
    .I3(n96_4) 
);
defparam n202_s0.INIT=16'h3CAA;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n203_4),
    .I3(n96_4) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_4) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_4) 
);
defparam n205_s0.INIT=8'h3A;
  LUT4 n219_s0 (
    .F(n219_3),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port0) 
);
defparam n219_s0.INIT=16'h4000;
  LUT4 n377_s0 (
    .F(n377_3),
    .I0(ff_bus_wdata[5]),
    .I1(n377_4),
    .I2(w_cpu_vram_address[13]),
    .I3(w_pulse2) 
);
defparam n377_s0.INIT=16'h3CAA;
  LUT4 n378_s0 (
    .F(n378_3),
    .I0(ff_bus_wdata[4]),
    .I1(n378_4),
    .I2(w_cpu_vram_address[12]),
    .I3(w_pulse2) 
);
defparam n378_s0.INIT=16'h3CAA;
  LUT4 n379_s0 (
    .F(n379_3),
    .I0(ff_bus_wdata[3]),
    .I1(w_cpu_vram_address[11]),
    .I2(n379_4),
    .I3(w_pulse2) 
);
defparam n379_s0.INIT=16'h3CAA;
  LUT4 n380_s0 (
    .F(n380_3),
    .I0(ff_bus_wdata[2]),
    .I1(n380_6),
    .I2(w_cpu_vram_address[10]),
    .I3(w_pulse2) 
);
defparam n380_s0.INIT=16'h3CAA;
  LUT4 n381_s0 (
    .F(n381_3),
    .I0(ff_bus_wdata[1]),
    .I1(n381_6),
    .I2(w_cpu_vram_address[9]),
    .I3(w_pulse2) 
);
defparam n381_s0.INIT=16'h3CAA;
  LUT4 n382_s0 (
    .F(n382_3),
    .I0(ff_bus_wdata[0]),
    .I1(w_cpu_vram_address[8]),
    .I2(n382_4),
    .I3(w_pulse2) 
);
defparam n382_s0.INIT=16'h3CAA;
  LUT4 n383_s0 (
    .F(n383_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n383_4),
    .I3(w_pulse2) 
);
defparam n383_s0.INIT=16'h3CAA;
  LUT4 n384_s0 (
    .F(n384_3),
    .I0(w_register_data[6]),
    .I1(n384_4),
    .I2(w_cpu_vram_address[6]),
    .I3(w_pulse2) 
);
defparam n384_s0.INIT=16'h3CAA;
  LUT4 n385_s0 (
    .F(n385_3),
    .I0(w_register_data[5]),
    .I1(n385_4),
    .I2(w_cpu_vram_address[5]),
    .I3(w_pulse2) 
);
defparam n385_s0.INIT=16'h3CAA;
  LUT4 n386_s0 (
    .F(n386_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n386_4),
    .I3(w_pulse2) 
);
defparam n386_s0.INIT=16'h3CAA;
  LUT4 n387_s0 (
    .F(n387_3),
    .I0(w_register_data[3]),
    .I1(n387_4),
    .I2(w_cpu_vram_address[3]),
    .I3(w_pulse2) 
);
defparam n387_s0.INIT=16'h3CAA;
  LUT4 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[2]),
    .I1(n388_4),
    .I2(w_cpu_vram_address[2]),
    .I3(w_pulse2) 
);
defparam n388_s0.INIT=16'h3CAA;
  LUT4 n389_s0 (
    .F(n389_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n389_s0.INIT=16'h3CAA;
  LUT3 n390_s0 (
    .F(n390_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n390_s0.INIT=8'h5C;
  LUT4 n1636_s0 (
    .F(n1636_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1636_4) 
);
defparam n1636_s0.INIT=16'h0100;
  LUT4 n391_s0 (
    .F(n391_3),
    .I0(n391_4),
    .I1(w_cpu_vram_address[16]),
    .I2(n391_5),
    .I3(w_pulse2) 
);
defparam n391_s0.INIT=16'h3CAA;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(w_register_data[1]),
    .I1(ff_vram_type),
    .I2(n392_4),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'hF088;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(w_register_data[0]),
    .I1(ff_vram_type),
    .I2(n393_4),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'hF088;
  LUT4 n1664_s0 (
    .F(n1664_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1636_4) 
);
defparam n1664_s0.INIT=16'h1000;
  LUT4 n1672_s0 (
    .F(n1672_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1636_4) 
);
defparam n1672_s0.INIT=16'h4000;
  LUT4 n1686_s0 (
    .F(n1686_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1636_4) 
);
defparam n1686_s0.INIT=16'h8000;
  LUT4 n1694_s0 (
    .F(n1694_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1653_4) 
);
defparam n1694_s0.INIT=16'h0100;
  LUT4 n1701_s0 (
    .F(n1701_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1653_4) 
);
defparam n1701_s0.INIT=16'h1000;
  LUT4 n1709_s0 (
    .F(n1709_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1653_4) 
);
defparam n1709_s0.INIT=16'h4000;
  LUT4 n1717_s0 (
    .F(n1717_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1653_4) 
);
defparam n1717_s0.INIT=16'h8000;
  LUT4 n1737_s0 (
    .F(n1737_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1721_4) 
);
defparam n1737_s0.INIT=16'h8000;
  LUT4 n879_s0 (
    .F(n879_3),
    .I0(w_register_write),
    .I1(n881_3),
    .I2(w_palette_valid),
    .I3(n879_4) 
);
defparam n879_s0.INIT=16'hFF10;
  LUT4 n881_s0 (
    .F(n881_3),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port2) 
);
defparam n881_s0.INIT=16'h4000;
  LUT4 n919_s0 (
    .F(n919_3),
    .I0(w_register_data[3]),
    .I1(n919_4),
    .I2(w_palette_num[3]),
    .I3(w_register_write) 
);
defparam n919_s0.INIT=16'hAA3C;
  LUT4 n920_s0 (
    .F(n920_3),
    .I0(w_register_data[2]),
    .I1(n920_4),
    .I2(w_palette_num[2]),
    .I3(w_register_write) 
);
defparam n920_s0.INIT=16'hAA3C;
  LUT4 n921_s0 (
    .F(n921_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n921_s0.INIT=16'hAA3C;
  LUT3 n922_s0 (
    .F(n922_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n922_s0.INIT=8'hC5;
  LUT4 n1004_s0 (
    .F(n1004_3),
    .I0(n1004_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1004_s0.INIT=16'hF044;
  LUT4 n1005_s0 (
    .F(n1005_3),
    .I0(n1005_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1005_s0.INIT=16'hF044;
  LUT4 n1006_s0 (
    .F(n1006_3),
    .I0(n1006_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1006_s0.INIT=16'hF044;
  LUT4 n1007_s0 (
    .F(n1007_3),
    .I0(n1007_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1007_s0.INIT=16'hF044;
  LUT4 n1008_s0 (
    .F(n1008_3),
    .I0(n1008_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1008_s0.INIT=16'hF044;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1009_s0.INIT=16'hF044;
  LUT4 n1010_s0 (
    .F(n1010_3),
    .I0(n1010_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1010_s0.INIT=16'hF044;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1011_s0.INIT=16'hF044;
  LUT3 n1521_s1 (
    .F(n1521_4),
    .I0(n96_4),
    .I1(ff_2nd_access),
    .I2(n1515_4) 
);
defparam n1521_s1.INIT=8'h3A;
  LUT3 n1541_s0 (
    .F(n1541_3),
    .I0(n96_4),
    .I1(n1639_4),
    .I2(n1721_4) 
);
defparam n1541_s0.INIT=8'h40;
  LUT4 n959_s23 (
    .F(n959_37),
    .I0(n959_38),
    .I1(w_sprite_collision_y[7]),
    .I2(n959_39),
    .I3(n959_40) 
);
defparam n959_s23.INIT=16'h0D00;
  LUT4 n960_s22 (
    .F(n960_36),
    .I0(n959_38),
    .I1(w_sprite_collision_y[6]),
    .I2(n960_41),
    .I3(n960_38) 
);
defparam n960_s22.INIT=16'h0D00;
  LUT4 n961_s22 (
    .F(n961_38),
    .I0(n959_38),
    .I1(w_sprite_collision_y[5]),
    .I2(n961_39),
    .I3(n961_40) 
);
defparam n961_s22.INIT=16'h0D00;
  LUT4 n962_s21 (
    .F(n962_35),
    .I0(ff_status_register_pointer[1]),
    .I1(n962_36),
    .I2(n962_37),
    .I3(n962_38) 
);
defparam n962_s21.INIT=16'h2F00;
  LUT4 n963_s23 (
    .F(n963_39),
    .I0(n959_38),
    .I1(w_sprite_collision_y[3]),
    .I2(n963_40),
    .I3(n963_41) 
);
defparam n963_s23.INIT=16'h0D00;
  LUT4 n964_s20 (
    .F(n964_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n964_s20.INIT=16'hC1CE;
  LUT3 n964_s21 (
    .F(n964_34),
    .I0(n964_35),
    .I1(n964_36),
    .I2(ff_status_register_pointer[3]) 
);
defparam n964_s21.INIT=8'h35;
  LUT4 n965_s23 (
    .F(n965_41),
    .I0(w_status_border_position[1]),
    .I1(n965_42),
    .I2(ff_status_register_pointer[3]),
    .I3(n965_43) 
);
defparam n965_s23.INIT=16'hB0BB;
  LUT3 n966_s33 (
    .F(n966_37),
    .I0(w_status_command_execute),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s33.INIT=8'hCA;
  LUT4 n966_s25 (
    .F(n966_39),
    .I0(ff_status_register_pointer[1]),
    .I1(n966_42),
    .I2(n966_35),
    .I3(ff_status_register_pointer[3]) 
);
defparam n966_s25.INIT=16'hBBF0;
  LUT4 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(ff_color_palette_g_phase),
    .I3(n881_3) 
);
defparam ff_palette_g_2_s2.INIT=16'h4000;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1515_4),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_4),
    .I1(ff_2nd_access),
    .I2(n1515_4) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT4 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(n1639_4),
    .I1(n1721_4),
    .I2(ff_not_increment),
    .I3(n96_4) 
);
defparam ff_register_pointer_5_s3.INIT=16'h0F88;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(ff_vram_valid_7),
    .I1(ff_vram_valid_8),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s3.INIT=16'h000E;
  LUT3 ff_vram_write_s3 (
    .F(ff_vram_write_6),
    .I0(w_pulse2),
    .I1(w_cpu_vram_rdata_en),
    .I2(ff_vram_valid_7) 
);
defparam ff_vram_write_s3.INIT=8'h10;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(n1653_4),
    .I1(n1680_4),
    .I2(ff_vram_address_16_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_16_s3.INIT=16'hF088;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n881_3),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT4 n1061_s3 (
    .F(n1061_8),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[4]),
    .I2(n1061_11),
    .I3(n1061_10) 
);
defparam n1061_s3.INIT=16'h80FF;
  LUT4 n1064_s3 (
    .F(n1064_8),
    .I0(ff_transfer_ready_17),
    .I1(n1064_11),
    .I2(n1064_12),
    .I3(n1064_10) 
);
defparam n1064_s3.INIT=16'h40FF;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_3) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_3) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_3) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_3) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_3) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_3) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_3) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_3) 
);
defparam n223_s1.INIT=4'h8;
  LUT2 n966_s32 (
    .F(n966_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n966_s32.INIT=4'h8;
  LUT3 n1061_s4 (
    .F(n1061_10),
    .I0(ff_transfer_ready_17),
    .I1(ff_frame_interrupt_enable),
    .I2(n1177_7) 
);
defparam n1061_s4.INIT=8'hE0;
  LUT3 n1064_s4 (
    .F(n1064_10),
    .I0(ff_line_interrupt_enable),
    .I1(n1064_18),
    .I2(ff_transfer_ready_17) 
);
defparam n1064_s4.INIT=8'h3A;
  LUT3 n1012_s1 (
    .F(n1012_6),
    .I0(ff_port0),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1012_s1.INIT=8'hF4;
  LUT4 n96_s1 (
    .F(n96_4),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port3) 
);
defparam n96_s1.INIT=16'h4000;
  LUT4 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(ff_register_pointer[3]),
    .I2(ff_register_pointer[2]),
    .I3(n203_4) 
);
defparam n200_s1.INIT=16'h8000;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT3 n377_s1 (
    .F(n377_4),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[11]),
    .I2(n379_4) 
);
defparam n377_s1.INIT=8'h80;
  LUT2 n378_s1 (
    .F(n378_4),
    .I0(w_cpu_vram_address[11]),
    .I1(n379_4) 
);
defparam n378_s1.INIT=4'h8;
  LUT4 n379_s1 (
    .F(n379_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_cpu_vram_address[8]),
    .I3(n382_4) 
);
defparam n379_s1.INIT=16'h8000;
  LUT2 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n383_4) 
);
defparam n382_s1.INIT=4'h8;
  LUT4 n383_s1 (
    .F(n383_4),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]),
    .I3(n386_4) 
);
defparam n383_s1.INIT=16'h8000;
  LUT3 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n386_4) 
);
defparam n384_s1.INIT=8'h80;
  LUT2 n385_s1 (
    .F(n385_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n386_4) 
);
defparam n385_s1.INIT=4'h8;
  LUT4 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n386_s1.INIT=16'h8000;
  LUT3 n387_s1 (
    .F(n387_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[2]),
    .I2(w_cpu_vram_address[1]) 
);
defparam n387_s1.INIT=8'h80;
  LUT2 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n388_s1.INIT=4'h8;
  LUT4 n1636_s1 (
    .F(n1636_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1636_s1.INIT=16'h0100;
  LUT2 n391_s1 (
    .F(n391_4),
    .I0(w_register_data[2]),
    .I1(ff_vram_type) 
);
defparam n391_s1.INIT=4'h8;
  LUT4 n391_s2 (
    .F(n391_5),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[14]),
    .I2(n379_4),
    .I3(n391_6) 
);
defparam n391_s2.INIT=16'h8000;
  LUT4 n392_s1 (
    .F(n392_4),
    .I0(w_cpu_vram_address[14]),
    .I1(n379_4),
    .I2(n391_6),
    .I3(w_cpu_vram_address[15]) 
);
defparam n392_s1.INIT=16'h7F80;
  LUT3 n393_s1 (
    .F(n393_4),
    .I0(n379_4),
    .I1(n391_6),
    .I2(w_cpu_vram_address[14]) 
);
defparam n393_s1.INIT=8'h78;
  LUT3 n1639_s1 (
    .F(n1639_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1639_s1.INIT=8'h10;
  LUT3 n1646_s1 (
    .F(n1646_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]) 
);
defparam n1646_s1.INIT=8'h10;
  LUT4 n1653_s1 (
    .F(n1653_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1653_s1.INIT=16'h1000;
  LUT3 n1656_s1 (
    .F(n1656_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]) 
);
defparam n1656_s1.INIT=8'h40;
  LUT3 n1680_s1 (
    .F(n1680_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1680_s1.INIT=8'h40;
  LUT4 n1721_s1 (
    .F(n1721_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1721_s1.INIT=16'h1000;
  LUT4 n1745_s1 (
    .F(n1745_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1745_s1.INIT=16'h4000;
  LUT4 n879_s1 (
    .F(n879_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1721_4) 
);
defparam n879_s1.INIT=16'h0100;
  LUT3 n919_s1 (
    .F(n919_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[2]),
    .I2(w_palette_num[1]) 
);
defparam n919_s1.INIT=8'h80;
  LUT2 n920_s1 (
    .F(n920_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n920_s1.INIT=4'h8;
  LUT3 n1004_s1 (
    .F(n1004_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1004_s1.INIT=8'h10;
  LUT3 n1004_s2 (
    .F(n1004_5),
    .I0(ff_busy),
    .I1(ff_bus_write),
    .I2(ff_bus_valid) 
);
defparam n1004_s2.INIT=8'h10;
  LUT3 n1005_s1 (
    .F(n1005_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1005_s1.INIT=8'h10;
  LUT3 n1006_s1 (
    .F(n1006_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1006_s1.INIT=8'h10;
  LUT3 n1007_s1 (
    .F(n1007_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1007_s1.INIT=8'h10;
  LUT3 n1008_s1 (
    .F(n1008_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1008_s1.INIT=8'h10;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1009_s1.INIT=8'h10;
  LUT3 n1010_s1 (
    .F(n1010_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1010_s1.INIT=8'h10;
  LUT3 n1011_s1 (
    .F(n1011_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1011_s1.INIT=8'h10;
  LUT4 n959_s24 (
    .F(n959_38),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n959_s24.INIT=16'h1000;
  LUT4 n959_s25 (
    .F(n959_39),
    .I0(ff_frame_interrupt),
    .I1(n959_41),
    .I2(ff_status_register_pointer[1]),
    .I3(n962_37) 
);
defparam n959_s25.INIT=16'hC700;
  LUT4 n959_s26 (
    .F(n959_40),
    .I0(w_status_color[7]),
    .I1(ff_transfer_ready_8),
    .I2(w_status_border_position[7]),
    .I3(n965_42) 
);
defparam n959_s26.INIT=16'hB0BB;
  LUT4 n960_s24 (
    .F(n960_38),
    .I0(w_status_color[6]),
    .I1(ff_transfer_ready_8),
    .I2(w_status_border_position[6]),
    .I3(n965_42) 
);
defparam n960_s24.INIT=16'hB0BB;
  LUT4 n961_s23 (
    .F(n961_39),
    .I0(ff_status_register_pointer[1]),
    .I1(w_sprite_collision_x[5]),
    .I2(ff_status_register_pointer[0]),
    .I3(n962_37) 
);
defparam n961_s23.INIT=16'h7F00;
  LUT4 n961_s24 (
    .F(n961_40),
    .I0(w_status_color[5]),
    .I1(ff_transfer_ready_8),
    .I2(w_status_border_position[5]),
    .I3(n965_42) 
);
defparam n961_s24.INIT=16'hB0BB;
  LUT3 n962_s22 (
    .F(n962_36),
    .I0(w_status_border_detect),
    .I1(w_sprite_collision_x[4]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n962_s22.INIT=8'h35;
  LUT2 n962_s23 (
    .F(n962_37),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]) 
);
defparam n962_s23.INIT=4'h1;
  LUT3 n962_s24 (
    .F(n962_38),
    .I0(n959_38),
    .I1(w_sprite_collision_y[4]),
    .I2(n962_39) 
);
defparam n962_s24.INIT=8'hD0;
  LUT4 n963_s24 (
    .F(n963_40),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(n962_37) 
);
defparam n963_s24.INIT=16'h4F00;
  LUT4 n963_s25 (
    .F(n963_41),
    .I0(w_status_color[3]),
    .I1(ff_transfer_ready_8),
    .I2(w_status_border_position[3]),
    .I3(n965_42) 
);
defparam n963_s25.INIT=16'hB0BB;
  LUT4 n964_s22 (
    .F(n964_35),
    .I0(ff_status_register_pointer[1]),
    .I1(w_sprite_collision_x[2]),
    .I2(n964_37),
    .I3(ff_status_register_pointer[2]) 
);
defparam n964_s22.INIT=16'hF077;
  LUT3 n964_s23 (
    .F(n964_36),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(w_status_border_position[2]) 
);
defparam n964_s23.INIT=8'h01;
  LUT4 n965_s24 (
    .F(n965_42),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n965_s24.INIT=16'h0100;
  LUT4 n965_s25 (
    .F(n965_43),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(n965_44) 
);
defparam n965_s25.INIT=16'hF43F;
  LUT4 n966_s27 (
    .F(n966_42),
    .I0(w_status_border_position[0]),
    .I1(w_status_border_position[8]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n966_s27.INIT=16'h0305;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_busy),
    .I1(w_pulse1),
    .I2(ff_bus_valid),
    .I3(ff_port0) 
);
defparam ff_vram_valid_s4.INIT=16'h1000;
  LUT3 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n185_5) 
);
defparam ff_vram_valid_s5.INIT=8'h10;
  LUT3 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(ff_vram_type) 
);
defparam ff_vram_address_16_s4.INIT=8'hE0;
  LUT3 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(n1680_4),
    .I1(n1653_4),
    .I2(n1515_4) 
);
defparam ff_vram_address_13_s4.INIT=8'h70;
  LUT3 n1061_s5 (
    .F(n1061_11),
    .I0(ff_transfer_ready_17),
    .I1(n1061_12),
    .I2(n1061_13) 
);
defparam n1061_s5.INIT=8'h40;
  LUT4 n1064_s5 (
    .F(n1064_11),
    .I0(w_screen_pos_y[6]),
    .I1(reg_interrupt_line[6]),
    .I2(n1064_14),
    .I3(ff_v_active_8) 
);
defparam n1064_s5.INIT=16'h9000;
  LUT4 n1064_s6 (
    .F(n1064_12),
    .I0(w_screen_pos_y[3]),
    .I1(reg_interrupt_line[3]),
    .I2(n1064_15),
    .I3(n1064_16) 
);
defparam n1064_s6.INIT=16'h9000;
  LUT3 n391_s3 (
    .F(n391_6),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[12]),
    .I2(w_cpu_vram_address[11]) 
);
defparam n391_s3.INIT=8'h80;
  LUT4 n959_s27 (
    .F(n959_41),
    .I0(w_status_transfer_ready),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n959_s27.INIT=16'h305F;
  LUT4 n960_s25 (
    .F(n960_39),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s25.INIT=16'h3FF5;
  LUT4 n962_s25 (
    .F(n962_39),
    .I0(w_status_color[4]),
    .I1(ff_transfer_ready_8),
    .I2(w_status_border_position[4]),
    .I3(n965_42) 
);
defparam n962_s25.INIT=16'hB0BB;
  LUT3 n964_s24 (
    .F(n964_37),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n964_s24.INIT=8'h35;
  LUT4 n965_s26 (
    .F(n965_44),
    .I0(w_status_color[1]),
    .I1(w_sprite_collision_x[1]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n965_s26.INIT=16'h5F30;
  LUT4 n1061_s6 (
    .F(n1061_12),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(n1061_14),
    .I3(ff_v_active_8) 
);
defparam n1061_s6.INIT=16'h1000;
  LUT4 n1061_s7 (
    .F(n1061_13),
    .I0(ff_half_count[2]),
    .I1(w_screen_pos_y[7]),
    .I2(n1061_15),
    .I3(n1061_16) 
);
defparam n1061_s7.INIT=16'h4000;
  LUT4 n1064_s8 (
    .F(n1064_14),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam n1064_s8.INIT=16'h9009;
  LUT4 n1064_s9 (
    .F(n1064_15),
    .I0(w_screen_pos_y[1]),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam n1064_s9.INIT=16'h9009;
  LUT4 n1064_s10 (
    .F(n1064_16),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[2]),
    .I3(reg_interrupt_line[2]) 
);
defparam n1064_s10.INIT=16'h9009;
  LUT4 n1061_s8 (
    .F(n1061_14),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[7]) 
);
defparam n1061_s8.INIT=16'h0100;
  LUT4 n1061_s9 (
    .F(n1061_15),
    .I0(ff_half_count[9]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[12]) 
);
defparam n1061_s9.INIT=16'h0001;
  LUT4 n1061_s10 (
    .F(n1061_16),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(n1061_17),
    .I3(w_screen_pos_y[6]) 
);
defparam n1061_s10.INIT=16'h1000;
  LUT4 n1061_s11 (
    .F(n1061_17),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[3]),
    .I3(ff_half_count[6]) 
);
defparam n1061_s11.INIT=16'h1000;
  LUT4 n1795_s1 (
    .F(n1795_5),
    .I0(ff_reset_n2_1),
    .I1(n881_3),
    .I2(w_register_write),
    .I3(ff_color_palette_g_phase) 
);
defparam n1795_s1.INIT=16'h0008;
  LUT3 n202_s2 (
    .F(n202_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]) 
);
defparam n202_s2.INIT=8'h80;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s2.INIT=16'h8000;
  LUT3 n381_s2 (
    .F(n381_6),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n383_4) 
);
defparam n381_s2.INIT=8'h80;
  LUT4 n380_s2 (
    .F(n380_6),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[7]),
    .I3(n383_4) 
);
defparam n380_s2.INIT=16'h8000;
  LUT4 n1680_s2 (
    .F(n1680_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1680_s2.INIT=16'h2000;
  LUT4 n1750_s1 (
    .F(n1750_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1745_4) 
);
defparam n1750_s1.INIT=16'h1000;
  LUT4 n1721_s2 (
    .F(n1721_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1721_4) 
);
defparam n1721_s2.INIT=16'h1000;
  LUT4 n1653_s2 (
    .F(n1653_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1653_4) 
);
defparam n1653_s2.INIT=16'h1000;
  LUT4 n1646_s2 (
    .F(n1646_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1646_s2.INIT=16'h0200;
  LUT4 n1756_s1 (
    .F(n1756_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1745_4) 
);
defparam n1756_s1.INIT=16'h4000;
  LUT4 n1729_s1 (
    .F(n1729_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1721_4) 
);
defparam n1729_s1.INIT=16'h4000;
  LUT4 n1670_s1 (
    .F(n1670_5),
    .I0(n1653_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1670_s1.INIT=16'h2000;
  LUT4 n1656_s2 (
    .F(n1656_6),
    .I0(n1636_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1656_s2.INIT=16'h2000;
  LUT4 n1745_s2 (
    .F(n1745_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1745_4) 
);
defparam n1745_s2.INIT=16'h1000;
  LUT4 n1697_s1 (
    .F(n1697_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1653_4) 
);
defparam n1697_s1.INIT=16'h1000;
  LUT4 n1639_s2 (
    .F(n1639_6),
    .I0(n1636_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1639_s2.INIT=16'h0200;
  LUT4 n1064_s11 (
    .F(n1064_18),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n1064_s11.INIT=16'h0004;
  LUT3 n960_s26 (
    .F(n960_41),
    .I0(n960_39),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]) 
);
defparam n960_s26.INIT=8'h02;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_7),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n255_s5 (
    .F(n255_11),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(ff_vram_valid_8),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n255_s5.INIT=16'hFF40;
  LUT4 n923_s8 (
    .F(n923_14),
    .I0(n881_3),
    .I1(w_register_write),
    .I2(n879_4),
    .I3(ff_color_palette_g_phase) 
);
defparam n923_s8.INIT=16'h0D32;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1541_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_3),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1670_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1670_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1694_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1694_3),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1694_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_7_s0 (
    .Q(reg_text_back_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_6_s0 (
    .Q(reg_text_back_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_5_s0 (
    .Q(reg_text_back_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_4_s0 (
    .Q(reg_text_back_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_3_s0 (
    .Q(reg_text_back_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_2_s0 (
    .Q(reg_text_back_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_1_s0 (
    .Q(reg_text_back_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_0_s0 (
    .Q(reg_text_back_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_yjk_mode_s0 (
    .Q(reg_yjk_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_yae_mode_s0 (
    .Q(reg_yae_mode),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n881_3),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n959_37),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n960_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n961_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n962_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n963_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n965_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n966_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1012_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1004_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1005_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1006_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1007_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1008_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1009_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1010_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1011_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1515_4),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n377_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n378_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n379_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n380_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n919_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n920_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n921_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n922_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1061_10),
    .CLK(clk85m),
    .CE(n1061_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1064_10),
    .CLK(clk85m),
    .CE(n1064_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n964_32),
    .CLK(clk85m),
    .SET(n964_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_vram_address_inc_s4 (
    .Q(w_pulse2),
    .D(n255_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s4.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n923_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n966_s29 (
    .O(n966_31),
    .I0(n966_28),
    .I1(n966_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n966_s28 (
    .O(n966_33),
    .I0(n966_41),
    .I1(n966_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n966_s23 (
    .O(n966_35),
    .I0(n966_33),
    .I1(n966_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_50hz_mode,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  ff_v_active_8,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y,
  ff_blink_base
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_50hz_mode;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output ff_v_active_8;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [7:0] w_screen_pos_y;
output [0:0] ff_blink_base;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire n423_7;
wire n422_7;
wire n421_7;
wire n420_7;
wire n387_7;
wire n386_7;
wire n385_7;
wire n164_8;
wire n163_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n156_7;
wire n155_7;
wire n103_7;
wire n100_7;
wire n96_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n309_11;
wire n443_7;
wire w_h_count_end_12;
wire n138_4;
wire n379_4;
wire n264_4;
wire n264_5;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n423_8;
wire n423_9;
wire n422_8;
wire n421_8;
wire n420_8;
wire n420_9;
wire n162_8;
wire n159_8;
wire n157_8;
wire n155_8;
wire n102_8;
wire n101_8;
wire n99_8;
wire n98_8;
wire n97_8;
wire n94_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_15;
wire n138_5;
wire n379_5;
wire n379_6;
wire n264_6;
wire ff_v_active_7;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire ff_interleaving_page_11;
wire n421_9;
wire n379_7;
wire n379_8;
wire n379_9;
wire ff_v_active_9;
wire n379_10;
wire ff_v_active_11;
wire n157_10;
wire n160_10;
wire n162_10;
wire n54_10;
wire n95_10;
wire n97_10;
wire n58_10;
wire n59_9;
wire ff_interleaving_page_13;
wire ff_blink_counter_3_14;
wire n94_10;
wire n95_12;
wire n98_10;
wire n99_10;
wire n101_10;
wire n102_10;
wire n104_9;
wire n105_9;
wire n222_7;
wire n379_12;
wire n56_10;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:1] ff_blink_base_0;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [9:8] w_screen_pos_y_0;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(n138_4) 
);
defparam n138_s0.INIT=8'h10;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(n264_4),
    .I1(w_screen_pos_y[2]),
    .I2(w_screen_pos_y[3]),
    .I3(n264_5) 
);
defparam n264_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(ff_v_active_11),
    .I1(n379_4),
    .I2(n264_3),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n423_s2 (
    .F(n423_7),
    .I0(n423_8),
    .I1(n423_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n423_s2.INIT=16'h0007;
  LUT4 n422_s2 (
    .F(n422_7),
    .I0(n422_8),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[0]) 
);
defparam n422_s2.INIT=16'h1001;
  LUT2 n421_s2 (
    .F(n421_7),
    .I0(ff_blink_counter_3_10),
    .I1(n421_8) 
);
defparam n421_s2.INIT=4'h1;
  LUT4 n420_s2 (
    .F(n420_7),
    .I0(n420_8),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[3]),
    .I3(n420_9) 
);
defparam n420_s2.INIT=16'h0130;
  LUT4 n387_s2 (
    .F(n387_7),
    .I0(ff_blink_base_0[3]),
    .I1(ff_blink_base_0[2]),
    .I2(ff_blink_base_0[1]),
    .I3(ff_blink_base[0]) 
);
defparam n387_s2.INIT=16'h0DF0;
  LUT3 n386_s2 (
    .F(n386_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]) 
);
defparam n386_s2.INIT=8'h78;
  LUT4 n385_s2 (
    .F(n385_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]),
    .I3(ff_blink_base_0[3]) 
);
defparam n385_s2.INIT=16'h7D80;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(w_v_count[0]),
    .I1(n379_4) 
);
defparam n164_s3.INIT=4'h1;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n379_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n162_8),
    .I2(n379_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n379_4),
    .I1(n160_10),
    .I2(w_v_count[4]) 
);
defparam n160_s2.INIT=8'h14;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(n379_4),
    .I1(w_v_count[5]),
    .I2(n159_8) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n379_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT3 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[7]),
    .I1(n157_8),
    .I2(w_v_count[8]) 
);
defparam n156_s2.INIT=8'h78;
  LUT3 n155_s2 (
    .F(n155_7),
    .I0(n379_4),
    .I1(n155_8),
    .I2(w_v_count[9]) 
);
defparam n155_s2.INIT=8'h14;
  LUT4 n103_s2 (
    .F(n103_7),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(n78_3),
    .I3(ff_half_count[2]) 
);
defparam n103_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(ff_half_count[4]),
    .I1(n101_8),
    .I2(n78_3),
    .I3(ff_half_count[5]) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(ff_half_count[11]),
    .I1(n94_8),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n58_10) 
);
defparam n58_s2.INIT=8'h14;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count[4]),
    .I1(n58_10),
    .I2(w_h_count_end),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h0708;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT3 n51_s2 (
    .F(n51_7),
    .I0(w_h_count_end),
    .I1(n51_8),
    .I2(w_h_count[11]) 
);
defparam n51_s2.INIT=8'h14;
  LUT4 n309_s6 (
    .F(n309_11),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n309_12) 
);
defparam n309_s6.INIT=16'h0001;
  LUT2 n443_s2 (
    .F(n443_7),
    .I0(ff_blink_counter_3_10),
    .I1(ff_interleaving_page) 
);
defparam n443_s2.INIT=4'hB;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n309_12),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=16'hFE01;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count_end_15),
    .I2(w_h_count[7]),
    .I3(w_h_count[9]) 
);
defparam w_h_count_end_s9.INIT=16'h4000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s10.INIT=8'h80;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s11.INIT=8'h40;
  LUT4 n138_s1 (
    .F(n138_4),
    .I0(w_h_count[0]),
    .I1(w_v_count[0]),
    .I2(n138_5),
    .I3(w_h_count_end_12) 
);
defparam n138_s1.INIT=16'h4000;
  LUT4 n379_s1 (
    .F(n379_4),
    .I0(n379_5),
    .I1(n379_6),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n379_s1.INIT=16'h0E00;
  LUT4 n264_s1 (
    .F(n264_4),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[6]),
    .I2(w_screen_pos_y_0[8]),
    .I3(w_screen_pos_y_0[9]) 
);
defparam n264_s1.INIT=16'h8000;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(n264_6),
    .I1(w_v_count[0]),
    .I2(w_screen_pos_y[0]),
    .I3(w_screen_pos_y[1]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base_0[1]),
    .I1(ff_blink_base_0[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base_0[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT4 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_blink_counter_3_11),
    .I3(ff_blink_counter_3_12) 
);
defparam ff_blink_counter_3_s5.INIT=16'h1000;
  LUT4 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_interleaving_page_10),
    .I1(ff_interleaving_page_11),
    .I2(n423_8),
    .I3(ff_blink_counter_3_9) 
);
defparam ff_interleaving_page_s4.INIT=16'h7000;
  LUT4 n423_s3 (
    .F(n423_8),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]),
    .I3(ff_blink_counter[3]) 
);
defparam n423_s3.INIT=16'h0001;
  LUT3 n423_s4 (
    .F(n423_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n423_s4.INIT=8'h35;
  LUT4 n422_s3 (
    .F(n422_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page),
    .I3(n423_8) 
);
defparam n422_s3.INIT=16'h3500;
  LUT4 n421_s3 (
    .F(n421_8),
    .I0(n421_9),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n421_s3.INIT=16'h03FE;
  LUT3 n420_s3 (
    .F(n420_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n420_s3.INIT=8'h53;
  LUT3 n420_s4 (
    .F(n420_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n420_s4.INIT=8'h01;
  LUT2 n162_s3 (
    .F(n162_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n162_s3.INIT=4'h8;
  LUT4 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]),
    .I3(n162_8) 
);
defparam n159_s3.INIT=16'h8000;
  LUT3 n157_s3 (
    .F(n157_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8) 
);
defparam n157_s3.INIT=8'h80;
  LUT3 n155_s3 (
    .F(n155_8),
    .I0(w_v_count[7]),
    .I1(w_v_count[8]),
    .I2(n157_8) 
);
defparam n155_s3.INIT=8'h80;
  LUT3 n102_s3 (
    .F(n102_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]) 
);
defparam n102_s3.INIT=8'h80;
  LUT4 n101_s3 (
    .F(n101_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]),
    .I3(ff_half_count[3]) 
);
defparam n101_s3.INIT=16'h8000;
  LUT3 n99_s3 (
    .F(n99_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(n101_8) 
);
defparam n99_s3.INIT=8'h80;
  LUT4 n98_s3 (
    .F(n98_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[6]),
    .I3(n101_8) 
);
defparam n98_s3.INIT=16'h8000;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_8) 
);
defparam n97_s3.INIT=4'h8;
  LUT4 n94_s3 (
    .F(n94_8),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[10]),
    .I3(n97_8) 
);
defparam n94_s3.INIT=16'h8000;
  LUT3 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]),
    .I2(n58_10) 
);
defparam n56_s3.INIT=8'h80;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT4 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]),
    .I3(n54_8) 
);
defparam n51_s3.INIT=16'h8000;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[10]),
    .I1(w_h_count[11]) 
);
defparam w_h_count_end_s12.INIT=4'h4;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[1]),
    .I1(w_h_count[5]),
    .I2(w_h_count[8]),
    .I3(w_h_count[4]) 
);
defparam n138_s2.INIT=16'h0100;
  LUT4 n379_s2 (
    .F(n379_5),
    .I0(reg_50hz_mode),
    .I1(n379_7),
    .I2(w_v_count[3]),
    .I3(n379_8) 
);
defparam n379_s2.INIT=16'h1000;
  LUT4 n379_s3 (
    .F(n379_6),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(n379_9) 
);
defparam n379_s3.INIT=16'hF800;
  LUT2 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[4]),
    .I1(w_screen_pos_y[7]) 
);
defparam n264_s3.INIT=4'h8;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(ff_v_active_9),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_212lines_mode) 
);
defparam ff_v_active_s4.INIT=16'h1004;
  LUT2 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y_0[8]),
    .I1(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s5.INIT=4'h1;
  LUT2 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s6.INIT=4'h1;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(n423_9),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s5.INIT=16'h3050;
  LUT4 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_11),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(n420_8),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s6.INIT=16'h3050;
  LUT4 n421_s4 (
    .F(n421_9),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_blink_counter[3]),
    .I3(ff_interleaving_page) 
);
defparam n421_s4.INIT=16'h0305;
  LUT4 n379_s4 (
    .F(n379_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n379_s4.INIT=16'hEFF7;
  LUT4 n379_s5 (
    .F(n379_8),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(w_v_count[7]) 
);
defparam n379_s5.INIT=16'h0001;
  LUT4 n379_s6 (
    .F(n379_9),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(w_v_count[3]),
    .I3(n379_10) 
);
defparam n379_s6.INIT=16'h0100;
  LUT3 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[2]),
    .I2(w_screen_pos_y[3]) 
);
defparam ff_v_active_s6.INIT=8'h7E;
  LUT4 n379_s7 (
    .F(n379_10),
    .I0(w_v_count[7]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(w_v_count[4]) 
);
defparam n379_s7.INIT=16'h4000;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_11),
    .I0(n264_5),
    .I1(ff_v_active_7),
    .I2(w_screen_pos_y_0[8]),
    .I3(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s7.INIT=16'h0008;
  LUT4 n157_s4 (
    .F(n157_10),
    .I0(w_v_count[7]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(n159_8) 
);
defparam n157_s4.INIT=16'h6AAA;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(n379_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n95_s4 (
    .F(n95_10),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n95_s4.INIT=16'h8000;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n97_s4.INIT=16'h1444;
  LUT4 n58_s4 (
    .F(n58_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n58_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 ff_interleaving_page_s7 (
    .F(ff_interleaving_page_13),
    .I0(w_h_count_end),
    .I1(n379_4),
    .I2(ff_interleaving_page_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_interleaving_page_s7.INIT=16'hFF80;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_14),
    .I0(ff_blink_counter_3_9),
    .I1(w_h_count_end),
    .I2(n379_4),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s8.INIT=16'hFF80;
  LUT4 n94_s4 (
    .F(n94_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[11]),
    .I3(n94_8) 
);
defparam n94_s4.INIT=16'h0770;
  LUT4 n95_s5 (
    .F(n95_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n95_10),
    .I3(ff_half_count[10]) 
);
defparam n95_s5.INIT=16'h0770;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n98_s4.INIT=16'h0770;
  LUT4 n99_s4 (
    .F(n99_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n99_8),
    .I3(ff_half_count[6]) 
);
defparam n99_s4.INIT=16'h0770;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_8) 
);
defparam n101_s4.INIT=16'h0770;
  LUT4 n102_s4 (
    .F(n102_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n102_8),
    .I3(ff_half_count[3]) 
);
defparam n102_s4.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(w_h_count_end),
    .I1(n379_4),
    .I2(ff_blink_base[0]) 
);
defparam n222_s3.INIT=8'h78;
  LUT2 n379_s8 (
    .F(n379_12),
    .I0(w_h_count_end),
    .I1(n379_4) 
);
defparam n379_s8.INIT=4'h8;
  LUT4 n56_s4 (
    .F(n56_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(n58_10) 
);
defparam n56_s4.INIT=16'h6AAA;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s0 (
    .Q(ff_blink_base_0[3]),
    .D(n385_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_2_s0 (
    .Q(ff_blink_base_0[2]),
    .D(n386_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_1_s0 (
    .Q(ff_blink_base_0[1]),
    .D(n387_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n420_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n421_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n422_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n423_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n443_7),
    .CLK(clk85m),
    .CE(ff_interleaving_page_13),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_blink_base_0_s1 (
    .Q(ff_blink_base[0]),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s1.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y_0[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y_0[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  reg_display_on,
  w_sprite_mode2_6,
  n440_5,
  w_screen_v_active,
  w_next_0_4,
  n878_18,
  reg_left_mask,
  w_sprite_mode2_4,
  w_sprite_mode2_5,
  ff_interleaving_page,
  reg_scroll_planes,
  n88_10,
  reg_interleaving_mode,
  w_sprite_mode2_7,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  w_pixel_pos_x_Z,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_pattern_name_table_base,
  w_pixel_pos_y_Z,
  reg_screen_mode,
  reg_text_back_color,
  reg_color_table_base,
  ff_blink_base,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  ff_state_1_7,
  n126_2,
  n551_30,
  w_screen_mode_3_3,
  n2015_4,
  n2015_5,
  n1490_5,
  n1471_30,
  n2015_6,
  n1471_33,
  ff_next_vram1_3_13,
  n744_19,
  n831_34,
  w_screen_mode_vram_address,
  w_screen_mode_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input w_sprite_mode2_6;
input n440_5;
input w_screen_v_active;
input w_next_0_4;
input n878_18;
input reg_left_mask;
input w_sprite_mode2_4;
input w_sprite_mode2_5;
input ff_interleaving_page;
input reg_scroll_planes;
input n88_10;
input reg_interleaving_mode;
input w_sprite_mode2_7;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [8:3] w_pixel_pos_x_Z;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [16:10] reg_pattern_name_table_base;
input [7:0] w_pixel_pos_y_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_text_back_color;
input [16:6] reg_color_table_base;
input [0:0] ff_blink_base;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output ff_state_1_7;
output n126_2;
output n551_30;
output w_screen_mode_3_3;
output n2015_4;
output n2015_5;
output n1490_5;
output n1471_30;
output n2015_6;
output n1471_33;
output ff_next_vram1_3_13;
output n744_19;
output n831_34;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
wire n823_2;
wire n824_2;
wire n825_2;
wire n826_2;
wire n803_6;
wire n803_7;
wire n804_6;
wire n804_7;
wire n805_6;
wire n805_7;
wire n806_6;
wire n806_7;
wire n807_6;
wire n807_7;
wire n808_6;
wire n808_7;
wire n809_6;
wire n809_7;
wire n810_6;
wire n810_7;
wire n839_28;
wire n840_28;
wire n841_28;
wire n842_28;
wire n1752_2;
wire n1490_4;
wire n1498_4;
wire n1499_4;
wire n1500_4;
wire n1501_4;
wire n1514_4;
wire n1515_4;
wire n1517_4;
wire n1522_4;
wire n1523_4;
wire n1525_4;
wire n1530_4;
wire n1751_3;
wire n1800_5;
wire n1801_4;
wire n1802_4;
wire n1803_4;
wire n827_29;
wire n828_29;
wire n829_29;
wire n830_29;
wire n831_22;
wire n832_22;
wire n833_22;
wire n834_22;
wire n835_30;
wire n836_29;
wire n837_29;
wire n838_29;
wire n851_25;
wire n852_25;
wire n853_25;
wire n854_25;
wire n855_26;
wire n856_24;
wire n857_24;
wire n858_24;
wire n1097_17;
wire n1098_16;
wire n1099_16;
wire n1100_16;
wire n1101_18;
wire n1102_18;
wire n1103_18;
wire n1104_18;
wire n1105_17;
wire n1106_17;
wire n1107_17;
wire n1108_17;
wire n1109_18;
wire n1110_17;
wire n1111_17;
wire n1112_17;
wire n1113_13;
wire n1114_13;
wire n1115_13;
wire n1116_13;
wire n1117_13;
wire n1118_13;
wire n1119_13;
wire n1120_13;
wire n1121_14;
wire n1122_14;
wire n1123_14;
wire n1124_14;
wire n1125_17;
wire n1126_15;
wire n1127_15;
wire n1128_15;
wire n1129_14;
wire n1130_14;
wire n1131_14;
wire n1132_14;
wire n1470_29;
wire n1471_29;
wire n1472_29;
wire n1473_29;
wire n1474_23;
wire n1475_23;
wire n1476_23;
wire n1477_23;
wire ff_next_vram6_7_7;
wire ff_next_vram6_3_8;
wire ff_screen_h_in_active_9;
wire n728_10;
wire n729_10;
wire n730_10;
wire n731_10;
wire n732_10;
wire n733_10;
wire n734_10;
wire n735_10;
wire n736_10;
wire n737_10;
wire n738_10;
wire n739_10;
wire n740_10;
wire n741_10;
wire n742_10;
wire n743_10;
wire n744_10;
wire ff_next_vram7_3_7;
wire ff_next_vram1_7_8;
wire ff_next_vram3_7_8;
wire ff_next_vram3_3_8;
wire ff_next_vram4_7_7;
wire ff_next_vram5_7_8;
wire ff_next_vram5_3_8;
wire ff_next_vram7_7_8;
wire ff_next_vram4_3_8;
wire n180_7;
wire n177_7;
wire n545_6;
wire n138_8;
wire n137_7;
wire n136_7;
wire n256_9;
wire w_screen_mode_3_4;
wire n1478_5;
wire n1478_6;
wire n1478_7;
wire n1479_5;
wire n1479_6;
wire n1480_5;
wire n1480_6;
wire n1481_5;
wire n1481_6;
wire n1482_5;
wire n1483_5;
wire n1484_5;
wire n1485_5;
wire n1486_5;
wire n1487_5;
wire n1488_5;
wire n1489_5;
wire n1490_6;
wire n1491_5;
wire n1492_5;
wire n1493_5;
wire n1494_5;
wire n1495_5;
wire n1496_5;
wire n1497_5;
wire n1498_6;
wire n1499_6;
wire n1500_6;
wire n1501_6;
wire n1502_5;
wire n1503_5;
wire n1504_5;
wire n1505_5;
wire n1506_5;
wire n1507_5;
wire n1508_5;
wire n1509_5;
wire n1510_5;
wire n1511_5;
wire n1512_5;
wire n1513_5;
wire n1514_5;
wire n1514_6;
wire n1515_5;
wire n1516_5;
wire n1517_6;
wire n1518_5;
wire n1519_5;
wire n1520_5;
wire n1521_5;
wire n1522_5;
wire n1522_6;
wire n1523_5;
wire n1523_6;
wire n1524_5;
wire n1525_5;
wire n1525_6;
wire n1526_5;
wire n1527_5;
wire n1528_5;
wire n1529_5;
wire n1530_5;
wire n1530_6;
wire n1531_5;
wire n1532_5;
wire n1533_5;
wire n1751_4;
wire n827_30;
wire n828_30;
wire n829_30;
wire n830_30;
wire n831_24;
wire n831_25;
wire n832_23;
wire n832_24;
wire n833_24;
wire n833_25;
wire n834_23;
wire n834_24;
wire n835_31;
wire n836_30;
wire n837_30;
wire n838_30;
wire n851_26;
wire n1097_18;
wire n1097_19;
wire n1097_20;
wire n1097_21;
wire n1098_17;
wire n1098_18;
wire n1098_19;
wire n1099_17;
wire n1099_18;
wire n1099_19;
wire n1100_17;
wire n1100_18;
wire n1100_19;
wire n1101_19;
wire n1101_20;
wire n1101_21;
wire n1102_19;
wire n1102_20;
wire n1102_21;
wire n1103_19;
wire n1103_20;
wire n1103_21;
wire n1104_19;
wire n1104_20;
wire n1104_21;
wire n1105_18;
wire n1105_19;
wire n1106_18;
wire n1106_19;
wire n1107_18;
wire n1107_19;
wire n1108_18;
wire n1108_19;
wire n1109_19;
wire n1110_18;
wire n1111_18;
wire n1112_18;
wire n1113_14;
wire n1113_15;
wire n1114_14;
wire n1115_14;
wire n1116_14;
wire n1117_14;
wire n1118_14;
wire n1119_14;
wire n1120_14;
wire n1121_15;
wire n1122_15;
wire n1123_15;
wire n1124_15;
wire n1470_31;
wire n1470_32;
wire n1471_32;
wire n1472_30;
wire n1473_30;
wire n1474_24;
wire n1475_24;
wire n1476_24;
wire n1477_24;
wire n1477_25;
wire ff_screen_h_in_active_10;
wire n728_11;
wire n728_12;
wire n728_13;
wire n729_11;
wire n729_12;
wire n729_13;
wire n730_11;
wire n730_12;
wire n730_13;
wire n731_11;
wire n731_12;
wire n731_13;
wire n732_11;
wire n732_12;
wire n732_13;
wire n733_11;
wire n733_12;
wire n733_13;
wire n733_14;
wire n734_11;
wire n734_12;
wire n734_14;
wire n735_11;
wire n735_12;
wire n735_13;
wire n736_11;
wire n736_12;
wire n736_13;
wire n736_14;
wire n737_11;
wire n737_12;
wire n737_13;
wire n737_14;
wire n738_11;
wire n738_12;
wire n738_13;
wire n739_11;
wire n739_12;
wire n739_13;
wire n740_11;
wire n740_12;
wire n740_13;
wire n741_11;
wire n741_12;
wire n741_13;
wire n742_11;
wire n742_12;
wire n742_13;
wire n743_11;
wire n743_12;
wire n744_11;
wire n744_13;
wire ff_next_vram1_7_9;
wire ff_next_vram1_7_10;
wire ff_next_vram2_7_9;
wire ff_next_vram3_7_9;
wire ff_next_vram3_7_10;
wire ff_next_vram3_3_9;
wire ff_next_vram5_7_9;
wire n182_8;
wire n179_8;
wire n178_8;
wire n545_7;
wire n545_8;
wire n545_9;
wire n138_9;
wire n256_10;
wire w_screen_mode_3_5;
wire n1478_8;
wire n1479_7;
wire n1480_7;
wire n1481_7;
wire n1482_7;
wire n1482_8;
wire n1483_7;
wire n1483_8;
wire n1484_6;
wire n1484_7;
wire n1485_6;
wire n1485_7;
wire n1486_6;
wire n1487_6;
wire n1488_6;
wire n1489_6;
wire n1490_7;
wire n1490_8;
wire n1491_6;
wire n1491_7;
wire n1492_6;
wire n1492_7;
wire n1493_6;
wire n1493_7;
wire n1494_6;
wire n1495_6;
wire n1496_6;
wire n1497_6;
wire n1498_7;
wire n1502_6;
wire n1503_6;
wire n1504_6;
wire n1505_6;
wire n1506_6;
wire n1506_7;
wire n1507_6;
wire n1507_7;
wire n1508_6;
wire n1508_7;
wire n1509_6;
wire n1509_7;
wire n1510_6;
wire n1511_6;
wire n1512_6;
wire n1513_6;
wire n1514_7;
wire n1514_8;
wire n1514_9;
wire n1515_6;
wire n1515_7;
wire n1515_8;
wire n1516_6;
wire n1516_7;
wire n1517_8;
wire n1517_9;
wire n1517_10;
wire n1518_6;
wire n1519_6;
wire n1520_6;
wire n1521_6;
wire n1522_8;
wire n1523_8;
wire n1524_6;
wire n1524_7;
wire n1525_9;
wire n1526_6;
wire n1527_6;
wire n1528_6;
wire n1529_6;
wire n1531_6;
wire n1531_7;
wire n1532_6;
wire n1532_7;
wire n1533_6;
wire n827_31;
wire n828_31;
wire n829_31;
wire n830_31;
wire n831_26;
wire n831_27;
wire n831_29;
wire n832_25;
wire n832_26;
wire n833_26;
wire n834_25;
wire n835_32;
wire n836_31;
wire n837_31;
wire n838_31;
wire n1097_22;
wire n1097_23;
wire n1098_20;
wire n1099_20;
wire n1100_20;
wire n1101_22;
wire n1102_22;
wire n1103_22;
wire n1104_22;
wire n1105_20;
wire n1474_25;
wire n1475_25;
wire n1476_25;
wire n1477_26;
wire ff_pos_x_5_10;
wire ff_screen_h_in_active_11;
wire n728_15;
wire n728_16;
wire n729_14;
wire n729_15;
wire n730_15;
wire n731_15;
wire n732_14;
wire n732_15;
wire n732_16;
wire n732_17;
wire n733_15;
wire n733_16;
wire n733_17;
wire n733_18;
wire n734_15;
wire n734_16;
wire n734_17;
wire n734_18;
wire n735_14;
wire n735_15;
wire n735_16;
wire n735_17;
wire n736_15;
wire n736_16;
wire n737_15;
wire n737_16;
wire n738_14;
wire n738_15;
wire n738_16;
wire n738_17;
wire n739_14;
wire n740_14;
wire n740_15;
wire n740_16;
wire n740_17;
wire n741_14;
wire n741_15;
wire n741_16;
wire n741_17;
wire n742_14;
wire n743_14;
wire n744_14;
wire n744_15;
wire n744_16;
wire ff_next_vram1_7_11;
wire ff_next_vram1_7_12;
wire ff_next_vram5_7_10;
wire n545_10;
wire n256_11;
wire n256_12;
wire n1478_9;
wire n1479_9;
wire n1480_9;
wire n1481_9;
wire n1482_9;
wire n1483_9;
wire n1484_8;
wire n1485_8;
wire n1486_7;
wire n1487_7;
wire n1488_7;
wire n1489_7;
wire n1490_9;
wire n1494_7;
wire n1495_7;
wire n1496_7;
wire n1498_8;
wire n1502_7;
wire n1503_7;
wire n1504_7;
wire n1505_7;
wire n1506_8;
wire n1506_9;
wire n1507_8;
wire n1507_9;
wire n1508_8;
wire n1508_9;
wire n1509_8;
wire n1509_9;
wire n1510_7;
wire n1511_7;
wire n1512_7;
wire n1513_7;
wire n1516_8;
wire n1517_11;
wire n1518_7;
wire n1519_7;
wire n1520_7;
wire n1521_7;
wire n1524_8;
wire n1524_9;
wire n1525_10;
wire n1531_8;
wire n1532_8;
wire n1533_7;
wire n831_30;
wire n1097_24;
wire n1474_26;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_screen_h_in_active_12;
wire ff_screen_h_in_active_13;
wire n728_18;
wire n732_18;
wire n734_19;
wire n735_18;
wire n736_17;
wire n737_17;
wire n737_18;
wire n737_19;
wire n738_18;
wire n738_19;
wire n739_16;
wire n739_17;
wire n741_18;
wire n742_15;
wire n743_15;
wire n743_16;
wire n744_17;
wire n732_21;
wire ff_next_vram0_7_9;
wire ff_next_vram1_3_11;
wire n732_23;
wire n1799_10;
wire ff_pattern7_7_7;
wire n178_10;
wire n179_10;
wire n181_9;
wire n1800_8;
wire n1796_9;
wire n1797_9;
wire n1798_9;
wire n1799_12;
wire n732_25;
wire n831_32;
wire ff_next_vram2_3_11;
wire ff_next_vram2_7_12;
wire n1483_11;
wire n1482_11;
wire n739_19;
wire n728_20;
wire n734_21;
wire n731_17;
wire n730_17;
wire n833_28;
wire n1481_11;
wire n1480_11;
wire n1479_11;
wire n1470_34;
wire ff_next_vram3_7_13;
wire ff_next_vram2_7_14;
wire n743_18;
wire n1517_13;
wire n545_13;
wire n1471_35;
wire n1530_9;
wire n1525_12;
wire n1525_14;
wire n1523_10;
wire n1522_10;
wire n1533_9;
wire n1532_10;
wire n1531_10;
wire n1529_8;
wire n1528_8;
wire n1527_8;
wire n1526_8;
wire n1524_11;
wire n1521_9;
wire n1520_9;
wire n1519_9;
wire n1518_9;
wire n1516_10;
wire n1513_9;
wire n1512_9;
wire n1511_9;
wire n1510_9;
wire n1509_11;
wire n1508_11;
wire n1507_11;
wire n1506_11;
wire n1505_9;
wire n1504_9;
wire n1503_9;
wire n1502_9;
wire n1497_8;
wire n1496_9;
wire n1495_9;
wire n1494_9;
wire n1493_9;
wire n1492_9;
wire n1491_9;
wire n1489_9;
wire n1488_9;
wire n1487_9;
wire n1486_9;
wire n1485_10;
wire n1484_10;
wire n1483_13;
wire n1482_13;
wire n1481_13;
wire n1480_13;
wire n1479_13;
wire n1478_11;
wire ff_pos_x_5_14;
wire n1517_15;
wire n1501_8;
wire n1500_8;
wire n1499_8;
wire n1498_10;
wire n182_13;
wire ff_pos_x_5_16;
wire ff_next_vram0_7_11;
wire n728_22;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_scroll_pos_x_0_3;
wire w_scroll_pos_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n317_2;
wire n317_3;
wire n316_2;
wire n316_3;
wire n315_2;
wire n315_3;
wire n314_2;
wire n314_3;
wire n313_2;
wire n312_6;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire w_pos_x_8_0_COUT;
wire n803_9;
wire n804_9;
wire n805_9;
wire n806_9;
wire n807_9;
wire n808_9;
wire n809_9;
wire n810_9;
wire n839_30;
wire n840_30;
wire n841_30;
wire n842_30;
wire [3:3] w_screen_mode;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:0] w_scroll_pos_x;
wire [8:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n839_s28 (
    .F(n823_2),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n839_s28.INIT=8'hCA;
  LUT3 n840_s28 (
    .F(n824_2),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n840_s28.INIT=8'hCA;
  LUT3 n841_s28 (
    .F(n825_2),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n841_s28.INIT=8'hCA;
  LUT3 n842_s28 (
    .F(n826_2),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n842_s28.INIT=8'hCA;
  LUT3 n803_s6 (
    .F(n803_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n803_s6.INIT=8'hCA;
  LUT3 n803_s7 (
    .F(n803_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n803_s7.INIT=8'hCA;
  LUT3 n804_s6 (
    .F(n804_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n804_s6.INIT=8'hCA;
  LUT3 n804_s7 (
    .F(n804_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n804_s7.INIT=8'hCA;
  LUT3 n805_s6 (
    .F(n805_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n805_s6.INIT=8'hCA;
  LUT3 n805_s7 (
    .F(n805_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n805_s7.INIT=8'hCA;
  LUT3 n806_s6 (
    .F(n806_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n806_s6.INIT=8'hCA;
  LUT3 n806_s7 (
    .F(n806_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n806_s7.INIT=8'hCA;
  LUT3 n807_s6 (
    .F(n807_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n807_s6.INIT=8'hCA;
  LUT3 n807_s7 (
    .F(n807_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n807_s7.INIT=8'hCA;
  LUT3 n808_s6 (
    .F(n808_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n808_s6.INIT=8'hCA;
  LUT3 n808_s7 (
    .F(n808_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n808_s7.INIT=8'hCA;
  LUT3 n809_s6 (
    .F(n809_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n809_s6.INIT=8'hCA;
  LUT3 n809_s7 (
    .F(n809_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n809_s7.INIT=8'hCA;
  LUT3 n810_s6 (
    .F(n810_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n810_s6.INIT=8'hCA;
  LUT3 n810_s7 (
    .F(n810_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n810_s7.INIT=8'hCA;
  LUT3 n839_s27 (
    .F(n839_28),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n551_30) 
);
defparam n839_s27.INIT=8'hCA;
  LUT3 n840_s27 (
    .F(n840_28),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n551_30) 
);
defparam n840_s27.INIT=8'hCA;
  LUT3 n841_s27 (
    .F(n841_28),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n551_30) 
);
defparam n841_s27.INIT=8'hCA;
  LUT3 n842_s27 (
    .F(n842_28),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n551_30) 
);
defparam n842_s27.INIT=8'hCA;
  LUT2 w_screen_mode_3_s (
    .F(w_screen_mode[3]),
    .I0(w_screen_mode_3_3),
    .I1(w_screen_mode_3_4) 
);
defparam w_screen_mode_3_s.INIT=4'hE;
  LUT4 n98_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT4 n550_s0 (
    .F(n126_2),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n550_s0.INIT=16'h0001;
  LUT4 n2015_s0 (
    .F(n1752_2),
    .I0(n2015_4),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n2015_5),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n2015_s0.INIT=16'hD000;
  LUT4 n1490_s1 (
    .F(n1490_4),
    .I0(n1490_5),
    .I1(reg_backdrop_color[3]),
    .I2(n1490_6),
    .I3(n1478_6) 
);
defparam n1490_s1.INIT=16'hF044;
  LUT4 n1498_s1 (
    .F(n1498_4),
    .I0(n1498_10),
    .I1(n1498_6),
    .I2(n1478_6),
    .I3(n1482_11) 
);
defparam n1498_s1.INIT=16'hFFE0;
  LUT4 n1499_s1 (
    .F(n1499_4),
    .I0(n1499_8),
    .I1(n1499_6),
    .I2(n1478_6),
    .I3(n1483_11) 
);
defparam n1499_s1.INIT=16'hFFE0;
  LUT4 n1500_s1 (
    .F(n1500_4),
    .I0(n1500_8),
    .I1(n1500_6),
    .I2(reg_backdrop_color[1]),
    .I3(n1478_6) 
);
defparam n1500_s1.INIT=16'hEEF0;
  LUT4 n1501_s1 (
    .F(n1501_4),
    .I0(n1501_8),
    .I1(n1501_6),
    .I2(reg_backdrop_color[0]),
    .I3(n1478_6) 
);
defparam n1501_s1.INIT=16'hEEF0;
  LUT4 n1514_s1 (
    .F(n1514_4),
    .I0(n1514_5),
    .I1(ff_pattern5[3]),
    .I2(n1514_6),
    .I3(n1482_11) 
);
defparam n1514_s1.INIT=16'hFFE0;
  LUT4 n1515_s1 (
    .F(n1515_4),
    .I0(n1514_5),
    .I1(ff_pattern5[2]),
    .I2(n1515_5),
    .I3(n1483_11) 
);
defparam n1515_s1.INIT=16'hFFE0;
  LUT4 n1517_s1 (
    .F(n1517_4),
    .I0(n1517_15),
    .I1(n1517_6),
    .I2(reg_backdrop_color[0]),
    .I3(n1478_6) 
);
defparam n1517_s1.INIT=16'h11F0;
  LUT4 n1522_s1 (
    .F(n1522_4),
    .I0(n1522_5),
    .I1(n1522_6),
    .I2(n1522_10),
    .I3(n1482_11) 
);
defparam n1522_s1.INIT=16'hFFB0;
  LUT4 n1523_s1 (
    .F(n1523_4),
    .I0(n1523_5),
    .I1(n1523_6),
    .I2(n1523_10),
    .I3(n1483_11) 
);
defparam n1523_s1.INIT=16'hFFB0;
  LUT4 n1525_s1 (
    .F(n1525_4),
    .I0(n1525_5),
    .I1(n1525_6),
    .I2(n1525_14),
    .I3(n1525_12) 
);
defparam n1525_s1.INIT=16'hFFB0;
  LUT4 n1530_s1 (
    .F(n1530_4),
    .I0(n1530_5),
    .I1(n1530_6),
    .I2(n1530_9),
    .I3(n1482_11) 
);
defparam n1530_s1.INIT=16'hFFB0;
  LUT2 n1751_s0 (
    .F(n1751_3),
    .I0(n1751_4),
    .I1(reg_display_on) 
);
defparam n1751_s0.INIT=4'h4;
  LUT3 n1800_s2 (
    .F(n1800_5),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern0[7]),
    .I2(n1800_8) 
);
defparam n1800_s2.INIT=8'hCA;
  LUT3 n1801_s1 (
    .F(n1801_4),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern0[6]),
    .I2(n1800_8) 
);
defparam n1801_s1.INIT=8'hCA;
  LUT3 n1802_s1 (
    .F(n1802_4),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern0[5]),
    .I2(n1800_8) 
);
defparam n1802_s1.INIT=8'hCA;
  LUT3 n1803_s1 (
    .F(n1803_4),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern0[4]),
    .I2(n1800_8) 
);
defparam n1803_s1.INIT=8'hCA;
  LUT3 n827_s21 (
    .F(n827_29),
    .I0(n551_30),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n827_30) 
);
defparam n827_s21.INIT=8'h8F;
  LUT3 n828_s21 (
    .F(n828_29),
    .I0(n551_30),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n828_30) 
);
defparam n828_s21.INIT=8'h8F;
  LUT3 n829_s21 (
    .F(n829_29),
    .I0(n551_30),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n829_30) 
);
defparam n829_s21.INIT=8'h8F;
  LUT3 n830_s21 (
    .F(n830_29),
    .I0(n551_30),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n830_30) 
);
defparam n830_s21.INIT=8'h8F;
  LUT4 n831_s18 (
    .F(n831_22),
    .I0(n831_34),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n831_24),
    .I3(n831_25) 
);
defparam n831_s18.INIT=16'h0D00;
  LUT4 n832_s18 (
    .F(n832_22),
    .I0(n831_34),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n832_23),
    .I3(n832_24) 
);
defparam n832_s18.INIT=16'h0D00;
  LUT4 n833_s18 (
    .F(n833_22),
    .I0(n833_28),
    .I1(n809_9),
    .I2(n833_24),
    .I3(n833_25) 
);
defparam n833_s18.INIT=16'h0D00;
  LUT4 n834_s18 (
    .F(n834_22),
    .I0(n833_28),
    .I1(n810_9),
    .I2(n834_23),
    .I3(n834_24) 
);
defparam n834_s18.INIT=16'h0D00;
  LUT3 n835_s24 (
    .F(n835_30),
    .I0(n551_30),
    .I1(w_screen_mode_vram_rdata[23]),
    .I2(n835_31) 
);
defparam n835_s24.INIT=8'h8F;
  LUT3 n836_s23 (
    .F(n836_29),
    .I0(n551_30),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(n836_30) 
);
defparam n836_s23.INIT=8'h8F;
  LUT3 n837_s23 (
    .F(n837_29),
    .I0(n551_30),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(n837_30) 
);
defparam n837_s23.INIT=8'h8F;
  LUT3 n838_s23 (
    .F(n838_29),
    .I0(n551_30),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(n838_30) 
);
defparam n838_s23.INIT=8'h8F;
  LUT4 n851_s19 (
    .F(n851_25),
    .I0(ff_next_vram6[7]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(n551_30) 
);
defparam n851_s19.INIT=16'hF888;
  LUT4 n852_s19 (
    .F(n852_25),
    .I0(ff_next_vram6[6]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(n551_30) 
);
defparam n852_s19.INIT=16'hF888;
  LUT4 n853_s19 (
    .F(n853_25),
    .I0(ff_next_vram6[5]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(n551_30) 
);
defparam n853_s19.INIT=16'hF888;
  LUT4 n854_s19 (
    .F(n854_25),
    .I0(ff_next_vram6[4]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(n551_30) 
);
defparam n854_s19.INIT=16'hF888;
  LUT3 n855_s22 (
    .F(n855_26),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(n551_30) 
);
defparam n855_s22.INIT=8'hAC;
  LUT3 n856_s20 (
    .F(n856_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(n551_30) 
);
defparam n856_s20.INIT=8'hAC;
  LUT3 n857_s20 (
    .F(n857_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(n551_30) 
);
defparam n857_s20.INIT=8'hAC;
  LUT3 n858_s20 (
    .F(n858_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(n551_30) 
);
defparam n858_s20.INIT=8'hAC;
  LUT4 n1097_s13 (
    .F(n1097_17),
    .I0(n1097_18),
    .I1(n1097_19),
    .I2(n1097_20),
    .I3(n1097_21) 
);
defparam n1097_s13.INIT=16'h0007;
  LUT4 n1098_s12 (
    .F(n1098_16),
    .I0(n1097_18),
    .I1(n1098_17),
    .I2(n1098_18),
    .I3(n1098_19) 
);
defparam n1098_s12.INIT=16'h0007;
  LUT4 n1099_s12 (
    .F(n1099_16),
    .I0(n1097_18),
    .I1(n1099_17),
    .I2(n1099_18),
    .I3(n1099_19) 
);
defparam n1099_s12.INIT=16'h0007;
  LUT4 n1100_s12 (
    .F(n1100_16),
    .I0(n1097_18),
    .I1(n1100_17),
    .I2(n1100_18),
    .I3(n1100_19) 
);
defparam n1100_s12.INIT=16'h0007;
  LUT4 n1101_s14 (
    .F(n1101_18),
    .I0(ff_phase[2]),
    .I1(n1101_19),
    .I2(n1101_20),
    .I3(n1101_21) 
);
defparam n1101_s14.INIT=16'hFFF8;
  LUT4 n1102_s14 (
    .F(n1102_18),
    .I0(ff_phase[2]),
    .I1(n1102_19),
    .I2(n1102_20),
    .I3(n1102_21) 
);
defparam n1102_s14.INIT=16'h000D;
  LUT4 n1103_s14 (
    .F(n1103_18),
    .I0(ff_phase[2]),
    .I1(n1103_19),
    .I2(n1103_20),
    .I3(n1103_21) 
);
defparam n1103_s14.INIT=16'hFFF8;
  LUT4 n1104_s14 (
    .F(n1104_18),
    .I0(ff_phase[2]),
    .I1(n1104_19),
    .I2(n1104_20),
    .I3(n1104_21) 
);
defparam n1104_s14.INIT=16'h000D;
  LUT3 n1105_s13 (
    .F(n1105_17),
    .I0(n1105_18),
    .I1(n1105_19),
    .I2(ff_phase[2]) 
);
defparam n1105_s13.INIT=8'h35;
  LUT3 n1106_s13 (
    .F(n1106_17),
    .I0(n1106_18),
    .I1(n1106_19),
    .I2(ff_phase[2]) 
);
defparam n1106_s13.INIT=8'h35;
  LUT3 n1107_s13 (
    .F(n1107_17),
    .I0(n1107_18),
    .I1(n1107_19),
    .I2(ff_phase[2]) 
);
defparam n1107_s13.INIT=8'h35;
  LUT3 n1108_s13 (
    .F(n1108_17),
    .I0(n1108_18),
    .I1(n1108_19),
    .I2(ff_phase[2]) 
);
defparam n1108_s13.INIT=8'h35;
  LUT3 n1109_s14 (
    .F(n1109_18),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(n1109_19),
    .I2(ff_phase[2]) 
);
defparam n1109_s14.INIT=8'h3A;
  LUT3 n1110_s13 (
    .F(n1110_17),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(n1110_18),
    .I2(ff_phase[2]) 
);
defparam n1110_s13.INIT=8'h3A;
  LUT3 n1111_s13 (
    .F(n1111_17),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(n1111_18),
    .I2(ff_phase[2]) 
);
defparam n1111_s13.INIT=8'h3A;
  LUT3 n1112_s13 (
    .F(n1112_17),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(n1112_18),
    .I2(ff_phase[2]) 
);
defparam n1112_s13.INIT=8'h3A;
  LUT4 n1113_s9 (
    .F(n1113_13),
    .I0(n1113_14),
    .I1(ff_next_vram5[7]),
    .I2(n1113_15),
    .I3(ff_phase[1]) 
);
defparam n1113_s9.INIT=16'h4F44;
  LUT4 n1114_s9 (
    .F(n1114_13),
    .I0(n1113_14),
    .I1(ff_next_vram5[6]),
    .I2(n1114_14),
    .I3(ff_phase[1]) 
);
defparam n1114_s9.INIT=16'h4F44;
  LUT4 n1115_s9 (
    .F(n1115_13),
    .I0(n1113_14),
    .I1(ff_next_vram5[5]),
    .I2(n1115_14),
    .I3(ff_phase[1]) 
);
defparam n1115_s9.INIT=16'h4F44;
  LUT4 n1116_s9 (
    .F(n1116_13),
    .I0(n1113_14),
    .I1(ff_next_vram5[4]),
    .I2(n1116_14),
    .I3(ff_phase[1]) 
);
defparam n1116_s9.INIT=16'h4F44;
  LUT4 n1117_s9 (
    .F(n1117_13),
    .I0(n551_30),
    .I1(n1117_14),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_vram_rdata[19]) 
);
defparam n1117_s9.INIT=16'hBF30;
  LUT4 n1118_s9 (
    .F(n1118_13),
    .I0(n1118_14),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n551_30),
    .I3(ff_phase[1]) 
);
defparam n1118_s9.INIT=16'hC5CC;
  LUT4 n1119_s9 (
    .F(n1119_13),
    .I0(n551_30),
    .I1(n1119_14),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_vram_rdata[17]) 
);
defparam n1119_s9.INIT=16'hBF30;
  LUT4 n1120_s9 (
    .F(n1120_13),
    .I0(n1120_14),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n551_30),
    .I3(ff_phase[1]) 
);
defparam n1120_s9.INIT=16'hC5CC;
  LUT3 n1121_s10 (
    .F(n1121_14),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(n1121_15),
    .I2(ff_phase[1]) 
);
defparam n1121_s10.INIT=8'hA3;
  LUT3 n1122_s10 (
    .F(n1122_14),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(n1122_15),
    .I2(ff_phase[1]) 
);
defparam n1122_s10.INIT=8'hA3;
  LUT3 n1123_s10 (
    .F(n1123_14),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(n1123_15),
    .I2(ff_phase[1]) 
);
defparam n1123_s10.INIT=8'hA3;
  LUT3 n1124_s10 (
    .F(n1124_14),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(n1124_15),
    .I2(ff_phase[1]) 
);
defparam n1124_s10.INIT=8'hA3;
  LUT4 n1125_s13 (
    .F(n1125_17),
    .I0(n807_9),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1125_s13.INIT=16'hCACC;
  LUT4 n1126_s11 (
    .F(n1126_15),
    .I0(n808_9),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1126_s11.INIT=16'hCACC;
  LUT4 n1127_s11 (
    .F(n1127_15),
    .I0(n809_9),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1127_s11.INIT=16'hCACC;
  LUT4 n1128_s11 (
    .F(n1128_15),
    .I0(n810_9),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1128_s11.INIT=16'hCACC;
  LUT4 n1129_s10 (
    .F(n1129_14),
    .I0(ff_next_vram7[7]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[1]) 
);
defparam n1129_s10.INIT=16'hF088;
  LUT4 n1130_s10 (
    .F(n1130_14),
    .I0(ff_next_vram7[6]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[1]) 
);
defparam n1130_s10.INIT=16'hF088;
  LUT4 n1131_s10 (
    .F(n1131_14),
    .I0(ff_next_vram7[5]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[1]) 
);
defparam n1131_s10.INIT=16'hF088;
  LUT4 n1132_s10 (
    .F(n1132_14),
    .I0(ff_next_vram7[4]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[1]) 
);
defparam n1132_s10.INIT=16'hF088;
  LUT4 n1470_s21 (
    .F(n1470_29),
    .I0(n1470_34),
    .I1(reg_backdrop_color[7]),
    .I2(n1470_31),
    .I3(n1470_32) 
);
defparam n1470_s21.INIT=16'hFFF8;
  LUT4 n1471_s21 (
    .F(n1471_29),
    .I0(ff_next_vram7[6]),
    .I1(n1471_30),
    .I2(n1471_35),
    .I3(n1471_32) 
);
defparam n1471_s21.INIT=16'h80FF;
  LUT4 n1472_s21 (
    .F(n1472_29),
    .I0(ff_next_vram7[5]),
    .I1(n1471_30),
    .I2(n1471_35),
    .I3(n1472_30) 
);
defparam n1472_s21.INIT=16'h80FF;
  LUT4 n1473_s21 (
    .F(n1473_29),
    .I0(ff_next_vram7[4]),
    .I1(n1471_30),
    .I2(n1471_35),
    .I3(n1473_30) 
);
defparam n1473_s21.INIT=16'h80FF;
  LUT4 n1474_s19 (
    .F(n1474_23),
    .I0(n1490_5),
    .I1(reg_backdrop_color[3]),
    .I2(n1474_24),
    .I3(n1471_35) 
);
defparam n1474_s19.INIT=16'h0F44;
  LUT4 n1475_s19 (
    .F(n1475_23),
    .I0(n1490_5),
    .I1(reg_backdrop_color[2]),
    .I2(n1475_24),
    .I3(n1471_35) 
);
defparam n1475_s19.INIT=16'h0F44;
  LUT3 n1476_s19 (
    .F(n1476_23),
    .I0(n1476_24),
    .I1(reg_backdrop_color[1]),
    .I2(n1471_35) 
);
defparam n1476_s19.INIT=8'h5C;
  LUT4 n1477_s19 (
    .F(n1477_23),
    .I0(n1477_24),
    .I1(n1477_25),
    .I2(reg_backdrop_color[0]),
    .I3(n1471_35) 
);
defparam n1477_s19.INIT=16'hBBF0;
  LUT2 ff_next_vram6_7_s3 (
    .F(ff_next_vram6_7_7),
    .I0(w_screen_mode_3_3),
    .I1(ff_next_vram4_7_7) 
);
defparam ff_next_vram6_7_s3.INIT=4'h4;
  LUT2 ff_next_vram6_3_s4 (
    .F(ff_next_vram6_3_8),
    .I0(n1471_30),
    .I1(ff_next_vram6_7_7) 
);
defparam ff_next_vram6_3_s4.INIT=4'h8;
  LUT3 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_state_1_7),
    .I2(n256_9) 
);
defparam ff_screen_h_in_active_s4.INIT=8'h8F;
  LUT4 n728_s6 (
    .F(n728_10),
    .I0(n728_11),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n728_12),
    .I3(n728_13) 
);
defparam n728_s6.INIT=16'hF4FF;
  LUT4 n729_s6 (
    .F(n729_10),
    .I0(ff_next_vram0_7_9),
    .I1(n729_11),
    .I2(n729_12),
    .I3(n729_13) 
);
defparam n729_s6.INIT=16'hF2FF;
  LUT4 n730_s6 (
    .F(n730_10),
    .I0(reg_pattern_name_table_base[14]),
    .I1(n730_11),
    .I2(n730_12),
    .I3(n730_13) 
);
defparam n730_s6.INIT=16'hF8FF;
  LUT4 n731_s6 (
    .F(n731_10),
    .I0(reg_pattern_name_table_base[13]),
    .I1(n731_11),
    .I2(n731_12),
    .I3(n731_13) 
);
defparam n731_s6.INIT=16'hF8FF;
  LUT3 n732_s6 (
    .F(n732_10),
    .I0(n732_11),
    .I1(n732_12),
    .I2(n732_13) 
);
defparam n732_s6.INIT=8'hFE;
  LUT4 n733_s6 (
    .F(n733_10),
    .I0(n733_11),
    .I1(n733_12),
    .I2(n733_13),
    .I3(n733_14) 
);
defparam n733_s6.INIT=16'hF4FF;
  LUT4 n734_s6 (
    .F(n734_10),
    .I0(n734_11),
    .I1(n734_12),
    .I2(n734_21),
    .I3(n734_14) 
);
defparam n734_s6.INIT=16'hB0FF;
  LUT4 n735_s6 (
    .F(n735_10),
    .I0(n735_11),
    .I1(ff_next_vram0_7_9),
    .I2(n735_12),
    .I3(n735_13) 
);
defparam n735_s6.INIT=16'hF4FF;
  LUT4 n736_s6 (
    .F(n736_10),
    .I0(n736_11),
    .I1(n736_12),
    .I2(n736_13),
    .I3(n736_14) 
);
defparam n736_s6.INIT=16'hFEFF;
  LUT4 n737_s6 (
    .F(n737_10),
    .I0(n737_11),
    .I1(n737_12),
    .I2(n737_13),
    .I3(n737_14) 
);
defparam n737_s6.INIT=16'hF8FF;
  LUT4 n738_s6 (
    .F(n738_10),
    .I0(n738_11),
    .I1(ff_next_vram0_7_9),
    .I2(n738_12),
    .I3(n738_13) 
);
defparam n738_s6.INIT=16'h4FFF;
  LUT4 n739_s6 (
    .F(n739_10),
    .I0(n739_11),
    .I1(w_pos_x[5]),
    .I2(n739_12),
    .I3(n739_13) 
);
defparam n739_s6.INIT=16'hF8FF;
  LUT4 n740_s6 (
    .F(n740_10),
    .I0(n740_11),
    .I1(ff_next_vram0_7_9),
    .I2(n740_12),
    .I3(n740_13) 
);
defparam n740_s6.INIT=16'hFFF4;
  LUT4 n741_s6 (
    .F(n741_10),
    .I0(n741_11),
    .I1(ff_next_vram0[0]),
    .I2(n741_12),
    .I3(n741_13) 
);
defparam n741_s6.INIT=16'hFFF4;
  LUT4 n742_s6 (
    .F(n742_10),
    .I0(n742_11),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n742_12),
    .I3(n742_13) 
);
defparam n742_s6.INIT=16'hFFF4;
  LUT4 n743_s6 (
    .F(n743_10),
    .I0(n742_11),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n743_11),
    .I3(n743_12) 
);
defparam n743_s6.INIT=16'hFFF4;
  LUT4 n744_s6 (
    .F(n744_10),
    .I0(n744_11),
    .I1(ff_next_vram0_7_9),
    .I2(n744_19),
    .I3(n744_13) 
);
defparam n744_s6.INIT=16'h40FF;
  LUT4 n551_s22 (
    .F(n551_30),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam n551_s22.INIT=16'h1000;
  LUT3 ff_next_vram7_3_s2 (
    .F(ff_next_vram7_3_7),
    .I0(n551_30),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_3_8) 
);
defparam ff_next_vram7_3_s2.INIT=8'hB0;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(w_sprite_mode2_6),
    .I1(n551_30),
    .I2(ff_next_vram1_7_9),
    .I3(ff_next_vram1_7_10) 
);
defparam ff_next_vram1_7_s3.INIT=16'h1F00;
  LUT3 ff_next_vram3_7_s3 (
    .F(ff_next_vram3_7_8),
    .I0(ff_next_vram3_7_9),
    .I1(ff_phase[2]),
    .I2(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_7_s3.INIT=8'hE0;
  LUT4 ff_next_vram3_3_s3 (
    .F(ff_next_vram3_3_8),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_3_9),
    .I2(ff_phase[2]),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_3_s3.INIT=16'hF400;
  LUT3 ff_next_vram4_7_s3 (
    .F(ff_next_vram4_7_7),
    .I0(w_screen_mode_3_4),
    .I1(w_sprite_mode2_6),
    .I2(ff_next_vram0_7_11) 
);
defparam ff_next_vram4_7_s3.INIT=8'h10;
  LUT4 ff_next_vram5_7_s3 (
    .F(ff_next_vram5_7_8),
    .I0(n551_30),
    .I1(w_sprite_mode2_6),
    .I2(ff_phase[1]),
    .I3(ff_next_vram5_7_9) 
);
defparam ff_next_vram5_7_s3.INIT=16'hF100;
  LUT3 ff_next_vram5_3_s3 (
    .F(ff_next_vram5_3_8),
    .I0(ff_next_vram1_3_13),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_7_9) 
);
defparam ff_next_vram5_3_s3.INIT=8'hD0;
  LUT3 ff_next_vram7_7_s3 (
    .F(ff_next_vram7_7_8),
    .I0(ff_phase[2]),
    .I1(n440_5),
    .I2(ff_next_vram3_7_9) 
);
defparam ff_next_vram7_7_s3.INIT=8'h40;
  LUT3 ff_next_vram4_3_s4 (
    .F(ff_next_vram4_3_8),
    .I0(n1471_30),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram0_7_11) 
);
defparam ff_next_vram4_3_s4.INIT=8'hE0;
  LUT4 n180_s2 (
    .F(n180_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n182_8),
    .I3(ff_pos_x[2]) 
);
defparam n180_s2.INIT=16'h0708;
  LUT4 n177_s2 (
    .F(n177_7),
    .I0(ff_pos_x[4]),
    .I1(n178_8),
    .I2(n182_8),
    .I3(ff_pos_x[5]) 
);
defparam n177_s2.INIT=16'h0708;
  LUT4 n545_s1 (
    .F(n545_6),
    .I0(n545_7),
    .I1(n545_8),
    .I2(w_screen_mode_3_3),
    .I3(n545_9) 
);
defparam n545_s1.INIT=16'hF100;
  LUT2 n138_s3 (
    .F(n138_8),
    .I0(ff_phase[0]),
    .I1(n138_9) 
);
defparam n138_s3.INIT=4'h4;
  LUT3 n137_s2 (
    .F(n137_7),
    .I0(n138_9),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]) 
);
defparam n137_s2.INIT=8'h28;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n138_9),
    .I3(ff_phase[2]) 
);
defparam n136_s2.INIT=16'h7080;
  LUT4 n256_s4 (
    .F(n256_9),
    .I0(w_screen_mode_3_3),
    .I1(w_sprite_mode2_6),
    .I2(w_screen_pos_x_Z[12]),
    .I3(n256_10) 
);
defparam n256_s4.INIT=16'hE1FF;
  LUT4 w_screen_mode_3_s0 (
    .F(w_screen_mode_3_3),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(w_screen_mode_3_5),
    .I3(reg_screen_mode[0]) 
);
defparam w_screen_mode_3_s0.INIT=16'h1000;
  LUT4 w_screen_mode_3_s1 (
    .F(w_screen_mode_3_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam w_screen_mode_3_s1.INIT=16'h0100;
  LUT2 n2015_s1 (
    .F(n2015_4),
    .I0(w_screen_mode_3_3),
    .I1(n2015_6) 
);
defparam n2015_s1.INIT=4'h1;
  LUT2 n2015_s2 (
    .F(n2015_5),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n2015_s2.INIT=4'h8;
  LUT3 n1478_s2 (
    .F(n1478_5),
    .I0(ff_pattern1[7]),
    .I1(n1478_8),
    .I2(n1514_5) 
);
defparam n1478_s2.INIT=8'h3A;
  LUT2 n1478_s3 (
    .F(n1478_6),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1478_s3.INIT=4'h8;
  LUT4 n1478_s4 (
    .F(n1478_7),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[7]),
    .I2(n1470_31),
    .I3(n1478_6) 
);
defparam n1478_s4.INIT=16'h00F8;
  LUT3 n1479_s2 (
    .F(n1479_5),
    .I0(ff_pattern1[6]),
    .I1(n1479_7),
    .I2(n1514_5) 
);
defparam n1479_s2.INIT=8'h3A;
  LUT4 n1479_s3 (
    .F(n1479_6),
    .I0(reg_backdrop_color[2]),
    .I1(w_screen_mode_3_3),
    .I2(n1479_11),
    .I3(n1478_6) 
);
defparam n1479_s3.INIT=16'h00F8;
  LUT3 n1480_s2 (
    .F(n1480_5),
    .I0(ff_pattern1[5]),
    .I1(n1480_7),
    .I2(n1514_5) 
);
defparam n1480_s2.INIT=8'h3A;
  LUT4 n1480_s3 (
    .F(n1480_6),
    .I0(reg_backdrop_color[1]),
    .I1(w_screen_mode_3_3),
    .I2(n1480_11),
    .I3(n1478_6) 
);
defparam n1480_s3.INIT=16'h00F8;
  LUT3 n1481_s2 (
    .F(n1481_5),
    .I0(ff_pattern1[4]),
    .I1(n1481_7),
    .I2(n1514_5) 
);
defparam n1481_s2.INIT=8'h3A;
  LUT4 n1481_s3 (
    .F(n1481_6),
    .I0(reg_backdrop_color[0]),
    .I1(w_screen_mode_3_3),
    .I2(n1481_11),
    .I3(n1478_6) 
);
defparam n1481_s3.INIT=16'h00F8;
  LUT4 n1482_s2 (
    .F(n1482_5),
    .I0(n1482_7),
    .I1(n1482_8),
    .I2(ff_pattern1[3]),
    .I3(n1514_5) 
);
defparam n1482_s2.INIT=16'hEEF0;
  LUT4 n1483_s2 (
    .F(n1483_5),
    .I0(n1483_7),
    .I1(n1483_8),
    .I2(ff_pattern1[2]),
    .I3(n1514_5) 
);
defparam n1483_s2.INIT=16'hEEF0;
  LUT4 n1484_s2 (
    .F(n1484_5),
    .I0(n1484_6),
    .I1(n1484_7),
    .I2(ff_pattern1[1]),
    .I3(n1514_5) 
);
defparam n1484_s2.INIT=16'hEEF0;
  LUT4 n1485_s2 (
    .F(n1485_5),
    .I0(n1485_6),
    .I1(n1485_7),
    .I2(ff_pattern1[0]),
    .I3(n1514_5) 
);
defparam n1485_s2.INIT=16'hEEF0;
  LUT3 n1486_s2 (
    .F(n1486_5),
    .I0(n1486_6),
    .I1(ff_pattern2[7]),
    .I2(n1514_5) 
);
defparam n1486_s2.INIT=8'hA3;
  LUT3 n1487_s2 (
    .F(n1487_5),
    .I0(n1487_6),
    .I1(ff_pattern2[6]),
    .I2(n1514_5) 
);
defparam n1487_s2.INIT=8'hA3;
  LUT3 n1488_s2 (
    .F(n1488_5),
    .I0(n1488_6),
    .I1(ff_pattern2[5]),
    .I2(n1514_5) 
);
defparam n1488_s2.INIT=8'hA3;
  LUT3 n1489_s2 (
    .F(n1489_5),
    .I0(n1489_6),
    .I1(ff_pattern2[4]),
    .I2(n1514_5) 
);
defparam n1489_s2.INIT=8'h5C;
  LUT2 n1490_s2 (
    .F(n1490_5),
    .I0(reg_screen_mode[2]),
    .I1(n2015_6) 
);
defparam n1490_s2.INIT=4'h4;
  LUT4 n1490_s3 (
    .F(n1490_6),
    .I0(n1490_7),
    .I1(n1490_8),
    .I2(ff_pattern2[3]),
    .I3(n1514_5) 
);
defparam n1490_s3.INIT=16'hEEF0;
  LUT4 n1491_s2 (
    .F(n1491_5),
    .I0(n1491_6),
    .I1(n1491_7),
    .I2(ff_pattern2[2]),
    .I3(n1514_5) 
);
defparam n1491_s2.INIT=16'hEEF0;
  LUT4 n1492_s2 (
    .F(n1492_5),
    .I0(n1492_6),
    .I1(n1492_7),
    .I2(ff_pattern2[1]),
    .I3(n1514_5) 
);
defparam n1492_s2.INIT=16'hBBF0;
  LUT4 n1493_s2 (
    .F(n1493_5),
    .I0(n1493_6),
    .I1(n1493_7),
    .I2(ff_pattern2[0]),
    .I3(n1514_5) 
);
defparam n1493_s2.INIT=16'hBBF0;
  LUT3 n1494_s2 (
    .F(n1494_5),
    .I0(ff_pattern3[7]),
    .I1(n1494_6),
    .I2(n1514_5) 
);
defparam n1494_s2.INIT=8'h3A;
  LUT3 n1495_s2 (
    .F(n1495_5),
    .I0(ff_pattern3[6]),
    .I1(n1495_6),
    .I2(n1514_5) 
);
defparam n1495_s2.INIT=8'h3A;
  LUT3 n1496_s2 (
    .F(n1496_5),
    .I0(ff_pattern3[5]),
    .I1(n1496_6),
    .I2(n1514_5) 
);
defparam n1496_s2.INIT=8'h3A;
  LUT3 n1497_s2 (
    .F(n1497_5),
    .I0(ff_pattern3[4]),
    .I1(n1497_6),
    .I2(n1514_5) 
);
defparam n1497_s2.INIT=8'h3A;
  LUT4 n1498_s3 (
    .F(n1498_6),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1498_7),
    .I3(n1514_5) 
);
defparam n1498_s3.INIT=16'hCA00;
  LUT4 n1499_s3 (
    .F(n1499_6),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1498_7),
    .I3(n1514_5) 
);
defparam n1499_s3.INIT=16'hCA00;
  LUT4 n1500_s3 (
    .F(n1500_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1498_7),
    .I3(n1514_5) 
);
defparam n1500_s3.INIT=16'hAC00;
  LUT4 n1501_s3 (
    .F(n1501_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1498_7),
    .I3(n1514_5) 
);
defparam n1501_s3.INIT=16'hAC00;
  LUT3 n1502_s2 (
    .F(n1502_5),
    .I0(n1502_6),
    .I1(ff_pattern4[7]),
    .I2(n1514_5) 
);
defparam n1502_s2.INIT=8'h5C;
  LUT3 n1503_s2 (
    .F(n1503_5),
    .I0(n1503_6),
    .I1(ff_pattern4[6]),
    .I2(n1514_5) 
);
defparam n1503_s2.INIT=8'h5C;
  LUT3 n1504_s2 (
    .F(n1504_5),
    .I0(n1504_6),
    .I1(ff_pattern4[5]),
    .I2(n1514_5) 
);
defparam n1504_s2.INIT=8'h5C;
  LUT3 n1505_s2 (
    .F(n1505_5),
    .I0(n1505_6),
    .I1(ff_pattern4[4]),
    .I2(n1514_5) 
);
defparam n1505_s2.INIT=8'h5C;
  LUT4 n1506_s2 (
    .F(n1506_5),
    .I0(n1506_6),
    .I1(n1506_7),
    .I2(ff_pattern4[3]),
    .I3(n1514_5) 
);
defparam n1506_s2.INIT=16'hBBF0;
  LUT4 n1507_s2 (
    .F(n1507_5),
    .I0(n1507_6),
    .I1(n1507_7),
    .I2(ff_pattern4[2]),
    .I3(n1514_5) 
);
defparam n1507_s2.INIT=16'hEEF0;
  LUT4 n1508_s2 (
    .F(n1508_5),
    .I0(n1508_6),
    .I1(n1508_7),
    .I2(ff_pattern4[1]),
    .I3(n1514_5) 
);
defparam n1508_s2.INIT=16'hBBF0;
  LUT4 n1509_s2 (
    .F(n1509_5),
    .I0(n1509_6),
    .I1(n1509_7),
    .I2(ff_pattern4[0]),
    .I3(n1514_5) 
);
defparam n1509_s2.INIT=16'hEEF0;
  LUT3 n1510_s2 (
    .F(n1510_5),
    .I0(n1510_6),
    .I1(ff_pattern5[7]),
    .I2(n1514_5) 
);
defparam n1510_s2.INIT=8'hA3;
  LUT3 n1511_s2 (
    .F(n1511_5),
    .I0(n1511_6),
    .I1(ff_pattern5[6]),
    .I2(n1514_5) 
);
defparam n1511_s2.INIT=8'h5C;
  LUT3 n1512_s2 (
    .F(n1512_5),
    .I0(n1512_6),
    .I1(ff_pattern5[5]),
    .I2(n1514_5) 
);
defparam n1512_s2.INIT=8'hA3;
  LUT3 n1513_s2 (
    .F(n1513_5),
    .I0(n1513_6),
    .I1(ff_pattern5[4]),
    .I2(n1514_5) 
);
defparam n1513_s2.INIT=8'h5C;
  LUT3 n1514_s2 (
    .F(n1514_5),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n1514_s2.INIT=8'h40;
  LUT4 n1514_s3 (
    .F(n1514_6),
    .I0(n1514_7),
    .I1(n1514_8),
    .I2(n1514_9),
    .I3(n1478_6) 
);
defparam n1514_s3.INIT=16'hBF00;
  LUT4 n1515_s2 (
    .F(n1515_5),
    .I0(n1515_6),
    .I1(n1515_7),
    .I2(n1515_8),
    .I3(n1478_6) 
);
defparam n1515_s2.INIT=16'hBF00;
  LUT4 n1516_s2 (
    .F(n1516_5),
    .I0(n1516_6),
    .I1(n1516_7),
    .I2(ff_pattern5[1]),
    .I3(n1514_5) 
);
defparam n1516_s2.INIT=16'hBBF0;
  LUT4 n1517_s3 (
    .F(n1517_6),
    .I0(n1517_13),
    .I1(n1517_8),
    .I2(n1517_9),
    .I3(n1517_10) 
);
defparam n1517_s3.INIT=16'h0D00;
  LUT3 n1518_s2 (
    .F(n1518_5),
    .I0(n1518_6),
    .I1(ff_pattern6[7]),
    .I2(n1514_5) 
);
defparam n1518_s2.INIT=8'h5C;
  LUT3 n1519_s2 (
    .F(n1519_5),
    .I0(n1519_6),
    .I1(ff_pattern6[6]),
    .I2(n1514_5) 
);
defparam n1519_s2.INIT=8'hA3;
  LUT3 n1520_s2 (
    .F(n1520_5),
    .I0(n1520_6),
    .I1(ff_pattern6[5]),
    .I2(n1514_5) 
);
defparam n1520_s2.INIT=8'h5C;
  LUT3 n1521_s2 (
    .F(n1521_5),
    .I0(n1521_6),
    .I1(ff_pattern6[4]),
    .I2(n1514_5) 
);
defparam n1521_s2.INIT=8'hA3;
  LUT4 n1522_s2 (
    .F(n1522_5),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[2]),
    .I3(n1517_13) 
);
defparam n1522_s2.INIT=16'hCA00;
  LUT4 n1522_s3 (
    .F(n1522_6),
    .I0(n1471_30),
    .I1(ff_next_vram5[3]),
    .I2(n1522_8),
    .I3(n1514_8) 
);
defparam n1522_s3.INIT=16'h0700;
  LUT4 n1523_s2 (
    .F(n1523_5),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[2]),
    .I3(n1517_13) 
);
defparam n1523_s2.INIT=16'hCA00;
  LUT4 n1523_s3 (
    .F(n1523_6),
    .I0(n1471_30),
    .I1(ff_next_vram5[2]),
    .I2(n1523_8),
    .I3(n1515_7) 
);
defparam n1523_s3.INIT=16'h0700;
  LUT4 n1524_s2 (
    .F(n1524_5),
    .I0(n1524_6),
    .I1(n1524_7),
    .I2(ff_pattern6[1]),
    .I3(n1514_5) 
);
defparam n1524_s2.INIT=16'hBBF0;
  LUT4 n1525_s2 (
    .F(n1525_5),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]),
    .I3(n1517_13) 
);
defparam n1525_s2.INIT=16'hAC00;
  LUT4 n1525_s3 (
    .F(n1525_6),
    .I0(n1471_30),
    .I1(ff_next_vram5[0]),
    .I2(n1525_9),
    .I3(n1514_5) 
);
defparam n1525_s3.INIT=16'h0700;
  LUT4 n1526_s2 (
    .F(n1526_5),
    .I0(n1526_6),
    .I1(n1470_31),
    .I2(ff_pattern7[7]),
    .I3(n1514_5) 
);
defparam n1526_s2.INIT=16'hEEF0;
  LUT3 n1527_s2 (
    .F(n1527_5),
    .I0(ff_pattern7[6]),
    .I1(n1527_6),
    .I2(n1514_5) 
);
defparam n1527_s2.INIT=8'h3A;
  LUT3 n1528_s2 (
    .F(n1528_5),
    .I0(ff_pattern7[5]),
    .I1(n1528_6),
    .I2(n1514_5) 
);
defparam n1528_s2.INIT=8'h3A;
  LUT3 n1529_s2 (
    .F(n1529_5),
    .I0(ff_pattern7[4]),
    .I1(n1529_6),
    .I2(n1514_5) 
);
defparam n1529_s2.INIT=8'h3A;
  LUT4 n1530_s2 (
    .F(n1530_5),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[1]),
    .I3(n1517_13) 
);
defparam n1530_s2.INIT=16'hCA00;
  LUT4 n1530_s3 (
    .F(n1530_6),
    .I0(n1471_30),
    .I1(ff_next_vram6[3]),
    .I2(n1470_31),
    .I3(n1514_8) 
);
defparam n1530_s3.INIT=16'h0700;
  LUT4 n1531_s2 (
    .F(n1531_5),
    .I0(n1531_6),
    .I1(n1531_7),
    .I2(ff_pattern7[2]),
    .I3(n1514_5) 
);
defparam n1531_s2.INIT=16'hBBF0;
  LUT4 n1532_s2 (
    .F(n1532_5),
    .I0(n1532_6),
    .I1(n1532_7),
    .I2(ff_pattern7[1]),
    .I3(n1514_5) 
);
defparam n1532_s2.INIT=16'hBBF0;
  LUT4 n1533_s2 (
    .F(n1533_5),
    .I0(n1533_6),
    .I1(n1477_25),
    .I2(ff_pattern7[0]),
    .I3(n1514_5) 
);
defparam n1533_s2.INIT=16'hBBF0;
  LUT4 n1751_s1 (
    .F(n1751_4),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(reg_left_mask) 
);
defparam n1751_s1.INIT=16'h0100;
  LUT4 n827_s22 (
    .F(n827_30),
    .I0(n1471_30),
    .I1(n803_9),
    .I2(n827_31),
    .I3(w_screen_mode_3_3) 
);
defparam n827_s22.INIT=16'hF0BB;
  LUT4 n828_s22 (
    .F(n828_30),
    .I0(n1471_30),
    .I1(n804_9),
    .I2(n828_31),
    .I3(w_screen_mode_3_3) 
);
defparam n828_s22.INIT=16'hF0BB;
  LUT4 n829_s22 (
    .F(n829_30),
    .I0(n1471_30),
    .I1(n805_9),
    .I2(n829_31),
    .I3(w_screen_mode_3_3) 
);
defparam n829_s22.INIT=16'hF0BB;
  LUT4 n830_s22 (
    .F(n830_30),
    .I0(n1471_30),
    .I1(n806_9),
    .I2(n830_31),
    .I3(w_screen_mode_3_3) 
);
defparam n830_s22.INIT=16'hF0BB;
  LUT4 n831_s20 (
    .F(n831_24),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(n831_27),
    .I2(w_sprite_mode2_4),
    .I3(n831_32) 
);
defparam n831_s20.INIT=16'h050C;
  LUT4 n831_s21 (
    .F(n831_25),
    .I0(n807_9),
    .I1(n851_26),
    .I2(n831_29),
    .I3(w_screen_mode_3_3) 
);
defparam n831_s21.INIT=16'hF0BB;
  LUT4 n832_s19 (
    .F(n832_23),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(n832_25),
    .I2(w_sprite_mode2_4),
    .I3(n831_32) 
);
defparam n832_s19.INIT=16'h0503;
  LUT4 n832_s20 (
    .F(n832_24),
    .I0(n808_9),
    .I1(n851_26),
    .I2(n832_26),
    .I3(w_screen_mode_3_3) 
);
defparam n832_s20.INIT=16'hF0BB;
  LUT4 n833_s20 (
    .F(n833_24),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode_3_3) 
);
defparam n833_s20.INIT=16'h3500;
  LUT4 n833_s21 (
    .F(n833_25),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(ff_next_vram1_3_13),
    .I2(n833_26),
    .I3(w_sprite_mode2_4) 
);
defparam n833_s21.INIT=16'hEEE0;
  LUT4 n834_s19 (
    .F(n834_23),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode_3_3) 
);
defparam n834_s19.INIT=16'h3500;
  LUT4 n834_s20 (
    .F(n834_24),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(ff_next_vram1_3_13),
    .I2(n834_25),
    .I3(w_sprite_mode2_4) 
);
defparam n834_s20.INIT=16'hEEE0;
  LUT4 n835_s25 (
    .F(n835_31),
    .I0(ff_next_vram4[7]),
    .I1(n851_26),
    .I2(n835_32),
    .I3(w_screen_mode[3]) 
);
defparam n835_s25.INIT=16'h0F77;
  LUT4 n836_s24 (
    .F(n836_30),
    .I0(ff_next_vram4[6]),
    .I1(n851_26),
    .I2(n836_31),
    .I3(w_screen_mode[3]) 
);
defparam n836_s24.INIT=16'h0F77;
  LUT4 n837_s24 (
    .F(n837_30),
    .I0(ff_next_vram4[5]),
    .I1(n851_26),
    .I2(n837_31),
    .I3(w_screen_mode[3]) 
);
defparam n837_s24.INIT=16'h0F77;
  LUT4 n838_s24 (
    .F(n838_30),
    .I0(ff_next_vram4[4]),
    .I1(n851_26),
    .I2(n838_31),
    .I3(w_screen_mode[3]) 
);
defparam n838_s24.INIT=16'h0F77;
  LUT2 n851_s20 (
    .F(n851_26),
    .I0(n1471_30),
    .I1(w_sprite_mode2_6) 
);
defparam n851_s20.INIT=4'h1;
  LUT2 n1097_s14 (
    .F(n1097_18),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]) 
);
defparam n1097_s14.INIT=4'h1;
  LUT4 n1097_s15 (
    .F(n1097_19),
    .I0(ff_next_vram2[7]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(n551_30) 
);
defparam n1097_s15.INIT=16'h0777;
  LUT4 n1097_s16 (
    .F(n1097_20),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1097_22),
    .I3(ff_phase[2]) 
);
defparam n1097_s16.INIT=16'h5300;
  LUT4 n1097_s17 (
    .F(n1097_21),
    .I0(reg_backdrop_color[7]),
    .I1(w_sprite_mode2_6),
    .I2(n1097_23),
    .I3(n737_11) 
);
defparam n1097_s17.INIT=16'h7000;
  LUT4 n1098_s13 (
    .F(n1098_17),
    .I0(ff_next_vram2[6]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(n551_30) 
);
defparam n1098_s13.INIT=16'h0777;
  LUT4 n1098_s14 (
    .F(n1098_18),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1097_22),
    .I3(ff_phase[2]) 
);
defparam n1098_s14.INIT=16'h5300;
  LUT4 n1098_s15 (
    .F(n1098_19),
    .I0(reg_backdrop_color[6]),
    .I1(w_sprite_mode2_6),
    .I2(n1098_20),
    .I3(n737_11) 
);
defparam n1098_s15.INIT=16'h7000;
  LUT4 n1099_s13 (
    .F(n1099_17),
    .I0(ff_next_vram2[5]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(n551_30) 
);
defparam n1099_s13.INIT=16'h0777;
  LUT4 n1099_s14 (
    .F(n1099_18),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1097_22),
    .I3(ff_phase[2]) 
);
defparam n1099_s14.INIT=16'h5300;
  LUT4 n1099_s15 (
    .F(n1099_19),
    .I0(reg_backdrop_color[5]),
    .I1(w_sprite_mode2_6),
    .I2(n1099_20),
    .I3(n737_11) 
);
defparam n1099_s15.INIT=16'h7000;
  LUT4 n1100_s13 (
    .F(n1100_17),
    .I0(ff_next_vram2[4]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(n551_30) 
);
defparam n1100_s13.INIT=16'h0777;
  LUT4 n1100_s14 (
    .F(n1100_18),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1097_22),
    .I3(ff_phase[2]) 
);
defparam n1100_s14.INIT=16'h5300;
  LUT4 n1100_s15 (
    .F(n1100_19),
    .I0(reg_backdrop_color[4]),
    .I1(w_sprite_mode2_6),
    .I2(n1100_20),
    .I3(n737_11) 
);
defparam n1100_s15.INIT=16'h7000;
  LUT3 n1101_s15 (
    .F(n1101_19),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1097_22) 
);
defparam n1101_s15.INIT=8'hAC;
  LUT4 n1101_s16 (
    .F(n1101_20),
    .I0(w_sprite_mode2_6),
    .I1(reg_backdrop_color[3]),
    .I2(n1101_22),
    .I3(n737_11) 
);
defparam n1101_s16.INIT=16'h8F00;
  LUT4 n1101_s17 (
    .F(n1101_21),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(n551_30),
    .I3(n1097_18) 
);
defparam n1101_s17.INIT=16'hAC00;
  LUT3 n1102_s15 (
    .F(n1102_19),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1097_22) 
);
defparam n1102_s15.INIT=8'hAC;
  LUT4 n1102_s16 (
    .F(n1102_20),
    .I0(ff_next_vram2[2]),
    .I1(n1102_22),
    .I2(n1471_30),
    .I3(n737_11) 
);
defparam n1102_s16.INIT=16'h5300;
  LUT4 n1102_s17 (
    .F(n1102_21),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(n551_30),
    .I3(n1097_18) 
);
defparam n1102_s17.INIT=16'h5300;
  LUT3 n1103_s15 (
    .F(n1103_19),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1097_22) 
);
defparam n1103_s15.INIT=8'hAC;
  LUT4 n1103_s16 (
    .F(n1103_20),
    .I0(ff_next_vram2[1]),
    .I1(n1103_22),
    .I2(n1471_30),
    .I3(n737_11) 
);
defparam n1103_s16.INIT=16'hAC00;
  LUT4 n1103_s17 (
    .F(n1103_21),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(n551_30),
    .I3(n1097_18) 
);
defparam n1103_s17.INIT=16'hAC00;
  LUT3 n1104_s15 (
    .F(n1104_19),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1097_22) 
);
defparam n1104_s15.INIT=8'hAC;
  LUT4 n1104_s16 (
    .F(n1104_20),
    .I0(ff_next_vram2[0]),
    .I1(n1104_22),
    .I2(n1471_30),
    .I3(n737_11) 
);
defparam n1104_s16.INIT=16'h5300;
  LUT4 n1104_s17 (
    .F(n1104_21),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(n551_30),
    .I3(n1097_18) 
);
defparam n1104_s17.INIT=16'h5300;
  LUT4 n1105_s14 (
    .F(n1105_18),
    .I0(ff_next_vram3[7]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[1]) 
);
defparam n1105_s14.INIT=16'h0F77;
  LUT3 n1105_s15 (
    .F(n1105_19),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1105_20) 
);
defparam n1105_s15.INIT=8'h53;
  LUT4 n1106_s14 (
    .F(n1106_18),
    .I0(ff_next_vram3[6]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[1]) 
);
defparam n1106_s14.INIT=16'h0F77;
  LUT3 n1106_s15 (
    .F(n1106_19),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1105_20) 
);
defparam n1106_s15.INIT=8'h53;
  LUT4 n1107_s14 (
    .F(n1107_18),
    .I0(ff_next_vram3[5]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[1]) 
);
defparam n1107_s14.INIT=16'h0F77;
  LUT3 n1107_s15 (
    .F(n1107_19),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1105_20) 
);
defparam n1107_s15.INIT=8'h53;
  LUT4 n1108_s14 (
    .F(n1108_18),
    .I0(ff_next_vram3[4]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[1]) 
);
defparam n1108_s14.INIT=16'h0F77;
  LUT3 n1108_s15 (
    .F(n1108_19),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1105_20) 
);
defparam n1108_s15.INIT=8'h53;
  LUT3 n1109_s15 (
    .F(n1109_19),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1105_20) 
);
defparam n1109_s15.INIT=8'h53;
  LUT3 n1110_s14 (
    .F(n1110_18),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1105_20) 
);
defparam n1110_s14.INIT=8'h53;
  LUT3 n1111_s14 (
    .F(n1111_18),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1105_20) 
);
defparam n1111_s14.INIT=8'h53;
  LUT3 n1112_s14 (
    .F(n1112_18),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1105_20) 
);
defparam n1112_s14.INIT=8'h53;
  LUT4 n1113_s10 (
    .F(n1113_14),
    .I0(w_screen_mode_3_3),
    .I1(n551_30),
    .I2(n851_26),
    .I3(ff_phase[1]) 
);
defparam n1113_s10.INIT=16'hEE0F;
  LUT4 n1113_s11 (
    .F(n1113_15),
    .I0(w_screen_mode_3_3),
    .I1(n803_9),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(n551_30) 
);
defparam n1113_s11.INIT=16'h0777;
  LUT4 n1114_s10 (
    .F(n1114_14),
    .I0(w_screen_mode_3_3),
    .I1(n804_9),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(n551_30) 
);
defparam n1114_s10.INIT=16'h0777;
  LUT4 n1115_s10 (
    .F(n1115_14),
    .I0(w_screen_mode_3_3),
    .I1(n805_9),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(n551_30) 
);
defparam n1115_s10.INIT=16'h0777;
  LUT4 n1116_s10 (
    .F(n1116_14),
    .I0(w_screen_mode_3_3),
    .I1(n806_9),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(n551_30) 
);
defparam n1116_s10.INIT=16'h0777;
  LUT4 n1117_s10 (
    .F(n1117_14),
    .I0(n551_30),
    .I1(ff_next_vram5[3]),
    .I2(n807_9),
    .I3(w_screen_mode_3_3) 
);
defparam n1117_s10.INIT=16'h0FBB;
  LUT3 n1118_s10 (
    .F(n1118_14),
    .I0(n808_9),
    .I1(ff_next_vram5[2]),
    .I2(w_screen_mode_3_3) 
);
defparam n1118_s10.INIT=8'h53;
  LUT4 n1119_s10 (
    .F(n1119_14),
    .I0(n551_30),
    .I1(ff_next_vram5[1]),
    .I2(n809_9),
    .I3(w_screen_mode_3_3) 
);
defparam n1119_s10.INIT=16'h0FBB;
  LUT3 n1120_s10 (
    .F(n1120_14),
    .I0(ff_next_vram5[0]),
    .I1(n810_9),
    .I2(w_screen_mode_3_3) 
);
defparam n1120_s10.INIT=8'h35;
  LUT4 n1121_s11 (
    .F(n1121_15),
    .I0(ff_next_vram1[7]),
    .I1(n851_26),
    .I2(n803_9),
    .I3(ff_phase[0]) 
);
defparam n1121_s11.INIT=16'h0F77;
  LUT4 n1122_s11 (
    .F(n1122_15),
    .I0(ff_next_vram1[6]),
    .I1(n851_26),
    .I2(n804_9),
    .I3(ff_phase[0]) 
);
defparam n1122_s11.INIT=16'h0F77;
  LUT4 n1123_s11 (
    .F(n1123_15),
    .I0(ff_next_vram1[5]),
    .I1(n851_26),
    .I2(n805_9),
    .I3(ff_phase[0]) 
);
defparam n1123_s11.INIT=16'h0F77;
  LUT4 n1124_s11 (
    .F(n1124_15),
    .I0(ff_next_vram1[4]),
    .I1(n851_26),
    .I2(n806_9),
    .I3(ff_phase[0]) 
);
defparam n1124_s11.INIT=16'h0F77;
  LUT2 n1470_s23 (
    .F(n1470_31),
    .I0(reg_backdrop_color[3]),
    .I1(w_screen_mode_3_3) 
);
defparam n1470_s23.INIT=4'h8;
  LUT3 n1470_s24 (
    .F(n1470_32),
    .I0(ff_next_vram7[7]),
    .I1(n1471_30),
    .I2(n1471_35) 
);
defparam n1470_s24.INIT=8'h80;
  LUT4 n1471_s22 (
    .F(n1471_30),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(n1471_33) 
);
defparam n1471_s22.INIT=16'hCA00;
  LUT4 n1471_s24 (
    .F(n1471_32),
    .I0(w_screen_mode_3_3),
    .I1(reg_backdrop_color[2]),
    .I2(reg_backdrop_color[6]),
    .I3(n1470_34) 
);
defparam n1471_s24.INIT=16'h0777;
  LUT4 n1472_s22 (
    .F(n1472_30),
    .I0(w_screen_mode_3_3),
    .I1(reg_backdrop_color[1]),
    .I2(reg_backdrop_color[5]),
    .I3(n1470_34) 
);
defparam n1472_s22.INIT=16'h0777;
  LUT4 n1473_s22 (
    .F(n1473_30),
    .I0(w_screen_mode_3_3),
    .I1(reg_backdrop_color[0]),
    .I2(reg_backdrop_color[4]),
    .I3(n1470_34) 
);
defparam n1473_s22.INIT=16'h0777;
  LUT4 n1474_s20 (
    .F(n1474_24),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[3]),
    .I2(n1470_31),
    .I3(n1474_25) 
);
defparam n1474_s20.INIT=16'h0700;
  LUT4 n1475_s20 (
    .F(n1475_24),
    .I0(ff_next_vram7[2]),
    .I1(n1475_25),
    .I2(n1471_30),
    .I3(n1531_7) 
);
defparam n1475_s20.INIT=16'h5300;
  LUT4 n1476_s20 (
    .F(n1476_24),
    .I0(ff_next_vram7[1]),
    .I1(n1476_25),
    .I2(n1532_6),
    .I3(n1471_30) 
);
defparam n1476_s20.INIT=16'h0503;
  LUT4 n1477_s20 (
    .F(n1477_24),
    .I0(ff_next_vram7[0]),
    .I1(n1477_26),
    .I2(w_screen_mode[3]),
    .I3(n1471_30) 
);
defparam n1477_s20.INIT=16'h0A0C;
  LUT4 n1477_s21 (
    .F(n1477_25),
    .I0(ff_next_vram2[0]),
    .I1(w_screen_mode_3_4),
    .I2(reg_backdrop_color[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n1477_s21.INIT=16'h0777;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(ff_screen_h_in_active_11),
    .I1(ff_pos_x_5_10),
    .I2(w_screen_mode_3_3),
    .I3(w_sprite_mode2_6) 
);
defparam ff_screen_h_in_active_s5.INIT=16'hCCCA;
  LUT4 n728_s7 (
    .F(n728_11),
    .I0(n734_21),
    .I1(w_screen_mode_3_4),
    .I2(n728_20),
    .I3(n728_15) 
);
defparam n728_s7.INIT=16'h0007;
  LUT4 n728_s8 (
    .F(n728_12),
    .I0(w_screen_mode[3]),
    .I1(reg_color_table_base[16]),
    .I2(n851_26),
    .I3(n734_21) 
);
defparam n728_s8.INIT=16'h4000;
  LUT4 n728_s9 (
    .F(n728_13),
    .I0(n739_11),
    .I1(n728_16),
    .I2(reg_pattern_name_table_base[16]),
    .I3(n728_22) 
);
defparam n728_s9.INIT=16'h0777;
  LUT4 n729_s7 (
    .F(n729_11),
    .I0(n551_30),
    .I1(n728_16),
    .I2(n1471_30),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n729_s7.INIT=16'hB0BB;
  LUT4 n729_s8 (
    .F(n729_12),
    .I0(reg_pattern_generator_table_base[15]),
    .I1(n729_14),
    .I2(w_screen_mode_3_4),
    .I3(n734_21) 
);
defparam n729_s8.INIT=16'hA300;
  LUT4 n729_s9 (
    .F(n729_13),
    .I0(n728_20),
    .I1(n728_15),
    .I2(reg_pattern_generator_table_base[15]),
    .I3(n729_15) 
);
defparam n729_s9.INIT=16'h001F;
  LUT4 n730_s7 (
    .F(n730_11),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n831_32),
    .I2(n1471_30),
    .I3(ff_next_vram0_7_9) 
);
defparam n730_s7.INIT=16'h2F00;
  LUT4 n730_s8 (
    .F(n730_12),
    .I0(reg_color_table_base[15]),
    .I1(w_screen_mode_3_3),
    .I2(n730_17),
    .I3(n734_21) 
);
defparam n730_s8.INIT=16'hF800;
  LUT3 n730_s9 (
    .F(n730_13),
    .I0(n728_11),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n730_15) 
);
defparam n730_s9.INIT=8'h0B;
  LUT4 n731_s7 (
    .F(n731_11),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n831_32),
    .I2(n1471_30),
    .I3(ff_next_vram0_7_9) 
);
defparam n731_s7.INIT=16'h2F00;
  LUT4 n731_s8 (
    .F(n731_12),
    .I0(reg_color_table_base[14]),
    .I1(n731_17),
    .I2(w_screen_mode_3_3),
    .I3(n734_21) 
);
defparam n731_s8.INIT=16'hAC00;
  LUT3 n731_s9 (
    .F(n731_13),
    .I0(n728_11),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n731_15) 
);
defparam n731_s9.INIT=8'h0B;
  LUT3 n732_s7 (
    .F(n732_11),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(n732_14) 
);
defparam n732_s7.INIT=8'h01;
  LUT4 n732_s8 (
    .F(n732_12),
    .I0(reg_color_table_base[13]),
    .I1(w_screen_mode_3_3),
    .I2(n732_15),
    .I3(n734_21) 
);
defparam n732_s8.INIT=16'hF800;
  LUT4 n732_s9 (
    .F(n732_13),
    .I0(n732_16),
    .I1(w_screen_mode_3_4),
    .I2(ff_phase[1]),
    .I3(n732_17) 
);
defparam n732_s9.INIT=16'hC500;
  LUT4 n733_s7 (
    .F(n733_11),
    .I0(w_sprite_mode2_4),
    .I1(n831_26),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n851_26) 
);
defparam n733_s7.INIT=16'h000B;
  LUT4 n733_s8 (
    .F(n733_12),
    .I0(w_screen_mode_3_3),
    .I1(w_pattern_name_t12_pre[10]),
    .I2(reg_pattern_name_table_base[11]),
    .I3(n728_22) 
);
defparam n733_s8.INIT=16'hD000;
  LUT4 n733_s9 (
    .F(n733_13),
    .I0(ff_phase[0]),
    .I1(n733_15),
    .I2(n728_20),
    .I3(reg_pattern_generator_table_base[11]) 
);
defparam n733_s9.INIT=16'hF800;
  LUT4 n733_s10 (
    .F(n733_14),
    .I0(n733_16),
    .I1(n733_17),
    .I2(n734_21),
    .I3(n733_18) 
);
defparam n733_s10.INIT=16'h004F;
  LUT4 n734_s7 (
    .F(n734_11),
    .I0(n734_15),
    .I1(ff_next_vram0[7]),
    .I2(n734_16),
    .I3(reg_color_table_base[10]) 
);
defparam n734_s7.INIT=16'hF800;
  LUT4 n734_s8 (
    .F(n734_12),
    .I0(ff_next_vram0[7]),
    .I1(w_screen_mode_3_4),
    .I2(reg_color_table_base[11]),
    .I3(w_screen_mode_3_3) 
);
defparam n734_s8.INIT=16'h0777;
  LUT4 n734_s10 (
    .F(n734_14),
    .I0(n728_15),
    .I1(ff_next_vram0[7]),
    .I2(n734_17),
    .I3(n734_18) 
);
defparam n734_s10.INIT=16'h0700;
  LUT4 n735_s7 (
    .F(n735_11),
    .I0(ff_next_vram1_3_13),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n735_14),
    .I3(n735_15) 
);
defparam n735_s7.INIT=16'hB000;
  LUT4 n735_s8 (
    .F(n735_12),
    .I0(reg_color_table_base[10]),
    .I1(w_screen_mode_3_3),
    .I2(n735_16),
    .I3(n734_21) 
);
defparam n735_s8.INIT=16'hF800;
  LUT4 n735_s9 (
    .F(n735_13),
    .I0(n728_15),
    .I1(ff_phase[0]),
    .I2(n735_17),
    .I3(ff_next_vram0[6]) 
);
defparam n735_s9.INIT=16'h41CF;
  LUT4 n736_s7 (
    .F(n736_11),
    .I0(w_screen_mode_3_4),
    .I1(n734_21),
    .I2(n728_15),
    .I3(ff_next_vram0[5]) 
);
defparam n736_s7.INIT=16'hF800;
  LUT4 n736_s8 (
    .F(n736_12),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n833_28),
    .I2(n736_15),
    .I3(ff_next_vram0_7_9) 
);
defparam n736_s8.INIT=16'h8F00;
  LUT4 n736_s9 (
    .F(n736_13),
    .I0(reg_color_table_base[9]),
    .I1(w_screen_mode_3_3),
    .I2(n736_16),
    .I3(n734_21) 
);
defparam n736_s9.INIT=16'hF800;
  LUT4 n736_s10 (
    .F(n736_14),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n739_11),
    .I2(ff_next_vram4[5]),
    .I3(n728_20) 
);
defparam n736_s10.INIT=16'h0777;
  LUT2 n737_s7 (
    .F(n737_11),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]) 
);
defparam n737_s7.INIT=4'h4;
  LUT4 n737_s8 (
    .F(n737_12),
    .I0(ff_next_vram4[4]),
    .I1(w_screen_mode_3_3),
    .I2(ff_phase[0]),
    .I3(n737_15) 
);
defparam n737_s8.INIT=16'h00F8;
  LUT4 n737_s9 (
    .F(n737_13),
    .I0(ff_next_vram1_3_13),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n737_16),
    .I3(ff_next_vram0_7_9) 
);
defparam n737_s9.INIT=16'hF400;
  LUT4 n737_s10 (
    .F(n737_14),
    .I0(w_pos_x[7]),
    .I1(n739_11),
    .I2(ff_next_vram0[4]),
    .I3(n728_15) 
);
defparam n737_s10.INIT=16'h0777;
  LUT4 n738_s7 (
    .F(n738_11),
    .I0(n738_14),
    .I1(n738_15),
    .I2(n738_16),
    .I3(w_sprite_mode2_4) 
);
defparam n738_s7.INIT=16'h030A;
  LUT4 n738_s8 (
    .F(n738_12),
    .I0(w_pos_x[6]),
    .I1(n739_11),
    .I2(ff_next_vram0[3]),
    .I3(n728_15) 
);
defparam n738_s8.INIT=16'h0777;
  LUT4 n738_s9 (
    .F(n738_13),
    .I0(n738_17),
    .I1(n734_21),
    .I2(ff_next_vram4[3]),
    .I3(n728_20) 
);
defparam n738_s9.INIT=16'h0BBB;
  LUT3 n739_s7 (
    .F(n739_11),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(n551_30) 
);
defparam n739_s7.INIT=8'h10;
  LUT4 n739_s8 (
    .F(n739_12),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n833_28),
    .I2(n739_14),
    .I3(ff_next_vram0_7_9) 
);
defparam n739_s8.INIT=16'h8F00;
  LUT3 n739_s9 (
    .F(n739_13),
    .I0(n741_11),
    .I1(ff_next_vram0[2]),
    .I2(n739_19) 
);
defparam n739_s9.INIT=8'h0B;
  LUT4 n740_s7 (
    .F(n740_11),
    .I0(ff_next_vram1_3_13),
    .I1(w_pos_x[5]),
    .I2(n740_14),
    .I3(n740_15) 
);
defparam n740_s7.INIT=16'hB000;
  LUT2 n740_s8 (
    .F(n740_12),
    .I0(n741_11),
    .I1(ff_next_vram0[1]) 
);
defparam n740_s8.INIT=4'h4;
  LUT4 n740_s9 (
    .F(n740_13),
    .I0(n740_16),
    .I1(n740_17),
    .I2(ff_phase[0]),
    .I3(n737_11) 
);
defparam n740_s9.INIT=16'h5300;
  LUT4 n741_s7 (
    .F(n741_11),
    .I0(n831_32),
    .I1(n734_21),
    .I2(w_sprite_mode2_4),
    .I3(n728_15) 
);
defparam n741_s7.INIT=16'h007F;
  LUT4 n741_s8 (
    .F(n741_12),
    .I0(n741_14),
    .I1(n741_15),
    .I2(ff_phase[0]),
    .I3(n737_11) 
);
defparam n741_s8.INIT=16'h5300;
  LUT3 n741_s9 (
    .F(n741_13),
    .I0(n741_16),
    .I1(n741_17),
    .I2(ff_next_vram0_7_9) 
);
defparam n741_s9.INIT=8'hB0;
  LUT4 n742_s7 (
    .F(n742_11),
    .I0(n734_15),
    .I1(n734_21),
    .I2(n728_15),
    .I3(n728_20) 
);
defparam n742_s7.INIT=16'h0007;
  LUT4 n742_s8 (
    .F(n742_12),
    .I0(n734_16),
    .I1(ff_next_vram0[5]),
    .I2(n738_16),
    .I3(n734_21) 
);
defparam n742_s8.INIT=16'hF800;
  LUT4 n742_s9 (
    .F(n742_13),
    .I0(w_pos_x[5]),
    .I1(n833_28),
    .I2(n742_14),
    .I3(ff_next_vram0_7_9) 
);
defparam n742_s9.INIT=16'h8F00;
  LUT3 n743_s7 (
    .F(n743_11),
    .I0(n744_19),
    .I1(ff_next_vram0_7_9),
    .I2(n743_18) 
);
defparam n743_s7.INIT=8'h08;
  LUT4 n743_s8 (
    .F(n743_12),
    .I0(ff_next_vram0[4]),
    .I1(n734_16),
    .I2(n743_14),
    .I3(n734_21) 
);
defparam n743_s8.INIT=16'h8F00;
  LUT4 n744_s7 (
    .F(n744_11),
    .I0(ff_pos_x[0]),
    .I1(n831_26),
    .I2(n744_14),
    .I3(w_sprite_mode2_4) 
);
defparam n744_s7.INIT=16'h0F77;
  LUT4 n744_s9 (
    .F(n744_13),
    .I0(n742_11),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n744_15),
    .I3(n744_16) 
);
defparam n744_s9.INIT=16'hB0BB;
  LUT2 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]) 
);
defparam ff_next_vram1_7_s4.INIT=4'h1;
  LUT4 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_10),
    .I0(ff_next_vram1_7_11),
    .I1(ff_phase[2]),
    .I2(n440_5),
    .I3(ff_next_vram1_7_12) 
);
defparam ff_next_vram1_7_s5.INIT=16'h1000;
  LUT3 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(ff_phase[2]),
    .I1(ff_next_vram2_7_14),
    .I2(ff_next_vram3_7_10) 
);
defparam ff_next_vram2_7_s4.INIT=8'hB0;
  LUT4 ff_next_vram3_7_s4 (
    .F(ff_next_vram3_7_9),
    .I0(ff_next_vram3_7_13),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(n551_30) 
);
defparam ff_next_vram3_7_s4.INIT=16'h3002;
  LUT4 ff_next_vram3_7_s5 (
    .F(ff_next_vram3_7_10),
    .I0(w_screen_mode_3_3),
    .I1(ff_next_vram1_7_9),
    .I2(ff_phase[2]),
    .I3(n440_5) 
);
defparam ff_next_vram3_7_s5.INIT=16'h8F00;
  LUT3 ff_next_vram3_3_s4 (
    .F(ff_next_vram3_3_9),
    .I0(ff_next_vram1_3_13),
    .I1(n551_30),
    .I2(ff_phase[1]) 
);
defparam ff_next_vram3_3_s4.INIT=8'hC5;
  LUT4 ff_next_vram5_7_s4 (
    .F(ff_next_vram5_7_9),
    .I0(w_screen_mode[3]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_next_vram5_7_10) 
);
defparam ff_next_vram5_7_s4.INIT=16'h0D00;
  LUT2 n182_s3 (
    .F(n182_8),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10) 
);
defparam n182_s3.INIT=4'h8;
  LUT3 n179_s3 (
    .F(n179_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]) 
);
defparam n179_s3.INIT=8'h80;
  LUT4 n178_s3 (
    .F(n178_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]),
    .I3(ff_pos_x[3]) 
);
defparam n178_s3.INIT=16'h8000;
  LUT4 n545_s2 (
    .F(n545_7),
    .I0(ff_phase[1]),
    .I1(w_sprite_mode2_6),
    .I2(reg_screen_mode[0]),
    .I3(n545_10) 
);
defparam n545_s2.INIT=16'hB0BB;
  LUT4 n545_s3 (
    .F(n545_8),
    .I0(ff_phase[0]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[4]),
    .I3(ff_phase[1]) 
);
defparam n545_s3.INIT=16'h3500;
  LUT4 n545_s4 (
    .F(n545_9),
    .I0(n1471_30),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n545_13) 
);
defparam n545_s4.INIT=16'h0700;
  LUT4 n138_s4 (
    .F(n138_9),
    .I0(ff_screen_h_in_active_11),
    .I1(ff_pos_x_5_14),
    .I2(w_screen_mode_3_3),
    .I3(w_sprite_mode2_6) 
);
defparam n138_s4.INIT=16'hCCC5;
  LUT4 n256_s5 (
    .F(n256_10),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(n256_11),
    .I3(n256_12) 
);
defparam n256_s5.INIT=16'h0100;
  LUT2 w_screen_mode_3_s2 (
    .F(w_screen_mode_3_5),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]) 
);
defparam w_screen_mode_3_s2.INIT=4'h4;
  LUT4 n2015_s3 (
    .F(n2015_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n2015_s3.INIT=16'h0100;
  LUT4 n1478_s5 (
    .F(n1478_8),
    .I0(n1478_9),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram0[7]),
    .I3(n1471_30) 
);
defparam n1478_s5.INIT=16'h0BBB;
  LUT4 n1479_s4 (
    .F(n1479_7),
    .I0(w_screen_mode_3_3),
    .I1(n1479_9),
    .I2(ff_next_vram0[6]),
    .I3(n1471_30) 
);
defparam n1479_s4.INIT=16'h0DDD;
  LUT4 n1480_s4 (
    .F(n1480_7),
    .I0(w_screen_mode_3_3),
    .I1(n1480_9),
    .I2(ff_next_vram0[5]),
    .I3(n1471_30) 
);
defparam n1480_s4.INIT=16'h0DDD;
  LUT4 n1481_s4 (
    .F(n1481_7),
    .I0(w_screen_mode_3_3),
    .I1(n1481_9),
    .I2(ff_next_vram0[4]),
    .I3(n1471_30) 
);
defparam n1481_s4.INIT=16'h0DDD;
  LUT4 n1482_s4 (
    .F(n1482_7),
    .I0(n1482_9),
    .I1(ff_next_vram2[7]),
    .I2(n831_26),
    .I3(w_screen_mode[3]) 
);
defparam n1482_s4.INIT=16'hC500;
  LUT4 n1482_s5 (
    .F(n1482_8),
    .I0(n1478_9),
    .I1(ff_next_vram0[3]),
    .I2(w_screen_mode[3]),
    .I3(n1471_30) 
);
defparam n1482_s5.INIT=16'h0C05;
  LUT4 n1483_s4 (
    .F(n1483_7),
    .I0(n1483_9),
    .I1(ff_next_vram2[6]),
    .I2(n831_26),
    .I3(w_screen_mode[3]) 
);
defparam n1483_s4.INIT=16'hC500;
  LUT4 n1483_s5 (
    .F(n1483_8),
    .I0(n1479_9),
    .I1(ff_next_vram0[2]),
    .I2(w_screen_mode[3]),
    .I3(n1471_30) 
);
defparam n1483_s5.INIT=16'h0C05;
  LUT4 n1484_s3 (
    .F(n1484_6),
    .I0(n1484_8),
    .I1(ff_next_vram2[5]),
    .I2(n831_26),
    .I3(w_screen_mode[3]) 
);
defparam n1484_s3.INIT=16'hC500;
  LUT4 n1484_s4 (
    .F(n1484_7),
    .I0(n1480_9),
    .I1(ff_next_vram0[1]),
    .I2(w_screen_mode[3]),
    .I3(n1471_30) 
);
defparam n1484_s4.INIT=16'h0C05;
  LUT4 n1485_s3 (
    .F(n1485_6),
    .I0(n1485_8),
    .I1(ff_next_vram2[4]),
    .I2(n831_26),
    .I3(w_screen_mode[3]) 
);
defparam n1485_s3.INIT=16'hC500;
  LUT4 n1485_s4 (
    .F(n1485_7),
    .I0(n1481_9),
    .I1(ff_next_vram0[0]),
    .I2(w_screen_mode[3]),
    .I3(n1471_30) 
);
defparam n1485_s4.INIT=16'h0C05;
  LUT4 n1486_s3 (
    .F(n1486_6),
    .I0(ff_next_vram1[7]),
    .I1(n1471_30),
    .I2(n1486_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1486_s3.INIT=16'h7077;
  LUT4 n1487_s3 (
    .F(n1487_6),
    .I0(ff_next_vram1[6]),
    .I1(n1471_30),
    .I2(n1487_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1487_s3.INIT=16'h7077;
  LUT4 n1488_s3 (
    .F(n1488_6),
    .I0(ff_next_vram1[5]),
    .I1(n1471_30),
    .I2(n1488_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1488_s3.INIT=16'h7077;
  LUT4 n1489_s3 (
    .F(n1489_6),
    .I0(ff_next_vram1[4]),
    .I1(n1471_30),
    .I2(n1489_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1489_s3.INIT=16'h0777;
  LUT4 n1490_s4 (
    .F(n1490_7),
    .I0(n1482_9),
    .I1(ff_next_vram1[3]),
    .I2(w_screen_mode[3]),
    .I3(n1471_30) 
);
defparam n1490_s4.INIT=16'h0C05;
  LUT4 n1490_s5 (
    .F(n1490_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1490_9),
    .I3(w_screen_mode[3]) 
);
defparam n1490_s5.INIT=16'hAC00;
  LUT4 n1491_s3 (
    .F(n1491_6),
    .I0(n1483_9),
    .I1(ff_next_vram1[2]),
    .I2(w_screen_mode[3]),
    .I3(n1471_30) 
);
defparam n1491_s3.INIT=16'h0C05;
  LUT4 n1491_s4 (
    .F(n1491_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1490_9),
    .I3(w_screen_mode[3]) 
);
defparam n1491_s4.INIT=16'hAC00;
  LUT4 n1492_s3 (
    .F(n1492_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1490_9),
    .I3(w_screen_mode[3]) 
);
defparam n1492_s3.INIT=16'hCA00;
  LUT4 n1492_s4 (
    .F(n1492_7),
    .I0(w_screen_mode[3]),
    .I1(n1484_8),
    .I2(ff_next_vram1[1]),
    .I3(n1471_30) 
);
defparam n1492_s4.INIT=16'h0FEE;
  LUT4 n1493_s3 (
    .F(n1493_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1490_9),
    .I3(w_screen_mode[3]) 
);
defparam n1493_s3.INIT=16'hCA00;
  LUT4 n1493_s4 (
    .F(n1493_7),
    .I0(w_screen_mode[3]),
    .I1(n1485_8),
    .I2(ff_next_vram1[0]),
    .I3(n1471_30) 
);
defparam n1493_s4.INIT=16'h0FEE;
  LUT4 n1494_s3 (
    .F(n1494_6),
    .I0(w_screen_mode_3_3),
    .I1(n1494_7),
    .I2(ff_next_vram2[7]),
    .I3(n1471_30) 
);
defparam n1494_s3.INIT=16'h0DDD;
  LUT4 n1495_s3 (
    .F(n1495_6),
    .I0(w_screen_mode_3_3),
    .I1(n1495_7),
    .I2(ff_next_vram2[6]),
    .I3(n1471_30) 
);
defparam n1495_s3.INIT=16'h0DDD;
  LUT4 n1496_s3 (
    .F(n1496_6),
    .I0(w_screen_mode_3_3),
    .I1(n1496_7),
    .I2(ff_next_vram2[5]),
    .I3(n1471_30) 
);
defparam n1496_s3.INIT=16'h0DDD;
  LUT4 n1497_s3 (
    .F(n1497_6),
    .I0(w_screen_mode_3_3),
    .I1(n1517_8),
    .I2(ff_next_vram2[4]),
    .I3(n1471_30) 
);
defparam n1497_s3.INIT=16'h0DDD;
  LUT4 n1498_s4 (
    .F(n1498_7),
    .I0(n1471_30),
    .I1(ff_next_vram1[5]),
    .I2(w_screen_mode[3]),
    .I3(n1498_8) 
);
defparam n1498_s4.INIT=16'h00F4;
  LUT4 n1502_s3 (
    .F(n1502_6),
    .I0(n1471_30),
    .I1(n1502_7),
    .I2(w_screen_mode_3_3),
    .I3(ff_next_vram3[7]) 
);
defparam n1502_s3.INIT=16'h453F;
  LUT4 n1503_s3 (
    .F(n1503_6),
    .I0(n1471_30),
    .I1(n1503_7),
    .I2(w_screen_mode_3_3),
    .I3(ff_next_vram3[6]) 
);
defparam n1503_s3.INIT=16'h453F;
  LUT4 n1504_s3 (
    .F(n1504_6),
    .I0(n1471_30),
    .I1(n1504_7),
    .I2(w_screen_mode_3_3),
    .I3(ff_next_vram3[5]) 
);
defparam n1504_s3.INIT=16'h453F;
  LUT4 n1505_s3 (
    .F(n1505_6),
    .I0(n1471_30),
    .I1(n1505_7),
    .I2(w_screen_mode_3_3),
    .I3(ff_next_vram3[4]) 
);
defparam n1505_s3.INIT=16'h453F;
  LUT4 n1506_s3 (
    .F(n1506_6),
    .I0(ff_next_vram2[7]),
    .I1(n1506_8),
    .I2(n831_26),
    .I3(w_screen_mode[3]) 
);
defparam n1506_s3.INIT=16'hAC00;
  LUT4 n1506_s4 (
    .F(n1506_7),
    .I0(w_screen_mode[3]),
    .I1(n1506_9),
    .I2(ff_next_vram3[3]),
    .I3(n1471_30) 
);
defparam n1506_s4.INIT=16'h0FEE;
  LUT4 n1507_s3 (
    .F(n1507_6),
    .I0(ff_next_vram2[6]),
    .I1(n1507_8),
    .I2(n831_26),
    .I3(w_screen_mode[3]) 
);
defparam n1507_s3.INIT=16'hAC00;
  LUT4 n1507_s4 (
    .F(n1507_7),
    .I0(ff_next_vram3[2]),
    .I1(n1507_9),
    .I2(w_screen_mode[3]),
    .I3(n1471_30) 
);
defparam n1507_s4.INIT=16'h0A0C;
  LUT4 n1508_s3 (
    .F(n1508_6),
    .I0(ff_next_vram2[5]),
    .I1(n1508_8),
    .I2(n831_26),
    .I3(w_screen_mode[3]) 
);
defparam n1508_s3.INIT=16'hA300;
  LUT4 n1508_s4 (
    .F(n1508_7),
    .I0(w_screen_mode[3]),
    .I1(n1508_9),
    .I2(ff_next_vram3[1]),
    .I3(n1471_30) 
);
defparam n1508_s4.INIT=16'h0FEE;
  LUT4 n1509_s3 (
    .F(n1509_6),
    .I0(ff_next_vram2[4]),
    .I1(n1509_8),
    .I2(n831_26),
    .I3(w_screen_mode[3]) 
);
defparam n1509_s3.INIT=16'hAC00;
  LUT4 n1509_s4 (
    .F(n1509_7),
    .I0(ff_next_vram3[0]),
    .I1(n1509_9),
    .I2(w_screen_mode[3]),
    .I3(n1471_30) 
);
defparam n1509_s4.INIT=16'h0A0C;
  LUT4 n1510_s3 (
    .F(n1510_6),
    .I0(ff_next_vram4[7]),
    .I1(n1471_30),
    .I2(n1510_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1510_s3.INIT=16'h0777;
  LUT4 n1511_s3 (
    .F(n1511_6),
    .I0(ff_next_vram4[6]),
    .I1(n1471_30),
    .I2(n1511_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1511_s3.INIT=16'h7077;
  LUT4 n1512_s3 (
    .F(n1512_6),
    .I0(ff_next_vram4[5]),
    .I1(n1471_30),
    .I2(n1512_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1512_s3.INIT=16'h0777;
  LUT4 n1513_s3 (
    .F(n1513_6),
    .I0(ff_next_vram4[4]),
    .I1(n1471_30),
    .I2(n1513_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1513_s3.INIT=16'h7077;
  LUT4 n1514_s4 (
    .F(n1514_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[4]),
    .I3(w_screen_mode_3_3) 
);
defparam n1514_s4.INIT=16'hAC00;
  LUT3 n1514_s5 (
    .F(n1514_8),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[3]),
    .I2(n1514_5) 
);
defparam n1514_s5.INIT=8'h70;
  LUT4 n1514_s6 (
    .F(n1514_9),
    .I0(w_screen_mode[3]),
    .I1(n1494_7),
    .I2(ff_next_vram4[3]),
    .I3(n1471_30) 
);
defparam n1514_s6.INIT=16'h0FEE;
  LUT4 n1515_s3 (
    .F(n1515_6),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[4]),
    .I3(w_screen_mode_3_3) 
);
defparam n1515_s3.INIT=16'hAC00;
  LUT3 n1515_s4 (
    .F(n1515_7),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[2]),
    .I2(n1514_5) 
);
defparam n1515_s4.INIT=8'h70;
  LUT4 n1515_s5 (
    .F(n1515_8),
    .I0(w_screen_mode[3]),
    .I1(n1495_7),
    .I2(ff_next_vram4[2]),
    .I3(n1471_30) 
);
defparam n1515_s5.INIT=16'h0FEE;
  LUT4 n1516_s3 (
    .F(n1516_6),
    .I0(ff_next_vram2[1]),
    .I1(n1516_8),
    .I2(n831_26),
    .I3(w_screen_mode[3]) 
);
defparam n1516_s3.INIT=16'hAC00;
  LUT4 n1516_s4 (
    .F(n1516_7),
    .I0(w_screen_mode[3]),
    .I1(n1496_7),
    .I2(ff_next_vram4[1]),
    .I3(n1471_30) 
);
defparam n1516_s4.INIT=16'h0FEE;
  LUT3 n1517_s5 (
    .F(n1517_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1517_s5.INIT=8'h53;
  LUT4 n1517_s6 (
    .F(n1517_9),
    .I0(ff_next_vram2[0]),
    .I1(w_screen_mode_3_4),
    .I2(w_screen_mode_3_3),
    .I3(n1517_11) 
);
defparam n1517_s6.INIT=16'h00F8;
  LUT3 n1517_s7 (
    .F(n1517_10),
    .I0(n1471_30),
    .I1(ff_next_vram4[0]),
    .I2(n1514_5) 
);
defparam n1517_s7.INIT=8'h70;
  LUT4 n1518_s3 (
    .F(n1518_6),
    .I0(ff_next_vram5[7]),
    .I1(n1471_30),
    .I2(n1518_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1518_s3.INIT=16'h7077;
  LUT4 n1519_s3 (
    .F(n1519_6),
    .I0(ff_next_vram5[6]),
    .I1(n1471_30),
    .I2(n1519_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1519_s3.INIT=16'h0777;
  LUT4 n1520_s3 (
    .F(n1520_6),
    .I0(ff_next_vram5[5]),
    .I1(n1471_30),
    .I2(n1520_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1520_s3.INIT=16'h7077;
  LUT4 n1521_s3 (
    .F(n1521_6),
    .I0(ff_next_vram5[4]),
    .I1(n1471_30),
    .I2(n1521_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1521_s3.INIT=16'h0777;
  LUT4 n1522_s5 (
    .F(n1522_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n1522_s5.INIT=16'hAC00;
  LUT4 n1523_s5 (
    .F(n1523_8),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n1523_s5.INIT=16'hAC00;
  LUT4 n1524_s3 (
    .F(n1524_6),
    .I0(ff_next_vram2[1]),
    .I1(n1524_8),
    .I2(n831_26),
    .I3(w_screen_mode[3]) 
);
defparam n1524_s3.INIT=16'hAC00;
  LUT4 n1524_s4 (
    .F(n1524_7),
    .I0(n1524_9),
    .I1(w_screen_mode[3]),
    .I2(ff_next_vram5[1]),
    .I3(n1471_30) 
);
defparam n1524_s4.INIT=16'h0FDD;
  LUT4 n1525_s6 (
    .F(n1525_9),
    .I0(ff_next_vram2[0]),
    .I1(w_screen_mode_3_4),
    .I2(w_screen_mode_3_3),
    .I3(n1525_10) 
);
defparam n1525_s6.INIT=16'h00F8;
  LUT2 n1526_s3 (
    .F(n1526_6),
    .I0(ff_next_vram6[7]),
    .I1(n1471_30) 
);
defparam n1526_s3.INIT=4'h8;
  LUT4 n1527_s3 (
    .F(n1527_6),
    .I0(ff_next_vram6[6]),
    .I1(n1471_30),
    .I2(reg_backdrop_color[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n1527_s3.INIT=16'h0777;
  LUT4 n1528_s3 (
    .F(n1528_6),
    .I0(ff_next_vram6[5]),
    .I1(n1471_30),
    .I2(reg_backdrop_color[1]),
    .I3(w_screen_mode_3_3) 
);
defparam n1528_s3.INIT=16'h0777;
  LUT4 n1529_s3 (
    .F(n1529_6),
    .I0(ff_next_vram6[4]),
    .I1(n1471_30),
    .I2(reg_backdrop_color[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n1529_s3.INIT=16'h0777;
  LUT4 n1531_s3 (
    .F(n1531_6),
    .I0(ff_next_vram6[2]),
    .I1(n1531_8),
    .I2(w_screen_mode[3]),
    .I3(n1471_30) 
);
defparam n1531_s3.INIT=16'h0A03;
  LUT4 n1531_s4 (
    .F(n1531_7),
    .I0(ff_next_vram2[2]),
    .I1(w_screen_mode_3_4),
    .I2(reg_backdrop_color[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n1531_s4.INIT=16'h0777;
  LUT4 n1532_s3 (
    .F(n1532_6),
    .I0(ff_next_vram2[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n831_26),
    .I3(w_screen_mode[3]) 
);
defparam n1532_s3.INIT=16'hAC00;
  LUT4 n1532_s4 (
    .F(n1532_7),
    .I0(n1532_8),
    .I1(w_screen_mode[3]),
    .I2(ff_next_vram6[1]),
    .I3(n1471_30) 
);
defparam n1532_s4.INIT=16'h0FDD;
  LUT4 n1533_s3 (
    .F(n1533_6),
    .I0(ff_next_vram6[0]),
    .I1(n1533_7),
    .I2(w_screen_mode[3]),
    .I3(n1471_30) 
);
defparam n1533_s3.INIT=16'h0A03;
  LUT3 n827_s23 (
    .F(n827_31),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n827_s23.INIT=8'h53;
  LUT3 n828_s23 (
    .F(n828_31),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n828_s23.INIT=8'h35;
  LUT3 n829_s23 (
    .F(n829_31),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n829_s23.INIT=8'h35;
  LUT3 n830_s23 (
    .F(n830_31),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n830_s23.INIT=8'h35;
  LUT4 n831_s22 (
    .F(n831_26),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(n831_30),
    .I3(reg_screen_mode[1]) 
);
defparam n831_s22.INIT=16'h030E;
  LUT3 n831_s23 (
    .F(n831_27),
    .I0(n807_9),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n831_26) 
);
defparam n831_s23.INIT=8'h53;
  LUT3 n831_s25 (
    .F(n831_29),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n831_s25.INIT=8'hCA;
  LUT3 n832_s21 (
    .F(n832_25),
    .I0(n808_9),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n831_26) 
);
defparam n832_s21.INIT=8'hAC;
  LUT3 n832_s22 (
    .F(n832_26),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n832_s22.INIT=8'hCA;
  LUT4 n833_s22 (
    .F(n833_26),
    .I0(n809_9),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(n831_26),
    .I3(w_sprite_mode2_5) 
);
defparam n833_s22.INIT=16'hACCF;
  LUT4 n834_s21 (
    .F(n834_25),
    .I0(n810_9),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(n831_26),
    .I3(w_sprite_mode2_5) 
);
defparam n834_s21.INIT=16'hACCF;
  LUT3 n835_s26 (
    .F(n835_32),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n835_s26.INIT=8'hCA;
  LUT3 n836_s25 (
    .F(n836_31),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n836_s25.INIT=8'hCA;
  LUT3 n837_s25 (
    .F(n837_31),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n837_s25.INIT=8'hCA;
  LUT3 n838_s25 (
    .F(n838_31),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n838_s25.INIT=8'hCA;
  LUT4 n1097_s18 (
    .F(n1097_22),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[7]),
    .I2(ff_interleaving_page),
    .I3(n1097_24) 
);
defparam n1097_s18.INIT=16'h0C0A;
  LUT4 n1097_s19 (
    .F(n1097_23),
    .I0(w_sprite_mode2_6),
    .I1(n803_9),
    .I2(ff_next_vram2[7]),
    .I3(n1471_30) 
);
defparam n1097_s19.INIT=16'h0FBB;
  LUT4 n1098_s16 (
    .F(n1098_20),
    .I0(w_sprite_mode2_6),
    .I1(n804_9),
    .I2(ff_next_vram2[6]),
    .I3(n1471_30) 
);
defparam n1098_s16.INIT=16'h0FBB;
  LUT4 n1099_s16 (
    .F(n1099_20),
    .I0(w_sprite_mode2_6),
    .I1(n805_9),
    .I2(ff_next_vram2[5]),
    .I3(n1471_30) 
);
defparam n1099_s16.INIT=16'h0FBB;
  LUT4 n1100_s16 (
    .F(n1100_20),
    .I0(w_sprite_mode2_6),
    .I1(n806_9),
    .I2(ff_next_vram2[4]),
    .I3(n1471_30) 
);
defparam n1100_s16.INIT=16'h0FBB;
  LUT4 n1101_s18 (
    .F(n1101_22),
    .I0(w_sprite_mode2_6),
    .I1(n807_9),
    .I2(ff_next_vram2[3]),
    .I3(n1471_30) 
);
defparam n1101_s18.INIT=16'h0FBB;
  LUT3 n1102_s18 (
    .F(n1102_22),
    .I0(n808_9),
    .I1(reg_backdrop_color[2]),
    .I2(w_sprite_mode2_6) 
);
defparam n1102_s18.INIT=8'hCA;
  LUT3 n1103_s18 (
    .F(n1103_22),
    .I0(n809_9),
    .I1(reg_backdrop_color[1]),
    .I2(w_sprite_mode2_6) 
);
defparam n1103_s18.INIT=8'hCA;
  LUT3 n1104_s18 (
    .F(n1104_22),
    .I0(n810_9),
    .I1(reg_backdrop_color[0]),
    .I2(w_sprite_mode2_6) 
);
defparam n1104_s18.INIT=8'hCA;
  LUT4 n1105_s16 (
    .F(n1105_20),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[6]),
    .I2(ff_interleaving_page),
    .I3(n1097_24) 
);
defparam n1105_s16.INIT=16'h0C0A;
  LUT2 n1471_s25 (
    .F(n1471_33),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam n1471_s25.INIT=4'h1;
  LUT4 n1474_s21 (
    .F(n1474_25),
    .I0(w_screen_mode[3]),
    .I1(n1474_26),
    .I2(ff_next_vram7[3]),
    .I3(n1471_30) 
);
defparam n1474_s21.INIT=16'h0FEE;
  LUT4 n1475_s21 (
    .F(n1475_25),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram1[0]) 
);
defparam n1475_s21.INIT=16'h0C0A;
  LUT4 n1476_s21 (
    .F(n1476_25),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram1[0]) 
);
defparam n1476_s21.INIT=16'h0A0C;
  LUT3 n1477_s22 (
    .F(n1477_26),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1477_s22.INIT=8'hAC;
  LUT4 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(ff_pos_x_5_11),
    .I1(w_scroll_pos_x[0]),
    .I2(w_scroll_pos_x[1]),
    .I3(ff_pos_x_5_12) 
);
defparam ff_pos_x_5_s5.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s6 (
    .F(ff_screen_h_in_active_11),
    .I0(ff_screen_h_in_active_12),
    .I1(w_scroll_pos_x[0]),
    .I2(w_scroll_pos_x[1]),
    .I3(ff_screen_h_in_active_13) 
);
defparam ff_screen_h_in_active_s6.INIT=16'h8000;
  LUT4 n728_s11 (
    .F(n728_15),
    .I0(w_screen_mode_3_4),
    .I1(n1471_30),
    .I2(ff_phase[0]),
    .I3(n1097_18) 
);
defparam n728_s11.INIT=16'h1000;
  LUT4 n728_s12 (
    .F(n728_16),
    .I0(w_pos_x[8]),
    .I1(reg_scroll_planes),
    .I2(n728_18),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n728_s12.INIT=16'h0B00;
  LUT4 n729_s10 (
    .F(n729_14),
    .I0(reg_color_table_base[15]),
    .I1(n851_26),
    .I2(reg_color_table_base[16]),
    .I3(w_screen_mode_3_3) 
);
defparam n729_s10.INIT=16'h0F77;
  LUT3 n729_s11 (
    .F(n729_15),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n739_11) 
);
defparam n729_s11.INIT=8'h80;
  LUT3 n730_s11 (
    .F(n730_15),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n739_11) 
);
defparam n730_s11.INIT=8'h80;
  LUT3 n731_s11 (
    .F(n731_15),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n739_11) 
);
defparam n731_s11.INIT=8'h80;
  LUT4 n732_s10 (
    .F(n732_14),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n551_30),
    .I3(n732_18) 
);
defparam n732_s10.INIT=16'h7F00;
  LUT4 n732_s11 (
    .F(n732_15),
    .I0(n734_15),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n734_16),
    .I3(reg_color_table_base[12]) 
);
defparam n732_s11.INIT=16'hF800;
  LUT3 n732_s12 (
    .F(n732_16),
    .I0(n734_15),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n732_25) 
);
defparam n732_s12.INIT=8'h70;
  LUT3 n732_s13 (
    .F(n732_17),
    .I0(ff_phase[2]),
    .I1(ff_phase[0]),
    .I2(reg_pattern_generator_table_base[12]) 
);
defparam n732_s13.INIT=8'h40;
  LUT4 n733_s11 (
    .F(n733_15),
    .I0(n734_15),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n732_25),
    .I3(n1097_18) 
);
defparam n733_s11.INIT=16'h8F00;
  LUT4 n733_s12 (
    .F(n733_16),
    .I0(n734_15),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n734_16),
    .I3(reg_color_table_base[11]) 
);
defparam n733_s12.INIT=16'hF800;
  LUT4 n733_s13 (
    .F(n733_17),
    .I0(w_screen_mode_3_3),
    .I1(reg_color_table_base[12]),
    .I2(reg_pattern_generator_table_base[11]),
    .I3(w_screen_mode_3_4) 
);
defparam n733_s13.INIT=16'h0777;
  LUT3 n733_s14 (
    .F(n733_18),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n739_11) 
);
defparam n733_s14.INIT=8'h80;
  LUT4 n734_s11 (
    .F(n734_15),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(n1471_33) 
);
defparam n734_s11.INIT=16'h1400;
  LUT4 n734_s12 (
    .F(n734_16),
    .I0(w_screen_mode_3_3),
    .I1(n831_26),
    .I2(w_sprite_mode2_5),
    .I3(w_sprite_mode2_4) 
);
defparam n734_s12.INIT=16'h0100;
  LUT4 n734_s13 (
    .F(n734_17),
    .I0(w_screen_mode_3_3),
    .I1(w_pattern_name_t12_pre[9]),
    .I2(n734_19),
    .I3(reg_pattern_name_table_base[10]) 
);
defparam n734_s13.INIT=16'hD000;
  LUT4 n734_s14 (
    .F(n734_18),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n739_11),
    .I2(ff_next_vram4[7]),
    .I3(n728_20) 
);
defparam n734_s14.INIT=16'h0777;
  LUT4 n735_s10 (
    .F(n735_14),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n851_26),
    .I2(w_pattern_name_t12_pre[8]),
    .I3(w_screen_mode_3_3) 
);
defparam n735_s10.INIT=16'h0F77;
  LUT4 n735_s11 (
    .F(n735_15),
    .I0(n551_30),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(w_pattern_name_t12_pre[9]),
    .I3(w_sprite_mode2_6) 
);
defparam n735_s11.INIT=16'h0777;
  LUT4 n735_s12 (
    .F(n735_16),
    .I0(n734_15),
    .I1(ff_next_vram0[6]),
    .I2(n734_16),
    .I3(reg_color_table_base[9]) 
);
defparam n735_s12.INIT=16'hF800;
  LUT4 n735_s13 (
    .F(n735_17),
    .I0(w_screen_mode_3_4),
    .I1(n735_18),
    .I2(n737_11),
    .I3(ff_phase[0]) 
);
defparam n735_s13.INIT=16'h5F30;
  LUT3 n736_s11 (
    .F(n736_15),
    .I0(ff_next_vram1_3_13),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n736_17) 
);
defparam n736_s11.INIT=8'hB0;
  LUT4 n736_s12 (
    .F(n736_16),
    .I0(n734_15),
    .I1(ff_next_vram0[5]),
    .I2(n734_16),
    .I3(reg_color_table_base[8]) 
);
defparam n736_s12.INIT=16'hF800;
  LUT4 n737_s11 (
    .F(n737_15),
    .I0(n734_16),
    .I1(n737_17),
    .I2(reg_color_table_base[7]),
    .I3(n737_18) 
);
defparam n737_s11.INIT=16'h1C00;
  LUT3 n737_s12 (
    .F(n737_16),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(n737_19),
    .I2(w_sprite_mode2_6) 
);
defparam n737_s12.INIT=8'hA3;
  LUT4 n738_s10 (
    .F(n738_14),
    .I0(w_pattern_name_t12_pre[6]),
    .I1(w_pos_x[7]),
    .I2(n831_26),
    .I3(w_sprite_mode2_5) 
);
defparam n738_s10.INIT=16'h5FF3;
  LUT4 n738_s11 (
    .F(n738_15),
    .I0(w_pos_x[7]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_screen_mode[3]),
    .I3(n1471_30) 
);
defparam n738_s11.INIT=16'h0A0C;
  LUT4 n738_s12 (
    .F(n738_16),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n831_26),
    .I3(w_screen_mode[3]) 
);
defparam n738_s12.INIT=16'hCA00;
  LUT4 n738_s13 (
    .F(n738_17),
    .I0(n734_16),
    .I1(n738_18),
    .I2(n738_19),
    .I3(reg_color_table_base[6]) 
);
defparam n738_s13.INIT=16'h0130;
  LUT3 n739_s10 (
    .F(n739_14),
    .I0(ff_next_vram1_3_13),
    .I1(w_pos_x[6]),
    .I2(n739_16) 
);
defparam n739_s10.INIT=8'hB0;
  LUT4 n740_s10 (
    .F(n740_14),
    .I0(w_pos_x[7]),
    .I1(n851_26),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(w_screen_mode_3_3) 
);
defparam n740_s10.INIT=16'h0F77;
  LUT4 n740_s11 (
    .F(n740_15),
    .I0(n551_30),
    .I1(w_pos_x[4]),
    .I2(w_pattern_name_t12_pre[4]),
    .I3(w_sprite_mode2_6) 
);
defparam n740_s11.INIT=16'h0777;
  LUT4 n740_s12 (
    .F(n740_16),
    .I0(w_screen_mode_3_3),
    .I1(w_pattern_name_t12_pre[7]),
    .I2(ff_next_vram0[7]),
    .I3(n734_16) 
);
defparam n740_s12.INIT=16'h0777;
  LUT4 n740_s13 (
    .F(n740_17),
    .I0(w_pos_x[4]),
    .I1(n551_30),
    .I2(ff_next_vram4[1]),
    .I3(w_screen_mode_3_3) 
);
defparam n740_s13.INIT=16'h0777;
  LUT4 n741_s10 (
    .F(n741_14),
    .I0(w_screen_mode_3_3),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(ff_next_vram0[6]),
    .I3(n734_16) 
);
defparam n741_s10.INIT=16'h0777;
  LUT4 n741_s11 (
    .F(n741_15),
    .I0(w_pos_x[3]),
    .I1(n551_30),
    .I2(ff_next_vram4[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n741_s11.INIT=16'h0777;
  LUT3 n741_s12 (
    .F(n741_16),
    .I0(n741_18),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_sprite_mode2_6) 
);
defparam n741_s12.INIT=8'hC5;
  LUT4 n741_s13 (
    .F(n741_17),
    .I0(n551_30),
    .I1(w_pos_x[3]),
    .I2(ff_next_vram1_3_13),
    .I3(w_pos_x[4]) 
);
defparam n741_s13.INIT=16'h7077;
  LUT3 n742_s10 (
    .F(n742_14),
    .I0(ff_next_vram1_3_13),
    .I1(w_pos_x[3]),
    .I2(n742_15) 
);
defparam n742_s10.INIT=8'hB0;
  LUT4 n743_s10 (
    .F(n743_14),
    .I0(w_screen_mode_3_3),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_screen_mode_3_4) 
);
defparam n743_s10.INIT=16'h0777;
  LUT2 n744_s10 (
    .F(n744_14),
    .I0(w_screen_mode_3_3),
    .I1(w_pos_x[3]) 
);
defparam n744_s10.INIT=4'h4;
  LUT4 n744_s11 (
    .F(n744_15),
    .I0(n734_16),
    .I1(ff_next_vram0[3]),
    .I2(n744_17),
    .I3(ff_phase[0]) 
);
defparam n744_s11.INIT=16'h7000;
  LUT4 n744_s12 (
    .F(n744_16),
    .I0(n551_30),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n744_s12.INIT=16'h0E00;
  LUT2 ff_next_vram1_7_s6 (
    .F(ff_next_vram1_7_11),
    .I0(n551_30),
    .I1(ff_phase[1]) 
);
defparam ff_next_vram1_7_s6.INIT=4'h4;
  LUT4 ff_next_vram1_7_s7 (
    .F(ff_next_vram1_7_12),
    .I0(n1471_30),
    .I1(ff_phase[0]),
    .I2(w_screen_mode_3_4),
    .I3(w_screen_mode_3_3) 
);
defparam ff_next_vram1_7_s7.INIT=16'hCC07;
  LUT2 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_10),
    .I0(ff_phase[2]),
    .I1(n440_5) 
);
defparam ff_next_vram5_7_s5.INIT=4'h4;
  LUT4 n545_s5 (
    .F(n545_10),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n545_s5.INIT=16'h233F;
  LUT4 n256_s6 (
    .F(n256_11),
    .I0(n88_10),
    .I1(n878_18),
    .I2(w_screen_pos_x_Z[7]),
    .I3(w_screen_pos_x_Z[12]) 
);
defparam n256_s6.INIT=16'hF53F;
  LUT3 n256_s7 (
    .F(n256_12),
    .I0(w_screen_pos_x_Z[13]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(ff_state_1_7) 
);
defparam n256_s7.INIT=8'h40;
  LUT3 n1478_s6 (
    .F(n1478_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[7]) 
);
defparam n1478_s6.INIT=8'h35;
  LUT3 n1479_s6 (
    .F(n1479_9),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1479_s6.INIT=8'h35;
  LUT3 n1480_s6 (
    .F(n1480_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[7]) 
);
defparam n1480_s6.INIT=8'h53;
  LUT3 n1481_s6 (
    .F(n1481_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[7]) 
);
defparam n1481_s6.INIT=8'h53;
  LUT3 n1482_s6 (
    .F(n1482_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]) 
);
defparam n1482_s6.INIT=8'h35;
  LUT3 n1483_s6 (
    .F(n1483_9),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]) 
);
defparam n1483_s6.INIT=8'h35;
  LUT3 n1484_s5 (
    .F(n1484_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1484_s5.INIT=8'h53;
  LUT3 n1485_s5 (
    .F(n1485_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1485_s5.INIT=8'h53;
  LUT3 n1486_s4 (
    .F(n1486_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[5]) 
);
defparam n1486_s4.INIT=8'h35;
  LUT3 n1487_s4 (
    .F(n1487_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[5]) 
);
defparam n1487_s4.INIT=8'h35;
  LUT3 n1488_s4 (
    .F(n1488_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[5]) 
);
defparam n1488_s4.INIT=8'h35;
  LUT3 n1489_s4 (
    .F(n1489_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]) 
);
defparam n1489_s4.INIT=8'hAC;
  LUT2 n1490_s6 (
    .F(n1490_9),
    .I0(ff_next_vram1[4]),
    .I1(n831_26) 
);
defparam n1490_s6.INIT=4'h1;
  LUT3 n1494_s4 (
    .F(n1494_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[3]) 
);
defparam n1494_s4.INIT=8'h35;
  LUT3 n1495_s4 (
    .F(n1495_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[3]) 
);
defparam n1495_s4.INIT=8'h35;
  LUT3 n1496_s4 (
    .F(n1496_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1496_s4.INIT=8'h53;
  LUT2 n1498_s5 (
    .F(n1498_8),
    .I0(ff_next_vram1[2]),
    .I1(w_screen_mode_3_3) 
);
defparam n1498_s5.INIT=4'h4;
  LUT3 n1502_s4 (
    .F(n1502_7),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram3[7]),
    .I2(ff_next_vram3[3]) 
);
defparam n1502_s4.INIT=8'h14;
  LUT3 n1503_s4 (
    .F(n1503_7),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram3[6]),
    .I2(ff_next_vram3[2]) 
);
defparam n1503_s4.INIT=8'h14;
  LUT3 n1504_s4 (
    .F(n1504_7),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram3[5]),
    .I2(ff_next_vram3[1]) 
);
defparam n1504_s4.INIT=8'h14;
  LUT3 n1505_s4 (
    .F(n1505_7),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram3[4]),
    .I2(ff_next_vram3[0]) 
);
defparam n1505_s4.INIT=8'h14;
  LUT3 n1506_s5 (
    .F(n1506_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[6]) 
);
defparam n1506_s5.INIT=8'hAC;
  LUT3 n1506_s6 (
    .F(n1506_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]) 
);
defparam n1506_s6.INIT=8'h35;
  LUT3 n1507_s5 (
    .F(n1507_8),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[6]) 
);
defparam n1507_s5.INIT=8'hAC;
  LUT3 n1507_s6 (
    .F(n1507_9),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]) 
);
defparam n1507_s6.INIT=8'hCA;
  LUT3 n1508_s5 (
    .F(n1508_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[6]) 
);
defparam n1508_s5.INIT=8'h53;
  LUT3 n1508_s6 (
    .F(n1508_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1508_s6.INIT=8'h53;
  LUT3 n1509_s5 (
    .F(n1509_8),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[6]) 
);
defparam n1509_s5.INIT=8'hAC;
  LUT3 n1509_s6 (
    .F(n1509_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1509_s6.INIT=8'hAC;
  LUT3 n1510_s4 (
    .F(n1510_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[5]) 
);
defparam n1510_s4.INIT=8'hAC;
  LUT3 n1511_s4 (
    .F(n1511_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[5]) 
);
defparam n1511_s4.INIT=8'h53;
  LUT3 n1512_s4 (
    .F(n1512_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[5]) 
);
defparam n1512_s4.INIT=8'hAC;
  LUT3 n1513_s4 (
    .F(n1513_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[5]) 
);
defparam n1513_s4.INIT=8'h53;
  LUT3 n1516_s5 (
    .F(n1516_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[4]) 
);
defparam n1516_s5.INIT=8'hAC;
  LUT4 n1517_s8 (
    .F(n1517_11),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(n831_26),
    .I3(ff_next_vram5[4]) 
);
defparam n1517_s8.INIT=16'h0503;
  LUT3 n1518_s4 (
    .F(n1518_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[3]) 
);
defparam n1518_s4.INIT=8'h53;
  LUT3 n1519_s4 (
    .F(n1519_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1519_s4.INIT=8'hAC;
  LUT3 n1520_s4 (
    .F(n1520_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1520_s4.INIT=8'h53;
  LUT3 n1521_s4 (
    .F(n1521_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[3]) 
);
defparam n1521_s4.INIT=8'hAC;
  LUT3 n1524_s5 (
    .F(n1524_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[2]) 
);
defparam n1524_s5.INIT=8'hAC;
  LUT3 n1524_s6 (
    .F(n1524_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1524_s6.INIT=8'hAC;
  LUT4 n1525_s7 (
    .F(n1525_10),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(n831_26),
    .I3(ff_next_vram5[2]) 
);
defparam n1525_s7.INIT=16'h0503;
  LUT3 n1531_s5 (
    .F(n1531_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[1]) 
);
defparam n1531_s5.INIT=8'h35;
  LUT3 n1532_s5 (
    .F(n1532_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1532_s5.INIT=8'hAC;
  LUT3 n1533_s4 (
    .F(n1533_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1533_s4.INIT=8'h53;
  LUT4 n831_s26 (
    .F(n831_30),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[0]) 
);
defparam n831_s26.INIT=16'h2EE8;
  LUT2 n1097_s20 (
    .F(n1097_24),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]) 
);
defparam n1097_s20.INIT=4'h1;
  LUT3 n1474_s22 (
    .F(n1474_26),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[0]) 
);
defparam n1474_s22.INIT=8'h35;
  LUT4 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s6.INIT=16'h0100;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(w_scroll_pos_x[8]),
    .I3(w_scroll_pos_x[9]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT4 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[2]),
    .I1(w_scroll_pos_x[3]),
    .I2(w_scroll_pos_x[4]),
    .I3(w_scroll_pos_x[5]) 
);
defparam ff_screen_h_in_active_s7.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(w_scroll_pos_x[8]),
    .I3(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s8.INIT=16'h8000;
  LUT3 n728_s14 (
    .F(n728_18),
    .I0(ff_blink_base[0]),
    .I1(ff_interleaving_page),
    .I2(reg_interleaving_mode) 
);
defparam n728_s14.INIT=8'h70;
  LUT4 n732_s14 (
    .F(n732_18),
    .I0(reg_pattern_generator_table_base[12]),
    .I1(w_screen_mode_3_3),
    .I2(n732_23),
    .I3(ff_phase[1]) 
);
defparam n732_s14.INIT=16'h770F;
  LUT4 n734_s15 (
    .F(n734_19),
    .I0(n551_30),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n1471_30),
    .I3(ff_next_vram0_7_9) 
);
defparam n734_s15.INIT=16'h4F00;
  LUT4 n735_s14 (
    .F(n735_18),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n551_30),
    .I2(ff_next_vram4[6]),
    .I3(w_screen_mode_3_3) 
);
defparam n735_s14.INIT=16'h0777;
  LUT4 n736_s13 (
    .F(n736_17),
    .I0(w_screen_mode_3_3),
    .I1(w_pattern_name_t12_pre[7]),
    .I2(w_pattern_name_t12_pre[8]),
    .I3(w_sprite_mode2_6) 
);
defparam n736_s13.INIT=16'h0777;
  LUT4 n737_s13 (
    .F(n737_17),
    .I0(n734_15),
    .I1(ff_next_vram0[4]),
    .I2(w_screen_mode_3_4),
    .I3(reg_color_table_base[7]) 
);
defparam n737_s13.INIT=16'hC83F;
  LUT4 n737_s14 (
    .F(n737_18),
    .I0(w_pattern_name_t12_pre[10]),
    .I1(reg_color_table_base[8]),
    .I2(w_screen_mode_3_3),
    .I3(ff_phase[0]) 
);
defparam n737_s14.INIT=16'h7F00;
  LUT4 n737_s15 (
    .F(n737_19),
    .I0(n1471_30),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(w_screen_mode_3_3) 
);
defparam n737_s15.INIT=16'h0FBB;
  LUT3 n738_s14 (
    .F(n738_18),
    .I0(w_pattern_name_t12_pre[9]),
    .I1(reg_color_table_base[7]),
    .I2(w_screen_mode_3_3) 
);
defparam n738_s14.INIT=8'h80;
  LUT4 n738_s15 (
    .F(n738_19),
    .I0(n734_15),
    .I1(ff_next_vram0[3]),
    .I2(w_screen_mode_3_4),
    .I3(reg_color_table_base[6]) 
);
defparam n738_s15.INIT=16'hC83F;
  LUT4 n739_s12 (
    .F(n739_16),
    .I0(w_screen_mode_3_3),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(w_pattern_name_t12_pre[5]),
    .I3(w_sprite_mode2_6) 
);
defparam n739_s12.INIT=16'h0777;
  LUT4 n739_s13 (
    .F(n739_17),
    .I0(reg_color_table_base[6]),
    .I1(w_pattern_name_t12_pre[8]),
    .I2(ff_next_vram4[2]),
    .I3(ff_phase[0]) 
);
defparam n739_s13.INIT=16'h770F;
  LUT4 n741_s14 (
    .F(n741_18),
    .I0(n1471_30),
    .I1(w_pos_x[6]),
    .I2(ff_pos_x[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n741_s14.INIT=16'h0FBB;
  LUT4 n742_s11 (
    .F(n742_15),
    .I0(ff_pos_x[2]),
    .I1(w_sprite_mode2_6),
    .I2(ff_pos_x[1]),
    .I3(w_screen_mode_3_3) 
);
defparam n742_s11.INIT=16'h0777;
  LUT4 n743_s11 (
    .F(n743_15),
    .I0(ff_pos_x[1]),
    .I1(n831_26),
    .I2(w_pos_x[4]),
    .I3(w_sprite_mode2_4) 
);
defparam n743_s11.INIT=16'h0F77;
  LUT3 n743_s12 (
    .F(n743_16),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(n831_26) 
);
defparam n743_s12.INIT=8'h35;
  LUT4 n744_s13 (
    .F(n744_17),
    .I0(w_screen_mode_3_3),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(w_screen_mode_3_4) 
);
defparam n744_s13.INIT=16'h0777;
  LUT4 n732_s17 (
    .F(n732_21),
    .I0(reg_screen_mode[2]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n732_s17.INIT=16'h54DF;
  LUT3 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(ff_phase[2]),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]) 
);
defparam ff_next_vram0_7_s4.INIT=8'h01;
  LUT4 ff_next_vram1_3_s5 (
    .F(ff_next_vram1_3_11),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_next_vram1_3_13),
    .I3(ff_next_vram1_7_10) 
);
defparam ff_next_vram1_3_s5.INIT=16'hEF00;
  LUT4 n732_s18 (
    .F(n732_23),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(n732_21),
    .I3(reg_pattern_name_table_base[12]) 
);
defparam n732_s18.INIT=16'hFE00;
  LUT4 n1799_s4 (
    .F(n1799_10),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n1799_s4.INIT=16'h4000;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT4 n178_s4 (
    .F(n178_10),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x[4]),
    .I3(n178_8) 
);
defparam n178_s4.INIT=16'h0770;
  LUT4 n179_s4 (
    .F(n179_10),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(n179_8),
    .I3(ff_pos_x[3]) 
);
defparam n179_s4.INIT=16'h0770;
  LUT4 n181_s3 (
    .F(n181_9),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[0]) 
);
defparam n181_s3.INIT=16'h0770;
  LUT3 n1800_s4 (
    .F(n1800_8),
    .I0(w_screen_mode_3_3),
    .I1(n2015_6),
    .I2(n1799_10) 
);
defparam n1800_s4.INIT=8'h0E;
  LUT4 n1796_s3 (
    .F(n1796_9),
    .I0(n1799_10),
    .I1(w_screen_mode_3_3),
    .I2(n2015_6),
    .I3(ff_pattern0[7]) 
);
defparam n1796_s3.INIT=16'h0100;
  LUT4 n1797_s3 (
    .F(n1797_9),
    .I0(n1799_10),
    .I1(w_screen_mode_3_3),
    .I2(n2015_6),
    .I3(ff_pattern0[6]) 
);
defparam n1797_s3.INIT=16'h0100;
  LUT4 n1798_s3 (
    .F(n1798_9),
    .I0(n1799_10),
    .I1(w_screen_mode_3_3),
    .I2(n2015_6),
    .I3(ff_pattern0[5]) 
);
defparam n1798_s3.INIT=16'h0100;
  LUT4 n1799_s5 (
    .F(n1799_12),
    .I0(n1799_10),
    .I1(w_screen_mode_3_3),
    .I2(n2015_6),
    .I3(ff_pattern0[4]) 
);
defparam n1799_s5.INIT=16'h0100;
  LUT4 n732_s19 (
    .F(n732_25),
    .I0(n831_26),
    .I1(w_sprite_mode2_7),
    .I2(reg_screen_mode[1]),
    .I3(w_sprite_mode2_4) 
);
defparam n732_s19.INIT=16'hABFD;
  LUT3 n831_s27 (
    .F(n831_32),
    .I0(n831_26),
    .I1(w_sprite_mode2_7),
    .I2(reg_screen_mode[1]) 
);
defparam n831_s27.INIT=8'hA9;
  LUT4 ff_next_vram1_3_s6 (
    .F(ff_next_vram1_3_13),
    .I0(n831_26),
    .I1(w_sprite_mode2_7),
    .I2(reg_screen_mode[1]),
    .I3(w_sprite_mode2_4) 
);
defparam ff_next_vram1_3_s6.INIT=16'hFDAB;
  LUT4 n744_s14 (
    .F(n744_19),
    .I0(n831_26),
    .I1(w_sprite_mode2_7),
    .I2(reg_screen_mode[1]),
    .I3(w_sprite_mode2_4) 
);
defparam n744_s14.INIT=16'hFD03;
  LUT4 n831_s28 (
    .F(n831_34),
    .I0(n831_26),
    .I1(w_sprite_mode2_7),
    .I2(reg_screen_mode[1]),
    .I3(w_sprite_mode2_4) 
);
defparam n831_s28.INIT=16'h0200;
  LUT4 ff_next_vram2_3_s5 (
    .F(ff_next_vram2_3_11),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(n1471_30),
    .I3(ff_next_vram2_7_9) 
);
defparam ff_next_vram2_3_s5.INIT=16'hFE00;
  LUT4 ff_next_vram2_7_s6 (
    .F(ff_next_vram2_7_12),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(w_sprite_mode2_6),
    .I3(ff_next_vram2_7_9) 
);
defparam ff_next_vram2_7_s6.INIT=16'hEF00;
  LUT4 n1483_s7 (
    .F(n1483_11),
    .I0(n1478_6),
    .I1(reg_screen_mode[2]),
    .I2(n2015_6),
    .I3(reg_backdrop_color[2]) 
);
defparam n1483_s7.INIT=16'h4500;
  LUT4 n1482_s7 (
    .F(n1482_11),
    .I0(n1478_6),
    .I1(reg_screen_mode[2]),
    .I2(n2015_6),
    .I3(reg_backdrop_color[3]) 
);
defparam n1482_s7.INIT=16'h4500;
  LUT4 n739_s14 (
    .F(n739_19),
    .I0(n739_17),
    .I1(w_screen_mode_3_3),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n739_s14.INIT=16'h0400;
  LUT4 n728_s15 (
    .F(n728_20),
    .I0(ff_phase[0]),
    .I1(w_screen_mode_3_3),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n728_s15.INIT=16'h0400;
  LUT3 n734_s16 (
    .F(n734_21),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n734_s16.INIT=8'h20;
  LUT4 n731_s12 (
    .F(n731_17),
    .I0(w_screen_mode_3_4),
    .I1(reg_color_table_base[13]),
    .I2(n1471_30),
    .I3(w_sprite_mode2_6) 
);
defparam n731_s12.INIT=16'h0004;
  LUT4 n730_s12 (
    .F(n730_17),
    .I0(w_screen_mode[3]),
    .I1(reg_color_table_base[14]),
    .I2(n1471_30),
    .I3(w_sprite_mode2_6) 
);
defparam n730_s12.INIT=16'h0004;
  LUT3 n833_s23 (
    .F(n833_28),
    .I0(w_screen_mode_3_3),
    .I1(n1471_30),
    .I2(w_sprite_mode2_6) 
);
defparam n833_s23.INIT=8'h01;
  LUT3 n1481_s7 (
    .F(n1481_11),
    .I0(reg_backdrop_color[4]),
    .I1(reg_screen_mode[3]),
    .I2(n551_30) 
);
defparam n1481_s7.INIT=8'h80;
  LUT3 n1480_s7 (
    .F(n1480_11),
    .I0(reg_backdrop_color[5]),
    .I1(reg_screen_mode[3]),
    .I2(n551_30) 
);
defparam n1480_s7.INIT=8'h80;
  LUT3 n1479_s7 (
    .F(n1479_11),
    .I0(reg_backdrop_color[6]),
    .I1(reg_screen_mode[3]),
    .I2(n551_30) 
);
defparam n1479_s7.INIT=8'h80;
  LUT3 n1470_s25 (
    .F(n1470_34),
    .I0(n1471_35),
    .I1(reg_screen_mode[3]),
    .I2(n551_30) 
);
defparam n1470_s25.INIT=8'h40;
  LUT3 ff_next_vram3_7_s7 (
    .F(ff_next_vram3_7_13),
    .I0(w_screen_mode_3_3),
    .I1(w_screen_mode_3_4),
    .I2(w_sprite_mode2_6) 
);
defparam ff_next_vram3_7_s7.INIT=8'h01;
  LUT4 ff_next_vram2_7_s7 (
    .F(ff_next_vram2_7_14),
    .I0(w_screen_mode_3_3),
    .I1(w_screen_mode_3_4),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam ff_next_vram2_7_s7.INIT=16'h0FFE;
  LUT4 n743_s13 (
    .F(n743_18),
    .I0(n743_15),
    .I1(n743_16),
    .I2(w_screen_mode_3_3),
    .I3(w_screen_mode_3_4) 
);
defparam n743_s13.INIT=16'hCCCA;
  LUT3 n1517_s9 (
    .F(n1517_13),
    .I0(w_screen_mode_3_3),
    .I1(w_screen_mode_3_4),
    .I2(n1471_30) 
);
defparam n1517_s9.INIT=8'h01;
  LUT4 n545_s7 (
    .F(n545_13),
    .I0(reg_display_on),
    .I1(n126_2),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n545_s7.INIT=16'h8000;
  LUT3 n1471_s26 (
    .F(n1471_35),
    .I0(n1514_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active) 
);
defparam n1471_s26.INIT=8'h80;
  LUT4 n1530_s5 (
    .F(n1530_9),
    .I0(n1514_5),
    .I1(ff_pattern7[3]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1530_s5.INIT=16'hE000;
  LUT3 n1525_s8 (
    .F(n1525_12),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[0]) 
);
defparam n1525_s8.INIT=8'h70;
  LUT4 n1525_s9 (
    .F(n1525_14),
    .I0(n1514_5),
    .I1(ff_pattern6[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1525_s9.INIT=16'hE000;
  LUT4 n1523_s6 (
    .F(n1523_10),
    .I0(n1514_5),
    .I1(ff_pattern6[2]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1523_s6.INIT=16'hE000;
  LUT4 n1522_s6 (
    .F(n1522_10),
    .I0(n1514_5),
    .I1(ff_pattern6[3]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1522_s6.INIT=16'hE000;
  LUT4 n1533_s5 (
    .F(n1533_9),
    .I0(reg_backdrop_color[0]),
    .I1(n1533_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1533_s5.INIT=16'hCAAA;
  LUT4 n1532_s6 (
    .F(n1532_10),
    .I0(reg_backdrop_color[1]),
    .I1(n1532_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1532_s6.INIT=16'hCAAA;
  LUT4 n1531_s6 (
    .F(n1531_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1531_5),
    .I3(n1483_11) 
);
defparam n1531_s6.INIT=16'hFF80;
  LUT4 n1529_s4 (
    .F(n1529_8),
    .I0(n1529_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1481_6) 
);
defparam n1529_s4.INIT=16'hFF80;
  LUT4 n1528_s4 (
    .F(n1528_8),
    .I0(n1528_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1480_6) 
);
defparam n1528_s4.INIT=16'hFF80;
  LUT4 n1527_s4 (
    .F(n1527_8),
    .I0(n1527_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1479_6) 
);
defparam n1527_s4.INIT=16'hFF80;
  LUT4 n1526_s4 (
    .F(n1526_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1526_5),
    .I3(n1478_7) 
);
defparam n1526_s4.INIT=16'hFF80;
  LUT4 n1524_s7 (
    .F(n1524_11),
    .I0(reg_backdrop_color[1]),
    .I1(n1524_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1524_s7.INIT=16'hCAAA;
  LUT4 n1521_s5 (
    .F(n1521_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1521_5),
    .I3(n1481_6) 
);
defparam n1521_s5.INIT=16'hFF08;
  LUT4 n1520_s5 (
    .F(n1520_9),
    .I0(n1520_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1480_6) 
);
defparam n1520_s5.INIT=16'hFF80;
  LUT4 n1519_s5 (
    .F(n1519_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1519_5),
    .I3(n1479_6) 
);
defparam n1519_s5.INIT=16'hFF08;
  LUT4 n1518_s5 (
    .F(n1518_9),
    .I0(n1518_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1478_7) 
);
defparam n1518_s5.INIT=16'hFF80;
  LUT4 n1516_s6 (
    .F(n1516_10),
    .I0(n1516_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1516_s6.INIT=16'hACCC;
  LUT4 n1513_s5 (
    .F(n1513_9),
    .I0(n1513_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1481_6) 
);
defparam n1513_s5.INIT=16'hFF80;
  LUT4 n1512_s5 (
    .F(n1512_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1512_5),
    .I3(n1480_6) 
);
defparam n1512_s5.INIT=16'hFF08;
  LUT4 n1511_s5 (
    .F(n1511_9),
    .I0(n1511_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1479_6) 
);
defparam n1511_s5.INIT=16'hFF80;
  LUT4 n1510_s5 (
    .F(n1510_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1510_5),
    .I3(n1478_7) 
);
defparam n1510_s5.INIT=16'hFF08;
  LUT4 n1509_s7 (
    .F(n1509_11),
    .I0(reg_backdrop_color[0]),
    .I1(n1509_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1509_s7.INIT=16'hCAAA;
  LUT4 n1508_s7 (
    .F(n1508_11),
    .I0(reg_backdrop_color[1]),
    .I1(n1508_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1508_s7.INIT=16'hCAAA;
  LUT4 n1507_s7 (
    .F(n1507_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1507_5),
    .I3(n1483_11) 
);
defparam n1507_s7.INIT=16'hFF80;
  LUT4 n1506_s7 (
    .F(n1506_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1506_5),
    .I3(n1482_11) 
);
defparam n1506_s7.INIT=16'hFF80;
  LUT4 n1505_s5 (
    .F(n1505_9),
    .I0(n1505_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1481_6) 
);
defparam n1505_s5.INIT=16'hFF80;
  LUT4 n1504_s5 (
    .F(n1504_9),
    .I0(n1504_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1480_6) 
);
defparam n1504_s5.INIT=16'hFF80;
  LUT4 n1503_s5 (
    .F(n1503_9),
    .I0(n1503_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1479_6) 
);
defparam n1503_s5.INIT=16'hFF80;
  LUT4 n1502_s5 (
    .F(n1502_9),
    .I0(n1502_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1478_7) 
);
defparam n1502_s5.INIT=16'hFF80;
  LUT4 n1497_s4 (
    .F(n1497_8),
    .I0(n1497_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1481_6) 
);
defparam n1497_s4.INIT=16'hFF80;
  LUT4 n1496_s5 (
    .F(n1496_9),
    .I0(n1496_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1480_6) 
);
defparam n1496_s5.INIT=16'hFF80;
  LUT4 n1495_s5 (
    .F(n1495_9),
    .I0(n1495_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1479_6) 
);
defparam n1495_s5.INIT=16'hFF80;
  LUT4 n1494_s5 (
    .F(n1494_9),
    .I0(n1494_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1478_7) 
);
defparam n1494_s5.INIT=16'hFF80;
  LUT4 n1493_s5 (
    .F(n1493_9),
    .I0(reg_backdrop_color[0]),
    .I1(n1493_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1493_s5.INIT=16'hCAAA;
  LUT4 n1492_s5 (
    .F(n1492_9),
    .I0(reg_backdrop_color[1]),
    .I1(n1492_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1492_s5.INIT=16'hCAAA;
  LUT4 n1491_s5 (
    .F(n1491_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1491_5),
    .I3(n1483_11) 
);
defparam n1491_s5.INIT=16'hFF80;
  LUT4 n1489_s5 (
    .F(n1489_9),
    .I0(n1489_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1481_6) 
);
defparam n1489_s5.INIT=16'hFF80;
  LUT4 n1488_s5 (
    .F(n1488_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1488_5),
    .I3(n1480_6) 
);
defparam n1488_s5.INIT=16'hFF08;
  LUT4 n1487_s5 (
    .F(n1487_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1487_5),
    .I3(n1479_6) 
);
defparam n1487_s5.INIT=16'hFF08;
  LUT4 n1486_s5 (
    .F(n1486_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1486_5),
    .I3(n1478_7) 
);
defparam n1486_s5.INIT=16'hFF08;
  LUT4 n1485_s6 (
    .F(n1485_10),
    .I0(n1485_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1485_s6.INIT=16'hACCC;
  LUT4 n1484_s6 (
    .F(n1484_10),
    .I0(n1484_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1484_s6.INIT=16'hACCC;
  LUT4 n1483_s8 (
    .F(n1483_13),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1483_5),
    .I3(n1483_11) 
);
defparam n1483_s8.INIT=16'hFF80;
  LUT4 n1482_s8 (
    .F(n1482_13),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1482_5),
    .I3(n1482_11) 
);
defparam n1482_s8.INIT=16'hFF80;
  LUT4 n1481_s8 (
    .F(n1481_13),
    .I0(n1481_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1481_6) 
);
defparam n1481_s8.INIT=16'hFF80;
  LUT4 n1480_s8 (
    .F(n1480_13),
    .I0(n1480_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1480_6) 
);
defparam n1480_s8.INIT=16'hFF80;
  LUT4 n1479_s8 (
    .F(n1479_13),
    .I0(n1479_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1479_6) 
);
defparam n1479_s8.INIT=16'hFF80;
  LUT4 n1478_s7 (
    .F(n1478_11),
    .I0(n1478_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1478_7) 
);
defparam n1478_s7.INIT=16'hFF80;
  LUT4 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pos_x_5_10) 
);
defparam ff_pos_x_5_s8.INIT=16'h00BF;
  LUT4 n1517_s10 (
    .F(n1517_15),
    .I0(ff_pattern5[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1517_s10.INIT=16'h4555;
  LUT4 n1501_s4 (
    .F(n1501_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[0]) 
);
defparam n1501_s4.INIT=16'hBF00;
  LUT4 n1500_s4 (
    .F(n1500_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[1]) 
);
defparam n1500_s4.INIT=16'hBF00;
  LUT4 n1499_s4 (
    .F(n1499_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[2]) 
);
defparam n1499_s4.INIT=16'hBF00;
  LUT4 n1498_s6 (
    .F(n1498_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[3]) 
);
defparam n1498_s6.INIT=16'hBF00;
  LUT4 n182_s6 (
    .F(n182_13),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_14),
    .I2(ff_state_1_7),
    .I3(ff_pos_x[0]) 
);
defparam n182_s6.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s9 (
    .F(ff_pos_x_5_16),
    .I0(ff_pos_x_5_14),
    .I1(ff_state_1_7) 
);
defparam ff_pos_x_5_s9.INIT=4'h4;
  LUT4 ff_next_vram0_7_s5 (
    .F(ff_next_vram0_7_11),
    .I0(n440_5),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram0_7_s5.INIT=16'h0002;
  LUT4 n728_s16 (
    .F(n728_22),
    .I0(n551_30),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam n728_s16.INIT=16'h0001;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n137_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n138_8),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n545_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n728_10),
    .CLK(clk85m),
    .CE(n126_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n729_10),
    .CLK(clk85m),
    .CE(n126_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n730_10),
    .CLK(clk85m),
    .CE(n126_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n731_10),
    .CLK(clk85m),
    .CE(n126_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n732_10),
    .CLK(clk85m),
    .CE(n126_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n733_10),
    .CLK(clk85m),
    .CE(n126_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n734_10),
    .CLK(clk85m),
    .CE(n126_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n735_10),
    .CLK(clk85m),
    .CE(n126_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n736_10),
    .CLK(clk85m),
    .CE(n126_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n737_10),
    .CLK(clk85m),
    .CE(n126_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n738_10),
    .CLK(clk85m),
    .CE(n126_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n739_10),
    .CLK(clk85m),
    .CE(n126_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n740_10),
    .CLK(clk85m),
    .CE(n126_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n741_10),
    .CLK(clk85m),
    .CE(n126_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n742_10),
    .CLK(clk85m),
    .CE(n126_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n743_10),
    .CLK(clk85m),
    .CE(n126_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n744_10),
    .CLK(clk85m),
    .CE(n126_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n827_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n828_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n829_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n830_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n831_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n832_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n833_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n834_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n1121_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n1122_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n1123_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n1124_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n1125_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n1126_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n1127_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n1128_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n1097_17),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n1098_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n1099_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n1100_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n1101_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n1102_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n1103_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n1104_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n1105_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n1106_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n1107_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n1108_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n1109_18),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n1110_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n1111_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n1112_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n835_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n836_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n837_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n838_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n839_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n840_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n841_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n842_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n1113_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n1114_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n1115_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n1116_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n1117_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n1118_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n1119_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n1120_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n851_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n852_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n853_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n854_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n855_26),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n856_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n857_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n858_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1129_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1130_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1131_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1132_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1478_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1479_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1480_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1481_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1482_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1483_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1484_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1485_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1486_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1487_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1488_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1489_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1490_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1491_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1492_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1493_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1494_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1495_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1496_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1497_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1498_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1499_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1500_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1501_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1502_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1503_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1504_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1505_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1506_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1507_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1508_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1509_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1510_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1511_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1512_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1513_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1514_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1515_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1516_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1517_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1518_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1519_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1520_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1521_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1522_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1523_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1524_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1525_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1526_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1527_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1528_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1529_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1530_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1531_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1532_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1533_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1470_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1471_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1472_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1473_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1474_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1475_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1476_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1477_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFE ff_display_color_en_s0 (
    .Q(w_screen_mode_display_color_en),
    .D(n1751_3),
    .CLK(clk85m),
    .CE(n1752_2) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n136_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n177_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n178_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n179_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n180_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n181_9),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n256_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1796_9),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1797_9),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1798_9),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1799_12),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(n1800_5),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(n1801_4),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(n1802_4),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(n1803_4),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n182_13),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n317_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n316_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n314_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n313_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n312_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_scroll_pos_x_0_s (
    .SUM(w_scroll_pos_x[0]),
    .COUT(w_scroll_pos_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_scroll_pos_x_0_s.ALU_MODE=1;
  ALU w_scroll_pos_x_1_s (
    .SUM(w_scroll_pos_x[1]),
    .COUT(w_scroll_pos_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_scroll_pos_x_0_3) 
);
defparam w_scroll_pos_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_scroll_pos_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n315_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_2),
    .COUT(n314_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n315_3) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n312_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_3) 
);
defparam n313_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  ALU w_pos_x_8_s (
    .SUM(w_pos_x[8]),
    .COUT(w_pos_x_8_0_COUT),
    .I0(w_pixel_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_7_4) 
);
defparam w_pos_x_8_s.ALU_MODE=1;
  MUX2_LUT5 n803_s5 (
    .O(n803_9),
    .I0(n803_6),
    .I1(n803_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n804_s5 (
    .O(n804_9),
    .I0(n804_6),
    .I1(n804_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n805_s5 (
    .O(n805_9),
    .I0(n805_6),
    .I1(n805_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n806_s5 (
    .O(n806_9),
    .I0(n806_6),
    .I1(n806_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n807_s5 (
    .O(n807_9),
    .I0(n807_6),
    .I1(n807_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n808_s5 (
    .O(n808_9),
    .I0(n808_6),
    .I1(n808_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n809_s5 (
    .O(n809_9),
    .I0(n809_6),
    .I1(n809_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n810_s5 (
    .O(n810_9),
    .I0(n810_6),
    .I1(n810_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n839_s26 (
    .O(n839_30),
    .I0(n839_28),
    .I1(n823_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n840_s26 (
    .O(n840_30),
    .I0(n840_28),
    .I1(n824_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n841_s26 (
    .O(n841_30),
    .I0(n841_28),
    .I1(n825_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n842_s26 (
    .O(n842_30),
    .I0(n842_28),
    .I1(n826_2),
    .S0(w_screen_mode[3]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  n126_2,
  reg_sprite_magify,
  reg_sprite_disable,
  w_screen_mode_3_3,
  n878_17,
  reg_sprite_16x16,
  w_sprite_mode2_6,
  w_screen_v_active,
  ff_screen_h_active,
  n518_4,
  w_sprite_mode2,
  reg_212lines_mode,
  reg_display_on,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8,
  w_screen_pos_x_Z_9,
  w_screen_pos_x_Z_10,
  w_screen_pos_x_Z_11,
  w_screen_pos_x_Z_12,
  w_horizontal_offset_l,
  ff_vram_valid,
  w_selected_en,
  n440_5,
  ff_vram_valid_7,
  n88_10,
  ff_vram_valid_9,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input n126_2;
input reg_sprite_magify;
input reg_sprite_disable;
input w_screen_mode_3_3;
input n878_17;
input reg_sprite_16x16;
input w_sprite_mode2_6;
input w_screen_v_active;
input ff_screen_h_active;
input n518_4;
input w_sprite_mode2;
input reg_212lines_mode;
input reg_display_on;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8;
input w_screen_pos_x_Z_9;
input w_screen_pos_x_Z_10;
input w_screen_pos_x_Z_11;
input w_screen_pos_x_Z_12;
input [2:0] w_horizontal_offset_l;
output ff_vram_valid;
output w_selected_en;
output n440_5;
output ff_vram_valid_7;
output n88_10;
output ff_vram_valid_9;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n440_4;
wire n438_4;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n322_7;
wire n321_7;
wire n320_7;
wire n319_7;
wire n327_9;
wire n117_7;
wire n116_7;
wire n88_6;
wire n79_7;
wire n317_7;
wire n440_6;
wire ff_selected_count_3_7;
wire ff_selected_count_3_8;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n319_8;
wire n327_10;
wire n88_7;
wire n88_8;
wire n88_9;
wire n78_8;
wire n77_8;
wire ff_select_finish_10;
wire ff_select_finish_11;
wire ff_selected_en_8;
wire ff_selected_en_9;
wire n77_10;
wire n78_10;
wire n80_9;
wire n81_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n222_9;
wire w_screen_pos_x_0_4;
wire w_screen_pos_x_1_4;
wire w_screen_pos_x_2_0_COUT;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire [2:0] w_screen_pos_x;
wire VCC;
wire GND;
  LUT2 n440_s1 (
    .F(n440_4),
    .I0(n440_5),
    .I1(n440_6) 
);
defparam n440_s1.INIT=4'h8;
  LUT2 n438_s1 (
    .F(n438_4),
    .I0(n126_2),
    .I1(n440_6) 
);
defparam n438_s1.INIT=4'h8;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_7),
    .I1(ff_selected_count_3_8),
    .I2(w_selected_en),
    .I3(n317_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h80FF;
  LUT3 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_8),
    .I1(ff_select_finish_9),
    .I2(n317_7) 
);
defparam ff_select_finish_s3.INIT=8'h8F;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(n327_9),
    .I2(ff_selected_count_3_8),
    .I3(n317_7) 
);
defparam ff_selected_en_s3.INIT=16'hB0BB;
  LUT2 n322_s2 (
    .F(n322_7),
    .I0(w_selected_count[0]),
    .I1(n317_7) 
);
defparam n322_s2.INIT=4'h4;
  LUT3 n321_s2 (
    .F(n321_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n317_7) 
);
defparam n321_s2.INIT=8'h60;
  LUT4 n320_s2 (
    .F(n320_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(w_selected_count[2]),
    .I3(n317_7) 
);
defparam n320_s2.INIT=16'h7800;
  LUT3 n319_s2 (
    .F(n319_7),
    .I0(n319_8),
    .I1(w_selected_count[3]),
    .I2(n317_7) 
);
defparam n319_s2.INIT=8'h60;
  LUT4 n327_s4 (
    .F(n327_9),
    .I0(reg_sprite_disable),
    .I1(w_screen_mode_3_3),
    .I2(n878_17),
    .I3(n327_10) 
);
defparam n327_s4.INIT=16'h0100;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n117_s2.INIT=4'h4;
  LUT2 n116_s2 (
    .F(n116_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n116_s2.INIT=4'h4;
  LUT4 n88_s1 (
    .F(n88_6),
    .I0(n88_7),
    .I1(n88_8),
    .I2(w_screen_pos_x[0]),
    .I3(n88_9) 
);
defparam n88_s1.INIT=16'h0E00;
  LUT4 n79_s2 (
    .F(n79_7),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(n88_7),
    .I3(ff_current_plane_num[2]) 
);
defparam n79_s2.INIT=16'h0708;
  LUT4 n317_s2 (
    .F(n317_7),
    .I0(reg_sprite_disable),
    .I1(w_screen_mode_3_3),
    .I2(w_sprite_mode2_6),
    .I3(n878_17) 
);
defparam n317_s2.INIT=16'h0001;
  LUT4 n440_s2 (
    .F(n440_5),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n440_s2.INIT=16'h1000;
  LUT4 n440_s3 (
    .F(n440_6),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam n440_s3.INIT=16'h4000;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_vram_valid_s3.INIT=4'h8;
  LUT4 ff_selected_count_3_s4 (
    .F(ff_selected_count_3_7),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_3),
    .I3(w_screen_pos_x_Z_2) 
);
defparam ff_selected_count_3_s4.INIT=16'h0100;
  LUT4 ff_selected_count_3_s5 (
    .F(ff_selected_count_3_8),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam ff_selected_count_3_s5.INIT=16'h8000;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(ff_y[0]),
    .I1(ff_select_finish_10),
    .I2(n518_4),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s4.INIT=16'h4000;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(ff_selected_en_8),
    .I3(n88_8) 
);
defparam ff_selected_en_s4.INIT=16'h1000;
  LUT3 n319_s3 (
    .F(n319_8),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]) 
);
defparam n319_s3.INIT=8'h80;
  LUT3 n327_s5 (
    .F(n327_10),
    .I0(w_sprite_mode2_6),
    .I1(ff_selected_count_3_7),
    .I2(ff_select_finish_9) 
);
defparam n327_s5.INIT=8'h01;
  LUT2 n88_s2 (
    .F(n88_7),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10) 
);
defparam n88_s2.INIT=4'h4;
  LUT4 n88_s3 (
    .F(n88_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n88_s3.INIT=16'h000B;
  LUT3 n88_s4 (
    .F(n88_9),
    .I0(w_screen_pos_x[1]),
    .I1(w_screen_pos_x[2]),
    .I2(n126_2) 
);
defparam n88_s4.INIT=8'h80;
  LUT3 n78_s3 (
    .F(n78_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]) 
);
defparam n78_s3.INIT=8'h80;
  LUT4 n77_s3 (
    .F(n77_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]),
    .I3(ff_current_plane_num[3]) 
);
defparam n77_s3.INIT=16'h8000;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[1]),
    .I1(ff_y[2]),
    .I2(ff_y[5]),
    .I3(ff_y[4]) 
);
defparam ff_select_finish_s5.INIT=16'h0100;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(reg_212lines_mode),
    .I1(ff_y[3]),
    .I2(ff_y[6]),
    .I3(ff_y[7]) 
);
defparam ff_select_finish_s6.INIT=16'h9000;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_offset_y[7]),
    .I1(n222_9),
    .I2(n518_4),
    .I3(ff_selected_en_9) 
);
defparam ff_selected_en_s5.INIT=16'h4000;
  LUT4 n88_s5 (
    .F(n88_10),
    .I0(w_screen_pos_x_Z_8),
    .I1(w_screen_pos_x_Z_9),
    .I2(w_screen_pos_x_Z_10),
    .I3(w_screen_pos_x_Z_11) 
);
defparam n88_s5.INIT=16'h0001;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam ff_selected_en_s6.INIT=16'hF331;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_9),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam ff_vram_valid_s4.INIT=8'h80;
  LUT4 n77_s4 (
    .F(n77_10),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10),
    .I2(n77_8),
    .I3(ff_current_plane_num[4]) 
);
defparam n77_s4.INIT=16'h0BB0;
  LUT4 n78_s4 (
    .F(n78_10),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10),
    .I2(n78_8),
    .I3(ff_current_plane_num[3]) 
);
defparam n78_s4.INIT=16'h0BB0;
  LUT4 n80_s3 (
    .F(n80_9),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n80_s3.INIT=16'h0BB0;
  LUT3 n81_s3 (
    .F(n81_9),
    .I0(ff_current_plane_num[0]),
    .I1(w_screen_pos_x_Z_12),
    .I2(n88_10) 
);
defparam n81_s3.INIT=8'h45;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n78_10),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n79_7),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n80_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(ff_current_plane_num[0]),
    .D(n81_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n88_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n116_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n117_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n77_10),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n320_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n321_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n322_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n317_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n327_9),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n222_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  ALU w_screen_pos_x_0_s (
    .SUM(w_screen_pos_x[0]),
    .COUT(w_screen_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_x_0_s.ALU_MODE=1;
  ALU w_screen_pos_x_1_s (
    .SUM(w_screen_pos_x[1]),
    .COUT(w_screen_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_screen_pos_x_0_4) 
);
defparam w_screen_pos_x_1_s.ALU_MODE=1;
  ALU w_screen_pos_x_2_s (
    .SUM(w_screen_pos_x[2]),
    .COUT(w_screen_pos_x_2_0_COUT),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_screen_pos_x_1_4) 
);
defparam w_screen_pos_x_2_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  reg_display_on,
  w_selected_en,
  ff_vram_valid_7,
  n878_17,
  ff_vram_valid_9,
  n126_2,
  reg_sprite_16x16,
  n538_6,
  w_screen_v_active,
  ff_screen_h_active,
  n88_10,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_7,
  w_screen_pos_x_Z_12,
  w_screen_pos_x_Z_13,
  w_selected_count,
  w_ic_vram_valid,
  ff_active_d1,
  n1245_6,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input reg_display_on;
input w_selected_en;
input ff_vram_valid_7;
input n878_17;
input ff_vram_valid_9;
input n126_2;
input reg_sprite_16x16;
input n538_6;
input w_screen_v_active;
input ff_screen_h_active;
input n88_10;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_7;
input w_screen_pos_x_Z_12;
input w_screen_pos_x_Z_13;
input [3:0] w_selected_count;
output w_ic_vram_valid;
output ff_active_d1;
output n1245_6;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1245_3;
wire ff_current_plane_2_10;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_0 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1443_7;
wire n1442_7;
wire n1441_7;
wire n1440_7;
wire n1439_7;
wire n1438_7;
wire n1437_7;
wire n1436_7;
wire n1435_7;
wire n1434_7;
wire n1433_7;
wire n1432_7;
wire n1426_8;
wire n1425_8;
wire n1279_7;
wire n1245_4;
wire ff_current_plane_2_11;
wire ff_active_9;
wire ff_active_10;
wire n1424_9;
wire n1449_8;
wire n1448_8;
wire ff_current_plane_2_13;
wire ff_active_11;
wire ff_current_plane_2_14;
wire ff_current_plane_2_15;
wire ff_current_plane_2_17;
wire n1473_9;
wire n1280_10;
wire n1245_8;
wire ff_vram_address_16_8;
wire ff_selected_q_31_8;
wire n1424_11;
wire n1427_10;
wire ff_sprite_mode2;
wire ff_vram_valid;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_2 ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_init_26 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_27 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT2 n1245_s0 (
    .F(n1245_3),
    .I0(reg_display_on),
    .I1(n1245_4) 
);
defparam n1245_s0.INIT=4'h8;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_current_plane_2_s5 (
    .F(ff_current_plane_2_10),
    .I0(w_selected_en),
    .I1(ff_current_plane_2_11),
    .I2(ff_vram_valid_7),
    .I3(ff_current_plane_2_17) 
);
defparam ff_current_plane_2_s5.INIT=16'hACFF;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n878_17),
    .I1(ff_active),
    .I2(ff_active_9),
    .I3(ff_active_10) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(ff_vram_valid_9) 
);
defparam ff_current_plane_3_s4.INIT=8'h40;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_init_26 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_0 ),
    .I0(\ff_selected_ram[0]_ER_init_27 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_2 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT3 n1449_s2 (
    .F(n1449_7),
    .I0(n1449_8),
    .I1(ff_active),
    .I2(n126_2) 
);
defparam n1449_s2.INIT=8'h80;
  LUT2 n1448_s2 (
    .F(n1448_7),
    .I0(ff_selected_q[0]),
    .I1(n1448_8) 
);
defparam n1448_s2.INIT=4'h8;
  LUT2 n1447_s2 (
    .F(n1447_7),
    .I0(ff_selected_q[1]),
    .I1(n1448_8) 
);
defparam n1447_s2.INIT=4'h8;
  LUT2 n1446_s2 (
    .F(n1446_7),
    .I0(ff_selected_q[2]),
    .I1(n1448_8) 
);
defparam n1446_s2.INIT=4'h8;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1448_8) 
);
defparam n1445_s2.INIT=16'hF400;
  LUT3 n1444_s2 (
    .F(n1444_7),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1448_8) 
);
defparam n1444_s2.INIT=8'hE0;
  LUT2 n1443_s2 (
    .F(n1443_7),
    .I0(ff_selected_q[14]),
    .I1(n1448_8) 
);
defparam n1443_s2.INIT=4'h8;
  LUT2 n1442_s2 (
    .F(n1442_7),
    .I0(ff_selected_q[15]),
    .I1(n1448_8) 
);
defparam n1442_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_7),
    .I0(ff_selected_q[16]),
    .I1(n1448_8) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1440_s2 (
    .F(n1440_7),
    .I0(ff_selected_q[17]),
    .I1(n1448_8) 
);
defparam n1440_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_7),
    .I0(ff_selected_q[18]),
    .I1(n1448_8) 
);
defparam n1439_s2.INIT=4'h8;
  LUT2 n1438_s2 (
    .F(n1438_7),
    .I0(ff_selected_q[19]),
    .I1(n1448_8) 
);
defparam n1438_s2.INIT=4'h8;
  LUT2 n1437_s2 (
    .F(n1437_7),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1448_8) 
);
defparam n1437_s2.INIT=4'h8;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1448_8) 
);
defparam n1436_s2.INIT=4'h8;
  LUT2 n1435_s2 (
    .F(n1435_7),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1448_8) 
);
defparam n1435_s2.INIT=4'h8;
  LUT2 n1434_s2 (
    .F(n1434_7),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1448_8) 
);
defparam n1434_s2.INIT=4'h8;
  LUT2 n1433_s2 (
    .F(n1433_7),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1448_8) 
);
defparam n1433_s2.INIT=4'h8;
  LUT2 n1432_s2 (
    .F(n1432_7),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1448_8) 
);
defparam n1432_s2.INIT=4'h8;
  LUT3 n1426_s3 (
    .F(n1426_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_17) 
);
defparam n1426_s3.INIT=8'h60;
  LUT4 n1425_s3 (
    .F(n1425_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_2_17) 
);
defparam n1425_s3.INIT=16'h7800;
  LUT4 n1279_s2 (
    .F(n1279_7),
    .I0(n1245_3),
    .I1(n878_17),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1279_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT4 n1245_s1 (
    .F(n1245_4),
    .I0(w_screen_pos_x_Z_7),
    .I1(n1245_8),
    .I2(w_screen_pos_x_Z_12),
    .I3(n1245_6) 
);
defparam n1245_s1.INIT=16'h4000;
  LUT4 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_11),
    .I0(ff_current_plane_2_13),
    .I1(ff_state_1_7),
    .I2(n538_6),
    .I3(ff_active) 
);
defparam ff_current_plane_2_s6.INIT=16'h4000;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_vram_valid_7),
    .I1(ff_state_1_7),
    .I2(n538_6),
    .I3(ff_current_plane_2_13) 
);
defparam ff_active_s4.INIT=16'h4000;
  LUT2 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_active_11),
    .I1(n1245_4) 
);
defparam ff_active_s5.INIT=4'h4;
  LUT4 n1424_s4 (
    .F(n1424_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane[3]) 
);
defparam n1424_s4.INIT=16'h807F;
  LUT4 n1449_s3 (
    .F(n1449_8),
    .I0(ff_sprite_mode2),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1449_s3.INIT=16'hAFC0;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n126_2) 
);
defparam n1448_s3.INIT=16'h6000;
  LUT4 n1245_s3 (
    .F(n1245_6),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6),
    .I3(ff_state_1_7) 
);
defparam n1245_s3.INIT=16'h8000;
  LUT4 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_13),
    .I0(ff_current_plane_2_14),
    .I1(ff_current_plane_2_15),
    .I2(n1424_9),
    .I3(w_selected_count[3]) 
);
defparam ff_current_plane_2_s8.INIT=16'h0440;
  LUT4 ff_active_s6 (
    .F(ff_active_11),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_active_s6.INIT=16'h0001;
  LUT4 ff_current_plane_2_s9 (
    .F(ff_current_plane_2_14),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam ff_current_plane_2_s9.INIT=16'hEB7D;
  LUT4 ff_current_plane_2_s10 (
    .F(ff_current_plane_2_15),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(w_selected_count[2]),
    .I3(ff_current_plane[2]) 
);
defparam ff_current_plane_2_s10.INIT=16'h7887;
  LUT3 ff_current_plane_2_s11 (
    .F(ff_current_plane_2_17),
    .I0(n878_17),
    .I1(ff_active_11),
    .I2(n1245_4) 
);
defparam ff_current_plane_2_s11.INIT=8'h45;
  LUT3 n1473_s3 (
    .F(n1473_9),
    .I0(reg_display_on),
    .I1(ff_active_11),
    .I2(n1245_4) 
);
defparam n1473_s3.INIT=8'h20;
  LUT4 n1280_s4 (
    .F(n1280_10),
    .I0(ff_state[0]),
    .I1(reg_display_on),
    .I2(n1245_4),
    .I3(n878_17) 
);
defparam n1280_s4.INIT=16'h0015;
  LUT4 n1245_s4 (
    .F(n1245_8),
    .I0(w_screen_pos_x_Z_13),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(n88_10) 
);
defparam n1245_s4.INIT=16'h4000;
  LUT3 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(ff_current_plane_2_17) 
);
defparam ff_vram_address_16_s4.INIT=8'h7F;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  LUT4 n1424_s5 (
    .F(n1424_11),
    .I0(n1424_9),
    .I1(n878_17),
    .I2(ff_active_11),
    .I3(n1245_4) 
);
defparam n1424_s5.INIT=16'h1011;
  LUT4 n1427_s4 (
    .F(n1427_10),
    .I0(ff_current_plane[0]),
    .I1(n878_17),
    .I2(ff_active_11),
    .I3(n1245_4) 
);
defparam n1427_s4.INIT=16'h1011;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1245_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_d1_s0 (
    .Q(w_ic_vram_valid),
    .D(ff_vram_valid),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1279_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1280_10),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1425_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1426_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n1427_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1432_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1433_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1434_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1435_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1436_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1437_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1438_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1439_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1440_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1441_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1442_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1443_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(ff_vram_valid),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1473_9),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1424_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_1 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_2 ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_5 ,\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_9 ,\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_13 ,\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_17 ,\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_21 ,\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_25 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_26 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_27 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  ff_state_1_7,
  reg_sprite_magify,
  n962_37,
  ff_transfer_ready_17,
  n1245_6,
  reg_sprite_16x16,
  ff_active_d1,
  n518_4,
  n959_38,
  reg_color0_opaque,
  w_screen_v_active,
  ff_screen_h_active,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_makeup_plane,
  w_pixel_pos_y_Z,
  ff_status_register_pointer,
  ff_state,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_17,
  n1177_7,
  n878_18,
  n878_19,
  n538_6,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input ff_state_1_7;
input reg_sprite_magify;
input n962_37;
input ff_transfer_ready_17;
input n1245_6;
input reg_sprite_16x16;
input ff_active_d1;
input n518_4;
input n959_38;
input reg_color0_opaque;
input w_screen_v_active;
input ff_screen_h_active;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:4] w_screen_pos_x_Z;
input [2:0] w_makeup_plane;
input [7:0] w_pixel_pos_y_Z;
input [1:0] ff_status_register_pointer;
input [1:0] ff_state;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_17;
output n1177_7;
output n878_18;
output n878_19;
output n538_6;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire n223_4;
wire n239_4;
wire n255_4;
wire n271_4;
wire n287_4;
wire n303_4;
wire n319_4;
wire n335_4;
wire n215_4;
wire n231_4;
wire n247_4;
wire n263_4;
wire n279_4;
wire n295_4;
wire n311_4;
wire n327_4;
wire n538_4;
wire n546_4;
wire n554_4;
wire n562_4;
wire n570_4;
wire n578_4;
wire n586_4;
wire n594_4;
wire n733_4;
wire n741_4;
wire n749_4;
wire n757_4;
wire n765_4;
wire n773_4;
wire n781_4;
wire n789_4;
wire n1152_7;
wire n1143_7;
wire n1142_7;
wire n1140_7;
wire n1139_7;
wire n1045_7;
wire n1044_7;
wire n1043_7;
wire n1042_7;
wire n891_7;
wire n890_7;
wire n889_7;
wire n1009_4;
wire n1009_5;
wire n1009_7;
wire n223_5;
wire n215_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1151_8;
wire n1150_8;
wire n1141_8;
wire n889_8;
wire n1009_8;
wire n1009_9;
wire n1009_10;
wire ff_sprite_collision_9;
wire n1009_11;
wire ff_sprite_collision_10;
wire n538_8;
wire n1009_13;
wire n1141_10;
wire n1144_9;
wire n1145_10;
wire n1146_9;
wire n1147_9;
wire n1149_9;
wire n1150_10;
wire n1151_10;
wire n1153_9;
wire n1154_9;
wire n1155_9;
wire n1156_9;
wire n1157_9;
wire ff_sprite_collision_x_8_9;
wire ff_sprite_collision_12;
wire n892_10;
wire ff_current_plane_3_10;
wire n1041_10;
wire ff_pre_pixel_color_en_14;
wire n1238_10;
wire n1239_10;
wire n1240_10;
wire n1241_10;
wire n1242_10;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT4 n878_s14 (
    .F(n878_17),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(n878_19) 
);
defparam n878_s14.INIT=16'h8000;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1009_5),
    .I2(n1009_13),
    .I3(n1009_7) 
);
defparam n1009_s0.INIT=16'h0040;
  LUT4 n223_s1 (
    .F(n223_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n223_s1.INIT=16'h8000;
  LUT4 n239_s1 (
    .F(n239_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n239_s1.INIT=16'h4000;
  LUT4 n255_s1 (
    .F(n255_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n255_s1.INIT=16'h4000;
  LUT4 n271_s1 (
    .F(n271_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n271_s1.INIT=16'h1000;
  LUT4 n287_s1 (
    .F(n287_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n287_s1.INIT=16'h4000;
  LUT4 n303_s1 (
    .F(n303_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n223_5) 
);
defparam n303_s1.INIT=16'h1000;
  LUT4 n319_s1 (
    .F(n319_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n319_s1.INIT=16'h1000;
  LUT4 n335_s1 (
    .F(n335_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n335_s1.INIT=16'h0100;
  LUT4 n215_s1 (
    .F(n215_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n215_s1.INIT=16'h8000;
  LUT4 n231_s1 (
    .F(n231_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s1.INIT=16'h4000;
  LUT4 n247_s1 (
    .F(n247_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s1.INIT=16'h4000;
  LUT4 n263_s1 (
    .F(n263_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s1.INIT=16'h1000;
  LUT4 n279_s1 (
    .F(n279_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n279_s1.INIT=16'h4000;
  LUT4 n295_s1 (
    .F(n295_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s1.INIT=16'h1000;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s1.INIT=16'h1000;
  LUT4 n327_s1 (
    .F(n327_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s1.INIT=16'h0100;
  LUT4 n538_s1 (
    .F(n538_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n538_s1.INIT=16'h8000;
  LUT4 n546_s1 (
    .F(n546_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n546_s1.INIT=16'h4000;
  LUT4 n554_s1 (
    .F(n554_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n554_s1.INIT=16'h4000;
  LUT4 n562_s1 (
    .F(n562_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n562_s1.INIT=16'h1000;
  LUT4 n570_s1 (
    .F(n570_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n570_s1.INIT=16'h4000;
  LUT4 n578_s1 (
    .F(n578_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_8) 
);
defparam n578_s1.INIT=16'h1000;
  LUT4 n586_s1 (
    .F(n586_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n586_s1.INIT=16'h1000;
  LUT4 n594_s1 (
    .F(n594_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n594_s1.INIT=16'h0100;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n733_s1.INIT=16'h8000;
  LUT4 n741_s1 (
    .F(n741_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s1.INIT=16'h4000;
  LUT4 n749_s1 (
    .F(n749_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s1.INIT=16'h4000;
  LUT4 n757_s1 (
    .F(n757_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s1.INIT=16'h1000;
  LUT4 n765_s1 (
    .F(n765_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n765_s1.INIT=16'h4000;
  LUT4 n773_s1 (
    .F(n773_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s1.INIT=16'h1000;
  LUT4 n781_s1 (
    .F(n781_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s1.INIT=16'h1000;
  LUT4 n789_s1 (
    .F(n789_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s1.INIT=16'h0100;
  LUT4 n1152_s2 (
    .F(n1152_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[5]) 
);
defparam n1152_s2.INIT=16'h0708;
  LUT4 n1143_s2 (
    .F(n1143_7),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[8]) 
);
defparam n1143_s2.INIT=16'h010E;
  LUT4 n1142_s2 (
    .F(n1142_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(ff_sprite_collision_7),
    .I2(w_screen_pos_x_Z[9]),
    .I3(n1143_7) 
);
defparam n1142_s2.INIT=16'h3012;
  LUT4 n1140_s2 (
    .F(n1140_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1141_8),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1140_s2.INIT=16'h0708;
  LUT4 n1139_s2 (
    .F(n1139_7),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(ff_sprite_collision_7),
    .I3(n878_18) 
);
defparam n1139_s2.INIT=16'h0E00;
  LUT2 n1045_s2 (
    .F(n1045_7),
    .I0(n878_17),
    .I1(ff_color[0]) 
);
defparam n1045_s2.INIT=4'h4;
  LUT2 n1044_s2 (
    .F(n1044_7),
    .I0(n878_17),
    .I1(ff_color[1]) 
);
defparam n1044_s2.INIT=4'h4;
  LUT2 n1043_s2 (
    .F(n1043_7),
    .I0(n878_17),
    .I1(ff_color[2]) 
);
defparam n1043_s2.INIT=4'h4;
  LUT2 n1042_s2 (
    .F(n1042_7),
    .I0(n878_17),
    .I1(ff_color[3]) 
);
defparam n1042_s2.INIT=4'h4;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n890_s2 (
    .F(n890_7),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[2]) 
);
defparam n890_s2.INIT=16'h0708;
  LUT3 n889_s2 (
    .F(n889_7),
    .I0(ff_state_1_7),
    .I1(n889_8),
    .I2(ff_current_plane[3]) 
);
defparam n889_s2.INIT=8'h14;
  LUT4 n1177_s2 (
    .F(n1177_7),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(n962_37),
    .I3(ff_transfer_ready_17) 
);
defparam n1177_s2.INIT=16'hEFFF;
  LUT4 n878_s15 (
    .F(n878_18),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n878_s15.INIT=16'h8000;
  LUT2 n878_s16 (
    .F(n878_19),
    .I0(w_screen_pos_x_Z[7]),
    .I1(n1245_6) 
);
defparam n878_s16.INIT=4'h8;
  LUT4 n1009_s1 (
    .F(n1009_4),
    .I0(n1009_8),
    .I1(w_offset_x[6]),
    .I2(w_offset_x[8]),
    .I3(n965_9) 
);
defparam n1009_s1.INIT=16'hFDBF;
  LUT4 n1009_s2 (
    .F(n1009_5),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam n1009_s2.INIT=16'hF331;
  LUT4 n1009_s4 (
    .F(n1009_7),
    .I0(w_pattern_0_443),
    .I1(w_pattern_0_445),
    .I2(n1009_9),
    .I3(n1009_10) 
);
defparam n1009_s4.INIT=16'h5F30;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active_d1),
    .I3(n518_4) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n518_4) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n518_4) 
);
defparam n733_s2.INIT=16'h1000;
  LUT2 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(n959_38),
    .I1(ff_transfer_ready_17) 
);
defparam ff_sprite_collision_s4.INIT=4'h8;
  LUT4 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(w_sprite_collision),
    .I1(n518_4),
    .I2(ff_sprite_collision_9),
    .I3(ff_pre_pixel_color_en) 
);
defparam ff_sprite_collision_s5.INIT=16'h0100;
  LUT3 n1151_s3 (
    .F(n1151_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n1151_s3.INIT=8'h80;
  LUT4 n1150_s3 (
    .F(n1150_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1150_s3.INIT=16'h8000;
  LUT4 n1141_s3 (
    .F(n1141_8),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1141_s3.INIT=16'hE000;
  LUT3 n889_s3 (
    .F(n889_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]) 
);
defparam n889_s3.INIT=8'h80;
  LUT4 n1009_s5 (
    .F(n1009_8),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[7]),
    .I3(w_offset_x[6]) 
);
defparam n1009_s5.INIT=16'h7F01;
  LUT3 n1009_s6 (
    .F(n1009_9),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s6.INIT=8'h35;
  LUT4 n1009_s7 (
    .F(n1009_10),
    .I0(w_pattern_0_447),
    .I1(w_pattern_0_449),
    .I2(n1009_9),
    .I3(n1009_11) 
);
defparam n1009_s7.INIT=16'hF503;
  LUT2 n538_s3 (
    .F(n538_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n538_s3.INIT=4'h8;
  LUT4 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_pre_pixel_color[0]),
    .I1(ff_pre_pixel_color[1]),
    .I2(ff_pre_pixel_color[2]),
    .I3(ff_sprite_collision_10) 
);
defparam ff_sprite_collision_s6.INIT=16'h0100;
  LUT3 n1009_s8 (
    .F(n1009_11),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s8.INIT=8'h35;
  LUT2 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(ff_pre_pixel_color[3]),
    .I1(reg_color0_opaque) 
);
defparam ff_sprite_collision_s7.INIT=4'h1;
  LUT4 n538_s4 (
    .F(n538_8),
    .I0(ff_active_d1),
    .I1(n518_4),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n538_s4.INIT=16'h8000;
  LUT4 n1009_s9 (
    .F(n1009_13),
    .I0(n923_2),
    .I1(ff_active),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_active) 
);
defparam n1009_s9.INIT=16'h8000;
  LUT4 n1141_s4 (
    .F(n1141_10),
    .I0(n959_38),
    .I1(ff_transfer_ready_17),
    .I2(w_screen_pos_x_Z[10]),
    .I3(n1141_8) 
);
defparam n1141_s4.INIT=16'h0770;
  LUT4 n1144_s3 (
    .F(n1144_9),
    .I0(n959_38),
    .I1(ff_transfer_ready_17),
    .I2(w_screen_pos_x_Z[7]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n1144_s3.INIT=16'h7007;
  LUT3 n1145_s4 (
    .F(n1145_10),
    .I0(w_screen_pos_x_Z[6]),
    .I1(n959_38),
    .I2(ff_transfer_ready_17) 
);
defparam n1145_s4.INIT=8'h15;
  LUT3 n1146_s3 (
    .F(n1146_9),
    .I0(n959_38),
    .I1(ff_transfer_ready_17),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n1146_s3.INIT=8'h70;
  LUT3 n1147_s3 (
    .F(n1147_9),
    .I0(n959_38),
    .I1(ff_transfer_ready_17),
    .I2(w_screen_pos_x_Z[4]) 
);
defparam n1147_s3.INIT=8'h70;
  LUT4 n1149_s3 (
    .F(n1149_9),
    .I0(n959_38),
    .I1(ff_transfer_ready_17),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1150_8) 
);
defparam n1149_s3.INIT=16'h7000;
  LUT4 n1150_s4 (
    .F(n1150_10),
    .I0(n959_38),
    .I1(ff_transfer_ready_17),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1150_8) 
);
defparam n1150_s4.INIT=16'h0770;
  LUT4 n1151_s4 (
    .F(n1151_10),
    .I0(n959_38),
    .I1(ff_transfer_ready_17),
    .I2(n1151_8),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1151_s4.INIT=16'h0770;
  LUT4 n1153_s3 (
    .F(n1153_9),
    .I0(n959_38),
    .I1(ff_transfer_ready_17),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s3.INIT=16'h0770;
  LUT3 n1154_s3 (
    .F(n1154_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n959_38),
    .I2(ff_transfer_ready_17) 
);
defparam n1154_s3.INIT=8'h15;
  LUT3 n1155_s3 (
    .F(n1155_9),
    .I0(n959_38),
    .I1(ff_transfer_ready_17),
    .I2(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s3.INIT=8'h70;
  LUT3 n1156_s3 (
    .F(n1156_9),
    .I0(n959_38),
    .I1(ff_transfer_ready_17),
    .I2(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s3.INIT=8'h70;
  LUT3 n1157_s3 (
    .F(n1157_9),
    .I0(n959_38),
    .I1(ff_transfer_ready_17),
    .I2(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s3.INIT=8'h70;
  LUT4 ff_sprite_collision_x_8_s5 (
    .F(ff_sprite_collision_x_8_9),
    .I0(ff_sprite_collision_8),
    .I1(n959_38),
    .I2(ff_transfer_ready_17),
    .I3(n1177_7) 
);
defparam ff_sprite_collision_x_8_s5.INIT=16'hEA00;
  LUT4 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_12),
    .I0(n959_38),
    .I1(ff_transfer_ready_17),
    .I2(ff_sprite_collision_8),
    .I3(n1177_7) 
);
defparam ff_sprite_collision_s8.INIT=16'h70FF;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  LUT4 n1041_s4 (
    .F(n1041_10),
    .I0(n518_4),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_color_en),
    .I3(n878_17) 
);
defparam n1041_s4.INIT=16'h00F4;
  LUT3 ff_pre_pixel_color_en_s6 (
    .F(ff_pre_pixel_color_en_14),
    .I0(n878_17),
    .I1(n518_4),
    .I2(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s6.INIT=8'hEF;
  LUT4 n1238_s4 (
    .F(n1238_10),
    .I0(ff_pixel_color_en),
    .I1(ff_pre_pixel_color_en),
    .I2(n878_17),
    .I3(n518_4) 
);
defparam n1238_s4.INIT=16'h0C0A;
  LUT4 n1239_s4 (
    .F(n1239_10),
    .I0(ff_pixel_color[3]),
    .I1(ff_pre_pixel_color[3]),
    .I2(n878_17),
    .I3(n518_4) 
);
defparam n1239_s4.INIT=16'h0C0A;
  LUT4 n1240_s4 (
    .F(n1240_10),
    .I0(ff_pixel_color[2]),
    .I1(ff_pre_pixel_color[2]),
    .I2(n878_17),
    .I3(n518_4) 
);
defparam n1240_s4.INIT=16'h0C0A;
  LUT4 n1241_s4 (
    .F(n1241_10),
    .I0(ff_pixel_color[1]),
    .I1(ff_pre_pixel_color[1]),
    .I2(n878_17),
    .I3(n518_4) 
);
defparam n1241_s4.INIT=16'h0C0A;
  LUT4 n1242_s4 (
    .F(n1242_10),
    .I0(ff_pixel_color[0]),
    .I1(ff_pre_pixel_color[0]),
    .I2(n878_17),
    .I3(n518_4) 
);
defparam n1242_s4.INIT=16'h0C0A;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_12),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  DFFC ff_pre_pixel_color_en_s5 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s5.INIT=1'b0;
  DFFC ff_pixel_color_en_s4 (
    .Q(ff_pixel_color_en),
    .D(n1238_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_3_s3 (
    .Q(ff_pixel_color[3]),
    .D(n1239_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s3.INIT=1'b0;
  DFFC ff_pixel_color_2_s3 (
    .Q(ff_pixel_color[2]),
    .D(n1240_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s3.INIT=1'b0;
  DFFC ff_pixel_color_1_s3 (
    .Q(ff_pixel_color[1]),
    .D(n1241_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s3.INIT=1'b0;
  DFFC ff_pixel_color_0_s3 (
    .Q(ff_pixel_color[0]),
    .D(n1242_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  n2015_6,
  n551_30,
  n126_2,
  reg_sprite_magify,
  reg_sprite_disable,
  w_screen_mode_3_3,
  reg_sprite_16x16,
  w_screen_v_active,
  n518_4,
  reg_212lines_mode,
  reg_display_on,
  ff_state_1_7,
  ff_reset_n2_1,
  n962_37,
  ff_transfer_ready_17,
  n959_38,
  reg_color0_opaque,
  w_screen_pos_x_Z,
  reg_screen_mode,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_horizontal_offset_l,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2_4,
  w_sprite_mode2_5,
  w_sprite_mode2_6,
  w_sprite_mode2_7,
  ff_vram_valid,
  n440_5,
  n88_10,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  n878_18,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input n2015_6;
input n551_30;
input n126_2;
input reg_sprite_magify;
input reg_sprite_disable;
input w_screen_mode_3_3;
input reg_sprite_16x16;
input w_screen_v_active;
input n518_4;
input reg_212lines_mode;
input reg_display_on;
input ff_state_1_7;
input ff_reset_n2_1;
input n962_37;
input ff_transfer_ready_17;
input n959_38;
input reg_color0_opaque;
input [13:0] w_screen_pos_x_Z;
input [4:0] reg_screen_mode;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [2:0] w_horizontal_offset_l;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_sprite_mode2_4;
output w_sprite_mode2_5;
output w_sprite_mode2_6;
output w_sprite_mode2_7;
output ff_vram_valid;
output n440_5;
output n88_10;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output n878_18;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire ff_screen_h_active_8;
wire n40_7;
wire w_sprite_mode2;
wire ff_screen_h_active;
wire w_selected_en;
wire ff_vram_valid_7;
wire ff_vram_valid_9;
wire ff_active_d1;
wire n1245_6;
wire n878_17;
wire n878_19;
wire n538_6;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT2 ff_screen_h_active_s3 (
    .F(ff_screen_h_active_8),
    .I0(n878_17),
    .I1(n40_7) 
);
defparam ff_screen_h_active_s3.INIT=4'hB;
  LUT4 n40_s2 (
    .F(n40_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(n878_19) 
);
defparam n40_s2.INIT=16'hEFFF;
  LUT3 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(n2015_6),
    .I1(n551_30),
    .I2(w_sprite_mode2_6) 
);
defparam w_sprite_mode2_s1.INIT=8'h01;
  LUT2 w_sprite_mode2_s2 (
    .F(w_sprite_mode2_5),
    .I0(w_sprite_mode2_7),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s2.INIT=4'h1;
  LUT4 w_sprite_mode2_s3 (
    .F(w_sprite_mode2_6),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam w_sprite_mode2_s3.INIT=16'h0100;
  LUT4 w_sprite_mode2_s4 (
    .F(w_sprite_mode2_7),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam w_sprite_mode2_s4.INIT=16'hF4CF;
  LUT4 w_sprite_mode2_s5 (
    .F(w_sprite_mode2),
    .I0(w_sprite_mode2_4),
    .I1(w_sprite_mode2_7),
    .I2(reg_screen_mode[1]),
    .I3(w_sprite_mode2_6) 
);
defparam w_sprite_mode2_s5.INIT=16'h0057;
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n40_7),
    .CLK(clk85m),
    .CE(ff_screen_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n126_2(n126_2),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_disable(reg_sprite_disable),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n878_17(n878_17),
    .reg_sprite_16x16(reg_sprite_16x16),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .n518_4(n518_4),
    .w_sprite_mode2(w_sprite_mode2),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_display_on(reg_display_on),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_9(w_screen_pos_x_Z[9]),
    .w_screen_pos_x_Z_10(w_screen_pos_x_Z[10]),
    .w_screen_pos_x_Z_11(w_screen_pos_x_Z[11]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .n440_5(n440_5),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n88_10(n88_10),
    .ff_vram_valid_9(ff_vram_valid_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .reg_display_on(reg_display_on),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n878_17(n878_17),
    .ff_vram_valid_9(ff_vram_valid_9),
    .n126_2(n126_2),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n538_6(n538_6),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .n88_10(n88_10),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_7(w_screen_pos_x_Z[7]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .w_selected_count(w_selected_count[3:0]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active_d1(ff_active_d1),
    .n1245_6(n1245_6),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .n962_37(n962_37),
    .ff_transfer_ready_17(ff_transfer_ready_17),
    .n1245_6(n1245_6),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_active_d1(ff_active_d1),
    .n518_4(n518_4),
    .n959_38(n959_38),
    .reg_color0_opaque(reg_color0_opaque),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .ff_state(ff_state[1:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_17(n878_17),
    .n1177_7(n1177_7),
    .n878_18(n878_18),
    .n878_19(n878_19),
    .n538_6(n538_6),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_50hz_mode,
  reg_interlace_mode,
  reg_display_on,
  w_next_0_4,
  reg_left_mask,
  reg_scroll_planes,
  reg_interleaving_mode,
  reg_sprite_magify,
  reg_sprite_disable,
  reg_sprite_16x16,
  n518_4,
  ff_reset_n2_1,
  n962_37,
  ff_transfer_ready_17,
  n959_38,
  reg_color0_opaque,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_pattern_name_table_base,
  reg_screen_mode,
  reg_text_back_color,
  reg_color_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  ff_v_active_8,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  n126_2,
  n551_30,
  w_screen_mode_3_3,
  n2015_4,
  n2015_5,
  n1490_5,
  n1471_30,
  n2015_6,
  n1471_33,
  ff_next_vram1_3_13,
  n744_19,
  n831_34,
  w_sprite_mode2_6,
  ff_vram_valid,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  n878_18,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_50hz_mode;
input reg_interlace_mode;
input reg_display_on;
input w_next_0_4;
input reg_left_mask;
input reg_scroll_planes;
input reg_interleaving_mode;
input reg_sprite_magify;
input reg_sprite_disable;
input reg_sprite_16x16;
input n518_4;
input ff_reset_n2_1;
input n962_37;
input ff_transfer_ready_17;
input n959_38;
input reg_color0_opaque;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [16:10] reg_pattern_name_table_base;
input [4:0] reg_screen_mode;
input [7:0] reg_text_back_color;
input [16:6] reg_color_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output ff_v_active_8;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output n126_2;
output n551_30;
output w_screen_mode_3_3;
output n2015_4;
output n2015_5;
output n1490_5;
output n1471_30;
output n2015_6;
output n1471_33;
output ff_next_vram1_3_13;
output n744_19;
output n831_34;
output w_sprite_mode2_6;
output ff_vram_valid;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output n878_18;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:0] w_screen_pos_y;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_state_1_7;
wire w_sprite_mode2_4;
wire w_sprite_mode2_5;
wire w_sprite_mode2_7;
wire n440_5;
wire n88_10;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire [0:0] ff_blink_base;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .ff_v_active_8(ff_v_active_8),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_blink_base(ff_blink_base[0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .n440_5(n440_5),
    .w_screen_v_active(w_screen_v_active),
    .w_next_0_4(w_next_0_4),
    .n878_18(n878_18),
    .reg_left_mask(reg_left_mask),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_scroll_planes(reg_scroll_planes),
    .n88_10(n88_10),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_sprite_mode2_7(w_sprite_mode2_7),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .ff_blink_base(ff_blink_base[0]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .ff_state_1_7(ff_state_1_7),
    .n126_2(n126_2),
    .n551_30(n551_30),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n2015_4(n2015_4),
    .n2015_5(n2015_5),
    .n1490_5(n1490_5),
    .n1471_30(n1471_30),
    .n2015_6(n2015_6),
    .n1471_33(n1471_33),
    .ff_next_vram1_3_13(ff_next_vram1_3_13),
    .n744_19(n744_19),
    .n831_34(n831_34),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n2015_6(n2015_6),
    .n551_30(n551_30),
    .n126_2(n126_2),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_disable(reg_sprite_disable),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .reg_sprite_16x16(reg_sprite_16x16),
    .w_screen_v_active(w_screen_v_active),
    .n518_4(n518_4),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n962_37(n962_37),
    .ff_transfer_ready_17(ff_transfer_ready_17),
    .n959_38(n959_38),
    .reg_color0_opaque(reg_color0_opaque),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .w_sprite_mode2_7(w_sprite_mode2_7),
    .ff_vram_valid(ff_vram_valid),
    .n440_5(n440_5),
    .n88_10(n88_10),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .n878_18(n878_18),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  w_command_vram_rdata_en,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  ff_cache_vram_write,
  n369_8,
  w_pulse1,
  ff_vram_wdata_mask_3_7,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_cache_vram_rdata_en,
  w_command_vram_valid,
  w_cache_flush_end,
  n5284_7,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata
)
;
input clk85m;
input n36_6;
input ff_start;
input w_command_vram_rdata_en;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input ff_cache_vram_write;
input n369_8;
input w_pulse1;
input ff_vram_wdata_mask_3_7;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_cache_vram_rdata_en;
output w_command_vram_valid;
output w_cache_flush_end;
output n5284_7;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
wire n81_6;
wire n81_7;
wire n82_6;
wire n82_7;
wire n83_6;
wire n83_7;
wire n84_6;
wire n84_7;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n466_6;
wire n466_7;
wire n469_6;
wire n469_7;
wire n470_6;
wire n470_7;
wire n471_6;
wire n471_7;
wire n472_6;
wire n472_7;
wire n473_6;
wire n473_7;
wire n474_6;
wire n474_7;
wire n475_6;
wire n475_7;
wire n476_6;
wire n476_7;
wire n508_6;
wire n508_7;
wire n511_6;
wire n511_7;
wire n512_6;
wire n512_7;
wire n513_6;
wire n513_7;
wire n514_6;
wire n514_7;
wire n515_6;
wire n515_7;
wire n516_6;
wire n516_7;
wire n517_6;
wire n517_7;
wire n518_6;
wire n518_7;
wire n550_6;
wire n550_7;
wire n553_6;
wire n553_7;
wire n554_6;
wire n554_7;
wire n555_6;
wire n555_7;
wire n556_6;
wire n556_7;
wire n557_6;
wire n557_7;
wire n558_6;
wire n558_7;
wire n559_6;
wire n559_7;
wire n560_6;
wire n560_7;
wire n592_6;
wire n592_7;
wire n595_6;
wire n595_7;
wire n596_6;
wire n596_7;
wire n597_6;
wire n597_7;
wire n598_6;
wire n598_7;
wire n599_6;
wire n599_7;
wire n600_6;
wire n600_7;
wire n601_6;
wire n601_7;
wire n602_6;
wire n602_7;
wire n4780_6;
wire n4780_7;
wire n4781_6;
wire n4781_7;
wire n4782_6;
wire n4782_7;
wire n4783_6;
wire n4783_7;
wire n4784_6;
wire n4784_7;
wire n4785_6;
wire n4785_7;
wire n4786_6;
wire n4786_7;
wire n4787_6;
wire n4787_7;
wire w_cache2_hit;
wire n5084_5;
wire n5085_4;
wire n5086_4;
wire n5087_4;
wire n5088_4;
wire n5089_4;
wire n5090_4;
wire n5091_4;
wire n5092_4;
wire n5093_4;
wire n5094_4;
wire n5095_4;
wire n5096_4;
wire n5097_4;
wire n5098_4;
wire n5156_5;
wire n5157_4;
wire n5158_4;
wire n5159_4;
wire n5160_4;
wire n5161_4;
wire n5162_4;
wire n5163_4;
wire n5164_5;
wire n5165_4;
wire n5166_4;
wire n5167_4;
wire n5168_4;
wire n5169_4;
wire n5170_4;
wire n5171_4;
wire n5172_5;
wire n5173_4;
wire n5174_4;
wire n5175_4;
wire n5176_4;
wire n5177_4;
wire n5178_4;
wire n5179_4;
wire n5180_5;
wire n5181_4;
wire n5182_4;
wire n5183_4;
wire n5184_4;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5851_9;
wire n5852_9;
wire n5853_9;
wire n5854_9;
wire n5855_9;
wire n5856_9;
wire n5857_9;
wire n5858_9;
wire n5859_9;
wire n5860_9;
wire n5861_9;
wire n5862_9;
wire n5863_9;
wire n5864_9;
wire n5865_9;
wire n5866_4;
wire n5867_4;
wire n5868_4;
wire n5869_4;
wire n5870_4;
wire n5871_4;
wire n5872_4;
wire n5873_4;
wire n5874_4;
wire n5875_4;
wire n5876_4;
wire n5877_4;
wire n5878_4;
wire n5879_4;
wire n5880_4;
wire n5881_4;
wire n5882_4;
wire n5883_4;
wire n5884_4;
wire n5885_4;
wire n5886_4;
wire n5887_4;
wire n5888_4;
wire n5889_4;
wire n5890_4;
wire n5891_4;
wire n5892_4;
wire n5893_4;
wire n5894_4;
wire n5895_4;
wire n5896_4;
wire n5897_4;
wire n5898_9;
wire n5899_9;
wire n5900_9;
wire n5901_9;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache_vram_rdata_en_6;
wire ff_flush_state_1_7;
wire n6694_7;
wire ff_vram_wdata_31_7;
wire ff_cache0_address_15_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_16_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_cache_vram_rdata_7_9;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache3_data_mask_3_11;
wire ff_cache3_data_mask_2_10;
wire ff_cache3_data_mask_1_10;
wire ff_cache3_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire n6411_8;
wire n6409_10;
wire n6697_9;
wire n6695_11;
wire n6694_9;
wire n6693_10;
wire n5850_9;
wire n5625_8;
wire n5624_8;
wire n5015_8;
wire n5016_7;
wire n5017_7;
wire n5018_7;
wire n5019_7;
wire n5020_7;
wire n5021_7;
wire n5022_7;
wire n1350_4;
wire n5851_10;
wire n5851_12;
wire n5851_13;
wire n5852_10;
wire n5852_12;
wire n5852_13;
wire n5853_10;
wire n5853_11;
wire n5853_12;
wire n5853_13;
wire n5854_10;
wire n5854_12;
wire n5854_13;
wire n5855_10;
wire n5855_12;
wire n5855_13;
wire n5856_10;
wire n5856_11;
wire n5856_12;
wire n5857_10;
wire n5857_11;
wire n5857_12;
wire n5858_10;
wire n5858_12;
wire n5858_13;
wire n5859_10;
wire n5859_12;
wire n5859_13;
wire n5860_10;
wire n5860_12;
wire n5860_13;
wire n5861_10;
wire n5861_11;
wire n5861_12;
wire n5862_10;
wire n5862_11;
wire n5862_12;
wire n5863_10;
wire n5863_11;
wire n5863_12;
wire n5864_10;
wire n5864_12;
wire n5864_13;
wire n5865_10;
wire n5865_11;
wire n5865_12;
wire n5866_6;
wire n5866_7;
wire n5867_5;
wire n5867_6;
wire n5867_7;
wire n5868_5;
wire n5868_6;
wire n5869_5;
wire n5869_6;
wire n5870_5;
wire n5870_6;
wire n5871_5;
wire n5871_6;
wire n5872_5;
wire n5872_6;
wire n5873_5;
wire n5873_6;
wire n5874_5;
wire n5874_6;
wire n5875_5;
wire n5875_6;
wire n5876_5;
wire n5876_6;
wire n5877_5;
wire n5877_6;
wire n5878_5;
wire n5878_6;
wire n5879_5;
wire n5879_6;
wire n5880_5;
wire n5880_6;
wire n5881_5;
wire n5881_6;
wire n5882_5;
wire n5882_6;
wire n5883_5;
wire n5883_6;
wire n5884_5;
wire n5884_6;
wire n5885_5;
wire n5885_6;
wire n5886_5;
wire n5886_6;
wire n5887_5;
wire n5887_6;
wire n5888_5;
wire n5888_6;
wire n5889_5;
wire n5889_6;
wire n5890_5;
wire n5890_6;
wire n5891_5;
wire n5891_6;
wire n5892_5;
wire n5892_6;
wire n5893_5;
wire n5893_6;
wire n5894_5;
wire n5894_6;
wire n5895_5;
wire n5895_6;
wire n5896_5;
wire n5896_6;
wire n5897_5;
wire n5897_6;
wire n5897_7;
wire n5898_10;
wire n5898_11;
wire n5898_12;
wire n5899_10;
wire n5899_11;
wire n5899_12;
wire n5900_10;
wire n5900_11;
wire n5900_12;
wire n5901_10;
wire n5901_11;
wire n5901_12;
wire ff_cache0_already_read_9;
wire ff_cache1_already_read_9;
wire ff_cache1_already_read_10;
wire ff_cache2_already_read_10;
wire ff_cache2_already_read_11;
wire ff_cache3_already_read_10;
wire ff_cache_vram_rdata_en_7;
wire ff_cache_vram_rdata_en_8;
wire ff_cache_vram_rdata_en_9;
wire n6693_11;
wire ff_vram_wdata_31_9;
wire ff_cache0_address_15_11;
wire ff_cache1_address_16_11;
wire ff_cache1_address_16_12;
wire ff_cache1_data_31_13;
wire ff_cache2_address_16_11;
wire ff_cache2_address_16_12;
wire ff_cache3_address_16_11;
wire ff_cache3_data_31_12;
wire ff_vram_address_16_15;
wire ff_cache0_data_en_9;
wire ff_cache0_data_en_11;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_9;
wire ff_cache0_data_mask_2_12;
wire ff_cache0_data_mask_2_13;
wire ff_cache0_data_mask_2_14;
wire ff_cache0_data_mask_1_11;
wire ff_cache0_data_mask_0_11;
wire ff_cache3_data_mask_3_12;
wire ff_cache3_data_mask_3_13;
wire ff_cache3_data_mask_3_15;
wire ff_cache3_data_mask_2_11;
wire ff_cache3_data_mask_1_11;
wire ff_cache3_data_mask_0_11;
wire ff_cache0_data_mask_3_11;
wire ff_vram_valid_8;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_14;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_15;
wire ff_cache2_data_mask_3_16;
wire n6411_10;
wire n6188_8;
wire n6409_11;
wire n6695_12;
wire n6693_12;
wire n5850_10;
wire n5625_9;
wire n5851_14;
wire n5851_15;
wire n5851_16;
wire n5851_17;
wire n5851_18;
wire n5851_19;
wire n5851_20;
wire n5852_14;
wire n5852_15;
wire n5852_16;
wire n5853_15;
wire n5853_16;
wire n5853_17;
wire n5854_14;
wire n5854_15;
wire n5854_16;
wire n5855_14;
wire n5855_15;
wire n5855_16;
wire n5855_17;
wire n5856_13;
wire n5856_14;
wire n5856_15;
wire n5857_13;
wire n5857_14;
wire n5857_15;
wire n5858_14;
wire n5858_15;
wire n5858_16;
wire n5859_14;
wire n5859_15;
wire n5859_16;
wire n5860_14;
wire n5860_15;
wire n5860_16;
wire n5861_13;
wire n5861_14;
wire n5861_15;
wire n5862_13;
wire n5862_14;
wire n5862_15;
wire n5863_13;
wire n5863_14;
wire n5863_15;
wire n5864_14;
wire n5864_15;
wire n5864_16;
wire n5865_13;
wire n5865_14;
wire n5865_15;
wire n5866_10;
wire n5866_11;
wire n5866_12;
wire n5866_13;
wire n5867_9;
wire n5867_10;
wire n5867_11;
wire n5867_14;
wire n5867_15;
wire n5867_16;
wire n5868_8;
wire n5868_9;
wire n5868_10;
wire n5868_11;
wire n5868_12;
wire n5869_8;
wire n5869_9;
wire n5869_10;
wire n5869_11;
wire n5870_8;
wire n5870_9;
wire n5870_10;
wire n5871_8;
wire n5871_9;
wire n5871_10;
wire n5871_11;
wire n5871_12;
wire n5871_13;
wire n5872_8;
wire n5872_11;
wire n5872_12;
wire n5873_7;
wire n5873_8;
wire n5873_9;
wire n5873_10;
wire n5873_11;
wire n5873_12;
wire n5874_8;
wire n5874_9;
wire n5874_10;
wire n5874_11;
wire n5874_12;
wire n5875_8;
wire n5875_9;
wire n5875_10;
wire n5875_11;
wire n5875_12;
wire n5876_8;
wire n5876_9;
wire n5876_10;
wire n5876_12;
wire n5876_13;
wire n5877_8;
wire n5877_9;
wire n5877_11;
wire n5878_8;
wire n5878_9;
wire n5878_10;
wire n5878_11;
wire n5879_8;
wire n5879_9;
wire n5879_10;
wire n5879_12;
wire n5879_13;
wire n5880_8;
wire n5880_9;
wire n5880_10;
wire n5880_11;
wire n5880_12;
wire n5881_9;
wire n5881_10;
wire n5881_11;
wire n5881_12;
wire n5881_13;
wire n5882_7;
wire n5882_8;
wire n5882_9;
wire n5882_10;
wire n5882_11;
wire n5883_7;
wire n5883_8;
wire n5883_9;
wire n5883_10;
wire n5883_11;
wire n5884_7;
wire n5884_8;
wire n5884_9;
wire n5884_10;
wire n5884_11;
wire n5884_12;
wire n5885_7;
wire n5885_9;
wire n5885_10;
wire n5885_11;
wire n5885_12;
wire n5886_8;
wire n5886_9;
wire n5886_10;
wire n5886_12;
wire n5886_13;
wire n5886_14;
wire n5887_7;
wire n5887_8;
wire n5887_11;
wire n5888_7;
wire n5888_8;
wire n5888_9;
wire n5888_10;
wire n5888_11;
wire n5889_7;
wire n5889_8;
wire n5889_9;
wire n5889_10;
wire n5889_11;
wire n5889_12;
wire n5890_8;
wire n5890_9;
wire n5890_10;
wire n5890_11;
wire n5890_12;
wire n5891_7;
wire n5891_8;
wire n5891_9;
wire n5891_10;
wire n5891_11;
wire n5891_12;
wire n5892_9;
wire n5892_10;
wire n5892_12;
wire n5892_13;
wire n5893_9;
wire n5893_10;
wire n5893_11;
wire n5893_12;
wire n5893_13;
wire n5894_9;
wire n5894_10;
wire n5894_11;
wire n5894_12;
wire n5894_13;
wire n5895_8;
wire n5895_9;
wire n5895_10;
wire n5895_11;
wire n5896_8;
wire n5896_9;
wire n5896_10;
wire n5896_12;
wire n5896_13;
wire n5896_14;
wire n5897_8;
wire n5897_9;
wire n5897_12;
wire n5897_13;
wire n5898_14;
wire n5898_15;
wire n5898_16;
wire n5898_17;
wire n5898_18;
wire n5899_13;
wire n5899_14;
wire n5899_15;
wire n5899_16;
wire n5899_17;
wire n5899_18;
wire n5899_19;
wire n5900_13;
wire n5900_14;
wire n5900_15;
wire n5900_16;
wire n5900_17;
wire n5900_18;
wire n5900_19;
wire n5901_13;
wire n5901_14;
wire n5901_15;
wire n5901_16;
wire n5901_17;
wire n5901_18;
wire n5901_19;
wire ff_cache0_already_read_13;
wire ff_cache0_already_read_14;
wire ff_cache2_already_read_12;
wire ff_cache2_already_read_13;
wire ff_cache3_already_read_12;
wire ff_cache_vram_rdata_en_11;
wire n6693_14;
wire ff_vram_wdata_31_11;
wire ff_cache0_address_15_12;
wire ff_cache1_address_16_13;
wire ff_cache1_address_16_14;
wire ff_cache1_address_16_15;
wire ff_cache2_address_16_13;
wire ff_cache2_address_16_14;
wire ff_cache3_address_16_13;
wire ff_cache3_address_16_14;
wire ff_cache2_data_en_12;
wire ff_cache0_data_mask_2_15;
wire ff_cache3_data_mask_3_16;
wire ff_cache3_data_mask_3_17;
wire ff_cache1_data_mask_3_16;
wire ff_cache2_data_mask_3_17;
wire n6695_13;
wire n5850_13;
wire n5851_21;
wire n5851_22;
wire n5851_23;
wire n5851_24;
wire n5855_18;
wire n5867_19;
wire n5868_16;
wire n5869_13;
wire n5870_13;
wire n5870_14;
wire n5870_17;
wire n5874_13;
wire n5875_13;
wire n5876_15;
wire n5876_16;
wire n5877_14;
wire n5878_15;
wire n5879_16;
wire n5879_17;
wire n5880_15;
wire n5881_16;
wire n5882_14;
wire n5882_15;
wire n5883_14;
wire n5883_15;
wire n5884_15;
wire n5885_14;
wire n5885_15;
wire n5885_16;
wire n5889_15;
wire n5890_13;
wire n5891_15;
wire n5892_16;
wire n5895_14;
wire n5896_17;
wire n5898_19;
wire n5898_20;
wire n5898_21;
wire n5898_22;
wire n5899_20;
wire n5900_20;
wire n5901_20;
wire ff_cache_vram_rdata_en_12;
wire ff_cache_vram_rdata_en_13;
wire ff_cache_vram_rdata_en_14;
wire ff_vram_wdata_31_12;
wire ff_cache1_address_16_16;
wire n6695_14;
wire n6695_15;
wire n5888_19;
wire ff_cache3_already_read_14;
wire ff_vram_wdata_31_14;
wire ff_cache3_already_read_16;
wire n6188_10;
wire ff_vram_address_16_17;
wire ff_vram_address_16_19;
wire ff_cache2_already_read_16;
wire n5893_18;
wire n5870_19;
wire ff_cache0_already_read_16;
wire ff_cache3_data_7_13;
wire ff_cache2_data_7_13;
wire ff_cache1_data_7_13;
wire ff_cache0_data_7_13;
wire n5633_11;
wire n5638_11;
wire n5643_10;
wire ff_cache3_data_15_13;
wire ff_cache2_data_15_13;
wire ff_cache1_data_15_13;
wire ff_cache0_data_15_13;
wire n5632_11;
wire n5637_11;
wire n5642_10;
wire ff_cache3_data_23_13;
wire ff_cache2_data_23_13;
wire ff_cache1_data_23_13;
wire ff_cache0_data_23_13;
wire n5623_10;
wire n5631_11;
wire n5636_11;
wire n5641_10;
wire ff_cache3_data_31_15;
wire ff_cache2_data_31_14;
wire ff_cache1_data_31_17;
wire ff_cache0_data_31_15;
wire n5622_10;
wire n5630_11;
wire n5635_11;
wire n5640_10;
wire ff_cache1_already_read_13;
wire ff_cache1_data_31_19;
wire ff_cache3_data_31_17;
wire ff_cache2_data_31_16;
wire ff_cache3_data_mask_3_19;
wire ff_cache_vram_rdata_en_17;
wire ff_cache1_data_31_21;
wire ff_cache0_data_31_17;
wire ff_cache2_already_read_18;
wire n6694_12;
wire n5022_10;
wire ff_cache0_already_read_20;
wire ff_cache2_data_mask_3_21;
wire ff_cache2_data_mask_2_16;
wire ff_cache2_data_mask_1_16;
wire ff_cache2_data_mask_0_16;
wire n5894_18;
wire n5892_18;
wire n5887_17;
wire n5878_17;
wire n5877_17;
wire n5872_16;
wire n5869_17;
wire ff_cache3_address_16_16;
wire n6693_18;
wire ff_cache0_data_31_19;
wire ff_cache1_data_mask_3_18;
wire ff_cache1_data_31_23;
wire ff_cache1_data_mask_3_20;
wire n1357_5;
wire n1356_5;
wire n1355_5;
wire n1354_5;
wire n1353_5;
wire n1352_5;
wire n1351_5;
wire n1350_6;
wire n5887_19;
wire n5886_18;
wire n5864_18;
wire n5860_18;
wire n5859_18;
wire n5858_18;
wire n5855_20;
wire n5854_18;
wire n5852_18;
wire n5851_26;
wire n5879_19;
wire n6411_12;
wire ff_flush_state_2_11;
wire n5866_20;
wire ff_cache2_data_en_14;
wire ff_vram_wdata_31_16;
wire n5870_21;
wire n5896_19;
wire n5866_22;
wire n5853_21;
wire n5896_21;
wire n5891_17;
wire n5889_17;
wire n5888_21;
wire n5887_21;
wire n5886_20;
wire n5884_17;
wire n5883_17;
wire n5882_17;
wire n5881_18;
wire n5878_19;
wire n5873_17;
wire n5872_18;
wire n5870_23;
wire n5869_19;
wire n5868_18;
wire n5867_21;
wire n5866_24;
wire n5850_15;
wire n5897_17;
wire n5890_17;
wire n5877_19;
wire n5897_19;
wire n5895_16;
wire n5894_20;
wire n5893_20;
wire n5892_20;
wire n5891_19;
wire n5890_19;
wire n5888_23;
wire n5887_23;
wire n5884_19;
wire n5883_19;
wire n5882_19;
wire n5880_17;
wire n5879_21;
wire n5877_21;
wire n5876_18;
wire n5873_19;
wire n5871_17;
wire n5870_25;
wire n5866_26;
wire n5881_20;
wire n5875_17;
wire n5874_17;
wire n5872_20;
wire n5868_20;
wire n5897_21;
wire n5896_23;
wire n5895_18;
wire n5894_22;
wire n5893_22;
wire n5889_19;
wire n5888_25;
wire n5885_18;
wire n5881_22;
wire n5879_23;
wire n5875_19;
wire n5874_19;
wire n5871_19;
wire n5870_27;
wire n5868_22;
wire n5867_23;
wire n5866_28;
wire n5898_24;
wire n5892_22;
wire n5887_25;
wire n5880_19;
wire n5878_21;
wire n5877_23;
wire n5872_22;
wire n5869_21;
wire n5894_24;
wire n5893_24;
wire n5892_24;
wire n5890_21;
wire n5888_27;
wire n5887_27;
wire n5886_22;
wire n5880_21;
wire n5878_23;
wire n5877_25;
wire n5875_21;
wire n5874_21;
wire n5873_21;
wire n5872_24;
wire n5869_23;
wire n5868_24;
wire n5866_30;
wire n5897_23;
wire n5895_20;
wire n5885_20;
wire n5876_20;
wire ff_busy_11;
wire n5867_25;
wire n5871_21;
wire n5876_22;
wire n5879_25;
wire n5881_24;
wire n5886_24;
wire n5892_26;
wire n5893_26;
wire n5894_26;
wire n5896_25;
wire ff_cache0_already_read_22;
wire ff_cache_vram_rdata_en_19;
wire n5866_32;
wire n5866_34;
wire n5867_27;
wire n6692_11;
wire ff_cache0_data_en_13;
wire ff_cache2_data_en_16;
wire n5850_17;
wire n5625_12;
wire n5867_29;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire ff_busy;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n81_9;
wire n82_9;
wire n83_9;
wire n84_9;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n98_9;
wire n99_9;
wire n100_9;
wire n102_9;
wire n103_9;
wire n104_9;
wire n105_9;
wire n107_9;
wire n108_9;
wire n110_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n115_9;
wire n117_9;
wire n118_9;
wire n119_9;
wire n120_9;
wire n121_9;
wire n125_9;
wire n127_9;
wire n466_9;
wire n469_9;
wire n470_9;
wire n471_9;
wire n472_9;
wire n473_9;
wire n474_9;
wire n475_9;
wire n476_9;
wire n508_9;
wire n511_9;
wire n512_9;
wire n513_9;
wire n514_9;
wire n515_9;
wire n516_9;
wire n517_9;
wire n518_9;
wire n550_9;
wire n553_9;
wire n554_9;
wire n555_9;
wire n556_9;
wire n557_9;
wire n558_9;
wire n559_9;
wire n560_9;
wire n592_9;
wire n595_9;
wire n596_9;
wire n597_9;
wire n598_9;
wire n599_9;
wire n600_9;
wire n601_9;
wire n602_9;
wire n4780_9;
wire n4781_9;
wire n4782_9;
wire n4783_9;
wire n4784_9;
wire n4785_9;
wire n4786_9;
wire n4787_9;
wire n1210_3;
wire n1211_3;
wire n1212_3;
wire n1213_3;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1217_3;
wire n5015_6;
wire n5016_5;
wire n5017_5;
wire n5018_5;
wire n5019_5;
wire n5020_5;
wire n5021_5;
wire n5022_5;
wire n5023_8;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [2:0] ff_flush_state;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n81_s6 (
    .F(n81_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s6.INIT=8'hCA;
  LUT3 n81_s7 (
    .F(n81_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s7.INIT=8'hCA;
  LUT3 n82_s6 (
    .F(n82_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s6.INIT=8'hCA;
  LUT3 n82_s7 (
    .F(n82_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s7.INIT=8'hCA;
  LUT3 n83_s6 (
    .F(n83_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s6.INIT=8'hCA;
  LUT3 n83_s7 (
    .F(n83_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s7.INIT=8'hCA;
  LUT3 n84_s6 (
    .F(n84_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s6.INIT=8'hCA;
  LUT3 n84_s7 (
    .F(n84_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s7.INIT=8'hCA;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s3 (
    .F(n97_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s3.INIT=8'hCA;
  LUT3 n97_s4 (
    .F(n97_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s4.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s3 (
    .F(n101_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s3.INIT=8'hCA;
  LUT3 n101_s4 (
    .F(n101_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s4.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s3 (
    .F(n106_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s3.INIT=8'hCA;
  LUT3 n106_s4 (
    .F(n106_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s4.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s3 (
    .F(n109_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s3.INIT=8'hCA;
  LUT3 n109_s4 (
    .F(n109_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s4.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s3 (
    .F(n111_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s3.INIT=8'hCA;
  LUT3 n111_s4 (
    .F(n111_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s4.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s3 (
    .F(n116_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s3.INIT=8'hCA;
  LUT3 n116_s4 (
    .F(n116_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s4.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s3 (
    .F(n122_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s3.INIT=8'hCA;
  LUT3 n122_s4 (
    .F(n122_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s4.INIT=8'hCA;
  LUT3 n123_s3 (
    .F(n123_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s3.INIT=8'hCA;
  LUT3 n123_s4 (
    .F(n123_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s4.INIT=8'hCA;
  LUT3 n124_s3 (
    .F(n124_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s3.INIT=8'hCA;
  LUT3 n124_s4 (
    .F(n124_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s4.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s3 (
    .F(n126_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s3.INIT=8'hCA;
  LUT3 n126_s4 (
    .F(n126_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s4.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n466_s6 (
    .F(n466_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s6.INIT=8'hCA;
  LUT3 n466_s7 (
    .F(n466_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s7.INIT=8'hCA;
  LUT3 n469_s6 (
    .F(n469_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s6.INIT=8'hCA;
  LUT3 n469_s7 (
    .F(n469_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s7.INIT=8'hCA;
  LUT3 n470_s6 (
    .F(n470_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s6.INIT=8'hCA;
  LUT3 n470_s7 (
    .F(n470_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s7.INIT=8'hCA;
  LUT3 n471_s6 (
    .F(n471_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s6.INIT=8'hCA;
  LUT3 n471_s7 (
    .F(n471_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s7.INIT=8'hCA;
  LUT3 n472_s6 (
    .F(n472_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s6.INIT=8'hCA;
  LUT3 n472_s7 (
    .F(n472_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s7.INIT=8'hCA;
  LUT3 n473_s6 (
    .F(n473_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s6.INIT=8'hCA;
  LUT3 n473_s7 (
    .F(n473_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s7.INIT=8'hCA;
  LUT3 n474_s6 (
    .F(n474_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s6.INIT=8'hCA;
  LUT3 n474_s7 (
    .F(n474_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s7.INIT=8'hCA;
  LUT3 n475_s6 (
    .F(n475_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s6.INIT=8'hCA;
  LUT3 n475_s7 (
    .F(n475_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n508_s6 (
    .F(n508_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s6.INIT=8'hCA;
  LUT3 n508_s7 (
    .F(n508_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s7.INIT=8'hCA;
  LUT3 n511_s6 (
    .F(n511_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s6.INIT=8'hCA;
  LUT3 n511_s7 (
    .F(n511_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s7.INIT=8'hCA;
  LUT3 n512_s6 (
    .F(n512_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s6.INIT=8'hCA;
  LUT3 n512_s7 (
    .F(n512_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s7.INIT=8'hCA;
  LUT3 n513_s6 (
    .F(n513_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s6.INIT=8'hCA;
  LUT3 n513_s7 (
    .F(n513_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s7.INIT=8'hCA;
  LUT3 n514_s6 (
    .F(n514_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s6.INIT=8'hCA;
  LUT3 n514_s7 (
    .F(n514_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s7.INIT=8'hCA;
  LUT3 n515_s6 (
    .F(n515_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s6.INIT=8'hCA;
  LUT3 n515_s7 (
    .F(n515_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s7.INIT=8'hCA;
  LUT3 n516_s6 (
    .F(n516_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s6.INIT=8'hCA;
  LUT3 n516_s7 (
    .F(n516_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s7.INIT=8'hCA;
  LUT3 n517_s6 (
    .F(n517_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s6.INIT=8'hCA;
  LUT3 n517_s7 (
    .F(n517_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s7.INIT=8'hCA;
  LUT3 n518_s6 (
    .F(n518_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s6.INIT=8'hCA;
  LUT3 n518_s7 (
    .F(n518_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s7.INIT=8'hCA;
  LUT3 n550_s6 (
    .F(n550_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s6.INIT=8'hCA;
  LUT3 n550_s7 (
    .F(n550_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s7.INIT=8'hCA;
  LUT3 n1210_s3 (
    .F(n553_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s3.INIT=8'hCA;
  LUT3 n1210_s4 (
    .F(n553_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s4.INIT=8'hCA;
  LUT3 n1211_s3 (
    .F(n554_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s3.INIT=8'hCA;
  LUT3 n1211_s4 (
    .F(n554_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s4.INIT=8'hCA;
  LUT3 n1212_s3 (
    .F(n555_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s3.INIT=8'hCA;
  LUT3 n1212_s4 (
    .F(n555_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s4.INIT=8'hCA;
  LUT3 n1213_s3 (
    .F(n556_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s3.INIT=8'hCA;
  LUT3 n1213_s4 (
    .F(n556_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s4.INIT=8'hCA;
  LUT3 n1214_s3 (
    .F(n557_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s3.INIT=8'hCA;
  LUT3 n1214_s4 (
    .F(n557_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s4.INIT=8'hCA;
  LUT3 n1215_s3 (
    .F(n558_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s3.INIT=8'hCA;
  LUT3 n1215_s4 (
    .F(n558_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s4.INIT=8'hCA;
  LUT3 n1216_s3 (
    .F(n559_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s3.INIT=8'hCA;
  LUT3 n1216_s4 (
    .F(n559_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s4.INIT=8'hCA;
  LUT3 n1217_s3 (
    .F(n560_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s3.INIT=8'hCA;
  LUT3 n1217_s4 (
    .F(n560_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s4.INIT=8'hCA;
  LUT3 n592_s6 (
    .F(n592_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s6.INIT=8'hCA;
  LUT3 n592_s7 (
    .F(n592_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s7.INIT=8'hCA;
  LUT3 n1210_s5 (
    .F(n595_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s5.INIT=8'hCA;
  LUT3 n1210_s6 (
    .F(n595_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s6.INIT=8'hCA;
  LUT3 n1211_s5 (
    .F(n596_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s5.INIT=8'hCA;
  LUT3 n1211_s6 (
    .F(n596_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s6.INIT=8'hCA;
  LUT3 n1212_s5 (
    .F(n597_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s5.INIT=8'hCA;
  LUT3 n1212_s6 (
    .F(n597_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s6.INIT=8'hCA;
  LUT3 n1213_s5 (
    .F(n598_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s5.INIT=8'hCA;
  LUT3 n1213_s6 (
    .F(n598_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s6.INIT=8'hCA;
  LUT3 n1214_s5 (
    .F(n599_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s5.INIT=8'hCA;
  LUT3 n1214_s6 (
    .F(n599_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s6.INIT=8'hCA;
  LUT3 n1215_s5 (
    .F(n600_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s5.INIT=8'hCA;
  LUT3 n1215_s6 (
    .F(n600_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s6.INIT=8'hCA;
  LUT3 n1216_s5 (
    .F(n601_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s5.INIT=8'hCA;
  LUT3 n1216_s6 (
    .F(n601_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s6.INIT=8'hCA;
  LUT3 n1217_s5 (
    .F(n602_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s5.INIT=8'hCA;
  LUT3 n1217_s6 (
    .F(n602_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s6.INIT=8'hCA;
  LUT3 n4780_s6 (
    .F(n4780_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s6.INIT=8'hCA;
  LUT3 n4780_s7 (
    .F(n4780_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s7.INIT=8'hCA;
  LUT3 n4781_s6 (
    .F(n4781_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s6.INIT=8'hCA;
  LUT3 n4781_s7 (
    .F(n4781_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s7.INIT=8'hCA;
  LUT3 n4782_s6 (
    .F(n4782_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s6.INIT=8'hCA;
  LUT3 n4782_s7 (
    .F(n4782_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s7.INIT=8'hCA;
  LUT3 n4783_s6 (
    .F(n4783_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s6.INIT=8'hCA;
  LUT3 n4783_s7 (
    .F(n4783_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s7.INIT=8'hCA;
  LUT3 n4784_s6 (
    .F(n4784_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s6.INIT=8'hCA;
  LUT3 n4784_s7 (
    .F(n4784_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s7.INIT=8'hCA;
  LUT3 n4785_s6 (
    .F(n4785_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s6.INIT=8'hCA;
  LUT3 n4785_s7 (
    .F(n4785_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s7.INIT=8'hCA;
  LUT3 n4786_s6 (
    .F(n4786_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s6.INIT=8'hCA;
  LUT3 n4786_s7 (
    .F(n4786_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s7.INIT=8'hCA;
  LUT3 n4787_s6 (
    .F(n4787_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s6.INIT=8'hCA;
  LUT3 n4787_s7 (
    .F(n4787_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5084_s2 (
    .F(n5084_5),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5284_7) 
);
defparam n5084_s2.INIT=8'hCA;
  LUT3 n5085_s1 (
    .F(n5085_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5284_7) 
);
defparam n5085_s1.INIT=8'hCA;
  LUT3 n5086_s1 (
    .F(n5086_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5284_7) 
);
defparam n5086_s1.INIT=8'hCA;
  LUT3 n5087_s1 (
    .F(n5087_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5284_7) 
);
defparam n5087_s1.INIT=8'hCA;
  LUT3 n5088_s1 (
    .F(n5088_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5284_7) 
);
defparam n5088_s1.INIT=8'hCA;
  LUT3 n5089_s1 (
    .F(n5089_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5284_7) 
);
defparam n5089_s1.INIT=8'hCA;
  LUT3 n5090_s1 (
    .F(n5090_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5284_7) 
);
defparam n5090_s1.INIT=8'hCA;
  LUT3 n5091_s1 (
    .F(n5091_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5284_7) 
);
defparam n5091_s1.INIT=8'hCA;
  LUT3 n5092_s1 (
    .F(n5092_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5284_7) 
);
defparam n5092_s1.INIT=8'hCA;
  LUT3 n5093_s1 (
    .F(n5093_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5284_7) 
);
defparam n5093_s1.INIT=8'hCA;
  LUT3 n5094_s1 (
    .F(n5094_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5284_7) 
);
defparam n5094_s1.INIT=8'hCA;
  LUT3 n5095_s1 (
    .F(n5095_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5284_7) 
);
defparam n5095_s1.INIT=8'hCA;
  LUT3 n5096_s1 (
    .F(n5096_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5284_7) 
);
defparam n5096_s1.INIT=8'hCA;
  LUT3 n5097_s1 (
    .F(n5097_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5284_7) 
);
defparam n5097_s1.INIT=8'hCA;
  LUT3 n5098_s1 (
    .F(n5098_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5284_7) 
);
defparam n5098_s1.INIT=8'hCA;
  LUT3 n5156_s2 (
    .F(n5156_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5284_7) 
);
defparam n5156_s2.INIT=8'hCA;
  LUT3 n5157_s1 (
    .F(n5157_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5284_7) 
);
defparam n5157_s1.INIT=8'hCA;
  LUT3 n5158_s1 (
    .F(n5158_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5284_7) 
);
defparam n5158_s1.INIT=8'hCA;
  LUT3 n5159_s1 (
    .F(n5159_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5284_7) 
);
defparam n5159_s1.INIT=8'hCA;
  LUT3 n5160_s1 (
    .F(n5160_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5284_7) 
);
defparam n5160_s1.INIT=8'hCA;
  LUT3 n5161_s1 (
    .F(n5161_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5284_7) 
);
defparam n5161_s1.INIT=8'hCA;
  LUT3 n5162_s1 (
    .F(n5162_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5284_7) 
);
defparam n5162_s1.INIT=8'hCA;
  LUT3 n5163_s1 (
    .F(n5163_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5284_7) 
);
defparam n5163_s1.INIT=8'hCA;
  LUT3 n5164_s2 (
    .F(n5164_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5164_s2.INIT=8'hAC;
  LUT3 n5165_s1 (
    .F(n5165_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5165_s1.INIT=8'hAC;
  LUT3 n5166_s1 (
    .F(n5166_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5166_s1.INIT=8'hAC;
  LUT3 n5167_s1 (
    .F(n5167_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5167_s1.INIT=8'hAC;
  LUT3 n5168_s1 (
    .F(n5168_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5168_s1.INIT=8'hAC;
  LUT3 n5169_s1 (
    .F(n5169_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5169_s1.INIT=8'hAC;
  LUT3 n5170_s1 (
    .F(n5170_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5170_s1.INIT=8'hAC;
  LUT3 n5171_s1 (
    .F(n5171_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5171_s1.INIT=8'hAC;
  LUT3 n5172_s2 (
    .F(n5172_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5172_s2.INIT=8'hAC;
  LUT3 n5173_s1 (
    .F(n5173_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5173_s1.INIT=8'hAC;
  LUT3 n5174_s1 (
    .F(n5174_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5174_s1.INIT=8'hAC;
  LUT3 n5175_s1 (
    .F(n5175_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5175_s1.INIT=8'hAC;
  LUT3 n5176_s1 (
    .F(n5176_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5176_s1.INIT=8'hAC;
  LUT3 n5177_s1 (
    .F(n5177_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5177_s1.INIT=8'hAC;
  LUT3 n5178_s1 (
    .F(n5178_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5178_s1.INIT=8'hAC;
  LUT3 n5179_s1 (
    .F(n5179_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5179_s1.INIT=8'hAC;
  LUT3 n5180_s2 (
    .F(n5180_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5180_s2.INIT=8'hAC;
  LUT3 n5181_s1 (
    .F(n5181_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5181_s1.INIT=8'hAC;
  LUT3 n5182_s1 (
    .F(n5182_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5182_s1.INIT=8'hAC;
  LUT3 n5183_s1 (
    .F(n5183_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5183_s1.INIT=8'hAC;
  LUT3 n5184_s1 (
    .F(n5184_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5184_s1.INIT=8'hAC;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5185_s1.INIT=8'hAC;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5186_s1.INIT=8'hAC;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5187_s1.INIT=8'hAC;
  LUT4 n5851_s6 (
    .F(n5851_9),
    .I0(n5851_10),
    .I1(n5851_26),
    .I2(n5851_12),
    .I3(n5851_13) 
);
defparam n5851_s6.INIT=16'h00EF;
  LUT4 n5852_s6 (
    .F(n5852_9),
    .I0(n5852_10),
    .I1(n5852_18),
    .I2(n5852_12),
    .I3(n5852_13) 
);
defparam n5852_s6.INIT=16'h00EF;
  LUT4 n5853_s6 (
    .F(n5853_9),
    .I0(n5853_10),
    .I1(n5853_11),
    .I2(n5853_12),
    .I3(n5853_13) 
);
defparam n5853_s6.INIT=16'h004F;
  LUT4 n5854_s6 (
    .F(n5854_9),
    .I0(n5854_10),
    .I1(n5854_18),
    .I2(n5854_12),
    .I3(n5854_13) 
);
defparam n5854_s6.INIT=16'h00EF;
  LUT4 n5855_s6 (
    .F(n5855_9),
    .I0(n5855_10),
    .I1(n5855_20),
    .I2(n5855_12),
    .I3(n5855_13) 
);
defparam n5855_s6.INIT=16'h00EF;
  LUT4 n5856_s6 (
    .F(n5856_9),
    .I0(n5856_10),
    .I1(n5853_11),
    .I2(n5856_11),
    .I3(n5856_12) 
);
defparam n5856_s6.INIT=16'h004F;
  LUT4 n5857_s6 (
    .F(n5857_9),
    .I0(n5857_10),
    .I1(n5853_11),
    .I2(n5857_11),
    .I3(n5857_12) 
);
defparam n5857_s6.INIT=16'h004F;
  LUT4 n5858_s6 (
    .F(n5858_9),
    .I0(n5858_10),
    .I1(n5858_18),
    .I2(n5858_12),
    .I3(n5858_13) 
);
defparam n5858_s6.INIT=16'h00EF;
  LUT4 n5859_s6 (
    .F(n5859_9),
    .I0(n5859_10),
    .I1(n5859_18),
    .I2(n5859_12),
    .I3(n5859_13) 
);
defparam n5859_s6.INIT=16'h00EF;
  LUT4 n5860_s6 (
    .F(n5860_9),
    .I0(n5860_10),
    .I1(n5860_18),
    .I2(n5860_12),
    .I3(n5860_13) 
);
defparam n5860_s6.INIT=16'h00EF;
  LUT4 n5861_s6 (
    .F(n5861_9),
    .I0(n5861_10),
    .I1(n5853_11),
    .I2(n5861_11),
    .I3(n5861_12) 
);
defparam n5861_s6.INIT=16'h004F;
  LUT4 n5862_s6 (
    .F(n5862_9),
    .I0(n5862_10),
    .I1(n5853_11),
    .I2(n5862_11),
    .I3(n5862_12) 
);
defparam n5862_s6.INIT=16'h004F;
  LUT4 n5863_s6 (
    .F(n5863_9),
    .I0(n5863_10),
    .I1(n5853_11),
    .I2(n5863_11),
    .I3(n5863_12) 
);
defparam n5863_s6.INIT=16'h004F;
  LUT4 n5864_s6 (
    .F(n5864_9),
    .I0(n5864_10),
    .I1(n5864_18),
    .I2(n5864_12),
    .I3(n5864_13) 
);
defparam n5864_s6.INIT=16'h00EF;
  LUT4 n5865_s6 (
    .F(n5865_9),
    .I0(n5865_10),
    .I1(n5853_11),
    .I2(n5865_11),
    .I3(n5865_12) 
);
defparam n5865_s6.INIT=16'h004F;
  LUT4 n5866_s1 (
    .F(n5866_4),
    .I0(n5866_32),
    .I1(n96_9),
    .I2(n5866_6),
    .I3(n5866_7) 
);
defparam n5866_s1.INIT=16'hFFF8;
  LUT4 n5867_s1 (
    .F(n5867_4),
    .I0(n5867_5),
    .I1(n5867_6),
    .I2(n5867_7),
    .I3(n5867_25) 
);
defparam n5867_s1.INIT=16'h00F1;
  LUT4 n5868_s1 (
    .F(n5868_4),
    .I0(n5868_5),
    .I1(n98_9),
    .I2(n5868_6),
    .I3(n5867_7) 
);
defparam n5868_s1.INIT=16'h0C05;
  LUT4 n5869_s1 (
    .F(n5869_4),
    .I0(n5869_5),
    .I1(n5869_6),
    .I2(n99_9),
    .I3(n5866_32) 
);
defparam n5869_s1.INIT=16'hF011;
  LUT3 n5870_s1 (
    .F(n5870_4),
    .I0(n5870_5),
    .I1(n5870_6),
    .I2(n5870_21) 
);
defparam n5870_s1.INIT=8'h53;
  LUT4 n5871_s1 (
    .F(n5871_4),
    .I0(n5871_5),
    .I1(n5871_6),
    .I2(n5867_7),
    .I3(n5871_21) 
);
defparam n5871_s1.INIT=16'h00F1;
  LUT4 n5872_s1 (
    .F(n5872_4),
    .I0(n5872_5),
    .I1(n5872_6),
    .I2(n102_9),
    .I3(n5866_32) 
);
defparam n5872_s1.INIT=16'hF011;
  LUT4 n5873_s1 (
    .F(n5873_4),
    .I0(n5866_32),
    .I1(n103_9),
    .I2(n5873_5),
    .I3(n5873_6) 
);
defparam n5873_s1.INIT=16'hFFF8;
  LUT4 n5874_s1 (
    .F(n5874_4),
    .I0(n5874_5),
    .I1(n5874_6),
    .I2(n104_9),
    .I3(n5866_32) 
);
defparam n5874_s1.INIT=16'hF011;
  LUT4 n5875_s1 (
    .F(n5875_4),
    .I0(n5875_5),
    .I1(n5875_6),
    .I2(n105_9),
    .I3(n5866_32) 
);
defparam n5875_s1.INIT=16'hF011;
  LUT4 n5876_s1 (
    .F(n5876_4),
    .I0(n5876_5),
    .I1(n5876_6),
    .I2(n5867_7),
    .I3(n5876_22) 
);
defparam n5876_s1.INIT=16'h00F1;
  LUT4 n5877_s1 (
    .F(n5877_4),
    .I0(n5877_5),
    .I1(n5877_6),
    .I2(n107_9),
    .I3(n5866_32) 
);
defparam n5877_s1.INIT=16'hF011;
  LUT4 n5878_s1 (
    .F(n5878_4),
    .I0(n5878_5),
    .I1(n5878_6),
    .I2(n108_9),
    .I3(n5866_32) 
);
defparam n5878_s1.INIT=16'hF011;
  LUT4 n5879_s1 (
    .F(n5879_4),
    .I0(n5879_5),
    .I1(n5879_6),
    .I2(n5867_7),
    .I3(n5879_25) 
);
defparam n5879_s1.INIT=16'h00F1;
  LUT4 n5880_s1 (
    .F(n5880_4),
    .I0(n5866_32),
    .I1(n110_9),
    .I2(n5880_5),
    .I3(n5880_6) 
);
defparam n5880_s1.INIT=16'h000D;
  LUT4 n5881_s1 (
    .F(n5881_4),
    .I0(n5881_5),
    .I1(n5881_6),
    .I2(n5867_7),
    .I3(n5881_24) 
);
defparam n5881_s1.INIT=16'h00F1;
  LUT4 n5882_s1 (
    .F(n5882_4),
    .I0(n5866_32),
    .I1(n112_9),
    .I2(n5882_5),
    .I3(n5882_6) 
);
defparam n5882_s1.INIT=16'h000D;
  LUT4 n5883_s1 (
    .F(n5883_4),
    .I0(n5866_32),
    .I1(n113_9),
    .I2(n5883_5),
    .I3(n5883_6) 
);
defparam n5883_s1.INIT=16'h000D;
  LUT4 n5884_s1 (
    .F(n5884_4),
    .I0(n5866_32),
    .I1(n114_9),
    .I2(n5884_5),
    .I3(n5884_6) 
);
defparam n5884_s1.INIT=16'h000D;
  LUT4 n5885_s1 (
    .F(n5885_4),
    .I0(n5866_32),
    .I1(n115_9),
    .I2(n5885_5),
    .I3(n5885_6) 
);
defparam n5885_s1.INIT=16'h000D;
  LUT4 n5886_s1 (
    .F(n5886_4),
    .I0(n5886_5),
    .I1(n5886_6),
    .I2(n5867_7),
    .I3(n5886_24) 
);
defparam n5886_s1.INIT=16'h00F1;
  LUT4 n5887_s1 (
    .F(n5887_4),
    .I0(n5866_32),
    .I1(n117_9),
    .I2(n5887_5),
    .I3(n5887_6) 
);
defparam n5887_s1.INIT=16'h000D;
  LUT4 n5888_s1 (
    .F(n5888_4),
    .I0(n5888_5),
    .I1(n5888_6),
    .I2(n118_9),
    .I3(n5867_7) 
);
defparam n5888_s1.INIT=16'hF011;
  LUT4 n5889_s1 (
    .F(n5889_4),
    .I0(n5866_32),
    .I1(n119_9),
    .I2(n5889_5),
    .I3(n5889_6) 
);
defparam n5889_s1.INIT=16'hFFF8;
  LUT4 n5890_s1 (
    .F(n5890_4),
    .I0(n5890_5),
    .I1(n5890_6),
    .I2(n120_9),
    .I3(n5866_32) 
);
defparam n5890_s1.INIT=16'hF011;
  LUT4 n5891_s1 (
    .F(n5891_4),
    .I0(n5866_32),
    .I1(n121_9),
    .I2(n5891_5),
    .I3(n5891_6) 
);
defparam n5891_s1.INIT=16'h000D;
  LUT4 n5892_s1 (
    .F(n5892_4),
    .I0(n5892_5),
    .I1(n5892_6),
    .I2(n5867_7),
    .I3(n5892_26) 
);
defparam n5892_s1.INIT=16'h00F1;
  LUT4 n5893_s1 (
    .F(n5893_4),
    .I0(n5893_5),
    .I1(n5893_6),
    .I2(n5867_7),
    .I3(n5893_26) 
);
defparam n5893_s1.INIT=16'h00F1;
  LUT4 n5894_s1 (
    .F(n5894_4),
    .I0(n5894_5),
    .I1(n5894_6),
    .I2(n5867_7),
    .I3(n5894_26) 
);
defparam n5894_s1.INIT=16'h00F1;
  LUT3 n5895_s1 (
    .F(n5895_4),
    .I0(n5895_5),
    .I1(n5870_21),
    .I2(n5895_6) 
);
defparam n5895_s1.INIT=8'h4F;
  LUT4 n5896_s1 (
    .F(n5896_4),
    .I0(n5896_5),
    .I1(n5896_6),
    .I2(n5867_7),
    .I3(n5896_25) 
);
defparam n5896_s1.INIT=16'h00F1;
  LUT4 n5897_s1 (
    .F(n5897_4),
    .I0(n5897_5),
    .I1(n5897_6),
    .I2(n5897_7),
    .I3(n5870_21) 
);
defparam n5897_s1.INIT=16'h770F;
  LUT4 n5898_s6 (
    .F(n5898_9),
    .I0(n5898_10),
    .I1(n5898_11),
    .I2(n5867_7),
    .I3(n5898_12) 
);
defparam n5898_s6.INIT=16'h00F1;
  LUT4 n5899_s6 (
    .F(n5899_9),
    .I0(n5899_10),
    .I1(n5899_11),
    .I2(n5867_7),
    .I3(n5899_12) 
);
defparam n5899_s6.INIT=16'h00F1;
  LUT4 n5900_s6 (
    .F(n5900_9),
    .I0(n5900_10),
    .I1(n5900_11),
    .I2(n5867_7),
    .I3(n5900_12) 
);
defparam n5900_s6.INIT=16'h00F1;
  LUT4 n5901_s6 (
    .F(n5901_9),
    .I0(n5901_10),
    .I1(n5901_11),
    .I2(n5867_7),
    .I3(n5901_12) 
);
defparam n5901_s6.INIT=16'h00F1;
  LUT4 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_data_en),
    .I1(ff_cache0_already_read_9),
    .I2(ff_cache0_already_read_16),
    .I3(ff_cache0_already_read_22) 
);
defparam ff_cache0_already_read_s4.INIT=16'hF400;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_already_read_9),
    .I2(n5284_7),
    .I3(ff_cache1_already_read_10) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT3 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_16),
    .I1(ff_cache2_already_read_10),
    .I2(ff_cache2_already_read_11) 
);
defparam ff_cache2_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache_vram_rdata_en_s3 (
    .F(ff_cache_vram_rdata_en_6),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(ff_cache_vram_rdata_en_19) 
);
defparam ff_cache_vram_rdata_en_s3.INIT=16'hB000;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(n5867_7),
    .I1(ff_flush_state_2_11),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam ff_flush_state_2_s3.INIT=16'h01FF;
  LUT4 n6693_s3 (
    .F(n6694_7),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state_2_11),
    .I2(n6693_11),
    .I3(ff_start) 
);
defparam n6693_s3.INIT=16'hFF40;
  LUT4 ff_vram_wdata_31_s4 (
    .F(ff_vram_wdata_31_7),
    .I0(ff_vram_wdata_31_16),
    .I1(ff_vram_wdata_31_9),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam ff_vram_wdata_31_s4.INIT=16'h0D00;
  LUT3 ff_cache0_address_15_s5 (
    .F(ff_cache0_address_15_10),
    .I0(ff_cache0_already_read_16),
    .I1(ff_cache0_address_15_11),
    .I2(ff_cache0_already_read_22) 
);
defparam ff_cache0_address_15_s5.INIT=8'hE0;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache0_already_read_16),
    .I2(ff_cache0_data_31_15),
    .I3(ff_cache0_already_read_22) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_already_read_16),
    .I2(ff_cache0_data_23_13),
    .I3(ff_cache0_already_read_22) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_already_read_16),
    .I2(ff_cache0_data_15_13),
    .I3(ff_cache0_already_read_22) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_already_read_16),
    .I2(ff_cache0_data_7_13),
    .I3(ff_cache0_already_read_22) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache1_address_16_s5 (
    .F(ff_cache1_address_16_10),
    .I0(n5284_7),
    .I1(ff_cache1_address_16_11),
    .I2(ff_cache1_address_16_12),
    .I3(ff_cache1_already_read_10) 
);
defparam ff_cache1_address_16_s5.INIT=16'hFE00;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache1_data_31_19),
    .I2(ff_cache1_data_31_17),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_31_19),
    .I2(ff_cache1_data_23_13),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache1_data_31_19),
    .I2(ff_cache1_data_15_13),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_31_19),
    .I2(ff_cache1_data_7_13),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache2_address_16_11),
    .I1(ff_cache2_address_16_12),
    .I2(ff_cache2_already_read_16),
    .I3(ff_cache0_already_read_22) 
);
defparam ff_cache2_address_16_s5.INIT=16'hF400;
  LUT4 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_mask[3]),
    .I1(ff_cache2_already_read_16),
    .I2(ff_cache2_data_31_14),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_already_read_16),
    .I2(ff_cache2_data_23_13),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_mask[1]),
    .I1(ff_cache2_already_read_16),
    .I2(ff_cache2_data_15_13),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_already_read_16),
    .I2(ff_cache2_data_7_13),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache2_address_16_12),
    .I2(ff_cache3_address_16_16),
    .I3(ff_cache0_already_read_22) 
);
defparam ff_cache3_address_16_s5.INIT=16'hF400;
  LUT4 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache3_address_16_16),
    .I2(ff_cache3_data_31_15),
    .I3(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_address_16_16),
    .I2(ff_cache3_data_23_13),
    .I3(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache3_address_16_16),
    .I2(ff_cache3_data_15_13),
    .I3(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_address_16_16),
    .I2(ff_cache3_data_7_13),
    .I3(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache_vram_rdata_7_s6 (
    .F(ff_cache_vram_rdata_7_9),
    .I0(n5284_7),
    .I1(w_command_vram_rdata_en),
    .I2(ff_cache_vram_rdata_en_7),
    .I3(ff_cache0_already_read_22) 
);
defparam ff_cache_vram_rdata_7_s6.INIT=16'hF800;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_9),
    .I1(ff_cache0_data_en_13),
    .I2(ff_cache0_data_en_11),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(ff_flush_state_2_11),
    .I2(ff_cache1_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_16),
    .I1(ff_cache2_data_en_10),
    .I2(ff_cache2_data_en_14),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFF10;
  LUT3 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_data_en_9),
    .I1(ff_cache2_data_en_14),
    .I2(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=8'hF8;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(ff_busy_11),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(ff_cache_vram_rdata_en_19),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam ff_busy_s3.INIT=16'hB0FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_2_13),
    .I2(ff_cache0_data_en_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h1F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_1_11),
    .I2(ff_cache0_data_en_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h1F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_0_11),
    .I2(ff_cache0_data_en_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h1F00;
  LUT4 ff_cache3_data_mask_3_s6 (
    .F(ff_cache3_data_mask_3_11),
    .I0(ff_cache3_data_mask_3_12),
    .I1(ff_cache3_data_mask_3_13),
    .I2(ff_cache3_data_mask_3_19),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_3_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_2_s5 (
    .F(ff_cache3_data_mask_2_10),
    .I0(ff_cache3_data_mask_2_11),
    .I1(ff_cache3_data_mask_3_13),
    .I2(ff_cache3_data_mask_3_19),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_2_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_1_s5 (
    .F(ff_cache3_data_mask_1_10),
    .I0(ff_cache3_data_mask_1_11),
    .I1(ff_cache3_data_mask_3_13),
    .I2(ff_cache3_data_mask_3_19),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_0_s5 (
    .F(ff_cache3_data_mask_0_10),
    .I0(ff_cache3_data_mask_0_11),
    .I1(ff_cache3_data_mask_3_13),
    .I2(ff_cache3_data_mask_3_19),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_0_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_3_11),
    .I2(ff_cache0_data_en_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h1F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_vram_valid_8),
    .I1(ff_vram_valid_9),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam ff_vram_valid_s4.INIT=16'hFF0E;
  LUT4 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache3_data_mask_3_12),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_20),
    .I3(ff_cache1_data_mask_3_14) 
);
defparam ff_cache1_data_mask_3_s7.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache3_data_mask_2_11),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_20),
    .I3(ff_cache1_data_mask_3_14) 
);
defparam ff_cache1_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache3_data_mask_1_11),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_20),
    .I3(ff_cache1_data_mask_3_14) 
);
defparam ff_cache1_data_mask_1_s6.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache3_data_mask_0_11),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_20),
    .I3(ff_cache1_data_mask_3_14) 
);
defparam ff_cache1_data_mask_0_s6.INIT=16'h8F00;
  LUT4 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_21),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_3_s7.INIT=16'hEF00;
  LUT4 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_2_16),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_2_s6.INIT=16'hEF00;
  LUT4 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_1_16),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_1_s6.INIT=16'hEF00;
  LUT4 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_0_16),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_0_s6.INIT=16'hEF00;
  LUT4 n6411_s3 (
    .F(n6411_8),
    .I0(ff_cache_flush_start),
    .I1(n6411_12),
    .I2(n6411_10),
    .I3(ff_start) 
);
defparam n6411_s3.INIT=16'h00FE;
  LUT3 n6409_s5 (
    .F(n6409_10),
    .I0(n6409_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6409_s5.INIT=8'h0E;
  LUT4 n6697_s4 (
    .F(n6697_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6697_s4.INIT=16'h00F1;
  LUT4 n6695_s6 (
    .F(n6695_11),
    .I0(n5867_7),
    .I1(n6695_12),
    .I2(w_command_vram_valid),
    .I3(ff_start) 
);
defparam n6695_s6.INIT=16'h000E;
  LUT4 n6694_s3 (
    .F(n6694_9),
    .I0(ff_priority[0]),
    .I1(n6694_12),
    .I2(ff_start),
    .I3(ff_busy_11) 
);
defparam n6694_s3.INIT=16'h0C05;
  LUT4 n6693_s4 (
    .F(n6693_10),
    .I0(n6693_12),
    .I1(n6693_18),
    .I2(ff_start),
    .I3(ff_busy_11) 
);
defparam n6693_s4.INIT=16'h0C05;
  LUT4 n5850_s4 (
    .F(n5850_9),
    .I0(n5850_10),
    .I1(ff_busy),
    .I2(n5850_17),
    .I3(w_command_vram_write) 
);
defparam n5850_s4.INIT=16'h0305;
  LUT4 w_cache_flush_end_s (
    .F(w_cache_flush_end),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam w_cache_flush_end_s.INIT=16'h0100;
  LUT3 n5284_s2 (
    .F(n5284_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5284_s2.INIT=8'hEF;
  LUT4 n5625_s3 (
    .F(n5625_8),
    .I0(ff_cache3_data_mask_0_11),
    .I1(n5625_9),
    .I2(n5284_7),
    .I3(n5625_12) 
);
defparam n5625_s3.INIT=16'hF1FF;
  LUT4 n5624_s3 (
    .F(n5624_8),
    .I0(ff_cache3_data_mask_1_11),
    .I1(n5625_9),
    .I2(n5284_7),
    .I3(n5625_12) 
);
defparam n5624_s3.INIT=16'hF1FF;
  LUT3 n5015_s7 (
    .F(n5015_8),
    .I0(n469_9),
    .I1(n4780_9),
    .I2(n5284_7) 
);
defparam n5015_s7.INIT=8'hCA;
  LUT3 n5016_s5 (
    .F(n5016_7),
    .I0(n470_9),
    .I1(n4781_9),
    .I2(n5284_7) 
);
defparam n5016_s5.INIT=8'hCA;
  LUT3 n5017_s5 (
    .F(n5017_7),
    .I0(n471_9),
    .I1(n4782_9),
    .I2(n5284_7) 
);
defparam n5017_s5.INIT=8'hCA;
  LUT3 n5018_s5 (
    .F(n5018_7),
    .I0(n472_9),
    .I1(n4783_9),
    .I2(n5284_7) 
);
defparam n5018_s5.INIT=8'hCA;
  LUT3 n5019_s5 (
    .F(n5019_7),
    .I0(n473_9),
    .I1(n4784_9),
    .I2(n5284_7) 
);
defparam n5019_s5.INIT=8'hCA;
  LUT3 n5020_s5 (
    .F(n5020_7),
    .I0(n474_9),
    .I1(n4785_9),
    .I2(n5284_7) 
);
defparam n5020_s5.INIT=8'hCA;
  LUT3 n5021_s5 (
    .F(n5021_7),
    .I0(n475_9),
    .I1(n4786_9),
    .I2(n5284_7) 
);
defparam n5021_s5.INIT=8'hCA;
  LUT3 n5022_s6 (
    .F(n5022_7),
    .I0(n476_9),
    .I1(n4787_9),
    .I2(n5284_7) 
);
defparam n5022_s6.INIT=8'hCA;
  LUT2 n1350_s1 (
    .F(n1350_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n1350_s1.INIT=4'h4;
  LUT4 n5851_s7 (
    .F(n5851_10),
    .I0(ff_cache2_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5851_s7.INIT=16'hAC00;
  LUT4 n5851_s9 (
    .F(n5851_12),
    .I0(n5851_17),
    .I1(n5867_7),
    .I2(n5851_18),
    .I3(n5851_19) 
);
defparam n5851_s9.INIT=16'h0001;
  LUT4 n5851_s10 (
    .F(n5851_13),
    .I0(n81_9),
    .I1(ff_cache_vram_address[16]),
    .I2(n5870_21),
    .I3(n5851_20) 
);
defparam n5851_s10.INIT=16'h0305;
  LUT4 n5852_s7 (
    .F(n5852_10),
    .I0(ff_cache2_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5852_s7.INIT=16'hAC00;
  LUT4 n5852_s9 (
    .F(n5852_12),
    .I0(n5852_14),
    .I1(n5867_7),
    .I2(n5852_15),
    .I3(n5852_16) 
);
defparam n5852_s9.INIT=16'h0001;
  LUT4 n5852_s10 (
    .F(n5852_13),
    .I0(n82_9),
    .I1(ff_cache_vram_address[15]),
    .I2(n5870_21),
    .I3(n5851_20) 
);
defparam n5852_s10.INIT=16'h0305;
  LUT4 n5853_s7 (
    .F(n5853_10),
    .I0(ff_cache1_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(ff_flush_state_2_11),
    .I3(n5853_21) 
);
defparam n5853_s7.INIT=16'h0503;
  LUT3 n5853_s8 (
    .F(n5853_11),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5853_s8.INIT=8'hD3;
  LUT4 n5853_s9 (
    .F(n5853_12),
    .I0(n5853_15),
    .I1(n5867_7),
    .I2(n5853_16),
    .I3(n5853_17) 
);
defparam n5853_s9.INIT=16'h0001;
  LUT4 n5853_s10 (
    .F(n5853_13),
    .I0(n83_9),
    .I1(ff_cache_vram_address[14]),
    .I2(n5870_21),
    .I3(n5851_20) 
);
defparam n5853_s10.INIT=16'h0305;
  LUT4 n5854_s7 (
    .F(n5854_10),
    .I0(ff_cache2_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5854_s7.INIT=16'hAC00;
  LUT4 n5854_s9 (
    .F(n5854_12),
    .I0(n5854_14),
    .I1(n5867_7),
    .I2(n5854_15),
    .I3(n5854_16) 
);
defparam n5854_s9.INIT=16'h0001;
  LUT4 n5854_s10 (
    .F(n5854_13),
    .I0(n84_9),
    .I1(ff_cache_vram_address[13]),
    .I2(n5870_21),
    .I3(n5851_20) 
);
defparam n5854_s10.INIT=16'h0305;
  LUT4 n5855_s7 (
    .F(n5855_10),
    .I0(ff_cache0_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5855_s7.INIT=16'hAC00;
  LUT4 n5855_s9 (
    .F(n5855_12),
    .I0(n5855_15),
    .I1(n5867_7),
    .I2(n5855_16),
    .I3(n5855_17) 
);
defparam n5855_s9.INIT=16'h0001;
  LUT4 n5855_s10 (
    .F(n5855_13),
    .I0(n85_9),
    .I1(ff_cache_vram_address[12]),
    .I2(n5870_21),
    .I3(n5851_20) 
);
defparam n5855_s10.INIT=16'h0305;
  LUT4 n5856_s7 (
    .F(n5856_10),
    .I0(ff_cache1_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(ff_flush_state_2_11),
    .I3(n5853_21) 
);
defparam n5856_s7.INIT=16'h0503;
  LUT4 n5856_s8 (
    .F(n5856_11),
    .I0(n5856_13),
    .I1(n5867_7),
    .I2(n5856_14),
    .I3(n5856_15) 
);
defparam n5856_s8.INIT=16'h0001;
  LUT4 n5856_s9 (
    .F(n5856_12),
    .I0(n86_9),
    .I1(ff_cache_vram_address[11]),
    .I2(n5870_21),
    .I3(n5851_20) 
);
defparam n5856_s9.INIT=16'h0305;
  LUT4 n5857_s7 (
    .F(n5857_10),
    .I0(ff_cache1_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(ff_flush_state_2_11),
    .I3(n5853_21) 
);
defparam n5857_s7.INIT=16'h0503;
  LUT4 n5857_s8 (
    .F(n5857_11),
    .I0(n5857_13),
    .I1(n5867_7),
    .I2(n5857_14),
    .I3(n5857_15) 
);
defparam n5857_s8.INIT=16'h0001;
  LUT4 n5857_s9 (
    .F(n5857_12),
    .I0(n87_9),
    .I1(ff_cache_vram_address[10]),
    .I2(n5870_21),
    .I3(n5851_20) 
);
defparam n5857_s9.INIT=16'h0305;
  LUT4 n5858_s7 (
    .F(n5858_10),
    .I0(ff_cache2_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5858_s7.INIT=16'hAC00;
  LUT4 n5858_s9 (
    .F(n5858_12),
    .I0(n5858_14),
    .I1(n5867_7),
    .I2(n5858_15),
    .I3(n5858_16) 
);
defparam n5858_s9.INIT=16'h0001;
  LUT4 n5858_s10 (
    .F(n5858_13),
    .I0(n88_9),
    .I1(ff_cache_vram_address[9]),
    .I2(n5870_21),
    .I3(n5851_20) 
);
defparam n5858_s10.INIT=16'h0305;
  LUT4 n5859_s7 (
    .F(n5859_10),
    .I0(ff_cache2_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5859_s7.INIT=16'hAC00;
  LUT4 n5859_s9 (
    .F(n5859_12),
    .I0(n5859_14),
    .I1(n5867_7),
    .I2(n5859_15),
    .I3(n5859_16) 
);
defparam n5859_s9.INIT=16'h0001;
  LUT4 n5859_s10 (
    .F(n5859_13),
    .I0(n89_9),
    .I1(ff_cache_vram_address[8]),
    .I2(n5870_21),
    .I3(n5851_20) 
);
defparam n5859_s10.INIT=16'h0305;
  LUT4 n5860_s7 (
    .F(n5860_10),
    .I0(ff_cache2_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5860_s7.INIT=16'hAC00;
  LUT4 n5860_s9 (
    .F(n5860_12),
    .I0(n5860_14),
    .I1(n5867_7),
    .I2(n5860_15),
    .I3(n5860_16) 
);
defparam n5860_s9.INIT=16'h0001;
  LUT4 n5860_s10 (
    .F(n5860_13),
    .I0(n90_9),
    .I1(ff_cache_vram_address[7]),
    .I2(n5870_21),
    .I3(n5851_20) 
);
defparam n5860_s10.INIT=16'h0305;
  LUT4 n5861_s7 (
    .F(n5861_10),
    .I0(ff_cache1_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(ff_flush_state_2_11),
    .I3(n5853_21) 
);
defparam n5861_s7.INIT=16'h0503;
  LUT4 n5861_s8 (
    .F(n5861_11),
    .I0(n5861_13),
    .I1(n5867_7),
    .I2(n5861_14),
    .I3(n5861_15) 
);
defparam n5861_s8.INIT=16'h0001;
  LUT4 n5861_s9 (
    .F(n5861_12),
    .I0(n91_9),
    .I1(ff_cache_vram_address[6]),
    .I2(n5870_21),
    .I3(n5851_20) 
);
defparam n5861_s9.INIT=16'h0305;
  LUT4 n5862_s7 (
    .F(n5862_10),
    .I0(ff_cache1_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(ff_flush_state_2_11),
    .I3(n5853_21) 
);
defparam n5862_s7.INIT=16'h0503;
  LUT4 n5862_s8 (
    .F(n5862_11),
    .I0(n5862_13),
    .I1(n5867_7),
    .I2(n5862_14),
    .I3(n5862_15) 
);
defparam n5862_s8.INIT=16'h0001;
  LUT4 n5862_s9 (
    .F(n5862_12),
    .I0(n92_9),
    .I1(ff_cache_vram_address[5]),
    .I2(n5870_21),
    .I3(n5851_20) 
);
defparam n5862_s9.INIT=16'h0305;
  LUT4 n5863_s7 (
    .F(n5863_10),
    .I0(ff_cache1_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(ff_flush_state_2_11),
    .I3(n5853_21) 
);
defparam n5863_s7.INIT=16'h0503;
  LUT4 n5863_s8 (
    .F(n5863_11),
    .I0(n5863_13),
    .I1(n5867_7),
    .I2(n5863_14),
    .I3(n5863_15) 
);
defparam n5863_s8.INIT=16'h0001;
  LUT4 n5863_s9 (
    .F(n5863_12),
    .I0(n93_9),
    .I1(ff_cache_vram_address[4]),
    .I2(n5870_21),
    .I3(n5851_20) 
);
defparam n5863_s9.INIT=16'h0305;
  LUT4 n5864_s7 (
    .F(n5864_10),
    .I0(ff_cache2_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5864_s7.INIT=16'hAC00;
  LUT4 n5864_s9 (
    .F(n5864_12),
    .I0(n5864_14),
    .I1(n5867_7),
    .I2(n5864_15),
    .I3(n5864_16) 
);
defparam n5864_s9.INIT=16'h0001;
  LUT4 n5864_s10 (
    .F(n5864_13),
    .I0(n94_9),
    .I1(ff_cache_vram_address[3]),
    .I2(n5870_21),
    .I3(n5851_20) 
);
defparam n5864_s10.INIT=16'h0305;
  LUT4 n5865_s7 (
    .F(n5865_10),
    .I0(ff_cache1_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(ff_flush_state_2_11),
    .I3(n5853_21) 
);
defparam n5865_s7.INIT=16'h0503;
  LUT4 n5865_s8 (
    .F(n5865_11),
    .I0(n5865_13),
    .I1(n5867_7),
    .I2(n5865_14),
    .I3(n5865_15) 
);
defparam n5865_s8.INIT=16'h0001;
  LUT4 n5865_s9 (
    .F(n5865_12),
    .I0(n95_9),
    .I1(ff_cache_vram_address[2]),
    .I2(n5870_21),
    .I3(n5851_20) 
);
defparam n5865_s9.INIT=16'h0305;
  LUT4 n5866_s3 (
    .F(n5866_6),
    .I0(n5866_22),
    .I1(n5866_10),
    .I2(n5866_11),
    .I3(n5870_21) 
);
defparam n5866_s3.INIT=16'hBF00;
  LUT4 n5866_s4 (
    .F(n5866_7),
    .I0(ff_priority[0]),
    .I1(n5866_12),
    .I2(n5866_13),
    .I3(n5866_34) 
);
defparam n5866_s4.INIT=16'h0D00;
  LUT4 n5867_s2 (
    .F(n5867_5),
    .I0(n5867_9),
    .I1(n5867_10),
    .I2(n5867_11),
    .I3(n5867_29) 
);
defparam n5867_s2.INIT=16'hEF00;
  LUT4 n5867_s3 (
    .F(n5867_6),
    .I0(n5867_27),
    .I1(n5867_14),
    .I2(n5867_15),
    .I3(n5867_16) 
);
defparam n5867_s3.INIT=16'h0100;
  LUT2 n5867_s4 (
    .F(n5867_7),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5867_s4.INIT=4'h8;
  LUT4 n5868_s2 (
    .F(n5868_5),
    .I0(n5868_20),
    .I1(n6409_11),
    .I2(n5868_8),
    .I3(n5868_9) 
);
defparam n5868_s2.INIT=16'hB000;
  LUT4 n5868_s3 (
    .F(n5868_6),
    .I0(ff_cache_vram_write),
    .I1(n5868_10),
    .I2(n5868_11),
    .I3(n5868_12) 
);
defparam n5868_s3.INIT=16'hBF00;
  LUT4 n5869_s2 (
    .F(n5869_5),
    .I0(n5869_21),
    .I1(n6188_8),
    .I2(n5869_8),
    .I3(n5869_9) 
);
defparam n5869_s2.INIT=16'h0B00;
  LUT4 n5869_s3 (
    .F(n5869_6),
    .I0(n5869_10),
    .I1(n5869_11),
    .I2(n5869_17),
    .I3(n5867_29) 
);
defparam n5869_s3.INIT=16'hF100;
  LUT4 n5870_s2 (
    .F(n5870_5),
    .I0(n5851_16),
    .I1(n5870_8),
    .I2(n6188_8),
    .I3(n5870_9) 
);
defparam n5870_s2.INIT=16'hC700;
  LUT4 n5870_s3 (
    .F(n5870_6),
    .I0(n5870_10),
    .I1(n5870_19),
    .I2(n100_9),
    .I3(n5866_20) 
);
defparam n5870_s3.INIT=16'h770F;
  LUT4 n5871_s2 (
    .F(n5871_5),
    .I0(n5871_8),
    .I1(n5853_11),
    .I2(n5871_9),
    .I3(n5871_10) 
);
defparam n5871_s2.INIT=16'h0B00;
  LUT4 n5871_s3 (
    .F(n5871_6),
    .I0(n5871_11),
    .I1(n5871_12),
    .I2(n5871_13),
    .I3(n5867_29) 
);
defparam n5871_s3.INIT=16'hFE00;
  LUT4 n5872_s2 (
    .F(n5872_5),
    .I0(n5872_22),
    .I1(ff_priority[1]),
    .I2(n5872_8),
    .I3(n5872_16) 
);
defparam n5872_s2.INIT=16'h8F00;
  LUT4 n5872_s3 (
    .F(n5872_6),
    .I0(n5872_20),
    .I1(n6409_11),
    .I2(n5872_11),
    .I3(n5872_12) 
);
defparam n5872_s3.INIT=16'hB000;
  LUT4 n5873_s2 (
    .F(n5873_5),
    .I0(n5873_7),
    .I1(n5873_8),
    .I2(n5873_9),
    .I3(n5870_21) 
);
defparam n5873_s2.INIT=16'hBF00;
  LUT4 n5873_s3 (
    .F(n5873_6),
    .I0(n5873_10),
    .I1(n5873_11),
    .I2(n5873_12),
    .I3(n5866_34) 
);
defparam n5873_s3.INIT=16'h0E00;
  LUT4 n5874_s2 (
    .F(n5874_5),
    .I0(n5874_17),
    .I1(n6409_11),
    .I2(n5874_8),
    .I3(n5874_9) 
);
defparam n5874_s2.INIT=16'h0B00;
  LUT4 n5874_s3 (
    .F(n5874_6),
    .I0(n5874_10),
    .I1(n5874_11),
    .I2(n5874_12),
    .I3(n5867_29) 
);
defparam n5874_s3.INIT=16'h5C00;
  LUT4 n5875_s2 (
    .F(n5875_5),
    .I0(n5875_17),
    .I1(n6409_11),
    .I2(n5875_8),
    .I3(n5875_9) 
);
defparam n5875_s2.INIT=16'h0B00;
  LUT4 n5875_s3 (
    .F(n5875_6),
    .I0(n5875_10),
    .I1(n5875_11),
    .I2(n5875_12),
    .I3(n5867_29) 
);
defparam n5875_s3.INIT=16'h5C00;
  LUT4 n5876_s2 (
    .F(n5876_5),
    .I0(n5876_8),
    .I1(n5876_9),
    .I2(n5876_10),
    .I3(n5867_29) 
);
defparam n5876_s2.INIT=16'hEF00;
  LUT4 n5876_s3 (
    .F(n5876_6),
    .I0(n5876_20),
    .I1(n6411_10),
    .I2(n5876_12),
    .I3(n5876_13) 
);
defparam n5876_s3.INIT=16'h0B00;
  LUT4 n5877_s2 (
    .F(n5877_5),
    .I0(n5877_19),
    .I1(n6411_12),
    .I2(n5877_8),
    .I3(n5877_9) 
);
defparam n5877_s2.INIT=16'hB000;
  LUT4 n5877_s3 (
    .F(n5877_6),
    .I0(n5877_23),
    .I1(n5877_11),
    .I2(ff_priority[1]),
    .I3(n5877_17) 
);
defparam n5877_s3.INIT=16'hE300;
  LUT4 n5878_s2 (
    .F(n5878_5),
    .I0(n5878_21),
    .I1(n6188_8),
    .I2(n5878_8),
    .I3(n5878_9) 
);
defparam n5878_s2.INIT=16'hB000;
  LUT4 n5878_s3 (
    .F(n5878_6),
    .I0(n5878_10),
    .I1(n5878_11),
    .I2(n5878_17),
    .I3(n5867_29) 
);
defparam n5878_s3.INIT=16'hF100;
  LUT4 n5879_s2 (
    .F(n5879_5),
    .I0(n5879_8),
    .I1(n5879_9),
    .I2(n5879_10),
    .I3(n5867_29) 
);
defparam n5879_s2.INIT=16'hFE00;
  LUT4 n5879_s3 (
    .F(n5879_6),
    .I0(n5851_16),
    .I1(n5879_19),
    .I2(n5879_12),
    .I3(n5879_13) 
);
defparam n5879_s3.INIT=16'h0D00;
  LUT4 n5880_s2 (
    .F(n5880_5),
    .I0(n5880_19),
    .I1(n6188_8),
    .I2(n5880_8),
    .I3(n5880_9) 
);
defparam n5880_s2.INIT=16'hB000;
  LUT4 n5880_s3 (
    .F(n5880_6),
    .I0(n5880_10),
    .I1(n5880_11),
    .I2(n5880_12),
    .I3(n5866_34) 
);
defparam n5880_s3.INIT=16'h0E00;
  LUT4 n5881_s2 (
    .F(n5881_5),
    .I0(n5881_20),
    .I1(n6409_11),
    .I2(n5881_9),
    .I3(n5881_10) 
);
defparam n5881_s2.INIT=16'hB000;
  LUT4 n5881_s3 (
    .F(n5881_6),
    .I0(n5881_11),
    .I1(n5881_12),
    .I2(n5881_13),
    .I3(n5867_29) 
);
defparam n5881_s3.INIT=16'hFE00;
  LUT4 n5882_s2 (
    .F(n5882_5),
    .I0(n5882_7),
    .I1(n5882_8),
    .I2(n5882_9),
    .I3(n5866_34) 
);
defparam n5882_s2.INIT=16'hF200;
  LUT4 n5882_s3 (
    .F(n5882_6),
    .I0(ff_flush_state[1]),
    .I1(n5882_10),
    .I2(n5867_7),
    .I3(n5882_11) 
);
defparam n5882_s3.INIT=16'h0B00;
  LUT4 n5883_s2 (
    .F(n5883_5),
    .I0(n5883_7),
    .I1(n5883_8),
    .I2(n5883_9),
    .I3(n5866_34) 
);
defparam n5883_s2.INIT=16'hF200;
  LUT4 n5883_s3 (
    .F(n5883_6),
    .I0(ff_flush_state[1]),
    .I1(n5883_10),
    .I2(n5867_7),
    .I3(n5883_11) 
);
defparam n5883_s3.INIT=16'h0B00;
  LUT4 n5884_s2 (
    .F(n5884_5),
    .I0(n5884_7),
    .I1(n5884_8),
    .I2(n5884_9),
    .I3(n5866_34) 
);
defparam n5884_s2.INIT=16'hF200;
  LUT4 n5884_s3 (
    .F(n5884_6),
    .I0(ff_flush_state[1]),
    .I1(n5884_10),
    .I2(n5884_11),
    .I3(n5884_12) 
);
defparam n5884_s3.INIT=16'h0B00;
  LUT4 n5885_s2 (
    .F(n5885_5),
    .I0(n5885_7),
    .I1(n5885_20),
    .I2(n5885_9),
    .I3(n5866_34) 
);
defparam n5885_s2.INIT=16'hCA00;
  LUT4 n5885_s3 (
    .F(n5885_6),
    .I0(n5885_10),
    .I1(n5870_21),
    .I2(n5885_11),
    .I3(n5885_12) 
);
defparam n5885_s3.INIT=16'h4000;
  LUT4 n5886_s2 (
    .F(n5886_5),
    .I0(n5886_8),
    .I1(n5886_9),
    .I2(n5886_10),
    .I3(n5867_29) 
);
defparam n5886_s2.INIT=16'h0E00;
  LUT4 n5886_s3 (
    .F(n5886_6),
    .I0(n5886_18),
    .I1(n5886_12),
    .I2(n5886_13),
    .I3(n5886_14) 
);
defparam n5886_s3.INIT=16'h0100;
  LUT4 n5887_s2 (
    .F(n5887_5),
    .I0(n5887_7),
    .I1(n5887_8),
    .I2(ff_flush_state[0]),
    .I3(n5887_19) 
);
defparam n5887_s2.INIT=16'hC500;
  LUT4 n5887_s3 (
    .F(n5887_6),
    .I0(n5887_25),
    .I1(ff_priority[1]),
    .I2(n5887_11),
    .I3(n5887_17) 
);
defparam n5887_s3.INIT=16'hF800;
  LUT4 n5888_s2 (
    .F(n5888_5),
    .I0(n5888_7),
    .I1(n5853_11),
    .I2(n5888_8),
    .I3(n5888_9) 
);
defparam n5888_s2.INIT=16'h0B00;
  LUT4 n5888_s3 (
    .F(n5888_6),
    .I0(n5888_10),
    .I1(n5888_11),
    .I2(ff_cache_vram_write),
    .I3(n5888_19) 
);
defparam n5888_s3.INIT=16'hF100;
  LUT4 n5889_s2 (
    .F(n5889_5),
    .I0(n5889_7),
    .I1(n5889_8),
    .I2(n5889_9),
    .I3(n5866_34) 
);
defparam n5889_s2.INIT=16'h1000;
  LUT4 n5889_s3 (
    .F(n5889_6),
    .I0(n5889_10),
    .I1(n5889_11),
    .I2(n5889_12),
    .I3(n5870_21) 
);
defparam n5889_s3.INIT=16'hEF00;
  LUT4 n5890_s2 (
    .F(n5890_5),
    .I0(n5890_17),
    .I1(n6411_12),
    .I2(n5890_8),
    .I3(n5890_9) 
);
defparam n5890_s2.INIT=16'hB000;
  LUT4 n5890_s3 (
    .F(n5890_6),
    .I0(n5890_10),
    .I1(n5890_11),
    .I2(n5890_12),
    .I3(n5867_29) 
);
defparam n5890_s3.INIT=16'h0E00;
  LUT4 n5891_s2 (
    .F(n5891_5),
    .I0(n5891_7),
    .I1(n5891_8),
    .I2(n5891_9),
    .I3(n5866_34) 
);
defparam n5891_s2.INIT=16'h0E00;
  LUT4 n5891_s3 (
    .F(n5891_6),
    .I0(ff_flush_state[1]),
    .I1(n5891_10),
    .I2(n5891_11),
    .I3(n5891_12) 
);
defparam n5891_s3.INIT=16'h0B00;
  LUT4 n5892_s2 (
    .F(n5892_5),
    .I0(n5892_18),
    .I1(n5892_9),
    .I2(n5892_10),
    .I3(n5867_29) 
);
defparam n5892_s2.INIT=16'hFE00;
  LUT4 n5892_s3 (
    .F(n5892_6),
    .I0(n5892_22),
    .I1(n6188_8),
    .I2(n5892_12),
    .I3(n5892_13) 
);
defparam n5892_s3.INIT=16'h0B00;
  LUT4 n5893_s2 (
    .F(n5893_5),
    .I0(n5893_18),
    .I1(n5893_9),
    .I2(n5893_10),
    .I3(n5867_29) 
);
defparam n5893_s2.INIT=16'hFE00;
  LUT4 n5893_s3 (
    .F(n5893_6),
    .I0(n5893_11),
    .I1(n5853_11),
    .I2(n5893_12),
    .I3(n5893_13) 
);
defparam n5893_s3.INIT=16'h0B00;
  LUT4 n5894_s2 (
    .F(n5894_5),
    .I0(n5894_18),
    .I1(n5894_9),
    .I2(n5894_10),
    .I3(n5867_29) 
);
defparam n5894_s2.INIT=16'hFE00;
  LUT4 n5894_s3 (
    .F(n5894_6),
    .I0(n5894_11),
    .I1(n5853_11),
    .I2(n5894_12),
    .I3(n5894_13) 
);
defparam n5894_s3.INIT=16'h0B00;
  LUT4 n5895_s2 (
    .F(n5895_5),
    .I0(n5895_20),
    .I1(n6411_10),
    .I2(n5895_8),
    .I3(n5895_9) 
);
defparam n5895_s2.INIT=16'h0B00;
  LUT4 n5895_s3 (
    .F(n5895_6),
    .I0(n5866_32),
    .I1(n125_9),
    .I2(n5895_10),
    .I3(n5895_11) 
);
defparam n5895_s3.INIT=16'h7077;
  LUT4 n5896_s2 (
    .F(n5896_5),
    .I0(n5896_8),
    .I1(n5896_9),
    .I2(n5896_10),
    .I3(n5867_29) 
);
defparam n5896_s2.INIT=16'hEF00;
  LUT4 n5896_s3 (
    .F(n5896_6),
    .I0(n5896_19),
    .I1(n5896_12),
    .I2(n5896_13),
    .I3(n5896_14) 
);
defparam n5896_s3.INIT=16'h0001;
  LUT4 n5897_s2 (
    .F(n5897_5),
    .I0(n5851_16),
    .I1(n5897_8),
    .I2(n5897_9),
    .I3(w_command_vram_wdata[0]) 
);
defparam n5897_s2.INIT=16'h0130;
  LUT4 n5897_s3 (
    .F(n5897_6),
    .I0(n5897_23),
    .I1(n6411_10),
    .I2(n6411_12),
    .I3(n5897_17) 
);
defparam n5897_s3.INIT=16'hBB0B;
  LUT4 n5897_s4 (
    .F(n5897_7),
    .I0(n5897_12),
    .I1(n5897_13),
    .I2(n127_9),
    .I3(n5866_20) 
);
defparam n5897_s4.INIT=16'hEE0F;
  LUT4 n5898_s7 (
    .F(n5898_10),
    .I0(n5898_24),
    .I1(n5898_14),
    .I2(n5898_15),
    .I3(n5898_16) 
);
defparam n5898_s7.INIT=16'hF400;
  LUT4 n5898_s8 (
    .F(n5898_11),
    .I0(n5851_15),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5851_16),
    .I3(n5898_17) 
);
defparam n5898_s8.INIT=16'h1F00;
  LUT3 n5898_s9 (
    .F(n5898_12),
    .I0(n5898_18),
    .I1(n5898_14),
    .I2(n5866_32) 
);
defparam n5898_s9.INIT=8'hE0;
  LUT4 n5899_s7 (
    .F(n5899_10),
    .I0(n5899_13),
    .I1(n5899_14),
    .I2(n5899_15),
    .I3(n5899_16) 
);
defparam n5899_s7.INIT=16'h0100;
  LUT4 n5899_s8 (
    .F(n5899_11),
    .I0(n5898_24),
    .I1(n5899_17),
    .I2(n5899_18),
    .I3(n5898_16) 
);
defparam n5899_s8.INIT=16'hF400;
  LUT3 n5899_s9 (
    .F(n5899_12),
    .I0(n5899_19),
    .I1(n5899_17),
    .I2(n5866_32) 
);
defparam n5899_s9.INIT=8'hE0;
  LUT4 n5900_s7 (
    .F(n5900_10),
    .I0(n5900_13),
    .I1(n5900_14),
    .I2(n5900_15),
    .I3(n5900_16) 
);
defparam n5900_s7.INIT=16'h0100;
  LUT4 n5900_s8 (
    .F(n5900_11),
    .I0(n5898_24),
    .I1(n5900_17),
    .I2(n5900_18),
    .I3(n5898_16) 
);
defparam n5900_s8.INIT=16'hF400;
  LUT3 n5900_s9 (
    .F(n5900_12),
    .I0(n5900_19),
    .I1(n5900_17),
    .I2(n5866_32) 
);
defparam n5900_s9.INIT=8'hE0;
  LUT4 n5901_s7 (
    .F(n5901_10),
    .I0(n5901_13),
    .I1(n5901_14),
    .I2(n5901_15),
    .I3(n5901_16) 
);
defparam n5901_s7.INIT=16'h0100;
  LUT4 n5901_s8 (
    .F(n5901_11),
    .I0(n5898_24),
    .I1(n5901_17),
    .I2(n5901_18),
    .I3(n5898_16) 
);
defparam n5901_s8.INIT=16'hF400;
  LUT3 n5901_s9 (
    .F(n5901_12),
    .I0(n5901_19),
    .I1(n5901_17),
    .I2(n5866_32) 
);
defparam n5901_s9.INIT=8'hE0;
  LUT4 ff_cache0_already_read_s5 (
    .F(ff_cache0_already_read_9),
    .I0(n1350_4),
    .I1(n5284_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_already_read_20) 
);
defparam ff_cache0_already_read_s5.INIT=16'h1000;
  LUT4 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(ff_cache1_data_en),
    .I1(ff_cache_vram_write),
    .I2(n18_3),
    .I3(ff_cache0_already_read_20) 
);
defparam ff_cache1_already_read_s5.INIT=16'h4000;
  LUT2 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_cache1_already_read_13),
    .I1(ff_cache0_already_read_22) 
);
defparam ff_cache1_already_read_s6.INIT=4'h4;
  LUT4 ff_cache2_already_read_s6 (
    .F(ff_cache2_already_read_10),
    .I0(ff_cache2_data_en),
    .I1(n5284_7),
    .I2(ff_cache3_data_mask_3_13),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache2_already_read_s6.INIT=16'h0100;
  LUT3 ff_cache2_already_read_s7 (
    .F(ff_cache2_already_read_11),
    .I0(ff_cache2_already_read_18),
    .I1(n5284_7),
    .I2(ff_cache0_already_read_22) 
);
defparam ff_cache2_already_read_s7.INIT=8'hE0;
  LUT3 ff_cache3_already_read_s6 (
    .F(ff_cache3_already_read_10),
    .I0(ff_cache3_address_16_16),
    .I1(ff_cache3_already_read_16),
    .I2(ff_cache3_already_read_12) 
);
defparam ff_cache3_already_read_s6.INIT=8'h0E;
  LUT2 ff_cache_vram_rdata_en_s4 (
    .F(ff_cache_vram_rdata_en_7),
    .I0(ff_cache_vram_rdata_en_11),
    .I1(ff_busy_11) 
);
defparam ff_cache_vram_rdata_en_s4.INIT=4'h4;
  LUT3 ff_cache_vram_rdata_en_s5 (
    .F(ff_cache_vram_rdata_en_8),
    .I0(n5284_7),
    .I1(w_command_vram_rdata_en),
    .I2(w_cache_vram_rdata_en) 
);
defparam ff_cache_vram_rdata_en_s5.INIT=8'h07;
  LUT2 ff_cache_vram_rdata_en_s6 (
    .F(ff_cache_vram_rdata_en_9),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_cache_vram_rdata_en_s6.INIT=4'h1;
  LUT4 n6693_s5 (
    .F(n6693_11),
    .I0(w_command_vram_rdata_en),
    .I1(n6693_14),
    .I2(n5284_7),
    .I3(ff_cache2_data_en_14) 
);
defparam n6693_s5.INIT=16'hAC00;
  LUT4 ff_vram_wdata_31_s6 (
    .F(ff_vram_wdata_31_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_vram_wdata_31_14),
    .I3(ff_vram_wdata_31_11) 
);
defparam ff_vram_wdata_31_s6.INIT=16'h0100;
  LUT4 ff_cache0_address_15_s6 (
    .F(ff_cache0_address_15_11),
    .I0(ff_cache0_address_15_12),
    .I1(ff_cache_vram_write),
    .I2(ff_cache0_data_mask_2_12),
    .I3(ff_cache2_address_16_12) 
);
defparam ff_cache0_address_15_s6.INIT=16'h0700;
  LUT3 ff_cache1_address_16_s6 (
    .F(ff_cache1_address_16_11),
    .I0(ff_cache_vram_write),
    .I1(ff_vram_wdata_31_11),
    .I2(ff_cache1_address_16_13) 
);
defparam ff_cache1_address_16_s6.INIT=8'h80;
  LUT4 ff_cache1_address_16_s7 (
    .F(ff_cache1_address_16_12),
    .I0(ff_cache_vram_write),
    .I1(ff_cache1_address_16_14),
    .I2(ff_vram_wdata_31_11),
    .I3(ff_cache1_address_16_15) 
);
defparam ff_cache1_address_16_s7.INIT=16'h4000;
  LUT2 ff_cache1_data_31_s8 (
    .F(ff_cache1_data_31_13),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache0_already_read_22) 
);
defparam ff_cache1_data_31_s8.INIT=4'h4;
  LUT3 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(ff_cache2_address_16_13),
    .I1(ff_cache_vram_write),
    .I2(ff_cache2_address_16_14) 
);
defparam ff_cache2_address_16_s6.INIT=8'h07;
  LUT3 ff_cache2_address_16_s7 (
    .F(ff_cache2_address_16_12),
    .I0(ff_vram_wdata_31_11),
    .I1(ff_cache_vram_write),
    .I2(n5284_7) 
);
defparam ff_cache2_address_16_s7.INIT=8'h0B;
  LUT3 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache_vram_write),
    .I2(ff_cache3_address_16_14) 
);
defparam ff_cache3_address_16_s6.INIT=8'h07;
  LUT4 ff_cache3_data_31_s7 (
    .F(ff_cache3_data_31_12),
    .I0(w_cache2_hit),
    .I1(ff_cache2_already_read_18),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_22) 
);
defparam ff_cache3_data_31_s7.INIT=16'hF400;
  LUT4 ff_vram_address_16_s11 (
    .F(ff_vram_address_16_15),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_vram_wdata_31_14),
    .I2(ff_cache2_address_16_12),
    .I3(ff_vram_wdata_31_16) 
);
defparam ff_vram_address_16_s11.INIT=16'hEF00;
  LUT3 ff_cache0_data_en_s4 (
    .F(ff_cache0_data_en_9),
    .I0(n5284_7),
    .I1(ff_vram_wdata_31_11),
    .I2(ff_vram_wdata_31_14) 
);
defparam ff_cache0_data_en_s4.INIT=8'h40;
  LUT4 ff_cache0_data_en_s6 (
    .F(ff_cache0_data_en_11),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state_2_11),
    .I2(n6409_11),
    .I3(ff_cache2_data_en_14) 
);
defparam ff_cache0_data_en_s6.INIT=16'hF400;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(n5284_7),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_already_read_13),
    .I3(ff_cache3_already_read_12) 
);
defparam ff_cache1_data_en_s4.INIT=16'h000E;
  LUT4 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[2]),
    .I2(n5851_15),
    .I3(ff_cache2_data_en_14) 
);
defparam ff_cache1_data_en_s5.INIT=16'hD000;
  LUT3 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(ff_flush_state_2_11),
    .I1(w_cache_vram_rdata_en),
    .I2(n6188_8) 
);
defparam ff_cache2_data_en_s5.INIT=8'h0D;
  LUT4 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n6411_10),
    .I2(ff_flush_state_2_11),
    .I3(ff_cache3_already_read_10) 
);
defparam ff_cache3_data_en_s4.INIT=16'hDC0C;
  LUT4 ff_cache0_data_mask_2_s7 (
    .F(ff_cache0_data_mask_2_12),
    .I0(n5855_14),
    .I1(ff_vram_wdata_31_11),
    .I2(ff_cache0_already_read_13),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_mask_2_s7.INIT=16'h007F;
  LUT4 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(n5284_7),
    .I1(n5625_9),
    .I2(ff_cache3_data_mask_2_11),
    .I3(ff_cache2_address_16_12) 
);
defparam ff_cache0_data_mask_2_s8.INIT=16'h00BF;
  LUT4 ff_cache0_data_mask_2_s9 (
    .F(ff_cache0_data_mask_2_14),
    .I0(n18_3),
    .I1(ff_cache0_address_15_12),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_2_s9.INIT=16'h7F00;
  LUT4 ff_cache0_data_mask_1_s6 (
    .F(ff_cache0_data_mask_1_11),
    .I0(n5284_7),
    .I1(n5625_9),
    .I2(ff_cache3_data_mask_1_11),
    .I3(ff_cache2_address_16_12) 
);
defparam ff_cache0_data_mask_1_s6.INIT=16'h00BF;
  LUT4 ff_cache0_data_mask_0_s6 (
    .F(ff_cache0_data_mask_0_11),
    .I0(n5284_7),
    .I1(n5625_9),
    .I2(ff_cache3_data_mask_0_11),
    .I3(ff_cache2_address_16_12) 
);
defparam ff_cache0_data_mask_0_s6.INIT=16'h00BF;
  LUT2 ff_cache3_data_mask_3_s7 (
    .F(ff_cache3_data_mask_3_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_3_s7.INIT=4'h8;
  LUT2 ff_cache3_data_mask_3_s8 (
    .F(ff_cache3_data_mask_3_13),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam ff_cache3_data_mask_3_s8.INIT=4'h4;
  LUT4 ff_cache3_data_mask_3_s10 (
    .F(ff_cache3_data_mask_3_15),
    .I0(ff_cache3_address_16_16),
    .I1(ff_cache3_data_mask_3_16),
    .I2(ff_flush_state_2_11),
    .I3(ff_cache3_data_mask_3_17) 
);
defparam ff_cache3_data_mask_3_s10.INIT=16'hEF00;
  LUT2 ff_cache3_data_mask_2_s6 (
    .F(ff_cache3_data_mask_2_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_2_s6.INIT=4'h4;
  LUT2 ff_cache3_data_mask_1_s6 (
    .F(ff_cache3_data_mask_1_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_mask_1_s6.INIT=4'h4;
  LUT2 ff_cache3_data_mask_0_s6 (
    .F(ff_cache3_data_mask_0_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_0_s6.INIT=4'h1;
  LUT4 ff_cache0_data_mask_3_s6 (
    .F(ff_cache0_data_mask_3_11),
    .I0(n5284_7),
    .I1(n5625_9),
    .I2(ff_cache3_data_mask_3_12),
    .I3(ff_cache2_address_16_12) 
);
defparam ff_cache0_data_mask_3_s6.INIT=16'h00BF;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(n369_8),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_wdata_mask_3_7) 
);
defparam ff_vram_valid_s5.INIT=16'h3A00;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(ff_cache_vram_rdata_en_11),
    .I1(ff_vram_wdata_31_16),
    .I2(w_command_vram_valid),
    .I3(ff_vram_address_16_15) 
);
defparam ff_vram_valid_s6.INIT=16'h000B;
  LUT4 ff_cache1_data_mask_3_s9 (
    .F(ff_cache1_data_mask_3_14),
    .I0(ff_cache1_data_mask_3_18),
    .I1(ff_start),
    .I2(ff_cache1_data_mask_3_16),
    .I3(ff_cache1_data_en_10) 
);
defparam ff_cache1_data_mask_3_s9.INIT=16'h0100;
  LUT2 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(ff_cache0_already_read_20),
    .I1(ff_cache2_address_16_13) 
);
defparam ff_cache2_data_mask_3_s8.INIT=4'h8;
  LUT3 ff_cache2_data_mask_3_s10 (
    .F(ff_cache2_data_mask_3_15),
    .I0(n5284_7),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state_2_11) 
);
defparam ff_cache2_data_mask_3_s10.INIT=8'h40;
  LUT4 ff_cache2_data_mask_3_s11 (
    .F(ff_cache2_data_mask_3_16),
    .I0(ff_flush_state_2_11),
    .I1(ff_cache2_data_mask_3_17),
    .I2(ff_cache2_data_en_10),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache2_data_mask_3_s11.INIT=16'h0700;
  LUT3 n6411_s5 (
    .F(n6411_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s5.INIT=8'h10;
  LUT3 n6188_s3 (
    .F(n6188_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6188_s3.INIT=8'h40;
  LUT3 n6409_s6 (
    .F(n6409_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6409_s6.INIT=8'h40;
  LUT3 n6695_s7 (
    .F(n6695_12),
    .I0(n5625_12),
    .I1(n6695_13),
    .I2(n5850_10) 
);
defparam n6695_s7.INIT=8'h07;
  LUT2 n6693_s6 (
    .F(n6693_12),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6693_s6.INIT=4'h9;
  LUT4 n5850_s5 (
    .F(n5850_10),
    .I0(ff_flush_state[1]),
    .I1(n5850_15),
    .I2(n5850_13),
    .I3(ff_flush_state[2]) 
);
defparam n5850_s5.INIT=16'hEEF0;
  LUT2 n5625_s4 (
    .F(n5625_9),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam n5625_s4.INIT=4'h4;
  LUT2 n5851_s11 (
    .F(n5851_14),
    .I0(n5851_21),
    .I1(ff_cache2_data_en) 
);
defparam n5851_s11.INIT=4'h4;
  LUT2 n5851_s12 (
    .F(n5851_15),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam n5851_s12.INIT=4'h1;
  LUT2 n5851_s13 (
    .F(n5851_16),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5851_s13.INIT=4'h9;
  LUT4 n5851_s14 (
    .F(n5851_17),
    .I0(ff_cache0_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5851_s14.INIT=16'hAC00;
  LUT4 n5851_s15 (
    .F(n5851_18),
    .I0(ff_cache3_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5851_s15.INIT=16'hAC00;
  LUT4 n5851_s16 (
    .F(n5851_19),
    .I0(ff_cache1_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5851_s16.INIT=16'hAC00;
  LUT4 n5851_s17 (
    .F(n5851_20),
    .I0(n5851_23),
    .I1(n5851_24),
    .I2(ff_vram_wdata_31_11),
    .I3(n5866_20) 
);
defparam n5851_s17.INIT=16'h1F00;
  LUT4 n5852_s11 (
    .F(n5852_14),
    .I0(ff_cache0_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5852_s11.INIT=16'hAC00;
  LUT4 n5852_s12 (
    .F(n5852_15),
    .I0(ff_cache3_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5852_s12.INIT=16'hAC00;
  LUT4 n5852_s13 (
    .F(n5852_16),
    .I0(ff_cache1_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5852_s13.INIT=16'hAC00;
  LUT4 n5853_s12 (
    .F(n5853_15),
    .I0(ff_cache2_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5853_s12.INIT=16'hAC00;
  LUT4 n5853_s13 (
    .F(n5853_16),
    .I0(ff_cache0_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5853_s13.INIT=16'hAC00;
  LUT4 n5853_s14 (
    .F(n5853_17),
    .I0(ff_cache3_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5853_s14.INIT=16'hAC00;
  LUT4 n5854_s11 (
    .F(n5854_14),
    .I0(ff_cache0_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5854_s11.INIT=16'hAC00;
  LUT4 n5854_s12 (
    .F(n5854_15),
    .I0(ff_cache3_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5854_s12.INIT=16'hAC00;
  LUT4 n5854_s13 (
    .F(n5854_16),
    .I0(ff_cache1_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5854_s13.INIT=16'hAC00;
  LUT2 n5855_s11 (
    .F(n5855_14),
    .I0(n5855_18),
    .I1(ff_cache0_data_en) 
);
defparam n5855_s11.INIT=4'h4;
  LUT4 n5855_s12 (
    .F(n5855_15),
    .I0(ff_cache1_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5855_s12.INIT=16'hAC00;
  LUT4 n5855_s13 (
    .F(n5855_16),
    .I0(ff_cache3_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5855_s13.INIT=16'hAC00;
  LUT4 n5855_s14 (
    .F(n5855_17),
    .I0(ff_cache2_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5855_s14.INIT=16'hAC00;
  LUT4 n5856_s10 (
    .F(n5856_13),
    .I0(ff_cache2_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5856_s10.INIT=16'hAC00;
  LUT4 n5856_s11 (
    .F(n5856_14),
    .I0(ff_cache3_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5856_s11.INIT=16'hAC00;
  LUT4 n5856_s12 (
    .F(n5856_15),
    .I0(ff_cache0_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5856_s12.INIT=16'hAC00;
  LUT4 n5857_s10 (
    .F(n5857_13),
    .I0(ff_cache3_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5857_s10.INIT=16'hAC00;
  LUT4 n5857_s11 (
    .F(n5857_14),
    .I0(ff_cache2_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5857_s11.INIT=16'hAC00;
  LUT4 n5857_s12 (
    .F(n5857_15),
    .I0(ff_cache0_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5857_s12.INIT=16'hAC00;
  LUT4 n5858_s11 (
    .F(n5858_14),
    .I0(ff_cache3_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5858_s11.INIT=16'hAC00;
  LUT4 n5858_s12 (
    .F(n5858_15),
    .I0(ff_cache1_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5858_s12.INIT=16'hAC00;
  LUT4 n5858_s13 (
    .F(n5858_16),
    .I0(ff_cache0_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5858_s13.INIT=16'hAC00;
  LUT4 n5859_s11 (
    .F(n5859_14),
    .I0(ff_cache1_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5859_s11.INIT=16'hAC00;
  LUT4 n5859_s12 (
    .F(n5859_15),
    .I0(ff_cache3_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5859_s12.INIT=16'hAC00;
  LUT4 n5859_s13 (
    .F(n5859_16),
    .I0(ff_cache0_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5859_s13.INIT=16'hAC00;
  LUT4 n5860_s11 (
    .F(n5860_14),
    .I0(ff_cache1_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5860_s11.INIT=16'hAC00;
  LUT4 n5860_s12 (
    .F(n5860_15),
    .I0(ff_cache0_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5860_s12.INIT=16'hAC00;
  LUT4 n5860_s13 (
    .F(n5860_16),
    .I0(ff_cache3_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5860_s13.INIT=16'hAC00;
  LUT4 n5861_s10 (
    .F(n5861_13),
    .I0(ff_cache0_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5861_s10.INIT=16'hAC00;
  LUT4 n5861_s11 (
    .F(n5861_14),
    .I0(ff_cache3_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5861_s11.INIT=16'hAC00;
  LUT4 n5861_s12 (
    .F(n5861_15),
    .I0(ff_cache2_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5861_s12.INIT=16'hAC00;
  LUT4 n5862_s10 (
    .F(n5862_13),
    .I0(ff_cache2_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5862_s10.INIT=16'hAC00;
  LUT4 n5862_s11 (
    .F(n5862_14),
    .I0(ff_cache3_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5862_s11.INIT=16'hAC00;
  LUT4 n5862_s12 (
    .F(n5862_15),
    .I0(ff_cache0_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5862_s12.INIT=16'hAC00;
  LUT4 n5863_s10 (
    .F(n5863_13),
    .I0(ff_cache0_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5863_s10.INIT=16'hAC00;
  LUT4 n5863_s11 (
    .F(n5863_14),
    .I0(ff_cache2_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5863_s11.INIT=16'hAC00;
  LUT4 n5863_s12 (
    .F(n5863_15),
    .I0(ff_cache3_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5863_s12.INIT=16'hAC00;
  LUT4 n5864_s11 (
    .F(n5864_14),
    .I0(ff_cache1_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5864_s11.INIT=16'hAC00;
  LUT4 n5864_s12 (
    .F(n5864_15),
    .I0(ff_cache3_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5864_s12.INIT=16'hAC00;
  LUT4 n5864_s13 (
    .F(n5864_16),
    .I0(ff_cache0_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5864_s13.INIT=16'hAC00;
  LUT4 n5865_s10 (
    .F(n5865_13),
    .I0(ff_cache0_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5865_s10.INIT=16'hAC00;
  LUT4 n5865_s11 (
    .F(n5865_14),
    .I0(ff_cache3_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5865_s11.INIT=16'hAC00;
  LUT4 n5865_s12 (
    .F(n5865_15),
    .I0(ff_cache2_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5865_s12.INIT=16'hAC00;
  LUT4 n5866_s7 (
    .F(n5866_10),
    .I0(n6409_11),
    .I1(n5866_26),
    .I2(n6411_10),
    .I3(n5866_30) 
);
defparam n5866_s7.INIT=16'hDD0D;
  LUT4 n5866_s8 (
    .F(n5866_11),
    .I0(n6411_12),
    .I1(n5866_24),
    .I2(n5851_16),
    .I3(w_command_vram_wdata[31]) 
);
defparam n5866_s8.INIT=16'h0DDD;
  LUT3 n5866_s9 (
    .F(n5866_12),
    .I0(n5866_24),
    .I1(n5866_30),
    .I2(ff_priority[1]) 
);
defparam n5866_s9.INIT=8'h35;
  LUT4 n5866_s10 (
    .F(n5866_13),
    .I0(n5866_26),
    .I1(n5866_28),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5866_s10.INIT=16'h0C0A;
  LUT4 n5867_s6 (
    .F(n5867_9),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5855_14),
    .I3(ff_cache0_already_read_13) 
);
defparam n5867_s6.INIT=16'h5300;
  LUT4 n5867_s7 (
    .F(n5867_10),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5851_22),
    .I3(n5885_9) 
);
defparam n5867_s7.INIT=16'h5300;
  LUT4 n5867_s8 (
    .F(n5867_11),
    .I0(n5867_21),
    .I1(ff_cache1_address_16_15),
    .I2(n5867_23),
    .I3(ff_cache2_already_read_12) 
);
defparam n5867_s8.INIT=16'h0777;
  LUT4 n5867_s11 (
    .F(n5867_14),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5867_s11.INIT=16'hAC00;
  LUT4 n5867_s12 (
    .F(n5867_15),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5867_s12.INIT=16'hAC00;
  LUT4 n5867_s13 (
    .F(n5867_16),
    .I0(w_command_vram_wdata[30]),
    .I1(n5851_15),
    .I2(n5851_16),
    .I3(n5867_19) 
);
defparam n5867_s13.INIT=16'h001F;
  LUT4 n5868_s5 (
    .F(n5868_8),
    .I0(n5868_24),
    .I1(n6411_10),
    .I2(n6188_8),
    .I3(n5868_22) 
);
defparam n5868_s5.INIT=16'hBB0B;
  LUT4 n5868_s6 (
    .F(n5868_9),
    .I0(n5868_18),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5868_16) 
);
defparam n5868_s6.INIT=16'hFC23;
  LUT4 n5868_s7 (
    .F(n5868_10),
    .I0(n5868_22),
    .I1(n5868_18),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5868_s7.INIT=16'hF53F;
  LUT4 n5868_s8 (
    .F(n5868_11),
    .I0(n5868_20),
    .I1(n5868_24),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5868_s8.INIT=16'h3FF5;
  LUT3 n5868_s9 (
    .F(n5868_12),
    .I0(n98_9),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_16) 
);
defparam n5868_s9.INIT=8'h70;
  LUT4 n5869_s5 (
    .F(n5869_8),
    .I0(n5851_15),
    .I1(n5851_16),
    .I2(n5869_13),
    .I3(w_command_vram_wdata[28]) 
);
defparam n5869_s5.INIT=16'hFC8F;
  LUT4 n5869_s6 (
    .F(n5869_9),
    .I0(n6411_10),
    .I1(n5869_23),
    .I2(n6411_12),
    .I3(n5869_19) 
);
defparam n5869_s6.INIT=16'hDD0D;
  LUT4 n5869_s7 (
    .F(n5869_10),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5855_14),
    .I3(ff_cache0_already_read_13) 
);
defparam n5869_s7.INIT=16'hAC00;
  LUT4 n5869_s8 (
    .F(n5869_11),
    .I0(n5869_19),
    .I1(n5869_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5869_s8.INIT=16'hF350;
  LUT4 n5870_s5 (
    .F(n5870_8),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5870_s5.INIT=16'h53CC;
  LUT4 n5870_s6 (
    .F(n5870_9),
    .I0(n5870_23),
    .I1(n6411_12),
    .I2(n5870_13),
    .I3(n5870_14) 
);
defparam n5870_s6.INIT=16'h000B;
  LUT4 n5870_s7 (
    .F(n5870_10),
    .I0(n5870_23),
    .I1(ff_cache1_address_16_15),
    .I2(n5870_27),
    .I3(ff_cache2_already_read_12) 
);
defparam n5870_s7.INIT=16'h7077;
  LUT4 n5871_s5 (
    .F(n5871_8),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_flush_state_2_11),
    .I3(n5853_21) 
);
defparam n5871_s5.INIT=16'h0503;
  LUT4 n5871_s6 (
    .F(n5871_9),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5871_s6.INIT=16'hAC00;
  LUT4 n5871_s7 (
    .F(n5871_10),
    .I0(n5871_17),
    .I1(n6409_11),
    .I2(n6188_8),
    .I3(n5871_19) 
);
defparam n5871_s7.INIT=16'hBB0B;
  LUT4 n5871_s8 (
    .F(n5871_11),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5851_22),
    .I3(n5885_9) 
);
defparam n5871_s8.INIT=16'h5300;
  LUT4 n5871_s9 (
    .F(n5871_12),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_address_16_15) 
);
defparam n5871_s9.INIT=16'h5300;
  LUT4 n5871_s10 (
    .F(n5871_13),
    .I0(n5871_17),
    .I1(n5871_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5871_s10.INIT=16'h0C0A;
  LUT4 n5872_s5 (
    .F(n5872_8),
    .I0(n5872_20),
    .I1(n5872_18),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5872_s5.INIT=16'h03F5;
  LUT4 n5872_s8 (
    .F(n5872_11),
    .I0(n5872_18),
    .I1(w_command_vram_wdata[25]),
    .I2(n5851_16),
    .I3(n5851_15) 
);
defparam n5872_s8.INIT=16'h0A3F;
  LUT4 n5872_s9 (
    .F(n5872_12),
    .I0(n5872_24),
    .I1(n6411_10),
    .I2(n6188_8),
    .I3(n5872_22) 
);
defparam n5872_s9.INIT=16'hBB0B;
  LUT4 n5873_s4 (
    .F(n5873_7),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5873_s4.INIT=16'hAC00;
  LUT4 n5873_s5 (
    .F(n5873_8),
    .I0(n6409_11),
    .I1(n5873_19),
    .I2(n5873_21),
    .I3(n6411_10) 
);
defparam n5873_s5.INIT=16'hD0DD;
  LUT4 n5873_s6 (
    .F(n5873_9),
    .I0(n6411_12),
    .I1(n5873_17),
    .I2(n5851_16),
    .I3(w_command_vram_wdata[24]) 
);
defparam n5873_s6.INIT=16'h0DDD;
  LUT4 n5873_s7 (
    .F(n5873_10),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5851_22),
    .I3(ff_priority[1]) 
);
defparam n5873_s7.INIT=16'hAC00;
  LUT4 n5873_s8 (
    .F(n5873_11),
    .I0(n5873_19),
    .I1(n5873_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5873_s8.INIT=16'h03F5;
  LUT4 n5873_s9 (
    .F(n5873_12),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5851_14),
    .I3(ff_cache2_already_read_12) 
);
defparam n5873_s9.INIT=16'h5300;
  LUT4 n5874_s5 (
    .F(n5874_8),
    .I0(n5851_15),
    .I1(ff_flush_state[1]),
    .I2(n5874_13),
    .I3(ff_flush_state[2]) 
);
defparam n5874_s5.INIT=16'hAC23;
  LUT4 n5874_s6 (
    .F(n5874_9),
    .I0(n6188_8),
    .I1(n5874_19),
    .I2(n5874_21),
    .I3(n6411_10) 
);
defparam n5874_s6.INIT=16'hD0DD;
  LUT4 n5874_s7 (
    .F(n5874_10),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_priority[0]) 
);
defparam n5874_s7.INIT=16'hAC00;
  LUT4 n5874_s8 (
    .F(n5874_11),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5851_22),
    .I3(ff_priority[0]) 
);
defparam n5874_s8.INIT=16'h5300;
  LUT4 n5874_s9 (
    .F(n5874_12),
    .I0(n5874_17),
    .I1(n5874_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5874_s9.INIT=16'h0CFA;
  LUT4 n5875_s5 (
    .F(n5875_8),
    .I0(n5851_15),
    .I1(ff_flush_state[1]),
    .I2(n5875_13),
    .I3(ff_flush_state[2]) 
);
defparam n5875_s5.INIT=16'hAC23;
  LUT4 n5875_s6 (
    .F(n5875_9),
    .I0(n6188_8),
    .I1(n5875_19),
    .I2(n5875_21),
    .I3(n6411_10) 
);
defparam n5875_s6.INIT=16'hD0DD;
  LUT4 n5875_s7 (
    .F(n5875_10),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_priority[0]) 
);
defparam n5875_s7.INIT=16'hAC00;
  LUT4 n5875_s8 (
    .F(n5875_11),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5851_22),
    .I3(ff_priority[0]) 
);
defparam n5875_s8.INIT=16'h5300;
  LUT4 n5875_s9 (
    .F(n5875_12),
    .I0(n5875_17),
    .I1(n5875_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5875_s9.INIT=16'h0CFA;
  LUT4 n5876_s5 (
    .F(n5876_8),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_address_16_15) 
);
defparam n5876_s5.INIT=16'h5300;
  LUT4 n5876_s6 (
    .F(n5876_9),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5851_14),
    .I3(ff_cache2_already_read_12) 
);
defparam n5876_s6.INIT=16'h5300;
  LUT4 n5876_s7 (
    .F(n5876_10),
    .I0(n5876_18),
    .I1(n5876_20),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5876_s7.INIT=16'h3FF5;
  LUT4 n5876_s9 (
    .F(n5876_12),
    .I0(n5851_15),
    .I1(ff_flush_state[1]),
    .I2(n5876_15),
    .I3(ff_flush_state[2]) 
);
defparam n5876_s9.INIT=16'hAC23;
  LUT3 n5876_s10 (
    .F(n5876_13),
    .I0(n5876_18),
    .I1(n6409_11),
    .I2(n5876_16) 
);
defparam n5876_s10.INIT=8'h0B;
  LUT4 n5877_s5 (
    .F(n5877_8),
    .I0(n5877_21),
    .I1(n6409_11),
    .I2(n6188_8),
    .I3(n5877_23) 
);
defparam n5877_s5.INIT=16'hBB0B;
  LUT4 n5877_s6 (
    .F(n5877_9),
    .I0(w_command_vram_wdata[20]),
    .I1(n5851_15),
    .I2(n5851_16),
    .I3(n5877_14) 
);
defparam n5877_s6.INIT=16'h001F;
  LUT4 n5877_s8 (
    .F(n5877_11),
    .I0(n5877_19),
    .I1(n5877_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5877_s8.INIT=16'hF503;
  LUT4 n5878_s5 (
    .F(n5878_8),
    .I0(n6411_10),
    .I1(n5878_23),
    .I2(n6411_12),
    .I3(n5878_19) 
);
defparam n5878_s5.INIT=16'hDD0D;
  LUT4 n5878_s6 (
    .F(n5878_9),
    .I0(w_command_vram_wdata[19]),
    .I1(n5851_15),
    .I2(n5851_16),
    .I3(n5878_15) 
);
defparam n5878_s6.INIT=16'h001F;
  LUT4 n5878_s7 (
    .F(n5878_10),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5855_14),
    .I3(ff_cache0_already_read_13) 
);
defparam n5878_s7.INIT=16'hAC00;
  LUT4 n5878_s8 (
    .F(n5878_11),
    .I0(n5878_19),
    .I1(n5878_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5878_s8.INIT=16'hF350;
  LUT4 n5879_s5 (
    .F(n5879_8),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5851_22),
    .I3(n5885_9) 
);
defparam n5879_s5.INIT=16'h5300;
  LUT4 n5879_s6 (
    .F(n5879_9),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_address_16_15) 
);
defparam n5879_s6.INIT=16'h5300;
  LUT4 n5879_s7 (
    .F(n5879_10),
    .I0(n5879_21),
    .I1(n5879_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5879_s7.INIT=16'h0C0A;
  LUT4 n5879_s9 (
    .F(n5879_12),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5879_s9.INIT=16'hAC00;
  LUT4 n5879_s10 (
    .F(n5879_13),
    .I0(n5879_21),
    .I1(n6409_11),
    .I2(n5879_16),
    .I3(n5879_17) 
);
defparam n5879_s10.INIT=16'h000B;
  LUT4 n5880_s5 (
    .F(n5880_8),
    .I0(n6409_11),
    .I1(n5880_17),
    .I2(n5880_21),
    .I3(n6411_10) 
);
defparam n5880_s5.INIT=16'hD0DD;
  LUT4 n5880_s6 (
    .F(n5880_9),
    .I0(n5851_16),
    .I1(n5880_15),
    .I2(w_command_vram_wdata[17]),
    .I3(n5870_21) 
);
defparam n5880_s6.INIT=16'h1C00;
  LUT4 n5880_s7 (
    .F(n5880_10),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_priority[0]) 
);
defparam n5880_s7.INIT=16'h5300;
  LUT4 n5880_s8 (
    .F(n5880_11),
    .I0(n5880_19),
    .I1(n5880_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5880_s8.INIT=16'hFA0C;
  LUT4 n5880_s9 (
    .F(n5880_12),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5851_22),
    .I3(n5885_9) 
);
defparam n5880_s9.INIT=16'hAC00;
  LUT4 n5881_s6 (
    .F(n5881_9),
    .I0(n6188_8),
    .I1(n5881_22),
    .I2(n5881_18),
    .I3(n6411_12) 
);
defparam n5881_s6.INIT=16'hD0DD;
  LUT4 n5881_s7 (
    .F(n5881_10),
    .I0(w_command_vram_wdata[16]),
    .I1(n5851_15),
    .I2(n5851_16),
    .I3(n5881_16) 
);
defparam n5881_s7.INIT=16'h001F;
  LUT4 n5881_s8 (
    .F(n5881_11),
    .I0(n5881_20),
    .I1(n5881_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5881_s8.INIT=16'h0C0A;
  LUT4 n5881_s9 (
    .F(n5881_12),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5851_22),
    .I3(n5885_9) 
);
defparam n5881_s9.INIT=16'h5300;
  LUT4 n5881_s10 (
    .F(n5881_13),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_address_16_15) 
);
defparam n5881_s10.INIT=16'h5300;
  LUT4 n5882_s4 (
    .F(n5882_7),
    .I0(n5882_19),
    .I1(n5882_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5882_s4.INIT=16'h0CFA;
  LUT4 n5882_s5 (
    .F(n5882_8),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5851_14),
    .I3(ff_priority[1]) 
);
defparam n5882_s5.INIT=16'hAC00;
  LUT4 n5882_s6 (
    .F(n5882_9),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5851_22),
    .I3(n5885_9) 
);
defparam n5882_s6.INIT=16'h5300;
  LUT4 n5882_s7 (
    .F(n5882_10),
    .I0(n5882_17),
    .I1(n5882_19),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5882_s7.INIT=16'h305F;
  LUT4 n5882_s8 (
    .F(n5882_11),
    .I0(n5851_16),
    .I1(w_command_vram_wdata[15]),
    .I2(n5882_14),
    .I3(n5882_15) 
);
defparam n5882_s8.INIT=16'h0007;
  LUT4 n5883_s4 (
    .F(n5883_7),
    .I0(n5883_19),
    .I1(n5883_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5883_s4.INIT=16'h0CFA;
  LUT4 n5883_s5 (
    .F(n5883_8),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5851_14),
    .I3(ff_priority[1]) 
);
defparam n5883_s5.INIT=16'hAC00;
  LUT4 n5883_s6 (
    .F(n5883_9),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5851_22),
    .I3(n5885_9) 
);
defparam n5883_s6.INIT=16'h5300;
  LUT4 n5883_s7 (
    .F(n5883_10),
    .I0(n5883_17),
    .I1(n5883_19),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5883_s7.INIT=16'h305F;
  LUT4 n5883_s8 (
    .F(n5883_11),
    .I0(n5851_16),
    .I1(w_command_vram_wdata[14]),
    .I2(n5883_14),
    .I3(n5883_15) 
);
defparam n5883_s8.INIT=16'h0007;
  LUT4 n5884_s4 (
    .F(n5884_7),
    .I0(n5884_19),
    .I1(n5884_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5884_s4.INIT=16'h0CFA;
  LUT4 n5884_s5 (
    .F(n5884_8),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5851_14),
    .I3(ff_priority[1]) 
);
defparam n5884_s5.INIT=16'hAC00;
  LUT4 n5884_s6 (
    .F(n5884_9),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5851_22),
    .I3(n5885_9) 
);
defparam n5884_s6.INIT=16'h5300;
  LUT4 n5884_s7 (
    .F(n5884_10),
    .I0(n5884_17),
    .I1(n5884_19),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5884_s7.INIT=16'h305F;
  LUT4 n5884_s8 (
    .F(n5884_11),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5884_s8.INIT=16'hAC00;
  LUT4 n5884_s9 (
    .F(n5884_12),
    .I0(n5851_16),
    .I1(w_command_vram_wdata[13]),
    .I2(n5867_7),
    .I3(n5884_15) 
);
defparam n5884_s9.INIT=16'h0007;
  LUT4 n5885_s4 (
    .F(n5885_7),
    .I0(n5885_18),
    .I1(n5885_14),
    .I2(n5885_15),
    .I3(ff_priority[1]) 
);
defparam n5885_s4.INIT=16'h0A03;
  LUT2 n5885_s6 (
    .F(n5885_9),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5885_s6.INIT=4'h8;
  LUT4 n5885_s7 (
    .F(n5885_10),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5885_s7.INIT=16'hAC00;
  LUT4 n5885_s8 (
    .F(n5885_11),
    .I0(n5885_16),
    .I1(ff_cache1_address_16_14),
    .I2(n5851_15),
    .I3(w_command_vram_wdata[12]) 
);
defparam n5885_s8.INIT=16'h45BF;
  LUT4 n5885_s9 (
    .F(n5885_12),
    .I0(n6411_10),
    .I1(n5885_20),
    .I2(n6188_8),
    .I3(n5885_18) 
);
defparam n5885_s9.INIT=16'hDD0D;
  LUT4 n5886_s5 (
    .F(n5886_8),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_priority[0]),
    .I3(n5851_14) 
);
defparam n5886_s5.INIT=16'h0503;
  LUT4 n5886_s6 (
    .F(n5886_9),
    .I0(n5886_20),
    .I1(n5886_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5886_s6.INIT=16'hC0AF;
  LUT4 n5886_s7 (
    .F(n5886_10),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5855_14),
    .I3(ff_cache0_already_read_13) 
);
defparam n5886_s7.INIT=16'hAC00;
  LUT4 n5886_s9 (
    .F(n5886_12),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5886_s9.INIT=16'hAC00;
  LUT4 n5886_s10 (
    .F(n5886_13),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5886_s10.INIT=16'hAC00;
  LUT4 n5886_s11 (
    .F(n5886_14),
    .I0(n5886_22),
    .I1(n6411_10),
    .I2(n6411_12),
    .I3(n5886_20) 
);
defparam n5886_s11.INIT=16'hBB0B;
  LUT4 n5887_s4 (
    .F(n5887_7),
    .I0(n5887_21),
    .I1(n5887_27),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5887_s4.INIT=16'h053F;
  LUT4 n5887_s5 (
    .F(n5887_8),
    .I0(n5887_23),
    .I1(n5887_25),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5887_s5.INIT=16'hFACF;
  LUT4 n5887_s8 (
    .F(n5887_11),
    .I0(n5887_21),
    .I1(n5887_23),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5887_s8.INIT=16'hFA0C;
  LUT4 n5888_s4 (
    .F(n5888_7),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_flush_state_2_11),
    .I3(n5853_21) 
);
defparam n5888_s4.INIT=16'h0503;
  LUT4 n5888_s5 (
    .F(n5888_8),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5888_s5.INIT=16'hAC00;
  LUT4 n5888_s6 (
    .F(n5888_9),
    .I0(n6409_11),
    .I1(n5888_23),
    .I2(n6188_8),
    .I3(n5888_25) 
);
defparam n5888_s6.INIT=16'hDD0D;
  LUT4 n5888_s7 (
    .F(n5888_10),
    .I0(n5888_23),
    .I1(n5888_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5888_s7.INIT=16'h0305;
  LUT4 n5888_s8 (
    .F(n5888_11),
    .I0(n5888_25),
    .I1(n5888_27),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5888_s8.INIT=16'hC500;
  LUT4 n5889_s4 (
    .F(n5889_7),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5855_14),
    .I3(ff_cache0_already_read_13) 
);
defparam n5889_s4.INIT=16'h5300;
  LUT4 n5889_s5 (
    .F(n5889_8),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5851_22),
    .I3(n5885_9) 
);
defparam n5889_s5.INIT=16'h5300;
  LUT4 n5889_s6 (
    .F(n5889_9),
    .I0(n5889_19),
    .I1(n5889_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5889_s6.INIT=16'hF53F;
  LUT4 n5889_s7 (
    .F(n5889_10),
    .I0(n5889_15),
    .I1(n5855_14),
    .I2(w_command_vram_wdata[8]),
    .I3(n6409_11) 
);
defparam n5889_s7.INIT=16'h74A4;
  LUT4 n5889_s8 (
    .F(n5889_11),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5889_s8.INIT=16'hAC00;
  LUT4 n5889_s9 (
    .F(n5889_12),
    .I0(n6188_8),
    .I1(n5889_19),
    .I2(n6411_12),
    .I3(n5889_17) 
);
defparam n5889_s9.INIT=16'hDD0D;
  LUT4 n5890_s5 (
    .F(n5890_8),
    .I0(w_command_vram_wdata[7]),
    .I1(n5851_15),
    .I2(n5851_16),
    .I3(n5890_13) 
);
defparam n5890_s5.INIT=16'h001F;
  LUT4 n5890_s6 (
    .F(n5890_9),
    .I0(n6409_11),
    .I1(n5890_19),
    .I2(n5890_21),
    .I3(n6411_10) 
);
defparam n5890_s6.INIT=16'hD0DD;
  LUT4 n5890_s7 (
    .F(n5890_10),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5851_14),
    .I3(ff_priority[1]) 
);
defparam n5890_s7.INIT=16'h5300;
  LUT4 n5890_s8 (
    .F(n5890_11),
    .I0(n5890_17),
    .I1(n5890_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5890_s8.INIT=16'hFA0C;
  LUT4 n5890_s9 (
    .F(n5890_12),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5851_22),
    .I3(n5885_9) 
);
defparam n5890_s9.INIT=16'hAC00;
  LUT4 n5891_s4 (
    .F(n5891_7),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5851_14),
    .I3(ff_priority[1]) 
);
defparam n5891_s4.INIT=16'h5300;
  LUT4 n5891_s5 (
    .F(n5891_8),
    .I0(n5891_17),
    .I1(n5891_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5891_s5.INIT=16'hFA0C;
  LUT4 n5891_s6 (
    .F(n5891_9),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5851_22),
    .I3(n5885_9) 
);
defparam n5891_s6.INIT=16'hAC00;
  LUT4 n5891_s7 (
    .F(n5891_10),
    .I0(n5891_17),
    .I1(n5891_19),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5891_s7.INIT=16'h305F;
  LUT4 n5891_s8 (
    .F(n5891_11),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5891_s8.INIT=16'hAC00;
  LUT4 n5891_s9 (
    .F(n5891_12),
    .I0(n5851_16),
    .I1(n5867_7),
    .I2(n5891_15),
    .I3(w_command_vram_wdata[6]) 
);
defparam n5891_s9.INIT=16'h0130;
  LUT4 n5892_s6 (
    .F(n5892_9),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_address_16_15) 
);
defparam n5892_s6.INIT=16'h5300;
  LUT4 n5892_s7 (
    .F(n5892_10),
    .I0(n5892_20),
    .I1(n5892_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5892_s7.INIT=16'h0C0A;
  LUT4 n5892_s9 (
    .F(n5892_12),
    .I0(n5892_16),
    .I1(n5851_15),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5892_s9.INIT=16'hE80E;
  LUT4 n5892_s10 (
    .F(n5892_13),
    .I0(n5892_20),
    .I1(n6409_11),
    .I2(n6411_10),
    .I3(n5892_24) 
);
defparam n5892_s10.INIT=16'hBB0B;
  LUT4 n5893_s6 (
    .F(n5893_9),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_address_16_15) 
);
defparam n5893_s6.INIT=16'h5300;
  LUT4 n5893_s7 (
    .F(n5893_10),
    .I0(n5893_22),
    .I1(n5893_24),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5893_s7.INIT=16'hCA00;
  LUT4 n5893_s8 (
    .F(n5893_11),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_flush_state_2_11),
    .I3(n5853_21) 
);
defparam n5893_s8.INIT=16'h0503;
  LUT4 n5893_s9 (
    .F(n5893_12),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5893_s9.INIT=16'hAC00;
  LUT4 n5893_s10 (
    .F(n5893_13),
    .I0(n6409_11),
    .I1(n5893_20),
    .I2(n6188_8),
    .I3(n5893_22) 
);
defparam n5893_s10.INIT=16'hDD0D;
  LUT4 n5894_s6 (
    .F(n5894_9),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_address_16_15) 
);
defparam n5894_s6.INIT=16'h5300;
  LUT4 n5894_s7 (
    .F(n5894_10),
    .I0(n5894_20),
    .I1(n5894_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5894_s7.INIT=16'h030A;
  LUT4 n5894_s8 (
    .F(n5894_11),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_flush_state_2_11),
    .I3(n5853_21) 
);
defparam n5894_s8.INIT=16'h0503;
  LUT4 n5894_s9 (
    .F(n5894_12),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5894_s9.INIT=16'hAC00;
  LUT4 n5894_s10 (
    .F(n5894_13),
    .I0(n5894_20),
    .I1(n6409_11),
    .I2(n6411_10),
    .I3(n5894_24) 
);
defparam n5894_s10.INIT=16'hBB0B;
  LUT4 n5895_s5 (
    .F(n5895_8),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5853_21),
    .I3(n5853_11) 
);
defparam n5895_s5.INIT=16'hAC00;
  LUT4 n5895_s6 (
    .F(n5895_9),
    .I0(n5895_16),
    .I1(n6409_11),
    .I2(n6188_8),
    .I3(n5895_18) 
);
defparam n5895_s6.INIT=16'hBB0B;
  LUT4 n5895_s7 (
    .F(n5895_10),
    .I0(n5895_16),
    .I1(n5895_18),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5895_s7.INIT=16'h0C0A;
  LUT4 n5895_s8 (
    .F(n5895_11),
    .I0(n5895_20),
    .I1(n5885_9),
    .I2(n5895_14),
    .I3(n5866_34) 
);
defparam n5895_s8.INIT=16'h0700;
  LUT4 n5896_s5 (
    .F(n5896_8),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5851_22),
    .I3(n5885_9) 
);
defparam n5896_s5.INIT=16'h5300;
  LUT4 n5896_s6 (
    .F(n5896_9),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5855_14),
    .I3(ff_cache0_already_read_13) 
);
defparam n5896_s6.INIT=16'h5300;
  LUT4 n5896_s7 (
    .F(n5896_10),
    .I0(n5896_23),
    .I1(ff_cache2_already_read_12),
    .I2(n5896_21),
    .I3(ff_cache1_address_16_15) 
);
defparam n5896_s7.INIT=16'h7077;
  LUT4 n5896_s9 (
    .F(n5896_12),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5896_s9.INIT=16'hAC00;
  LUT4 n5896_s10 (
    .F(n5896_13),
    .I0(n5851_15),
    .I1(n5851_16),
    .I2(n5896_17),
    .I3(w_command_vram_wdata[1]) 
);
defparam n5896_s10.INIT=16'hFC8F;
  LUT4 n5896_s11 (
    .F(n5896_14),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5896_s11.INIT=16'hAC00;
  LUT4 n5897_s5 (
    .F(n5897_8),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5897_s5.INIT=16'hAC00;
  LUT4 n5897_s6 (
    .F(n5897_9),
    .I0(n6409_11),
    .I1(ff_cache0_data[0]),
    .I2(n5855_14),
    .I3(w_command_vram_wdata[0]) 
);
defparam n5897_s6.INIT=16'h8A7F;
  LUT4 n5897_s9 (
    .F(n5897_12),
    .I0(n5897_17),
    .I1(n5897_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5897_s9.INIT=16'h0A03;
  LUT4 n5897_s10 (
    .F(n5897_13),
    .I0(n5897_23),
    .I1(n5897_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5897_s10.INIT=16'hA300;
  LUT4 n5898_s11 (
    .F(n5898_14),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5898_s11.INIT=16'h5300;
  LUT4 n5898_s12 (
    .F(n5898_15),
    .I0(n5855_14),
    .I1(ff_cache1_address_16_14),
    .I2(ff_priority[0]),
    .I3(n5898_18) 
);
defparam n5898_s12.INIT=16'hCA00;
  LUT2 n5898_s13 (
    .F(n5898_16),
    .I0(ff_vram_wdata_31_11),
    .I1(n5867_29) 
);
defparam n5898_s13.INIT=4'h8;
  LUT4 n5898_s14 (
    .F(n5898_17),
    .I0(n5898_19),
    .I1(n5898_20),
    .I2(n5898_21),
    .I3(n5898_22) 
);
defparam n5898_s14.INIT=16'h0001;
  LUT4 n5898_s15 (
    .F(n5898_18),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5898_s15.INIT=16'h0503;
  LUT4 n5899_s10 (
    .F(n5899_13),
    .I0(ff_cache2_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5899_s10.INIT=16'hAC00;
  LUT4 n5899_s11 (
    .F(n5899_14),
    .I0(ff_cache3_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5899_s11.INIT=16'hAC00;
  LUT4 n5899_s12 (
    .F(n5899_15),
    .I0(ff_cache1_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5899_s12.INIT=16'hAC00;
  LUT4 n5899_s13 (
    .F(n5899_16),
    .I0(w_command_vram_wdata_mask[2]),
    .I1(n5851_15),
    .I2(n5851_16),
    .I3(n5899_20) 
);
defparam n5899_s13.INIT=16'h001F;
  LUT4 n5899_s14 (
    .F(n5899_17),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5899_s14.INIT=16'h5300;
  LUT4 n5899_s15 (
    .F(n5899_18),
    .I0(n5855_14),
    .I1(ff_cache1_address_16_14),
    .I2(ff_priority[0]),
    .I3(n5899_19) 
);
defparam n5899_s15.INIT=16'hCA00;
  LUT4 n5899_s16 (
    .F(n5899_19),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5899_s16.INIT=16'h0503;
  LUT4 n5900_s10 (
    .F(n5900_13),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5900_s10.INIT=16'hAC00;
  LUT4 n5900_s11 (
    .F(n5900_14),
    .I0(ff_cache3_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5900_s11.INIT=16'hAC00;
  LUT4 n5900_s12 (
    .F(n5900_15),
    .I0(ff_cache2_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5900_s12.INIT=16'hAC00;
  LUT4 n5900_s13 (
    .F(n5900_16),
    .I0(w_command_vram_wdata_mask[1]),
    .I1(n5851_15),
    .I2(n5851_16),
    .I3(n5900_20) 
);
defparam n5900_s13.INIT=16'h001F;
  LUT4 n5900_s14 (
    .F(n5900_17),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5900_s14.INIT=16'h5300;
  LUT4 n5900_s15 (
    .F(n5900_18),
    .I0(n5855_14),
    .I1(ff_cache1_address_16_14),
    .I2(ff_priority[0]),
    .I3(n5900_19) 
);
defparam n5900_s15.INIT=16'hCA00;
  LUT4 n5900_s16 (
    .F(n5900_19),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5900_s16.INIT=16'h0503;
  LUT4 n5901_s10 (
    .F(n5901_13),
    .I0(ff_cache3_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5901_s10.INIT=16'hAC00;
  LUT4 n5901_s11 (
    .F(n5901_14),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5901_s11.INIT=16'hAC00;
  LUT4 n5901_s12 (
    .F(n5901_15),
    .I0(w_command_vram_wdata_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5901_s12.INIT=16'hCA00;
  LUT4 n5901_s13 (
    .F(n5901_16),
    .I0(w_command_vram_wdata_mask[0]),
    .I1(n5851_15),
    .I2(n5851_16),
    .I3(n5901_20) 
);
defparam n5901_s13.INIT=16'h001F;
  LUT4 n5901_s14 (
    .F(n5901_17),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5901_s14.INIT=16'h5300;
  LUT4 n5901_s15 (
    .F(n5901_18),
    .I0(n5855_14),
    .I1(ff_cache1_address_16_14),
    .I2(ff_priority[0]),
    .I3(n5901_19) 
);
defparam n5901_s15.INIT=16'hCA00;
  LUT4 n5901_s16 (
    .F(n5901_19),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5901_s16.INIT=16'h0503;
  LUT2 ff_cache0_already_read_s9 (
    .F(ff_cache0_already_read_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache0_already_read_s9.INIT=4'h1;
  LUT2 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_14),
    .I0(ff_start),
    .I1(ff_cache2_data_en_14) 
);
defparam ff_cache0_already_read_s10.INIT=4'h4;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache2_already_read_s8.INIT=4'h4;
  LUT2 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_13),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s9.INIT=4'h8;
  LUT3 ff_cache3_already_read_s8 (
    .F(ff_cache3_already_read_12),
    .I0(ff_vram_wdata_31_14),
    .I1(ff_vram_wdata_31_11),
    .I2(n5284_7) 
);
defparam ff_cache3_already_read_s8.INIT=8'h07;
  LUT4 ff_cache_vram_rdata_en_s8 (
    .F(ff_cache_vram_rdata_en_11),
    .I0(ff_cache_vram_rdata_en_12),
    .I1(ff_cache_vram_rdata_en_13),
    .I2(ff_cache_vram_rdata_en_14),
    .I3(ff_cache_vram_rdata_en_17) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=16'h004F;
  LUT4 n6693_s8 (
    .F(n6693_14),
    .I0(ff_vram_wdata_31_11),
    .I1(ff_vram_wdata_31_14),
    .I2(ff_cache_vram_write),
    .I3(ff_cache_vram_rdata_en_11) 
);
defparam n6693_s8.INIT=16'h2120;
  LUT4 ff_vram_wdata_31_s8 (
    .F(ff_vram_wdata_31_11),
    .I0(w_cache2_hit),
    .I1(n1350_4),
    .I2(ff_cache3_data_mask_3_13),
    .I3(n5625_9) 
);
defparam ff_vram_wdata_31_s8.INIT=16'h0001;
  LUT4 ff_cache0_address_15_s7 (
    .F(ff_cache0_address_15_12),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_already_read_13),
    .I2(ff_vram_wdata_31_12),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s7.INIT=16'h7F00;
  LUT4 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(ff_cache1_address_16_15),
    .I1(ff_vram_wdata_31_12),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_16_s8.INIT=16'h8F00;
  LUT2 ff_cache1_address_16_s9 (
    .F(ff_cache1_address_16_14),
    .I0(ff_cache1_address_16_16),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache1_address_16_s9.INIT=4'h4;
  LUT2 ff_cache1_address_16_s10 (
    .F(ff_cache1_address_16_15),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam ff_cache1_address_16_s10.INIT=4'h4;
  LUT4 ff_cache2_address_16_s8 (
    .F(ff_cache2_address_16_13),
    .I0(ff_cache3_data_en),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache2_address_16_s8.INIT=16'h8F00;
  LUT4 ff_cache2_address_16_s9 (
    .F(ff_cache2_address_16_14),
    .I0(ff_cache_vram_write),
    .I1(n5851_14),
    .I2(ff_vram_wdata_31_11),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_address_16_s9.INIT=16'h4000;
  LUT4 ff_cache3_address_16_s8 (
    .F(ff_cache3_address_16_13),
    .I0(n5885_9),
    .I1(ff_cache3_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache3_address_16_s8.INIT=16'hB000;
  LUT4 ff_cache3_address_16_s9 (
    .F(ff_cache3_address_16_14),
    .I0(ff_cache_vram_write),
    .I1(n5851_22),
    .I2(ff_vram_wdata_31_11),
    .I3(n5885_9) 
);
defparam ff_cache3_address_16_s9.INIT=16'h4000;
  LUT4 ff_cache2_data_en_s7 (
    .F(ff_cache2_data_en_12),
    .I0(n5284_7),
    .I1(ff_cache2_already_read_13),
    .I2(ff_cache2_already_read_16),
    .I3(ff_cache3_already_read_12) 
);
defparam ff_cache2_data_en_s7.INIT=16'h00F4;
  LUT4 ff_cache0_data_mask_2_s10 (
    .F(ff_cache0_data_mask_2_15),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state_2_11),
    .I2(n6409_11),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache0_data_mask_2_s10.INIT=16'hF400;
  LUT4 ff_cache3_data_mask_3_s11 (
    .F(ff_cache3_data_mask_3_16),
    .I0(w_cache2_hit),
    .I1(ff_cache2_already_read_18),
    .I2(ff_cache3_address_16_14),
    .I3(n5284_7) 
);
defparam ff_cache3_data_mask_3_s11.INIT=16'h00F4;
  LUT4 ff_cache3_data_mask_3_s12 (
    .F(ff_cache3_data_mask_3_17),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state_2_11),
    .I2(n6411_10),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache3_data_mask_3_s12.INIT=16'hF400;
  LUT4 ff_cache1_data_mask_3_s11 (
    .F(ff_cache1_data_mask_3_16),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache1_data_31_21),
    .I2(ff_cache1_already_read_13),
    .I3(ff_flush_state_2_11) 
);
defparam ff_cache1_data_mask_3_s11.INIT=16'hF400;
  LUT4 ff_cache2_data_mask_3_s12 (
    .F(ff_cache2_data_mask_3_17),
    .I0(ff_cache2_already_read_18),
    .I1(ff_cache2_address_16_14),
    .I2(n5284_7),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_mask_3_s12.INIT=16'h00F1;
  LUT4 n6695_s8 (
    .F(n6695_13),
    .I0(n5851_21),
    .I1(n6695_14),
    .I2(ff_priority[1]),
    .I3(n6695_15) 
);
defparam n6695_s8.INIT=16'hAFC0;
  LUT4 n5850_s8 (
    .F(n5850_13),
    .I0(n5851_14),
    .I1(n5851_22),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam n5850_s8.INIT=16'h5F30;
  LUT4 n5851_s18 (
    .F(n5851_21),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5851_s18.INIT=16'h8000;
  LUT2 n5851_s19 (
    .F(n5851_22),
    .I0(n6695_14),
    .I1(ff_cache3_data_en) 
);
defparam n5851_s19.INIT=4'h4;
  LUT4 n5851_s20 (
    .F(n5851_23),
    .I0(n5851_14),
    .I1(n5851_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5851_s20.INIT=16'hCA00;
  LUT4 n5851_s21 (
    .F(n5851_24),
    .I0(n5855_14),
    .I1(ff_cache1_address_16_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5851_s21.INIT=16'h0C0A;
  LUT4 n5855_s15 (
    .F(n5855_18),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam n5855_s15.INIT=16'h8000;
  LUT4 n5867_s16 (
    .F(n5867_19),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5867_s16.INIT=16'hAC00;
  LUT4 n5868_s13 (
    .F(n5868_16),
    .I0(w_command_vram_wdata[29]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5868_s13.INIT=16'h5CFB;
  LUT4 n5869_s10 (
    .F(n5869_13),
    .I0(n6409_11),
    .I1(ff_cache0_data[28]),
    .I2(n5855_14),
    .I3(w_command_vram_wdata[28]) 
);
defparam n5869_s10.INIT=16'h8A7F;
  LUT4 n5870_s10 (
    .F(n5870_13),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5870_s10.INIT=16'hAC00;
  LUT4 n5870_s11 (
    .F(n5870_14),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5870_s11.INIT=16'hAC00;
  LUT4 n5870_s14 (
    .F(n5870_17),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5851_22),
    .I3(n5885_9) 
);
defparam n5870_s14.INIT=16'h5300;
  LUT4 n5874_s10 (
    .F(n5874_13),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache1_address_16_14),
    .I3(n5851_15) 
);
defparam n5874_s10.INIT=16'hAC33;
  LUT4 n5875_s10 (
    .F(n5875_13),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache1_address_16_14),
    .I3(n5851_15) 
);
defparam n5875_s10.INIT=16'hAC33;
  LUT4 n5876_s12 (
    .F(n5876_15),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache1_address_16_14),
    .I3(n5851_15) 
);
defparam n5876_s12.INIT=16'hAC33;
  LUT4 n5876_s13 (
    .F(n5876_16),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5876_s13.INIT=16'hAC00;
  LUT4 n5877_s11 (
    .F(n5877_14),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5877_s11.INIT=16'hAC00;
  LUT4 n5878_s12 (
    .F(n5878_15),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5878_s12.INIT=16'hAC00;
  LUT4 n5879_s13 (
    .F(n5879_16),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5879_s13.INIT=16'hAC00;
  LUT4 n5879_s14 (
    .F(n5879_17),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5879_s14.INIT=16'hAC00;
  LUT4 n5880_s12 (
    .F(n5880_15),
    .I0(n5851_15),
    .I1(ff_cache1_data[17]),
    .I2(ff_cache1_address_16_14),
    .I3(w_command_vram_wdata[17]) 
);
defparam n5880_s12.INIT=16'h8A7F;
  LUT4 n5881_s13 (
    .F(n5881_16),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5881_s13.INIT=16'hAC00;
  LUT4 n5882_s11 (
    .F(n5882_14),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5882_s11.INIT=16'hAC00;
  LUT4 n5882_s12 (
    .F(n5882_15),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5882_s12.INIT=16'hAC00;
  LUT4 n5883_s11 (
    .F(n5883_14),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5883_s11.INIT=16'hAC00;
  LUT4 n5883_s12 (
    .F(n5883_15),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5883_s12.INIT=16'hAC00;
  LUT4 n5884_s12 (
    .F(n5884_15),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5884_s12.INIT=16'hAC00;
  LUT4 n5885_s11 (
    .F(n5885_14),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_priority[0]),
    .I3(n5855_14) 
);
defparam n5885_s11.INIT=16'h0A0C;
  LUT4 n5885_s12 (
    .F(n5885_15),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_priority[0]) 
);
defparam n5885_s12.INIT=16'hAC00;
  LUT4 n5885_s13 (
    .F(n5885_16),
    .I0(w_command_vram_wdata[12]),
    .I1(n5851_15),
    .I2(ff_cache1_data[12]),
    .I3(n5851_16) 
);
defparam n5885_s13.INIT=16'hBF94;
  LUT4 n5889_s12 (
    .F(n5889_15),
    .I0(ff_cache0_data[8]),
    .I1(n5851_16),
    .I2(w_command_vram_wdata[8]),
    .I3(n6409_11) 
);
defparam n5889_s12.INIT=16'h15CF;
  LUT4 n5890_s10 (
    .F(n5890_13),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5890_s10.INIT=16'hAC00;
  LUT4 n5891_s12 (
    .F(n5891_15),
    .I0(n6411_10),
    .I1(ff_cache3_data[6]),
    .I2(n5851_22),
    .I3(w_command_vram_wdata[6]) 
);
defparam n5891_s12.INIT=16'h8A7F;
  LUT4 n5892_s13 (
    .F(n5892_16),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5851_15),
    .I3(ff_cache1_address_16_14) 
);
defparam n5892_s13.INIT=16'hACCC;
  LUT4 n5895_s11 (
    .F(n5895_14),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_address_16_15) 
);
defparam n5895_s11.INIT=16'h5300;
  LUT4 n5896_s14 (
    .F(n5896_17),
    .I0(n6409_11),
    .I1(ff_cache0_data[1]),
    .I2(n5855_14),
    .I3(w_command_vram_wdata[1]) 
);
defparam n5896_s14.INIT=16'h8A7F;
  LUT4 n5898_s16 (
    .F(n5898_19),
    .I0(ff_cache2_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5898_s16.INIT=16'hAC00;
  LUT4 n5898_s17 (
    .F(n5898_20),
    .I0(w_command_vram_wdata_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5898_s17.INIT=16'hCA00;
  LUT4 n5898_s18 (
    .F(n5898_21),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5898_s18.INIT=16'hAC00;
  LUT4 n5898_s19 (
    .F(n5898_22),
    .I0(ff_cache3_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5851_22),
    .I3(n6411_10) 
);
defparam n5898_s19.INIT=16'hAC00;
  LUT4 n5899_s17 (
    .F(n5899_20),
    .I0(ff_cache0_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5899_s17.INIT=16'hAC00;
  LUT4 n5900_s17 (
    .F(n5900_20),
    .I0(ff_cache0_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5855_14),
    .I3(n6409_11) 
);
defparam n5900_s17.INIT=16'hAC00;
  LUT4 n5901_s17 (
    .F(n5901_20),
    .I0(ff_cache2_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5851_14),
    .I3(n6188_8) 
);
defparam n5901_s17.INIT=16'hAC00;
  LUT4 ff_cache_vram_rdata_en_s9 (
    .F(ff_cache_vram_rdata_en_12),
    .I0(n592_9),
    .I1(ff_cache3_already_read),
    .I2(w_cache2_hit),
    .I3(ff_cache3_data_mask_3_13) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=16'h0D00;
  LUT4 ff_cache_vram_rdata_en_s10 (
    .F(ff_cache_vram_rdata_en_13),
    .I0(ff_cache2_already_read),
    .I1(n550_9),
    .I2(w_cache2_hit),
    .I3(n1350_4) 
);
defparam ff_cache_vram_rdata_en_s10.INIT=16'h004F;
  LUT4 ff_cache_vram_rdata_en_s11 (
    .F(ff_cache_vram_rdata_en_14),
    .I0(ff_cache1_already_read),
    .I1(n1350_4),
    .I2(n508_9),
    .I3(n5625_9) 
);
defparam ff_cache_vram_rdata_en_s11.INIT=16'h00BF;
  LUT2 ff_vram_wdata_31_s9 (
    .F(ff_vram_wdata_31_12),
    .I0(ff_cache2_data_en),
    .I1(ff_cache3_data_en) 
);
defparam ff_vram_wdata_31_s9.INIT=4'h8;
  LUT4 ff_cache1_address_16_s11 (
    .F(ff_cache1_address_16_16),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam ff_cache1_address_16_s11.INIT=16'h8000;
  LUT4 n6695_s9 (
    .F(n6695_14),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n6695_s9.INIT=16'h8000;
  LUT4 n6695_s10 (
    .F(n6695_15),
    .I0(n5855_18),
    .I1(ff_cache1_address_16_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6695_s10.INIT=16'h0CFA;
  LUT3 n5888_s15 (
    .F(n5888_19),
    .I0(ff_cache_vram_write),
    .I1(n118_9),
    .I2(ff_flush_state_2_11) 
);
defparam n5888_s15.INIT=8'h70;
  LUT4 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_14),
    .I0(ff_cache0_already_read_22),
    .I1(ff_cache3_address_16_16),
    .I2(ff_cache3_already_read_16),
    .I3(ff_cache3_already_read_12) 
);
defparam ff_cache3_already_read_s9.INIT=16'h00A8;
  LUT4 ff_vram_wdata_31_s10 (
    .F(ff_vram_wdata_31_14),
    .I0(ff_cache2_data_en),
    .I1(ff_cache3_data_en),
    .I2(ff_cache2_already_read_13),
    .I3(ff_cache_vram_write) 
);
defparam ff_vram_wdata_31_s10.INIT=16'h7F00;
  LUT4 ff_cache3_already_read_s10 (
    .F(ff_cache3_already_read_16),
    .I0(n5284_7),
    .I1(ff_cache2_data_en),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache3_already_read_s10.INIT=16'h4000;
  LUT4 n6188_s4 (
    .F(n6188_10),
    .I0(n6188_8),
    .I1(n6411_12),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6188_s4.INIT=16'h000E;
  LUT3 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_17),
    .I0(ff_start),
    .I1(ff_cache_flush_start),
    .I2(ff_vram_valid_9) 
);
defparam ff_vram_address_16_s12.INIT=8'h10;
  LUT4 ff_vram_address_16_s13 (
    .F(ff_vram_address_16_19),
    .I0(w_command_vram_valid),
    .I1(ff_vram_address_16_15),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_vram_address_16_s13.INIT=16'h0001;
  LUT4 ff_cache2_already_read_s11 (
    .F(ff_cache2_already_read_16),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache2_already_read_s11.INIT=16'h0800;
  LUT3 n5893_s14 (
    .F(n5893_18),
    .I0(n5893_20),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5893_s14.INIT=8'h02;
  LUT4 n5870_s15 (
    .F(n5870_19),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5870_25),
    .I3(n5870_17) 
);
defparam n5870_s15.INIT=16'h00FE;
  LUT4 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_16),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache0_already_read_s11.INIT=16'h0008;
  LUT4 ff_cache3_data_7_s7 (
    .F(ff_cache3_data_7_13),
    .I0(n5284_7),
    .I1(ff_cache3_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache2_data_7_s7 (
    .F(ff_cache2_data_7_13),
    .I0(n5284_7),
    .I1(ff_cache2_data_31_16),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache1_data_7_s7 (
    .F(ff_cache1_data_7_13),
    .I0(n5284_7),
    .I1(ff_cache1_data_31_23),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache0_data_7_s7 (
    .F(ff_cache0_data_7_13),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s7.INIT=16'h0004;
  LUT4 n5633_s5 (
    .F(n5633_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam n5633_s5.INIT=16'h0EFF;
  LUT4 n5638_s5 (
    .F(n5638_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam n5638_s5.INIT=16'h0EFF;
  LUT4 n5643_s4 (
    .F(n5643_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_data_mask_3_13),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam n5643_s4.INIT=16'h0EFF;
  LUT4 ff_cache3_data_15_s7 (
    .F(ff_cache3_data_15_13),
    .I0(n5284_7),
    .I1(ff_cache3_data_31_17),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_15_s7 (
    .F(ff_cache2_data_15_13),
    .I0(n5284_7),
    .I1(ff_cache2_data_31_16),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache2_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_15_s7 (
    .F(ff_cache1_data_15_13),
    .I0(n5284_7),
    .I1(ff_cache1_data_31_23),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache0_data_15_s7 (
    .F(ff_cache0_data_15_13),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_17),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s7.INIT=16'h0400;
  LUT4 n5632_s5 (
    .F(n5632_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam n5632_s5.INIT=16'h0BFF;
  LUT4 n5637_s5 (
    .F(n5637_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam n5637_s5.INIT=16'h0BFF;
  LUT4 n5642_s4 (
    .F(n5642_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache3_data_mask_3_13),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam n5642_s4.INIT=16'h0BFF;
  LUT4 ff_cache3_data_23_s7 (
    .F(ff_cache3_data_23_13),
    .I0(n5284_7),
    .I1(ff_cache3_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_23_s7 (
    .F(ff_cache2_data_23_13),
    .I0(n5284_7),
    .I1(ff_cache2_data_31_16),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_23_s7 (
    .F(ff_cache1_data_23_13),
    .I0(n5284_7),
    .I1(ff_cache1_data_31_23),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache0_data_23_s7 (
    .F(ff_cache0_data_23_13),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s7.INIT=16'h0400;
  LUT4 n5623_s4 (
    .F(n5623_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam n5623_s4.INIT=16'h0BFF;
  LUT4 n5631_s5 (
    .F(n5631_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam n5631_s5.INIT=16'h0BFF;
  LUT4 n5636_s5 (
    .F(n5636_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam n5636_s5.INIT=16'h0BFF;
  LUT4 n5641_s4 (
    .F(n5641_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_data_mask_3_13),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam n5641_s4.INIT=16'h0BFF;
  LUT4 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_15),
    .I0(n5284_7),
    .I1(ff_cache3_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_31_s9.INIT=16'h1000;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(n5284_7),
    .I1(ff_cache2_data_31_16),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_31_s8.INIT=16'h1000;
  LUT4 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_17),
    .I0(n5284_7),
    .I1(ff_cache1_data_31_23),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_31_s11.INIT=16'h1000;
  LUT4 ff_cache0_data_31_s9 (
    .F(ff_cache0_data_31_15),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s9.INIT=16'h4000;
  LUT4 n5622_s4 (
    .F(n5622_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam n5622_s4.INIT=16'h07FF;
  LUT4 n5630_s5 (
    .F(n5630_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam n5630_s5.INIT=16'h07FF;
  LUT4 n5635_s5 (
    .F(n5635_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam n5635_s5.INIT=16'h07FF;
  LUT4 n5640_s4 (
    .F(n5640_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_data_mask_3_13),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam n5640_s4.INIT=16'h07FF;
  LUT4 ff_cache1_already_read_s8 (
    .F(ff_cache1_already_read_13),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache1_already_read_s8.INIT=16'hBF00;
  LUT4 ff_cache1_data_31_s12 (
    .F(ff_cache1_data_31_19),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_data_31_s12.INIT=16'h0800;
  LUT3 ff_cache3_data_31_s10 (
    .F(ff_cache3_data_31_17),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_address_16_13) 
);
defparam ff_cache3_data_31_s10.INIT=8'h0B;
  LUT4 ff_cache2_data_31_s9 (
    .F(ff_cache2_data_31_16),
    .I0(ff_cache2_address_16_13),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s9.INIT=16'h0075;
  LUT4 ff_cache3_data_mask_3_s13 (
    .F(ff_cache3_data_mask_3_19),
    .I0(ff_cache3_address_16_13),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam ff_cache3_data_mask_3_s13.INIT=16'h7500;
  LUT4 ff_cache_vram_rdata_en_s13 (
    .F(ff_cache_vram_rdata_en_17),
    .I0(n466_9),
    .I1(ff_cache0_already_read),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache_vram_rdata_en_s13.INIT=16'h0D00;
  LUT4 ff_cache1_data_31_s13 (
    .F(ff_cache1_data_31_21),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n5284_7) 
);
defparam ff_cache1_data_31_s13.INIT=16'h004F;
  LUT4 ff_cache0_data_31_s10 (
    .F(ff_cache0_data_31_17),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache0_data_31_19),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s10.INIT=16'hF400;
  LUT4 ff_cache2_already_read_s12 (
    .F(ff_cache2_already_read_18),
    .I0(n1350_4),
    .I1(n18_3),
    .I2(ff_cache0_data_en),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache2_already_read_s12.INIT=16'h4500;
  LUT4 n6694_s5 (
    .F(n6694_12),
    .I0(n1350_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6694_s5.INIT=16'hB0BB;
  LUT3 n5022_s5 (
    .F(n5022_10),
    .I0(n5284_7),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam n5022_s5.INIT=8'h45;
  LUT4 ff_cache0_already_read_s13 (
    .F(ff_cache0_already_read_20),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache0_already_read_s13.INIT=16'hB0BB;
  LUT4 ff_cache2_data_mask_3_s14 (
    .F(ff_cache2_data_mask_3_21),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_mask_3_s14.INIT=16'h4000;
  LUT4 ff_cache2_data_mask_2_s9 (
    .F(ff_cache2_data_mask_2_16),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_mask_2_s9.INIT=16'h0400;
  LUT4 ff_cache2_data_mask_1_s9 (
    .F(ff_cache2_data_mask_1_16),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache2_data_mask_1_s9.INIT=16'h0400;
  LUT4 ff_cache2_data_mask_0_s9 (
    .F(ff_cache2_data_mask_0_16),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_mask_0_s9.INIT=16'h0004;
  LUT3 n5894_s14 (
    .F(n5894_18),
    .I0(n5894_24),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5894_s14.INIT=8'h80;
  LUT3 n5892_s14 (
    .F(n5892_18),
    .I0(n5892_24),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5892_s14.INIT=8'h80;
  LUT4 n5887_s13 (
    .F(n5887_17),
    .I0(n5887_27),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5866_34) 
);
defparam n5887_s13.INIT=16'hBF00;
  LUT3 n5878_s13 (
    .F(n5878_17),
    .I0(n5878_23),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5878_s13.INIT=8'h80;
  LUT4 n5877_s13 (
    .F(n5877_17),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5877_25),
    .I3(n5867_29) 
);
defparam n5877_s13.INIT=16'hF700;
  LUT4 n5872_s12 (
    .F(n5872_16),
    .I0(n5872_24),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5867_29) 
);
defparam n5872_s12.INIT=16'hBF00;
  LUT3 n5869_s13 (
    .F(n5869_17),
    .I0(n5869_23),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5869_s13.INIT=8'h80;
  LUT4 ff_cache3_address_16_s10 (
    .F(ff_cache3_address_16_16),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache3_address_16_s10.INIT=16'h8000;
  LUT4 n6693_s10 (
    .F(n6693_18),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6693_s10.INIT=16'hB0BB;
  LUT4 ff_cache0_data_31_s11 (
    .F(ff_cache0_data_31_19),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache0_address_15_12),
    .I3(ff_cache0_already_read_20) 
);
defparam ff_cache0_data_31_s11.INIT=16'h0B00;
  LUT4 ff_cache1_data_mask_3_s12 (
    .F(ff_cache1_data_mask_3_18),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam ff_cache1_data_mask_3_s12.INIT=16'h0B00;
  LUT4 ff_cache1_data_31_s14 (
    .F(ff_cache1_data_31_23),
    .I0(ff_cache1_address_16_13),
    .I1(ff_cache0_already_read_20),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s14.INIT=16'h7077;
  LUT4 ff_cache1_data_mask_3_s13 (
    .F(ff_cache1_data_mask_3_20),
    .I0(ff_cache0_already_read_20),
    .I1(n35_3),
    .I2(ff_cache1_data_en),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam ff_cache1_data_mask_3_s13.INIT=16'h7500;
  LUT4 n5022_s7 (
    .F(n1357_5),
    .I0(n518_9),
    .I1(n1217_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5022_s7.INIT=16'hCACC;
  LUT4 n5021_s6 (
    .F(n1356_5),
    .I0(n517_9),
    .I1(n1216_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5021_s6.INIT=16'hCACC;
  LUT4 n5020_s6 (
    .F(n1355_5),
    .I0(n516_9),
    .I1(n1215_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5020_s6.INIT=16'hCACC;
  LUT4 n5019_s6 (
    .F(n1354_5),
    .I0(n515_9),
    .I1(n1214_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5019_s6.INIT=16'hCACC;
  LUT4 n5018_s6 (
    .F(n1353_5),
    .I0(n514_9),
    .I1(n1213_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5018_s6.INIT=16'hCACC;
  LUT4 n5017_s6 (
    .F(n1352_5),
    .I0(n513_9),
    .I1(n1212_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5017_s6.INIT=16'hCACC;
  LUT4 n5016_s6 (
    .F(n1351_5),
    .I0(n512_9),
    .I1(n1211_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5016_s6.INIT=16'hCACC;
  LUT4 n5015_s8 (
    .F(n1350_6),
    .I0(n511_9),
    .I1(n1210_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5015_s8.INIT=16'hCACC;
  LUT4 n5887_s14 (
    .F(n5887_19),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[10]),
    .I3(n5867_7) 
);
defparam n5887_s14.INIT=16'h006F;
  LUT4 n5886_s14 (
    .F(n5886_18),
    .I0(n5851_15),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5886_s14.INIT=16'hE00E;
  LUT4 n5864_s14 (
    .F(n5864_18),
    .I0(n5851_15),
    .I1(w_command_vram_address[3]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5864_s14.INIT=16'hE00E;
  LUT4 n5860_s14 (
    .F(n5860_18),
    .I0(n5851_15),
    .I1(w_command_vram_address[7]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5860_s14.INIT=16'hE00E;
  LUT4 n5859_s14 (
    .F(n5859_18),
    .I0(n5851_15),
    .I1(w_command_vram_address[8]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5859_s14.INIT=16'hE00E;
  LUT4 n5858_s14 (
    .F(n5858_18),
    .I0(n5851_15),
    .I1(w_command_vram_address[9]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5858_s14.INIT=16'hE00E;
  LUT4 n5855_s16 (
    .F(n5855_20),
    .I0(n5851_15),
    .I1(w_command_vram_address[12]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5855_s16.INIT=16'hE00E;
  LUT4 n5854_s14 (
    .F(n5854_18),
    .I0(n5851_15),
    .I1(w_command_vram_address[13]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5854_s14.INIT=16'hE00E;
  LUT4 n5852_s14 (
    .F(n5852_18),
    .I0(n5851_15),
    .I1(w_command_vram_address[15]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5852_s14.INIT=16'hE00E;
  LUT4 n5851_s22 (
    .F(n5851_26),
    .I0(n5851_15),
    .I1(w_command_vram_address[16]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5851_s22.INIT=16'hE00E;
  LUT3 n5879_s15 (
    .F(n5879_19),
    .I0(w_command_vram_wdata[18]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5879_s15.INIT=8'h54;
  LUT3 n6411_s6 (
    .F(n6411_12),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s6.INIT=8'h02;
  LUT3 ff_flush_state_2_s5 (
    .F(ff_flush_state_2_11),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam ff_flush_state_2_s5.INIT=8'h01;
  LUT3 n5866_s16 (
    .F(n5866_20),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5866_s16.INIT=8'h15;
  LUT4 ff_cache2_data_en_s8 (
    .F(ff_cache2_data_en_14),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam ff_cache2_data_en_s8.INIT=16'h0111;
  LUT3 ff_vram_wdata_31_s11 (
    .F(ff_vram_wdata_31_16),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(ff_flush_state_2_11) 
);
defparam ff_vram_wdata_31_s11.INIT=8'h70;
  LUT3 n5870_s16 (
    .F(n5870_21),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(ff_flush_state_2_11) 
);
defparam n5870_s16.INIT=8'h07;
  LUT4 n5896_s15 (
    .F(n5896_19),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(n5896_23) 
);
defparam n5896_s15.INIT=16'h0040;
  LUT4 n5866_s17 (
    .F(n5866_22),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(n5866_28) 
);
defparam n5866_s17.INIT=16'h0040;
  LUT4 n5853_s16 (
    .F(n5853_21),
    .I0(ff_cache1_address_16_16),
    .I1(ff_cache1_data_en),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5853_s16.INIT=16'h0004;
  LUT4 n5896_s16 (
    .F(n5896_21),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5896_s16.INIT=16'hCACC;
  LUT4 n5891_s13 (
    .F(n5891_17),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5891_s13.INIT=16'h3533;
  LUT4 n5889_s13 (
    .F(n5889_17),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5889_s13.INIT=16'h3533;
  LUT4 n5888_s16 (
    .F(n5888_21),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5888_s16.INIT=16'h3533;
  LUT4 n5887_s15 (
    .F(n5887_21),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5887_s15.INIT=16'h3533;
  LUT4 n5886_s15 (
    .F(n5886_20),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5886_s15.INIT=16'h3533;
  LUT4 n5884_s13 (
    .F(n5884_17),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5884_s13.INIT=16'h3533;
  LUT4 n5883_s13 (
    .F(n5883_17),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5883_s13.INIT=16'h3533;
  LUT4 n5882_s13 (
    .F(n5882_17),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5882_s13.INIT=16'h3533;
  LUT4 n5881_s14 (
    .F(n5881_18),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5881_s14.INIT=16'h3533;
  LUT4 n5878_s14 (
    .F(n5878_19),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5878_s14.INIT=16'h3533;
  LUT4 n5873_s13 (
    .F(n5873_17),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5873_s13.INIT=16'h3533;
  LUT4 n5872_s13 (
    .F(n5872_18),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5872_s13.INIT=16'h3533;
  LUT4 n5870_s17 (
    .F(n5870_23),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5870_s17.INIT=16'h3533;
  LUT4 n5869_s14 (
    .F(n5869_19),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5869_s14.INIT=16'h3533;
  LUT4 n5868_s14 (
    .F(n5868_18),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5868_s14.INIT=16'h3533;
  LUT4 n5867_s17 (
    .F(n5867_21),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5867_s17.INIT=16'h3533;
  LUT4 n5866_s18 (
    .F(n5866_24),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5866_s18.INIT=16'h3533;
  LUT4 n5850_s9 (
    .F(n5850_15),
    .I0(ff_cache1_address_16_16),
    .I1(ff_cache1_data_en),
    .I2(n5855_14),
    .I3(ff_flush_state[0]) 
);
defparam n5850_s9.INIT=16'h0FBB;
  LUT4 n5897_s13 (
    .F(n5897_17),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5897_s13.INIT=16'h3533;
  LUT4 n5890_s13 (
    .F(n5890_17),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5890_s13.INIT=16'h3533;
  LUT4 n5877_s14 (
    .F(n5877_19),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5877_s14.INIT=16'h3533;
  LUT4 n5897_s14 (
    .F(n5897_19),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5897_s14.INIT=16'hCACC;
  LUT4 n5895_s12 (
    .F(n5895_16),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5895_s12.INIT=16'h3533;
  LUT4 n5894_s15 (
    .F(n5894_20),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5894_s15.INIT=16'h3533;
  LUT4 n5893_s15 (
    .F(n5893_20),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5893_s15.INIT=16'h3533;
  LUT4 n5892_s15 (
    .F(n5892_20),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5892_s15.INIT=16'h3533;
  LUT4 n5891_s14 (
    .F(n5891_19),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5891_s14.INIT=16'h3533;
  LUT4 n5890_s14 (
    .F(n5890_19),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5890_s14.INIT=16'h3533;
  LUT4 n5888_s17 (
    .F(n5888_23),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5888_s17.INIT=16'h3533;
  LUT4 n5887_s16 (
    .F(n5887_23),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5887_s16.INIT=16'h3533;
  LUT4 n5884_s14 (
    .F(n5884_19),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5884_s14.INIT=16'h3533;
  LUT4 n5883_s14 (
    .F(n5883_19),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5883_s14.INIT=16'h3533;
  LUT4 n5882_s14 (
    .F(n5882_19),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5882_s14.INIT=16'h3533;
  LUT4 n5880_s13 (
    .F(n5880_17),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5880_s13.INIT=16'h3533;
  LUT4 n5879_s16 (
    .F(n5879_21),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5879_s16.INIT=16'h3533;
  LUT4 n5877_s15 (
    .F(n5877_21),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5877_s15.INIT=16'h3533;
  LUT4 n5876_s14 (
    .F(n5876_18),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5876_s14.INIT=16'h3533;
  LUT4 n5873_s14 (
    .F(n5873_19),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5873_s14.INIT=16'h3533;
  LUT4 n5871_s13 (
    .F(n5871_17),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5871_s13.INIT=16'h3533;
  LUT4 n5870_s18 (
    .F(n5870_25),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5870_s18.INIT=16'hCACC;
  LUT4 n5866_s19 (
    .F(n5866_26),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5866_s19.INIT=16'h3533;
  LUT4 n5881_s15 (
    .F(n5881_20),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5881_s15.INIT=16'h3533;
  LUT4 n5875_s13 (
    .F(n5875_17),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5875_s13.INIT=16'h3533;
  LUT4 n5874_s13 (
    .F(n5874_17),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5874_s13.INIT=16'h3533;
  LUT4 n5872_s14 (
    .F(n5872_20),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5872_s14.INIT=16'h3533;
  LUT4 n5868_s15 (
    .F(n5868_20),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5855_18),
    .I3(ff_cache0_data_en) 
);
defparam n5868_s15.INIT=16'h3533;
  LUT4 n5897_s15 (
    .F(n5897_21),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5897_s15.INIT=16'hCACC;
  LUT4 n5896_s17 (
    .F(n5896_23),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5896_s17.INIT=16'h3533;
  LUT4 n5895_s13 (
    .F(n5895_18),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5895_s13.INIT=16'h3533;
  LUT4 n5894_s16 (
    .F(n5894_22),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5894_s16.INIT=16'hCACC;
  LUT4 n5893_s16 (
    .F(n5893_22),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5893_s16.INIT=16'h3533;
  LUT4 n5889_s14 (
    .F(n5889_19),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5889_s14.INIT=16'h3533;
  LUT4 n5888_s18 (
    .F(n5888_25),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5888_s18.INIT=16'h3533;
  LUT4 n5885_s14 (
    .F(n5885_18),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5885_s14.INIT=16'h3533;
  LUT4 n5881_s16 (
    .F(n5881_22),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5881_s16.INIT=16'h3533;
  LUT4 n5879_s17 (
    .F(n5879_23),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5879_s17.INIT=16'h3533;
  LUT4 n5875_s14 (
    .F(n5875_19),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5875_s14.INIT=16'h3533;
  LUT4 n5874_s14 (
    .F(n5874_19),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5874_s14.INIT=16'h3533;
  LUT4 n5871_s14 (
    .F(n5871_19),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5871_s14.INIT=16'h3533;
  LUT4 n5870_s19 (
    .F(n5870_27),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5870_s19.INIT=16'hCACC;
  LUT4 n5868_s16 (
    .F(n5868_22),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5868_s16.INIT=16'h3533;
  LUT4 n5867_s18 (
    .F(n5867_23),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5867_s18.INIT=16'h3533;
  LUT4 n5866_s20 (
    .F(n5866_28),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5866_s20.INIT=16'h3533;
  LUT4 n5898_s20 (
    .F(n5898_24),
    .I0(n5851_21),
    .I1(ff_cache2_data_en),
    .I2(n5851_22),
    .I3(ff_priority[0]) 
);
defparam n5898_s20.INIT=16'h0FBB;
  LUT4 n5892_s16 (
    .F(n5892_22),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5892_s16.INIT=16'h3533;
  LUT4 n5887_s17 (
    .F(n5887_25),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5887_s17.INIT=16'h3533;
  LUT4 n5880_s14 (
    .F(n5880_19),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5880_s14.INIT=16'h3533;
  LUT4 n5878_s15 (
    .F(n5878_21),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5878_s15.INIT=16'h3533;
  LUT4 n5877_s16 (
    .F(n5877_23),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5877_s16.INIT=16'h3533;
  LUT4 n5872_s15 (
    .F(n5872_22),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5872_s15.INIT=16'h3533;
  LUT4 n5869_s15 (
    .F(n5869_21),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5869_s15.INIT=16'h3533;
  LUT4 n5894_s17 (
    .F(n5894_24),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n6695_14),
    .I3(ff_cache3_data_en) 
);
defparam n5894_s17.INIT=16'h3533;
  LUT4 n5893_s17 (
    .F(n5893_24),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n6695_14),
    .I3(ff_cache3_data_en) 
);
defparam n5893_s17.INIT=16'h3533;
  LUT4 n5892_s17 (
    .F(n5892_24),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n6695_14),
    .I3(ff_cache3_data_en) 
);
defparam n5892_s17.INIT=16'h3533;
  LUT4 n5890_s15 (
    .F(n5890_21),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n6695_14),
    .I3(ff_cache3_data_en) 
);
defparam n5890_s15.INIT=16'h3533;
  LUT4 n5888_s19 (
    .F(n5888_27),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n6695_14),
    .I3(ff_cache3_data_en) 
);
defparam n5888_s19.INIT=16'hCACC;
  LUT4 n5887_s18 (
    .F(n5887_27),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n6695_14),
    .I3(ff_cache3_data_en) 
);
defparam n5887_s18.INIT=16'h3533;
  LUT4 n5886_s16 (
    .F(n5886_22),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n6695_14),
    .I3(ff_cache3_data_en) 
);
defparam n5886_s16.INIT=16'h3533;
  LUT4 n5880_s15 (
    .F(n5880_21),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n6695_14),
    .I3(ff_cache3_data_en) 
);
defparam n5880_s15.INIT=16'h3533;
  LUT4 n5878_s16 (
    .F(n5878_23),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n6695_14),
    .I3(ff_cache3_data_en) 
);
defparam n5878_s16.INIT=16'h3533;
  LUT4 n5877_s17 (
    .F(n5877_25),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n6695_14),
    .I3(ff_cache3_data_en) 
);
defparam n5877_s17.INIT=16'h3533;
  LUT4 n5875_s15 (
    .F(n5875_21),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n6695_14),
    .I3(ff_cache3_data_en) 
);
defparam n5875_s15.INIT=16'h3533;
  LUT4 n5874_s15 (
    .F(n5874_21),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n6695_14),
    .I3(ff_cache3_data_en) 
);
defparam n5874_s15.INIT=16'h3533;
  LUT4 n5873_s15 (
    .F(n5873_21),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n6695_14),
    .I3(ff_cache3_data_en) 
);
defparam n5873_s15.INIT=16'h3533;
  LUT4 n5872_s16 (
    .F(n5872_24),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n6695_14),
    .I3(ff_cache3_data_en) 
);
defparam n5872_s16.INIT=16'h3533;
  LUT4 n5869_s16 (
    .F(n5869_23),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n6695_14),
    .I3(ff_cache3_data_en) 
);
defparam n5869_s16.INIT=16'h3533;
  LUT4 n5868_s17 (
    .F(n5868_24),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n6695_14),
    .I3(ff_cache3_data_en) 
);
defparam n5868_s17.INIT=16'h3533;
  LUT4 n5866_s21 (
    .F(n5866_30),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n6695_14),
    .I3(ff_cache3_data_en) 
);
defparam n5866_s21.INIT=16'h3533;
  LUT4 n5897_s16 (
    .F(n5897_23),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n6695_14),
    .I3(ff_cache3_data_en) 
);
defparam n5897_s16.INIT=16'h3533;
  LUT4 n5895_s14 (
    .F(n5895_20),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n6695_14),
    .I3(ff_cache3_data_en) 
);
defparam n5895_s14.INIT=16'h3533;
  LUT4 n5885_s15 (
    .F(n5885_20),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n6695_14),
    .I3(ff_cache3_data_en) 
);
defparam n5885_s15.INIT=16'h3533;
  LUT4 n5876_s15 (
    .F(n5876_20),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n6695_14),
    .I3(ff_cache3_data_en) 
);
defparam n5876_s15.INIT=16'h3533;
  LUT4 ff_busy_s5 (
    .F(ff_busy_11),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_busy_s5.INIT=16'h0100;
  LUT4 n5867_s19 (
    .F(n5867_25),
    .I0(n97_6),
    .I1(n97_7),
    .I2(ff_priority[1]),
    .I3(n5866_32) 
);
defparam n5867_s19.INIT=16'h3500;
  LUT4 n5871_s15 (
    .F(n5871_21),
    .I0(n101_6),
    .I1(n101_7),
    .I2(ff_priority[1]),
    .I3(n5866_32) 
);
defparam n5871_s15.INIT=16'h3500;
  LUT4 n5876_s16 (
    .F(n5876_22),
    .I0(n106_6),
    .I1(n106_7),
    .I2(ff_priority[1]),
    .I3(n5866_32) 
);
defparam n5876_s16.INIT=16'h3500;
  LUT4 n5879_s18 (
    .F(n5879_25),
    .I0(n109_6),
    .I1(n109_7),
    .I2(ff_priority[1]),
    .I3(n5866_32) 
);
defparam n5879_s18.INIT=16'h3500;
  LUT4 n5881_s17 (
    .F(n5881_24),
    .I0(n111_6),
    .I1(n111_7),
    .I2(ff_priority[1]),
    .I3(n5866_32) 
);
defparam n5881_s17.INIT=16'h3500;
  LUT4 n5886_s17 (
    .F(n5886_24),
    .I0(n116_6),
    .I1(n116_7),
    .I2(ff_priority[1]),
    .I3(n5866_32) 
);
defparam n5886_s17.INIT=16'h3500;
  LUT4 n5892_s18 (
    .F(n5892_26),
    .I0(n122_6),
    .I1(n122_7),
    .I2(ff_priority[1]),
    .I3(n5866_32) 
);
defparam n5892_s18.INIT=16'h3500;
  LUT4 n5893_s18 (
    .F(n5893_26),
    .I0(n123_6),
    .I1(n123_7),
    .I2(ff_priority[1]),
    .I3(n5866_32) 
);
defparam n5893_s18.INIT=16'h3500;
  LUT4 n5894_s18 (
    .F(n5894_26),
    .I0(n124_6),
    .I1(n124_7),
    .I2(ff_priority[1]),
    .I3(n5866_32) 
);
defparam n5894_s18.INIT=16'h3500;
  LUT4 n5896_s18 (
    .F(n5896_25),
    .I0(n126_6),
    .I1(n126_7),
    .I2(ff_priority[1]),
    .I3(n5866_32) 
);
defparam n5896_s18.INIT=16'h3500;
  LUT4 ff_cache0_already_read_s14 (
    .F(ff_cache0_already_read_22),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state_2_11),
    .I2(ff_start),
    .I3(ff_cache2_data_en_14) 
);
defparam ff_cache0_already_read_s14.INIT=16'h0400;
  LUT4 ff_cache_vram_rdata_en_s14 (
    .F(ff_cache_vram_rdata_en_19),
    .I0(w_command_vram_valid),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(ff_flush_state_2_11) 
);
defparam ff_cache_vram_rdata_en_s14.INIT=16'h1500;
  LUT4 n5866_s22 (
    .F(n5866_32),
    .I0(n5870_21),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5866_s22.INIT=16'h5444;
  LUT4 n5866_s23 (
    .F(n5866_34),
    .I0(ff_flush_state_2_11),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5866_s23.INIT=16'h0222;
  LUT4 n5867_s20 (
    .F(n5867_27),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(n5867_21) 
);
defparam n5867_s20.INIT=16'h0002;
  LUT4 n6692_s5 (
    .F(n6692_11),
    .I0(ff_start),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n6692_s5.INIT=16'h0001;
  LUT4 ff_cache0_data_en_s7 (
    .F(ff_cache0_data_en_13),
    .I0(ff_cache0_already_read_16),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam ff_cache0_data_en_s7.INIT=16'h0001;
  LUT4 ff_cache2_data_en_s9 (
    .F(ff_cache2_data_en_16),
    .I0(ff_cache2_data_en_12),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam ff_cache2_data_en_s9.INIT=16'h0001;
  LUT4 n5850_s10 (
    .F(n5850_17),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(n5851_20) 
);
defparam n5850_s10.INIT=16'h0100;
  LUT4 n5625_s6 (
    .F(n5625_12),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5625_s6.INIT=16'h0002;
  LUT4 n5867_s21 (
    .F(n5867_29),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5867_s21.INIT=16'h0001;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5623_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5624_8),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5625_8),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5630_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5631_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5632_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5633_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5635_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5636_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5637_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5638_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5640_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5641_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5642_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5643_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5851_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5852_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5853_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5854_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5855_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5856_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5857_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5858_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5859_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5860_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5861_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5862_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5863_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5864_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5865_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5850_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5866_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5867_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5868_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5869_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5870_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5871_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5872_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5873_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5874_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5875_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5876_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5877_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5878_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5879_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5880_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5881_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5882_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5883_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5884_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n5885_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n5886_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n5887_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n5888_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n5889_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n5890_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n5891_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n5892_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n5893_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n5894_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n5895_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n5896_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n5897_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n5898_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n5899_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n5900_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n5901_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5015_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5016_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5017_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5018_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5019_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5020_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5021_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5022_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_en_s0 (
    .Q(w_cache_vram_rdata_en),
    .D(n5023_8),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5622_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6409_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6188_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6411_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6693_10),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6694_9),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6695_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6697_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n81_s5 (
    .O(n81_9),
    .I0(n81_6),
    .I1(n81_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n82_s5 (
    .O(n82_9),
    .I0(n82_6),
    .I1(n82_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n83_s5 (
    .O(n83_9),
    .I0(n83_6),
    .I1(n83_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n84_s5 (
    .O(n84_9),
    .I0(n84_6),
    .I1(n84_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n466_s5 (
    .O(n466_9),
    .I0(n466_6),
    .I1(n466_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n469_s5 (
    .O(n469_9),
    .I0(n469_6),
    .I1(n469_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n470_s5 (
    .O(n470_9),
    .I0(n470_6),
    .I1(n470_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n471_s5 (
    .O(n471_9),
    .I0(n471_6),
    .I1(n471_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n472_s5 (
    .O(n472_9),
    .I0(n472_6),
    .I1(n472_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n473_s5 (
    .O(n473_9),
    .I0(n473_6),
    .I1(n473_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n474_s5 (
    .O(n474_9),
    .I0(n474_6),
    .I1(n474_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n475_s5 (
    .O(n475_9),
    .I0(n475_6),
    .I1(n475_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n508_s5 (
    .O(n508_9),
    .I0(n508_6),
    .I1(n508_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n511_s5 (
    .O(n511_9),
    .I0(n511_6),
    .I1(n511_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n512_s5 (
    .O(n512_9),
    .I0(n512_6),
    .I1(n512_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n513_s5 (
    .O(n513_9),
    .I0(n513_6),
    .I1(n513_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n514_s5 (
    .O(n514_9),
    .I0(n514_6),
    .I1(n514_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n515_s5 (
    .O(n515_9),
    .I0(n515_6),
    .I1(n515_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n516_s5 (
    .O(n516_9),
    .I0(n516_6),
    .I1(n516_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n517_s5 (
    .O(n517_9),
    .I0(n517_6),
    .I1(n517_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n518_s5 (
    .O(n518_9),
    .I0(n518_6),
    .I1(n518_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n550_s5 (
    .O(n550_9),
    .I0(n550_6),
    .I1(n550_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s2 (
    .O(n553_9),
    .I0(n553_6),
    .I1(n553_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s2 (
    .O(n554_9),
    .I0(n554_6),
    .I1(n554_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s2 (
    .O(n555_9),
    .I0(n555_6),
    .I1(n555_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s2 (
    .O(n556_9),
    .I0(n556_6),
    .I1(n556_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s2 (
    .O(n557_9),
    .I0(n557_6),
    .I1(n557_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s2 (
    .O(n558_9),
    .I0(n558_6),
    .I1(n558_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s2 (
    .O(n559_9),
    .I0(n559_6),
    .I1(n559_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s2 (
    .O(n560_9),
    .I0(n560_6),
    .I1(n560_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n592_s5 (
    .O(n592_9),
    .I0(n592_6),
    .I1(n592_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s1 (
    .O(n595_9),
    .I0(n595_6),
    .I1(n595_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s1 (
    .O(n596_9),
    .I0(n596_6),
    .I1(n596_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s1 (
    .O(n597_9),
    .I0(n597_6),
    .I1(n597_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s1 (
    .O(n598_9),
    .I0(n598_6),
    .I1(n598_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s1 (
    .O(n599_9),
    .I0(n599_6),
    .I1(n599_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s1 (
    .O(n600_9),
    .I0(n600_6),
    .I1(n600_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s1 (
    .O(n601_9),
    .I0(n601_6),
    .I1(n601_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s1 (
    .O(n602_9),
    .I0(n602_6),
    .I1(n602_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4780_s5 (
    .O(n4780_9),
    .I0(n4780_6),
    .I1(n4780_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4781_s5 (
    .O(n4781_9),
    .I0(n4781_6),
    .I1(n4781_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4782_s5 (
    .O(n4782_9),
    .I0(n4782_6),
    .I1(n4782_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4783_s5 (
    .O(n4783_9),
    .I0(n4783_6),
    .I1(n4783_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4784_s5 (
    .O(n4784_9),
    .I0(n4784_6),
    .I1(n4784_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4785_s5 (
    .O(n4785_9),
    .I0(n4785_6),
    .I1(n4785_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4786_s5 (
    .O(n4786_9),
    .I0(n4786_6),
    .I1(n4786_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4787_s5 (
    .O(n4787_9),
    .I0(n4787_6),
    .I1(n4787_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1210_s0 (
    .O(n1210_3),
    .I0(n595_9),
    .I1(n553_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1211_s0 (
    .O(n1211_3),
    .I0(n596_9),
    .I1(n554_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1212_s0 (
    .O(n1212_3),
    .I0(n597_9),
    .I1(n555_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1213_s0 (
    .O(n1213_3),
    .I0(n598_9),
    .I1(n556_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1214_s0 (
    .O(n1214_3),
    .I0(n599_9),
    .I1(n557_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1215_s0 (
    .O(n1215_3),
    .I0(n600_9),
    .I1(n558_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1216_s0 (
    .O(n1216_3),
    .I0(n601_9),
    .I1(n559_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1217_s0 (
    .O(n1217_3),
    .I0(n602_9),
    .I1(n560_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5015_s4 (
    .O(n5015_6),
    .I0(n5015_8),
    .I1(n1350_6),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5016_s3 (
    .O(n5016_5),
    .I0(n5016_7),
    .I1(n1351_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5017_s3 (
    .O(n5017_5),
    .I0(n5017_7),
    .I1(n1352_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5018_s3 (
    .O(n5018_5),
    .I0(n5018_7),
    .I1(n1353_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5019_s3 (
    .O(n5019_5),
    .I0(n5019_7),
    .I1(n1354_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5020_s3 (
    .O(n5020_5),
    .I0(n5020_7),
    .I1(n1355_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5021_s3 (
    .O(n5021_5),
    .I0(n5021_7),
    .I1(n1356_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5022_s3 (
    .O(n5022_5),
    .I0(n5022_7),
    .I1(n1357_5),
    .S0(n5022_10) 
);
  INV n5023_s3 (
    .O(n5023_8),
    .I(w_cache_vram_rdata_en) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n1656_4,
  n1646_4,
  w_register_write,
  n1680_4,
  n551_30,
  ff_reset_n2_1,
  ff_next_vram1_3_13,
  n1471_30,
  n744_19,
  n831_34,
  n2015_6,
  n1471_33,
  n1490_5,
  ff_port1,
  ff_busy,
  ff_bus_write,
  ff_bus_valid,
  w_command_vram_rdata_en,
  n369_8,
  w_pulse1,
  ff_vram_wdata_mask_3_7,
  w_register_data,
  w_register_num,
  reg_screen_mode,
  ff_status_register_pointer,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_transfer_ready,
  w_status_command_execute,
  w_status_border_detect,
  w_next_0_4,
  ff_transfer_ready_8,
  ff_transfer_ready_17,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_border_position,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n1656_4;
input n1646_4;
input w_register_write;
input n1680_4;
input n551_30;
input ff_reset_n2_1;
input ff_next_vram1_3_13;
input n1471_30;
input n744_19;
input n831_34;
input n2015_6;
input n1471_33;
input n1490_5;
input ff_port1;
input ff_busy;
input ff_bus_write;
input ff_bus_valid;
input w_command_vram_rdata_en;
input n369_8;
input w_pulse1;
input ff_vram_wdata_mask_3_7;
input [7:0] w_register_data;
input [5:0] w_register_num;
input [4:2] reg_screen_mode;
input [3:0] ff_status_register_pointer;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_transfer_ready;
output w_status_command_execute;
output w_status_border_detect;
output w_next_0_4;
output ff_transfer_ready_8;
output ff_transfer_ready_17;
output w_command_vram_write;
output w_command_vram_valid;
output [8:0] w_status_border_position;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire n1462_6;
wire n1462_7;
wire n1463_6;
wire n1463_7;
wire n2491_3;
wire n317_3;
wire n318_3;
wire n319_3;
wire n320_3;
wire n321_3;
wire n322_3;
wire n323_3;
wire n324_3;
wire n325_3;
wire n359_3;
wire n367_3;
wire n403_3;
wire n404_3;
wire n405_3;
wire n406_3;
wire n407_3;
wire n408_3;
wire n409_3;
wire n410_3;
wire n411_3;
wire n412_3;
wire n2575_3;
wire n2576_3;
wire n604_6;
wire n605_6;
wire n606_6;
wire n607_6;
wire n608_6;
wire n609_6;
wire n610_6;
wire n611_6;
wire n612_6;
wire n639_3;
wire n647_3;
wire n718_3;
wire n719_3;
wire n720_3;
wire n721_3;
wire n722_3;
wire n723_3;
wire n724_3;
wire n725_3;
wire n726_3;
wire n727_3;
wire n2708_3;
wire n1036_3;
wire n1037_3;
wire n1038_3;
wire n1039_3;
wire n1040_3;
wire n1041_3;
wire n1042_3;
wire n1043_3;
wire n1044_3;
wire n1077_4;
wire n1079_4;
wire n1162_3;
wire n1163_3;
wire n1164_3;
wire n1165_3;
wire n1166_3;
wire n1167_3;
wire n1168_3;
wire n1169_3;
wire n1170_3;
wire n1171_3;
wire n1220_3;
wire n1221_3;
wire n1222_3;
wire n1223_3;
wire n1224_3;
wire n1225_3;
wire n1226_3;
wire n1227_3;
wire n2815_3;
wire n1297_3;
wire n1315_3;
wire n1316_3;
wire n1317_3;
wire n1318_3;
wire n1319_3;
wire n1320_3;
wire n1321_3;
wire n1322_3;
wire n1921_6;
wire n1922_5;
wire n1923_5;
wire n1924_5;
wire n1925_5;
wire n1926_5;
wire n1927_5;
wire n1928_5;
wire n1935_8;
wire n1936_9;
wire n1937_8;
wire n1938_9;
wire n1836_94;
wire n1837_91;
wire n1838_91;
wire n1839_91;
wire n1840_91;
wire n1841_91;
wire n1842_91;
wire n1843_91;
wire n1844_91;
wire n1845_91;
wire n1846_91;
wire n1847_91;
wire n1848_91;
wire n1849_91;
wire n1850_91;
wire n1851_91;
wire n1852_91;
wire n1867_95;
wire n1868_93;
wire ff_sx_9_8;
wire ff_read_color_8;
wire ff_transfer_ready_6;
wire ff_command_execute_6;
wire n1930_8;
wire ff_source_7_6;
wire ff_dx_8_8;
wire ff_cache_vram_wdata_7_11;
wire ff_next_state_2_11;
wire ff_next_state_1_12;
wire ff_state_2_11;
wire ff_cache_flush_start_11;
wire ff_cache_vram_valid_12;
wire ff_count_valid_12;
wire ff_cache_vram_write_15;
wire n1866_105;
wire n1863_117;
wire n1861_112;
wire n1818_151;
wire n1479_7;
wire n1478_7;
wire n1477_7;
wire n1476_7;
wire n1383_8;
wire n1338_9;
wire n1219_7;
wire n1218_7;
wire n1826_93;
wire n1825_92;
wire n1824_90;
wire n1823_90;
wire n1822_90;
wire n1821_90;
wire n1820_90;
wire n1819_92;
wire n1934_12;
wire n1933_13;
wire n1932_13;
wire n1931_12;
wire n1930_10;
wire n1929_13;
wire n1864_114;
wire n1862_106;
wire ff_cache_vram_address_16_11;
wire ff_border_detect_6;
wire n1865_126;
wire n2490_4;
wire n317_4;
wire n317_5;
wire n317_6;
wire n318_4;
wire n319_4;
wire n320_4;
wire n321_4;
wire n322_4;
wire n323_4;
wire n324_4;
wire n325_4;
wire n359_4;
wire n359_5;
wire n604_7;
wire n639_4;
wire n639_5;
wire n2707_4;
wire n1036_4;
wire n1036_5;
wire n1036_6;
wire n1036_7;
wire n1037_4;
wire n1038_4;
wire n1038_5;
wire n1039_4;
wire n1039_5;
wire n1040_4;
wire n1040_5;
wire n1041_4;
wire n1041_5;
wire n1041_6;
wire n1042_4;
wire n1042_5;
wire n1043_4;
wire n1044_4;
wire n1044_5;
wire n1077_5;
wire n1162_4;
wire n1163_4;
wire n1164_4;
wire n1165_4;
wire n1166_4;
wire n1167_4;
wire n1168_4;
wire n1169_4;
wire n1220_4;
wire n1221_4;
wire n1222_4;
wire n1223_4;
wire n1224_4;
wire n1225_4;
wire n1226_4;
wire n1227_4;
wire n1297_5;
wire n1297_6;
wire n1935_9;
wire n1935_10;
wire n1935_11;
wire n1936_10;
wire n1936_11;
wire n1936_12;
wire n1937_9;
wire n1937_10;
wire n1937_11;
wire n1937_12;
wire n1938_10;
wire n1938_11;
wire n1938_12;
wire n1836_95;
wire n1836_96;
wire n1836_97;
wire n1837_92;
wire n1837_93;
wire n1837_94;
wire n1838_92;
wire n1838_93;
wire n1839_92;
wire n1839_93;
wire n1840_92;
wire n1840_93;
wire n1841_92;
wire n1841_93;
wire n1842_92;
wire n1842_93;
wire n1844_92;
wire n1844_93;
wire n1845_92;
wire n1845_93;
wire n1845_94;
wire n1846_92;
wire n1846_93;
wire n1847_92;
wire n1847_93;
wire n1848_92;
wire n1849_92;
wire n1849_93;
wire n1849_94;
wire n1850_92;
wire n1850_93;
wire n1851_92;
wire n1851_93;
wire n1852_92;
wire ff_read_color_9;
wire ff_read_color_10;
wire ff_transfer_ready_9;
wire ff_transfer_ready_10;
wire n1930_11;
wire ff_source_7_7;
wire ff_dx_8_9;
wire ff_cache_vram_wdata_7_12;
wire ff_cache_vram_wdata_7_13;
wire ff_cache_vram_wdata_7_14;
wire ff_next_state_5_13;
wire ff_state_5_12;
wire ff_state_5_13;
wire ff_cache_flush_start_12;
wire ff_cache_vram_valid_13;
wire ff_count_valid_13;
wire n1863_119;
wire n1861_113;
wire n1861_114;
wire n1818_152;
wire n1479_8;
wire n1479_9;
wire n1478_8;
wire n1477_8;
wire n1383_9;
wire n1826_95;
wire n1825_94;
wire n1824_91;
wire n1824_93;
wire n1823_91;
wire n1823_92;
wire n1822_92;
wire n1822_93;
wire n1821_92;
wire n1820_91;
wire n1820_92;
wire n1820_93;
wire n1819_93;
wire n1819_94;
wire n1819_95;
wire n1934_13;
wire n1934_14;
wire n1933_14;
wire n1933_15;
wire n1933_16;
wire n1932_14;
wire n1932_15;
wire n1932_16;
wire n1931_13;
wire n1931_14;
wire n1930_12;
wire n1929_14;
wire n1864_115;
wire n1864_116;
wire n1862_107;
wire n1862_108;
wire ff_xsel_1_13;
wire ff_border_detect_7;
wire n1865_127;
wire n317_7;
wire n317_8;
wire n317_9;
wire n359_6;
wire n359_7;
wire n359_8;
wire n604_8;
wire n639_6;
wire n1036_8;
wire n1036_9;
wire n1036_10;
wire n1036_11;
wire n1037_6;
wire n1039_6;
wire n1039_7;
wire n1040_6;
wire n1041_7;
wire n1042_6;
wire n1043_6;
wire n1043_7;
wire n1044_6;
wire n1044_7;
wire n1077_6;
wire n1077_7;
wire n1935_12;
wire n1935_13;
wire n1935_14;
wire n1935_15;
wire n1936_13;
wire n1936_14;
wire n1936_15;
wire n1936_16;
wire n1936_17;
wire n1937_13;
wire n1937_14;
wire n1937_16;
wire n1938_13;
wire n1938_14;
wire n1938_15;
wire n1938_16;
wire n1938_17;
wire n1938_18;
wire n1938_19;
wire n1938_20;
wire n1938_21;
wire n1836_98;
wire n1836_99;
wire n1836_100;
wire n1836_101;
wire n1837_95;
wire n1837_96;
wire n1838_94;
wire n1839_94;
wire n1841_94;
wire n1842_94;
wire n1843_93;
wire n1844_94;
wire n1845_95;
wire n1845_96;
wire n1846_94;
wire n1846_95;
wire n1847_94;
wire n1848_94;
wire n1848_95;
wire n1849_95;
wire n1849_96;
wire n1849_97;
wire n1850_94;
wire n1850_95;
wire n1851_95;
wire n1851_96;
wire n1852_93;
wire n1867_97;
wire ff_transfer_ready_12;
wire ff_transfer_ready_13;
wire n1930_13;
wire ff_source_7_8;
wire ff_dx_8_10;
wire ff_dx_8_11;
wire ff_cache_vram_wdata_7_15;
wire ff_cache_vram_wdata_7_16;
wire ff_next_state_5_14;
wire ff_next_state_5_15;
wire ff_state_5_14;
wire ff_cache_flush_start_13;
wire ff_cache_flush_start_14;
wire ff_count_valid_14;
wire ff_count_valid_15;
wire n1863_120;
wire n1826_96;
wire n1826_97;
wire n1826_98;
wire n1825_95;
wire n1825_96;
wire n1824_95;
wire n1824_96;
wire n1824_97;
wire n1824_98;
wire n1823_93;
wire n1823_94;
wire n1823_95;
wire n1822_94;
wire n1822_95;
wire n1821_93;
wire n1821_94;
wire n1820_94;
wire n1820_96;
wire n1820_97;
wire n1819_96;
wire n1934_15;
wire n1934_16;
wire n1934_17;
wire n1933_17;
wire n1933_18;
wire n1933_20;
wire n1932_18;
wire n1931_15;
wire n1930_14;
wire n1930_15;
wire n1930_16;
wire n1929_15;
wire n1929_16;
wire n1864_117;
wire n359_9;
wire n359_10;
wire n1036_12;
wire n1037_7;
wire n1043_8;
wire n1077_8;
wire n1935_16;
wire n1936_18;
wire n1937_17;
wire n1937_18;
wire n1937_19;
wire n1938_22;
wire n1938_23;
wire n1938_24;
wire n1938_25;
wire n1836_102;
wire n1845_97;
wire n1846_96;
wire n1848_96;
wire n1849_98;
wire n1850_96;
wire ff_dx_8_12;
wire ff_next_state_5_16;
wire ff_next_state_5_17;
wire ff_state_5_15;
wire ff_count_valid_16;
wire n1826_99;
wire n1826_100;
wire n1826_101;
wire n1826_102;
wire n1825_97;
wire n1825_98;
wire n1824_99;
wire n1823_96;
wire n1823_97;
wire n1822_96;
wire n1822_98;
wire n1822_99;
wire n1821_96;
wire n1820_98;
wire n1820_99;
wire n1820_100;
wire n1819_97;
wire n1819_98;
wire n1934_18;
wire n1933_21;
wire n1930_17;
wire n1930_18;
wire n1036_13;
wire n1043_9;
wire n1937_20;
wire n1937_21;
wire n1937_22;
wire n1938_26;
wire n1938_27;
wire n1938_28;
wire n1826_103;
wire n1826_104;
wire n1826_105;
wire n1825_99;
wire n1824_100;
wire n1823_98;
wire n1824_102;
wire n1863_122;
wire ff_transfer_ready_15;
wire ff_cache_vram_write_18;
wire n1037_9;
wire ff_next_state_5_19;
wire n1043_11;
wire n1818_155;
wire n1933_23;
wire ff_xsel_1_15;
wire n1038_9;
wire n1821_98;
wire n1822_101;
wire n1820_102;
wire n1825_101;
wire n1826_107;
wire n1867_99;
wire n1423_5;
wire n1040_9;
wire n1038_11;
wire n2707_6;
wire n2490_6;
wire n1937_24;
wire ff_next_state_0_14;
wire n1297_8;
wire n1932_20;
wire ff_state_0_14;
wire n316_9;
wire n1840_96;
wire n1851_98;
wire n1848_98;
wire n1843_95;
wire n1473_11;
wire n1472_11;
wire n1475_11;
wire n1474_11;
wire n1821_100;
wire n1822_103;
wire n1824_104;
wire n1480_10;
wire n1480_12;
wire ff_read_pixel_7_15;
wire n1481_10;
wire n1481_12;
wire n1482_10;
wire n1483_10;
wire n1484_10;
wire n1484_12;
wire n1485_10;
wire n1485_12;
wire n1486_10;
wire n1487_10;
wire ff_maj;
wire ff_eq;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_vram_write;
wire ff_read_color;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_count_valid;
wire ff_border_detect_request;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dx[9]_1_0_COUT ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_0_COUT ;
wire n1197_1;
wire n1197_2;
wire n1196_1;
wire n1196_2;
wire n1195_1;
wire n1195_2;
wire n1194_1;
wire n1194_2;
wire n1193_1;
wire n1193_2;
wire n1192_1;
wire n1192_2;
wire n1191_1;
wire n1191_2;
wire n1190_1;
wire n1190_2;
wire n1189_1;
wire n1189_2;
wire n1188_1;
wire n1188_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire n1278_9;
wire n1008_2;
wire n1008_3;
wire n1007_2;
wire n1007_3;
wire n1006_2;
wire n1006_3;
wire n1005_2;
wire n1005_3;
wire n1004_2;
wire n1004_3;
wire n1003_2;
wire n1003_3;
wire n1002_2;
wire n1002_3;
wire n1001_2;
wire n1001_3;
wire n1000_2;
wire n1000_0_COUT;
wire n1637_1_SUM;
wire n1637_3;
wire n1638_1_SUM;
wire n1638_3;
wire n1639_1_SUM;
wire n1639_3;
wire n1640_1_SUM;
wire n1640_3;
wire n1641_1_SUM;
wire n1641_3;
wire n1642_1_SUM;
wire n1642_3;
wire n1643_1_SUM;
wire n1643_3;
wire n1644_1_SUM;
wire n1644_3;
wire n1462_9;
wire n1463_9;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire w_cache_vram_rdata_en;
wire w_cache_flush_end;
wire n5284_7;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [8:0] reg_nx;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [9:9] ff_sx;
wire [9:0] ff_sy;
wire [9:0] ff_dy;
wire [8:0] ff_nx;
wire [9:0] ff_ny;
wire [9:0] ff_nyb;
wire [7:0] ff_color;
wire [8:0] ff_dx;
wire [5:0] ff_state;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [9:0] w_next_sy;
wire [9:0] w_next_dx;
wire [9:0] w_next_dy;
wire [9:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire VCC;
wire GND;
  LUT3 n1462_s6 (
    .F(n1462_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n1462_s6.INIT=8'hCA;
  LUT3 n1462_s7 (
    .F(n1462_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1462_s7.INIT=8'hCA;
  LUT3 n1463_s6 (
    .F(n1463_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n1463_s6.INIT=8'hCA;
  LUT3 n1463_s7 (
    .F(n1463_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1463_s7.INIT=8'hCA;
  LUT4 n2491_s0 (
    .F(n2491_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n2491_s0.INIT=16'h0100;
  LUT4 n317_s0 (
    .F(n317_3),
    .I0(n317_4),
    .I1(w_next_sx[8]),
    .I2(n317_5),
    .I3(n317_6) 
);
defparam n317_s0.INIT=16'hF888;
  LUT4 n318_s0 (
    .F(n318_3),
    .I0(w_next_sx[7]),
    .I1(n317_4),
    .I2(n318_4),
    .I3(n317_6) 
);
defparam n318_s0.INIT=16'hB0BB;
  LUT4 n319_s0 (
    .F(n319_3),
    .I0(n317_4),
    .I1(w_next_sx[6]),
    .I2(n319_4),
    .I3(n317_6) 
);
defparam n319_s0.INIT=16'hF888;
  LUT4 n320_s0 (
    .F(n320_3),
    .I0(n317_4),
    .I1(w_next_sx[5]),
    .I2(n320_4),
    .I3(n317_6) 
);
defparam n320_s0.INIT=16'hF888;
  LUT4 n321_s0 (
    .F(n321_3),
    .I0(n317_4),
    .I1(w_next_sx[4]),
    .I2(n321_4),
    .I3(n317_6) 
);
defparam n321_s0.INIT=16'hF888;
  LUT4 n322_s0 (
    .F(n322_3),
    .I0(n317_4),
    .I1(w_next_sx[3]),
    .I2(n322_4),
    .I3(n317_6) 
);
defparam n322_s0.INIT=16'hF888;
  LUT4 n323_s0 (
    .F(n323_3),
    .I0(n317_4),
    .I1(w_next_sx[2]),
    .I2(n323_4),
    .I3(n317_6) 
);
defparam n323_s0.INIT=16'hF888;
  LUT4 n324_s0 (
    .F(n324_3),
    .I0(n317_4),
    .I1(w_next_sx[1]),
    .I2(n324_4),
    .I3(n317_6) 
);
defparam n324_s0.INIT=16'hF888;
  LUT4 n325_s0 (
    .F(n325_3),
    .I0(n317_4),
    .I1(w_next_sx[0]),
    .I2(n325_4),
    .I3(n317_6) 
);
defparam n325_s0.INIT=16'hF888;
  LUT4 n359_s0 (
    .F(n359_3),
    .I0(n359_4),
    .I1(n359_5),
    .I2(n1656_4),
    .I3(n2490_4) 
);
defparam n359_s0.INIT=16'hF444;
  LUT4 n367_s0 (
    .F(n367_3),
    .I0(n359_4),
    .I1(n359_5),
    .I2(n1646_4),
    .I3(n2490_4) 
);
defparam n367_s0.INIT=16'hF444;
  LUT3 n403_s0 (
    .F(n403_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n403_s0.INIT=8'hCA;
  LUT3 n404_s0 (
    .F(n404_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n404_s0.INIT=8'hCA;
  LUT3 n405_s0 (
    .F(n405_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n405_s0.INIT=8'hCA;
  LUT3 n406_s0 (
    .F(n406_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n406_s0.INIT=8'hCA;
  LUT3 n407_s0 (
    .F(n407_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n407_s0.INIT=8'hCA;
  LUT3 n408_s0 (
    .F(n408_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n408_s0.INIT=8'hCA;
  LUT3 n409_s0 (
    .F(n409_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n409_s0.INIT=8'hCA;
  LUT3 n410_s0 (
    .F(n410_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n410_s0.INIT=8'hCA;
  LUT3 n411_s0 (
    .F(n411_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n411_s0.INIT=8'hCA;
  LUT3 n412_s0 (
    .F(n412_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n412_s0.INIT=8'hCA;
  LUT4 n2575_s0 (
    .F(n2575_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n2575_s0.INIT=16'h4000;
  LUT4 n2576_s0 (
    .F(n2576_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n2576_s0.INIT=16'h1000;
  LUT3 n604_s3 (
    .F(n604_6),
    .I0(w_next_dx[8]),
    .I1(reg_dx[8]),
    .I2(n604_7) 
);
defparam n604_s3.INIT=8'hAC;
  LUT3 n605_s3 (
    .F(n605_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n604_7) 
);
defparam n605_s3.INIT=8'hAC;
  LUT3 n606_s3 (
    .F(n606_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n604_7) 
);
defparam n606_s3.INIT=8'hAC;
  LUT3 n607_s3 (
    .F(n607_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n604_7) 
);
defparam n607_s3.INIT=8'hAC;
  LUT3 n608_s3 (
    .F(n608_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n604_7) 
);
defparam n608_s3.INIT=8'hAC;
  LUT3 n609_s3 (
    .F(n609_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n604_7) 
);
defparam n609_s3.INIT=8'hAC;
  LUT3 n610_s3 (
    .F(n610_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n604_7) 
);
defparam n610_s3.INIT=8'hAC;
  LUT3 n611_s3 (
    .F(n611_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n604_7) 
);
defparam n611_s3.INIT=8'hAC;
  LUT3 n612_s3 (
    .F(n612_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n604_7) 
);
defparam n612_s3.INIT=8'hAC;
  LUT2 n639_s0 (
    .F(n639_3),
    .I0(n639_4),
    .I1(n639_5) 
);
defparam n639_s0.INIT=4'hE;
  LUT3 n647_s0 (
    .F(n647_3),
    .I0(n2490_4),
    .I1(n1680_4),
    .I2(n639_5) 
);
defparam n647_s0.INIT=8'hF8;
  LUT3 n718_s0 (
    .F(n718_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n718_s0.INIT=8'hCA;
  LUT3 n719_s0 (
    .F(n719_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n719_s0.INIT=8'hCA;
  LUT3 n720_s0 (
    .F(n720_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n720_s0.INIT=8'hCA;
  LUT3 n721_s0 (
    .F(n721_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n721_s0.INIT=8'hCA;
  LUT3 n722_s0 (
    .F(n722_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n722_s0.INIT=8'hCA;
  LUT3 n723_s0 (
    .F(n723_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n723_s0.INIT=8'hCA;
  LUT3 n724_s0 (
    .F(n724_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n724_s0.INIT=8'hCA;
  LUT3 n725_s0 (
    .F(n725_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n725_s0.INIT=8'hCA;
  LUT3 n726_s0 (
    .F(n726_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n726_s0.INIT=8'hCA;
  LUT3 n727_s0 (
    .F(n727_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n727_s0.INIT=8'hCA;
  LUT4 n2708_s0 (
    .F(n2708_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n2708_s0.INIT=16'h0100;
  LUT4 n1036_s0 (
    .F(n1036_3),
    .I0(n1036_4),
    .I1(n1036_5),
    .I2(n1036_6),
    .I3(n1036_7) 
);
defparam n1036_s0.INIT=16'h0007;
  LUT4 n1037_s0 (
    .F(n1037_3),
    .I0(n1037_4),
    .I1(n1037_9),
    .I2(ff_nx[7]),
    .I3(n1036_4) 
);
defparam n1037_s0.INIT=16'h3CAA;
  LUT4 n1038_s0 (
    .F(n1038_3),
    .I0(n1038_4),
    .I1(n1038_5),
    .I2(n1038_9),
    .I3(n1038_11) 
);
defparam n1038_s0.INIT=16'h0007;
  LUT4 n1039_s0 (
    .F(n1039_3),
    .I0(n1039_4),
    .I1(n1039_5),
    .I2(ff_nx[5]),
    .I3(n1036_4) 
);
defparam n1039_s0.INIT=16'h3CAA;
  LUT4 n1040_s0 (
    .F(n1040_3),
    .I0(n1038_5),
    .I1(reg_nx[4]),
    .I2(n1040_4),
    .I3(n1040_5) 
);
defparam n1040_s0.INIT=16'h7D00;
  LUT4 n1041_s0 (
    .F(n1041_3),
    .I0(n1041_4),
    .I1(n1041_5),
    .I2(ff_start),
    .I3(n1041_6) 
);
defparam n1041_s0.INIT=16'hC5CC;
  LUT4 n1042_s0 (
    .F(n1042_3),
    .I0(ff_start),
    .I1(n1042_4),
    .I2(n1042_5),
    .I3(n1038_5) 
);
defparam n1042_s0.INIT=16'hE0EE;
  LUT3 n1043_s0 (
    .F(n1043_3),
    .I0(n1043_4),
    .I1(n1043_11),
    .I2(ff_start) 
);
defparam n1043_s0.INIT=8'h3A;
  LUT4 n1044_s0 (
    .F(n1044_3),
    .I0(n1036_4),
    .I1(ff_nx[0]),
    .I2(n1044_4),
    .I3(n1044_5) 
);
defparam n1044_s0.INIT=16'h0007;
  LUT3 n1077_s1 (
    .F(n1077_4),
    .I0(n2707_4),
    .I1(n1656_4),
    .I2(n1077_5) 
);
defparam n1077_s1.INIT=8'hF8;
  LUT3 n1079_s1 (
    .F(n1079_4),
    .I0(n2707_4),
    .I1(n1646_4),
    .I2(n1077_5) 
);
defparam n1079_s1.INIT=8'hF8;
  LUT4 n1162_s0 (
    .F(n1162_3),
    .I0(w_register_data[1]),
    .I1(n1162_4),
    .I2(ff_ny[9]),
    .I3(w_register_write) 
);
defparam n1162_s0.INIT=16'hAA3C;
  LUT4 n1163_s0 (
    .F(n1163_3),
    .I0(w_register_data[0]),
    .I1(n1163_4),
    .I2(ff_ny[8]),
    .I3(w_register_write) 
);
defparam n1163_s0.INIT=16'hAA3C;
  LUT4 n1164_s0 (
    .F(n1164_3),
    .I0(w_register_data[7]),
    .I1(ff_ny[7]),
    .I2(n1164_4),
    .I3(w_register_write) 
);
defparam n1164_s0.INIT=16'hAA3C;
  LUT4 n1165_s0 (
    .F(n1165_3),
    .I0(w_register_data[6]),
    .I1(n1165_4),
    .I2(ff_ny[6]),
    .I3(w_register_write) 
);
defparam n1165_s0.INIT=16'hAA3C;
  LUT4 n1166_s0 (
    .F(n1166_3),
    .I0(w_register_data[5]),
    .I1(n1166_4),
    .I2(ff_ny[5]),
    .I3(w_register_write) 
);
defparam n1166_s0.INIT=16'hAA3C;
  LUT4 n1167_s0 (
    .F(n1167_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n1167_4),
    .I3(w_register_write) 
);
defparam n1167_s0.INIT=16'hAA3C;
  LUT4 n1168_s0 (
    .F(n1168_3),
    .I0(w_register_data[3]),
    .I1(n1168_4),
    .I2(ff_ny[3]),
    .I3(w_register_write) 
);
defparam n1168_s0.INIT=16'hAA3C;
  LUT4 n1169_s0 (
    .F(n1169_3),
    .I0(w_register_data[2]),
    .I1(n1169_4),
    .I2(ff_ny[2]),
    .I3(w_register_write) 
);
defparam n1169_s0.INIT=16'hAA3C;
  LUT4 n1170_s0 (
    .F(n1170_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n1170_s0.INIT=16'hAAC3;
  LUT3 n1171_s0 (
    .F(n1171_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1171_s0.INIT=8'hC5;
  LUT3 n1220_s0 (
    .F(n1220_3),
    .I0(reg_nx[8]),
    .I1(n1220_4),
    .I2(ff_start) 
);
defparam n1220_s0.INIT=8'hAC;
  LUT3 n1221_s0 (
    .F(n1221_3),
    .I0(reg_nx[7]),
    .I1(n1221_4),
    .I2(ff_start) 
);
defparam n1221_s0.INIT=8'hAC;
  LUT3 n1222_s0 (
    .F(n1222_3),
    .I0(reg_nx[6]),
    .I1(n1222_4),
    .I2(ff_start) 
);
defparam n1222_s0.INIT=8'hAC;
  LUT3 n1223_s0 (
    .F(n1223_3),
    .I0(reg_nx[5]),
    .I1(n1223_4),
    .I2(ff_start) 
);
defparam n1223_s0.INIT=8'hAC;
  LUT3 n1224_s0 (
    .F(n1224_3),
    .I0(reg_nx[4]),
    .I1(n1224_4),
    .I2(ff_start) 
);
defparam n1224_s0.INIT=8'hAC;
  LUT3 n1225_s0 (
    .F(n1225_3),
    .I0(reg_nx[3]),
    .I1(n1225_4),
    .I2(ff_start) 
);
defparam n1225_s0.INIT=8'hAC;
  LUT3 n1226_s0 (
    .F(n1226_3),
    .I0(reg_nx[2]),
    .I1(n1226_4),
    .I2(ff_start) 
);
defparam n1226_s0.INIT=8'hAC;
  LUT3 n1227_s0 (
    .F(n1227_3),
    .I0(reg_nx[1]),
    .I1(n1227_4),
    .I2(ff_start) 
);
defparam n1227_s0.INIT=8'hAC;
  LUT4 n2815_s0 (
    .F(n2815_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n2815_s0.INIT=16'h4000;
  LUT4 n1297_s0 (
    .F(n1297_3),
    .I0(w_register_write),
    .I1(n1297_8),
    .I2(n1297_5),
    .I3(n1297_6) 
);
defparam n1297_s0.INIT=16'hFF40;
  LUT3 n1315_s0 (
    .F(n1315_3),
    .I0(w_status_color[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n1315_s0.INIT=8'hCA;
  LUT3 n1316_s0 (
    .F(n1316_3),
    .I0(w_status_color[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1316_s0.INIT=8'hCA;
  LUT3 n1317_s0 (
    .F(n1317_3),
    .I0(w_status_color[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n1317_s0.INIT=8'hCA;
  LUT3 n1318_s0 (
    .F(n1318_3),
    .I0(w_status_color[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n1318_s0.INIT=8'hCA;
  LUT3 n1319_s0 (
    .F(n1319_3),
    .I0(w_status_color[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1319_s0.INIT=8'hCA;
  LUT3 n1320_s0 (
    .F(n1320_3),
    .I0(w_status_color[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n1320_s0.INIT=8'hCA;
  LUT3 n1321_s0 (
    .F(n1321_3),
    .I0(w_status_color[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1321_s0.INIT=8'hCA;
  LUT3 n1322_s0 (
    .F(n1322_3),
    .I0(w_status_color[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1322_s0.INIT=8'hCA;
  LUT4 n1921_s3 (
    .F(n1921_6),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1921_s3.INIT=16'hCACC;
  LUT4 n1922_s2 (
    .F(n1922_5),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1922_s2.INIT=16'hCACC;
  LUT4 n1923_s2 (
    .F(n1923_5),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1923_s2.INIT=16'hCACC;
  LUT4 n1924_s2 (
    .F(n1924_5),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1924_s2.INIT=16'hCACC;
  LUT4 n1925_s2 (
    .F(n1925_5),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1925_s2.INIT=16'hCACC;
  LUT4 n1926_s2 (
    .F(n1926_5),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1926_s2.INIT=16'hCACC;
  LUT4 n1927_s2 (
    .F(n1927_5),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1927_s2.INIT=16'hCACC;
  LUT4 n1928_s2 (
    .F(n1928_5),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1928_s2.INIT=16'hCACC;
  LUT3 n1935_s5 (
    .F(n1935_8),
    .I0(n1935_9),
    .I1(n1935_10),
    .I2(n1935_11) 
);
defparam n1935_s5.INIT=8'hFE;
  LUT4 n1936_s6 (
    .F(n1936_9),
    .I0(ff_start),
    .I1(n1936_10),
    .I2(n1936_11),
    .I3(n1936_12) 
);
defparam n1936_s6.INIT=16'h0007;
  LUT4 n1937_s5 (
    .F(n1937_8),
    .I0(n1937_9),
    .I1(n1937_10),
    .I2(n1937_11),
    .I3(n1937_12) 
);
defparam n1937_s5.INIT=16'h000B;
  LUT4 n1938_s6 (
    .F(n1938_9),
    .I0(n1938_10),
    .I1(n1938_11),
    .I2(n1937_10),
    .I3(n1938_12) 
);
defparam n1938_s6.INIT=16'h4F00;
  LUT4 n1836_s90 (
    .F(n1836_94),
    .I0(n1836_95),
    .I1(n1836_96),
    .I2(n551_30),
    .I3(n1836_97) 
);
defparam n1836_s90.INIT=16'hFCC4;
  LUT4 n1837_s87 (
    .F(n1837_91),
    .I0(n1836_95),
    .I1(n1837_92),
    .I2(n1837_93),
    .I3(n1837_94) 
);
defparam n1837_s87.INIT=16'hFC45;
  LUT4 n1838_s87 (
    .F(n1838_91),
    .I0(n1838_92),
    .I1(n1838_93),
    .I2(n551_30),
    .I3(n1837_93) 
);
defparam n1838_s87.INIT=16'h333A;
  LUT4 n1839_s87 (
    .F(n1839_91),
    .I0(n1839_92),
    .I1(n1839_93),
    .I2(n551_30),
    .I3(n1837_93) 
);
defparam n1839_s87.INIT=16'h333A;
  LUT4 n1840_s87 (
    .F(n1840_91),
    .I0(n1840_92),
    .I1(n1840_93),
    .I2(n551_30),
    .I3(n1837_93) 
);
defparam n1840_s87.INIT=16'h3335;
  LUT4 n1841_s87 (
    .F(n1841_91),
    .I0(ff_sy[4]),
    .I1(n1841_92),
    .I2(n1837_93),
    .I3(n1841_93) 
);
defparam n1841_s87.INIT=16'h3FA0;
  LUT3 n1842_s87 (
    .F(n1842_91),
    .I0(n551_30),
    .I1(n1842_92),
    .I2(n1842_93) 
);
defparam n1842_s87.INIT=8'hF4;
  LUT3 n1843_s87 (
    .F(n1843_91),
    .I0(n1842_92),
    .I1(n1843_95),
    .I2(n551_30) 
);
defparam n1843_s87.INIT=8'hAC;
  LUT4 n1844_s87 (
    .F(n1844_91),
    .I0(n1837_93),
    .I1(n1844_92),
    .I2(n551_30),
    .I3(n1844_93) 
);
defparam n1844_s87.INIT=16'h2F70;
  LUT4 n1845_s87 (
    .F(n1845_91),
    .I0(n1845_92),
    .I1(n1845_93),
    .I2(n551_30),
    .I3(n1845_94) 
);
defparam n1845_s87.INIT=16'hFCC4;
  LUT3 n1846_s87 (
    .F(n1846_91),
    .I0(n1846_92),
    .I1(n1845_92),
    .I2(n1846_93) 
);
defparam n1846_s87.INIT=8'hA3;
  LUT4 n1847_s87 (
    .F(n1847_91),
    .I0(n1846_92),
    .I1(n1847_92),
    .I2(n1847_93),
    .I3(n551_30) 
);
defparam n1847_s87.INIT=16'h3B03;
  LUT4 n1848_s87 (
    .F(n1848_91),
    .I0(n1848_92),
    .I1(n1847_93),
    .I2(n1848_98),
    .I3(n551_30) 
);
defparam n1848_s87.INIT=16'h110F;
  LUT4 n1849_s87 (
    .F(n1849_91),
    .I0(n1849_92),
    .I1(n1849_93),
    .I2(n1837_93),
    .I3(n1849_94) 
);
defparam n1849_s87.INIT=16'hFCCA;
  LUT4 n1850_s87 (
    .F(n1850_91),
    .I0(n1837_93),
    .I1(n1850_92),
    .I2(n1849_93),
    .I3(n1850_93) 
);
defparam n1850_s87.INIT=16'hEEF0;
  LUT4 n1851_s87 (
    .F(n1851_91),
    .I0(n1851_92),
    .I1(n1851_93),
    .I2(n1851_98),
    .I3(n551_30) 
);
defparam n1851_s87.INIT=16'h0F11;
  LUT4 n1852_s87 (
    .F(n1852_91),
    .I0(n1836_97),
    .I1(n1852_92),
    .I2(n1851_93),
    .I3(n551_30) 
);
defparam n1852_s87.INIT=16'h0C3B;
  LUT3 n1867_s91 (
    .F(n1867_95),
    .I0(ff_dx[1]),
    .I1(w_status_border_position[1]),
    .I2(n1867_99) 
);
defparam n1867_s91.INIT=8'hCA;
  LUT3 n1868_s89 (
    .F(n1868_93),
    .I0(ff_dx[0]),
    .I1(w_status_border_position[0]),
    .I2(n1867_99) 
);
defparam n1868_s89.INIT=8'hCA;
  LUT4 ff_sx_9_s3 (
    .F(ff_sx_9_8),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_execute),
    .I2(ff_count_valid),
    .I3(ff_start) 
);
defparam ff_sx_9_s3.INIT=16'hFF40;
  LUT4 ff_read_color_s3 (
    .F(ff_read_color_8),
    .I0(ff_read_color_9),
    .I1(n1297_8),
    .I2(ff_read_color_10),
    .I3(ff_start) 
);
defparam ff_read_color_s3.INIT=16'hFFF8;
  LUT4 ff_transfer_ready_s3 (
    .F(ff_transfer_ready_6),
    .I0(ff_transfer_ready_17),
    .I1(ff_transfer_ready_8),
    .I2(ff_transfer_ready_9),
    .I3(ff_transfer_ready_10) 
);
defparam ff_transfer_ready_s3.INIT=16'hF8FF;
  LUT2 ff_command_execute_s3 (
    .F(ff_command_execute_6),
    .I0(ff_start),
    .I1(w_cache_flush_end) 
);
defparam ff_command_execute_s3.INIT=4'hE;
  LUT3 n1930_s3 (
    .F(n1930_8),
    .I0(ff_cache_vram_valid),
    .I1(n1930_11),
    .I2(ff_start) 
);
defparam n1930_s3.INIT=8'hF1;
  LUT3 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_source_7_7),
    .I1(ff_start),
    .I2(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=8'hE0;
  LUT4 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_dx_8_9),
    .I1(n1036_4),
    .I2(ff_maj),
    .I3(ff_sx_9_8) 
);
defparam ff_dx_8_s3.INIT=16'h7F00;
  LUT4 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_11),
    .I0(ff_cache_vram_wdata_7_12),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_wdata_7_13),
    .I3(ff_cache_vram_wdata_7_14) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=16'hB000;
  LUT2 ff_next_state_5_s7 (
    .F(ff_next_state_2_11),
    .I0(ff_next_state_5_19),
    .I1(ff_next_state_5_13) 
);
defparam ff_next_state_5_s7.INIT=4'h4;
  LUT2 ff_next_state_0_s7 (
    .F(ff_next_state_1_12),
    .I0(ff_next_state_5_19),
    .I1(ff_next_state_0_14) 
);
defparam ff_next_state_0_s7.INIT=4'h4;
  LUT4 ff_state_5_s6 (
    .F(ff_state_2_11),
    .I0(ff_state_5_12),
    .I1(ff_state[5]),
    .I2(ff_state_5_13),
    .I3(ff_start) 
);
defparam ff_state_5_s6.INIT=16'hFFB0;
  LUT2 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_11),
    .I0(ff_start),
    .I1(ff_cache_flush_start_12) 
);
defparam ff_cache_flush_start_s6.INIT=4'hE;
  LUT4 ff_cache_vram_valid_s7 (
    .F(ff_cache_vram_valid_12),
    .I0(ff_cache_vram_valid_13),
    .I1(ff_cache_vram_valid),
    .I2(ff_start),
    .I3(n5284_7) 
);
defparam ff_cache_vram_valid_s7.INIT=16'hF1FE;
  LUT3 ff_count_valid_s7 (
    .F(ff_count_valid_12),
    .I0(ff_cache_vram_valid),
    .I1(ff_count_valid_13),
    .I2(ff_start) 
);
defparam ff_count_valid_s7.INIT=8'hF1;
  LUT4 ff_cache_vram_write_s11 (
    .F(ff_cache_vram_write_15),
    .I0(ff_cache_vram_write_18),
    .I1(ff_cache_vram_wdata_7_12),
    .I2(ff_state[5]),
    .I3(ff_cache_vram_wdata_7_14) 
);
defparam ff_cache_vram_write_s11.INIT=16'hCA00;
  LUT4 n1866_s91 (
    .F(n1866_105),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1866_s91.INIT=16'h00F8;
  LUT4 n1863_s101 (
    .F(n1863_117),
    .I0(n1863_122),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1863_119) 
);
defparam n1863_s101.INIT=16'h0D00;
  LUT4 n1861_s98 (
    .F(n1861_112),
    .I0(n1861_113),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(n1861_114) 
);
defparam n1861_s98.INIT=16'h0130;
  LUT4 n1818_s125 (
    .F(n1818_151),
    .I0(ff_state[4]),
    .I1(n1818_152),
    .I2(ff_state[5]),
    .I3(n1818_155) 
);
defparam n1818_s125.INIT=16'h000B;
  LUT4 n1479_s2 (
    .F(n1479_7),
    .I0(n1463_9),
    .I1(n1479_8),
    .I2(ff_start),
    .I3(n1479_9) 
);
defparam n1479_s2.INIT=16'h0A03;
  LUT4 n1478_s2 (
    .F(n1478_7),
    .I0(n1462_9),
    .I1(n1478_8),
    .I2(ff_start),
    .I3(n1479_9) 
);
defparam n1478_s2.INIT=16'h0A03;
  LUT4 n1477_s2 (
    .F(n1477_7),
    .I0(n551_30),
    .I1(n1481_12),
    .I2(n1485_12),
    .I3(n1477_8) 
);
defparam n1477_s2.INIT=16'h44F0;
  LUT4 n1476_s2 (
    .F(n1476_7),
    .I0(n551_30),
    .I1(n1480_12),
    .I2(n1484_12),
    .I3(n1477_8) 
);
defparam n1476_s2.INIT=16'h44F0;
  LUT3 n1383_s3 (
    .F(n1383_8),
    .I0(ff_transfer_ready_9),
    .I1(n1383_9),
    .I2(n1297_6) 
);
defparam n1383_s3.INIT=8'h0E;
  LUT3 n1338_s4 (
    .F(n1338_9),
    .I0(ff_start),
    .I1(ff_transfer_ready_8),
    .I2(ff_transfer_ready_17) 
);
defparam n1338_s4.INIT=8'h40;
  LUT4 n1219_s2 (
    .F(n1219_7),
    .I0(n1189_1),
    .I1(w_next_nyb[8]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1219_s2.INIT=16'h0C0A;
  LUT4 n1218_s2 (
    .F(n1218_7),
    .I0(n1188_1),
    .I1(w_next_nyb[9]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1218_s2.INIT=16'h0C0A;
  LUT4 n1826_s87 (
    .F(n1826_93),
    .I0(n1826_107),
    .I1(n1826_95),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1826_s87.INIT=16'h0305;
  LUT4 n1825_s86 (
    .F(n1825_92),
    .I0(n1825_101),
    .I1(n1825_94),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1825_s86.INIT=16'h0C05;
  LUT4 n1824_s84 (
    .F(n1824_90),
    .I0(w_next_0_4),
    .I1(n1824_91),
    .I2(n1824_104),
    .I3(n1824_93) 
);
defparam n1824_s84.INIT=16'h4F00;
  LUT4 n1823_s84 (
    .F(n1823_90),
    .I0(w_next_0_4),
    .I1(n1823_91),
    .I2(n1823_92),
    .I3(ff_state[5]) 
);
defparam n1823_s84.INIT=16'h004F;
  LUT4 n1822_s84 (
    .F(n1822_90),
    .I0(n1822_103),
    .I1(n1822_92),
    .I2(ff_state[5]),
    .I3(n1822_93) 
);
defparam n1822_s84.INIT=16'h050C;
  LUT4 n1821_s84 (
    .F(n1821_90),
    .I0(n1821_100),
    .I1(n1821_92),
    .I2(ff_state[5]),
    .I3(n1822_93) 
);
defparam n1821_s84.INIT=16'h050C;
  LUT4 n1820_s84 (
    .F(n1820_90),
    .I0(w_next_0_4),
    .I1(n1820_91),
    .I2(n1820_92),
    .I3(n1820_93) 
);
defparam n1820_s84.INIT=16'h4F00;
  LUT4 n1819_s86 (
    .F(n1819_92),
    .I0(n1819_93),
    .I1(n1819_94),
    .I2(n1819_95),
    .I3(n1822_93) 
);
defparam n1819_s86.INIT=16'h88F0;
  LUT4 n1934_s7 (
    .F(n1934_12),
    .I0(ff_state[5]),
    .I1(n1934_13),
    .I2(n1934_14),
    .I3(ff_start) 
);
defparam n1934_s7.INIT=16'h001F;
  LUT4 n1933_s8 (
    .F(n1933_13),
    .I0(n1933_14),
    .I1(n1937_10),
    .I2(n1933_15),
    .I3(n1933_16) 
);
defparam n1933_s8.INIT=16'h4F44;
  LUT4 n1932_s8 (
    .F(n1932_13),
    .I0(n1932_14),
    .I1(n1932_15),
    .I2(n1932_16),
    .I3(n1932_20) 
);
defparam n1932_s8.INIT=16'h1F00;
  LUT4 n1931_s7 (
    .F(n1931_12),
    .I0(n1931_13),
    .I1(n1931_14),
    .I2(ff_state[5]),
    .I3(ff_start) 
);
defparam n1931_s7.INIT=16'h00EF;
  LUT4 n1930_s4 (
    .F(n1930_10),
    .I0(ff_eq),
    .I1(n1930_12),
    .I2(ff_state[4]),
    .I3(n1937_10) 
);
defparam n1930_s4.INIT=16'hF800;
  LUT4 n1929_s8 (
    .F(n1929_13),
    .I0(ff_state[0]),
    .I1(ff_state[5]),
    .I2(ff_start),
    .I3(n1929_14) 
);
defparam n1929_s8.INIT=16'h0700;
  LUT4 n1864_s98 (
    .F(n1864_114),
    .I0(n1864_115),
    .I1(n1864_116),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1864_s98.INIT=16'hFAFC;
  LUT4 n1862_s92 (
    .F(n1862_106),
    .I0(n1862_107),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(n1862_108) 
);
defparam n1862_s92.INIT=16'hCFFE;
  LUT4 ff_cache_vram_address_16_s7 (
    .F(ff_cache_vram_address_16_11),
    .I0(n1932_16),
    .I1(n1932_14),
    .I2(n1932_20),
    .I3(ff_cache_vram_write_18) 
);
defparam ff_cache_vram_address_16_s7.INIT=16'h7000;
  LUT4 ff_border_detect_s3 (
    .F(ff_border_detect_6),
    .I0(ff_border_detect_7),
    .I1(ff_transfer_ready_17),
    .I2(ff_border_detect_request),
    .I3(w_cache_flush_end) 
);
defparam ff_border_detect_s3.INIT=16'hF088;
  LUT2 n1865_s106 (
    .F(n1865_126),
    .I0(ff_state[4]),
    .I1(n1865_127) 
);
defparam n1865_s106.INIT=4'h4;
  LUT2 w_next_0_s1 (
    .F(w_next_0_4),
    .I0(reg_screen_mode[3]),
    .I1(n551_30) 
);
defparam w_next_0_s1.INIT=4'h8;
  LUT4 n2490_s1 (
    .F(n2490_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2490_s1.INIT=16'h1000;
  LUT3 n317_s1 (
    .F(n317_4),
    .I0(n359_4),
    .I1(n317_7),
    .I2(ff_start) 
);
defparam n317_s1.INIT=8'h0E;
  LUT3 n317_s2 (
    .F(n317_5),
    .I0(reg_dx[8]),
    .I1(reg_sx[8]),
    .I2(n317_8) 
);
defparam n317_s2.INIT=8'hAC;
  LUT4 n317_s3 (
    .F(n317_6),
    .I0(ff_start),
    .I1(n317_9),
    .I2(ff_command[3]),
    .I3(n317_4) 
);
defparam n317_s3.INIT=16'h007F;
  LUT3 n318_s1 (
    .F(n318_4),
    .I0(reg_dx[7]),
    .I1(reg_sx[7]),
    .I2(n317_8) 
);
defparam n318_s1.INIT=8'hAC;
  LUT3 n319_s1 (
    .F(n319_4),
    .I0(reg_dx[6]),
    .I1(reg_sx[6]),
    .I2(n317_8) 
);
defparam n319_s1.INIT=8'hAC;
  LUT3 n320_s1 (
    .F(n320_4),
    .I0(reg_dx[5]),
    .I1(reg_sx[5]),
    .I2(n317_8) 
);
defparam n320_s1.INIT=8'hAC;
  LUT3 n321_s1 (
    .F(n321_4),
    .I0(reg_dx[4]),
    .I1(reg_sx[4]),
    .I2(n317_8) 
);
defparam n321_s1.INIT=8'hAC;
  LUT3 n322_s1 (
    .F(n322_4),
    .I0(reg_dx[3]),
    .I1(reg_sx[3]),
    .I2(n317_8) 
);
defparam n322_s1.INIT=8'hAC;
  LUT3 n323_s1 (
    .F(n323_4),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n317_8) 
);
defparam n323_s1.INIT=8'hAC;
  LUT3 n324_s1 (
    .F(n324_4),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n317_8) 
);
defparam n324_s1.INIT=8'hAC;
  LUT3 n325_s1 (
    .F(n325_4),
    .I0(reg_dx[0]),
    .I1(reg_sx[0]),
    .I2(n317_8) 
);
defparam n325_s1.INIT=8'hAC;
  LUT3 n359_s1 (
    .F(n359_4),
    .I0(n359_6),
    .I1(n359_7),
    .I2(n359_8) 
);
defparam n359_s1.INIT=8'h01;
  LUT4 n359_s2 (
    .F(n359_5),
    .I0(w_register_write),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam n359_s2.INIT=16'h1000;
  LUT4 n604_s4 (
    .F(n604_7),
    .I0(n359_4),
    .I1(n604_8),
    .I2(ff_start),
    .I3(n1041_6) 
);
defparam n604_s4.INIT=16'h030A;
  LUT4 n639_s1 (
    .F(n639_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n639_s1.INIT=16'h8000;
  LUT4 n639_s2 (
    .F(n639_5),
    .I0(n359_4),
    .I1(n639_6),
    .I2(n1041_6),
    .I3(n359_5) 
);
defparam n639_s2.INIT=16'h3500;
  LUT4 n2707_s1 (
    .F(n2707_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2707_s1.INIT=16'h4000;
  LUT2 n1036_s1 (
    .F(n1036_4),
    .I0(ff_start),
    .I1(n1041_6) 
);
defparam n1036_s1.INIT=4'h4;
  LUT4 n1036_s2 (
    .F(n1036_5),
    .I0(ff_nx[6]),
    .I1(ff_nx[7]),
    .I2(n1036_8),
    .I3(ff_nx[8]) 
);
defparam n1036_s2.INIT=16'h10EF;
  LUT4 n1036_s3 (
    .F(n1036_6),
    .I0(w_next_0_4),
    .I1(n1036_9),
    .I2(n317_8),
    .I3(ff_start) 
);
defparam n1036_s3.INIT=16'hA300;
  LUT4 n1036_s4 (
    .F(n1036_7),
    .I0(n1000_2),
    .I1(n1036_10),
    .I2(n359_4),
    .I3(n1036_11) 
);
defparam n1036_s4.INIT=16'h5C00;
  LUT4 n1037_s1 (
    .F(n1037_4),
    .I0(n1001_2),
    .I1(n1037_6),
    .I2(ff_start),
    .I3(n359_4) 
);
defparam n1037_s1.INIT=16'h3A33;
  LUT4 n1038_s1 (
    .F(n1038_4),
    .I0(reg_nx[5]),
    .I1(reg_nx[4]),
    .I2(n1040_4),
    .I3(reg_nx[6]) 
);
defparam n1038_s1.INIT=16'h10EF;
  LUT4 n1038_s2 (
    .F(n1038_5),
    .I0(n359_4),
    .I1(n1041_6),
    .I2(ff_start),
    .I3(n317_8) 
);
defparam n1038_s2.INIT=16'h00F1;
  LUT4 n1039_s1 (
    .F(n1039_4),
    .I0(n1003_2),
    .I1(n1039_6),
    .I2(ff_start),
    .I3(n359_4) 
);
defparam n1039_s1.INIT=16'h3A33;
  LUT2 n1039_s2 (
    .F(n1039_5),
    .I0(ff_nx[4]),
    .I1(n1039_7) 
);
defparam n1039_s2.INIT=4'h4;
  LUT2 n1040_s1 (
    .F(n1040_4),
    .I0(reg_nx[3]),
    .I1(n1040_6) 
);
defparam n1040_s1.INIT=4'h4;
  LUT4 n1040_s2 (
    .F(n1040_5),
    .I0(n1004_2),
    .I1(n359_4),
    .I2(n1036_11),
    .I3(n1040_9) 
);
defparam n1040_s2.INIT=16'h00BF;
  LUT4 n1041_s1 (
    .F(n1041_4),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1041_s1.INIT=16'h01FE;
  LUT4 n1041_s2 (
    .F(n1041_5),
    .I0(n1005_2),
    .I1(n1041_7),
    .I2(ff_start),
    .I3(n359_4) 
);
defparam n1041_s2.INIT=16'h3A33;
  LUT4 n1041_s3 (
    .F(n1041_6),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n1041_s3.INIT=16'h4000;
  LUT4 n1042_s1 (
    .F(n1042_4),
    .I0(n1006_2),
    .I1(n359_4),
    .I2(n1042_6),
    .I3(n1041_6) 
);
defparam n1042_s1.INIT=16'hF0BB;
  LUT4 n1042_s2 (
    .F(n1042_5),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]),
    .I2(n1041_6),
    .I3(reg_nx[2]) 
);
defparam n1042_s2.INIT=16'hFE01;
  LUT4 n1043_s1 (
    .F(n1043_4),
    .I0(n1043_6),
    .I1(ff_nx[0]),
    .I2(ff_nx[1]),
    .I3(n1041_6) 
);
defparam n1043_s1.INIT=16'hC3AA;
  LUT4 n1044_s1 (
    .F(n1044_4),
    .I0(n1008_2),
    .I1(n1044_6),
    .I2(n359_4),
    .I3(n1036_11) 
);
defparam n1044_s1.INIT=16'h5300;
  LUT4 n1044_s2 (
    .F(n1044_5),
    .I0(w_next_0_4),
    .I1(n1044_7),
    .I2(n317_8),
    .I3(ff_start) 
);
defparam n1044_s2.INIT=16'h5C00;
  LUT4 n1077_s2 (
    .F(n1077_5),
    .I0(n359_4),
    .I1(n1077_6),
    .I2(ff_start),
    .I3(n1077_7) 
);
defparam n1077_s2.INIT=16'hF100;
  LUT3 n1162_s1 (
    .F(n1162_4),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]),
    .I2(n1164_4) 
);
defparam n1162_s1.INIT=8'h10;
  LUT2 n1163_s1 (
    .F(n1163_4),
    .I0(ff_ny[7]),
    .I1(n1164_4) 
);
defparam n1163_s1.INIT=4'h4;
  LUT4 n1164_s1 (
    .F(n1164_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]),
    .I3(n1167_4) 
);
defparam n1164_s1.INIT=16'h0100;
  LUT3 n1165_s1 (
    .F(n1165_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n1167_4) 
);
defparam n1165_s1.INIT=8'h10;
  LUT2 n1166_s1 (
    .F(n1166_4),
    .I0(ff_ny[4]),
    .I1(n1167_4) 
);
defparam n1166_s1.INIT=4'h4;
  LUT4 n1167_s1 (
    .F(n1167_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n1167_s1.INIT=16'h0001;
  LUT3 n1168_s1 (
    .F(n1168_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]) 
);
defparam n1168_s1.INIT=8'h01;
  LUT2 n1169_s1 (
    .F(n1169_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n1169_s1.INIT=4'h1;
  LUT3 n1220_s1 (
    .F(n1220_4),
    .I0(n1190_1),
    .I1(w_next_nyb[7]),
    .I2(ff_dx_8_9) 
);
defparam n1220_s1.INIT=8'hCA;
  LUT3 n1221_s1 (
    .F(n1221_4),
    .I0(n1191_1),
    .I1(w_next_nyb[6]),
    .I2(ff_dx_8_9) 
);
defparam n1221_s1.INIT=8'hCA;
  LUT3 n1222_s1 (
    .F(n1222_4),
    .I0(n1192_1),
    .I1(w_next_nyb[5]),
    .I2(ff_dx_8_9) 
);
defparam n1222_s1.INIT=8'hCA;
  LUT3 n1223_s1 (
    .F(n1223_4),
    .I0(n1193_1),
    .I1(w_next_nyb[4]),
    .I2(ff_dx_8_9) 
);
defparam n1223_s1.INIT=8'hCA;
  LUT3 n1224_s1 (
    .F(n1224_4),
    .I0(n1194_1),
    .I1(w_next_nyb[3]),
    .I2(ff_dx_8_9) 
);
defparam n1224_s1.INIT=8'hCA;
  LUT3 n1225_s1 (
    .F(n1225_4),
    .I0(n1195_1),
    .I1(w_next_nyb[2]),
    .I2(ff_dx_8_9) 
);
defparam n1225_s1.INIT=8'hCA;
  LUT3 n1226_s1 (
    .F(n1226_4),
    .I0(n1196_1),
    .I1(w_next_nyb[1]),
    .I2(ff_dx_8_9) 
);
defparam n1226_s1.INIT=8'hCA;
  LUT3 n1227_s1 (
    .F(n1227_4),
    .I0(n1197_1),
    .I1(w_next_nyb[0]),
    .I2(ff_dx_8_9) 
);
defparam n1227_s1.INIT=8'hCA;
  LUT2 n1297_s2 (
    .F(n1297_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1297_s2.INIT=4'h1;
  LUT4 n1297_s3 (
    .F(n1297_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n1297_s3.INIT=16'h1000;
  LUT4 n1935_s6 (
    .F(n1935_9),
    .I0(ff_command[2]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_start) 
);
defparam n1935_s6.INIT=16'hE000;
  LUT4 n1935_s7 (
    .F(n1935_10),
    .I0(n1935_12),
    .I1(ff_state[2]),
    .I2(ff_state[4]),
    .I3(n1933_16) 
);
defparam n1935_s7.INIT=16'h4200;
  LUT4 n1935_s8 (
    .F(n1935_11),
    .I0(n1935_13),
    .I1(n1935_14),
    .I2(n1935_15),
    .I3(n1937_10) 
);
defparam n1935_s8.INIT=16'hF800;
  LUT3 n1936_s7 (
    .F(n1936_10),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[1]) 
);
defparam n1936_s7.INIT=8'h3D;
  LUT4 n1936_s8 (
    .F(n1936_11),
    .I0(n1936_13),
    .I1(n1936_14),
    .I2(n1936_15),
    .I3(n1937_10) 
);
defparam n1936_s8.INIT=16'h7000;
  LUT4 n1936_s9 (
    .F(n1936_12),
    .I0(n1936_16),
    .I1(n1936_17),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1936_s9.INIT=16'h0E00;
  LUT4 n1937_s6 (
    .F(n1937_9),
    .I0(n1931_13),
    .I1(n1937_13),
    .I2(n1937_14),
    .I3(n1937_24) 
);
defparam n1937_s6.INIT=16'h000B;
  LUT2 n1937_s7 (
    .F(n1937_10),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1937_s7.INIT=4'h1;
  LUT4 n1937_s8 (
    .F(n1937_11),
    .I0(n1936_16),
    .I1(n1937_16),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1937_s8.INIT=16'h0E00;
  LUT4 n1937_s9 (
    .F(n1937_12),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[1]),
    .I3(ff_start) 
);
defparam n1937_s9.INIT=16'hF100;
  LUT4 n1938_s7 (
    .F(n1938_10),
    .I0(n1938_13),
    .I1(ff_state[2]),
    .I2(n1938_14),
    .I3(n1935_14) 
);
defparam n1938_s7.INIT=16'hD010;
  LUT4 n1938_s8 (
    .F(n1938_11),
    .I0(n1938_15),
    .I1(n1938_16),
    .I2(n1938_17),
    .I3(n1938_18) 
);
defparam n1938_s8.INIT=16'h00BF;
  LUT4 n1938_s9 (
    .F(n1938_12),
    .I0(n1938_19),
    .I1(n1938_20),
    .I2(n1938_21),
    .I3(ff_start) 
);
defparam n1938_s9.INIT=16'h0FBB;
  LUT4 n1836_s91 (
    .F(n1836_95),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(n1837_93),
    .I3(ff_next_vram1_3_13) 
);
defparam n1836_s91.INIT=16'h0305;
  LUT4 n1836_s92 (
    .F(n1836_96),
    .I0(n1836_98),
    .I1(n1836_99),
    .I2(n551_30),
    .I3(n1837_93) 
);
defparam n1836_s92.INIT=16'h053F;
  LUT4 n1836_s93 (
    .F(n1836_97),
    .I0(w_status_border_position[1]),
    .I1(n1836_100),
    .I2(n1836_101),
    .I3(n1837_93) 
);
defparam n1836_s93.INIT=16'hAC00;
  LUT4 n1837_s88 (
    .F(n1837_92),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(n1837_93),
    .I3(ff_next_vram1_3_13) 
);
defparam n1837_s88.INIT=16'h0A0C;
  LUT2 n1837_s89 (
    .F(n1837_93),
    .I0(n1837_95),
    .I1(ff_state[4]) 
);
defparam n1837_s89.INIT=4'h1;
  LUT4 n1837_s90 (
    .F(n1837_94),
    .I0(n1837_96),
    .I1(n1836_98),
    .I2(n1837_93),
    .I3(n551_30) 
);
defparam n1837_s90.INIT=16'h305F;
  LUT4 n1838_s88 (
    .F(n1838_92),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(n1837_93),
    .I3(ff_next_vram1_3_13) 
);
defparam n1838_s88.INIT=16'h0A0C;
  LUT4 n1838_s89 (
    .F(n1838_93),
    .I0(ff_sy[7]),
    .I1(n1838_94),
    .I2(n1837_92),
    .I3(ff_next_vram1_3_13) 
);
defparam n1838_s89.INIT=16'h0C05;
  LUT4 n1839_s88 (
    .F(n1839_92),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(n1837_93),
    .I3(ff_next_vram1_3_13) 
);
defparam n1839_s88.INIT=16'h0A0C;
  LUT4 n1839_s89 (
    .F(n1839_93),
    .I0(ff_sy[6]),
    .I1(n1839_94),
    .I2(n1838_92),
    .I3(ff_next_vram1_3_13) 
);
defparam n1839_s89.INIT=16'h0C05;
  LUT3 n1840_s88 (
    .F(n1840_92),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(ff_next_vram1_3_13) 
);
defparam n1840_s88.INIT=8'h53;
  LUT4 n1840_s89 (
    .F(n1840_93),
    .I0(ff_sy[4]),
    .I1(n1840_96),
    .I2(n1839_92),
    .I3(n1471_30) 
);
defparam n1840_s89.INIT=16'h0305;
  LUT3 n1841_s88 (
    .F(n1841_92),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(ff_next_vram1_3_13) 
);
defparam n1841_s88.INIT=8'h53;
  LUT4 n1841_s89 (
    .F(n1841_93),
    .I0(n1840_92),
    .I1(n1837_93),
    .I2(n551_30),
    .I3(n1841_94) 
);
defparam n1841_s89.INIT=16'h1C1F;
  LUT4 n1842_s88 (
    .F(n1842_92),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(n1837_93),
    .I3(n1842_94) 
);
defparam n1842_s88.INIT=16'hC0AF;
  LUT4 n1842_s89 (
    .F(n1842_93),
    .I0(ff_sy[3]),
    .I1(n1841_94),
    .I2(n1837_93),
    .I3(n551_30) 
);
defparam n1842_s89.INIT=16'hA300;
  LUT3 n1844_s88 (
    .F(n1844_92),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(ff_next_vram1_3_13) 
);
defparam n1844_s88.INIT=8'h53;
  LUT4 n1844_s89 (
    .F(n1844_93),
    .I0(n1843_93),
    .I1(n551_30),
    .I2(n1845_94),
    .I3(n1844_94) 
);
defparam n1844_s89.INIT=16'hBBB8;
  LUT4 n1845_s88 (
    .F(n1845_92),
    .I0(ff_sy[0]),
    .I1(n1845_95),
    .I2(ff_next_vram1_3_13),
    .I3(n1837_93) 
);
defparam n1845_s88.INIT=16'hC500;
  LUT4 n1845_s89 (
    .F(n1845_93),
    .I0(n1837_93),
    .I1(n1845_96),
    .I2(n1844_94),
    .I3(n551_30) 
);
defparam n1845_s89.INIT=16'hF0BB;
  LUT4 n1845_s90 (
    .F(n1845_94),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(n1837_93),
    .I3(ff_next_vram1_3_13) 
);
defparam n1845_s90.INIT=16'h0A0C;
  LUT4 n1846_s88 (
    .F(n1846_92),
    .I0(w_status_border_position[7]),
    .I1(n1846_94),
    .I2(n1836_101),
    .I3(n1837_93) 
);
defparam n1846_s88.INIT=16'hAC00;
  LUT4 n1846_s89 (
    .F(n1846_93),
    .I0(n1846_95),
    .I1(n1845_96),
    .I2(n1837_93),
    .I3(n551_30) 
);
defparam n1846_s89.INIT=16'h0CFA;
  LUT4 n1847_s88 (
    .F(n1847_92),
    .I0(n1837_93),
    .I1(n1846_95),
    .I2(n1848_92),
    .I3(n551_30) 
);
defparam n1847_s88.INIT=16'hEEF0;
  LUT4 n1847_s89 (
    .F(n1847_93),
    .I0(ff_dx[5]),
    .I1(n744_19),
    .I2(n1847_94),
    .I3(n1837_93) 
);
defparam n1847_s89.INIT=16'h004F;
  LUT4 n1848_s88 (
    .F(n1848_92),
    .I0(w_status_border_position[6]),
    .I1(n1848_94),
    .I2(n1836_101),
    .I3(n1837_93) 
);
defparam n1848_s88.INIT=16'h5C00;
  LUT4 n1849_s88 (
    .F(n1849_92),
    .I0(ff_dx[4]),
    .I1(n1849_95),
    .I2(n831_34),
    .I3(n2015_6) 
);
defparam n1849_s88.INIT=16'h0C3A;
  LUT4 n1849_s89 (
    .F(n1849_93),
    .I0(ff_dx[3]),
    .I1(n1849_96),
    .I2(n1837_93),
    .I3(n744_19) 
);
defparam n1849_s89.INIT=16'h0A03;
  LUT4 n1849_s90 (
    .F(n1849_94),
    .I0(n1849_97),
    .I1(n1848_95),
    .I2(n1837_93),
    .I3(n551_30) 
);
defparam n1849_s90.INIT=16'h305F;
  LUT3 n1850_s88 (
    .F(n1850_92),
    .I0(n744_19),
    .I1(ff_dx[2]),
    .I2(n1850_94) 
);
defparam n1850_s88.INIT=8'hD0;
  LUT4 n1850_s89 (
    .F(n1850_93),
    .I0(n1850_95),
    .I1(n1849_97),
    .I2(n1837_93),
    .I3(n551_30) 
);
defparam n1850_s89.INIT=16'h305F;
  LUT4 n1851_s88 (
    .F(n1851_92),
    .I0(w_status_border_position[2]),
    .I1(n1851_95),
    .I2(n1836_101),
    .I3(n1837_93) 
);
defparam n1851_s88.INIT=16'h5C00;
  LUT4 n1851_s89 (
    .F(n1851_93),
    .I0(ff_dx[1]),
    .I1(n1851_96),
    .I2(n1837_93),
    .I3(n744_19) 
);
defparam n1851_s89.INIT=16'h050C;
  LUT4 n1852_s88 (
    .F(n1852_92),
    .I0(n1837_93),
    .I1(n1852_93),
    .I2(n1851_92),
    .I3(n551_30) 
);
defparam n1852_s88.INIT=16'h0FEE;
  LUT4 ff_read_color_s4 (
    .F(ff_read_color_9),
    .I0(ff_next_state[4]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_read_color_s4.INIT=16'hC70C;
  LUT2 ff_read_color_s5 (
    .F(ff_read_color_10),
    .I0(ff_transfer_ready_8),
    .I1(ff_transfer_ready_17) 
);
defparam ff_read_color_s5.INIT=4'h8;
  LUT4 ff_transfer_ready_s5 (
    .F(ff_transfer_ready_8),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam ff_transfer_ready_s5.INIT=16'h4000;
  LUT4 ff_transfer_ready_s6 (
    .F(ff_transfer_ready_9),
    .I0(ff_cache_vram_wdata_7_12),
    .I1(ff_transfer_ready_15),
    .I2(ff_command[2]),
    .I3(ff_transfer_ready_12) 
);
defparam ff_transfer_ready_s6.INIT=16'hCA00;
  LUT4 ff_transfer_ready_s7 (
    .F(ff_transfer_ready_10),
    .I0(ff_count_valid),
    .I1(ff_start),
    .I2(ff_transfer_ready_13),
    .I3(n1297_6) 
);
defparam ff_transfer_ready_s7.INIT=16'h001F;
  LUT4 n1930_s5 (
    .F(n1930_11),
    .I0(ff_cache_vram_wdata_7_12),
    .I1(w_cache_flush_end),
    .I2(n1930_13),
    .I3(ff_state[5]) 
);
defparam n1930_s5.INIT=16'h77F0;
  LUT4 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(ff_source_7_8),
    .I1(ff_cache_vram_valid),
    .I2(ff_state[5]),
    .I3(n1864_115) 
);
defparam ff_source_7_s3.INIT=16'h0100;
  LUT4 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(w_next_nyb[2]),
    .I1(ff_dx_8_10),
    .I2(ff_dx_8_11),
    .I3(n1278_9) 
);
defparam ff_dx_8_s4.INIT=16'hBF00;
  LUT3 ff_cache_vram_wdata_7_s7 (
    .F(ff_cache_vram_wdata_7_12),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_cache_vram_wdata_7_15) 
);
defparam ff_cache_vram_wdata_7_s7.INIT=8'h80;
  LUT4 ff_cache_vram_wdata_7_s8 (
    .F(ff_cache_vram_wdata_7_13),
    .I0(ff_state[5]),
    .I1(ff_cache_vram_wdata_7_16),
    .I2(ff_next_state_5_19),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s8.INIT=16'hBBF0;
  LUT2 ff_cache_vram_wdata_7_s9 (
    .F(ff_cache_vram_wdata_7_14),
    .I0(ff_cache_vram_valid),
    .I1(ff_start) 
);
defparam ff_cache_vram_wdata_7_s9.INIT=4'h1;
  LUT4 ff_next_state_5_s9 (
    .F(ff_next_state_5_13),
    .I0(ff_next_state_5_14),
    .I1(ff_next_state_5_15),
    .I2(ff_reset_n2_1),
    .I3(n1932_20) 
);
defparam ff_next_state_5_s9.INIT=16'h1000;
  LUT4 ff_state_5_s7 (
    .F(ff_state_5_12),
    .I0(w_cache_flush_end),
    .I1(ff_cache_vram_wdata_7_12),
    .I2(w_cache_vram_rdata_en),
    .I3(ff_transfer_ready_15) 
);
defparam ff_state_5_s7.INIT=16'hB0BB;
  LUT4 ff_state_5_s8 (
    .F(ff_state_5_13),
    .I0(n1936_13),
    .I1(ff_state_5_14),
    .I2(ff_state[0]),
    .I3(ff_cache_vram_valid) 
);
defparam ff_state_5_s8.INIT=16'h00EF;
  LUT4 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_12),
    .I0(ff_cache_flush_start_13),
    .I1(ff_cache_flush_start_14),
    .I2(ff_cache_vram_valid),
    .I3(ff_state[5]) 
);
defparam ff_cache_flush_start_s7.INIT=16'h0C05;
  LUT3 ff_cache_vram_valid_s8 (
    .F(ff_cache_vram_valid_13),
    .I0(ff_cache_vram_wdata_7_12),
    .I1(ff_cache_vram_write_18),
    .I2(ff_state[5]) 
);
defparam ff_cache_vram_valid_s8.INIT=8'h5B;
  LUT4 ff_count_valid_s8 (
    .F(ff_count_valid_13),
    .I0(ff_count_valid_14),
    .I1(ff_count_valid_15),
    .I2(ff_state[1]),
    .I3(ff_state[5]) 
);
defparam ff_count_valid_s8.INIT=16'hC3A2;
  LUT4 n1863_s103 (
    .F(n1863_119),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam n1863_s103.INIT=16'hDE3F;
  LUT4 n1861_s99 (
    .F(n1861_113),
    .I0(n2015_6),
    .I1(ff_next_state[5]),
    .I2(ff_dx[8]),
    .I3(ff_state[0]) 
);
defparam n1861_s99.INIT=16'hBF00;
  LUT4 n1861_s100 (
    .F(n1861_114),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1861_s100.INIT=16'h14CF;
  LUT4 n1818_s126 (
    .F(n1818_152),
    .I0(ff_state[3]),
    .I1(ff_cache_vram_write),
    .I2(n1932_16),
    .I3(ff_next_state_5_19) 
);
defparam n1818_s126.INIT=16'h00BF;
  LUT4 n1479_s3 (
    .F(n1479_8),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]),
    .I3(n551_30) 
);
defparam n1479_s3.INIT=16'h3335;
  LUT2 n1479_s4 (
    .F(n1479_9),
    .I0(reg_screen_mode[3]),
    .I1(n551_30) 
);
defparam n1479_s4.INIT=4'h4;
  LUT4 n1478_s3 (
    .F(n1478_8),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]),
    .I3(n551_30) 
);
defparam n1478_s3.INIT=16'h3335;
  LUT3 n1477_s3 (
    .F(n1477_8),
    .I0(ff_xsel[0]),
    .I1(reg_screen_mode[3]),
    .I2(n551_30) 
);
defparam n1477_s3.INIT=8'h35;
  LUT3 n1383_s4 (
    .F(n1383_9),
    .I0(ff_start),
    .I1(ff_count_valid),
    .I2(ff_transfer_ready_13) 
);
defparam n1383_s4.INIT=8'h40;
  LUT3 n1826_s89 (
    .F(n1826_95),
    .I0(n1826_97),
    .I1(ff_read_byte[0]),
    .I2(n1826_98) 
);
defparam n1826_s89.INIT=8'h53;
  LUT3 n1825_s88 (
    .F(n1825_94),
    .I0(n1825_96),
    .I1(ff_read_byte[1]),
    .I2(n1826_98) 
);
defparam n1825_s88.INIT=8'hAC;
  LUT4 n1824_s85 (
    .F(n1824_91),
    .I0(n1824_102),
    .I1(n1824_95),
    .I2(ff_read_byte[2]),
    .I3(n1824_96) 
);
defparam n1824_s85.INIT=16'hF0EE;
  LUT3 n1824_s87 (
    .F(n1824_93),
    .I0(n1822_93),
    .I1(n1824_98),
    .I2(ff_state[5]) 
);
defparam n1824_s87.INIT=8'h0E;
  LUT4 n1823_s85 (
    .F(n1823_91),
    .I0(n1823_93),
    .I1(ff_read_byte[3]),
    .I2(n1824_96),
    .I3(n1822_93) 
);
defparam n1823_s85.INIT=16'hC500;
  LUT4 n1823_s86 (
    .F(n1823_92),
    .I0(w_next_0_4),
    .I1(n1823_94),
    .I2(n1823_95),
    .I3(n1822_93) 
);
defparam n1823_s86.INIT=16'h770F;
  LUT3 n1822_s86 (
    .F(n1822_92),
    .I0(ff_color[4]),
    .I1(ff_read_byte[4]),
    .I2(ff_state[4]) 
);
defparam n1822_s86.INIT=8'hCA;
  LUT4 n1822_s87 (
    .F(n1822_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1822_s87.INIT=16'hC788;
  LUT3 n1821_s86 (
    .F(n1821_92),
    .I0(ff_color[5]),
    .I1(ff_read_byte[5]),
    .I2(ff_state[4]) 
);
defparam n1821_s86.INIT=8'hCA;
  LUT4 n1820_s85 (
    .F(n1820_91),
    .I0(n1824_102),
    .I1(n1824_95),
    .I2(ff_read_byte[6]),
    .I3(n1820_94) 
);
defparam n1820_s85.INIT=16'hEEF0;
  LUT4 n1820_s86 (
    .F(n1820_92),
    .I0(n1820_102),
    .I1(n1820_96),
    .I2(w_next_0_4),
    .I3(n1822_93) 
);
defparam n1820_s86.INIT=16'h4F00;
  LUT3 n1820_s87 (
    .F(n1820_93),
    .I0(n1822_93),
    .I1(n1820_97),
    .I2(ff_state[5]) 
);
defparam n1820_s87.INIT=8'h0E;
  LUT4 n1819_s87 (
    .F(n1819_93),
    .I0(n1823_93),
    .I1(n1820_94),
    .I2(n1819_96),
    .I3(w_next_0_4) 
);
defparam n1819_s87.INIT=16'hF077;
  LUT4 n1819_s88 (
    .F(n1819_94),
    .I0(ff_read_byte[7]),
    .I1(w_next_0_4),
    .I2(n1820_94),
    .I3(ff_state[5]) 
);
defparam n1819_s88.INIT=16'h00FE;
  LUT4 n1819_s89 (
    .F(n1819_95),
    .I0(ff_color[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1819_s89.INIT=16'h0C0A;
  LUT4 n1934_s8 (
    .F(n1934_13),
    .I0(ff_state[1]),
    .I1(n1934_15),
    .I2(n1934_16),
    .I3(n1934_17) 
);
defparam n1934_s8.INIT=16'h001F;
  LUT4 n1934_s9 (
    .F(n1934_14),
    .I0(ff_cache_vram_wdata_7_15),
    .I1(ff_state[5]),
    .I2(ff_read_color_9),
    .I3(n1936_16) 
);
defparam n1934_s9.INIT=16'hF7A7;
  LUT4 n1933_s9 (
    .F(n1933_14),
    .I0(ff_state[2]),
    .I1(n1933_17),
    .I2(n1938_15),
    .I3(n1933_18) 
);
defparam n1933_s9.INIT=16'h0B00;
  LUT3 n1933_s10 (
    .F(n1933_15),
    .I0(n1933_23),
    .I1(n1933_20),
    .I2(ff_state[4]) 
);
defparam n1933_s10.INIT=8'h35;
  LUT4 n1933_s11 (
    .F(n1933_16),
    .I0(ff_start),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n1933_s11.INIT=16'h4100;
  LUT2 n1932_s9 (
    .F(n1932_14),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1932_s9.INIT=4'h1;
  LUT2 n1932_s10 (
    .F(n1932_15),
    .I0(n1932_18),
    .I1(ff_state[4]) 
);
defparam n1932_s10.INIT=4'h8;
  LUT4 n1932_s11 (
    .F(n1932_16),
    .I0(n2015_6),
    .I1(n1867_97),
    .I2(ff_dx[8]),
    .I3(ff_state[0]) 
);
defparam n1932_s11.INIT=16'h1000;
  LUT2 n1931_s8 (
    .F(n1931_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1931_s8.INIT=4'h4;
  LUT4 n1931_s9 (
    .F(n1931_14),
    .I0(ff_state[1]),
    .I1(n1931_15),
    .I2(ff_next_state[0]),
    .I3(ff_next_state[1]) 
);
defparam n1931_s9.INIT=16'h4000;
  LUT4 n1930_s6 (
    .F(n1930_12),
    .I0(ff_sx[9]),
    .I1(n1930_14),
    .I2(n1930_15),
    .I3(n1930_16) 
);
defparam n1930_s6.INIT=16'h4000;
  LUT4 n1929_s9 (
    .F(n1929_14),
    .I0(n1929_15),
    .I1(n1929_16),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1929_s9.INIT=16'h03F5;
  LUT2 n1864_s99 (
    .F(n1864_115),
    .I0(ff_state[2]),
    .I1(ff_state[0]) 
);
defparam n1864_s99.INIT=4'h4;
  LUT4 n1864_s100 (
    .F(n1864_116),
    .I0(ff_next_state[2]),
    .I1(n1863_120),
    .I2(n1864_117),
    .I3(ff_state[2]) 
);
defparam n1864_s100.INIT=16'hB0BB;
  LUT3 n1862_s93 (
    .F(n1862_107),
    .I0(n2015_6),
    .I1(ff_next_state[4]),
    .I2(ff_dx[8]) 
);
defparam n1862_s93.INIT=8'h40;
  LUT4 n1862_s94 (
    .F(n1862_108),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1862_s94.INIT=16'hC8BF;
  LUT2 ff_xsel_1_s9 (
    .F(ff_xsel_1_13),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam ff_xsel_1_s9.INIT=4'h1;
  LUT4 ff_border_detect_s4 (
    .F(ff_border_detect_7),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[3]) 
);
defparam ff_border_detect_s4.INIT=16'h1000;
  LUT4 n1865_s107 (
    .F(n1865_127),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1865_s107.INIT=16'h31F3;
  LUT4 n317_s4 (
    .F(n317_7),
    .I0(ff_command[0]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_command[1]) 
);
defparam n317_s4.INIT=16'h1000;
  LUT4 n317_s5 (
    .F(n317_8),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n317_s5.INIT=16'h4000;
  LUT4 n317_s6 (
    .F(n317_9),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n317_s6.INIT=16'hF13F;
  LUT4 n359_s3 (
    .F(n359_6),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(n359_9),
    .I3(n1039_7) 
);
defparam n359_s3.INIT=16'h1000;
  LUT4 n359_s4 (
    .F(n359_7),
    .I0(n2015_6),
    .I1(w_next_dx[8]),
    .I2(w_next_dx[9]),
    .I3(n359_10) 
);
defparam n359_s4.INIT=16'hF400;
  LUT4 n359_s5 (
    .F(n359_8),
    .I0(n2015_6),
    .I1(w_next_sx[8]),
    .I2(w_next_sx[9]),
    .I3(n317_9) 
);
defparam n359_s5.INIT=16'h00F4;
  LUT2 n604_s5 (
    .F(n604_8),
    .I0(ff_maj),
    .I1(ff_dx_8_9) 
);
defparam n604_s5.INIT=4'h8;
  LUT2 n639_s3 (
    .F(n639_6),
    .I0(ff_maj),
    .I1(ff_dx_8_9) 
);
defparam n639_s3.INIT=4'h4;
  LUT3 n1036_s5 (
    .F(n1036_8),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(n1039_7) 
);
defparam n1036_s5.INIT=8'h10;
  LUT3 n1036_s6 (
    .F(n1036_9),
    .I0(n1041_6),
    .I1(n1036_12),
    .I2(reg_nx[8]) 
);
defparam n1036_s6.INIT=8'hB4;
  LUT3 n1036_s7 (
    .F(n1036_10),
    .I0(n317_8),
    .I1(reg_nx[8]),
    .I2(n1036_12) 
);
defparam n1036_s7.INIT=8'h41;
  LUT2 n1036_s8 (
    .F(n1036_11),
    .I0(ff_start),
    .I1(n1041_6) 
);
defparam n1036_s8.INIT=4'h1;
  LUT4 n1037_s3 (
    .F(n1037_6),
    .I0(n1037_7),
    .I1(n1040_6),
    .I2(n317_8),
    .I3(reg_nx[7]) 
);
defparam n1037_s3.INIT=16'h0807;
  LUT4 n1039_s3 (
    .F(n1039_6),
    .I0(reg_nx[4]),
    .I1(n1040_4),
    .I2(n317_8),
    .I3(reg_nx[5]) 
);
defparam n1039_s3.INIT=16'h040B;
  LUT4 n1039_s4 (
    .F(n1039_7),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1039_s4.INIT=16'h0001;
  LUT4 n1040_s3 (
    .F(n1040_6),
    .I0(reg_nx[2]),
    .I1(reg_nx[1]),
    .I2(reg_nx[0]),
    .I3(n1041_6) 
);
defparam n1040_s3.INIT=16'h0001;
  LUT3 n1041_s4 (
    .F(n1041_7),
    .I0(n317_8),
    .I1(reg_nx[3]),
    .I2(n1040_6) 
);
defparam n1041_s4.INIT=8'h41;
  LUT3 n1042_s3 (
    .F(n1042_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]) 
);
defparam n1042_s3.INIT=8'hE1;
  LUT4 n1043_s3 (
    .F(n1043_6),
    .I0(n317_8),
    .I1(n1043_8),
    .I2(n1007_2),
    .I3(n359_4) 
);
defparam n1043_s3.INIT=16'hF0EE;
  LUT3 n1043_s4 (
    .F(n1043_7),
    .I0(n1043_8),
    .I1(reg_nx[1]),
    .I2(n1041_6) 
);
defparam n1043_s4.INIT=8'h35;
  LUT3 n1044_s3 (
    .F(n1044_6),
    .I0(reg_nx[0]),
    .I1(n317_8),
    .I2(w_next[0]) 
);
defparam n1044_s3.INIT=8'h10;
  LUT3 n1044_s4 (
    .F(n1044_7),
    .I0(w_next[0]),
    .I1(reg_nx[0]),
    .I2(n1041_6) 
);
defparam n1044_s4.INIT=8'h3D;
  LUT4 n1077_s3 (
    .F(n1077_6),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n1077_8),
    .I3(n1167_4) 
);
defparam n1077_s3.INIT=16'h1000;
  LUT3 n1077_s4 (
    .F(n1077_7),
    .I0(w_register_write),
    .I1(n1041_6),
    .I2(ff_sx_9_8) 
);
defparam n1077_s4.INIT=8'h10;
  LUT4 n1935_s9 (
    .F(n1935_12),
    .I0(ff_next_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1935_s9.INIT=16'hC70C;
  LUT4 n1935_s10 (
    .F(n1935_13),
    .I0(n1938_13),
    .I1(ff_state[0]),
    .I2(ff_xsel_1_13),
    .I3(ff_state[4]) 
);
defparam n1935_s10.INIT=16'h1F00;
  LUT4 n1935_s11 (
    .F(n1935_14),
    .I0(ff_state[0]),
    .I1(n1936_13),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1935_s11.INIT=16'hFE8F;
  LUT4 n1935_s12 (
    .F(n1935_15),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(n1935_16) 
);
defparam n1935_s12.INIT=16'hBCD5;
  LUT4 n1936_s10 (
    .F(n1936_13),
    .I0(n359_6),
    .I1(n359_7),
    .I2(n359_8),
    .I3(n1077_6) 
);
defparam n1936_s10.INIT=16'hFE00;
  LUT4 n1936_s11 (
    .F(n1936_14),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[0]) 
);
defparam n1936_s11.INIT=16'h87FE;
  LUT4 n1936_s12 (
    .F(n1936_15),
    .I0(n1936_14),
    .I1(n1936_18),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1936_s12.INIT=16'h700D;
  LUT4 n1936_s13 (
    .F(n1936_16),
    .I0(n1936_13),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[2]) 
);
defparam n1936_s13.INIT=16'h3FFD;
  LUT4 n1936_s14 (
    .F(n1936_17),
    .I0(ff_next_state[2]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1936_s14.INIT=16'hF34F;
  LUT4 n1937_s10 (
    .F(n1937_13),
    .I0(n1938_13),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1935_16) 
);
defparam n1937_s10.INIT=16'h2C3C;
  LUT3 n1937_s11 (
    .F(n1937_14),
    .I0(n1936_13),
    .I1(n1937_17),
    .I2(n1837_95) 
);
defparam n1937_s11.INIT=8'h4C;
  LUT4 n1937_s13 (
    .F(n1937_16),
    .I0(ff_next_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1937_s13.INIT=16'hF34F;
  LUT4 n1938_s10 (
    .F(n1938_13),
    .I0(w_next_dx[9]),
    .I1(n359_6),
    .I2(n1938_22),
    .I3(n1938_23) 
);
defparam n1938_s10.INIT=16'h0100;
  LUT2 n1938_s11 (
    .F(n1938_14),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1938_s11.INIT=4'h4;
  LUT4 n1938_s12 (
    .F(n1938_15),
    .I0(ff_eq),
    .I1(n1644_3),
    .I2(ff_state[1]),
    .I3(n1864_115) 
);
defparam n1938_s12.INIT=16'h9000;
  LUT4 n1938_s13 (
    .F(n1938_16),
    .I0(n1936_13),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1938_s13.INIT=16'hA3FE;
  LUT2 n1938_s14 (
    .F(n1938_17),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1938_s14.INIT=4'h8;
  LUT4 n1938_s15 (
    .F(n1938_18),
    .I0(n1938_24),
    .I1(ff_state[2]),
    .I2(ff_state[4]),
    .I3(n1938_25) 
);
defparam n1938_s15.INIT=16'h0007;
  LUT4 n1938_s16 (
    .F(n1938_19),
    .I0(ff_next_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_cache_vram_wdata_7_15) 
);
defparam n1938_s16.INIT=16'h2C00;
  LUT4 n1938_s17 (
    .F(n1938_20),
    .I0(ff_state[0]),
    .I1(n1932_14),
    .I2(ff_xsel_1_13),
    .I3(ff_state[5]) 
);
defparam n1938_s17.INIT=16'hBF00;
  LUT3 n1938_s18 (
    .F(n1938_21),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[0]) 
);
defparam n1938_s18.INIT=8'h0E;
  LUT3 n1836_s94 (
    .F(n1836_98),
    .I0(ff_sy[9]),
    .I1(ff_sy[8]),
    .I2(ff_next_vram1_3_13) 
);
defparam n1836_s94.INIT=8'h35;
  LUT3 n1836_s95 (
    .F(n1836_99),
    .I0(ff_dx[0]),
    .I1(n1836_102),
    .I2(n2015_6) 
);
defparam n1836_s95.INIT=8'hC5;
  LUT3 n1836_s96 (
    .F(n1836_100),
    .I0(w_status_border_position[0]),
    .I1(w_status_border_position[2]),
    .I2(n2015_6) 
);
defparam n1836_s96.INIT=8'hCA;
  LUT4 n1836_s97 (
    .F(n1836_101),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[2]),
    .I3(n1471_33) 
);
defparam n1836_s97.INIT=16'h6000;
  LUT4 n1837_s91 (
    .F(n1837_95),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1837_s91.INIT=16'hB7CA;
  LUT3 n1837_s92 (
    .F(n1837_96),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(ff_next_vram1_3_13) 
);
defparam n1837_s92.INIT=8'h53;
  LUT4 n1838_s90 (
    .F(n1838_94),
    .I0(ff_sy[6]),
    .I1(n1837_93),
    .I2(ff_sy[7]),
    .I3(n551_30) 
);
defparam n1838_s90.INIT=16'h3F45;
  LUT4 n1839_s90 (
    .F(n1839_94),
    .I0(ff_sy[5]),
    .I1(n1837_93),
    .I2(ff_sy[6]),
    .I3(n551_30) 
);
defparam n1839_s90.INIT=16'h3F45;
  LUT3 n1841_s90 (
    .F(n1841_94),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(ff_next_vram1_3_13) 
);
defparam n1841_s90.INIT=8'h53;
  LUT4 n1842_s90 (
    .F(n1842_94),
    .I0(ff_dy[3]),
    .I1(ff_dy[2]),
    .I2(n1837_93),
    .I3(ff_next_vram1_3_13) 
);
defparam n1842_s90.INIT=16'h03F5;
  LUT3 n1843_s89 (
    .F(n1843_93),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(ff_next_vram1_3_13) 
);
defparam n1843_s89.INIT=8'h53;
  LUT4 n1844_s90 (
    .F(n1844_94),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(ff_next_vram1_3_13),
    .I3(n1837_93) 
);
defparam n1844_s90.INIT=16'hAC00;
  LUT3 n1845_s91 (
    .F(n1845_95),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(n2015_6) 
);
defparam n1845_s91.INIT=8'h53;
  LUT3 n1845_s92 (
    .F(n1845_96),
    .I0(ff_dy[0]),
    .I1(n1845_97),
    .I2(ff_next_vram1_3_13) 
);
defparam n1845_s92.INIT=8'hC5;
  LUT3 n1846_s90 (
    .F(n1846_94),
    .I0(w_status_border_position[6]),
    .I1(w_status_border_position[8]),
    .I2(n2015_6) 
);
defparam n1846_s90.INIT=8'hCA;
  LUT3 n1846_s91 (
    .F(n1846_95),
    .I0(ff_dx[6]),
    .I1(n1846_96),
    .I2(n744_19) 
);
defparam n1846_s91.INIT=8'h53;
  LUT4 n1847_s90 (
    .F(n1847_94),
    .I0(ff_dx[6]),
    .I1(n1836_101),
    .I2(ff_dx[7]),
    .I3(n1490_5) 
);
defparam n1847_s90.INIT=16'hB0BB;
  LUT3 n1848_s90 (
    .F(n1848_94),
    .I0(w_status_border_position[5]),
    .I1(w_status_border_position[7]),
    .I2(n2015_6) 
);
defparam n1848_s90.INIT=8'h35;
  LUT3 n1848_s91 (
    .F(n1848_95),
    .I0(w_status_border_position[5]),
    .I1(n1848_96),
    .I2(n1836_101) 
);
defparam n1848_s91.INIT=8'h5C;
  LUT4 n1849_s91 (
    .F(n1849_95),
    .I0(ff_dx[6]),
    .I1(reg_screen_mode[3]),
    .I2(ff_dx[5]),
    .I3(reg_screen_mode[2]) 
);
defparam n1849_s91.INIT=16'h3CAA;
  LUT3 n1849_s92 (
    .F(n1849_96),
    .I0(ff_dx[5]),
    .I1(ff_dx[4]),
    .I2(reg_screen_mode[2]) 
);
defparam n1849_s92.INIT=8'h35;
  LUT3 n1849_s93 (
    .F(n1849_97),
    .I0(w_status_border_position[4]),
    .I1(n1849_98),
    .I2(n1836_101) 
);
defparam n1849_s93.INIT=8'h5C;
  LUT4 n1850_s90 (
    .F(n1850_94),
    .I0(ff_dx[3]),
    .I1(n1836_101),
    .I2(ff_dx[4]),
    .I3(n1490_5) 
);
defparam n1850_s90.INIT=16'hB0BB;
  LUT3 n1850_s91 (
    .F(n1850_95),
    .I0(w_status_border_position[3]),
    .I1(n1850_96),
    .I2(n1836_101) 
);
defparam n1850_s91.INIT=8'h5C;
  LUT3 n1851_s91 (
    .F(n1851_95),
    .I0(w_status_border_position[1]),
    .I1(w_status_border_position[3]),
    .I2(n2015_6) 
);
defparam n1851_s91.INIT=8'h35;
  LUT3 n1851_s92 (
    .F(n1851_96),
    .I0(ff_dx[3]),
    .I1(ff_dx[2]),
    .I2(reg_screen_mode[2]) 
);
defparam n1851_s92.INIT=8'h35;
  LUT3 n1852_s89 (
    .F(n1852_93),
    .I0(n1836_99),
    .I1(ff_dx[1]),
    .I2(n831_34) 
);
defparam n1852_s89.INIT=8'h3A;
  LUT2 n1867_s93 (
    .F(n1867_97),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1867_s93.INIT=4'h8;
  LUT4 ff_transfer_ready_s9 (
    .F(ff_transfer_ready_12),
    .I0(ff_state[5]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_command[0]) 
);
defparam ff_transfer_ready_s9.INIT=16'h4000;
  LUT4 ff_transfer_ready_s10 (
    .F(ff_transfer_ready_13),
    .I0(ff_command[0]),
    .I1(ff_command[2]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam ff_transfer_ready_s10.INIT=16'h1000;
  LUT4 n1930_s7 (
    .F(n1930_13),
    .I0(n1937_18),
    .I1(n1938_15),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1930_s7.INIT=16'h3FF5;
  LUT3 ff_source_7_s4 (
    .F(ff_source_7_8),
    .I0(ff_state[1]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam ff_source_7_s4.INIT=8'hE7;
  LUT3 ff_dx_8_s5 (
    .F(ff_dx_8_10),
    .I0(w_next_nyb[3]),
    .I1(w_next_nyb[4]),
    .I2(w_next_nyb[5]) 
);
defparam ff_dx_8_s5.INIT=8'h01;
  LUT4 ff_dx_8_s6 (
    .F(ff_dx_8_11),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]),
    .I2(w_next_nyb[6]),
    .I3(ff_dx_8_12) 
);
defparam ff_dx_8_s6.INIT=16'h0100;
  LUT3 ff_cache_vram_wdata_7_s10 (
    .F(ff_cache_vram_wdata_7_15),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s10.INIT=8'h80;
  LUT4 ff_cache_vram_wdata_7_s11 (
    .F(ff_cache_vram_wdata_7_16),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_cache_vram_wdata_7_s11.INIT=16'h9EF3;
  LUT4 ff_next_state_5_s10 (
    .F(ff_next_state_5_14),
    .I0(ff_state[2]),
    .I1(ff_next_state_5_16),
    .I2(n1937_18),
    .I3(n1932_14) 
);
defparam ff_next_state_5_s10.INIT=16'hF100;
  LUT2 ff_next_state_5_s11 (
    .F(ff_next_state_5_15),
    .I0(ff_next_state_5_17),
    .I1(ff_state[4]) 
);
defparam ff_next_state_5_s11.INIT=4'h4;
  LUT4 ff_state_5_s9 (
    .F(ff_state_5_14),
    .I0(ff_state[1]),
    .I1(ff_read_color),
    .I2(n1297_8),
    .I3(ff_state_5_15) 
);
defparam ff_state_5_s9.INIT=16'h00EF;
  LUT4 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_13),
    .I0(n1937_19),
    .I1(n1938_15),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam ff_cache_flush_start_s8.INIT=16'h3FFA;
  LUT4 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_14),
    .I0(ff_state[0]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_state[1]),
    .I3(ff_cache_vram_wdata_7_15) 
);
defparam ff_cache_flush_start_s9.INIT=16'hF800;
  LUT4 ff_count_valid_s9 (
    .F(ff_count_valid_14),
    .I0(n1938_15),
    .I1(ff_next_state_5_15),
    .I2(ff_count_valid_16),
    .I3(n1938_24) 
);
defparam ff_count_valid_s9.INIT=16'hBBB0;
  LUT4 ff_count_valid_s10 (
    .F(ff_count_valid_15),
    .I0(ff_state[0]),
    .I1(ff_cache_vram_wdata_7_15),
    .I2(n1297_8),
    .I3(ff_state[1]) 
);
defparam ff_count_valid_s10.INIT=16'hBBF0;
  LUT3 n1863_s104 (
    .F(n1863_120),
    .I0(n2015_6),
    .I1(ff_state[0]),
    .I2(ff_dx[8]) 
);
defparam n1863_s104.INIT=8'h40;
  LUT3 n1826_s90 (
    .F(n1826_96),
    .I0(n1826_97),
    .I1(ff_read_byte[0]),
    .I2(n1826_99) 
);
defparam n1826_s90.INIT=8'h35;
  LUT4 n1826_s91 (
    .F(n1826_97),
    .I0(ff_logical_opration[2]),
    .I1(n1826_100),
    .I2(n1826_101),
    .I3(n1826_102) 
);
defparam n1826_s91.INIT=16'h3B30;
  LUT4 n1826_s92 (
    .F(n1826_98),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(n1826_99),
    .I3(ff_state[3]) 
);
defparam n1826_s92.INIT=16'h0C07;
  LUT3 n1825_s89 (
    .F(n1825_95),
    .I0(n1825_96),
    .I1(ff_read_byte[1]),
    .I2(n1826_99) 
);
defparam n1825_s89.INIT=8'hCA;
  LUT4 n1825_s90 (
    .F(n1825_96),
    .I0(ff_logical_opration[2]),
    .I1(n1825_97),
    .I2(n1825_98),
    .I3(n1826_101) 
);
defparam n1825_s90.INIT=16'h330B;
  LUT2 n1824_s89 (
    .F(n1824_95),
    .I0(n551_30),
    .I1(n1826_97) 
);
defparam n1824_s89.INIT=4'h8;
  LUT3 n1824_s90 (
    .F(n1824_96),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n551_30) 
);
defparam n1824_s90.INIT=8'hD3;
  LUT3 n1824_s91 (
    .F(n1824_97),
    .I0(n1824_99),
    .I1(w_status_color[2]),
    .I2(n1826_101) 
);
defparam n1824_s91.INIT=8'hC5;
  LUT3 n1824_s92 (
    .F(n1824_98),
    .I0(ff_color[2]),
    .I1(ff_read_byte[2]),
    .I2(ff_state[4]) 
);
defparam n1824_s92.INIT=8'hCA;
  LUT3 n1823_s87 (
    .F(n1823_93),
    .I0(n1823_94),
    .I1(n1825_96),
    .I2(n551_30) 
);
defparam n1823_s87.INIT=8'h35;
  LUT4 n1823_s88 (
    .F(n1823_94),
    .I0(ff_logical_opration[2]),
    .I1(n1823_96),
    .I2(n1826_101),
    .I3(n1823_97) 
);
defparam n1823_s88.INIT=16'h303B;
  LUT3 n1823_s89 (
    .F(n1823_95),
    .I0(ff_color[3]),
    .I1(ff_read_byte[3]),
    .I2(ff_state[4]) 
);
defparam n1823_s89.INIT=8'hCA;
  LUT4 n1822_s88 (
    .F(n1822_94),
    .I0(n1822_96),
    .I1(n1822_101),
    .I2(n1822_98),
    .I3(ff_source[4]) 
);
defparam n1822_s88.INIT=16'hF0EE;
  LUT3 n1822_s89 (
    .F(n1822_95),
    .I0(n1826_97),
    .I1(ff_read_byte[4]),
    .I2(n1822_99) 
);
defparam n1822_s89.INIT=8'hCA;
  LUT4 n1821_s87 (
    .F(n1821_93),
    .I0(n1822_96),
    .I1(n1821_98),
    .I2(n1821_96),
    .I3(ff_source[5]) 
);
defparam n1821_s87.INIT=16'hF0EE;
  LUT3 n1821_s88 (
    .F(n1821_94),
    .I0(n1825_96),
    .I1(ff_read_byte[5]),
    .I2(n1822_99) 
);
defparam n1821_s88.INIT=8'hCA;
  LUT3 n1820_s88 (
    .F(n1820_94),
    .I0(n551_30),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1820_s88.INIT=8'h07;
  LUT4 n1820_s90 (
    .F(n1820_96),
    .I0(n1826_101),
    .I1(ff_logical_opration[2]),
    .I2(ff_source[6]),
    .I3(n1820_100) 
);
defparam n1820_s90.INIT=16'h0FFB;
  LUT3 n1820_s91 (
    .F(n1820_97),
    .I0(ff_color[6]),
    .I1(ff_read_byte[6]),
    .I2(ff_state[4]) 
);
defparam n1820_s91.INIT=8'hCA;
  LUT4 n1819_s90 (
    .F(n1819_96),
    .I0(n1822_96),
    .I1(n1819_97),
    .I2(ff_source[7]),
    .I3(n1819_98) 
);
defparam n1819_s90.INIT=16'hCFFA;
  LUT4 n1934_s10 (
    .F(n1934_15),
    .I0(n1938_13),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1934_s10.INIT=16'hCFF5;
  LUT3 n1934_s11 (
    .F(n1934_16),
    .I0(n1934_18),
    .I1(n1936_13),
    .I2(ff_state[4]) 
);
defparam n1934_s11.INIT=8'hE0;
  LUT4 n1934_s12 (
    .F(n1934_17),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(n1297_5),
    .I3(ff_state[4]) 
);
defparam n1934_s12.INIT=16'h00EF;
  LUT4 n1933_s12 (
    .F(n1933_17),
    .I0(n1938_13),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1938_14) 
);
defparam n1933_s12.INIT=16'h4100;
  LUT4 n1933_s13 (
    .F(n1933_18),
    .I0(n1936_13),
    .I1(n1934_18),
    .I2(n1933_21),
    .I3(ff_state[4]) 
);
defparam n1933_s13.INIT=16'hDD0F;
  LUT4 n1933_s15 (
    .F(n1933_20),
    .I0(ff_next_state[5]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1933_s15.INIT=16'h2C00;
  LUT4 n1932_s13 (
    .F(n1932_18),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1932_s13.INIT=16'hA7CB;
  LUT4 n1931_s10 (
    .F(n1931_15),
    .I0(ff_next_state[2]),
    .I1(ff_next_state[3]),
    .I2(ff_next_state[4]),
    .I3(ff_next_state[5]) 
);
defparam n1931_s10.INIT=16'h8000;
  LUT4 n1930_s8 (
    .F(n1930_14),
    .I0(w_status_border_position[2]),
    .I1(reg_sx[2]),
    .I2(w_status_border_position[0]),
    .I3(reg_sx[0]) 
);
defparam n1930_s8.INIT=16'h9009;
  LUT4 n1930_s9 (
    .F(n1930_15),
    .I0(w_status_border_position[6]),
    .I1(reg_sx[6]),
    .I2(w_status_border_position[5]),
    .I3(reg_sx[5]) 
);
defparam n1930_s9.INIT=16'h9009;
  LUT4 n1930_s10 (
    .F(n1930_16),
    .I0(w_status_border_position[3]),
    .I1(reg_sx[3]),
    .I2(n1930_17),
    .I3(n1930_18) 
);
defparam n1930_s10.INIT=16'h9000;
  LUT3 n1929_s10 (
    .F(n1929_15),
    .I0(n1930_12),
    .I1(ff_eq),
    .I2(ff_state[3]) 
);
defparam n1929_s10.INIT=8'h0D;
  LUT4 n1929_s11 (
    .F(n1929_16),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1929_s11.INIT=16'hB64F;
  LUT2 n1864_s101 (
    .F(n1864_117),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam n1864_s101.INIT=4'h4;
  LUT3 n359_s6 (
    .F(n359_9),
    .I0(ff_nx[6]),
    .I1(ff_nx[7]),
    .I2(ff_nx[8]) 
);
defparam n359_s6.INIT=8'h01;
  LUT4 n359_s7 (
    .F(n359_10),
    .I0(ff_command[2]),
    .I1(ff_command[0]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam n359_s7.INIT=16'hEF00;
  LUT4 n1036_s9 (
    .F(n1036_12),
    .I0(reg_nx[7]),
    .I1(reg_nx[2]),
    .I2(n1036_13),
    .I3(n1037_7) 
);
defparam n1036_s9.INIT=16'h1000;
  LUT4 n1037_s4 (
    .F(n1037_7),
    .I0(reg_nx[6]),
    .I1(reg_nx[5]),
    .I2(reg_nx[4]),
    .I3(reg_nx[3]) 
);
defparam n1037_s4.INIT=16'h0001;
  LUT3 n1043_s5 (
    .F(n1043_8),
    .I0(n1043_9),
    .I1(reg_nx[1]),
    .I2(reg_nx[0]) 
);
defparam n1043_s5.INIT=8'h41;
  LUT4 n1077_s5 (
    .F(n1077_8),
    .I0(ff_ny[6]),
    .I1(ff_ny[7]),
    .I2(ff_ny[8]),
    .I3(ff_ny[9]) 
);
defparam n1077_s5.INIT=16'h0001;
  LUT4 n1935_s13 (
    .F(n1935_16),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1935_s13.INIT=16'h6207;
  LUT4 n1936_s15 (
    .F(n1936_18),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1936_s15.INIT=16'h704C;
  LUT4 n1937_s14 (
    .F(n1937_17),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(n1937_20),
    .I3(n1938_17) 
);
defparam n1937_s14.INIT=16'h9E00;
  LUT4 n1937_s15 (
    .F(n1937_18),
    .I0(n2015_6),
    .I1(w_status_border_position[8]),
    .I2(ff_sx[9]),
    .I3(n1937_21) 
);
defparam n1937_s15.INIT=16'hF400;
  LUT4 n1937_s16 (
    .F(n1937_19),
    .I0(n1937_22),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1937_s16.INIT=16'hDD4F;
  LUT4 n1938_s19 (
    .F(n1938_22),
    .I0(ff_dy[5]),
    .I1(n1938_26),
    .I2(n1938_27),
    .I3(n1938_28) 
);
defparam n1938_s19.INIT=16'h4000;
  LUT3 n1938_s20 (
    .F(n1938_23),
    .I0(n2015_6),
    .I1(w_next_dx[8]),
    .I2(ff_state[0]) 
);
defparam n1938_s20.INIT=8'h0B;
  LUT4 n1938_s21 (
    .F(n1938_24),
    .I0(n2015_6),
    .I1(w_status_border_position[8]),
    .I2(ff_sx[9]),
    .I3(ff_state[3]) 
);
defparam n1938_s21.INIT=16'h000B;
  LUT4 n1938_s22 (
    .F(n1938_25),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam n1938_s22.INIT=16'h4FFC;
  LUT3 n1836_s98 (
    .F(n1836_102),
    .I0(ff_dx[2]),
    .I1(ff_dx[1]),
    .I2(reg_screen_mode[2]) 
);
defparam n1836_s98.INIT=8'h35;
  LUT3 n1845_s93 (
    .F(n1845_97),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(n2015_6) 
);
defparam n1845_s93.INIT=8'h53;
  LUT3 n1846_s92 (
    .F(n1846_96),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[2]) 
);
defparam n1846_s92.INIT=8'hCA;
  LUT3 n1848_s92 (
    .F(n1848_96),
    .I0(w_status_border_position[4]),
    .I1(w_status_border_position[6]),
    .I2(n2015_6) 
);
defparam n1848_s92.INIT=8'h35;
  LUT3 n1849_s94 (
    .F(n1849_98),
    .I0(w_status_border_position[3]),
    .I1(w_status_border_position[5]),
    .I2(n2015_6) 
);
defparam n1849_s94.INIT=8'h35;
  LUT3 n1850_s92 (
    .F(n1850_96),
    .I0(w_status_border_position[2]),
    .I1(w_status_border_position[4]),
    .I2(n2015_6) 
);
defparam n1850_s92.INIT=8'h35;
  LUT3 ff_dx_8_s7 (
    .F(ff_dx_8_12),
    .I0(w_next_nyb[7]),
    .I1(w_next_nyb[8]),
    .I2(w_next_nyb[9]) 
);
defparam ff_dx_8_s7.INIT=8'h01;
  LUT4 ff_next_state_5_s12 (
    .F(ff_next_state_5_16),
    .I0(ff_state[0]),
    .I1(n2015_6),
    .I2(w_status_border_position[8]),
    .I3(ff_state[1]) 
);
defparam ff_next_state_5_s12.INIT=16'hEF00;
  LUT4 ff_next_state_5_s13 (
    .F(ff_next_state_5_17),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_next_state_5_s13.INIT=16'h1000;
  LUT3 ff_state_5_s10 (
    .F(ff_state_5_15),
    .I0(ff_state[5]),
    .I1(w_status_transfer_ready),
    .I2(ff_cache_vram_wdata_7_15) 
);
defparam ff_state_5_s10.INIT=8'h40;
  LUT4 ff_count_valid_s11 (
    .F(ff_count_valid_16),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_count_valid_s11.INIT=16'h3EDF;
  LUT4 n1826_s93 (
    .F(n1826_99),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam n1826_s93.INIT=16'h0733;
  LUT4 n1826_s94 (
    .F(n1826_100),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(w_status_color[0]) 
);
defparam n1826_s94.INIT=16'h004F;
  LUT4 n1826_s95 (
    .F(n1826_101),
    .I0(ff_source[0]),
    .I1(ff_source[1]),
    .I2(n1826_103),
    .I3(n1826_104) 
);
defparam n1826_s95.INIT=16'h1000;
  LUT4 n1826_s96 (
    .F(n1826_102),
    .I0(n1826_105),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[0]) 
);
defparam n1826_s96.INIT=16'hE71C;
  LUT4 n1825_s91 (
    .F(n1825_97),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(w_status_color[1]) 
);
defparam n1825_s91.INIT=16'h004F;
  LUT4 n1825_s92 (
    .F(n1825_98),
    .I0(n1825_99),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[1]) 
);
defparam n1825_s92.INIT=16'h14CB;
  LUT4 n1824_s93 (
    .F(n1824_99),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(n1824_100),
    .I3(ff_source[2]) 
);
defparam n1824_s93.INIT=16'h0BF2;
  LUT4 n1823_s90 (
    .F(n1823_96),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[3]),
    .I3(w_status_color[3]) 
);
defparam n1823_s90.INIT=16'h004F;
  LUT4 n1823_s91 (
    .F(n1823_97),
    .I0(n1823_98),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[3]) 
);
defparam n1823_s91.INIT=16'h14E3;
  LUT4 n1822_s90 (
    .F(n1822_96),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(n1826_101),
    .I3(ff_logical_opration[2]) 
);
defparam n1822_s90.INIT=16'h0100;
  LUT4 n1822_s92 (
    .F(n1822_98),
    .I0(w_status_color[4]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1822_s92.INIT=16'hDEF3;
  LUT3 n1822_s93 (
    .F(n1822_99),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n551_30) 
);
defparam n1822_s93.INIT=8'hBC;
  LUT4 n1821_s90 (
    .F(n1821_96),
    .I0(w_status_color[5]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1821_s90.INIT=16'hDEF3;
  LUT2 n1820_s92 (
    .F(n1820_98),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]) 
);
defparam n1820_s92.INIT=4'h4;
  LUT3 n1820_s93 (
    .F(n1820_99),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[6]),
    .I2(w_status_color[6]) 
);
defparam n1820_s93.INIT=8'h7C;
  LUT4 n1820_s94 (
    .F(n1820_100),
    .I0(w_status_color[6]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n1820_s94.INIT=16'hFC23;
  LUT4 n1819_s91 (
    .F(n1819_97),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1819_s91.INIT=16'hDEF3;
  LUT4 n1819_s92 (
    .F(n1819_98),
    .I0(n1820_98),
    .I1(w_status_color[7]),
    .I2(n1826_101),
    .I3(ff_source[7]) 
);
defparam n1819_s92.INIT=16'h3FC8;
  LUT4 n1934_s13 (
    .F(n1934_18),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1934_s13.INIT=16'h3BC5;
  LUT4 n1933_s16 (
    .F(n1933_21),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1933_s16.INIT=16'h3DFE;
  LUT4 n1930_s11 (
    .F(n1930_17),
    .I0(w_status_border_position[4]),
    .I1(reg_sx[4]),
    .I2(w_status_border_position[1]),
    .I3(reg_sx[1]) 
);
defparam n1930_s11.INIT=16'h9009;
  LUT4 n1930_s12 (
    .F(n1930_18),
    .I0(w_status_border_position[7]),
    .I1(reg_sx[7]),
    .I2(reg_sx[8]),
    .I3(w_status_border_position[8]) 
);
defparam n1930_s12.INIT=16'h9009;
  LUT2 n1036_s10 (
    .F(n1036_13),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]) 
);
defparam n1036_s10.INIT=4'h1;
  LUT4 n1043_s6 (
    .F(n1043_9),
    .I0(reg_screen_mode[3]),
    .I1(ff_command[2]),
    .I2(ff_command[3]),
    .I3(n551_30) 
);
defparam n1043_s6.INIT=16'h4000;
  LUT4 n1937_s17 (
    .F(n1937_20),
    .I0(ff_eq),
    .I1(n1644_3),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1937_s17.INIT=16'h9FF0;
  LUT3 n1937_s18 (
    .F(n1937_21),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1937_s18.INIT=8'h10;
  LUT4 n1937_s19 (
    .F(n1937_22),
    .I0(w_status_border_position[8]),
    .I1(ff_dx[8]),
    .I2(n2015_6),
    .I3(ff_state[0]) 
);
defparam n1937_s19.INIT=16'h0C0A;
  LUT3 n1938_s23 (
    .F(n1938_26),
    .I0(ff_dy[4]),
    .I1(ff_dy[3]),
    .I2(ff_dy[2]) 
);
defparam n1938_s23.INIT=8'h01;
  LUT4 n1938_s24 (
    .F(n1938_27),
    .I0(ff_dy[1]),
    .I1(ff_dy[0]),
    .I2(w_next_dy[9]),
    .I3(ff_diy) 
);
defparam n1938_s24.INIT=16'h1000;
  LUT4 n1938_s25 (
    .F(n1938_28),
    .I0(ff_dy[8]),
    .I1(ff_dy[9]),
    .I2(ff_dy[7]),
    .I3(ff_dy[6]) 
);
defparam n1938_s25.INIT=16'h0001;
  LUT3 n1826_s97 (
    .F(n1826_103),
    .I0(ff_source[6]),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[3]) 
);
defparam n1826_s97.INIT=8'h10;
  LUT4 n1826_s98 (
    .F(n1826_104),
    .I0(ff_source[2]),
    .I1(ff_source[3]),
    .I2(ff_source[4]),
    .I3(ff_source[5]) 
);
defparam n1826_s98.INIT=16'h0001;
  LUT3 n1826_s99 (
    .F(n1826_105),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]) 
);
defparam n1826_s99.INIT=8'hB0;
  LUT3 n1825_s93 (
    .F(n1825_99),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]) 
);
defparam n1825_s93.INIT=8'h7C;
  LUT4 n1824_s94 (
    .F(n1824_100),
    .I0(w_status_color[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1824_s94.INIT=16'hF5CB;
  LUT3 n1823_s92 (
    .F(n1823_98),
    .I0(w_status_color[3]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]) 
);
defparam n1823_s92.INIT=8'h7C;
  LUT4 n1824_s95 (
    .F(n1824_102),
    .I0(n551_30),
    .I1(n1824_99),
    .I2(w_status_color[2]),
    .I3(n1826_101) 
);
defparam n1824_s95.INIT=16'h5011;
  LUT4 n1863_s105 (
    .F(n1863_122),
    .I0(ff_next_state[3]),
    .I1(n2015_6),
    .I2(ff_state[0]),
    .I3(ff_dx[8]) 
);
defparam n1863_s105.INIT=16'h1000;
  LUT3 ff_transfer_ready_s11 (
    .F(ff_transfer_ready_15),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_cache_vram_wdata_7_15) 
);
defparam ff_transfer_ready_s11.INIT=8'h40;
  LUT3 ff_cache_vram_write_s13 (
    .F(ff_cache_vram_write_18),
    .I0(ff_next_state_5_14),
    .I1(n1932_18),
    .I2(ff_state[4]) 
);
defparam ff_cache_vram_write_s13.INIT=8'h15;
  LUT4 n1037_s5 (
    .F(n1037_9),
    .I0(ff_nx[6]),
    .I1(ff_nx[4]),
    .I2(ff_nx[5]),
    .I3(n1039_7) 
);
defparam n1037_s5.INIT=16'h0100;
  LUT4 ff_next_state_5_s14 (
    .F(ff_next_state_5_19),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n1864_115),
    .I3(ff_state[3]) 
);
defparam ff_next_state_5_s14.INIT=16'h0E00;
  LUT4 n1043_s7 (
    .F(n1043_11),
    .I0(reg_screen_mode[3]),
    .I1(n551_30),
    .I2(n1043_7),
    .I3(n317_8) 
);
defparam n1043_s7.INIT=16'h44F0;
  LUT4 n1818_s128 (
    .F(n1818_155),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1818_s128.INIT=16'h0400;
  LUT4 n1933_s17 (
    .F(n1933_23),
    .I0(n1936_13),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1933_s17.INIT=16'h000B;
  LUT4 ff_xsel_1_s10 (
    .F(ff_xsel_1_15),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_next_state_0_14) 
);
defparam ff_xsel_1_s10.INIT=16'h1F00;
  LUT4 n1038_s5 (
    .F(n1038_9),
    .I0(n1002_2),
    .I1(n359_4),
    .I2(ff_start),
    .I3(n1041_6) 
);
defparam n1038_s5.INIT=16'h0004;
  LUT4 n1821_s91 (
    .F(n1821_98),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]),
    .I2(n1826_101),
    .I3(w_status_color[5]) 
);
defparam n1821_s91.INIT=16'hF400;
  LUT4 n1822_s94 (
    .F(n1822_101),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]),
    .I2(n1826_101),
    .I3(w_status_color[4]) 
);
defparam n1822_s94.INIT=16'hF400;
  LUT4 n1820_s95 (
    .F(n1820_102),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]),
    .I2(n1826_101),
    .I3(n1820_99) 
);
defparam n1820_s95.INIT=16'hF400;
  LUT4 n1825_s94 (
    .F(n1825_101),
    .I0(ff_color[1]),
    .I1(n1825_95),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1825_s94.INIT=16'h3555;
  LUT4 n1826_s100 (
    .F(n1826_107),
    .I0(ff_color[0]),
    .I1(n1826_96),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1826_s100.INIT=16'hC555;
  LUT4 n1867_s94 (
    .F(n1867_99),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1932_14) 
);
defparam n1867_s94.INIT=16'h9500;
  LUT4 n1423_s1 (
    .F(n1423_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n1423_s1.INIT=16'h4000;
  LUT4 n1040_s5 (
    .F(n1040_9),
    .I0(ff_nx[4]),
    .I1(n1039_7),
    .I2(ff_start),
    .I3(n1041_6) 
);
defparam n1040_s5.INIT=16'h0900;
  LUT4 n1038_s6 (
    .F(n1038_11),
    .I0(ff_nx[6]),
    .I1(n1036_8),
    .I2(ff_start),
    .I3(n1041_6) 
);
defparam n1038_s6.INIT=16'h0900;
  LUT4 n2707_s2 (
    .F(n2707_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2707_4) 
);
defparam n2707_s2.INIT=16'h1000;
  LUT4 n2490_s2 (
    .F(n2490_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2490_4) 
);
defparam n2490_s2.INIT=16'h1000;
  LUT4 n1937_s20 (
    .F(n1937_24),
    .I0(n1937_18),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1937_19) 
);
defparam n1937_s20.INIT=16'h0100;
  LUT4 ff_next_state_0_s9 (
    .F(ff_next_state_0_14),
    .I0(n1932_16),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_next_state_5_13) 
);
defparam ff_next_state_0_s9.INIT=16'hFD00;
  LUT4 n1297_s4 (
    .F(n1297_8),
    .I0(ff_state[2]),
    .I1(ff_state[5]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1297_s4.INIT=16'h0004;
  LUT3 n1932_s14 (
    .F(n1932_20),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(ff_state[5]) 
);
defparam n1932_s14.INIT=8'h01;
  LUT4 ff_state_0_s8 (
    .F(ff_state_0_14),
    .I0(n1818_155),
    .I1(ff_start),
    .I2(ff_state[5]),
    .I3(ff_state_2_11) 
);
defparam ff_state_0_s8.INIT=16'hFD00;
  LUT4 ff_transfer_ready_s12 (
    .F(ff_transfer_ready_17),
    .I0(ff_port1),
    .I1(ff_busy),
    .I2(ff_bus_write),
    .I3(ff_bus_valid) 
);
defparam ff_transfer_ready_s12.INIT=16'h0200;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(w_next_sx[9]),
    .I1(n359_4),
    .I2(n317_7),
    .I3(ff_start) 
);
defparam n316_s3.INIT=16'h00A8;
  LUT3 w_next_2_s3 (
    .F(w_next[2]),
    .I0(w_next[0]),
    .I1(reg_screen_mode[2]),
    .I2(n2015_6) 
);
defparam w_next_2_s3.INIT=8'h10;
  LUT3 w_next_1_s3 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(n2015_6),
    .I2(w_next[0]) 
);
defparam w_next_1_s3.INIT=8'h0B;
  LUT3 n1840_s91 (
    .F(n1840_96),
    .I0(ff_sy[5]),
    .I1(n1837_95),
    .I2(ff_state[4]) 
);
defparam n1840_s91.INIT=8'h02;
  LUT4 n1851_s93 (
    .F(n1851_98),
    .I0(n1850_92),
    .I1(n1850_95),
    .I2(n1837_95),
    .I3(ff_state[4]) 
);
defparam n1851_s93.INIT=16'h555C;
  LUT4 n1848_s93 (
    .F(n1848_98),
    .I0(n1849_92),
    .I1(n1848_95),
    .I2(n1837_95),
    .I3(ff_state[4]) 
);
defparam n1848_s93.INIT=16'h555C;
  LUT4 n1843_s90 (
    .F(n1843_95),
    .I0(n1843_93),
    .I1(n1844_92),
    .I2(n1837_95),
    .I3(ff_state[4]) 
);
defparam n1843_s90.INIT=16'h5553;
  LUT4 n1473_s4 (
    .F(n1473_11),
    .I0(reg_screen_mode[3]),
    .I1(n551_30),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[6]) 
);
defparam n1473_s4.INIT=16'h0800;
  LUT4 n1472_s4 (
    .F(n1472_11),
    .I0(reg_screen_mode[3]),
    .I1(n551_30),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[7]) 
);
defparam n1472_s4.INIT=16'h0800;
  LUT4 n1475_s4 (
    .F(n1475_11),
    .I0(reg_screen_mode[3]),
    .I1(n551_30),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[4]) 
);
defparam n1475_s4.INIT=16'h0800;
  LUT4 n1474_s4 (
    .F(n1474_11),
    .I0(reg_screen_mode[3]),
    .I1(n551_30),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[5]) 
);
defparam n1474_s4.INIT=16'h0800;
  LUT4 n1821_s92 (
    .F(n1821_100),
    .I0(n1821_93),
    .I1(n1821_94),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam n1821_s92.INIT=16'h5333;
  LUT4 n1822_s95 (
    .F(n1822_103),
    .I0(n1822_94),
    .I1(n1822_95),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam n1822_s95.INIT=16'h5333;
  LUT4 n1824_s96 (
    .F(n1824_104),
    .I0(n1824_97),
    .I1(reg_screen_mode[3]),
    .I2(n551_30),
    .I3(n1822_93) 
);
defparam n1824_s96.INIT=16'h7F00;
  LUT4 w_next_0_s2 (
    .F(w_next[0]),
    .I0(reg_screen_mode[3]),
    .I1(n551_30),
    .I2(ff_command[3]),
    .I3(ff_command[2]) 
);
defparam w_next_0_s2.INIT=16'h8FFF;
  LUT4 n1480_s4 (
    .F(n1480_10),
    .I0(w_cache_vram_rdata[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1480_s4.INIT=16'h0A0C;
  LUT2 n1480_s5 (
    .F(n1480_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[7]) 
);
defparam n1480_s5.INIT=4'h4;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1481_s4 (
    .F(n1481_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1481_s4.INIT=16'h0C0A;
  LUT2 n1481_s5 (
    .F(n1481_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[6]) 
);
defparam n1481_s5.INIT=4'h4;
  LUT4 n1482_s4 (
    .F(n1482_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1482_s4.INIT=16'h0C0A;
  LUT4 n1483_s4 (
    .F(n1483_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1483_s4.INIT=16'h0C0A;
  LUT4 n1484_s4 (
    .F(n1484_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1484_s4.INIT=16'h0C0A;
  LUT2 n1484_s5 (
    .F(n1484_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[3]) 
);
defparam n1484_s5.INIT=4'h4;
  LUT4 n1485_s4 (
    .F(n1485_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1485_s4.INIT=16'h0C0A;
  LUT2 n1485_s5 (
    .F(n1485_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[2]) 
);
defparam n1485_s5.INIT=4'h4;
  LUT4 n1486_s4 (
    .F(n1486_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1486_s4.INIT=16'h0C0A;
  LUT4 n1487_s4 (
    .F(n1487_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1487_s4.INIT=16'h0C0A;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2575_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2707_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2815_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_eq_s0 (
    .Q(ff_eq),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2815_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2815_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2815_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n1423_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1836_94),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1837_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1838_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1839_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1840_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1841_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1842_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1843_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1844_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1845_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1846_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1847_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1848_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1849_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1850_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1851_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1852_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1818_151),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1819_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1820_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1821_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1822_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1823_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1824_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1825_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1826_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n1921_6),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n1922_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n1923_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n1924_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n1925_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n1926_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n1927_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n1928_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1861_112),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1862_106),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1863_117),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1864_114),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1865_126),
    .CLK(clk85m),
    .CE(ff_next_state_1_12) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1866_105),
    .CLK(clk85m),
    .CE(ff_next_state_1_12) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n1867_95),
    .CLK(clk85m),
    .CE(ff_xsel_1_15) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n1868_93),
    .CLK(clk85m),
    .CE(ff_xsel_1_15) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2490_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_9_s1 (
    .Q(ff_sx[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_9_s1.INIT=1'b0;
  DFFCE ff_sx_8_s1 (
    .Q(w_status_border_position[8]),
    .D(n317_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(w_status_border_position[7]),
    .D(n318_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(w_status_border_position[6]),
    .D(n319_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(w_status_border_position[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(w_status_border_position[4]),
    .D(n321_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(w_status_border_position[3]),
    .D(n322_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(w_status_border_position[2]),
    .D(n323_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(w_status_border_position[1]),
    .D(n324_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(w_status_border_position[0]),
    .D(n325_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n403_3),
    .CLK(clk85m),
    .CE(n359_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n404_3),
    .CLK(clk85m),
    .CE(n359_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n405_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n406_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n407_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n408_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n409_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n410_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n411_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n412_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n718_3),
    .CLK(clk85m),
    .CE(n639_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n719_3),
    .CLK(clk85m),
    .CE(n639_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n720_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n721_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n722_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n723_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n724_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n725_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n726_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n727_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n1036_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n1037_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n1038_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n1039_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n1040_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n1041_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n1042_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n1043_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n1044_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n1162_3),
    .CLK(clk85m),
    .CE(n1077_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n1163_3),
    .CLK(clk85m),
    .CE(n1077_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n1164_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n1165_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n1166_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n1167_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n1168_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n1169_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n1170_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n1171_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1218_7),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1219_7),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1220_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1221_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1222_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1223_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1224_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1225_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1226_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1227_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_color_7_s1 (
    .Q(ff_color[7]),
    .D(n1315_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_7_s1.INIT=1'b0;
  DFFCE ff_color_6_s1 (
    .Q(ff_color[6]),
    .D(n1316_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_6_s1.INIT=1'b0;
  DFFCE ff_color_5_s1 (
    .Q(ff_color[5]),
    .D(n1317_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_5_s1.INIT=1'b0;
  DFFCE ff_color_4_s1 (
    .Q(ff_color[4]),
    .D(n1318_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_4_s1.INIT=1'b0;
  DFFCE ff_color_3_s1 (
    .Q(ff_color[3]),
    .D(n1319_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_3_s1.INIT=1'b0;
  DFFCE ff_color_2_s1 (
    .Q(ff_color[2]),
    .D(n1320_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_2_s1.INIT=1'b0;
  DFFCE ff_color_1_s1 (
    .Q(ff_color[1]),
    .D(n1321_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_1_s1.INIT=1'b0;
  DFFCE ff_color_0_s1 (
    .Q(ff_color[0]),
    .D(n1322_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_0_s1.INIT=1'b0;
  DFFCE ff_read_color_s1 (
    .Q(ff_read_color),
    .D(n1338_9),
    .CLK(clk85m),
    .CE(ff_read_color_8),
    .CLEAR(n36_6) 
);
defparam ff_read_color_s1.INIT=1'b0;
  DFFCE ff_transfer_ready_s1 (
    .Q(w_status_transfer_ready),
    .D(n1383_8),
    .CLK(clk85m),
    .CE(ff_transfer_ready_6),
    .CLEAR(n36_6) 
);
defparam ff_transfer_ready_s1.INIT=1'b0;
  DFFCE ff_command_execute_s1 (
    .Q(w_status_command_execute),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_execute_6),
    .CLEAR(n36_6) 
);
defparam ff_command_execute_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1472_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1473_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1474_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1475_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1476_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1477_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n1478_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n1479_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n604_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n605_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n606_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n607_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n608_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n609_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n610_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n611_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n612_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_s1 (
    .Q(w_status_border_detect),
    .D(w_cache_flush_end),
    .CLK(clk85m),
    .CE(ff_border_detect_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1933_13),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n1934_12),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n1935_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n1936_9),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1937_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1938_9),
    .CLK(clk85m),
    .CE(ff_state_0_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s1 (
    .Q(ff_cache_flush_start),
    .D(n1931_12),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s1 (
    .Q(ff_cache_vram_valid),
    .D(n1932_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n1929_13),
    .CLK(clk85m),
    .CE(ff_count_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_request_s1 (
    .Q(ff_border_detect_request),
    .D(n1930_10),
    .CLK(clk85m),
    .CE(n1930_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1480_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1481_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1482_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1483_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1484_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1485_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1486_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1487_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(w_status_border_position[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(w_status_border_position[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(w_status_border_position[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(w_status_border_position[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(w_status_border_position[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(w_status_border_position[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(w_status_border_position[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(w_status_border_position[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(w_status_border_position[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(ff_sx[9]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_0_COUT ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dx[9]_1_s  (
    .SUM(w_next_dx[9]),
    .COUT(\w_next_dx[9]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[8]_1_1 ) 
);
defparam \w_next_dx[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_0_COUT ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU n1197_s (
    .SUM(n1197_1),
    .COUT(n1197_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1197_s.ALU_MODE=0;
  ALU n1196_s (
    .SUM(n1196_1),
    .COUT(n1196_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1197_2) 
);
defparam n1196_s.ALU_MODE=0;
  ALU n1195_s (
    .SUM(n1195_1),
    .COUT(n1195_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1196_2) 
);
defparam n1195_s.ALU_MODE=0;
  ALU n1194_s (
    .SUM(n1194_1),
    .COUT(n1194_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1195_2) 
);
defparam n1194_s.ALU_MODE=0;
  ALU n1193_s (
    .SUM(n1193_1),
    .COUT(n1193_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1194_2) 
);
defparam n1193_s.ALU_MODE=0;
  ALU n1192_s (
    .SUM(n1192_1),
    .COUT(n1192_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1193_2) 
);
defparam n1192_s.ALU_MODE=0;
  ALU n1191_s (
    .SUM(n1191_1),
    .COUT(n1191_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1192_2) 
);
defparam n1191_s.ALU_MODE=0;
  ALU n1190_s (
    .SUM(n1190_1),
    .COUT(n1190_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1191_2) 
);
defparam n1190_s.ALU_MODE=0;
  ALU n1189_s (
    .SUM(n1189_1),
    .COUT(n1189_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1190_2) 
);
defparam n1189_s.ALU_MODE=0;
  ALU n1188_s (
    .SUM(n1188_1),
    .COUT(n1188_0_COUT),
    .I0(w_next_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n1189_2) 
);
defparam n1188_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(n1278_9),
    .I0(ff_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU n1008_s (
    .SUM(n1008_2),
    .COUT(n1008_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n1008_s.ALU_MODE=1;
  ALU n1007_s (
    .SUM(n1007_2),
    .COUT(n1007_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n1008_3) 
);
defparam n1007_s.ALU_MODE=1;
  ALU n1006_s (
    .SUM(n1006_2),
    .COUT(n1006_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n1007_3) 
);
defparam n1006_s.ALU_MODE=1;
  ALU n1005_s (
    .SUM(n1005_2),
    .COUT(n1005_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n1006_3) 
);
defparam n1005_s.ALU_MODE=1;
  ALU n1004_s (
    .SUM(n1004_2),
    .COUT(n1004_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n1005_3) 
);
defparam n1004_s.ALU_MODE=1;
  ALU n1003_s (
    .SUM(n1003_2),
    .COUT(n1003_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n1004_3) 
);
defparam n1003_s.ALU_MODE=1;
  ALU n1002_s (
    .SUM(n1002_2),
    .COUT(n1002_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n1003_3) 
);
defparam n1002_s.ALU_MODE=1;
  ALU n1001_s (
    .SUM(n1001_2),
    .COUT(n1001_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n1002_3) 
);
defparam n1001_s.ALU_MODE=1;
  ALU n1000_s (
    .SUM(n1000_2),
    .COUT(n1000_0_COUT),
    .I0(ff_nx[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n1001_3) 
);
defparam n1000_s.ALU_MODE=1;
  ALU n1637_s0 (
    .SUM(n1637_1_SUM),
    .COUT(n1637_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1637_s0.ALU_MODE=3;
  ALU n1638_s0 (
    .SUM(n1638_1_SUM),
    .COUT(n1638_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I3(GND),
    .CIN(n1637_3) 
);
defparam n1638_s0.ALU_MODE=3;
  ALU n1639_s0 (
    .SUM(n1639_1_SUM),
    .COUT(n1639_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I3(GND),
    .CIN(n1638_3) 
);
defparam n1639_s0.ALU_MODE=3;
  ALU n1640_s0 (
    .SUM(n1640_1_SUM),
    .COUT(n1640_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I3(GND),
    .CIN(n1639_3) 
);
defparam n1640_s0.ALU_MODE=3;
  ALU n1641_s0 (
    .SUM(n1641_1_SUM),
    .COUT(n1641_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I3(GND),
    .CIN(n1640_3) 
);
defparam n1641_s0.ALU_MODE=3;
  ALU n1642_s0 (
    .SUM(n1642_1_SUM),
    .COUT(n1642_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I3(GND),
    .CIN(n1641_3) 
);
defparam n1642_s0.ALU_MODE=3;
  ALU n1643_s0 (
    .SUM(n1643_1_SUM),
    .COUT(n1643_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I3(GND),
    .CIN(n1642_3) 
);
defparam n1643_s0.ALU_MODE=3;
  ALU n1644_s0 (
    .SUM(n1644_1_SUM),
    .COUT(n1644_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I3(GND),
    .CIN(n1643_3) 
);
defparam n1644_s0.ALU_MODE=3;
  MUX2_LUT5 n1462_s5 (
    .O(n1462_9),
    .I0(n1462_6),
    .I1(n1462_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1463_s5 (
    .O(n1463_9),
    .I0(n1463_6),
    .I1(n1463_7),
    .S0(ff_xsel[1]) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .ff_cache_vram_write(ff_cache_vram_write),
    .n369_8(n369_8),
    .w_pulse1(w_pulse1),
    .ff_vram_wdata_mask_3_7(ff_vram_wdata_mask_3_7),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_valid(w_command_vram_valid),
    .w_cache_flush_end(w_cache_flush_end),
    .n5284_7(n5284_7),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  ff_reset_n2_1,
  n321_6,
  ff_sdr_ready,
  w_screen_mode_vram_valid,
  w_cpu_vram_write,
  w_command_vram_write,
  n551_30,
  w_pulse1,
  w_ic_vram_valid,
  ff_vram_valid,
  reg_sprite_disable,
  w_screen_mode_3_3,
  w_sprite_mode2_6,
  w_command_vram_valid,
  w_sdram_rdata,
  w_screen_pos_x_Z,
  w_cpu_vram_address,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_command_vram_address,
  w_screen_mode_vram_address,
  w_ic_vram_address,
  reg_sprite_attribute_table_base,
  ff_current_plane_num,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n185_5,
  n369_8,
  ff_vram_wdata_mask_3_7,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input ff_reset_n2_1;
input n321_6;
input ff_sdr_ready;
input w_screen_mode_vram_valid;
input w_cpu_vram_write;
input w_command_vram_write;
input n551_30;
input w_pulse1;
input w_ic_vram_valid;
input ff_vram_valid;
input reg_sprite_disable;
input w_screen_mode_3_3;
input w_sprite_mode2_6;
input w_command_vram_valid;
input [31:0] w_sdram_rdata;
input [3:0] w_screen_pos_x_Z;
input [16:0] w_cpu_vram_address;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [16:2] w_command_vram_address;
input [16:0] w_screen_mode_vram_address;
input [16:0] w_ic_vram_address;
input [16:7] reg_sprite_attribute_table_base;
input [4:0] ff_current_plane_num;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n185_5;
output n369_8;
output ff_vram_wdata_mask_3_7;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n602_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n188_3;
wire n354_5;
wire n355_5;
wire n356_5;
wire n357_5;
wire n358_5;
wire n359_5;
wire n360_5;
wire n361_5;
wire n362_5;
wire n363_5;
wire n364_5;
wire n365_5;
wire n366_5;
wire n367_5;
wire n368_5;
wire n369_5;
wire n370_5;
wire n1486_3;
wire n1613_3;
wire n1518_3;
wire n1558_3;
wire n1566_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire ff_vram_rdata_sel_2_7;
wire n36_10;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_9;
wire n388_9;
wire n387_9;
wire n386_9;
wire n385_9;
wire n384_9;
wire n383_9;
wire n382_9;
wire n381_9;
wire n380_9;
wire n379_9;
wire n378_9;
wire n377_9;
wire n376_9;
wire n375_9;
wire n374_9;
wire n373_9;
wire n372_10;
wire n35_8;
wire n34_10;
wire n185_4;
wire n186_4;
wire n186_5;
wire n354_6;
wire n354_7;
wire n354_8;
wire n354_9;
wire n355_6;
wire n355_7;
wire n355_8;
wire n356_6;
wire n356_7;
wire n356_8;
wire n357_6;
wire n357_7;
wire n357_8;
wire n358_6;
wire n358_7;
wire n358_8;
wire n359_6;
wire n359_7;
wire n359_8;
wire n360_6;
wire n360_7;
wire n360_8;
wire n361_6;
wire n361_7;
wire n361_8;
wire n362_6;
wire n362_7;
wire n362_8;
wire n363_6;
wire n363_7;
wire n363_8;
wire n364_6;
wire n364_7;
wire n364_8;
wire n365_6;
wire n365_7;
wire n365_8;
wire n366_6;
wire n366_7;
wire n366_8;
wire n367_6;
wire n367_7;
wire n367_8;
wire n368_6;
wire n368_7;
wire n368_8;
wire n369_6;
wire n369_7;
wire n370_6;
wire n370_7;
wire n354_10;
wire n354_11;
wire n354_12;
wire n355_9;
wire n355_10;
wire n356_9;
wire n356_10;
wire n357_9;
wire n357_10;
wire n358_9;
wire n358_10;
wire n359_9;
wire n359_10;
wire n360_9;
wire n360_10;
wire n361_9;
wire n361_10;
wire n362_9;
wire n362_10;
wire n363_9;
wire n363_10;
wire n364_9;
wire n364_10;
wire n365_9;
wire n365_10;
wire n366_9;
wire n366_10;
wire n367_9;
wire n367_10;
wire n368_9;
wire n368_10;
wire ff_vram_wdata_mask_3_9;
wire ff_vram_write_9;
wire n371_10;
wire n371_12;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n602_s0.INIT=8'h10;
  LUT4 n185_s0 (
    .F(n185_3),
    .I0(n185_4),
    .I1(w_cpu_vram_address[1]),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n185_5) 
);
defparam n185_s0.INIT=16'hBBF0;
  LUT4 n186_s0 (
    .F(n186_3),
    .I0(n185_5),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n186_4),
    .I3(n186_5) 
);
defparam n186_s0.INIT=16'hFF0E;
  LUT4 n187_s0 (
    .F(n187_3),
    .I0(n186_4),
    .I1(n186_5),
    .I2(w_command_vram_wdata_mask[1]),
    .I3(n185_5) 
);
defparam n187_s0.INIT=16'hBBB0;
  LUT4 n188_s0 (
    .F(n188_3),
    .I0(n185_5),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n186_4),
    .I3(n186_5) 
);
defparam n188_s0.INIT=16'hFFF4;
  LUT4 n354_s2 (
    .F(n354_5),
    .I0(n354_6),
    .I1(n354_7),
    .I2(n354_8),
    .I3(n354_9) 
);
defparam n354_s2.INIT=16'hEEF0;
  LUT4 n355_s2 (
    .F(n355_5),
    .I0(n355_6),
    .I1(n355_7),
    .I2(n355_8),
    .I3(n354_9) 
);
defparam n355_s2.INIT=16'hEEF0;
  LUT4 n356_s2 (
    .F(n356_5),
    .I0(n356_6),
    .I1(n356_7),
    .I2(n356_8),
    .I3(n354_9) 
);
defparam n356_s2.INIT=16'hEEF0;
  LUT4 n357_s2 (
    .F(n357_5),
    .I0(n357_6),
    .I1(n357_7),
    .I2(n357_8),
    .I3(n354_9) 
);
defparam n357_s2.INIT=16'hEEF0;
  LUT4 n358_s2 (
    .F(n358_5),
    .I0(n358_6),
    .I1(n358_7),
    .I2(n358_8),
    .I3(n354_9) 
);
defparam n358_s2.INIT=16'hEEF0;
  LUT4 n359_s2 (
    .F(n359_5),
    .I0(n359_6),
    .I1(n359_7),
    .I2(n359_8),
    .I3(n354_9) 
);
defparam n359_s2.INIT=16'hEEF0;
  LUT4 n360_s2 (
    .F(n360_5),
    .I0(n360_6),
    .I1(n360_7),
    .I2(n360_8),
    .I3(n354_9) 
);
defparam n360_s2.INIT=16'hEEF0;
  LUT4 n361_s2 (
    .F(n361_5),
    .I0(n361_6),
    .I1(n361_7),
    .I2(n361_8),
    .I3(n354_9) 
);
defparam n361_s2.INIT=16'hEEF0;
  LUT4 n362_s2 (
    .F(n362_5),
    .I0(n362_6),
    .I1(n362_7),
    .I2(n362_8),
    .I3(n354_9) 
);
defparam n362_s2.INIT=16'hEEF0;
  LUT4 n363_s2 (
    .F(n363_5),
    .I0(n363_6),
    .I1(n363_7),
    .I2(n363_8),
    .I3(n354_9) 
);
defparam n363_s2.INIT=16'hEEF0;
  LUT4 n364_s2 (
    .F(n364_5),
    .I0(n364_6),
    .I1(n364_7),
    .I2(n364_8),
    .I3(n354_9) 
);
defparam n364_s2.INIT=16'hEEF0;
  LUT4 n365_s2 (
    .F(n365_5),
    .I0(n365_6),
    .I1(n365_7),
    .I2(n365_8),
    .I3(n354_9) 
);
defparam n365_s2.INIT=16'hEEF0;
  LUT4 n366_s2 (
    .F(n366_5),
    .I0(n366_6),
    .I1(n366_7),
    .I2(n366_8),
    .I3(n354_9) 
);
defparam n366_s2.INIT=16'hEEF0;
  LUT4 n367_s2 (
    .F(n367_5),
    .I0(n367_6),
    .I1(n367_7),
    .I2(n367_8),
    .I3(n354_9) 
);
defparam n367_s2.INIT=16'hEEF0;
  LUT4 n368_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n368_7),
    .I2(n368_8),
    .I3(n354_9) 
);
defparam n368_s2.INIT=16'hEEF0;
  LUT4 n369_s2 (
    .F(n369_5),
    .I0(n369_6),
    .I1(n369_7),
    .I2(n186_4),
    .I3(n369_8) 
);
defparam n369_s2.INIT=16'hF011;
  LUT4 n370_s2 (
    .F(n370_5),
    .I0(n370_6),
    .I1(n370_7),
    .I2(n186_5),
    .I3(n369_8) 
);
defparam n370_s2.INIT=16'hF0EE;
  LUT4 n1486_s0 (
    .F(n1486_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1486_s0.INIT=16'h1000;
  LUT2 n1613_s0 (
    .F(n1613_3),
    .I0(ff_reset_n2_1),
    .I1(n1518_3) 
);
defparam n1613_s0.INIT=4'h8;
  LUT4 n1518_s0 (
    .F(n1518_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1518_s0.INIT=16'h1000;
  LUT4 n1558_s0 (
    .F(n1558_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1558_s0.INIT=16'h4000;
  LUT4 n1566_s0 (
    .F(n1566_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1566_s0.INIT=16'h1000;
  LUT3 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_sdram_refresh),
    .I1(n321_6),
    .I2(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=8'hF4;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_vram_wdata_mask_3_9),
    .I1(n369_8),
    .I2(ff_reset_n2_1),
    .I3(n371_12) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h4000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT3 ff_vram_rdata_sel_1_s3 (
    .F(ff_vram_rdata_sel_2_7),
    .I0(ff_sdr_ready),
    .I1(n369_8),
    .I2(ff_vram_wdata_mask_3_9) 
);
defparam ff_vram_rdata_sel_1_s3.INIT=8'h7F;
  LUT4 n36_s5 (
    .F(n36_10),
    .I0(n185_5),
    .I1(n354_9),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n36_s5.INIT=16'hF800;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s4 (
    .F(n389_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n389_s4.INIT=16'hAC00;
  LUT4 n388_s4 (
    .F(n388_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n388_s4.INIT=16'hAC00;
  LUT4 n387_s4 (
    .F(n387_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT4 n386_s4 (
    .F(n386_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n386_s4.INIT=16'hAC00;
  LUT4 n385_s4 (
    .F(n385_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n385_s4.INIT=16'hAC00;
  LUT4 n384_s4 (
    .F(n384_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n384_s4.INIT=16'hAC00;
  LUT4 n383_s4 (
    .F(n383_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n383_s4.INIT=16'hAC00;
  LUT4 n382_s4 (
    .F(n382_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n382_s4.INIT=16'hAC00;
  LUT4 n381_s4 (
    .F(n381_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n381_s4.INIT=16'hAC00;
  LUT4 n380_s4 (
    .F(n380_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n380_s4.INIT=16'hAC00;
  LUT4 n379_s4 (
    .F(n379_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n379_s4.INIT=16'hAC00;
  LUT4 n378_s4 (
    .F(n378_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n378_s4.INIT=16'hAC00;
  LUT4 n377_s4 (
    .F(n377_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n377_s4.INIT=16'hAC00;
  LUT4 n376_s4 (
    .F(n376_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n376_s4.INIT=16'hAC00;
  LUT4 n375_s4 (
    .F(n375_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n375_s4.INIT=16'hAC00;
  LUT4 n374_s4 (
    .F(n374_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n374_s4.INIT=16'hAC00;
  LUT4 n373_s4 (
    .F(n373_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n373_s4.INIT=16'hAC00;
  LUT4 n372_s5 (
    .F(n372_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n372_s5.INIT=16'hAC00;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(n354_9),
    .I1(n185_5),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n35_s3.INIT=16'h0D00;
  LUT3 n34_s5 (
    .F(n34_10),
    .I0(n185_5),
    .I1(ff_sdr_ready),
    .I2(n369_8) 
);
defparam n34_s5.INIT=8'h40;
  LUT3 n185_s1 (
    .F(n185_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(n551_30) 
);
defparam n185_s1.INIT=8'h53;
  LUT3 n185_s2 (
    .F(n185_5),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n602_3) 
);
defparam n185_s2.INIT=8'h80;
  LUT4 n186_s1 (
    .F(n186_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[2]),
    .I2(n551_30),
    .I3(n185_5) 
);
defparam n186_s1.INIT=16'hCA00;
  LUT4 n186_s2 (
    .F(n186_5),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(n551_30),
    .I3(n185_5) 
);
defparam n186_s2.INIT=16'hAC00;
  LUT4 n354_s3 (
    .F(n354_6),
    .I0(w_command_vram_address[16]),
    .I1(n354_10),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n354_s3.INIT=16'h030A;
  LUT4 n354_s4 (
    .F(n354_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n354_s4.INIT=16'hAC00;
  LUT3 n354_s5 (
    .F(n354_8),
    .I0(n354_11),
    .I1(w_ic_vram_address[0]),
    .I2(n551_30) 
);
defparam n354_s5.INIT=8'hC5;
  LUT2 n354_s6 (
    .F(n354_9),
    .I0(w_ic_vram_valid),
    .I1(n354_12) 
);
defparam n354_s6.INIT=4'h1;
  LUT4 n355_s3 (
    .F(n355_6),
    .I0(w_command_vram_address[15]),
    .I1(n355_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n355_s3.INIT=16'h030A;
  LUT4 n355_s4 (
    .F(n355_7),
    .I0(w_screen_mode_vram_address[15]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n355_s4.INIT=16'hCA00;
  LUT3 n355_s5 (
    .F(n355_8),
    .I0(n355_10),
    .I1(n354_11),
    .I2(n551_30) 
);
defparam n355_s5.INIT=8'h35;
  LUT4 n356_s3 (
    .F(n356_6),
    .I0(w_command_vram_address[14]),
    .I1(n356_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n356_s3.INIT=16'h030A;
  LUT4 n356_s4 (
    .F(n356_7),
    .I0(w_screen_mode_vram_address[14]),
    .I1(w_screen_mode_vram_address[15]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n356_s4.INIT=16'hCA00;
  LUT3 n356_s5 (
    .F(n356_8),
    .I0(n356_10),
    .I1(n355_10),
    .I2(n551_30) 
);
defparam n356_s5.INIT=8'h35;
  LUT4 n357_s3 (
    .F(n357_6),
    .I0(w_command_vram_address[13]),
    .I1(n357_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n357_s3.INIT=16'h030A;
  LUT4 n357_s4 (
    .F(n357_7),
    .I0(w_screen_mode_vram_address[13]),
    .I1(w_screen_mode_vram_address[14]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n357_s4.INIT=16'hCA00;
  LUT3 n357_s5 (
    .F(n357_8),
    .I0(n357_10),
    .I1(n356_10),
    .I2(n551_30) 
);
defparam n357_s5.INIT=8'h35;
  LUT4 n358_s3 (
    .F(n358_6),
    .I0(w_command_vram_address[12]),
    .I1(n358_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n358_s3.INIT=16'h030A;
  LUT4 n358_s4 (
    .F(n358_7),
    .I0(w_screen_mode_vram_address[12]),
    .I1(w_screen_mode_vram_address[13]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n358_s4.INIT=16'hCA00;
  LUT3 n358_s5 (
    .F(n358_8),
    .I0(n358_10),
    .I1(n357_10),
    .I2(n551_30) 
);
defparam n358_s5.INIT=8'h35;
  LUT4 n359_s3 (
    .F(n359_6),
    .I0(w_command_vram_address[11]),
    .I1(n359_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n359_s3.INIT=16'h030A;
  LUT4 n359_s4 (
    .F(n359_7),
    .I0(w_screen_mode_vram_address[11]),
    .I1(w_screen_mode_vram_address[12]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n359_s4.INIT=16'hCA00;
  LUT3 n359_s5 (
    .F(n359_8),
    .I0(n359_10),
    .I1(n358_10),
    .I2(n551_30) 
);
defparam n359_s5.INIT=8'h35;
  LUT4 n360_s3 (
    .F(n360_6),
    .I0(w_command_vram_address[10]),
    .I1(n360_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n360_s3.INIT=16'h030A;
  LUT4 n360_s4 (
    .F(n360_7),
    .I0(w_screen_mode_vram_address[10]),
    .I1(w_screen_mode_vram_address[11]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n360_s4.INIT=16'hCA00;
  LUT3 n360_s5 (
    .F(n360_8),
    .I0(n360_10),
    .I1(n359_10),
    .I2(n551_30) 
);
defparam n360_s5.INIT=8'h35;
  LUT4 n361_s3 (
    .F(n361_6),
    .I0(w_command_vram_address[9]),
    .I1(n361_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n361_s3.INIT=16'h030A;
  LUT4 n361_s4 (
    .F(n361_7),
    .I0(w_screen_mode_vram_address[9]),
    .I1(w_screen_mode_vram_address[10]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n361_s4.INIT=16'hCA00;
  LUT3 n361_s5 (
    .F(n361_8),
    .I0(n361_10),
    .I1(n360_10),
    .I2(n551_30) 
);
defparam n361_s5.INIT=8'h35;
  LUT4 n362_s3 (
    .F(n362_6),
    .I0(w_command_vram_address[8]),
    .I1(n362_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n362_s3.INIT=16'h030A;
  LUT4 n362_s4 (
    .F(n362_7),
    .I0(w_screen_mode_vram_address[8]),
    .I1(w_screen_mode_vram_address[9]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n362_s4.INIT=16'hCA00;
  LUT3 n362_s5 (
    .F(n362_8),
    .I0(n362_10),
    .I1(n361_10),
    .I2(n551_30) 
);
defparam n362_s5.INIT=8'h35;
  LUT4 n363_s3 (
    .F(n363_6),
    .I0(w_command_vram_address[7]),
    .I1(n363_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n363_s3.INIT=16'h030A;
  LUT4 n363_s4 (
    .F(n363_7),
    .I0(w_screen_mode_vram_address[7]),
    .I1(w_screen_mode_vram_address[8]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n363_s4.INIT=16'hCA00;
  LUT3 n363_s5 (
    .F(n363_8),
    .I0(n363_10),
    .I1(n362_10),
    .I2(n551_30) 
);
defparam n363_s5.INIT=8'h35;
  LUT4 n364_s3 (
    .F(n364_6),
    .I0(w_command_vram_address[6]),
    .I1(n364_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n364_s3.INIT=16'h030A;
  LUT4 n364_s4 (
    .F(n364_7),
    .I0(w_screen_mode_vram_address[6]),
    .I1(w_screen_mode_vram_address[7]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n364_s4.INIT=16'hCA00;
  LUT3 n364_s5 (
    .F(n364_8),
    .I0(n364_10),
    .I1(n363_10),
    .I2(n551_30) 
);
defparam n364_s5.INIT=8'h35;
  LUT4 n365_s3 (
    .F(n365_6),
    .I0(w_command_vram_address[5]),
    .I1(n365_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n365_s3.INIT=16'h030A;
  LUT4 n365_s4 (
    .F(n365_7),
    .I0(w_screen_mode_vram_address[5]),
    .I1(w_screen_mode_vram_address[6]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n365_s4.INIT=16'hCA00;
  LUT3 n365_s5 (
    .F(n365_8),
    .I0(n365_10),
    .I1(n364_10),
    .I2(n551_30) 
);
defparam n365_s5.INIT=8'h35;
  LUT4 n366_s3 (
    .F(n366_6),
    .I0(w_command_vram_address[4]),
    .I1(n366_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n366_s3.INIT=16'h030A;
  LUT4 n366_s4 (
    .F(n366_7),
    .I0(w_screen_mode_vram_address[4]),
    .I1(w_screen_mode_vram_address[5]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n366_s4.INIT=16'hCA00;
  LUT3 n366_s5 (
    .F(n366_8),
    .I0(n366_10),
    .I1(n365_10),
    .I2(n551_30) 
);
defparam n366_s5.INIT=8'h35;
  LUT4 n367_s3 (
    .F(n367_6),
    .I0(w_command_vram_address[3]),
    .I1(n367_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n367_s3.INIT=16'h030A;
  LUT4 n367_s4 (
    .F(n367_7),
    .I0(w_screen_mode_vram_address[3]),
    .I1(w_screen_mode_vram_address[4]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n367_s4.INIT=16'hCA00;
  LUT3 n367_s5 (
    .F(n367_8),
    .I0(n367_10),
    .I1(n366_10),
    .I2(n551_30) 
);
defparam n367_s5.INIT=8'h35;
  LUT4 n368_s3 (
    .F(n368_6),
    .I0(w_command_vram_address[2]),
    .I1(n368_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n368_s3.INIT=16'h030A;
  LUT4 n368_s4 (
    .F(n368_7),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n368_s4.INIT=16'hCA00;
  LUT3 n368_s5 (
    .F(n368_8),
    .I0(n368_10),
    .I1(n367_10),
    .I2(n551_30) 
);
defparam n368_s5.INIT=8'h35;
  LUT4 n369_s3 (
    .F(n369_6),
    .I0(w_ic_vram_address[1]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n551_30),
    .I3(n354_9) 
);
defparam n369_s3.INIT=16'h0305;
  LUT4 n369_s4 (
    .F(n369_7),
    .I0(n368_10),
    .I1(w_screen_mode_vram_address[2]),
    .I2(n354_9),
    .I3(n551_30) 
);
defparam n369_s4.INIT=16'h3A00;
  LUT3 n369_s5 (
    .F(n369_8),
    .I0(w_ic_vram_valid),
    .I1(w_screen_mode_vram_valid),
    .I2(n354_12) 
);
defparam n369_s5.INIT=8'h01;
  LUT4 n370_s3 (
    .F(n370_6),
    .I0(w_ic_vram_address[1]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n354_9),
    .I3(n551_30) 
);
defparam n370_s3.INIT=16'hCA00;
  LUT4 n370_s4 (
    .F(n370_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_ic_vram_address[0]),
    .I2(n551_30),
    .I3(n354_9) 
);
defparam n370_s4.INIT=16'h0A0C;
  LUT3 n354_s7 (
    .F(n354_10),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[0]),
    .I2(n551_30) 
);
defparam n354_s7.INIT=8'h35;
  LUT3 n354_s8 (
    .F(n354_11),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[16]) 
);
defparam n354_s8.INIT=8'h07;
  LUT4 n354_s9 (
    .F(n354_12),
    .I0(reg_sprite_disable),
    .I1(w_screen_mode_3_3),
    .I2(w_sprite_mode2_6),
    .I3(ff_vram_valid) 
);
defparam n354_s9.INIT=16'h0100;
  LUT3 n355_s6 (
    .F(n355_9),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(n551_30) 
);
defparam n355_s6.INIT=8'h35;
  LUT3 n355_s7 (
    .F(n355_10),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[15]) 
);
defparam n355_s7.INIT=8'h07;
  LUT3 n356_s6 (
    .F(n356_9),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(n551_30) 
);
defparam n356_s6.INIT=8'h35;
  LUT3 n356_s7 (
    .F(n356_10),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[14]) 
);
defparam n356_s7.INIT=8'h07;
  LUT3 n357_s6 (
    .F(n357_9),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(n551_30) 
);
defparam n357_s6.INIT=8'h35;
  LUT3 n357_s7 (
    .F(n357_10),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[13]) 
);
defparam n357_s7.INIT=8'h07;
  LUT3 n358_s6 (
    .F(n358_9),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(n551_30) 
);
defparam n358_s6.INIT=8'h35;
  LUT3 n358_s7 (
    .F(n358_10),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[12]) 
);
defparam n358_s7.INIT=8'h07;
  LUT3 n359_s6 (
    .F(n359_9),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(n551_30) 
);
defparam n359_s6.INIT=8'h35;
  LUT3 n359_s7 (
    .F(n359_10),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[11]) 
);
defparam n359_s7.INIT=8'h07;
  LUT3 n360_s6 (
    .F(n360_9),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n551_30) 
);
defparam n360_s6.INIT=8'h35;
  LUT3 n360_s7 (
    .F(n360_10),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[10]) 
);
defparam n360_s7.INIT=8'h07;
  LUT3 n361_s6 (
    .F(n361_9),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(n551_30) 
);
defparam n361_s6.INIT=8'h35;
  LUT3 n361_s7 (
    .F(n361_10),
    .I0(reg_sprite_attribute_table_base[9]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[9]) 
);
defparam n361_s7.INIT=8'h07;
  LUT3 n362_s6 (
    .F(n362_9),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(n551_30) 
);
defparam n362_s6.INIT=8'h35;
  LUT3 n362_s7 (
    .F(n362_10),
    .I0(reg_sprite_attribute_table_base[8]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[8]) 
);
defparam n362_s7.INIT=8'h07;
  LUT3 n363_s6 (
    .F(n363_9),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n551_30) 
);
defparam n363_s6.INIT=8'h35;
  LUT3 n363_s7 (
    .F(n363_10),
    .I0(reg_sprite_attribute_table_base[7]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[7]) 
);
defparam n363_s7.INIT=8'h07;
  LUT3 n364_s6 (
    .F(n364_9),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(n551_30) 
);
defparam n364_s6.INIT=8'h35;
  LUT3 n364_s7 (
    .F(n364_10),
    .I0(ff_current_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[6]) 
);
defparam n364_s7.INIT=8'h07;
  LUT3 n365_s6 (
    .F(n365_9),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(n551_30) 
);
defparam n365_s6.INIT=8'h35;
  LUT3 n365_s7 (
    .F(n365_10),
    .I0(ff_current_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[5]) 
);
defparam n365_s7.INIT=8'h07;
  LUT3 n366_s6 (
    .F(n366_9),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n551_30) 
);
defparam n366_s6.INIT=8'h35;
  LUT3 n366_s7 (
    .F(n366_10),
    .I0(ff_current_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[4]) 
);
defparam n366_s7.INIT=8'h07;
  LUT3 n367_s6 (
    .F(n367_9),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(n551_30) 
);
defparam n367_s6.INIT=8'h35;
  LUT3 n367_s7 (
    .F(n367_10),
    .I0(ff_current_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[3]) 
);
defparam n367_s7.INIT=8'h07;
  LUT3 n368_s6 (
    .F(n368_9),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(n551_30) 
);
defparam n368_s6.INIT=8'h35;
  LUT3 n368_s7 (
    .F(n368_10),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]) 
);
defparam n368_s7.INIT=8'h07;
  LUT4 ff_vram_wdata_mask_3_s4 (
    .F(ff_vram_wdata_mask_3_7),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(w_command_vram_valid),
    .I3(n602_3) 
);
defparam ff_vram_wdata_mask_3_s4.INIT=16'h1000;
  LUT4 ff_vram_wdata_mask_3_s5 (
    .F(ff_vram_wdata_mask_3_9),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n185_5),
    .I3(ff_vram_wdata_mask_3_7) 
);
defparam ff_vram_wdata_mask_3_s5.INIT=16'h00EF;
  LUT4 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_wdata_mask_3_9),
    .I1(n369_8),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=16'h0700;
  LUT4 n371_s4 (
    .F(n371_10),
    .I0(ff_vram_wdata_mask_3_9),
    .I1(n369_8),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam n371_s4.INIT=16'h0700;
  LUT2 n371_s5 (
    .F(n371_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n371_s5.INIT=4'h4;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n354_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n355_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n356_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n357_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n358_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n359_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n360_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n361_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n362_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n363_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n364_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n365_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n366_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n367_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n368_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(n369_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(n370_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n372_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n373_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n374_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n375_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n376_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n377_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n378_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n379_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n380_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n381_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n382_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n383_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n384_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n385_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n386_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n387_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n388_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n389_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n185_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n186_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n187_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n188_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n36_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n34_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s5 (
    .Q(w_sdram_valid),
    .D(n371_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s5.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  n126_2,
  reg_yjk_mode,
  w_screen_mode_display_color_en,
  w_next_0_4,
  w_sprite_display_color_en,
  n2015_4,
  n2015_5,
  w_palette_valid,
  reg_color0_opaque,
  w_screen_mode_3_3,
  w_sprite_mode2_6,
  reg_yae_mode,
  n1490_5,
  n2015_6,
  n551_30,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  reg_backdrop_color,
  w_screen_mode_display_color,
  w_screen_pos_x_Z,
  w_sprite_display_color,
  reg_screen_mode,
  n518_4,
  n321_6,
  w_vdp_r,
  w_vdp_g,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input n126_2;
input reg_yjk_mode;
input w_screen_mode_display_color_en;
input w_next_0_4;
input w_sprite_display_color_en;
input n2015_4;
input n2015_5;
input w_palette_valid;
input reg_color0_opaque;
input w_screen_mode_3_3;
input w_sprite_mode2_6;
input reg_yae_mode;
input n1490_5;
input n2015_6;
input n551_30;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [7:0] reg_backdrop_color;
input [7:0] w_screen_mode_display_color;
input [5:0] w_screen_pos_x_Z;
input [3:0] w_sprite_display_color;
input [3:2] reg_screen_mode;
output n518_4;
output n321_6;
output [7:0] w_vdp_r;
output [7:0] w_vdp_g;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n104_3;
wire n105_3;
wire n106_3;
wire n99_3;
wire n100_3;
wire n101_3;
wire n102_3;
wire n184_5;
wire n422_4;
wire n423_4;
wire n438_3;
wire n439_3;
wire n466_5;
wire n467_4;
wire n468_4;
wire n469_4;
wire n492_3;
wire n527_3;
wire n528_3;
wire n529_3;
wire n530_3;
wire n531_3;
wire n532_3;
wire n533_3;
wire n534_4;
wire n566_3;
wire n587_3;
wire n588_3;
wire n589_3;
wire n590_3;
wire n591_3;
wire n592_3;
wire n593_3;
wire n594_3;
wire n595_3;
wire n596_3;
wire n597_3;
wire n598_3;
wire n599_3;
wire n600_3;
wire n601_3;
wire n602_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire ff_display_color_1_8;
wire n94_6;
wire n313_6;
wire n312_6;
wire n311_6;
wire n310_6;
wire n309_6;
wire n303_6;
wire n302_6;
wire n301_6;
wire n300_6;
wire n299_6;
wire n293_6;
wire n292_6;
wire n291_6;
wire n290_6;
wire n289_6;
wire w_palette_valid_28;
wire n471_5;
wire n470_5;
wire ff_display_color_delay0_addr_tmp_12;
wire ff_display_color_delay0_addr_tmp_14;
wire n99_4;
wire n100_4;
wire n101_4;
wire n102_4;
wire n422_5;
wire n438_4;
wire n466_6;
wire n527_4;
wire n530_4;
wire n534_5;
wire n587_4;
wire n593_4;
wire n594_4;
wire n595_4;
wire n601_4;
wire n602_4;
wire n668_4;
wire n669_4;
wire w_b_4_5;
wire ff_display_color_7_9;
wire n94_7;
wire n313_7;
wire n311_7;
wire n310_7;
wire n471_6;
wire n471_7;
wire n470_6;
wire n481_10;
wire n422_6;
wire n422_7;
wire n466_7;
wire n471_9;
wire n481_11;
wire ff_display_color_delay0_3_26;
wire n471_11;
wire n664_6;
wire n663_7;
wire n663_9;
wire n662_7;
wire n662_9;
wire n597_6;
wire n596_6;
wire n589_6;
wire n588_6;
wire n482_10;
wire n482_12;
wire n481_13;
wire n518_6;
wire n22_8;
wire w_r_4_7;
wire w_g_4_6;
wire w_b_4_7;
wire w_b_4_8;
wire ff_display_color_oe;
wire ff_rgb_load;
wire ff_display_color_delay0_3_5;
wire ff_display_color_delay0_3_9;
wire ff_display_color_delay0_3_13;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjk_pre_0_3;
wire n271_2;
wire n271_3;
wire n270_2;
wire n270_3;
wire n269_2;
wire n269_3;
wire n268_2;
wire n268_3;
wire n267_2;
wire n267_3;
wire n266_2;
wire n266_3;
wire n265_2;
wire n265_3;
wire n481_5;
wire n482_5;
wire ff_display_color_delay0_3_27;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [2:0] ff_display_color_delay0;
wire [2:0] ff_display_color_delay1;
wire [2:0] ff_display_color_delay2;
wire [2:0] ff_display_color_delay3;
wire [5:0] ff_j;
wire [5:0] ff_k;
wire [4:0] ff_yjk_r;
wire [4:0] ff_yjk_g;
wire [4:0] ff_yjk_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [4:0] ff_y;
wire [5:0] w_r_yjk;
wire [5:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [7:2] w_b_y;
wire [0:0] w_b_yjk_pre;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT4 n104_s0 (
    .F(n104_3),
    .I0(reg_backdrop_color[2]),
    .I1(w_screen_mode_display_color[2]),
    .I2(reg_yjk_mode),
    .I3(w_screen_mode_display_color_en) 
);
defparam n104_s0.INIT=16'hCCCA;
  LUT4 n105_s0 (
    .F(n105_3),
    .I0(reg_backdrop_color[1]),
    .I1(w_screen_mode_display_color[1]),
    .I2(reg_yjk_mode),
    .I3(w_screen_mode_display_color_en) 
);
defparam n105_s0.INIT=16'hCCCA;
  LUT4 n106_s0 (
    .F(n106_3),
    .I0(reg_backdrop_color[0]),
    .I1(w_screen_mode_display_color[0]),
    .I2(reg_yjk_mode),
    .I3(w_screen_mode_display_color_en) 
);
defparam n106_s0.INIT=16'hCCCA;
  LUT3 n99_s0 (
    .F(n99_3),
    .I0(w_screen_mode_display_color[7]),
    .I1(n99_4),
    .I2(w_screen_mode_display_color_en) 
);
defparam n99_s0.INIT=8'hA3;
  LUT3 n100_s0 (
    .F(n100_3),
    .I0(w_screen_mode_display_color[6]),
    .I1(n100_4),
    .I2(w_screen_mode_display_color_en) 
);
defparam n100_s0.INIT=8'hA3;
  LUT3 n101_s0 (
    .F(n101_3),
    .I0(w_screen_mode_display_color[5]),
    .I1(n101_4),
    .I2(w_screen_mode_display_color_en) 
);
defparam n101_s0.INIT=8'hA3;
  LUT3 n102_s0 (
    .F(n102_3),
    .I0(w_screen_mode_display_color[4]),
    .I1(n102_4),
    .I2(w_screen_mode_display_color_en) 
);
defparam n102_s0.INIT=8'hA3;
  LUT3 n184_s2 (
    .F(n184_5),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(n126_2) 
);
defparam n184_s2.INIT=8'h80;
  LUT3 n481_s10 (
    .F(n422_4),
    .I0(reg_backdrop_color[1]),
    .I1(n422_5),
    .I2(w_screen_mode_display_color[1]) 
);
defparam n481_s10.INIT=8'hF8;
  LUT3 n482_s8 (
    .F(n423_4),
    .I0(reg_backdrop_color[0]),
    .I1(n422_5),
    .I2(w_screen_mode_display_color[0]) 
);
defparam n482_s8.INIT=8'hF8;
  LUT3 n438_s0 (
    .F(n438_3),
    .I0(n481_5),
    .I1(w_screen_mode_display_color[1]),
    .I2(n438_4) 
);
defparam n438_s0.INIT=8'hAC;
  LUT3 n439_s0 (
    .F(n439_3),
    .I0(n482_5),
    .I1(w_screen_mode_display_color[0]),
    .I2(n438_4) 
);
defparam n439_s0.INIT=8'hAC;
  LUT4 n466_s2 (
    .F(n466_5),
    .I0(reg_backdrop_color[7]),
    .I1(w_next_0_4),
    .I2(w_screen_mode_display_color[7]),
    .I3(n466_6) 
);
defparam n466_s2.INIT=16'h88F0;
  LUT4 n467_s1 (
    .F(n467_4),
    .I0(reg_backdrop_color[6]),
    .I1(w_next_0_4),
    .I2(w_screen_mode_display_color[6]),
    .I3(n466_6) 
);
defparam n467_s1.INIT=16'h88F0;
  LUT4 n468_s1 (
    .F(n468_4),
    .I0(reg_backdrop_color[5]),
    .I1(w_next_0_4),
    .I2(w_screen_mode_display_color[5]),
    .I3(n466_6) 
);
defparam n468_s1.INIT=16'h88F0;
  LUT4 n469_s1 (
    .F(n469_4),
    .I0(reg_backdrop_color[4]),
    .I1(w_next_0_4),
    .I2(w_screen_mode_display_color[4]),
    .I3(n466_6) 
);
defparam n469_s1.INIT=16'h88F0;
  LUT4 n492_s0 (
    .F(n492_3),
    .I0(w_screen_mode_display_color_en),
    .I1(reg_yjk_mode),
    .I2(w_next_0_4),
    .I3(ff_display_color_1_8) 
);
defparam n492_s0.INIT=16'h4F00;
  LUT4 n527_s0 (
    .F(n527_3),
    .I0(n527_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[7]),
    .I3(w_sprite_display_color_en) 
);
defparam n527_s0.INIT=16'h44F0;
  LUT3 n528_s0 (
    .F(n528_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n528_s0.INIT=8'hCA;
  LUT3 n529_s0 (
    .F(n529_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n529_s0.INIT=8'hCA;
  LUT4 n530_s0 (
    .F(n530_3),
    .I0(n530_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n530_s0.INIT=16'h44F0;
  LUT3 n531_s0 (
    .F(n531_3),
    .I0(ff_display_color[3]),
    .I1(n530_4),
    .I2(w_sprite_display_color_en) 
);
defparam n531_s0.INIT=8'h3A;
  LUT3 n532_s0 (
    .F(n532_3),
    .I0(ff_display_color[2]),
    .I1(n530_4),
    .I2(w_sprite_display_color_en) 
);
defparam n532_s0.INIT=8'h3A;
  LUT4 n533_s0 (
    .F(n533_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n533_s0.INIT=16'h88F0;
  LUT2 n534_s1 (
    .F(n534_4),
    .I0(n534_5),
    .I1(ff_display_color[0]) 
);
defparam n534_s1.INIT=4'hE;
  LUT4 n566_s0 (
    .F(n566_3),
    .I0(n2015_4),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n2015_5) 
);
defparam n566_s0.INIT=16'h0700;
  LUT3 n587_s0 (
    .F(n587_3),
    .I0(ff_yjk_r[4]),
    .I1(reg_yjk_mode),
    .I2(n587_4) 
);
defparam n587_s0.INIT=8'h0B;
  LUT3 n588_s0 (
    .F(n588_3),
    .I0(n588_6),
    .I1(ff_yjk_r[3]),
    .I2(reg_yjk_mode) 
);
defparam n588_s0.INIT=8'hC5;
  LUT3 n589_s0 (
    .F(n589_3),
    .I0(n589_6),
    .I1(ff_yjk_r[2]),
    .I2(reg_yjk_mode) 
);
defparam n589_s0.INIT=8'hC5;
  LUT3 n590_s0 (
    .F(n590_3),
    .I0(ff_yjk_r[1]),
    .I1(reg_yjk_mode),
    .I2(n587_4) 
);
defparam n590_s0.INIT=8'h0B;
  LUT3 n591_s0 (
    .F(n591_3),
    .I0(n588_6),
    .I1(ff_yjk_r[0]),
    .I2(reg_yjk_mode) 
);
defparam n591_s0.INIT=8'hC5;
  LUT3 n592_s0 (
    .F(n592_3),
    .I0(n589_6),
    .I1(ff_yjk_r[4]),
    .I2(reg_yjk_mode) 
);
defparam n592_s0.INIT=8'hC5;
  LUT4 n593_s0 (
    .F(n593_3),
    .I0(n588_6),
    .I1(n589_6),
    .I2(n587_4),
    .I3(n593_4) 
);
defparam n593_s0.INIT=16'h001F;
  LUT3 n594_s0 (
    .F(n594_3),
    .I0(ff_yjk_r[2]),
    .I1(n594_4),
    .I2(reg_yjk_mode) 
);
defparam n594_s0.INIT=8'hAC;
  LUT3 n595_s0 (
    .F(n595_3),
    .I0(ff_yjk_g[4]),
    .I1(reg_yjk_mode),
    .I2(n595_4) 
);
defparam n595_s0.INIT=8'h0B;
  LUT3 n596_s0 (
    .F(n596_3),
    .I0(n596_6),
    .I1(ff_yjk_g[3]),
    .I2(reg_yjk_mode) 
);
defparam n596_s0.INIT=8'hC5;
  LUT3 n597_s0 (
    .F(n597_3),
    .I0(n597_6),
    .I1(ff_yjk_g[2]),
    .I2(reg_yjk_mode) 
);
defparam n597_s0.INIT=8'hC5;
  LUT3 n598_s0 (
    .F(n598_3),
    .I0(ff_yjk_g[1]),
    .I1(reg_yjk_mode),
    .I2(n595_4) 
);
defparam n598_s0.INIT=8'h0B;
  LUT3 n599_s0 (
    .F(n599_3),
    .I0(n596_6),
    .I1(ff_yjk_g[0]),
    .I2(reg_yjk_mode) 
);
defparam n599_s0.INIT=8'hC5;
  LUT3 n600_s0 (
    .F(n600_3),
    .I0(n597_6),
    .I1(ff_yjk_g[4]),
    .I2(reg_yjk_mode) 
);
defparam n600_s0.INIT=8'hC5;
  LUT4 n601_s0 (
    .F(n601_3),
    .I0(n596_6),
    .I1(n597_6),
    .I2(n595_4),
    .I3(n601_4) 
);
defparam n601_s0.INIT=16'h001F;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(ff_yjk_g[2]),
    .I1(n602_4),
    .I2(reg_yjk_mode) 
);
defparam n602_s0.INIT=8'hAC;
  LUT4 n662_s0 (
    .F(n662_3),
    .I0(n662_9),
    .I1(n662_7),
    .I2(ff_yjk_b[4]),
    .I3(reg_yjk_mode) 
);
defparam n662_s0.INIT=16'hF0EE;
  LUT4 n663_s0 (
    .F(n663_3),
    .I0(n663_9),
    .I1(n663_7),
    .I2(ff_yjk_b[3]),
    .I3(reg_yjk_mode) 
);
defparam n663_s0.INIT=16'hF0EE;
  LUT4 n664_s0 (
    .F(n664_3),
    .I0(n662_7),
    .I1(n664_6),
    .I2(ff_yjk_b[2]),
    .I3(reg_yjk_mode) 
);
defparam n664_s0.INIT=16'hF0EE;
  LUT4 n665_s0 (
    .F(n665_3),
    .I0(n662_9),
    .I1(n663_7),
    .I2(ff_yjk_b[1]),
    .I3(reg_yjk_mode) 
);
defparam n665_s0.INIT=16'hF0EE;
  LUT4 n666_s0 (
    .F(n666_3),
    .I0(n662_7),
    .I1(n663_9),
    .I2(ff_yjk_b[0]),
    .I3(reg_yjk_mode) 
);
defparam n666_s0.INIT=16'hF0EE;
  LUT4 n667_s0 (
    .F(n667_3),
    .I0(n663_7),
    .I1(n664_6),
    .I2(ff_yjk_b[4]),
    .I3(reg_yjk_mode) 
);
defparam n667_s0.INIT=16'hF0EE;
  LUT4 n668_s0 (
    .F(n668_3),
    .I0(n668_4),
    .I1(n662_7),
    .I2(ff_yjk_b[3]),
    .I3(reg_yjk_mode) 
);
defparam n668_s0.INIT=16'hF0EE;
  LUT4 n669_s0 (
    .F(n669_3),
    .I0(n669_4),
    .I1(n663_7),
    .I2(ff_yjk_b[2]),
    .I3(reg_yjk_mode) 
);
defparam n669_s0.INIT=16'hF0EE;
  LUT4 ff_display_color_7_s3 (
    .F(ff_display_color_1_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n2015_4),
    .I2(ff_display_color_7_9),
    .I3(w_next_0_4) 
);
defparam ff_display_color_7_s3.INIT=16'hFF70;
  LUT4 n94_s1 (
    .F(n94_6),
    .I0(n94_7),
    .I1(reg_yjk_mode),
    .I2(w_screen_mode_display_color[3]),
    .I3(w_screen_mode_display_color_en) 
);
defparam n94_s1.INIT=16'hB022;
  LUT3 n313_s1 (
    .F(n313_6),
    .I0(n313_7),
    .I1(n271_2),
    .I2(n270_2) 
);
defparam n313_s1.INIT=8'h7D;
  LUT4 n312_s1 (
    .F(n312_6),
    .I0(n270_2),
    .I1(n271_2),
    .I2(n313_7),
    .I3(n269_2) 
);
defparam n312_s1.INIT=16'h7F8F;
  LUT3 n311_s1 (
    .F(n311_6),
    .I0(n313_7),
    .I1(n268_2),
    .I2(n311_7) 
);
defparam n311_s1.INIT=8'h7D;
  LUT3 n310_s1 (
    .F(n310_6),
    .I0(n313_7),
    .I1(n310_7),
    .I2(n267_2) 
);
defparam n310_s1.INIT=8'h7D;
  LUT4 n309_s1 (
    .F(n309_6),
    .I0(n267_2),
    .I1(n310_7),
    .I2(n265_2),
    .I3(n266_2) 
);
defparam n309_s1.INIT=16'h7FF8;
  LUT2 n303_s1 (
    .F(n303_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[0]) 
);
defparam n303_s1.INIT=4'hE;
  LUT2 n302_s1 (
    .F(n302_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[1]) 
);
defparam n302_s1.INIT=4'hE;
  LUT2 n301_s1 (
    .F(n301_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[2]) 
);
defparam n301_s1.INIT=4'hE;
  LUT2 n300_s1 (
    .F(n300_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[3]) 
);
defparam n300_s1.INIT=4'hE;
  LUT2 n299_s1 (
    .F(n299_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[4]) 
);
defparam n299_s1.INIT=4'hE;
  LUT2 n293_s1 (
    .F(n293_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[0]) 
);
defparam n293_s1.INIT=4'hE;
  LUT2 n292_s1 (
    .F(n292_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[1]) 
);
defparam n292_s1.INIT=4'hE;
  LUT2 n291_s1 (
    .F(n291_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[2]) 
);
defparam n291_s1.INIT=4'hE;
  LUT2 n290_s1 (
    .F(n290_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[3]) 
);
defparam n290_s1.INIT=4'hE;
  LUT2 n289_s1 (
    .F(n289_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[4]) 
);
defparam n289_s1.INIT=4'hE;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_28),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT4 n471_s1 (
    .F(n471_5),
    .I0(w_screen_mode_display_color[2]),
    .I1(n471_6),
    .I2(n471_7),
    .I3(n438_4) 
);
defparam n471_s1.INIT=16'h8F88;
  LUT4 n470_s1 (
    .F(n470_5),
    .I0(w_screen_mode_display_color[3]),
    .I1(n471_6),
    .I2(n470_6),
    .I3(n438_4) 
);
defparam n470_s1.INIT=16'h8F88;
  LUT2 ff_display_color_delay0_3_s11 (
    .F(ff_display_color_delay0_addr_tmp_12),
    .I0(ff_display_color_delay0_3_5),
    .I1(ff_display_color_delay0_3_9) 
);
defparam ff_display_color_delay0_3_s11.INIT=4'h6;
  LUT3 ff_display_color_delay0_addr_tmp_s5 (
    .F(ff_display_color_delay0_addr_tmp_14),
    .I0(ff_display_color_delay0_3_5),
    .I1(ff_display_color_delay0_3_9),
    .I2(ff_display_color_delay0_3_13) 
);
defparam ff_display_color_delay0_addr_tmp_s5.INIT=8'h87;
  LUT3 n99_s1 (
    .F(n99_4),
    .I0(reg_backdrop_color[3]),
    .I1(reg_backdrop_color[7]),
    .I2(reg_yjk_mode) 
);
defparam n99_s1.INIT=8'h53;
  LUT3 n100_s1 (
    .F(n100_4),
    .I0(reg_backdrop_color[2]),
    .I1(reg_backdrop_color[6]),
    .I2(reg_yjk_mode) 
);
defparam n100_s1.INIT=8'h53;
  LUT3 n101_s1 (
    .F(n101_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[5]),
    .I2(reg_yjk_mode) 
);
defparam n101_s1.INIT=8'h53;
  LUT3 n102_s1 (
    .F(n102_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[4]),
    .I2(reg_yjk_mode) 
);
defparam n102_s1.INIT=8'h53;
  LUT4 n422_s2 (
    .F(n422_5),
    .I0(reg_color0_opaque),
    .I1(w_screen_mode_display_color[4]),
    .I2(n422_6),
    .I3(n422_7) 
);
defparam n422_s2.INIT=16'h1000;
  LUT4 n438_s1 (
    .F(n438_4),
    .I0(w_next_0_4),
    .I1(w_screen_mode_display_color_en),
    .I2(w_screen_mode_3_3),
    .I3(w_sprite_mode2_6) 
);
defparam n438_s1.INIT=16'h0007;
  LUT4 n466_s3 (
    .F(n466_6),
    .I0(w_screen_mode_display_color_en),
    .I1(n466_7),
    .I2(w_next_0_4),
    .I3(ff_display_color_1_8) 
);
defparam n466_s3.INIT=16'h5300;
  LUT4 n518_s1 (
    .F(n518_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n518_s1.INIT=16'h0100;
  LUT3 n527_s1 (
    .F(n527_4),
    .I0(ff_display_color[0]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[2]) 
);
defparam n527_s1.INIT=8'h0E;
  LUT4 n530_s1 (
    .F(n530_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n530_s1.INIT=16'h00EF;
  LUT4 n534_s2 (
    .F(n534_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n534_s2.INIT=16'h1000;
  LUT4 n587_s1 (
    .F(n587_4),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(reg_yjk_mode),
    .I3(w_next_0_4) 
);
defparam n587_s1.INIT=16'h0503;
  LUT2 n593_s1 (
    .F(n593_4),
    .I0(ff_yjk_r[3]),
    .I1(reg_yjk_mode) 
);
defparam n593_s1.INIT=4'h4;
  LUT3 n594_s1 (
    .F(n594_4),
    .I0(n587_4),
    .I1(n588_6),
    .I2(n589_6) 
);
defparam n594_s1.INIT=8'h3D;
  LUT4 n595_s1 (
    .F(n595_4),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(reg_yjk_mode),
    .I3(w_next_0_4) 
);
defparam n595_s1.INIT=16'h0503;
  LUT2 n601_s1 (
    .F(n601_4),
    .I0(ff_yjk_g[3]),
    .I1(reg_yjk_mode) 
);
defparam n601_s1.INIT=4'h4;
  LUT3 n602_s1 (
    .F(n602_4),
    .I0(n595_4),
    .I1(n596_6),
    .I2(n597_6) 
);
defparam n602_s1.INIT=8'h3D;
  LUT4 n668_s1 (
    .F(n668_4),
    .I0(w_display_b16[1]),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[2]),
    .I3(w_next_0_4) 
);
defparam n668_s1.INIT=16'h00F8;
  LUT4 n669_s1 (
    .F(n669_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[1]),
    .I2(w_next_0_4),
    .I3(w_display_b16[0]) 
);
defparam n669_s1.INIT=16'h0B0C;
  LUT4 w_b_4_s2 (
    .F(w_b_4_5),
    .I0(n267_2),
    .I1(n266_2),
    .I2(n265_2),
    .I3(n310_7) 
);
defparam w_b_4_s2.INIT=16'h8000;
  LUT3 ff_display_color_7_s4 (
    .F(ff_display_color_7_9),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam ff_display_color_7_s4.INIT=8'h01;
  LUT3 n94_s2 (
    .F(n94_7),
    .I0(reg_backdrop_color[3]),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color_en) 
);
defparam n94_s2.INIT=8'h3A;
  LUT4 n313_s2 (
    .F(n313_7),
    .I0(n267_2),
    .I1(n266_2),
    .I2(n310_7),
    .I3(n265_2) 
);
defparam n313_s2.INIT=16'h807F;
  LUT3 n311_s2 (
    .F(n311_7),
    .I0(n270_2),
    .I1(n271_2),
    .I2(n269_2) 
);
defparam n311_s2.INIT=8'h80;
  LUT4 n310_s2 (
    .F(n310_7),
    .I0(n270_2),
    .I1(n271_2),
    .I2(n269_2),
    .I3(n268_2) 
);
defparam n310_s2.INIT=16'h8000;
  LUT4 n471_s2 (
    .F(n471_6),
    .I0(n482_12),
    .I1(n438_4),
    .I2(n126_2),
    .I3(n1490_5) 
);
defparam n471_s2.INIT=16'hB0BB;
  LUT4 n471_s3 (
    .F(n471_7),
    .I0(n471_11),
    .I1(w_sprite_display_color[2]),
    .I2(n471_9),
    .I3(reg_backdrop_color[2]) 
);
defparam n471_s3.INIT=16'h7077;
  LUT4 n470_s2 (
    .F(n470_6),
    .I0(n471_11),
    .I1(w_sprite_display_color[3]),
    .I2(n471_9),
    .I3(reg_backdrop_color[3]) 
);
defparam n470_s2.INIT=16'h7077;
  LUT4 n481_s6 (
    .F(n481_10),
    .I0(reg_color0_opaque),
    .I1(w_sprite_display_color[0]),
    .I2(n481_11),
    .I3(w_sprite_display_color_en) 
);
defparam n481_s6.INIT=16'hEF00;
  LUT3 n422_s3 (
    .F(n422_6),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[0]),
    .I2(w_screen_mode_display_color[3]) 
);
defparam n422_s3.INIT=8'h01;
  LUT4 n422_s4 (
    .F(n422_7),
    .I0(w_screen_mode_display_color[7]),
    .I1(w_screen_mode_display_color[6]),
    .I2(w_screen_mode_display_color[5]),
    .I3(w_screen_mode_display_color[2]) 
);
defparam n422_s4.INIT=16'h0001;
  LUT4 n466_s4 (
    .F(n466_7),
    .I0(w_screen_mode_3_3),
    .I1(w_sprite_mode2_6),
    .I2(n481_10),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n466_s4.INIT=16'h00EF;
  LUT4 n471_s5 (
    .F(n471_9),
    .I0(n1490_5),
    .I1(n481_10),
    .I2(n422_5),
    .I3(w_next_0_4) 
);
defparam n471_s5.INIT=16'h00EF;
  LUT3 n481_s7 (
    .F(n481_11),
    .I0(w_sprite_display_color[1]),
    .I1(w_sprite_display_color[2]),
    .I2(w_sprite_display_color[3]) 
);
defparam n481_s7.INIT=8'h01;
  LUT3 ff_display_color_delay0_3_s13 (
    .F(ff_display_color_delay0_3_26),
    .I0(ff_display_color_delay0_3_5),
    .I1(ff_display_color_delay0_3_9),
    .I2(ff_display_color_delay0_3_13) 
);
defparam ff_display_color_delay0_3_s13.INIT=8'h78;
  LUT4 n321_s2 (
    .F(n321_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n321_s2.INIT=16'h0100;
  LUT4 n471_s6 (
    .F(n471_11),
    .I0(w_next_0_4),
    .I1(reg_screen_mode[2]),
    .I2(n2015_6),
    .I3(w_sprite_display_color_en) 
);
defparam n471_s6.INIT=16'h4500;
  LUT3 n664_s2 (
    .F(n664_6),
    .I0(reg_screen_mode[3]),
    .I1(n551_30),
    .I2(w_display_b16[0]) 
);
defparam n664_s2.INIT=8'h70;
  LUT3 n663_s3 (
    .F(n663_7),
    .I0(ff_display_color256[0]),
    .I1(reg_screen_mode[3]),
    .I2(n551_30) 
);
defparam n663_s3.INIT=8'h80;
  LUT3 n663_s4 (
    .F(n663_9),
    .I0(reg_screen_mode[3]),
    .I1(n551_30),
    .I2(w_display_b16[1]) 
);
defparam n663_s4.INIT=8'h70;
  LUT3 n662_s3 (
    .F(n662_7),
    .I0(ff_display_color256[1]),
    .I1(reg_screen_mode[3]),
    .I2(n551_30) 
);
defparam n662_s3.INIT=8'h80;
  LUT3 n662_s4 (
    .F(n662_9),
    .I0(reg_screen_mode[3]),
    .I1(n551_30),
    .I2(w_display_b16[2]) 
);
defparam n662_s4.INIT=8'h70;
  LUT4 n597_s2 (
    .F(n597_6),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam n597_s2.INIT=16'h5333;
  LUT4 n596_s2 (
    .F(n596_6),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam n596_s2.INIT=16'h5333;
  LUT4 n589_s2 (
    .F(n589_6),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam n589_s2.INIT=16'h5333;
  LUT4 n588_s2 (
    .F(n588_6),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam n588_s2.INIT=16'h5333;
  LUT4 n482_s7 (
    .F(n482_10),
    .I0(w_sprite_display_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam n482_s7.INIT=16'hCAAA;
  LUT3 n482_s6 (
    .F(n482_12),
    .I0(reg_screen_mode[3]),
    .I1(n551_30),
    .I2(n481_10) 
);
defparam n482_s6.INIT=8'h07;
  LUT4 n481_s9 (
    .F(n481_13),
    .I0(w_sprite_display_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam n481_s9.INIT=16'hCAAA;
  LUT4 n518_s2 (
    .F(n518_6),
    .I0(reg_yjk_mode),
    .I1(reg_screen_mode[3]),
    .I2(n551_30),
    .I3(n518_4) 
);
defparam n518_s2.INIT=16'h4000;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  LUT4 w_r_4_s2 (
    .F(w_r_4_7),
    .I0(GND),
    .I1(ff_j[5]),
    .I2(w_r_yjk_5_2),
    .I3(n321_6) 
);
defparam w_r_4_s2.INIT=16'h9600;
  LUT4 w_g_4_s2 (
    .F(w_g_4_6),
    .I0(GND),
    .I1(ff_k[5]),
    .I2(w_g_yjk_5_2),
    .I3(n321_6) 
);
defparam w_g_4_s2.INIT=16'h9600;
  LUT2 w_b_4_s3 (
    .F(w_b_4_7),
    .I0(w_b_4_8),
    .I1(n321_6) 
);
defparam w_b_4_s3.INIT=4'h8;
  LUT4 w_b_4_s4 (
    .F(w_b_4_8),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I2(n265_3),
    .I3(w_b_4_5) 
);
defparam w_b_4_s4.INIT=16'h9669;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFE ff_display_color_delay0_2_s0 (
    .Q(ff_display_color_delay0[2]),
    .D(n104_3),
    .CLK(clk85m),
    .CE(n126_2) 
);
  DFFE ff_display_color_delay0_1_s0 (
    .Q(ff_display_color_delay0[1]),
    .D(n105_3),
    .CLK(clk85m),
    .CE(n126_2) 
);
  DFFE ff_display_color_delay0_0_s0 (
    .Q(ff_display_color_delay0[0]),
    .D(n106_3),
    .CLK(clk85m),
    .CE(n126_2) 
);
  DFFE ff_display_color_delay1_2_s0 (
    .Q(ff_display_color_delay1[2]),
    .D(ff_display_color_delay0[2]),
    .CLK(clk85m),
    .CE(n126_2) 
);
  DFFE ff_display_color_delay1_1_s0 (
    .Q(ff_display_color_delay1[1]),
    .D(ff_display_color_delay0[1]),
    .CLK(clk85m),
    .CE(n126_2) 
);
  DFFE ff_display_color_delay1_0_s0 (
    .Q(ff_display_color_delay1[0]),
    .D(ff_display_color_delay0[0]),
    .CLK(clk85m),
    .CE(n126_2) 
);
  DFFE ff_display_color_delay2_2_s0 (
    .Q(ff_display_color_delay2[2]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n126_2) 
);
  DFFE ff_display_color_delay2_1_s0 (
    .Q(ff_display_color_delay2[1]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n126_2) 
);
  DFFE ff_display_color_delay2_0_s0 (
    .Q(ff_display_color_delay2[0]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n126_2) 
);
  DFFE ff_display_color_delay3_2_s0 (
    .Q(ff_display_color_delay3[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n126_2) 
);
  DFFE ff_display_color_delay3_1_s0 (
    .Q(ff_display_color_delay3[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n126_2) 
);
  DFFE ff_display_color_delay3_0_s0 (
    .Q(ff_display_color_delay3[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n126_2) 
);
  DFFE ff_j_5_s0 (
    .Q(ff_j[5]),
    .D(ff_display_color_delay0[2]),
    .CLK(clk85m),
    .CE(n184_5) 
);
  DFFE ff_j_4_s0 (
    .Q(ff_j[4]),
    .D(ff_display_color_delay0[1]),
    .CLK(clk85m),
    .CE(n184_5) 
);
  DFFE ff_j_3_s0 (
    .Q(ff_j[3]),
    .D(ff_display_color_delay0[0]),
    .CLK(clk85m),
    .CE(n184_5) 
);
  DFFE ff_j_2_s0 (
    .Q(ff_j[2]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n184_5) 
);
  DFFE ff_j_1_s0 (
    .Q(ff_j[1]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n184_5) 
);
  DFFE ff_j_0_s0 (
    .Q(ff_j[0]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n184_5) 
);
  DFFE ff_k_5_s0 (
    .Q(ff_k[5]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n184_5) 
);
  DFFE ff_k_4_s0 (
    .Q(ff_k[4]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n184_5) 
);
  DFFE ff_k_3_s0 (
    .Q(ff_k[3]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n184_5) 
);
  DFFE ff_k_2_s0 (
    .Q(ff_k[2]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n184_5) 
);
  DFFE ff_k_1_s0 (
    .Q(ff_k[1]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n184_5) 
);
  DFFE ff_k_0_s0 (
    .Q(ff_k[0]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n184_5) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n289_6),
    .CLK(clk85m),
    .CE(n321_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n290_6),
    .CLK(clk85m),
    .CE(n321_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n291_6),
    .CLK(clk85m),
    .CE(n321_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n292_6),
    .CLK(clk85m),
    .CE(n321_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_0_s0 (
    .Q(ff_yjk_r[0]),
    .D(n293_6),
    .CLK(clk85m),
    .CE(n321_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n299_6),
    .CLK(clk85m),
    .CE(n321_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n300_6),
    .CLK(clk85m),
    .CE(n321_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n301_6),
    .CLK(clk85m),
    .CE(n321_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n302_6),
    .CLK(clk85m),
    .CE(n321_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_0_s0 (
    .Q(ff_yjk_g[0]),
    .D(n303_6),
    .CLK(clk85m),
    .CE(n321_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n309_6),
    .CLK(clk85m),
    .CE(n321_6),
    .RESET(w_b_4_7) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n310_6),
    .CLK(clk85m),
    .CE(n321_6),
    .RESET(w_b_4_7) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n311_6),
    .CLK(clk85m),
    .CE(n321_6),
    .RESET(w_b_4_7) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n312_6),
    .CLK(clk85m),
    .CE(n321_6),
    .RESET(w_b_4_7) 
);
  DFFRE ff_yjk_b_0_s0 (
    .Q(ff_yjk_b[0]),
    .D(n313_6),
    .CLK(clk85m),
    .CE(n321_6),
    .RESET(w_b_4_7) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n492_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n527_3),
    .CLK(clk85m),
    .CE(n518_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n528_3),
    .CLK(clk85m),
    .CE(n518_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n529_3),
    .CLK(clk85m),
    .CE(n518_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n530_3),
    .CLK(clk85m),
    .CE(n518_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n531_3),
    .CLK(clk85m),
    .CE(n518_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n532_3),
    .CLK(clk85m),
    .CE(n518_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n533_3),
    .CLK(clk85m),
    .CE(n518_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n534_4),
    .CLK(clk85m),
    .CE(n518_6),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n566_3),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r[7]),
    .D(n587_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r[6]),
    .D(n588_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r[5]),
    .D(n589_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_4_s0 (
    .Q(w_vdp_r[4]),
    .D(n590_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_3_s0 (
    .Q(w_vdp_r[3]),
    .D(n591_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_2_s0 (
    .Q(w_vdp_r[2]),
    .D(n592_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r[1]),
    .D(n593_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r[0]),
    .D(n594_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g[7]),
    .D(n595_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g[6]),
    .D(n596_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g[5]),
    .D(n597_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_4_s0 (
    .Q(w_vdp_g[4]),
    .D(n598_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_3_s0 (
    .Q(w_vdp_g[3]),
    .D(n599_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_2_s0 (
    .Q(w_vdp_g[2]),
    .D(n600_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g[1]),
    .D(n601_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g[0]),
    .D(n602_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n662_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n663_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n664_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n665_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n666_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n667_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n668_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n669_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n466_5),
    .CLK(clk85m),
    .CE(ff_display_color_1_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n467_4),
    .CLK(clk85m),
    .CE(ff_display_color_1_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n468_4),
    .CLK(clk85m),
    .CE(ff_display_color_1_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n469_4),
    .CLK(clk85m),
    .CE(ff_display_color_1_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n470_5),
    .CLK(clk85m),
    .CE(ff_display_color_1_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n471_5),
    .CLK(clk85m),
    .CE(ff_display_color_1_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n438_3),
    .CLK(clk85m),
    .CE(ff_display_color_1_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n439_3),
    .CLK(clk85m),
    .CE(ff_display_color_1_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFE ff_display_color_delay0_3_s2 (
    .Q(ff_display_color_delay0_3_5),
    .D(ff_display_color_delay0_3_27),
    .CLK(clk85m),
    .CE(n126_2) 
);
  DFFE ff_display_color_delay0_3_s4 (
    .Q(ff_display_color_delay0_3_9),
    .D(ff_display_color_delay0_addr_tmp_12),
    .CLK(clk85m),
    .CE(n126_2) 
);
  DFFE ff_display_color_delay0_3_s6 (
    .Q(ff_display_color_delay0_3_13),
    .D(ff_display_color_delay0_3_26),
    .CLK(clk85m),
    .CE(n126_2) 
);
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  RAM16SDP4 ff_display_color_delay0_3_s7 (
    .DO(ff_y[3:0]),
    .DI({n100_3,n101_3,n102_3,n94_6}),
    .WAD({GND,ff_display_color_delay0_addr_tmp_14,ff_display_color_delay0_addr_tmp_12,ff_display_color_delay0_3_27}),
    .RAD({GND,ff_display_color_delay0_3_13,ff_display_color_delay0_3_9,ff_display_color_delay0_3_5}),
    .WRE(n126_2),
    .CLK(clk85m) 
);
  RAM16SDP4 ff_display_color_delay0_3_s8 (
    .DO({DO[3:1],ff_y[4]}),
    .DI({GND,GND,GND,n99_3}),
    .WAD({GND,ff_display_color_delay0_addr_tmp_14,ff_display_color_delay0_addr_tmp_12,ff_display_color_delay0_3_27}),
    .RAD({GND,ff_display_color_delay0_3_13,ff_display_color_delay0_3_9,ff_display_color_delay0_3_5}),
    .WRE(n126_2),
    .CLK(clk85m) 
);
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_j[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_j[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_j[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_j[3]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_j[4]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_j[5]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_j[0]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_j[1]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_j[2]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_j[3]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_j[4]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(ff_y[0]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(ff_y[1]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(ff_y[2]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(ff_y[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(ff_y[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjk_pre_0_s (
    .SUM(w_b_yjk_pre[0]),
    .COUT(w_b_yjk_pre_0_3),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjk_pre_0_s.ALU_MODE=1;
  ALU n271_s (
    .SUM(n271_2),
    .COUT(n271_3),
    .I0(ff_y[1]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjk_pre_0_3) 
);
defparam n271_s.ALU_MODE=1;
  ALU n270_s (
    .SUM(n270_2),
    .COUT(n270_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n271_3) 
);
defparam n270_s.ALU_MODE=1;
  ALU n269_s (
    .SUM(n269_2),
    .COUT(n269_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n270_3) 
);
defparam n269_s.ALU_MODE=1;
  ALU n268_s (
    .SUM(n268_2),
    .COUT(n268_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n269_3) 
);
defparam n268_s.ALU_MODE=1;
  ALU n267_s (
    .SUM(n267_2),
    .COUT(n267_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n268_3) 
);
defparam n267_s.ALU_MODE=1;
  ALU n266_s (
    .SUM(n266_2),
    .COUT(n266_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n267_3) 
);
defparam n266_s.ALU_MODE=1;
  ALU n265_s (
    .SUM(n265_2),
    .COUT(n265_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n266_3) 
);
defparam n265_s.ALU_MODE=1;
  MUX2_LUT5 n481_s3 (
    .O(n481_5),
    .I0(n481_13),
    .I1(n422_4),
    .S0(n482_12) 
);
  MUX2_LUT5 n482_s3 (
    .O(n482_5),
    .I0(n482_10),
    .I1(n423_4),
    .S0(n482_12) 
);
  INV ff_display_color_delay0_3_s14 (
    .O(ff_display_color_delay0_3_27),
    .I(ff_display_color_delay0_3_5) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_28),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g,
  w_even_address,
  w_vdp_r,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_even_address;
input [7:0] w_vdp_r;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g,
  w_odd_address,
  w_vdp_r,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_odd_address;
input [7:0] w_vdp_r;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_13,
  n878_18,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g,
  w_vdp_r,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_13;
input n878_18;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [7:0] w_vdp_r;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n8_7;
wire n7_7;
wire n6_7;
wire n5_5;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT3 n8_s3 (
    .F(n8_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]) 
);
defparam n8_s3.INIT=8'h78;
  LUT4 n7_s3 (
    .F(n7_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s3.INIT=16'h7F80;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n878_18) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n878_18),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_13393_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_13393_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_13393_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13393_DIAREG_G[22]),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13393_DIAREG_G[21]),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13393_DIAREG_G[20]),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13393_DIAREG_G[19]),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13393_DIAREG_G[18]),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13393_DIAREG_G[17]),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13393_DIAREG_G[16]),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13393_DIAREG_G[15]),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13393_DIAREG_G[14]),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13393_DIAREG_G[13]),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13393_DIAREG_G[12]),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13393_DIAREG_G[11]),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13393_DIAREG_G[10]),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13393_DIAREG_G[9]),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13393_DIAREG_G[8]),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13393_DIAREG_G[7]),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13393_DIAREG_G[6]),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13393_DIAREG_G[5]),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13393_DIAREG_G[4]),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13393_DIAREG_G[3]),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13393_DIAREG_G[2]),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13393_DIAREG_G[1]),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_13393_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13393_DIAREG_G[23]),
    .I2(ff_imem_13393_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[1]),
    .I1(n86),
    .I2(ff_address_even[2]),
    .I3(n85) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_even[5]),
    .I1(n82),
    .I2(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[7]),
    .I1(n80),
    .I2(ff_address_even[8]),
    .I3(n79) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[0]),
    .I1(n87),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_we_even) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[6]),
    .I1(n81),
    .I2(ff_address_even[9]),
    .I3(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[3]),
    .I1(n84),
    .I2(ff_address_even[4]),
    .I3(n83) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_REDUCAREG_G_s (
    .Q(ff_imem_13393_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_0_s (
    .Q(ff_imem_13393_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_1_s (
    .Q(ff_imem_13393_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_2_s (
    .Q(ff_imem_13393_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_3_s (
    .Q(ff_imem_13393_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_4_s (
    .Q(ff_imem_13393_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_5_s (
    .Q(ff_imem_13393_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_6_s (
    .Q(ff_imem_13393_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_7_s (
    .Q(ff_imem_13393_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_8_s (
    .Q(ff_imem_13393_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_9_s (
    .Q(ff_imem_13393_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_10_s (
    .Q(ff_imem_13393_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_11_s (
    .Q(ff_imem_13393_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_12_s (
    .Q(ff_imem_13393_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_13_s (
    .Q(ff_imem_13393_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_14_s (
    .Q(ff_imem_13393_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_15_s (
    .Q(ff_imem_13393_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_16_s (
    .Q(ff_imem_13393_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_17_s (
    .Q(ff_imem_13393_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_18_s (
    .Q(ff_imem_13393_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_19_s (
    .Q(ff_imem_13393_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_20_s (
    .Q(ff_imem_13393_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_21_s (
    .Q(ff_imem_13393_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_22_s (
    .Q(ff_imem_13393_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_13393_DIAREG_G_23_s (
    .Q(ff_imem_13393_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_13393_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_13393_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_13494_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13393_DIAREG_G[22]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13393_DIAREG_G[21]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13393_DIAREG_G[20]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13393_DIAREG_G[19]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13393_DIAREG_G[18]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13393_DIAREG_G[17]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13393_DIAREG_G[16]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13393_DIAREG_G[15]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13393_DIAREG_G[14]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13393_DIAREG_G[13]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13393_DIAREG_G[12]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13393_DIAREG_G[11]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13393_DIAREG_G[10]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13393_DIAREG_G[9]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13393_DIAREG_G[8]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13393_DIAREG_G[7]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13393_DIAREG_G[6]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13393_DIAREG_G[5]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13393_DIAREG_G[4]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13393_DIAREG_G[3]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13393_DIAREG_G[2]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13393_DIAREG_G[1]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_13393_DIAREG_G[0]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13393_DIAREG_G[23]),
    .I2(ff_imem_13494_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[5]),
    .I1(n93),
    .I2(ff_address_odd[6]),
    .I3(n92) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_odd[0]),
    .I1(n98),
    .I2(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[3]),
    .I1(n95),
    .I2(ff_address_odd[4]),
    .I3(n94) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[7]),
    .I1(n91),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_we_odd) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_address_odd[2]),
    .I3(n96) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[8]),
    .I1(n90),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13494_REDUCAREG_G_s (
    .Q(ff_imem_13494_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_13393_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_13393_DIAREG_G(ff_imem_13393_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_13393_DIAREG_G(ff_imem_13393_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_13,
  w_h_count_end,
  w_h_count_end_14,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_13;
input w_h_count_end;
input w_h_count_end_14;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire n103_6;
wire w_gain_6_5;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_numerator_3_7;
wire ff_numerator_7_8;
wire ff_active_8;
wire ff_hs_6;
wire n219_8;
wire n218_7;
wire n217_7;
wire n216_7;
wire n215_7;
wire n165_7;
wire n164_7;
wire n163_7;
wire n162_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n62_7;
wire n22_7;
wire n75_10;
wire n75_11;
wire n103_7;
wire n103_8;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire n218_8;
wire n216_8;
wire n163_8;
wire n162_8;
wire n160_8;
wire n159_8;
wire n157_8;
wire n103_9;
wire ff_h_en_12;
wire ff_v_en_8;
wire ff_v_en_9;
wire ff_x_position_r_9_11;
wire ff_x_position_r_9_12;
wire ff_x_position_r_9_14;
wire n22_10;
wire n41_10;
wire ff_v_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire ff_h_en;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(w_h_count[3]),
    .I1(n75_10),
    .I2(w_h_count_end_13),
    .I3(n75_11) 
);
defparam n75_s6.INIT=16'h4000;
  LUT4 n103_s3 (
    .F(n103_6),
    .I0(w_v_count[2]),
    .I1(w_v_count[1]),
    .I2(n103_7),
    .I3(n103_8) 
);
defparam n103_s3.INIT=16'h4000;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(w_h_count_end),
    .I3(ff_v_en_7) 
);
defparam ff_v_en_s2.INIT=16'h6000;
  LUT3 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(w_h_count_end),
    .I2(n103_8) 
);
defparam ff_vs_s2.INIT=8'h40;
  LUT4 ff_x_position_r_9_s3 (
    .F(ff_numerator_3_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r_9_14),
    .I3(ff_numerator_7_8) 
);
defparam ff_x_position_r_9_s3.INIT=16'hEF00;
  LUT3 ff_numerator_7_s3 (
    .F(ff_numerator_7_8),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_x_position_r_9_9) 
);
defparam ff_numerator_7_s3.INIT=8'hF8;
  LUT2 ff_active_s3 (
    .F(ff_active_8),
    .I0(ff_x_position_r_9_9),
    .I1(n22_7) 
);
defparam ff_active_s3.INIT=4'hB;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT2 n219_s3 (
    .F(n219_8),
    .I0(ff_x_position_r[0]),
    .I1(ff_x_position_r_9_9) 
);
defparam n219_s3.INIT=4'h1;
  LUT3 n218_s2 (
    .F(n218_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[4]),
    .I2(n218_8) 
);
defparam n218_s2.INIT=8'h41;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_9),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT2 n216_s2 (
    .F(n216_7),
    .I0(n216_8),
    .I1(ff_x_position_r_9_9) 
);
defparam n216_s2.INIT=4'h1;
  LUT3 n215_s2 (
    .F(n215_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r_9_14) 
);
defparam n215_s2.INIT=8'h14;
  LUT3 n165_s2 (
    .F(n165_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n165_s2.INIT=8'h14;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(ff_x_position_r_9_9),
    .I1(n163_8),
    .I2(ff_x_position_r[3]) 
);
defparam n163_s2.INIT=8'h14;
  LUT3 n162_s2 (
    .F(n162_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[4]),
    .I2(n162_8) 
);
defparam n162_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(ff_x_position_r_9_9),
    .I1(n160_8),
    .I2(ff_x_position_r[6]) 
);
defparam n160_s2.INIT=8'h14;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[7]),
    .I2(n159_8) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_8),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT3 n157_s2 (
    .F(n157_7),
    .I0(ff_x_position_r_9_9),
    .I1(n157_8),
    .I2(ff_x_position_r[9]) 
);
defparam n157_s2.INIT=8'h14;
  LUT3 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(ff_v_en_7) 
);
defparam n62_s2.INIT=8'hBF;
  LUT4 n22_s2 (
    .F(n22_7),
    .I0(n22_10),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(ff_h_en_9) 
);
defparam n22_s2.INIT=16'h7FFF;
  LUT4 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n75_s7.INIT=16'h1000;
  LUT4 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count[9]) 
);
defparam n75_s8.INIT=16'h0100;
  LUT2 n103_s4 (
    .F(n103_7),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]) 
);
defparam n103_s4.INIT=4'h4;
  LUT4 n103_s5 (
    .F(n103_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n103_9),
    .I3(w_v_count[0]) 
);
defparam n103_s5.INIT=16'h1000;
  LUT4 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(ff_h_en_12),
    .I3(w_h_count[8]) 
);
defparam ff_h_en_s4.INIT=16'h1000;
  LUT3 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_11) 
);
defparam ff_h_en_s5.INIT=8'h80;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_14) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[4]),
    .I1(w_v_count[3]),
    .I2(ff_v_en_8),
    .I3(ff_v_en_9) 
);
defparam ff_v_en_s3.INIT=16'h4000;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s3.INIT=16'hEFF7;
  LUT4 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(ff_x_position_r_9_11),
    .I1(w_h_count[0]),
    .I2(w_h_count_end_14),
    .I3(n75_11) 
);
defparam ff_x_position_r_9_s4.INIT=16'h8000;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(ff_x_position_r_9_12) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT3 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n163_s3.INIT=8'h80;
  LUT4 n162_s3 (
    .F(n162_8),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT3 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]),
    .I2(n162_8) 
);
defparam n160_s3.INIT=8'h80;
  LUT4 n159_s3 (
    .F(n159_8),
    .I0(ff_x_position_r[6]),
    .I1(ff_x_position_r[5]),
    .I2(ff_x_position_r[4]),
    .I3(n162_8) 
);
defparam n159_s3.INIT=16'h8000;
  LUT3 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n159_8) 
);
defparam n157_s3.INIT=8'h80;
  LUT3 n103_s6 (
    .F(n103_9),
    .I0(w_v_count[7]),
    .I1(w_v_count[8]),
    .I2(w_v_count[9]) 
);
defparam n103_s6.INIT=8'h01;
  LUT3 ff_h_en_s7 (
    .F(ff_h_en_12),
    .I0(w_h_count[9]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]) 
);
defparam ff_h_en_s7.INIT=8'h10;
  LUT2 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[7]),
    .I1(w_v_count[8]) 
);
defparam ff_v_en_s4.INIT=4'h1;
  LUT4 ff_v_en_s5 (
    .F(ff_v_en_9),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(w_v_count[6]) 
);
defparam ff_v_en_s5.INIT=16'h0001;
  LUT4 ff_x_position_r_9_s6 (
    .F(ff_x_position_r_9_11),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[6]),
    .I3(w_h_count[7]) 
);
defparam ff_x_position_r_9_s6.INIT=16'h4000;
  LUT2 ff_x_position_r_9_s7 (
    .F(ff_x_position_r_9_12),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam ff_x_position_r_9_s7.INIT=4'h8;
  LUT4 ff_x_position_r_9_s8 (
    .F(ff_x_position_r_9_14),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[6]) 
);
defparam ff_x_position_r_9_s8.INIT=16'h007F;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[2]),
    .I1(w_h_count[4]),
    .I2(w_h_count[3]),
    .I3(w_h_count[5]) 
);
defparam n22_s4.INIT=16'h1000;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n41_s4 (
    .F(n41_10),
    .I0(ff_h_en_10),
    .I1(ff_h_en),
    .I2(ff_h_en_9),
    .I3(ff_h_en_11) 
);
defparam n41_s4.INIT=16'h0ECC;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_6),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_x_position_r_0_s1 (
    .Q(ff_x_position_r[0]),
    .D(n219_8),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n22_7),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFC ff_h_en_s8 (
    .Q(ff_h_en),
    .D(n41_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s8.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  ff_busy,
  w_pulse2,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output ff_busy;
output w_pulse2;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire ff_bus_write;
wire ff_port1;
wire ff_bus_valid;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire reg_yjk_mode;
wire reg_yae_mode;
wire w_palette_valid;
wire n1646_4;
wire n1656_4;
wire n1680_4;
wire n959_38;
wire n962_37;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire ff_v_active_8;
wire w_screen_mode_vram_valid;
wire w_screen_mode_display_color_en;
wire n126_2;
wire n551_30;
wire w_screen_mode_3_3;
wire n2015_4;
wire n2015_5;
wire n1490_5;
wire n1471_30;
wire n2015_6;
wire n1471_33;
wire ff_next_vram1_3_13;
wire n744_19;
wire n831_34;
wire w_sprite_mode2_6;
wire ff_vram_valid;
wire w_ic_vram_valid;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1177_7;
wire n878_18;
wire w_status_transfer_ready;
wire w_status_command_execute;
wire w_status_border_detect;
wire w_next_0_4;
wire ff_transfer_ready_8;
wire ff_transfer_ready_17;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n185_5;
wire n369_8;
wire ff_vram_wdata_mask_3_7;
wire n518_4;
wire n321_6;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_text_back_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_b;
wire [2:0] w_palette_g;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [7:0] w_screen_pos_y;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [8:0] w_status_border_position;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_execute(w_status_command_execute),
    .ff_transfer_ready_17(ff_transfer_ready_17),
    .n1177_7(n1177_7),
    .ff_transfer_ready_8(ff_transfer_ready_8),
    .w_status_border_detect(w_status_border_detect),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .n185_5(n185_5),
    .ff_v_active_8(ff_v_active_8),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_sprite_collision(w_sprite_collision),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_half_count(ff_half_count[12:0]),
    .ff_bus_write(ff_bus_write),
    .ff_port1(ff_port1),
    .ff_bus_valid(ff_bus_valid),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1646_4(n1646_4),
    .n1656_4(n1656_4),
    .n1680_4(n1680_4),
    .n959_38(n959_38),
    .n962_37(n962_37),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_display_on(reg_display_on),
    .w_next_0_4(w_next_0_4),
    .reg_left_mask(reg_left_mask),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n518_4(n518_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n962_37(n962_37),
    .ff_transfer_ready_17(ff_transfer_ready_17),
    .n959_38(n959_38),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .ff_v_active_8(ff_v_active_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .n126_2(n126_2),
    .n551_30(n551_30),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n2015_4(n2015_4),
    .n2015_5(n2015_5),
    .n1490_5(n1490_5),
    .n1471_30(n1471_30),
    .n2015_6(n2015_6),
    .n1471_33(n1471_33),
    .ff_next_vram1_3_13(ff_next_vram1_3_13),
    .n744_19(n744_19),
    .n831_34(n831_34),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .ff_vram_valid(ff_vram_valid),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .n878_18(n878_18),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1656_4(n1656_4),
    .n1646_4(n1646_4),
    .w_register_write(w_register_write),
    .n1680_4(n1680_4),
    .n551_30(n551_30),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_next_vram1_3_13(ff_next_vram1_3_13),
    .n1471_30(n1471_30),
    .n744_19(n744_19),
    .n831_34(n831_34),
    .n2015_6(n2015_6),
    .n1471_33(n1471_33),
    .n1490_5(n1490_5),
    .ff_port1(ff_port1),
    .ff_busy(ff_busy),
    .ff_bus_write(ff_bus_write),
    .ff_bus_valid(ff_bus_valid),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n369_8(n369_8),
    .w_pulse1(w_pulse1),
    .ff_vram_wdata_mask_3_7(ff_vram_wdata_mask_3_7),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .reg_screen_mode(reg_screen_mode[4:2]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_status_command_execute(w_status_command_execute),
    .w_status_border_detect(w_status_border_detect),
    .w_next_0_4(w_next_0_4),
    .ff_transfer_ready_8(ff_transfer_ready_8),
    .ff_transfer_ready_17(ff_transfer_ready_17),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n321_6(n321_6),
    .ff_sdr_ready(ff_sdr_ready),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .n551_30(n551_30),
    .w_pulse1(w_pulse1),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_vram_valid(ff_vram_valid),
    .reg_sprite_disable(reg_sprite_disable),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .w_command_vram_valid(w_command_vram_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n185_5(n185_5),
    .n369_8(n369_8),
    .ff_vram_wdata_mask_3_7(ff_vram_wdata_mask_3_7),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n126_2(n126_2),
    .reg_yjk_mode(reg_yjk_mode),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .w_next_0_4(w_next_0_4),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .n2015_4(n2015_4),
    .n2015_5(n2015_5),
    .w_palette_valid(w_palette_valid),
    .reg_color0_opaque(reg_color0_opaque),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .reg_yae_mode(reg_yae_mode),
    .n1490_5(n1490_5),
    .n2015_6(n2015_6),
    .n551_30(n551_30),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[5:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .reg_screen_mode(reg_screen_mode[3:2]),
    .n518_4(n518_4),
    .n321_6(n321_6),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_13(w_h_count_end_13),
    .n878_18(n878_18),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
IKrKFj51f9kIx4WM4eTqUDi7v8pbw8XkQ239zntyf6BRqK70+9V/G7IxMZD0r7Nt+7SjdFmKo+SA
d/mTdw1R7TM8f7ZUjmqvhaEfqLrc5NhSM09AMHqKEvkiEKeFra9+zxiG5RBWT6jaRxosbT1z2a+6
PLSrpNzkT9t2pYULvDSjy4wXp2QZ7aNv6Efj5Fzqp67ffCZEE8lSU/sLVVwSCF0emsmfKbJNSp4D
zUnOM4hW+FOh7218BASy8ZAqh/yb/ao0LwEOf1RBvQN20NfaMNGn/2ktKhXzepbcbw9It2eSQErw
23mGOQKTr6hdCAuG5haT1cMEBllZkOnJjfu9RA==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
yvN5FDHAURXPOx05Eq1VJKzY9R7hfmO4IkNXvjmLgI/1oPn9gwSteNHr0K5PZK27jku92+gcSVlR
/kR77CWHnrQ3aAZSqtsqw6FCOcIiXy7Cndb3HWDILntdbx+b5M7FdADz3jPF1Vw2gWbEilNgpN4t
vMQc4GFT56UIPDtjApq5xjJPynDavObFAraj+AqN65ojQKE+SMuJCatoisbSQDv1jtMLP+MnBBf4
r7X/poNmM0RqoOYB4/54GgsGMifW0XtV2FCFn+YzoaO04nV6KVaT/hezz+3VRTUMABDNk/Wi9x5O
fLTJ+CVJtOkolcc36cnksK8PT6FmmAx9A5zFVPM6zlq2LGt0sGTMJ5DdUo+8k2gpYVCdsjFE9ZLW
uO176i0FvzG3e72LtYhSgWFB4sjFh6Ogdfz9gA/I8e4gFoAoQ+2ELUhCUoF36MoD6oP1XGsX+jeo
6fE632kYvwcRwsVesPpQkilIIQ15GjxMDPeClb1s6G2S9j51ViJJKOU/6H9PFqJDWvKhXpkNV2MI
vcngUel8RTbOpy3QiynhHCUjOODsxnFtwJA2K+rsLdL+qF9tsP2J2QFOXcAS8jNjfkU5AIY9hBwe
bAdQ/38Gd4TJTzyFdDKtQnCato9q5jDq9u6guTksV2vtaw7GXoN/PcArODu6VVZMZwZkSa5A1qGN
BxmgFW/XdM+q34PUv5JeXA80Lh7HSklTJ1MWg+zjt8qOcLqmTr5YH66zIVZRKLiVCrRrf0M3HmL6
w9433RVEAxmiIFk4qDC0lbrjKyd2pD0w6TBKcV/ks+wHIPMf+63SGhmbLyOTnT00BSt5E/G1pDIJ
bmwk0WRXw40DixbUeUAD+tcBgextNA8OCPFVqEucu7kHBNClwXCioRbxUd5Mzbml91XAfaiPPvcC
ZakG60/e8dz8vuByWYIX12t9dYJS/NI8KtUgsCsX3r6GprrDNAJFd2HO+BDeAp47T8I5cYe8YcZW
MgKiODQC3ikbMoTn34ZVSeORc+3W64BERwoJZLMsLQt6AspjG/jKSyYGm4HLVoxNb87gUc/x3akn
b3p6L7yHdkKUw6YwjSt/Krrf0sII8iD9Yk4J62Yglcmx06Rfg3K81hwGWQS018b1Pc9nlZf5hawy
0h0WuDAcq2sItSirvo0/LGF3/0/9ja5awp330mZwp1WFBTdRorTsyUpPRQ7fpJO1AMzcXExT8ZoH
Tz/e9JgC4TLfKWOsPXTGQwoA880RwRpHs3qU/x6XWkJbzL8tkt830NL+NII0KpmJkIdhOVl2pwFj
ATzJ5pgdGJo6g8y6T6sUHW6A5AA6lm8BqQpmUQFxuRE3yV8oFxr9t8uLKJLn95YK5meTJo5MWULd
HxVbUwvMzQgRhDmz4RoprDk10dnV9jKnXZ2bwHpXHcVcAIfaKqt6j8Gau6P2BQs73CpsPN8BY1vt
PAkYafo53Q6XbH2DImcfVqTwECJbXw3Ghf+r38GV4zd+ZqtF2vEKpAafRwWfIS33C61p1Hq8iomc
eEjToWcMXHGO6Kvc3Tp2o9wLytJRe5ZR+y6vv48fvsmWkl9axGhsDYp85RixWKvFFhyCM8whIbvh
JHCB+N5KZVgC+R98baOA8n6UZ/mo9Nq060GDpZ0wiWtVC6zuj0KJZxdzE8LrHa7LBp3aLjA+FXOb
0fAFboUvM2ahGkzkaYZ+BTL8kfeU7egU9Ob4osB6GP3rqGiGyK8p+KhG4JsYW+nSKs3zSMzcRL5a
qEUnt8ZHnJznvhuJQfqCmUJ4brnLoyoOVfxMvv21QOGO3cQX6qhDnQnGdJnLqUkFW6vHz5ksSpDb
76NhgUpyxR283kxGNRlbk4KT69UbucgpZxlrTVWAdlVttClryB0Pn58cI99wnMR4QmUsYsO4hjrG
CcQj2IiLgqv6gEe+5O+ZmEbaRC3hogb2slLhcUx7eSasDxRFzKON0olOQNLHSL5uhi/Gx4JzviwB
+DQccsoRnRsbSvnt5kgtYZxMydJPje+GozG3HWpaxLG22c+2j2mR5mNl4buD2JmCQE5265RbOAX3
B2qkoCY9wEPJCKsYaHUPvTN8ojRsS9UFCZ86pgcg6lCY6AMQD2Yp3GEd0SvkUMm05eA15RKikjIy
X+YgCM/BH9UWm24CEVrTZYnOjxodsu0zvwKO5q6AWmuVjntD0o2oV5HA3QeIgmS78IqlyKAweDRv
/zAEJTNb76cSHYXpYoE48W65byFVFyn4hkqpept+wYzMfjtxoWy1oNrnS+lN2GDvVTyEyAoiDswg
QtHWHgvoaDX3dJGtyxqYKYR02Sk8rG/bp0WsJuAM+cwN+TIKILNN+Usi2dSB7H5PaDXkzAm1LeeE
qEDFUPNrSfDn+fP7BUmgqfY4EwBM5h/vdGODk4IWYVM6s6+QcYJR0T/rBCK988M9U/Tv+JZHh2KI
ASG/MJGh+IFn7nrtbyzaQrPATy15ZMNzi0HkKPjaE1nlbM4DnOdBjC0JXKRImSfFlQBuOJn6APUU
1d69c3wpGsyZDVXt27H91NTW/q87t/qs2n+m7wTNkPgHZTB8y4Uz1yA9fvs4A0SW0deir+k+OHpA
t79uVXTFgG7nqO8DO613xTsaE/6pDvOXg0sz+4lL2QiZ0KDfZ2orYo3nPk+TeM0uuL2p0tOn5QVz
L6uR5FXZBibaCV5TM2kNR+6UKVHrtEIZI5g+4MG2Fh4iMeZH142fnO7BVu/lbdd6iLxFY5t0bcbm
DwJ/7WW41o6NtfsKt3mWzBlOw3W/8dUwtkDWDBYDpMsKDfC1QpL+8WzOQouRdOV3Xd3fTUr5XPQ3
feBEFEkt3YKGIDAFoyCP8EtVem4cU/YRyZGz/ih56K++d5QB9llXin8pxZW86sLIL66+wX0IHA9z
KIir0giRhLb4gNJjSgSV7aCdtuGQKFze2Jfj/GAnC2WMtDcqWS3ZmMygVU3sspRSzECA3GSLxQ96
dsCL4eb/MnBNW9cAztXnUPlSq/37R/jEr2Twbkdkj67pq5h5cGI8/1vI875RAv13elZZQRWCtYFz
P5y23mZ41P5r4wOQvC0n1Z9lPh9I9MX9zkvQcWSb/fo/1IYGRx2YiYLmX44Mt5yeNSfgM/K3r0oi
jDDJZKTlc/StQQFpN4gKrcjWb/W1xHlApYvPZxUTcS39mW4OaF9YAnVkrLPBbUERvy25gpAA+EQQ
HmqpXJDw/fzeZsvxTcx6V16up/3BIZFAIshCGPd8S/HqfuovKb39EYiHNKPsZwCEO9gs8nvkdFgW
Xy2flXLMHgfxdK0g0PS/Q7OLXUMZgvZ4R++lYadKTUu+GO/4pQnTXpFHcDVfvKBrwwD5HjrFZMuh
hQEk3xsNX9lSQc+1FLcUYAqIZVvfvG6lAv4CZL3OJgteHjIQ5fxs99TvpxQDEkof44NBgHnUKr4M
XNLNODKiuUt+Uz9lvikPws9S0BlPKgwPwkqXadjVbCaWCCMGghHoZq1UsmJdnX8b0VdmKGW5iMZM
5A/f55cnW82Fa43OsgyNZgtOtdRNb1crEZZd7n3tiJOGxETgdSaXun31OQGYedNbD/48iJ0vsXoh
tjYbgCtJkow6H5N+aMg84JQdQQbpP8eoDcTiKVS2gEEYciwwiF2ssvNa7o2K7l16ddsqtQz3JBzk
TQxbGB28aGcJlDY+vmm5HOmtQRQjoHtEJJXr8WgHQgeBb0nEiUXUgqloHv3acWjjRi3V/AUAyVFB
WSyp/AebhpDjSYKlVVUdlkAyIpWrd/XeH9EL6ZdKmoeRfghOjcGpLxeJEWe8OabmGnry882PXx7y
EeRz6nDQDzQRAgOfrZJdFq8nJKitIcLPR3AKYCyZMV4ankBY8m7Be0TMUUhNmF2Apu+k1ZJbDs89
X3/JGMEoS8MW2mR8VsMNSdKwflMf1teRFNqnF2RlbvAYziaqd5io3TdNb3mas6CVBPWMACY4G2Kf
0WkS5AgI2Redyee2OAAoM90gimFsSdv133/5lvnJk8i6MuoUVV6UTSqE6cqeiROnN3Bq3l6bq0/o
8EdJXw+ZE0LUnwATQnPuTKZQ1eDsV5Vzq6a8mKtR5sGJ4CARUIZVz0S1nD2ka73aB7LOHe0QTZCv
OHdf5bu/wSk5UOR9nSNX7CsHZFoeox6d69GORh7CHRU3XGHQrzZjQIAQwyvNtuZV0w0szx+1B2F0
H2o9qGjYxR3zDFZ/DWNp7SSGaFGHk+d5ymwVevb6e6AEQwZAu0vE7bYgSYMWjEsX39tajn3ZPb5E
e8hwLFt6N7WqkSYDLlollbanu5f9CbdAypWBfvmGaCDfmBTRrruHWgMpR4Eh1Y1QQRS9QfPTn11h
mI6s6rEk412wnJk8Hpy7KDrs0YLyau1a9wcMi5Sa2CQecbQIzeNm1kmCL81wXrEQtPAssqODLc9a
K5t6ohBnixTIFCkTsYGx18z+N/YRb9SvQW4hk/JpcZaxoAo8RwPSlfRhPryGkTdWCArnJFC+D9dG
oT4hEMLkMDhoEghVZ2E3Rz+wFyXhaFqR4EeTq/pxvRfWtD8LtEXTFxeXt1ho1CC5cHJMw/oAFY/Y
oKfTBUJD74jhx+EJXwS/P0ca28GB8njLF7I4nNoBQb3zfCkDiDqwUxtD7OcEaPOU1F/MTW2E9L4V
d3Q0JxTmgSRc2RUzyUXK+3SlEaa0LR1mAHKFCOe7xIRoFdoAFytm6YC9muU6/QbXC0jz75TXHfao
9NqcRxrRi1ULiadajRGwl6heZEXo6MKdUq4kzRsYRREz4rmO2zA8nUaQsMrYvrA0JKAALXSRER8A
O4iDumkoTMJTTLSamox4Gdytov1f85ZJ3Gk+1ZXbJFeLpyEXm1sWgDxQ4FKfp/OtXDtO1SOY3kTE
vmOCCT6vfyxaGBD9tSATXWHPeVSi+KFkg+es1cDok4ZijfRR4OmZsHX61nrW0jSriZkF/M1Eb7wU
jKmaZp4JR4qQR6SnY5+RCNz6FrtnzkdgRlEXn55MENymAbqxrKGnvThL85IIcaBZmta3FC7Wnxkb
yfm/hSdKWQBmK5gfLrFnvw3YUvsNQW/0zbiFwwqY9hAGkjKkMwzzlvPIGqopccU6oTMKv2xKHyIi
OgHSnh9auRb4eLHbSh6pBsC/mFkQIV2LVM5lrZ8xZgSTtPEW74Jd5kFAck5zUWmyLDVz7Ud0LIDD
kt8mMv2RCa5JHKZjOlz/posde7L+8zV011IDTXAxgtil0VV3f6DXXZ/zXnLFujVBSmS1aDWDDBFY
sXy7s3dFur1z1gt8+GDpzn8rvMuKZp90fuxiNGpRYnLDWUpq1p/epR2iVWWn4iZ3ZMoMqXb9GfdV
8JHcTH6e9Ww2wIsSFL+Dy/NixtEIWMnIdk49LauJsBx2ooJYy/uEsfMYIxs2LWuQlCIURSp4Ba5Q
PdFzx1PA+I6s4vZm9S7OnLmhPCLaEYrHgbojk27KGx6GzmlVoG3uNE2FDCiPCmPYZfag4OuevToV
S73gvmyiX2SCtOB9buVfJk+ogMKLWTH4/tYdMhg+a70TY17Na1vMnRP0Bs9U+sQaMu9xt67siVQm
yRc6COv2NFF6JRbNxuuejbqsWAVnXRG8IaYx9GGIOlNZvgjh9Bo9zD7likCtrXH4NfLyACNq/dHb
Mw/WObY/nM1Uuj6ipbYTdAmp7wjL19fVzJFq+c1s3rVqM7lMCOcEm2GHiKaE1FtiuNVyOSylLSzr
Yc6iAIhqNrR2wdMsA4jo+e9V4PgNtrhfKtBVO7tgd13HfLMQlt8kBfmq7hjR/ln7PhNrtDxoMTKw
+pP0rt1Q/U5r0hgSg/qF1yvGD4GRSpQWtNuvIN02NcPSZyYrakTvoC9dT7nE6S7X7Hr6kHvNFDbj
ByLbdNuPZ+663MlXLwiqxJNJNKEm66rg+tL84IChUyX/aDtx/tnbwCr1JwkMb2QZD6RBTOc/+KqV
+Q43V8dmoToQZJx0tTW34KkDscfJ39Svx42Ze9XwtUsVAvHI/3xTb0Jq35aiZ6BNU6HOMlgUAmG8
LL36cuQ6fvK9WsAyTnWr7MeYPrBZflw0rXZVTP9mSpGYY/s9o6lodUX5cvsVv5zamkdQQyBTTscv
1lwYeUvRIPpit8FvwzaQSpVVeBytr0LQkjBCtzW4el1dLdqfvRQ9EfM1Yboi84Qp3yl/2yM2w0kg
LVCaXkFMtJM+hohf0FD2cmDkytR5uodU+AtOnNfvQz4XVHUGz2HVpd2BwQrbrc83EBoWrLL9TcI8
H4nsUD1WOXG34qfeFoGYyEMtmzu1R9XQH0TUs22i9WQmkyRpwhUjk+TcoC79njzHs7X2ePvVQGzR
maaFhJTgWLOBkL7Q/v4RJEyqHzRsSVQAwaE2MgpGuGbW5EbrVLpWN08PjVvjJpVLL4FltPuY/FCA
0rV3nc0db70tzEGvO/nPXPRv9y+G8lnish+9kRSGPRf7ESicnDjtpJSMYQLfLvFJOuCoc0kHF+gP
1NWGQrOmUc4jFP4gQZhn/TvZCpJtTAtgiAfprhpeS06R4d9g70yTfIwmEn5Dh30LwV1nEEjL1mlY
M/nQ/cu9mrpxlNwp4ABY7IrkP3tdP7TruRvjGvfEUPLCAz394v06Y30ad+WZkXj7Pt27amVUTmMe
OPKCdXG19uenV0CSB3VShCj6RCsfTt1bB0C3m7w8rc1qnluzpHE488PHiSg5a7a8JCQQVN5xnRQ8
8BgeKtUouDAP13+P283mLTRDu2FtmHXxOP4lkKAy0mhH5b/8f4ma55YSzDtoEmtg23W1yaVhlrPz
df7bGGpy1y9OkI2GC4IK2z2VS8C8q0XQYK5H/iv5acpPZyM+Fxg8PAka9zhyfRl7wy1ta+YUM0OJ
4s8/ni2QdDtmZWKS/Pm/oVt7yvINciq4vMBh8Fx+aZghSwp7g1XjaBOwdXxQpTuFGSYOAqWKgzyW
Fz0Pf04k4B1BqzWKYe33O+8h15OFjFXNrdm0BbsxaYf+nx9c6o6DLfAGTJlooepVAFeQgvC0BoxD
mA9oHMlOv/BXFsj8y19mPmbtzmmcMOW8md4zyACtlwxzDJr86PnFYViX70l8tO9/GPIo1neNF0g9
hJ/ZE7LH5EYpTVXr761l7/6KQhTPYcyggs8oVFvptgwVsK4WTCykzLL9IhdsAjsnNJ/5YiUHA91z
UUSZ0aHDhQ7+07YYCGNsUmipuXm8gq/SSA8hXgiIb7P1FTcPAHU4G6MOoYxUxCmYwum60hRlpje7
NnVaRbDUd1VF5iM3pwdLXpjKr2gpZ/0jASaX9XWBpGkXh94ty7gYLCeZKfSZrA4GYNGr9rllhkBQ
IcqCh8/ygusuUkPE4sHVibPmdFEYarl1jPwoSHj7jFABgGb6HRba6zSnxf48xPt7alL5nLGOC9NP
0t/3wUv/PyFoy19telQOI5T+BPXr9KTD8Ypzgi0q3dCgTTCtwugi0vJqgRHQ5asH7bSJtJxb7ZmR
i1M1VUGv3bXiOB7xtBZL7v2jerMcO3VcUnOqHYHR4mOsQRS2Z/UwCRoPpXMSP3VC2G8X0FKl7yuJ
UOj5czpfLCNdSTVgOrsrl/gIGUYe2wp0QEuXtZYUwQx+Q2GRJrfecMVAcd1eNBgX2ayTCqicCr+6
VewY9zZRXYfH6YAHrq83faU/aA/OVBdF+LKc6kCO51lUozm28HPH8+ZvXc++ioFuHLtSPxuDiCPX
DkASyawGFXU76dWBdZDzID/cKFjlefIaM8PP4WZ+TOPYOzAyPmCypnfaioMNlQz7kjn9+7kgmdbd
reNf1v6NmIZvmi1YfZUahBlvbraAu9o6sI2H6As8CiZVt5Ss/26blBxOdHBs+lNbZl3hF0wJkO4f
96AdOehcTlTZAzZo9RTJGTPRepoLRd4YRmZTxcNvL5W3baXpshvptSEqebVDz097Osmw1OxTd3+F
Qc6vHCaRWKF+Y9OR3Cjs/oy5TSn80q1ULbivdE0cMUOwA/u3dXkt19ObxZybjbRvZ0btIPX7rMFC
vKARyk9IhusbmPvt0K/FH5ZMq+E19LYZjfXfeWt21BEda3D3QQxhk+xbgpn2N8BtQhEBPTLCKwLZ
A2Lk2chYU0MKqWBDYaMtHuMUDazLnOkmxkGp9Q0WP+awjjoX4WRxt+xx9v1wTMI89O9GTUqP7TDr
wfee6GkGe303AIKfKqOirWtL6zQIohTR2PXEGkkPAoH/hc52XtnnXCEiET++p5fGMXZwXoDXuSiG
isAtXBMsRN38ub/6bUASrbxGHPZ934FNYlhqDTwjjXgbw9+0lz5k3SzDB/J4MZK0pLzmqLIdqBZ0
JeyJzqFolbEdmL8OSSyxA4lo1/eOD1riM9qmet2xHQ3wjY9SMNV7ONwPnjLonDzrRhiN8pdy0UNp
D6/2MpeFVnG4rEI1Wf6IraXgcTECzmGooCI/qvLbvVd+MPTnFElxF0BkDyg9i0aSO4rCWszb0Hk8
4D+6LXd+O6DAXlR1nolE9nVDb/q782+P3diW6MHEOPS4LX/Zc9h263EGbApw2trisNUNhOi/eLoy
gecyRhP6lMz4kjq3Cqv9fLZhZTCgFyBGHL0nc0EvEyUFHRqXKWR96rfZbmST/PWrMfNlkv7ucYwq
4+eUO0/717nKUzozlih8JOdiWNi3IOlZSwzBYCyaGhuxM/vcfNdyoe0J6augoS0tUVeMZQrDtVUr
Iv1rySqM5Nb/wo0uKyftBroD0kdlLvlqa6bf2UFwHmThmsuRBAfWBHGgOAx9ph0YtFLPTVVHBQDB
MCQvSLtJJWyj4RryLuUpXMlwgZkqlDb97fdm+sGOa4HylYd3cj96++mNVyel+lC6i6HNZel6mUoc
XgmNVDwOQWYE2qdr7kpMFiOtZO9v+U8rP97eSl1BHpMdxhuC+cgc34fElJ8FaLuh4bKSgth8UcsZ
BCbTudrY2Qn1ejgm+bYBbvHZyObu5DLhFCS9OQO1smYUNfQgX2SJgINVw/LEzxLfXw/2Oei5Tl35
HjQQPABmCDHkZpfjnQ+pJ5XE6lLOLV9BQiM6IA9r/Y2vWTpET5kX6YXNNWUbuRedkMlOPq6SRFAv
Z8V9rYlx9hmtthVJuTYIFjapxQrCW1ew8TY/xL7FKysOD2Ibde1hynYRw3gPWy77GVZc+PEuWJ3G
VPl96JjIL6bhWopCoihnL2l/wjeRwtbJaZC/D67NRacQYk516nOR9QyI174zYCJVdhrrJ+o6e7PG
PzmzsbSNGRkmAOqWOx9IlLZ1LPhrCpQ+K84o1iW96m3lK1gnhXmCcp+Thbo8aawbI6mgwWh3fdUp
eKGNaDvR1k8KsVIkxX+XwmqaZBqoOLc8WjEZET4kmLkMtF85P9lwg8BGVmM80ukqhgJ2iYCiz+b8
T4jHoZOKY58CIdGbZ3/eyd9xz5mqTDtPpNch+hfzxAFjPinNl+i1dlf4bS6ZorxFOv7+E6eukTYJ
n1QYJ1GpJIpE+MBf8GWQEzaYwY4v8mxi0wCjgubBPtnBEgAb2Fw7SGcpnH05y5uBb1JT5LNzOBza
MnxZtNNCMyOfeEiPJLci81JLZzwML3ZAjmDpWP5t/v3ydntj9HyC+np5O1VP17aKfioshU5AGUVx
pAOPCHDn9GHJnexytKuRvV7qvsI5NgtV+xZICaW+5uD/POwFLO2F6cjeZ81gUi5DGpFVtdXCamme
K6BAF3kwb2B1Ns6tMCOiwH1Y53y3AmqOWZ/Zuffgah+6MhrwptP6EhAYqPwjoczrIW20KjeLwcea
xfa8WYPfFeoS5ogeLs0FMUicX28SWzhWdMdUsYM0yTvBYwVSdIg6d/5GzIGfqxr37cDrYD7vcdoN
LvqfZc/FG8vYBQ2vYuNqKDaKpFfaW6YBe5EpbWSg4w/bxUTwN//xvb1d4NZXKES0MP4CmrEGvaFP
NlfUCCLcLLQNJXTp6bgTTnuMIPBU/EWw7yisHQmOA+7wxf+aGEN3dcobvohu90YkXaYS0h5HB6jt
uZnE39gxi+jKbemvp6M3sxZ9mHjMZlraduxOM3m6zz8rrcZzlYltXT2wDLK1zc6yIBQsCnEu6Rxo
ZcI/5hOUrTdaae+kWG3SjbxHl8jR+UwjS6ZXvumwRBd9gj5Z/VTwczIhLATSJUDeRj9QNDuuW+Jw
+JjkVLiCjeMAf2oUmOq+Tvg4MgddnY0CXcDgpzZX7QKMjop/6Aty4cm8tXk6UIdxpCHKlphSA6Jp
QVN//O4tC61vlCHOxu3WGUn/NxLa3DEQ37/GwdgxrF+g1312u408NfFxr3JDKmnhx+J4GKRHO9an
tiu25bVDSBYX+AdL1+Y6TGt/vVh+I1tENAixIWsP7fdrszyevb9O4sCmm7W5K4GMSavFyYdKJAwX
Nn1b8QjYHosuKd4koAJ5jvgxDM5aS4cjlNwmqnR28GukEDhrski7c8ZbxrWnFHyWE2DcWvLkeUIB
1Wahsigb62WrbaAEwDcrzhpLKfZ/QMlNyP8ChihD9arhuUjCqSqAdYTlh17CtIZCbwdlqx0PjEyz
Vbu3syM/5n4KA7pZjQVuNYBUPYn7MBecPtj4DjSP9Qf2jZf8GMi64DqmzcfBijyITX4cBLU3ZpxU
dOAdjOGRsPzm0kwnX7Ipn4Iz8guFTdUvQEBI0sPRlvGlgONUK5Ri5sTEU45Y+Ge6vgU2rhK1Cqq0
fchbL3jChuvisuz8C7pNTDm9J4VgrErHZDBx7c7TY5dxc2vyzwrZHDWWvoKyqlc/Z4lgCPvjTxBQ
CN4YYKbbvG2Kz76oHvj+ghjR5cr7rezY2fK4Y+lK9jmZfGG4mhqYEKnKuGE6qVZbUugYywAj48Qt
NvNaRggopFYiG0U+Ktn+DEIZDOVDIxXiwIvAgdMo3kyPmg9H9c8nY6hCLx04rho02AAah8aKOknT
gkpyaC9CUAr0dTBpUGAxxbj+EopfTcRNxlBkCSIKOyUEftBSmxKG74UoYDPUSIrQF2BahOZtbA9Z
pC/Nee8bpFW1OFW9HjnmxuE4zQU0Uay5kOmu0Vo4FfcjTtYYtS2izwmJ6IDrqw7V6exoC/J5DIj9
sadjAub7j1H8LAZUUOlCcv4n2Oz9i78VCqnb14id7hYZWgPgQ6RFcdbNCjvpq3swbjbug2jzzYE9
svkQ7KMV3Z9EDNTSzpPHgN8t1AX6JDl1tl4iaOqmQEpKeT1R/R7NUXgXXLEz1I/KN1rilzlDUmge
95wfx9GYlzt/H9KZYkD+eq6cMruuyW4zOQ1LSnkWRWX+nvulvbcAMmd7/40+7k7Ur8A4YEyV033V
bX42SRuthKejgOtT3qQOsdPqEk1Ji8392rfVUxe8ESY3DaK3xOcxXPGImWOIsPhvY1TJy0OOuNJK
ziNaxRIcW6/HvFpgOwfuY0wLRmXd6vDVcnq8kqOEmpA0V+j49sijkdRCDp6kbniZxU+bioIIlNuY
bTjsgEB1koEbXK2fYXXm9cUst3gWeHlBDgmuCTq8yJl/wB2QbEoPhkacPQekJa+DzA1Pev5VXUTg
5BhRWc4SlT5oGtB3weEKKcLTLgpEr6sv+FKLP9RyetPv78r0YcAPkWuTlsUdCMJHRHCIXXp/ZpTQ
HXT/u0w5L7sRXqvOL+OVqxnXr4GoAuuINbfMNWq57xvk39KSoDkH3w6XqyfK4wQFtGvccUQkgypt
V9giDIkp+syT5WPiaviFRK6b9Am0wYgP9gfKv7RExIccUGKH08h3OrFtvGfi7wETCZj0BWPSw8iC
UJMa2ifCYSwNaNKi0vmM5dk6czGBal2XwaaqDly2sqQB1k2d9qnamgQBr72LcCgMmlBDL7Z7XV35
ipEojaXWB2JMhMIEa4l9N418e1xhnD5ev8FNvsTEjjjvl9YQmSV00CmGYha2UChvBnZjMBgFsjj1
Uts5aydqzApgdqZWGcZhbZczDDj9YUwBjlbIgDtKgRqQwR+MhRiXkij9E+QXqeT7tLyeWfzJVcxR
yZ5VcjE/tJw1w8MB1FYTqEDmi620dItQJl1JMQodKkpmrEPqFUhTAfTBIqzYoGvGq2b/bKqi6ngf
Vr12Zebd1IuBZRnKoAIyCX72MtCipaOmsvKQ3ZFPvZsLaCEhR0lpQl56o/fy1XSxzWDeduyDOByg
rykkB6vrRbvRYeESwZBnV5/emW0x3Mym8kK3Ic7QZXnf+VNI5u6fIgWOrmxzh8h9zQWvcj0nHQt8
E8URx/Se56C3eUC3nQN12P3sqssGS0xPtIjNG0v1gUe+Oft/7XSW5sD8FYgIdBk0kSUkEyfpYMzA
skOtwd1Gx+ALeZ6aCclrG/6oOR7u6LX/y+KMmC/AZQYREtrhgzXfP2GURGE+MwQvU+2VGLwB4uKk
EBHe8SAlKddggjzCmgDwu16Nei1UFbhcLPLtNnwXtG+rLNf1iX1OW1LTPJdkYZUEmDsG9a4uYupz
VDCqyRKz4BoOWRNYcGr1WKzcOtn+gYAlZg1SZoKDSuZYP+JrYQSZPC2QMsaoT6MXvmEZ+Sy656S4
swlXAASJPWyqoCbNgJsjvI40DLVF2gT5ZxNOQqpYQ6Z4ZJYEUB0uZz3Addce664Vr2IHqwJopruG
BJD1DbO8dUIi/ydPyS2UQhdAMJDTnQqJRdOazl4ia6YiIoyDQt3Mud/J+k8wtXbMnOwhqmuIR0Jx
1OcsQxOYacNUsbw36C0LI+aGqSMWJakBlqmxxZExsio9yPUZ9Oe2zsTInODrTQL0yhMiYMe4oHgf
3txGQaj6xSiMj4O1z/I12hYJWrifTdrDaEQGgI9YDKTb/+xuremqXGsaJdt2ZMPmDAqIZ+3gugY2
im/xRaDX1RIzBJtE8PpQsJPRvKmbvTUcyN9RquAVBarCS063R+tHISDpQpGV1Kzfso3kG6tIxcfa
9XC/y7t89i7ELS8yR0i0N+EAd1zhsmi+0JGfq0jST/h/6JGdTE94kOAIiNYuQK/1CeCIQk6YDbG5
Ql/HqCs0vWYnsFPqKNBdLOwigeyovH0U2VxyHRO/hKxg75zz0H8SEsGbcnYf92gxHAPMM8wE6YRT
gEbEuwMiLXkBpJxcMxI2R7V4AdE9LWBCqCL0vNWOTuX30dW1JwBqaOX6lEQX78npM2I89gYiEX98
dhnVjIK2nbOR4I4YhT2/a5IvF+hpFIPO14VtgHgBh9pLUOleFfNaKvE2PbedDtaGD74ddxXw2P8E
aDd1TsoJV0qlnpqP+7tyayguDxpUpX/nG3osvWsR/PXdK5yu3krAgD5tvMU/vrwWyxjhnmPQp/Ug
h+pPDXle1dhjNgI8mjRcSjEKLJKbT6fGpNKMdCoD0tqA8oeJTWIFKRUrWQb/9cIfrq0Lxpzpk2lO
evF1fNalVzYJHO5ZuG7L5GevSG6EXWVwq77BoB3Mi0jRsndntrdxeIlsppxNVvADV2S4Kql6SUGA
2PypJeVfZgsEFAiInQCAtIlh7ABDv2C4hnmfbcQnpTzDAfEmAUSBWYiugyGBVixF42VQPSX6hRSX
fbdSgk3lYQl4L/RloA5qC/YeQfPFJmEuYTV9uYZ9uWsm1Vgh4VddTGSX70twii4Yc0bUyRZJzmib
OmHtMecq36G4UJ4VJPvx3YMTTGyfQrFImFmas7XpzZM+p8uvmMF2e+R8DjPjm3PS9zBeUhbyt+5q
6RKEYhItAD5yqcil16+ijTzXHm/GlfuAZOwx4SEECzXjF2z5dQ9w3vPE+TI2T9vm3chEcVsbSKY4
oTI+61/Awvt+/koiJ02256H+12QlOK7Ae02+Vu3LTvHXO/DJedRRHLSU0ouRM+kPd5+gQi1/VLKn
kEO6RV0OAQwgMeHLq5gvKxKtmA3VRU4bnXUxxmJLFsKTD9Yxfbv1773CwYtMigYisr7ysioR1K0A
JqUN9ONaXuF7UgHv3Ti09QJF07gXid56ubF9mtkTzOvG0kMfWIQGWQvqXXu7vJFPs87hEH/isqKR
rRSE59nxaSqLTrcVbpxRg11c8g7qXdwRytBoQ9TT67EHS1lKJ/ow5vxaGvOw892IpAcmtA6GGX1X
LgVIcvPZyVgzPWXE87OZq7akH9E4Qs4K8Ta5u86RdVPFi/7dj32J+J7EzRPDyIFnWEdBZ6+NZ9KH
HV0hBYjVH/sb66SgTtaVeX6dK/dAHDmO5pjoIRGOmNy2QDqNigM+30QJw3LT8JfVyoChYcHuCHzW
t2vEBjnjm65k1ZuJHB6eWvMVCI5MXIzDtS4BqjYSSqg+KtrGiq+L0NXhsZR2wWI5jD1v4kDNBCjK
B89UebRQgumMqjQ+9XaatvPNOcngXhhhK6nF7iKKyvwrf48VrmPUNWqYuPOgBjftErryGTKs2sYz
iCv/ea1ZXp7lk1l+cNPFnzGYQB/XbaBAdOnQ0ksXtzqRHU0ew+HR7nHgghU+dkAgA7acInbveb/I
gjusCSUJ3E0tAu257L1SLT1zP6Xya+y2BpoMkWMVgYtOHWh7NUoTp5jXWIEJfEUB8NKBK29kMXz6
dxQOfx5VXFQatkaOs0V30egvCYrKGFoEMc9piFaIQy6ewi1FVnTVl8ZJsO8UA+upYwcuheeRhFLB
IWr0CCNuZiUMV7ohc3rUA4NgCEwQM1X6xhg8wp5w7xDn5LTdFfzIrtD8vI6VXCnzrIkeaOYdcJNm
dSn+nfoZAcwlwgwNwsEQ0/yRk2/OFLlxK5+GPR+Uu1Gr2hVJgHXjENXr9G4w7zHxScDFXzyBO+Ci
db18mkv2Ayjrw3BAHUfmzP3WMPxFhCaRXqkOSztQETbDT43JV7y8IAhmY7w0LF04/Eli2q5Hzyff
F91pqWjIFQf0M3/4oEHxVZ2RDNXlZm35GP2jvzoIp4GLMv+EgN33xxzPAlJj/H/TBURyHS1SiKzw
h3HU4xWuWo7f3eI/VlE8+9PyoZh0MQuTSYN5fBYwXG2n4nBdQar4Vh8ypRHKJ0Cp9wA7jUhkm7oB
mntggrRH8XFdigjOd5AzX5jIvsUGZEpz+tni/mosYZ7fnD3apL3MzPyGErwpfzHGt6J/R1jicWzL
HaR0M3qpY58nFjVWSPr1JQ0jSq5yULLm+zsg++QU4BP/0OcKRAeyBJ1n3aVD8pGi02zNkvojxJm9
lWN3rFKEYFry0gDI1h/CavRYSaYRVEp9wPuxkQkbOxznnFUULYFy96NzcIJLPUa4sLD3l/rz6dFN
j+PAJa30T8ZFKKv5pylj3tV7Hp5kL3KjOCgaLPB2mlxSS66DCCFq4AaY+eoCBBwCqMj3ewLnLUtw
VztAcvVqyjFNtxqfySuHR3dHF/UCflqB/BDFikPDPGUtJLpbVvgf+TpPzlfBLUvVRXAAseFKXL4p
dhMvS7z4uUJ6nme9rg4zyc7E4GQQ7+iBepBr6wX7gtTG3H3T7AvycjMQrPAEP8k2osfNDVHOkJWq
6ACmhDe+adMQFBA1XRiACnh3W9UW0VsLzvmlu1QkAKpWpKZK7TZ10Z92Ss2v8i+tpWNX7k24UIqA
YrJmcXVpSk/lvl3Ks9en/yttLFxqtnA2U3NTTxTpoIey9+bnaGN9OHn0DVQjVrNRI0ngClwvX2mr
e2eEesLekZLSJTMBPErlTs8pBkvl+114Hz7Olz9UzS8lU+SK6PO6v3ECqdIRvZvTHnBmWoG0Qg8s
/yqTxKdNcIaP/eyecrFBhr4Mclv4gkEbeqdwre9SXGuCW0OMNxLuNQk3f5K4CJkTp/MPRcFTxQIl
lbPwTZAXUK6kHBJ2sIPQHnMQbJxtUsmCzsgEp0IAcyyVKVQHyWXvmnRPI9AQfcQEpOzw69hbZP2U
INj0M8gREv2idLYMq2jZgqpXiIfQKJvArTHipd5YjxVMblIxMmwSffpfIeoZ1WC09yzdl/ZB3bBK
FRdGu7zHL/wQ3I8FBTRCBSr9zrTCYKg0iOcfGX20cwcDgI29OIv1FOAA7GfWC3xpiIpO3WvBlpt4
ZBcqImVEs3OpNhhsz6U81VCkcwmMqngHaOPJfO/KBK+2M9BEew3fica1HGVCT9VkHFXnpFk5AYti
CaG5otZ/MhFskyYTzVc3HLk+IHjRWBPd72LOEr1Z9TGRNAj/xfzGa4XJ2cA+ImD8ROkyMcrLDWyN
BUWE7GOq0PA4rvbJ79VdtOsOTECZTZyJmYVdeRuNs5MzcyOtsp0pYkq+QGUGQLTdNHfFFNTcPODJ
57ORY0K/tnmFPJ3mHj68URUZ+dyfhep5mmvJru16X3bNAa4sEfdBb5KQZuMWXkJeaNausMvw3h1N
KpNHDHlXAkz16EbDjke5aFfpWI1fxeVgIsbeHfoE3WN3cBy4P8yqD05sWIiSbaskjE0GHlos2Fbq
hbD0mLNxK/2xgpsOePubi2RgKIb3u1CN0KxeP7KX0IjP3hYUt6OS90vIegCRwR5Si//FUyZXEoGO
q+J4jF2nmaKGrgXew4nKu4q3kaAO10yyBWUa1NAdG2vScDhdS8vmrVji8+/GeYNO3WO4545J5tQz
GOYuTtm48Bu6lsteu5Jh4cx55AoRblf2lX7YnUFPfD2MYDKaDhgdPAwwHXA8e9AE52hbG8qL3FQB
9RIFYVkkFVzo1b/bW2JO+JJiTCimZ3WzKHB2XZNi8trQpuIbnCX0Y8j0A3TvMmTGSMWSNTrDqiEi
W5zpAAhSHk5Dq+zqleYVqS4Zk/oiMQYadndANrv7WO+wUauKE1ixwPiyGlwC33wQelPxqzUqC+i7
g4e6ln6rb0zFWX0Sq5I2w5A5ljCQbQ5XZieVmJQaNU5UHAu2noeFvXOp9BY+szaYZrcl/Bx19mc8
+FLUpKF0RFHl7DWx2QsiqZ16jPgL6aIh9f/M/CdlWciTk4eF5KsK2J2kEC6Df3TvzEin+6r08EV1
j8d5pCggnq/EEJXIwZo4AVbOetx/fku2piTJS8CXDufgI9plS07QUMHazOQyhV0Cd5hoHv1QRDpJ
FA9+nqdlfBY/pwhnSiSb+lCfeY6Flayo7xu7uXiQvPBfe/URZ1Y+vSXBAPL25l6xlVde0qVfxM95
TfvdcT0WbFTtb3+2ptfL3CBEZGSsYn9/Zsig+4B4E9+4LlBP/CVzRhHLemjVuG4fbM9+LVBtNbJn
UFqE4yEzv90yJxQ6xQc2Vpe/KLJyBSU7nGUbflFBrLFT7oxqC7K9HeOpPr7x08E/98QVP2pm7XNe
EuIqy9/chgwh4JX0wnua/XKrgJevSRsBEx9+4rRAZSnom04MC4u/F6PhcdmwtsDMmiPb3DcQW41s
MIzP23aIy+RciTerRfa0oD5QK0hwAOxKHTA5aznRTebDXu1hQm2fezj1F1auRZvglIJGLOHJuj3S
IsIb/p09QRFk+H8RVT2wn3B5qvxGT+zysCv/4scE+/BD8AUcrRWVkLnrfHpOfVLSEfOcjJa+pHuf
9sq2JGevI6a4VTtt4klouPrDAMEoMUsKpqYRZB0oHbqVt0L5BsUgeo88FKifdUz09hZzt9IZ8eJ1
7wCn6SmgxVJX551GFI1/g3FlwK0U15awKcDlljsh7l0u+jgiBKdx4rLg2SAGkOYiJvoGcvYGsxup
w6lg7+FJIp3RME6XpMZJY3/GIQel0UZZhJ4s1W3h8yBQ1xAbSntXLrqEOocNs3vpJ+DjAAdbOOYU
RpoYiBTSF7dAIFTHMvc+ujTewR028yT9EmV1Qr5+m6no3jLJiHezanYN/0DD4kPid3r7D+4nivNx
Ify7a1NjWT50C0syN3cOWOcD7I7oa9uSn8c2eAu38ic8PngaEIjsYWtqqMsUDeLepzI3Ra72w754
RAHAbXBjHnT7YUY/eGLtOq61wOoa6j0kgE8B2/HEcl1tGSWi4Et9NTQzcl0j32YDC9ENex5xI3uu
54aiR7SulItMBOO5Ma2L374R0/8eIE9qi0lp6OWSSKw9KegEY/Hlp2oKEm4dAvDiUC4xrYYOqD0c
uQwO9MD7GbssADHEK023nWonqkzlJRESUezH6chyPJ4i5EVDCIi7HkvRMMRKDWt1GGWYC2F5KKPx
k3ISSr6i1T+D6ubVvn+/3BM197yGhNlslU/Wpt/PYlnTB4m921OydEsrhJ+9aoMkaxRL/lXRfXd8
om5pjhYno8B27vr+GZirGef4Ejjp4nTX8lDk3vjy1P/AZWbOAbGJc6mC4XpCsGmJHGEfZfIS5BRE
BIVjl06oeVDH8/ptCcaQwECgQRMwXbBeHOXTCn83DF92X96UTOMOgidt/Hf5PHBnnGXPmPlcemPo
NvrEO8+4m8IayqL8qVhwAn1/VYBidbbr7p/evGQ3+cpa71TfckNGpb2s+zJTJ88LEvqg/Epj3JrW
jjWWajjOqqsJYLxFv+V0/e47cWl8OqTfdPFRNROjyjbxA9mFro62DJ93hImd8CpgxJNHfReo+r7X
TTJkE39Vacl0UJsL7yoAgeIqOhyvliShnZvWBxG7sSjv6USNO6YsZd/yRnXb5ldVBZGdHKliNoEl
M7p0ugz/poD1fRpSnpab6Lgo09VfVesUetTErI8/HXrSmSQMc8qgpAPsL7mEx5wxJcFwXHsKg61J
ixNEJf8IkZ4UPdTXB5Su0/VYGfDq9WOfo5EHjlg5K0I2bprQGAO4Q0EEKqoHRxY99+dePdRxonti
IWAcDJuRGmn+tynqG8rjD35zkS3oFZQ1pPVoKQh9Bs6ZWuzGYgKRkirl2qoP3rWKPKYU2E9dksU5
8S8L6Dzp9ZV2nAVdUOUug8qCVdlxLPxwiG2wlESsujKOr2+5vlP3vMM58nTkRbSBgyBwVmhAbwmH
GkVXZ0h4miu/9Ecqoe6puehd6whJv5PwvPk04hdBhQlpMUjGnbc9ilszbotZt758zNPK60MbOibD
MlaDTTyL2qswe8yK9jvUDQqdjkOgaRzNtN+Y2pXmqHBiY2tGaDEbl4uVl+/KnAjKXdP6Fr2UjP0B
AicF8w+cU8ip5i2MbbZSAI5TE6Zxv3grJ/QNZXjDVcD0RMeqczRTnsSa2g8xR6uBCCK/QbABwAmf
AakJYLj5J6u4MUtXHQpZHXgFmTR/G04EnyN9uR893BL49XsMgT9/IJWFvpXBfx3os5VjYafAfKXS
AD0oEozzx35211+FlXWsfXGaMKSs+f2LRuo3q3l8sBHUHzd6X0L+rV/Xr8HoHm/z8TBr2A9Yzzac
UEHqtyQ8wSU78ndPEEuOTYCxRnb9fbA8cb3ehLPZiW81FX4m1J8MdZkoxOJwk61Ptt86uumw/A6i
gROjewXKKZzJeWoC08Lc36n62nm//hiVQ/cDFQ32a3A4iVzy1D3GER2CA4aMHNQdSLSJyEvb+1JQ
r/pOLwCKissFjwuGt2FshgHkTVykWIEbeb0K4AdC4XZNj201zR+psjeUDESoHWAEQIATtnAMzHj9
xClauWE77QQ4CdoJa2HbAJPKJhmelnXl8XiG0TOCwBU16XC5GCAyMYrxXr2ZnswD2FOB86b4gmqI
hHhqZvwWD5lK7P9dEZFrEScb2BzQd+xVXsfoYwMXgznYO7QbQ0/qIEgdC+F8am/c0ljnzd7tGxUq
2LaM5yUHodTxakVFCfXnczwp8nca6O0hcworJqtbCIaXds8r5j5XM24eIpRZSCTD2XM7jKY6a1gU
c5arUHARLaWpdjv2NrtBFtS2VVCWzKZP4Kzk6UdplCefVJamUVFOCbOpuq1Xv+7rJMiMDVkQhasw
/Ksj2KqLc2E6AWU21B1Y86KGXDvCJl6QxAyyGAxcPNA0d9BCWqN+RxaNB6qMGyjdnva3j4JX9mLS
OZrzJ9mkc1voD+Ibvnf7e3upELdhHqT1DxMPc12Swf4JI4qEHsOu0kwHFpD4BAZyM1FSmw1qXZCO
ZNZm1VIDReb7z6CEaDSDGqKEt4P8dYvDM8m5A9Apyk70NtHwU8yf2Tx8t2ZzT5g2+jXIsVWhM+EB
ICN2Xjbwn7DE7jjDoTicJUWco+aOmOKmdzi70J9OmjnxlOOuLEMEFvaHvuETCKn5Ib5OXAscwrxc
U89rOKhVfbezn7gz1cpeOVPH7IFyPMWxhOPJ7UHyuIZPyYgJwNFsgDaGxtBTiQYOzCiOuM/gJSwZ
NPPQb0fuH+uwY1kA3Ev36akSePBDxm5PD1JBjIIb10eve+ui4++CWWXtFCbXyEGOOJUpf+zI1Hp+
NgsIMgk53171PAlsLEpODAECfyg77x2ovcHTFlaJfcr4sdqf2APFOG0/MxgpmKUeMYdiwQ3UgQem
1YsCQc8p/sZxphLutb2j1nqwkkwmDggOc+dn42f3pV5vohhm+HUyzVckbQQc3Wi0pC0XCQy88yBS
J83WRoiJHz1jdNybDzuyO4ERDRJv3dpZiFO7jm7d32ns6cBmQeB8Mv6ZXE4m4u5eIdn6qP0tK05V
xnMbNKEOD8OSxLr7it4ZhqdWEJxI7/rDTucA/jIA1VOG3mIqLTzS8WksNPLZo8gTZay2F2zVr8ub
3XvpoiX6MoYzGU84lIUPfB2astIgEkkF3/b+NJC2G8aWlI0qLmJc3aqshn99nowj+70zIEA0KneQ
7B5Ies+NEkj0MTHRkrDyhB4KydouSATBdHpicU+GfWzAulq3q+GLw5l3dEOepF3KHy9kb7Kt5RAO
uOrV6KpCL21bkOpbfuF7ECofJmLCcbvjBO2JcPTv+SPzlzaRTApXqwAwMNvsEbR2wlM4kMEO+Om0
5tsVtETX8rMW9R0XYnhPnDF45Ng/ftjXi29snS/z88KZRTaDn3EAdfMAY4buKX8ipk5GXVNHo+A1
Az+aPSiBdI5gwBS8f5QH4ztrGOUESVqFr//T+JnO5VUDB8f2rkgzxXEAmpWX0/fEal6SXa2Abfxp
1ixVjW/SeO54ub08l49F0HHFYyVv5yhLzqSXMp3BFHyArksGj5/xmxbCXRGErCT7K6J9A29rWWGq
YvAR+I9hn4FD1nOHvDXel0AwvYdN4bcO//eNCqcg2LebQpC6FohI7a/FT7DXhN37+56Qs+eChop1
HBVGF5zwo5fsFrKobUb4XiGOTDw/Yg817SQW1LmZAXGIMXnNHv7DJBuYLWR7RDjtY7ExQdHXJpdP
P4SDQXQC+uqo46mtAKiigM/X20vC7gZBp4fm7IOIOM0DDqqBJM1FaUNnfziXVOSEpee3JzfSVjde
r88TUFo820l2Wa2ECdEiWG5FlZMvNDmtzfSxS6ncIYd2Evg1G6Cyghhuy6MoZgjB3ORtH9WZTucl
OyUNnL+QVxv68pY2/ELlCk4uk3lc7Fkx2iaUTaY1RLz5XdHoWFexuzK88UA0Yg5Wq/TmdLmbWbIv
ryOdnFVLHGPZwCs6b2LRxdDvNLud3Jem7WE3t/6uRfB17j1ZronMYK1rDjX7skGLpTc9JrAd3o4B
AjV4YZJkOkxKBSUYAy0aqxVJf6S0SdyhA8x2NXYqCas2DqaQ5CWQwiHbUfUFh2NHi9BsbcWshcfY
zZvBSmv6k/CqgXmuYMaAwdgBKENPc0JAS8vbfU/nNPWpwQyUtzXkvgkRBYicyiU1voxDPjSKcFp6
KmpGc9wH8V2m1IWmr3mjAl2CSFj5ZHT3l7Pbg+yj31lbH5IHnmAz+0bAz8sdYAsi7+hi3KXmH3Ha
3Ygb1ZXDMvgpn8ANtiZKYQJhRDQYu4HXfHKH+vJe2ibp4tTKYd9l6TdbAdxxQHd8yKWqFS6uDug0
cPM9VpwW+jFhNJ9jJayo5ZAntSfoC5r3zaOTWcIH5MsWd5reaSN2xz0lMpyD1pqyLspm39ioVx0x
fWOYJ8L8L+68L/U9SP/voH42BDXNxVqWNVr12DboX9tRsD6fnBf45XmxXK8j2QQz0LG40TVcVPFM
h8+NjYDviMTgGKS3LpKDOMCfOc2K5RsMEXcvh1UjywHNzPjrk0tvreEwDRhNDIrvOOUxzKPlRZ2A
+WV40LjpOwlm+cQotj9Q/bNnWo6PDSTrk40cPqIIojjkIQKhbEffrzEwltm+f3NBYGvRwtvX4xjT
V3v8j0xWvo1gsGd0O8PbiOSSPLpQ0tdZpek/7dSjF42K4HD5+vhqqJgQhxOhYQrG11TBVcfHnuvC
MXww5COdqTb/uL3umecqPH/hjW3ZpwrM0kyRpSbW0Lrypm9NrR/vxnWWQ4CRO90n5n4sateNh9I/
bFwoXv5vsC48ARIe3Aapr4xJCDNv5y/yxXjoGnIqU2BmnAGK8phNBihiAApfcpUor9/MPa4MYwpK
0ZXEYmFyZKJCYeiSW//8iP/rW80pYg1K/7+OpfRm64IYGvxnTvLSpwRuYkaZbx6nv4C6tyXeerQG
vqf0alxYzmVqy9PC2Ihno1VIhmshkPThMqRS9uGcEu3qbkI6ntwfs48h9NbyS1emLllX3k7UfQvy
eQmm3pFrgR+DOOth18Aa5gTFh1Rr+kvKLhLdFMUn5zK2Z9JXVhNcFtofvgrpym0LYmgC0wyGbqrp
cv+MKO7Ct982Lt4f+Q63iBmbXK7/Qz7wcOIcHq5PtdKToGY31LMoybmsydQJPpodQqPNxJWOibY8
042fJqNk2dSgOX/nKw/ZMYVnv2+L9FgIMgNC8lfLgxei3dGBCC6Cl4otFZHWrR0OHgRQMKShSrxS
L+RF8zpl0agzD75P3Xbxl5LmXs8UsIPUW97utMsKfn6F3ozM71lz4Yu/f29uAH+LkNggGqlBWhtN
ORtd1N08qkYUt+uHeofJ5TixKlImXcwdZwKpDSR+K81a2vigUbIGTVEUjIBXpEN+uDPGfg3y+Q6k
63FesXXp3XqvBjmgn/C5Zs8jkgGOLDfKrVx8b4zO+GQelQPZ+oT+S5uE9B4OBK6Mwa42gw4eYab3
6QLxfN8L4FeROAwduowjU+1PyGMpXxb+SIfni26j+wwmH0jBTuo9VjuUvrC/tlXmQyotijdp7KwE
q8WrTFCXgc97t01UT1t0/n78PjPBs3+GbJkuKFmIBF/8VgCVYysRzVHtuF2KFIyJdGWe5DAl44Su
A0eUJlzBjodPbpZqI47v0ZWaK6BMDz8qPg7vbXr6By2JfMWUn7pVz1ornxtDzKEBqtsE6qEyMGDj
4/Mh/lexeMOLd3RaO6YRMlCMWC/FTOLRO0HBjjrxADNhPMc1FBp6c2qGjYfPF6DOVYDjE01qFO7L
9VmsvmB2jaH4NWPVxr0R2dnYJynrbR0dETK/Pn2DOteoS+bfX6eD8bpjJvqVgW+QVCJuhrMM8Erj
z+CXct5P8sF4yqJDH2oQ9rPrgFEYGJrRUMXM8HIFmqnq6kOFBjjvxCGfGOnYzzua4veFnO5il04f
05e07O5ijfreodXKDTXJplLKNviG3Q+gOv89DxOQKzBUzjyvPoAjx7uLRFHAgmqoBM98rPPGtqnj
6XkuryBMfuqo51zlzC95G7ZDtfQ5ZtH5gyJ/jB2lTYhPO6ywatzq9/Gv5dOlemAWkLYP2DdYMwwY
WCy3cfx1JmwoBuhBUkY0/XUnw8bSBFnlALwutgdkA1OGtK05jxuHuwd3Kg+K8BFwBv7YgynEX2F5
TRoI3PJNXYGAhoDyhQuWxH8urQbUAShqqYZaA6T2ILQLspGY5Lp1989PlQigbZGPTqmVDkPNL235
E7/GSAyBvHGRgw156D0PRV2sOINIim1tsyRZIHIVucetc7WkgmzPH2QoBGclrmRDIRTb9FBgvpgi
10C7BqXMxSdsEXKgK73ycXv1d1JcYXanuM4Ih8nd6GIh8Z8tclsO7CTfbQuL6IN77ZGIMeK/X7a/
9RHNDgrDMTKhcpQzbmb2txzhvFc/Bdzcm3rk6Vz545MP4medvADDqjuP2i1XACb9bCRvsvdoaSrh
Fz4KKqyg+oqyLJ2ZCfLfhwbmHCHYqgl+gvraltrS0VH47DwdV0P/O+TKuAH3zwWUPZG+6GVNpplM
f4tpnYwWLqRfyAZJW7vNkxsKgyD0ClM637CUpdhz50+DYfn9gOkZwkxxc/o4vQNHv4sT27f+Rddi
hdXKa6JB+dswM8RntqkMX+nbDbsXf6EcVE673mAQkVej9iUNDdufzcRWUN0O+veK+RZUUvSsiGXv
g8QgFbQiIqItKbgNlxKrDmcTXX95ZfvkPiCaNDrLnzMScSv9z6hVEW0q5pT0QKII6NsrlAzBglI9
KMDdTk0sMWklzK14Le+kSH3xH9No0/n/mZL0nhQrw0ttgLND09RhV+M0iSPQWm16fc+7urcM8k7p
8cNSiPnPFVxe85CRclmDkV/IPQIhQXaEw42UYwFjMi8jH5DIJkT82v0EYAQUUQVoP213QfLQyf1q
+rz0B2zry3Mq97WC0j/gj6rTMyKmpdQtX0iC9y53Tvp6W07iMZwSY8UR7fUTI88YNnVQITs/trPU
pPgnqbfou6+U+MSUZVMnW42m8PgN75eS8p0FWUFpKqFm3flvjmKe5BKVvLiisiP+lVd1vFrVUy+j
7k3wUj9pM7yEWbjGTsyDQz0YM4Hp+ZjzVmCjXfo+QkCPFDuD+sFdATDQrTB51HkfDuEIAZg+YZPn
qcn0lSeRpA3SYyNfkvIvnR9C09ucwumY/6/Um/ICBdvXHdgQKqs4IV9E3u+gtO0UM8OlSfuOdnM0
aMube2pYE2c6+Y3Enesww6lIjtu1z/rInjy/4uw8sFrCYfxUlrCauba5YyJYbAwHuzpyrwyZG7CL
Xi7NHRkyP7BoXCJNKZNbpVXI1W2qm9m4WiHnNMjIVKpKVm2/W5e/QmxpEowypSixzOwtDXgWtReZ
G/OSu/aJXtiN35at83NpLjCy29XzVMdEVe1effhHWP0or4U2A8zM2SxAGgSE8DAQmKTgPNNYs1zS
SX95Twq+mCwdaUAoz57O0WEL1kLZ+TpAma/UytMO3+dwCX0OcUumwj8u6pnMfOGIdKqWbDf0z3QX
qyekCNzOAfk9Sljyln0lmUpjUHl9M54asAgMPlPkN53ujfnkHRGF1uziOz6mXDypYT5cNcAC9saU
UGfXPFWdfqG1n6GGLEPnZ3jxGuWaUcMbOSuExytkJHTGEPnw/GZVH1YXx9MHMwbILzZltzW2VftM
4DrhaKiorztajT/fOdqjEB40vPg27TvDdUdx9mrJRqMdu+ftfG5ZsKM7bYxzt1HLqPKaU0/mmOR2
WRq3UgUn7B3Nc0VJvZ5iQhCi2o+YhOWYg7sgL3uxblKxW/SSkShinv4kVOZvOSfd6kEsGQ9mECjX
T/vLoWo86y0h4iR8Ri+V0Sh8dZ2X6liLIQpVPwEBTc2kFT+GRH3vYwmM28dj1j3XQ2a5Z2sB+xCK
pcgssbnZD0VkWv84qgKXB3CBScqaMkLZstz1Xs6HOdtZCb+klSMHfJNPIO9/ySnNnPM9BSoydkRM
DwsU4QxHuxRs1cFPb96TZWbmHT3Fc4rRB1pD70D+8Z22JCA2X4LszdirM6Bq70Hd0aD+qmSUxXL5
VqZLjH+sXCqRUqY4jSw2sRGxQUgBEInt+xCwdOK5N1SjnNaFvGTTQsXS2AvFU9AkmIscv4wSJQqT
Jx2iTGqlS9PVwhk5Vs8byl8uCU+CtuUNHhKxm/tEsKOsayBalKcm3BaksiCQIlsKetP9bWps+eO1
+06QrzBg7iKrdqWDjzlwtEDkWV1gQiZytEQ3gw5cOY4T8jOB0SVLmknVfEHSgI8GJBSLBF7vcpy2
W/rLNdjuoyCRiex/wcoIIxsD2N0MopQTQ3zYJlVsFptzsk0SSIR41LWi7f2Iz91U9QyCvz+XF371
kQ1ic0m8n2tBfyhqZO9p/R31eyjRDp8a5mgqaZTFcNiF7UKRF5ZBGLyIm1qZWC/bUwriuRKU8T1t
0QHs37xoZwPA9A4Pspi2xCjh5eQyj489B8s/F6pAkCqPmKJPnmJFA99HkJ8f1YdomNVU2OdOtBJf
UCaZLUm6ZlruNvKjb+npxKZpvmD68P4s/H4lympPasNDNdCrt6Wy/i/1VoQmdp1MsxQQYOVKSNF4
H9Onvgfd43oP/3t1l9Dm2YxbCoHflM0u38HLPuRoeITZAnwbHoQnttXoRu7Mg7m80mCWx7KtNYH5
SxEs+l2xHjDySqOgVx8DILNCznIB7UCDPb7yJcaOVXZ6T/Q+UccDyELLFlD+jAD47IejPXTAGuk4
e+Ll7B9lI4Ihx3PSGUg9aijGxk2HRnDLvySww1HL7lefA4PE56f+TbljWR0TDAxTvIF/iY0k8ESl
BtyWXEj54r/LMOiK+mryJw+7SIo04QeWID17e2pyvCX87qRHBaiIHA8HP+VCptfBlYLGterL6DQz
cXzq+tz/OYyLfzyQTKn6UznX7Lm3jZF84cnu1rqojcVYncV78X0jfOffuybpxxdh4IA0rFT4NlB6
kDPLLbDS6b4FjCO8rOlwnYzoECckf9NHMpixwtRXbLQxQj6iSkYwWMVPNB6bbRL/ZnTTANRfQ4xz
NFHuSjSDlMJDEbUP6hpQD0EaBqaBKh24c6M6fa9DhKE5gPPDfa+trV6Xe3SbH/JSqeVkWeycIo7X
NZZfZbGK/hiUM0XNyTYh+DLp7K9iABAVyOA7xDHyM8deHQw1hOYgbbu03doI86l7Cw2niHHyb6iT
GQDtve/SP0w83t+YBWGVajkLXs8A0eitZs5AyITBZwsMrXWqqi47Pr+9WmuMahUv/AkzRVnhuU7p
oqNJu6JLhBhsALOpuOk/HHJRT46ZriceAP0J+IruhiTRNTwwSUU056ZHKo0KPhPzT01MYT/esI0X
cWPVIl/X+yVret9oAckIucO1Zj5jzRSD1RTaEQikMzP0I1UXn+vfU1cD/Slo/P/KoeDSDlGxbFlA
2wTeCGdfE7QfnuKqLP+dxQgPy29cZO/NfB/CQTFkAer9EAqiqgoMDXa2fElO70eVsrU2YCCt+snF
seMT3y6ZT33Bs0pgdx/cQEEqZq3JppHNZC8u8DalQqsEvS+zDC1UnIs9ALV2wBF+KfRq9LMeAOc+
Qt3yaeiuTzRy0yrc7+fbEruVb/ERP7egKr9r4Rw/aQLJXLnBQc40drN2MbwxzQK2xHozDVV3pUEo
suprOj5ABISpD5nV9ntigLUXwRI+nnRQv9PLOZ7OBt9/ziysfKdjwHfgrSwjFtqmEOtCF5IhbXtM
GegiYRE6yuC5OkmOzelU+ISQrUTGDTo3K1WMoYoJvT/x0KypVsPkrMu/HErSQ6trF8ZW7KJIC2UB
Rb4Zp3xeV8xnDbAd9d0RjtcLwcXSR2kkHUX56oUm9ityhSgP/81y7xFmF9DGItGnt3GH50RoC2gP
eq8RFFLuvnWYBrpQ3t/LZoC4mMZolTYN/GWOXumCvriPbj6k5Rc+gdHYgBBymbyljX8oreF76kSQ
WnRUIduzlSa5q5cfdwN5sZyKko6moRIPA+D3SsK+VlfIuVHjU+F49dMsxUZuXWM+aeBXykr7Oo6H
aZAjNzNPv3mZFYfUu6fb0hPpHbb/J4gVmFRv+KSO046AaJflKLvTL9FbJmYbs8WXViaWRcXnakfW
M/qHAhRmDC2ik6j3knDnVxaGkdGE/inIDFrLKjO9o925pl2WW67iTxlUd31KFjFLHrZwAGwd+s9V
uV8Hw44TNUbAve8wRMZREywClH4E4jYVcW/UMZNIfKQhlrCY+UEpb9eRQUPzl/EcILcIpSfmsxbw
/RHviSSk5d0HucYSDZJNI6tOXchUJN8f+ITpqcabfp+9zkfpwd9BZayw1tL1jSxdg+gsl80M27zM
XZds5/RkN6AXfP/LZ/UMAZ/snPZS83gU2mySjnZsqMXw8ZjBoRpN56OknLBhBCrwvLAmsEUNtLEz
WhuSsv/+ZSikzZJ3/OkxceeLYb4BxMpU4j4GlsehAcc8S9u5YBuapmNzIYgchrKSIWxDV18KvFmi
446/5gyZaS76Qw4UI0drUKxOkBr8Ol/4pa3rEdpmi3soJUufXm5IJRKrYl6UUF7zQ3FMxaYMovCC
/LeFQsHYRINIiKJU8MLOdWpT9Ng6GD8TkT9aySJRUO680b6xVCA0LXOEDM1F6dJaGiuBQUOP/BVF
sRYcYagTM650ZDNaMQi+ZPJ0AvPKAeNH+0P82EX5fJdNCSRDuo5rzpmaUidHmoqzN8zTPv+jWanN
tLlQi2JecvAE2mpFnszdV62RicGBMe6Sd7sMiWyRPdOrl+3GAmS2XgWa1Y2B9WdFNr4HOVl6jtCK
O8O4cUxELpAjt64aPtAJdMQoPgTieIVmeU127g/s34Q/8aYVvCyVGc1LF1nEt3ehfr7HVKi9M4gr
k3QIVpaqzycB86DXr3VFMArqBTrZbzJgB5pZAn7xbOJolLlVTxoa730T3/HwFBDPB3Eoml+N1vTn
MAzIFRy7KcY6cDB0La2I/5Goiqn3zkGvxHV7GXXcCxxCkNczmMI5dKJHmnnFg5FQ0t/2ZLMCVLN9
gi1AY9zr8sIOnD8eLsqZ9ETPSqPjEyploXXqkf4RqFDxsNK+BTNn2xhMCqL0/PL6cuhT6jLTRD7O
XUU+7w0ZbzLludJpduG94Ih1aH8LEH5pyJPwbnnCXMCbz3Jsxm3bw0iAlHaSzPY/yMPy3yfYGNqZ
ENJT6/MNcSza4UhVk7++b0X8jTt2Kv1NtMOKOEv+JzmAye+PfQnm8dZEIfXqh5cwvLhIunOjJ7fs
XqXrl0kGT49f2CjEKihDNs0l7/IhC3gp67nDY7e7vazMmSHV0vVGkJXt4xhGtoYubQkMsCeIMnEL
TfNuXWibI2RXUgnT89GlXEnWGaBRtSH9Qvvet1esHUbMLmAKevVmLFlgx+SfE3+dHZqqANO5d1LG
5hW9aPrBxDd0G9iSBUrW0n8lZ7WgQiJVIjBmT1ahMWNuvaeVi1IUqaDqtNr+ndto3v6FVt7wxwBm
31a38NRF7D5PW7hS2AdcfFz4bmHr6hf0WuMHb7+RcmiMd74pDDZiUzctiS+epMxX310djLLc4yLr
5nH6xKsJb2gZiXJbIf4kSzn/g0Ez+syNEOU8x8+nVfLEUegqTImfJ84BbTgceJx1iWuRZiDl9fv/
8nIK3rCRK+cwhPzPIIgJLSWcxH/R/jEUEJKwfGr68VmO61k5RFKRFSIO31s7vquh0jihRV+TTaRN
HphmnC2at1GqyLS/iahTzjjv+SDecVq83/gs6EITF2lM3KoiKy5xUQc3HPGc9mCJrXB7k5x4dLfH
vpFbi1RSjuxFsrrtY2L7wwFuCXy1B8ht3+gwYwlG/LvJmp5YYJe1EX5aIIrxvaoCQjll+7mM/j6p
aXU/lR6m1gtOYgO3vRV2kTgUiYQ0zQj7ze/aEX6h5ZJGG7uUw16BlRXyV7BKASo/80rtH8QpdwK5
O3hPzSVq1CDLiWyK50FDwmkdxuFHG40aIvyeMKVPrQpcTsx1bV1zvJRyeyfG2/uYG4OqlHzkXMeo
1T2acGtl8ywCmVN6eQO1RaTaXpi5vrxNx+Q91VKhqkiNHVQPbjXMA+QKgien3eyVZX19svxb/hVc
c/V5trONHZ9ZGOJjERJCKny99SYCwugVSzWnW8MBBw+iB7lC5kjAJxWyxEn7QlaCKoOXiibEVd9u
PfFmEetp0TZ8PTgRCnOetFasv7xWZtolSZMpZGMmr6jGog0XaFx5Svow6rZ1SwmQpGW2XTlq/+1j
rgtwTBr7UOUO/iLwsAtpvLIDd5smJIoURVty/qy1Je/tm7gdCYbRDX75AEAAMETbBk1R5z3l8dsl
TtTxG3xFo7omxsU29u8E8mDb9tc2wok+GqhkZgtu/X/yqmV9kmR0qltEoHBGC5J1NFNeXQXAFBal
my3ZC+nvhrCF9kojvc6qjCLgIptIcBcLzdTSXCadz3ND1e1vJnonvmauj8JDqRHn2oTWX20I6QXl
vaHAHHc9+kPAVTQze6k+RlSOWc1QpZnjulecfLBsynoETWXL4CZX5kOSrtF0fz95lpQKTyj8TVUc
VBV7KtapGQ4Y9f/m9u0k+6JmtjJi5LMMqbZFs/plcnaRH9OjjQ2cCWFLM/jViiI4itZxvM+Ze45I
bIrveZprPEq4BNJQqKJLMQWssGLhszlXDBLISNXjGVaZvpS7giuxLTt41Tx5gKVWWClDsXJ42wG/
0HlxO1jQ/n6XVYlLYVnptDWXomIWLvVyvBsCvE3I5loN4sSBHNVww5NqKD9OjpKKCyLwMgYFCkRx
CvXCGSUM+SzlLfhBkQw5tGPqV5evo1vySEmD3pHnLZM4cAncAmlwgZ8LX+VaBVcfXQMcoupEiiGf
kl7NsObu40wc6FpvPzM/OVD8l7741kZIJRErCoGxN0r2+CRrxm7bB2k4sa0DonFw7PgEkeGV5Ww9
4ASxL8//k+a5eKlVo8cZBePD3pFFJI2lF+5NszeEYM4lu+KwmMOegx2+vpOHc4xi/yc3Eks/Vq9c
Ifs0GNWOA6a7xWuc/5m3LGo8lvtB7CEwJAEYFMQpHyYNyBq2xF3tOsvBhBEdt1hLyx/NSctiLix5
9IyuucUpax1hnHquEgp0idusVwZpU/9BR8rTaavgbzMzPF0lxEHgiRsLhlySSSTQ0j6rFOBqGJUO
N3srklZt1wIgrxrca2wuLq2VN4ea/dELP9QlZGmhXQNAE0Kuu55IxGjCT/gudoYjKMKnBdx7urGD
6bRui3cdl4jjESFyUid0iQazPYTMtQbQ/2aGiwbgob8jkibvE8vwvJxSi+zk/LcrSgVxZt5lZjNt
AjK+LTds6nS+N1AlT23dJt+QnbByUo5BcdCUeEVHOkMtmMzX4izhp95dVjiubQAQuFvOEjSbk9J4
FVb881a2C/aFNBn84jZBD8U++G3TbWtJK8tmickLNbQ068iCIzKqnYjhu7K8Tpac6qstHlHbG70U
x+4ZUZ6c884iFkAtMBrYzxbOQfjoU1DbuQwzuIdy0h7YAgesMTahzgC+2+CDAsrRDzsD7a377HMv
1019J0LvdRCEyQpyrccjxt6q7nz2170bAOTjhdoD76YwNbv2zCGKouZuwrKXBlkYOFgjAn0mOhz/
Qv6v/k0i18kNhkzQz21HSICNO2MaviDhx8s9QYPK31zJZR4d9V0gs2wAg4gUYnCJYiB1X7aYxG4c
hfu/m5k3BKXbMFcdICdm4ZL9rCdvEL8vvsjFHB26S91xvjjGv8Z8DhUN0vHXS0mNd79nneWDZpVh
7eeJh97cnd+91d4eWROa3WaWKi+rTXBki8qVTSrk40rfqRrMCqdTZgEvAiHx4kfX6b214at2S2Vb
1kDOrsRL9AAJNz+pGFVgng9EKpBxU8lxq/jg46vjV65gta6uu6Jee6o+OOJrPq4bfru8GTI3xKld
pP9GpFfkN2EoEcLLVUTOsd7d1awukXYTZzLCIWD7zbfSZ2vY3h/IweKorbgDlTJaDeOZgTBFwWr8
6i8JjzC9fEfK9hK1EmILuUSmDy5TC9GPA/AeBN8VxS7yhGVGtqbsuBzt+C4QVYVeHNHnFHO7FveJ
+W7QxQnXUUxSxb2g36xOIMdt1YWeDj0bJKetcxzy/0cdQ2UpDhSd7tFhNLD10l9+Hgt9vHNu5Ykq
KCtUQDc0fpp3dfRjBhPf3/Mk/TrMxlv+jlNBzp3Sm2jCgsx+wDoIir6zZAa7FK9Lg3U6haIXPOFQ
QtxSLr1TsCosugTNvlggNWNnBMLsBPS1QotMSG7ntIlbjQanTvrp70z9hgDB33SQpVaKUYHoSSWg
IeJbxMIJbmWHibLf2WdUlRXdGCkA/tYxTRkFPP/+1BdL2bTNJllbM7iw73N5pENQIsXx+AjHvZTK
5kTCG9/xfW8wisWO1iQom1/NKeC01ulGZl/+vgm50XE02x7TehE5dmkcdluTiloaVumfahk0+g7s
7nlhkU8+7mAe/Eud2MFO6Vj7H4NgBmp/auHXpT5LPtNSc5xEfNN5wwdpQ2VVgdYh8E3NmRjrGXHa
IzQh7e9Yup8ECjHKsCUTJcj6wkUyW6ZvysCi+40XnrbHQTJnRdduWrg6WwVrsEHALDKM0fPHysw8
lHs7p32lfzdw80xWcbKEW4ZKSPwft2hVOIRABCBwbRd5wC5g6ErWb6AVWiha0kStSC8zYKZ7fCER
T1OsY4msXq2EOsSsuNRzImdvx3Yb4OTI4NUH26tb9/V1yxa0NtNU/cqBJIYJufOX6E+1D0W7mK3Y
zepmu91qXTwJ0hZgHxURBFiHBF08cf1j/ck9eFY2VYKyUtk5+GMg00U7zoJyVm90uBkpIOo53Eos
G5lY2MWbiLYDXchLDEPnj+tbdqEOpYAAq/RhHO/k/mKkkoxVbfpgC2zxhMHjIMg4/t4jTIFqIsjx
IHk1ZrCW1yeY31DWUGkNLmGmhA8b2CAPozQ7rtu4+l75K7iZ5v0+0gIC6te9fGBsVNc0rNNx3YPL
M0HttPC2nhDPgtVR8/PYHQ6QMIAztn/L2vvP/+j6CpV02t+GnRn639SaVw64bfpOIxhwcO+dKuAa
QcazoUvSNYYlzwyyMcrIT8+PM9pDYP0uYK1LPGYwTo6MIORQ5eQnpL3KTfdi6pT4ZbpxacWOPRv+
dd/Fyxe7u8IbHewUlz/2Q82AaFpqCydZnl9KYCIEdhrt2/0Umiop0EqzOhXoGoHtQd0LsIhYXuhU
S02od8EejBsO3s550M6akagPVDoeYSLZIFimdwFW/wU41Yv9UAkmPqjmBgrvDa9xFNflfpSlDaqv
e3R6HBqx0BLt09/b839mmEuw8ljl6oKtx/oj/pK3RWTzzS6P92nnROvPNfXhtud1xMzwP8nRy9ua
fgtthcAHm2pwfO3ICquLz1qFLVE5an0Wb6RGbJDy8cBEgJyiM3dzI22kVkCfrTvXcFs3EUBH4oMl
/HqoimbHtoKRlFOV9mAkmDqQmajTn3Uxct7PG9xQXvWnXyTYgeU0ui4k4ttj4tE77Aqet83VnRH2
jAdIlyAX5x4uz5wXCQgO+POPw4sEbpSB8xfIDZdPBmglNr5hD3dE01LSrqoAL6SVYEOqzWw5Wl6n
y+dsybxxDhaDCFjNo1MkNvYHCg6ScbydGBiS1UIGGEXBMqb2uvxxB5Qf9OisUkh8QAVbWTE6ldx8
tvTeXVpXyKa4b/AECQgaK3UA8sg09J8IK75HensrlOfrzdqnICZF2tZCXyrvHZBZTAAM3dkgQj6v
/7NqoB7QyUczH3ZU4hGm6DiGi+2UE0VaNoJc0uQu+qVSSUpDfol+ze52o2IJPQd3gUIt83IH4nDA
RIQCjhcM9a2Xh7NOkcZhg6ddxYaYzqYi65IGMAmVila2DY3k6qYucQ+As29gPNvo2oIjJuKUKmO0
wvDTPhEw8j7GAdLTI+pPAlF2zdG9QZIOJ7VC+10OMroaOBfl8YLP8Xa2pKHWxHdhAa+hYUcqMXP4
MSe8HlmdiPy9Cf7QccfTgv6UlqMY/r974iwceeWp50CvjEX0hYwzk1p69mhOdeeXjKr1yZXEu69S
gt+3YEAVIJLUuWXSPS4p50afS0Lln85IyjG5MQOWTm8dL+VU99Stp77yTy0L5kpjMYuS4Xi7uPzc
1r8H+k7rEXHZBX28FQwaOk2yVTWnPPRf7IuGTXE+lxGM7f3dNE49jTOO4OW5Tsgcj1HNpFy8s4B2
5dtw/GYuX83wbuyprUMjBPPHrwjqoJvP+oiA9CJe+12xewcopzsF2aumcI+mSSQ3k21nNmw4oNVQ
b3GjSIZA/tqimelMPBrkhjCWYoQQ5pN5TpZUUyJJgEGy1FpQGVuiGxWrZ/z3bNCgx8QXrV375hER
d4JsM/hrf4wG4UAFwrdxoYz6ndbrIvc8k9sVPe8+PeNz5uqlQz+XCuwSU74uMeP/WhqKjYJDzag+
K1RvyC9jn+Bl0E5fuJZPuFkSpk3lfDDzLMmvxjcDnWvPOmc6p/5/MzBih9GuPL6hPemuJgsrIaVX
6MpKA1aATyb+QCWyrvODw+3rQ9oQoqtwjl1f06d5l5HExiL1nTkQN/5/b6lMIdIXp9qFTZPNn/Yb
FbS7+X+XUemYO694C6ZjaVud1so31S0bhO2WbAr/7767Qw2WDECbYBspktQAzupRzQ3IWvBi4vke
11e1wZRROqFx/Bpb+O3kuZ8qLm11NFjil7Ly6j4Boa5ffKckijmwzpjCk8la50+zqJMR9WgmTe7o
bRuG0h5LSpdrYrhcIsPAH6xEE2fvM2GEFPu5LTjW9CCGH4MdfqvOsau/2urJcxJnyfo3wpBmYejH
jaDQUX+KjV66wcfe3xr/98T7Da11W7aDGMY7OVpsTUGS+zFK9yZ1TgAQTlL7SFnfFWhEK9si/KXy
aYvspL9uyni/Lult9fFTojccNPo+ozfJSA91kObITxsN2ACEvhRTcinJGSZv9Q70CdNz9gQ2QJO1
dTkPsbhqPCKDOHyfYZE3r6QFBEh33OU1amcc6BMKxr40F9FCtmmuF8OL6RIgE8HIT/f1w9wvM87b
e7Dd7IxBO/AGWNuc25pKBGjaflj4tcLG2VxFn+tDapVQ/sfNMwzouBCLQRnNNHJIqeiWWpHq+Uqp
TUBYhDGl0Fp9QHc/39VT5Dd62H5HolW9aZEC+HY1ro7Ks1d7vc8t3Lzzdai+Dso2QnbE0LlKBi10
pfeUqqeROH5bZ4JguR8gF10UD19BOeo6zTRbkbftoDWkQ4KB+k/Wk+YPu3aqpOkssoZUQKwxVbQF
ldKuxOcWiD83Fz/aTLWhq1cvsL22PRhcDPrXBkmCQTYImxUKgG7Njg9zGI319SLzGto8xF2djORx
JPgmlc6IeM9s8bt8IxBWH4zzkh4clYjZ9oy8RwlbnmcCVK9fUKoVa/p66GqfVutRtd9mWJTZGQNo
ylF1EgV7zH1Klh747UxO91aFjSabNrYmSYbSN+HprTnV5f9KJyI9gG15sl/uimVkmpklL7G4JzN3
o6cvqVpS/8YqS9vp+D4hiI6K3az0NaaJry9mc94A3uUsSBqKjRMJKAlrfBuCcWpAz0a/NhJDVFGH
s+Doy4wtK+EbWr6Nyzmbfs+T80o5CE5N7lZW3myew7Is/PFn47ESxunRJh7sQOYaeST2QewvBqcH
fLhrGx6tP8YyPZWi40im65zU3IN/w/4IHH+sGjV7fhC/ZH5A6mgC2ugGeIi3+mdRU12zwd6mdDhc
14Yxg4QdA/viNr51LKlQJa1dwZuKcBGsGk56ABOlXu7YnTONNOGTjcKqFguk4hJi62jYs5mwb1Kr
n0VkjTai1CzEACtJRYWj3c4fkcZUucpS9zzRMhqcfGu07H4UyZwN1YkwC4pnlxaOItCtqi7l/8KN
IpTln/8HHr6woKele0jAy9JcjKMt4ptn5qRCq2l5iF8jYiqw8ZNkgy1Gqc36Oe5H5e5bNDsWC0G8
475bBRZ1blVNjwzezV0o63fSgp6S/ul3vjRT0BsQz5+9+1TA/4NAMEEe7zH3OZocLqRE6xAov4zp
YoWhwQh/R+glZausxqbrX+XEwpZ3bUG61a7l7QhP1d0hKRBzol3VTIekNxgnjF/qcwmpShUhZfgw
7/XZa2kp5IIRWl3ZGP49q4sa2p5iTBovL++L4L5uQ+mscrm5Oe0/6Fy08FAvSbYvrTSFuqUX3TSG
RKJPVfPiWuYbh+iJmpb3d4fN22+GO9Z9Cs8Pu6SMUmzs67iQNh3aJIgV+Hw1hi8xPzdmY0QvIlGB
eS4gnEWGJq2yjml59zRSYcPXMMa11su+xoJm4qDP+6jkpTS6WGJFH2YxJOrREOdKX7ubf0RheGB3
XeFyrXVDoPYvMs5m1849W/+RifSNWrhKBD4tKNGlksJ2QTH/a5AdFEIOlj3buJS247Ehn/Q24tGw
e3v+HEAql9NAHfyGlhvEf/dWW3j/Kya/chksLl4I9k6fGmy0LJYhpiz+wryLhHv7L8nqdtumpnAN
h7078JSopifFNv6DxAJXCiDBgOA+t3qMPkcUI0raoJx0yv/mc1MDssX8AH2HIThG5wWm2dQpDfaU
4Ls1H5coeyTOh3FZXrF9XD/B6Ohba4Cg9XFBm/7h6DSJuNLghJQJt8NSRX2hwlnNUnyEOE/N7l2/
442VIDZY1MxY+1TSxL6IDLNAf8MioGvx6OsH8/yR4JPlIv6zVAUmrnv2eD4Ff0rnkbnlP8oALKCf
TWAMmpPzFTPKqDy80iMt5g7R+C+Zwtwtvd9d9b29P54FMus0v8M73/zgfgUrmluFAec3gUq2/rdj
goQ1uoApnxk0Oc66xBVBWVwExk82LFPX5W9n8fUg/3oXx4klz0Cm4csNWoreSzOIaFyz4Aj9CDnw
c09ylXRGqhJsEJhURTBZP5U0aMX5svfd//fouVcUjglUWlN17kobMI91+JP2DITjdeC6TCXkGHQs
jeq18UVwnyg6a1V9DPFG4G7ReHCitQ5vr6Xk8Wv5a7IZW3F+LQ7ahLIAcU60WRs4RFoXwvE0ZOOO
fpmxBvV9f2DjQfUnJFNnpFVFgEL4ylkTUtuA9Yo18BWi/40LQuAuowWMTCHTu8zO4ki8zxGbJij9
cBpYKO5gqvC0j9Q7/w85sOyWCO4bwPV6k5Tzt5lLVV6jahkznbtNRvnm4AHM496BQLGL7MP3D4i+
EmBp415OzCVKWyHOS43haFzjGprH34CMswuNKplB6BBH3K+sDXaOJWsqWhRXDs9JKaDB9cINMe9p
GLd+ZQFrUHjJ6KwEnK53EAAgxNs94UsfN7avq+dMGIOFPyQICSyaFoN29gVByWa+ZJtcX6QwSCkL
gQKQhJwXfvWJQv+u+opxBqMBiUIali8k8oWzbr2k391tcNAFbWSS+0mdPR8dxC5aiomu/x+2umbi
VIMezmaUvgf1tN1mqVw9UwpWs8JCvzxPwdEV2SG6Ew5ptNKpNZX7g9YeB+qbyjv3fSjgPYe8yX+U
xp0o9hxvff93p62/I/p8VXFuHCIsw32xU/c/jTBHo0ELnP/G5SOptT1VvLXzB7HXIuGnsHZUmokn
kMC5OG3YEDlgmtk0E6HqSZfEX6qD+X2wkclIxEs2PUxOsUiTWewu4oTDZFQBLvkIwBZ/0tN9UxdX
NeM8IZJTBLOONrnc8j7DSrf4MEyY0SkHnk67HtuHl/Mxkitc1FzxyY2tfv86Ya/WSlRz7qeO0ugo
GyXjtxy2ffy1P1g9ReQaB0hdklyYl7ruCKKKbKIZSx35HRO2BM5qA0Q3t/73u5a0EBXiligzG0EG
eeShZKPmcA3iAocsp8Vrtf56wUnXqp7hGtpaHJxpHr54kxOEVM1eKkxvBLAiIUTiUxPKgk9Zf0DB
K+anw7QFg4TdbwdMCyd2/X0prRVnbYotxEIkFE7Wkfk/LXYXGMEz/YFWZtph8Pfw1JS6fA9ruIOf
FgaglKm4uzEbTEfJZ+Jv5h3ywhh/MEoBzbIdDAIwnNCHit2A6OITw9RuQLykgVFe2DtPb/BuI3ze
0moLcpjLbta2nqlagGc4y3ynFhiltxnXyArjIhCYZ8DMYrGOtJLD/rLfMsaI1fP1V5Qi22uS5SmT
QJ/MwiATACwjxHtIafV5qt8WoIZX91sl9A0M/4i7dkDVqg0Uw9jdKeRyajmgoDWa9CFjTiIpKAoM
qLHH0QylYeIr336aS8Y48PbcSPOmSBCJq1s4UGkKBTFEiYRq2IMIxQ4iNLzo3uNByTPh+hm2e5dt
Zwq0cTcYmBDE4g4tdaMjyVzEQCSKBxHbFkwuZugmlTJP4gLIHZIVqWZPwz52oprTY0h5CXh6hjTE
9HlfHl5YM6GiCIi/JRB/WNuxVALDND1knB2Wkfkx+QT8TqArZwHht0M7tPlpiCv4Oii+6lwLwbU6
Fg22p+BQabtLxC2PpLwSBdBrkjiMb+uDJ36DPEbzje74Eo0ZAPd89Gr9FU/RdR2MRqUoGTR2Wpaj
pzbCzw1A/ZRzm5KZGlfb0TPyY2jIkAHI7wYxX23yd0A4T+LZT2YJwx2FpTVY+0/zSIhzcub3a5Ub
2yv3UZuneqg4lCgjje0ZmthBNeask8AfnKaTZonWQ9t8tXNgG/aKRmFBMIm5YY5YI/puU8G5V17n
eKdE6a2+86FSMQ6CIo4wXx2hKnHJwMuwy3iPmePiqxsFmHiHedZ5y5TL0En427hdFc+8oEldHz8H
CkDUKZFQadaqRrjDexbF3W1S+9cYyxWOlesQ1lbnfAOjZBheqKEeiHjHEVO8mULg5je8oPhz+FJT
m5MTZaMRjzuGPbAKJb7UvZMFPUqRblEXv4CTFrhUiT7q1bgvODiBaKJtKysZgcaLUyN75O0duMd9
n7c9ZRRMvzQk5b19yDA0pCD+R9ZTuaUK4KVbj7oeRoa3VttReoEpjS/9MqdPwULkHduDe//XgaBu
aJ2znBQNzmIs/qvYjUb2h9puqY2AnbIRmayMs5Yxa8QE/BvjotLPamr/bO8LdUXlTTrEbvX3Va9H
+RqJYhQ5HdEme9Pkp4nb0Kxko1NoLRy9X8GijKCq7HLVaA+g3u9kGUHZ3j+xLFY2vinNDdQs0bIi
Kiv/ymJgHPpr8cOat8zV3KHUxaYjfZjlAVKi5jfDWSteId9N0komwh5+uNfp9HF+/BUeNpS4XIll
vB7oFAZx7mQnClKo5Yv5rF0RrUv+McBh+bXsDnCZVU4ONdRLRMcoxQxsb6pGKA6hpfOww44FLwgr
99b0/r+CAs7kPR54eiksDvVl9wNQt7LA1cMZDeNnbsFL4mL7/0oY77W4eAUtW8Aiu0WSNqm3H5Vj
c/SE42P/zQBoBzxORi5wBXXtDyiL1ZULXHl9LZABwQInDu3AezW+GIeLpEBEtRvQ8K1YhF4h90Fp
bs33TGtTu9Fk1kmf4XAISdbGTHT71CbLy4dafmeu1IaXsqAp0rsgZPUuLGKzjLrbyuabjiWh44kQ
UZHkb5sel576UaFIxPAarLv+4WaEnZWddSfC3CJ1Ew/SE1bvhaEF92MluusEgYrdYFQqWVB+e8IK
I5ydikA1D6ASFy/T8SxLKXKkNSYBf/9ymo5FD9VhfyDDjPmd247uMfC0xeH+zZRGDPMBXN0u5fzN
rMjgCJho0g16eadHfrBH5ExebPDzkI2v/Ql+jauBgWhB4+HG3156h5wQpfzk353EFoPIqxtxfiaY
WuVh04nsAkqoTG0oRetLnocD2Z6/bP4NX1Q1MqXt2amx1VRmmy7dSywNmAXqPWUU18j16YcT12az
6zVVwsQU+y64Dp97dDrPWnQR8ntoH7Sa38BhdAbDXC/+Lkblq+SZ+/wNvO0oFDQCWUAbojk+i2vN
HFmQ7pBbS134KcL/3QzovUYdH5DsxLRR27AFSwB4EywsVpUrVaGil2NwSCZ2C576sA+uisahV96j
5c6JBmRFgsyggcOOFd6HLYbweSfP+9dCFVA48RP/hviOx+WwxKb7YxKCzCc+TyeMPvtMRcIBGN1G
/7sOUZB7QkTvMKkaxSCbj2oXpJjLblCyINywxprVgxD/5I0lHXt5HgnIRwCgdeerbKLseorjFmhH
hUJ0Mozz8fOa1fqQIEDyL+edomGA3yJrP97n4RwnOripXqkwIoAYdnIN4K23VC6VU35jk17fDgxo
/SZdnuBpA7BUKQA7yyNw8Ksuw0WmtlnPzYGNAdPwCmyWmc57HiXfzjyOgR3/zqAUCoxY1+4o4xL+
H2LUblliLnxeNF9QUb5mQnUpNris0XDuMpmRw3RJ2mSsSLBms/MMLkOh7eItP6usSdGI9FsLx2WM
wwGDfl/yU/tAlpL/rigmpLyjtbt3BbDojP3twToRHjcbXAZpIKuSXt4p+kYnnG1/RLa3D4P/0idL
steo7zNrKliv+VilIgHWDRPvp9bBquor4/KgILOxSYI5QvpEZUCEaqv43swbayCh9uDNa79vhfyk
c3HETKFqqcaJZ3BGvFfPbdd53qRvL7mlwLoCChgdkP5h/UN18OVZROD5FHd6hnUf4fh8zckX9Grc
paPBPd3mLTR8k7lla+Ql9H/aJtq+mNvtMBi8sKH3RWJOIBLbVtdrBtj/plMFU2hftLLHVzUJjoNo
TnkUrrIGqnc4GOy4BPjhocHtMp7vZI7SFS2e4QZOUV3C9HMItq8nFgleXHxZ+GGOVMBBLo/lBeNU
30SqOlzQgDVWn85Zaf36kGV0aNEPhLx9YZ6nhDmXGk7cS9Mj4SdWKRWJqo8cC4p62nqAsgBz35ei
IpF0OyKTm/DaWKo8elM9B7DjATdsCYMzXfjYYWsFqC3zcF0Jon9g8HPfbuVQ+M6VrM1OeqCaoDnU
eoxkVp9vXjamLzCUqOoH3mAaZA2M4M/wGRTNlswbSqDGmkrlpH+BRfD8FXSAI0zgGUc8UZWKlK0X
fwY6kqIZUvMC9pUEYo7+kTAgUB+7NkyyY7BmNHZDsHu0re2lcPuPLNCo20gbdi92sY7fcppCu5Av
bFdDf8gqv1Y9ASCWpzCB7S2dTDRnr781QtYHiyAJslqB/AP5/BcVjhiUZ5hs7i3chWJsktAs+GfW
QFHD53j7ik9aQ7yziOlS6BOpagQsStgyhq6Ive91zwAKAwR3dYqZnHUAYtQQi9YaDDoXxnlDThcy
LK/jTXO97xArefl1ubAoFQp0m9vWILojv4UBj3GM73TJyWfJj/5hQQUS8CozIRwSpe7hngSwyVuW
5Ow14ls0Fidjx3jVu+Mmif5/yCy68tF3qHSP1xg6Go8ggrCzYMnHUHH2lhMhUwcViI4WXQtzcgFd
DjE6Ezj3ukL4v14v8t4C8WxzOt4tZNeOG+ad+7fmp0Jz6DgkEwlqPjkXqV1R56+HWPVOoj5eZiK5
NBb6omEmeD8J/0K0q2QJ3lIxiUAJII8876pSkZzrmm0hx5ZKNfZXok1SWyv3lr3aNZMH8L1aIMf8
0o0BWY/swERB/Zu7xSMC6xId2vNScWrazQnSv3KdAREAiLONqIT4H7bLBQFd3TDTPY5fvW2ulJTd
b8SN0/c5lpaPXFNDZRCb6xP/8IsXRcXlS3PMUlZal9wSmvJ4+cfQ0BDj+yaw8sLgx3CYfbrZ+fBC
jpnNBcthm/ohF0F/zGuFKsBPWhj+9LiOOFy9tpvVi8ypAyVwQTvZR6fe4R12IxDCJNIc66RNNtCl
lJrGOG3buMBZTz7Gq04R/tkjXGbmJnkxeFL8d0uQVnL0nf79jd5QuamU9k18U2yIyUmsYfAhYP6S
vDCfXqkYflbS0yXxi3G7Qzhbbjbnco+MCCJBZFcjfDz0OCkjaW/d9fnpSccxhBdtzJSbyO1HUFJG
6fiyfi9eE3zGjpaykDJacv7wW25OtdCPyIiy1V5N758yqwd6fgmFdq3CLaL6/I7IwtVPf+dIkOkF
1lE4nEzUZSuMPNpJ+hl4ycjYraFB8a8sGoUy8feDp8RtAeSWR6RaGBmZeNb8AxCQG+QKTnRdeqFz
rjWj9vJ0mFWoXSZue/AavgmhuGxEcO81e833EL7opLCC8+bxHvQqFy02ahLMnfWdPQDF2zqpSC86
JB/OtM6mI3E8F+/VDG8hi0J6VckGcWlVBXiZF8eOE+nXKzcP43bXUsHV3+WnU8p2F+CkKanFp8z4
9eutF4+AVA4heNwUEsgFbvUUtp8l5YCpuz4mSCPmj76cUW6Bia+OK3/FCFFocsQ/6ITJ5E3jtBaQ
6Ub+N/fBfhsjf/ZoiOIQYf7rDAVXedDlDLUQN59gr/9hBF4mFUTrSC+pBt7JliefIU5yASxh+tpz
Ojie7przVhOUPPksE7K4xF3WajgNeoWctNqyu2liek9P/UKARLRttQHk1DpgRyPkgR3eHskkzA50
sFxQdLOd5PPyJvKp4mxIbGpalnJTFHCxAChPgLZh9VMWvPDGsZL3he5HDzG1o5FOum+lffIDXLZX
NoE2A0Ko3D8hJc9ZUahQNq7mQ9A2mwWIp/iMKtDUy+D4nACapwJtYlOpHII1XSUKO1Gyc/v6JiyW
rN692K9Eh9xvyW8FbD8O+NyYkzCEztaQdX6FlLNL0ixXrqwixf/6sHG7pSB9NOjr6S5Es8VED0fg
KbfogHoW/uUyZ6Vgu5rExxqgrE5Tmn6JUBpMYziBixmfm1Tp/2LFGHbSpjU80FTqljsVvaTGx2MP
Rs/1zGWD1RQ2avy2KsIojlOcb9dkcMwNyqQ6PsVuuLlRw6+FC/Llg1ga1HTevKuiRwTZ+2GDSvG4
20DSC+WGKAW1flCdwB7ODpZVVsVU5jViZ0MdHtNs7cQDTRUAK87gPFVn2YH47WBswQC1GdPHMlIs
SYLXefkj44a3OW01tPeaikO23XLn1yb1zTXXfw0a5jw/5nM0vhHqjlcP5zIcKyOdknrrJpILUkOW
tAcsU9AzJSl48dtK18fja3hsDSGdptD1zGZIumNxjbwbuKefMm6G6u5cwyz6e2CfOzV5jacb0kBn
LHrQInbYfIL+0DvszJJkpZj8nI7cEmn/cbdC59FYuXEsrWocAzLPxr9OF45nX2CubfgO4pVfEAte
lQm+9XzkMM4zNoOXHN0T69K4JROb7ZxU+aoe2UygaNWQbyKshDuqUhff5ecrVb2du9XeI3PmARIo
zC0eqkyeaRAePAQZrJspIDdGnvm1YHhTCN8Zml5SkGNA1k/Pcmjxl75XBXBYcjfsnJoHC0AyRPSk
ZUqmaCme90GClnTHoCY9sl26/zGW/6VMkgrgRvAkkbwm8C1Vux2bsmu2G+YuGllbhjrFPokBTNCU
f1kMWxj41BG6rueLlLgKpgBXtUv/DPMk0YBwkqBJ+uYQt7StI4JqQ6MzA1GVuK9LlUCPBDKGTTNz
aWaC30pBlEA812z41mkmrPym2BxA1vw+8bSmhU3g/nUzbIPRsnBhryftLb5GuKcUi1RGh7cr0RuK
SzULW9wHnC2LuQavXrVVqsLi7BmkLI3l6tePFCEYBgohvneaYYY9vVwdJCZahAysrA1iz2fgZe3X
VCXyxIMlwUF6z8IyVPJvyph3xredG4TsRVI3JCfibF6hsHuKyzEzN6PWggY6jicpUduTLNgsgCwP
bjpsvG4gKcdZnGb88c735kYn5CXOoTLn1HN+AvUSL3TVolnMAyz9VFYRYhESIuyJ2hSJb0NvoeNJ
/B8qCMiqLfcERrl+lrTlNN9BadMhRoqpApyILPVyZmo4hLxIPnsgqpgR5fZgyR6E+x1UbWQtr85b
L//tG12k3frXzJ+6UO/nrnvZYKLz2TYu17kEgZKiIasNTHzkfXasC6IZbK2SzdP1Yc5sO+66wdkd
bI7xhPVSIxt4umEM8iERsNXwxaz84FTd7klxHA1GHsWVP5BYFYHHdpAixBSjdxxF9UMvVURL5vqp
Z2EQXRNlccMjbbMDC0WAiiZZxfKnDnHExDWWJTIC8vOYqQLvt1bXRzBCNwAIbPm0Lxbv6vX0jh+1
M6n4OaNlHAQR4NsiNAVkgXkNMAhBUjhupQGZh/MR2RlZVxmUrUt6JkV+gEPwdw/Z+N0VM3RiF5Dt
nCeTdZ5usc6/1zipvANUXfNHwvgMpUU/9bhS01P6hvVzWBfVicdF1Wg0Gual4+PmNUNUyGpbyRr3
S6BbO6QYSSx9v9tRJFTVEMBETf6l0wiUUDP9hXw6ud2iHTnn15Y/+qB8CeiNiZ8SQGgFXlUudqxx
cSF3nNRYzd30DFFXNbIa3i7xSKZfaHS+Uv6TMPOt8F1ut5O3UIDOGj13zhCYy0gpvVCsdW30+J/e
rcbPsnh1tKvLaxNoyIDInU22SrCfvlwysvj6jZKXVGDbh6h7dyXkpkHYfi20XBG4K3Nly2fUuKAI
5KyQxLIv4Nv6IarCtkU46B0hlZn55wTpDcH2w5vsIqW7F/dikU70vOLk66WY4jkTvzK9ZJFqfvmI
JGp8fswn18zYsPIPKIcYzSJd/+6GSc+CDTAc6uEHVNzyxn5g7jxrVA26WkJllOLIWITS4B2wZ4wb
2LR2irHtfU7qQNlvLCdT0YJCjwBXc0vUAuoq+TwZWLnbkqU3PFCdn45n2rfFhMlnTwK2dy0a0cHP
AlOyVbN/1ysvr/xRcZJXdBz6e5hjxG4DaUEl7gVv/F9x1d4SovT5jCatPjJ/cw4DCqX3MjBJKqBJ
8/F7m9U3LdMM1LcQ0b1rmXwyC1oavEOPxqcdahPwYGEe5F9Lv2OGMZyRpNSM/2twv1vjtW+KpKl0
YaDAgEshiB+3Aa3IWJmu3UKdsC1p2bMFgrSdk9AVu+NbEgcXdDQoXXYVG8It1hi3Uz4655apAcB8
aAKyvftzpe1MwUo/aQFLPrra649cfgJpMA/R40FdyuYw3UGOy/YodimfaswTxdWemqj43apWO88r
xtQxiL/aoqZu1W6Nqojsbk7cKABb9K+8OB4Bwa03Xm2eJhMSb3ynm/B2WPTZueEmb60kLy+WOQeU
A1fw8rcJUMQIPIGOWeD3qOfvtRBgXL2OqDZdE4OAyR9E8eCNURht0Xcrjb7DCUzyNxCZY8DGpvxL
oCjv0MiOC4SrVg2FxUG3uMhxNYzXLt/MR/NPME6iInIVrsNSOpLtii714oycotJ8c7y/0wAKJCHJ
3SDrgKwgs6HUGTOkQ+Keu1JNXyUOr+KpNp9Vi8oXc4r61fGEWblNypf06x69nLQWQ8fBT4mrxQDw
bRdVy7tzMHk/+Bs6r54QIWC0Hd3Dg4/vdXXTHzTff0k2hI7x4+dICzzzPGpGy2cwnjDaYNUUAfWu
Io3QgeObNie5Azqdx6VS7sscVCI/TZhfF2q9ydd6t8/I0rlQgojMjrx1Qiha2J2K8JmeR5aX2PhZ
Qj6w0LzCot86xCJHZA9Be2BpXp+eoWWeXROaCk/UhJGxz+pyBDiBJK/YLc6Rv4nVK9hpAPrydE9v
KI7dECjWSWsVxrU1BhF3YdQw7xIdn+IfAw3iU1luI8Sowi8omTpFORmo32+FRhDfxprw9osPytCj
o8tKlj2RvA76/7QsoRGsY8JgRHqnA/xyDx4rK6QjS7MSjm5Y9AKIDAiGs5174jrlRivKDh3RhiTV
kcXVkAsxC/GLLlYYGib9UcXRo7mLgqsl+eg8KyBT/zG2aKEiYLIVAga0Kr1LvoWRr2AiNCV7wNbh
O9wIngu/myegXC+r99joco+7nHqO3p/JomShlrMhVHPXQerbM95xyZGxSg7yLUU4rRYVkbNzqqZD
qH6YGUW7b0dymIJ+/prVqO/xEX5XhJG1fgJtTMTQQ4hK3kOKWo4kPeq4Ai6qdoAuKcrYC+hCgrLR
q5yZKc2DfZmxgp6hIMAYWzS7U95dR6hmtwMs4vk6VaY+eE5R6qidIv9bdD9a5GCJsD6GjIbk0nCv
DkgOQA0KabqKFQc1zpLOnw9GSlYUthlOBgewAMxj6YlkGw7Ga1UUVfSyRW+pBQ+LkvZFDjKejWid
KDYKjPSiWKWbpFkbgbbMhs8Ly5mu6srTdheHqnKAgLDLVArF5oAjmSOUS5vyuNO1hISPcxUvPUwB
cOgobFjb2BgjdYa34zruO2DtnKIco9eGH9tXC3/nKO/usURoNAa6N6gRm7ISE3Z5VYoZWo7UMSY/
2gw/nnY3LLn/NDJpY2KQLNvZ7CngSn9rrGthZF+CDSpdjpXnqDmgp9ozw4ng2EHimgJ40aRdDmfs
5AUOrZ83NeAa2lskmo4nmNIFi4mlU7HRMvKTn6evAbwNoVgLq6lKFZcH0OOFpqTQXXcfG3io0kdI
8cwWfUPTmDMs9luNLXT6LvvV1l+0KPqfSdpLqhKxailAwPk7wdgHVvdhzyTNE72MTugfHh5J727t
7dTZftBIe+T86Dwt7BSLraNjcUMhaJSleZucBdZUEWw03Y26pvbxV3O7WOVYIRP2mvGqCBE99xCR
VyZftzdWKlCJt1xkU6s0qcT+ArGb6woFF7alVSFOXFqfidt7HhZPJNFsRrrGFbRNkbqehrcf3S/w
8gbUf2QBpu3teoAXof35wlQqVv6m3u1RG/lur6TdFoEreaSGTHOVYzxHXh3e5ei3X9MsGBomfVjw
pAERfZapm5z0xvpxmm2M8Srncv7Sen3ZjiRjY6zs0ryk/gJ/LA9X+TIxQ2p5BogkBptE+qmou57+
zzPzk73UIzcY1Hg5hxw4NjEWiL1dJENH4MXeT02ySZn1bYi1GoQwlFKweY1aAu/T7/oU8i54frXM
UCIJLb5PEXA7XuGWjf4u4mii6eI/X2SLwKHFPPKV1MDwTX92Y8wLhjtGXLdowMpsi+I+SGoIPbXE
w+s5v9DrYXeDEKkDitt62+cYwD7w2zF/3qtLcv9Bf2zn0mZRTW+EQli7sT/pw9bF9hJ/uwBt9b7A
CFhc9CpI3e11ukxMuZEM4p4xwy/oDZqKhfUBpmQbQ+tAxy6U7L+rbbkmepaSHhwMh2mKFG6SgZHD
Lxg8Wo/drtD2HEKwjzAGBtJIxTBuSC33DtxO1fGgkNJQ46PA5BhMmsZWhW1sK8Wb9yasgtobjyQV
u8/Yy7nEU90bnEavzDbyLZQF4knZlsWzQT4/UdvVHpt4LXzvqz8jUc/gSWRvkQmabT2MEzpfX09g
5ciPF7KTySsGl1q0xR4gAmspyUEtpfREjc3kkzClE4wBbWux3tqQ4CAWA71lHe6qDHI1mbrsR2Kf
E/bGpn9sMzRGPb9WA0WTJ3S6o2xAp/3nm5RgZVxxN7fUj/A9gPCCtCkdiT9gjvOBdYuME73OyRRh
33fdKtMo8MoXrSlF8ZHvG3/rRBkRZwMQIm9ey2u2m/ITM9hTdLY6I3jEH08kn48bMmDl2YSvfxNR
oPM0LK09SwHm2l1FN9NO4PAQp4rokS5YO5+AkIikJC4jqCv4loLSKs7MW31I/IDqiB1ntWvF+Wd6
3vfs/gS5JCjeLV9H+bb8Qwt+vZ67GSrsRGnSln4MZ6W4fiMyHFxuQchKQjL8iKe8R5gg/tupsbKd
s96eXGgCCh9KvFdEGbNeuYH47iMex007io+cVydWRxZ/YwDsTgkr7kA0kvqO8UWPAs0gJVO44nyE
Dp7rtXa4Vx2kywecniLnuHslE9cvkd5mBM/33y8w+w1EmtKSCYdeCdr+W8wPuGcDNP7Ms/AOtTyl
HFZzkqtCfRnF9e7WFJxIfGo3Esl4hPAnG5tYPfJqBLx+gTnVVtKslqbgptqfngT0u0c5s6nGNj2w
VzxAI0aEL7deBGXWCC3dCKM5OuoCvqpI3/z5c+hN1Udz7f8lq/WEoFDqkkDCar6stR2WwZ/6T710
KVmT/6yWFsVzoDismpbk2CnNI+iEZvlgO3Py4p5DRwXQlGVxUbomV05WOgi+iOkYqKWIuYv2XvL6
LKG4fzOMDF9Z7tAfLoCILR/SqjTiZSrPVFDGDFiV+watn9X7wAN1Hb8oUh1kZdcGF31SzV++w2xC
sSmhLMqwptz94LdWNJMeAE2wAahzbcxVW9Fy4cZFF3t6szqVQHfov2AYM7dprUFgNNrNRWVFOpcA
47YDIzCS0nU9NNDGGNhHyOraoYXUm4W1bGVt3nbR7YefR3xfLQoSkDt7P9ZG+vYVTipG4bBbmRqz
zfwkXFy/+LKj9plZjB5yLGMQ7dZtrje55X7RnR+F1O0SyxFp+GbSWGX+jrTtMk34RD4ma4JU/Xhh
hR9vBZJ4x7c1gzr/zSFk8vcBH7pD2FSDb1WrN20ekyAxzssdlAeh3Ai1G1HqjJ/eGi1QNW+ZToDL
3Ka9kmTTBUiyMcPhUdHGZ6iS7/ltbBhd2JFRSZYVfgS/3cUAZN1DiBhdDBha87IViOocAKFSTi5f
PoSqr4ZPYTc03m4S09h/nChJvUNt/vf/qqQ9ACj0af5WOTkdwmzoHQFipfgMaUySg1DsU8vJ5Vrg
bs7Vi7nj0lAYQd6CN07jcD5MvfBiyz+R6f+NCIuQt6He7T/pya642BRTSOfmjCk4sViBROhwhAoT
kd8EwId96XNdMeWAPNkCus9lOeDhqN4tzRQTlF7rmgWxvjg64bddqDUeTiFD4eLJP7ehR4qxUkfE
FKg480biUCOCaLJjdFq0uq/1k/cJNUtHA6nL8OasuqL8192aUwFkGw/dv3iCshYa4antsrGLOjed
0oJGvje7NlkdxmzYeUap16+H/gaJyo+qqNfJ8h+TMuXH8hz9KCBg2GhW9H7Kf9tN1PTReBmnPEys
LyS1S54o2mh/Y5TwlSAA7CyFlPxDL90RHYWlIftm4gO6Uv4qq/L/Q9rOonESnS/5hq+UiPsVdg77
6k9fDqDJMiC4fyhZrPXbbbp26hZRgPUIHJEU9duwYOqKmsYlBq0LJ5iTXg3T25cea83AX05nUCEH
yS/DhSn2S5P9SGOtw3ilmkq4s1QJBYRrczdocD3GWrjfD7IFX9DqOtH66L/oFUMERCz5cTg3RNur
55dG/QTUU3a6UNCy+spFHUsbzPbCCj939H5hOEwDIfCM/M1YEq19aowZdS+m54wPNx+eF9DjJA/8
qdeyUc5lJdd5mPKIaBxvWx/HOr41asNCnpuh/TYZ8QKi5+tMoegUVgZk29RIL4RvbYYuOecWxtG3
ABn8It52Ncl8TbBktXprPnboztloD9ZS7Hap+zEim7upJ9LGi59SZnWTEESx0UANGv/PNyOqbcIo
Kp/4BlvuQjNBR5M43Uz90KdNmWClec+He7bJztTXIZLCFpwTUQtM/qsd4x1UzTlEkBHGq5xsqz/0
9vAKdCj3J6FaeJJIzh3vgtcPZ7SKqqo8/bOr3Yttqous7VT7zLZUwxcH34odIbWT6jR7nlobe6qb
4dBTc2RHO/b9j+13Zh3NGPr3xcwjLEGN6oRtMTTZ17cZ5ANX39sFAwGo/4xU63xTso3KTk+YOiaB
RmpWP50OL9kPQ8BG9BtU40DEusu9mbnuo/CsGxk31xoZZuEt17Ju1eTtFgwSLNE4o2g465wapHlr
4JjRW5wpDh5q5Iz2ICfBuwPTBv+NO2zDqRDfuQJ0PIQ9UelnSJOKmHMCkkIFMON8OWaz4YsTOBCb
PFD9n7CG/wrWnXoi7SGkw8p27gUHgdCWZgvFqVNuepTfApKjKnBG9rtvXkmv5y/9jwaXalMky42L
Vqe/FD+sAGhHo4JO0wDyC46nU+duoPjy+rr0oSxPLGz7K9elqYr59StrkUlXeumS1PVN4SP4IQfQ
LGpNDHtzGA6vR4PpE4jXxpaalm4JSYVUQMlyuth+F5nw7RlL8LWlPqWzhMb5I3Uoyosyk6u8KAVX
xOSvk1M1BeqHMK5MnfyQpzDdTyJMGfZ8viaspLVvCYf6+fpyK4x9F4eMzbfJipG3EoalTYLFwo2f
d6z12hz2j4mwSxfYpmuFnr8+7/4PMKxLu5wMky0Q0+PtvfYl0xYvQcHap6HmuJ9tJ8/8g2jTmBUo
eOgcNWK+B+6QoGodStxkRU+Fxy7/tVies3QGoejjJ3l69QkxjmTb1iAgb3e8yIX1vO/Ys6yAf4eD
6oCdthOPVQJZRoQKtJ4mElou7aydq/ZVXWdiEEfGYVT3DXqb6wZ8iFNXmnDa6a0CKlxpoLMoNPi9
o0hbSCFIeNx7zpEjrjwz5HGExKHmYFp6nEetrGNEDsBtMvurvC6XZimrcpVpxl2Y8wnru7nQ2/JI
qBegtHVoUZawnv46p8OpXN8WOT7hmRx8wpXwWTPjmG5xmynJrn33r78sujAc3Axj4BXNzrvEfRWP
9OcDKUTYT1KZBm4Z8L7HipQyl6n5zzDy5xY5HUaiQ2+48FbkcSjqlTwohWBJAqOEki6RcSFe99us
yi90hxIE6kEjmVqpxSnJeqmxpWF5AzGV/0u43bHNM7Ez3MnCEdPN+kK11UXfMUVwIbboCrzsNZf8
OrtMUK2MNhqzypcGzkozhUp9hkH6A7xZ+8j03DwszPC/4IKeqVkVyZiJMss9gMkcofFQ9JmO6Mey
FEn+tqvvxYmH/RA4359mgZ0tV4S9yajhZbPTOyws+L4EncLfsfByxt2tiMeNJNjxKwBKvj7JBrjx
WRAo0iQYimKwPuvLrOIdzVCVrv+hjP4SkRA4YouQ6it0896ieCm/0xTMfvnJBcTgLWYwoJIaNHQI
t00nqOgm46Gn2iIAjkgy4rb8QnlZ4BuH1VNnmIglKzHUq0k8yVpCwzn99tTXhk4t/NfWRT8bsifg
dNZ25+Z5kFS4/5HHa8o1+0XsO9w2UVgrevPpKqRGhNd89gUeF5aaNQHc0g4VopWVE+XR8dTgqHEE
/sdhpjP+/sefXm4E2oDNGqmWiNIrve/bl1pLTByaxcwFyw4vkPGFV208xG15kaUPPii215e69cLs
4h+Obbj8ivx45ZKhIBTIAIhaRFmy235tMuGUSmE5NrAFw1pv1e3M6NHCzCPBtvaOpmtFVhFpuo7E
mpwJJDtUlgGhjZSeuDXy5miBMZI9b46/0TXRH1GhDUOHbo2MJlLBDY/6353DQN9nMqBnyCW2Ughz
aSQmXU+qspazzr+8ASl2Yfi273S+3dt4G2eo342DMnvivbrr7KjZtaI8zwdDuwlGHaFTZnWWgErM
yQnJ8Dwni2aFDDVkLltXfvz2OERh+KL7yg+CXDib056U/TNy63bfFORNOmHs2CnQLo0vZUYkLxSO
ebF6MPlUiNkb4rWy7P1fklryB4uKKoOxuBVh4rBl6FYhUahRyYAb3GDROly3Xa+n+FN2j2eul+vp
lkQ4TQa84MroEOSV4UNcbmwl2qwAg6Z+vsIZSfqQ2XLMD/9+QwiDTlRhgOzIrRrUleb4YTnvQzlv
6kybGTSZ8zRK7kKm1dNN5kSeqZx/rAXfmVo5wWoL0HauKdYg54EtZXLmkyIFgmINVKtuTm/mMj3R
tcnki2fGjqqeZ0eE5oPvH0Su2WxAJ/ycxvqA8tzkkuCHz3YdVwRV/hpMJMp1jf/T8PfxUCLjPEcu
In0/VFDfWU0MhfsMRkzuPGzqq4TZK04WENEHfx+KlDo9bQVYnCFJP39ekbiZmTYGgDVNUY8LN6H4
HfVrNTMSPcAQmcvjK1wi11LGAlKI4PNculoKmg/VRM57BE1GSNzjZgRfTsZH70X7lIV0W3ico/Zz
AZGicL7bWBp7GYj645y5HMZJJVqgatCZ5oGEz4wCprNlencUD0J27UoVIxCji/+i84ydSDFXEQuX
+omA50NEaSinwb/RBgoUAH1czzavQjSAbVZPStz4WfgcGecxDPfDVlE60SJrMRCwa8MXidmI2+Fb
GvttqmwzbAJWpo4ot5whUyppiv1UGnfkPJXBnP3JB5EYbNxTNy+qbmnuV7HVlbEQ0G2cZ5jAHOyA
O+GCddyPBt0VRgn0M9kpYXu5/wmpWov006Ql+sxgfJdJRb56R7Vb7amZsQn+ReuQTP+tRsbTvptp
5Pg3Ln63cdpcipp4iP5de3VxHipv5KDP4uVkYK2wvSEUrOaPXgxRa51767b2r6nDiMAcG0nmMVpi
aASIjtutta09MczMt6XrR48rqborR3h/mF/J3N7NI8urZvLDvUlZm19V7q61YkVV/Z/af1yhZ0tX
lUo3d/9/VcUq+xNUHjEl4U7DLTMccDGDa6kr15EdJqd+tZKqu5ocem3k3qVUGOTWRpScX0aOQ2mz
V3Ciy/NZ+6bAh0vpeVjV8pVHhRulsaxrBH9wD9jxo4+KnWxxhDakcPqLDR5yqYOgqO85rrKChm5G
85RVwWFokPQ3BkE64v9ZQ3D127rvJNwGKYgeUYPNqqthSoEfG4xyACZCuNblm+ZOJ2x0e//dtJoz
pGq1sYUf9VRQypg1mN/afS8wShkFa81RGMdKKJXKgfwbwtDEMHDsu/vJEpTRcDFApFz8c2s1efOX
RTDCVXMW3IXPP5wW2ou0JmYWVzxPYf/BB4wQbj2wkM9vohtzYI0xdK895tD8yPNzqODEs7jdGQ/U
kWqTTSXjuLUg5YSBN2358a+A6KrX0iG5mweFGa/UXaHsVvS6+7aNAd4i8lgdLJgxi+RzB5FsUTur
tl1WqI5jsn97OLmTLG/BvzCdXSXfGc2Wni1aJ85CYs2YJUPb9/635MPN00Sf4QpFJvGrJsmmK3xV
g2/r4TpgueSem/0gVXvSwxAAoETaQr8pzkoBQzlWo34Zr2FctSvyFD9Y2v2gc9OVvzAKa0Fveqo0
BtQLsz6zlyIp+E2WXwSa9wetT7FiSvVLn67PPsojH3E5oVOsvou8NflTbrYL/gLZLMUlXi173Ao5
DwgsBnoX6rXpcHTgGJuQi+f5XmZ38FrU2qJMuHKjsPvTNn39mRW3FWUxpD0dvDvgi/6BddvXJJXb
Xxvf/yElxEew5STlnjDHVoFsjzk/l8uV3DDC2vF24X3XXD6IXSyMOVzPY5PU+JI1jSYOL6V9elg0
YoE7J8695oKzD0RHpmMmNJr6bATwAnKG+05ZxUep7B/bjlyvRWTiLGV4PU+Cw66WEhLSQN65gwd9
rMIHNsiGMz2pkTlkpux3QQRvSUeFO5UTaOWAjoo58uKH8WMqgAyeZGamytEAdNir+aHcRnmi1nD+
aXgevYOZbm7RN51oW06nY1I2TNuDkE+1avVNgirrw7/y6q+XIargF1rPSnkNaABXhHDvVDsi69fn
oqAW6obsWhwtv72t2l6dJudyJdRZVRhhNkMfedQ9KzEq5bInuXivu2sp+hx+5NHVdVCzGH4a7Y8p
79u7qykGiz3AsrkK/XvvbEHCQZhMCbep0UO0A36yHZxKCoTH9LXfMqeN/+6HvEc8kDwCeNSCNpMz
pLVi48N3JPoHrvovCPuTKju9MlkcdTYMDqi7fcGqbyAym6vkyJPOjKCgTr73dKHnvWJUMyssaL8P
q/i+cHGuwS1dCSqUtaHYMZXOhjkbnv/4FgPmh8ppXywPR7UzZ8IG01z/0zdZjf5wVqTQNT+0ukNa
W64YK9GQK2y4w2Jo8MuWG1lBuAc4BucqCrF1+E+zeJ6rRXauiltd1IF5jo/DaTB0xhwkWTS6dM79
GPJKtGR6yN4W1ZE4/U8rUqGbzv0lGqqP4ZRkuSG9nTR0IEksxqV9L13YO2voaZwCajMWl3YDitew
FpBa72Q6uhp2gE4h6mD/jlLtCuUteWVvpKZhruDcnlnU5M4CfWSAF0EP5McyZJCLLCquOmS+mPgh
4q8npsLR87QSWLLRpbqNzE+zlrVz7vHPBTf8RNpXPRMDQ93Lu1zYcaI1Ioxk4BQ+tF9eFtHfhOAX
BzDo5kmBgaCFu+o4KTpkP3ba+PuQm0P2nIudsmhrwRDMlL7Vl7RWe2UtsJ3qBZwe8x+539vlvjbm
m/hU/JAIGxVwIo3vI9aeX3mAI3qvldeT0v3gz1iKZNZcLhOE+cp2/sWoDcZJBccET2aepv+8gyLG
iV7gonPJAZ32O4h5O9SSttwcadZDpyVvIJcPH7sv4uvpaaLp77a2w7yTPZKwjCiqkaGg/PVG9bFT
USkeV5P2Bjp2G17snpSyzcgWZD5i+crR7CAwQuyMgivFOVgOx9nvpGMY26HmLST8BD63kDHX9ptY
s7uFa/VO97DcUjFKLCBvkj/NUtbHjVqvy7VbQ2eOCWEjKy7zJleavroYpHmqvv5XYYYkIZAneDRh
55GBLvjKKROjJFvKt9ArEymXLSd0LbvHBkatOeH0uB3cgoqNray6C7s9idUMmS40xYmgCvhRSf4P
jmZw4V8GkRlcO8FWKXDCkk887NbFSGqFzUMentbcWQyOpR4DvCu4nrZftt9D72nkxZ5lwEm5BSIh
iqqSXt2tk1V8nPgvQUSx+BjadkKG/KxmP+oNqauR2j+8zsbbr9GUlVLmbqg9Seo9KrMIiuPJUriF
r7i2A8wiHOmrv8apnfdFN7eaPjuqsA8NlHuRdNjLdH+gzQwNvd5kl2V3XIrQVBv5J4bnKCkwvgrG
c0yofQSrXtjStTBmH9xfhlmxolWlurHGnKXljcI1Nv2fO6+fqKzajLcQUvdaUghuHj59QVaV/2No
kKmGseE9qFFF3vdVEz9n4hpuNFnM7gbVmTDiMRBR5bQPcg6qEk24SfSFFtZdCrRjn8yYl1aZBGn8
HcNhJ8quPYw4wmkmaUslvOUYR76L3qb65DDc13tpPq20tCx/GQU0GyObsQ8cbNFzX+F9aESewrUl
6btMtTKrVPB1PLO2yFKqWPb2S6Ifuaghf5XgVfAelgql+zqZmxlTGRWlzd7IX6rDRzcQ6RkUY3SV
HIaBDnbp6+TUTKSMGF81C8haE5syovg3ZhsHViUjsseglxcUxQFo0c5itTthzdVaZbr76f0/K01S
n32pFjm8H81yUVxmSGYDE9nGzptmzNT6BIGSHRuE2yCaMsQe1Mky1IUtOAZEF1Smhq5iiN21Nu+8
53Jdit6DGd5i+c3tg+Y3aLXSNMpIUsDrD5a75awCfMEkGPUQlvn6X2FMkIY+c/RFkbqP2jSoHEgl
DSKSK+I8/izGaTZ1WmFodRjeiiu/gmSL3h+b6Wpi2w05gpESJP3Cvn+YXexsScnFv54+k9jc3bLK
WzwmT7zqO0TeeDvg6Cx2uoSt9dk2M7X7whrpP9/CiLfUtYX70CtoErtAswPxVFLW7r2oZyCLas1I
8IZXC3leBna4gRNM/izr7Aw3E9n6TJZXVd4PuwOYOrxPucEEijIzTacg5VIu5lMluftMQCKQhwJJ
QY0a/E00MuZ2i9ssshJ2R7BCmIvRwi+15QMBh7SXBo0CqP2XsEtK0pvlalWzSZA5HD+CaazzfQ9f
GDhuBEQBUgSeyvFh3ZaNW2ekXbBgJ/dFVENrOJ4WdrC2BxVha/t+BDGhfyMdtBcEL8MytWlUzDBD
9vXyJdmairn2soeQ8ps/DFk5grtMDavTHnsmpHjH7kReYwC1Lgo+8DJ1UB3nvCczggWX2maKBFsj
Sk3amjFUizqdMqSbJvpzklrn2zkqfBRjJzDhuYkw0Wn7PQNv8zD1ECtygpd4EMSO4cDZFu8npF1h
rh3+5XuPNklCeN0uZ2rktUauNYiulRJXBZ0mSqiEDAHcHYfusIFbNIqe5L5Znv5H81ZKO/C7CV2K
G3xswhq8va91ECBJkH070p1c3irnpOG3n5oAeN/oa4NSrtS/fI1lMc4pluhtwyZ20eZpxFrEHtje
QjsZHFV+Am6WxZQxN33nI6lq0XKyn5P4/kVmyfMLryV3N4L/VsFY13+Luw3G+rYva2z45Xtpv2pz
rjk+dlTxutwAgNTmqh/X0Bw0HYTCi37q91SrTFQx3Avk5k9uacRy1VOGGGDLRXTehEUL8dy/oXSJ
tf5cs8MX5+eEZnPzqW9PaS0KQXuEAOhomwI/KrPRu1BRlBDYHPnqe5fBD6kuisLl9vtIEzmhQQux
zxOgt6oQYeIZVTneCONK3ZA5eKWtjJq+3q2PDYlJCr03eUwa9arVpfHj7JPI/foWiPAuFun0D3xU
yQm1NwyQ49lfXb4Sk/BjUTNCk7ikFXOEztJ5DNPW9pFukKAj+3CmnXxDY28r4J/vWSKX+CYhUPv/
uJki9IcAr8fdKWQkmESgR63XSgEaq/UpHwoddCK/8Gkkv57rpvuX2cJfg5TzDSLKypPhMl622TAO
D9rkyIyImi32qOf6/Aku7TbezgWrsWv/y2CvE4tR9Gb2u713HyoCg/kVpaDpwl7KOvZhRoYFLBzU
zuhjurBpQ6fm9E71AJCfsq38jg2OM/fJIzR27T5IDFLRUMTmVew5Z2uBwapP7Cqjgh+ulMTKANYV
KREF4HjjwkU5d67hGyYz9YLllE9bVNrF5VHaX6ZCJlHGOuLuzaD62TtL0NrKSMuvUdpu4tunasR3
Y/l0qSFke7TxB2R1KMEvYTemBRvhwiMvJPB1jL2cwCFxqtNv8/lTboZNz9NI1cKaYzyANdJTHMoG
rpjhdaFoaHvUAuG9CcE/7Kpgee5dlXiCKMwmhm7/UhmYWnwjVjC3hUqQyp7mfP56DlIjhOEjZRZJ
l732FkT2qN5zx1rjCs75WW9DsP4ol8UX4mFcAxphkVjtTl3YTieGBbg/uoF0AYT4CSPG7m+wziDh
ZdeKJNPXXmk3MGWtFFb1I2FDrbCYP9mr487xp3dbn46Byn0wScLQ7sZVTTV2ZU/k+q4JoLH8w4HK
04OD+BfGNXu75oNjEQ5HlFg1g6DgThD0C1RXuc+mnqylUqDfG7ibuCygTdq7lePymth/uqnW7SCO
VGN5SGcaRziWUVGu2dsePQ220+dP0/ni2mdju2N1qTrkZzKEtci8et0Iix/2xM8vlBeJAmF8h/4J
aAtnhNkSWxdCcL8UnWNR2ftDHyIXl62kiLuXvlJkWhHnTZ068g4SYJacJK42zSLJ4ar5O+xk5i24
Sx6JIaBSgsY4dVRwX2wsI/FtSzYhWIoGJ0dIqcs9gs6VE8KM6JED2bCLwa5O5QmJ+QFVZatDIwBi
ARLhc5Ee4JKilQ8g8pVp2AnxPs91574pMrhFNUFzUHdhU3aYeDOCWraymwQoizpl1F7TmPOUICzC
6+lv6tu5XF0d0K38WZlgxUjZWuvBehO7rXl68ux5y66hVY20ecMg6GBUO9KOYMktbZzbqY9tt4LH
LTMlu1elOPBCBZ6pMBbDIdY3Yh+IhUb1jrcf05j6iuAi9UPmItcAVKk/Uj81jaPEl2F8m6hOWabU
gDkcvXHtJZR5C0lChrM0Np1skioXe5ap3UvnnbSu7ZI+AgJ1Q+AKXBoTEWXO5/o/XaZyIenN7Hz0
v451pWXNqNF8aJSc48nPbsHkY2nhLt6eKgvHB/RAujV6u56/BBEx8bQfYucQW9Ugk2cqWgalSy80
mpMaLfn4JKJ8fWGfQ49ddQNfhY0Jwv3Kn68G0EzLv17Dxkce2vQEn7bz7wQQ2Wed0TxPyb3cTy8b
xzQhEzIccfKwsVXHc6V7rR0Cl0Coy7Lm/V4R7C8VIKJ9cujLB67WFx6mKmkTfwFzuKe54exeAigd
ABUhH0JGumSZb4ufUdgaM09gMlsj2ht+j2uso8qFA9oIlI4qeAWWfdMOF2BxyN/ZIFouG3r2VxMb
CrHyM19Qjt86aBZzTzmbJnTIA72gULo84v4vta4/SmYdThYnXtX6RtszNmI53HOAwh7Ylzw/GOm9
YWNjY56NFmDqE2O7vVCzTgGKTRElSPt3+sTrD5Ga2CLbn0AVacI6Et+QkOaobIbWK9u62A/ZVdMG
auZM1GwGhwEF6w+L5MlcUeSzCKlyGD3ClJyemIh767Oxkd0hGBqbnQlfeUMhnHtB1Z1o0mYyQmXy
7EBZIufGoDo3g/ME22vGCEPN8Fe3tR0/tRxKXwU/pyGp4/8IGkErRxhi8x59ZE7OHdrGL15Zuh79
DPqLdQS82Pe7n1oczY42HoLzT/bHR6u3mrlOgrElDPT/g0kx2P6VKqcRQod1Yl9zkE1gS/pG3TTO
2+OH/BbrCKATlWd6K0AzdC5LCGDRmJZh0m0Jz5mcfTvyMueIn1ZqniUfpzdtiVzmYRlC4WwX3D6J
4VGX9Z2AVKWkl2hXH7Nz0OPVg0OcxLJxOyH9GZV0K/L2hdb2/LPIOQ8oXpaiuX9stDi4m9g5nWPc
FXb2y5zeTa0cB94Q5k5DQVw/GNrH8NI53EV2ZIBMH5R1GYEI2CVwIJS7MGhFFdNBSeOTOetTS5k4
a9ZdCWJFSUU6HpYDVLW1b2tu0LatUlfBXdY/KrXWUT8rWwHdPaLCVBDsDmuZ2TsFHBuym0SePaF8
7fioPbU4kayqeDGwgjNyLGwGJ4srhxW6yQhEnuUT7vAANfubMFRbkcAIOcyUNAgfmEAQjPqXHUW4
MyikoH/bWZGaewzFcqg/5/ePq8h/0h/zdNOcG7KNegWA/ZC8kyhYpJcB9qyXTcm0EQWCJL0iIjvX
bbP4RFfKi10xqDsuqJkgqELpaRFscfmENAWoFmjDQjYBr519K1L3CVYRPkR3pMZ/qAq1yYIE1lm3
EUhVfCdIH67nGwslQPYRu9sALYHaERi9awMy5tdAin5fmKjujA/R1U8n3ThPwIEZw365ixEOKkIX
I+bI94TP9MT5PcfVVPPVsI1PlA9vWzfqFlKVlscNvdjRkwPFarAO0vJSA6ENkGSZeZE99LQZHTqI
GUsuwNDHYnUmQrwDJc6XHlcd1gfALuz/UJCvP7qFvyTIY2OkNTr4BuFYXxd6kh5+JpoGzY34F8Mo
XpFcvRMD+QrkC1qMjiebdwQkIRxkAa9u3wjuqbsipy170PPHUvBOLQN/tk76Chte1uOiObM7Fem9
kC2GQfuA80rwDHKhhnv9AoIYiJrOnUW+qbEsvwmclNz84JjTykqOpjcJ0c7QWXi6vF8WOYNpy2zQ
rYMYSX2w9XJQclOhRFSAWfZFLpPILd+qGeZvCu2PCTsOUweSVhenDJqJCqO8IBFJ7lHR1PaztBim
Q8ZxQ9yiS7GKLa1zDZy6iZnIQseTobM+hrJVo+iKjcFn7Oyl4GB0/CVPePtKaDMgqN1h0CfMBw6X
RdVmmxd8tT4Iip3awDDtK7+QQNRbDTRQgJHAf+L2k9BV1QLoUIIsCbSSEPaXmpDCw16+hKnV8Eox
4WqNBJR0WjpXiKjTTR6IehBwwlrrLXogoEJOuqjjNQmPqRSAiHwSV6LLEKppdHAVQvTJZJhv6VjQ
6PEehYTp1hEm7JKfJaglZhE1oDVE8jSXNTqwttLY2FXUe7eFIZTfSvCa5QeAcgaIRRHQo4j7vCbv
YA78Xv5R4lylPgynwatbgtsgSffNB9Nsk8beHN0Ec08LQf3xs7f3o8LGRMUxOyjcomHdmshUoGqy
X/1mw34H8kpkWsypwLlALkz098mhdQma2DtN3zCRqeHlO8f1mjTl5EW02MLhtwstOerLaj0rRcz+
Sq0CRGTtCv0Y4MJmX8c6TxzNskLLnBLT9GW8gHJMLwivJsqjwhexFK07KJc8hh/YqOK/P/eGTp4F
QV4/mUIgBSqixBHXdPpCGHKXfEQ3OyWUsGEKH6oowaTM9izOjM1II6iTUBYqKIx+vJ61PWqQayHb
C+ryGu0nHcaMiLsCYNFpcDUm0jq2V8xRsKe1e6JmyEI3xWoMa4NPwq7+U7t5N8rruYgQfqSpXhdX
hjN1s6tWFq1A2Ez2v8DgSUjH2ScmISEvO2YVj+GtC+MUq7xoegRnKV87CBYi8XLSrKoGnjjWRukB
FCDd+jMQ4OqYT/3mDnRCdBPFVfN3aM7xZ4gAYtVEojrkpTzS5q5hZBvtBnD1xaKotJ1fx4moDULY
lenSyner//Sy/jQeH/Pm3Tytgr+vQlfLpJOG/pRXLcZQHc9zQA4ZSAVLyN5AjqI7jO0wSYKgVbCP
4xtMYc8IBRAU/LdM6iKj/K3g0GJgCTO3Ne9lLTmKmQcJBk+3rD+qxhNZIcBU20gjktJhBuvgBdGk
6Nlsale3DhLtB4cPqjVwjU3NeExeJOlrEKhS1ReWoxBdw9lEkhaUfZJ+ZxAGmeJn9yHoUg5xnhw5
MHA8FTo7+LgXyf5eItAEEguUibuTimVLd5SbmvtzYDkEpsvJi1097n/okOlCEAv7yrcgAPpysDZJ
Dkh76kpFbxOxJ4CL5376Av91l3wq13Ly6SjwHzIAh5HdGRXqHpa+bGSolTBwgjK2YtISrI7uN+FP
3GK9Z0sTbVU5IklWBVHMBtLpLBux+h0I0n9l0q1IZY49feR8JiLdau4h8ERfY57GreTI3+EbOro9
k1Njh+ix6f5kGgrqzb42vnEMVUxz593fs67q4LTFHvMpnPXvTMFTe41ZLL0EDbxUTZjNyOrGXtvI
Inx0aGSaVsrv7138VAKxB0RAyqviBbmns+4WYJR3cn7rGwjgF0ksxxEXL2HnhJxkD5QgGT5D4Ogh
fK6sLqh1iD/Kd1j9/QyiA15cAfyLxKSpd7g+O8Fv7l0JJSEB23pP+NZp6oEelhlf0kGbcPNrFEO5
X9dkjlzd0MBsT28R5NRFqBzQxsm56iUL7ZFsjVCXBwG3z1CTkgigUXaFOoFBh3xxmInf2f4bhyNX
afULgB5ShvseCwHxkEHvYREGBsz4WtH5LsyTFuYiJEhf66RXEA3sU01us+MiF0bxHAuiKL0V25iT
yopxI+XHxGs2J06J4wkatHEmcB198rtfUgirMoxZTE1DqTpv5Va2CIaRGQb5XVMaBdB1mPoHz67O
TG2zZk5liAIkhfq2aPNMz7mMd5f1yN2DQXudDjPQQgreXituBpEnfTn9uVCEAehVpNZXDZ0lxrvi
N3q+LQHBIc52VvG5CmooQTRRVEq6a1Td/lcGyM243hC/B4IQk4K4m4CuSoUvidS8m5fbDD0bcH4z
0bG3htoo6Aue/CsdZPbFZ1xT82O+W9XMbIfXZVgHlRf8LObRQsLYZtccfzw24od7veGyJov0xNoU
iQbtvHo779IMKhuB//MiDZ4/Mh+iu7CNTUVyVzI2g5b1uKR6WqdCauD7Qwt+E1fkvH6QSc4BICBt
lAJkt2dU2jzVysESWS9iPPurxJnTM+KEAZ+n4H2Ad/jc37aq5zoP9snIp6Z3T+0FIvVNMalXj5fP
bRUrsv/gyfl2OO0mhG8YexfckW1/17jgh1dqI0TbedzQCKLaY08kMxDGVrpigznmQuaZ8PKdBhjh
s5YiVt6WOi/VoPte5tXQVGSSq4WsiZXGpstcxJGQNypLFXOPbIbHgupRdVKTLZRTOUEV5HpMi/nY
9FHHgC9OPZk3c9Og7moiHz87MoMimnZ7NJyD3gTLK/yxewmTI+cVH6nHLvu/g5gCX/RvXgXE0EPv
s8nd03e652JD2iaBtBRi567S+dZWtUI0boJ7VDGPfertCndxPmUe2cAONH2MiE9CBXF2oSITJhxc
IRINhC9SB/ZMw2sqleMFZGxOVVjR8QqppWal8zWHv+WSp6PTqck/4169XpX/bk9HP1ZPVRX6qpUs
jrNzLALHYD8kjkmP5q8TLFsPAbPhWyJKb9cDsHDoX7+lQEkVBuCXEGhn7wuvWxAh3qZ15NUKtB6r
CWJTylAX8Vq2o8q79Pot+U2xzrcJFuy46nl4Q754CYgJTkDBcDsxEmhkaePZShRv5oBu6XCxrm0N
LGsUXorsLNcXNG6N8s9vca5VEvpQetdzV/wpt5t9Qv9++lxgMl9rnR2RgC3VEuIFPufMfFiC9uai
dWwHMHRGn2HiTzG6qba+GPGC7iZzt4wO6cW89sW5F0QIi6WKobDOfC6VuGs5ceB+Ci/1hMcS3E3+
h0OxP9C4eJOyvdmv0tzN6Vl8ch5cDAKy/ouaZ71OnL6FUjb+Xe52ir0bi/bVHApPY4LsGJqIxP1x
5JRWEtUB7Bu1Wztnpv+sVxYGcJU4ipObyg3bKzIE3T4ql6/g/Bc3eZPs2Wj9hSskG6lWn7aNvdq4
vRNQrutYeh0oKAfJcivEkGEvA7uJOxmVZWo7PONIgpNr9q3qGN7ogtpcOAVXGqTmLECXVPu/MQI4
1lVBaV/BiF9yJzDcjUssIlbYnTHu1JlpaV/AQzXNZ+MV7WKu/CWld4kya28MhecyCHqIS4AwaPrZ
aPvUv4z3IguLvQiB3xSszsGFGLmLP4swbMZSh9H0lrYN3fSEAp7kJdw9bT0NY16POSkjpKumdyX2
zjbAFKyJwwpR32QU4TjQ4ilRsRTpbwq/bV260GkSzMiOY9Zsun2+22oNMjIUqHzPEmBoHjDZz3WZ
ycdKNL17UR8UMOj1bpxS0HxscQ6W7D0L+8rDEMOWmVJr5ICvwLCD0SHj4HpCx5MJsnstg+tOshDz
AqvHIoMn7it8/uEUX1YOnJJXSpKf1wF1cY3eq1mk3AdVQ+6O5w3+B2UA7ic+nGZNOWwGYpfFeyIk
5tFuuivF1jlo7V7Gq+JKjPVhqJOzOstgS7SN8b4/EFug2ia9+5Feg/MqAYlVxAGrnqg/gQZUP+0f
HFhZiDlk5RUxvA1pkZLNMs/uwcdoabbrt8OHHv7hpMwn/CMxBulWciNFvv7dlhqZiQP0DY2Sr7+P
NfhvDlIyqKKBWKScPX343EK1SHXKIQUS3ifmcfmzP+1s72heo6W5WQwZugsaEwIahzYy+BxX4ZAz
ciKRfHH0fDGMkemxC5XJjQcswa7fM+XzPhesmwvb+27+6bNj7iMjxIL5r0LBbf2eWK7K/y+X9oR8
sGLWcb/1aOSTgcBiYB8WbTXb88mEtW8EKJNLshpbWPZR4ZAEcwgcNZZnCYAIwJx9kCgFRDHYk4kk
fEjXQ2TtJ1vjQVxpfJzPde7p+CpAy/Xi9o+dQfXLwpxPrTwyl0mnQI/Sy87KDR3YHKD2Yl3GVLwu
12pgiwIZbYR/+o//Mq0Cd6ScOwtflh2IMcw/Nhv2d9KWWck/s9eZxn6a1ErgzqE3RrzN1aXPUnmj
aDJfVB1MbRlyLVG2kdJj6eIf5f3cjDea0O4nKcBVtsC7mNZX5DAs01Lw3S9NTsu8bdcfDeTwYjhF
WolkShyz2/my8gt/2km5n6nHPe3h570yWGZfCafd9iPaMWuTbs/IFwYCyKv+KV2Rh8XMxkW6ax8R
FvGtbCCqtzNTRVHGScbKD8+FBxDoZT/6TMQTROPvkbTlVNDoGo4KMA8WAfB5Lw8aKfyXKcEdeJWf
79iS+6RqNfzg8Q+IkT5I84uktLO+u+cAclx0R0jn7EwXrYMIE/oqG9VS8If4+2Leib4s0m3sGD1R
riax0qsdQk4xP5+nRB36swGOtnj6bcz58RBUNVMHVRE7qNIuMfvd086X80xF5GxtoRyd4N/oLh6u
1E8KEj4y7CAMRscz8VRMtAU3B86XiY2zN53PZGPbMCQCTLfF4aqUwBx1B+dkvt9KUruSsaS5fhxl
766C3JtQ94U8zlDq2xLLskOYpWqNseFfu703ODl3e+gYmzjysXFoiSxG//Liz+5DHkTZceHxMywN
DmHL4viaTPn78xwxw3J0J46ZpO7A+PQNt3ZfMJJUg3P9MdFGQz/f0jok0Q7yi6czCLrsbBvixBVl
9zsnYtEf6+acEre4r/9Mvt/ecf90IRVrCXkqtu8qflDNT9ryRkE9vEhY/rT1zREj7+s3RZuycgNu
0wpU5jYwRMyhHju9sQ6pYBd86rjbVK05tlMAjpqo4oDuxiYGVo0b1dxtOXFJpFIA4JYXGvs7ejC0
15oWYVTK6vAKkkQq+Wn8va6m7DPMcbac+SYFLxMmS65YMfbioGJFHBubZazZfmAZ1BNq28XnuW11
twthxMyzX3RBdH2utIauKHBXmV2g65HBQy6lN+aPbc0n0IXZUo4DpRxnM5nh3woaquGp1H7jEzlU
6W/0L0VN5tIN1PhBtaQpEL/88bGltfr5YSQhEs9k5xJZf0q+KpKqsIYY8myaXNhV/XHBms/jLC6r
QeEPj6e4/CU/0Vmx9PRi1cm+VoJTRdNv+DHd5IuF+T7j8WBbhBYHKOr0j9H0it0bE06GPs35YHhL
hSjbmfWXOEv1HgE/gMYj9AZC/YKibuYgWUUStY141YkBmEuiUsgeNeBCcywBb4NpsQoA7oT3HbpN
RPXPOhaesrZV6vcRUXw4Z2TFRpOkyoPmc6jYf8lh1+2O53wpyTTWDVPB8FUj3g1ITXbCdp6a8RcJ
wU4URRyCEl4oE5LxFos8e7bD9KExY6fd5sJNJrVbE9A7CDObWiN0eyUoRuGevSuWMYiv4YzozLV/
5mUNOi+rtAsTDlAWmZBxONnZ0bR7b1/UeFR75CwCqjzy1EMkvs6JjL8QkFq0cNznncYIgk75pH4G
fIn4yXLirFcKFHnunrStVodcy7WxY/SQ4LFP34Vtq2L4yiJ0/gC6eGiQNR3zX8NSCYJZ59BS818S
ojyEqwG94K2tUL0AAFp1eY4VMBd/ogklf2YTv3Q9vBhyepSrfTPa8acz0PQOLTpc4btiF1NN8won
W9BUT9DGfO1j1/jBRDIAYVngdJ7Xm77KOvX0uGieyN20j/B+4BfNpY1lNNvPH3oAZ04dfgx5uVia
J0qA8xDsZWnBjssEPRD9OyFAr0VtXg3UbA9HdtvN87sLcRCwDGlSeQGB7IpSHEEQKmR91RmkXmfp
p2UWka/0j31lcE7zj91w1Zx+/lAMDt/mD53CAY3N8xVgq/q4F2W3ErVPhUJSJrStTSJpW8koBkQh
dwk4DTB9Nzq7Nu9RSXYLiM/k+X8qzQdHcWunbrZXfqRrasmbdIVnetRHuI5KtGSkIJyjdoxSIxb7
m+HKLrxXi73fSEsghpllzm8YWv2rcaUQIWmrNkFJZwdNcjEKjkgy9id0UB8G1CLJeOdPe8xyAFcU
QYuUyepsKPHTnD23SsPAS39vDf2rmdddv9bqQfQvLGX6jWtqg2czm3kr3/ewQJvTrVnLq0snuNzp
A/BRfDgKJxv13/uLYL4oZ7JLeuMmRoivbh0zTvP1+GWM54y7bWpPn+gTpkFJzPt3CNsxzx8IBpGP
8iwiLLNE1r+JDB5vZmQu3M4lzIBlHJ1LX4icfe2XEau+y/GnToKooFXlreFhLFEsBP+JgZg8eJct
KnUw/mCF1lU0a2hzlW1NYTPRPstNm7jPRqqcxPWo9uuCvDd7SKIKuMKnXR3dEaeyOmMzIFwr60VP
bACRNZHUT+7EqN0LOJmAGPAYfx5qN2wUxjDs/M5Dfo7t+ggkDQO/8WznoSYEITg4EVlL+l0r/86O
G36v+z8JVe8qjDwHdU9R5yWHg9yLsys5aW1lzIibk5zfJj+vaXVbuippipaofmCK61KfO09TP73V
x5+5Y4EFoRUL9PYVjaFFh+UH0Jn7EDk2vHjhJJUgttq1FvurMETZiyErw8cgKKbON1Nc9FRkifT/
5ru8QJf9a0bZ4hH6G5Xh9eYU086vv/JipqUD1H0UZDlgb1W3weNbZjrajbkSes/RbDao7RZ0fp39
WSi6vUQseu9QiChfPn+Odwl26qP2SalnLs8/m4yRMCDsCzFfwkUyiKcJSMtE1sLO8wJQO41XjW2T
xC/rfYzwq+eYMvqDb68JAfeOkgiIfo1XhJ15Lr6BmIBtCInr8Df2Q2nDk6A+U5Zje15eXlHPC9vc
4Ui/hk0n6YuNRYIZTnJGQPIRjfsNoM8iyDFmQI3w8u4RokTiMxHEYjyL++K1UxrYwhPWxtwfiIZP
8qlSRc1ULxjdbS1te1bSxL8xG69we+SXP6Gm6YoZ7JjTkmqzR2FIJg7d6bbHsWyAz13u3ZV9iPVL
PaARCPG+0Z29AEnUyHgJMMIJ6cYhMjDQg76Y/fsplidkK3aAES16qRFwpwGIWljkph9bzHsGWglS
PDJ2qNGufyMQkUAyHmzS01QILR3ak9IccIf3Ywpsf+7x945dwfylGquBGYuMzGoq1HE6vrWEK8yL
OKQW5XJbA3utS3LAHOjvcgUwrUMdOrfbYBUqko5eGz/T7VeMarRGLvH/F7t+qg0CKM96QgRVauzZ
s2dV3RowzAxXhyq6QqZoCr58nK8cD3NXf2TIVFyGt0q6YMOJS3sNIslwsN+h28qDOnADVMBcHrbK
vdBkJ4WEYRdcDr+XhCHd885XaIacSw2091CxPWrGuwfVvgsAuO/CnV1pu9Zdjpf77vt6cYTjvFQy
CrijLfqwPk8GMT94k8LkqIhM0wWxSCDusuBr4XibXkeUkVLNog++ievepkr1Kr7+U3fNhGg7DXWf
s//S2i7BqHdFbaqp48HV/yueTUJMVMVXtIAC1Z9ouJKeaeterGGzZGxX9aC8XQ7PMbaaRcIWsI/9
wHgBOBsbvIBeg46hAUYPpss7Tx5MASETtOqa17M9qmAudRU9P7m9mReWMHSwlVy6oqBwcbicTVEP
7y+bE90GypQIqgXRMegayPnJIC3zZ650CEZOx4/4amcPO/3usxpuI8Rwh6ZqrhQEm8BrOd6Ymrc+
3IpqpfV9ZKOKlphW2viqhwOrcYPUWc6CebY9GvBRt8cw3vRondOjxP7zC1nvT/YSmN7hYOvudVW6
ro2zsMRQ//oi+UWMuxeRdyamLnJl0TRZALlTTojMviueNTtjBS3FnUNkm9wc4GiCHz/jSIaN/yZf
UiIDnEP3a8BS0kiwoLF1eWf5Bh3aS5XiVTSgLbWfPt+QpZdZSVh/KhQZjwdcbdVeWRMPUhNR+ADl
76MUxplZeDFDRTuFFt0KuvgrcPTkgEZxtor41lhXXk5fEnvkVAF76pYkak0Zo3+umC50rSGYxeQS
8k9536czjLKJpwkM9bc2EXgg5WhhW03zyf18pTLSTBLzSayjTgXLEx2SOBGUjORnyAkz1wLqeQ+W
JwaomuMxCXoNbmWTkylF4R2OyDgVzjwu3u9b3pqrki+h+ryugpO1BeHfXelrSKWph+CJNgOueTB+
y3Ztn7UeITiK7Wei3BGjlsBaRIC7Z08g8P64HZBc1V01LM2tREilOWPHkMX1kIV9OHGyPOCK1uec
URo18hOFzMm2ni0fajSjyCHN5AvySuFzgP6B1SSkLZTCE7b3Mg7ViMxyZOz+QDIyoJVx++IhKCLT
vU8CShdxzjs0YFYCwUUMYLTN2cpWo7QKdoU70D1KcbdDCsghScsyxxhfgWqXILYjhMDGAkddpqLY
HEDNYonT/vRMPc+KT+FiyHWkBqfuSCNfSvgAa4HHeFHKNXqwdM3OO53bHl/C8ZxN/SI8Ol04i1vl
FvHk7AM2kWHGfeYgrDchn3ZUmr2Ylw8pLQYm3PUMJemW4CBIfBhuZtKaL1xhfWFdHMDzWbip395b
4lzfveE1pP2ZCr0lG8Ot3vWAC8DXp3NPrY0LpA4Nar5cpxZyFrDJ0S4MEqOrTBBfsmzxze+FAb8y
yyamHgnUfcwlycmJJTiPofoBPhutOgoTmqNKW2/Ei99CeHGiKZeZwqTLoiQ1/LyjC5Bx9K6jHPVj
Prl7J4jIn2HamuOlwdzfX6lfYVkRiIOCHylHzd0ckBespqyZ1RDTsnsgYl3Hv2q8LGhyUwEqzHbe
Xvx2oafznexUSIMiPI5zzJ6Z9mk4gOZjxLKG74ib3AwXjAWsKqGCROl8zchKdjamV4H8xml/fGgf
yDGQkWZ05a9dAI2OvlAzC98+rj7WntHVIZcSwAlwDXLeIAdcVYXSCYzF8lgJpgvX2w9j7pHmA7wH
LLJHiJIP+sZzmGCQERYdxfv/COJlmo0sq6KRw4NDquvG9IE+Tckbfbhj5t83MwRqg9AiMdDKUO7R
w3QJHfFBzfsqNaqVYrRywQmPy0lQ8bWEZ13NwvEMjXmzhagMNLAPup7v8khAYdBTAp3lV/T5uZzM
OPyO3X7Q2WQnJG8jBdiN8VI/hXf03afqRVtgDLnxBCU8onu2AFZR+4IStk1RdSXX0R6Lo1ESqOJY
X6M2Pq/Y01KTjldVsQovW7qjB/F45rc70NsdMPH6WnUmgtl1qQKRs8IoUmq6X1BqjPepxmxfp4aQ
R2jpVJ10yTu2Bz2vGjyYMN3vvi1fbdPems4tp0EgT01uBOGvKAyfDVRXm7WfujdgFAMhwQhKUiG9
MEZ7+HdVMuwY4s0irX//DU7z1wU1BhP7M2nWWTPhhJuLfr/XQc8JxMHLeivasR9saE5RmvZp2VUe
OG74L2ObR+kytpBRgW66J8bK+OlRUdiX49nnK1xuXHNjVWsmsu6hpqP+tyTwxxr5wIPo5FaDYFQb
NfShAgVfumIXBF5425YguPV0CBPLpxRD6JvWtLg0/hczf7X9qHUlavjtMI3g6qP8JKVFrQzOOQIc
3IMM4S2rUXb+W/+BevE9BKyIZ9zuQcTjhkXIBTlfcOITOIxAUXx+BKqwgGJCVHZ1r8exSaU09P28
RpFvNU1Qr48HyhLZML8Nz4xF/Oa1con1CtLJuOyMe9IWIzoHnyIt/UXdNNAXWB7ffk69j0GFMYv5
p7115VLduCLqK+TCLCvyG3HJ7y9nfjbEb5LJS0hIA56g/dSG60gHpN8DosWuMP+qNCLfA1Cqw0gc
ShZrHAkmD8EMw/e3BJm969oy1WetwZb/oXraF/Ag5zZubZrRKhWlGGfv/qVDEAAJeDXC2Ko1tl77
6LoRKqO3ILc8Vj5cKZmyiEhQcaRZmlG7JEDRfttLJZgkyj8iCHBoB6Q9Xz8ZRUvfVNNLKR7eKQtd
PaCgPUT+EAX0DtHDaiKC0+8dycDXmnClSNGjrdf2hhL6T0G3XStbvL/9TqWG31n54Fqplc3/F0zE
CXa6kZtZ5UOfO6E1/9n7HJRTSihTY63HVXppbxJgeGvvYcAYqKZ5TeCdnzs1Nqto92yJqmFuypLO
nT45YQ6OCzATrdvw6MrbE7DvQCRSxNb4ECya0LDoHMVdi6QZkVIyMZqcnbFVB27nTI6+z1sGGSv9
ItHNNR2FS08bU+QIBEVuPdBMU+WHlhPSKDdkcBSAqYlznLVWJYoGr7EUXIsAF2pAd8x7EErqZRB7
6jTOFwtMzwtR0qKEKsZfrRzCl3FfEbeqj1V0jHYE8h5tq/Uh3ERPUpmXAMQ4lppfiDB1RflNiagU
4j3WK0HUJlvNPAGNDgVa2lEUZ4PAHm7LB0uft7FTtbvV+6Q7zqoGTT6v6qoz6ZGK91nE9Z2BNkdc
JAnZPKMTSQgxV7rg0zMSyEK5wiLw42W+koTr2cXJA0OQmZoIiQiuuAlp4yzEJJvlLEpw0h4biPtf
BC3tChQG+qVqe3pfGdRCrZD6+6PmyBA3PXOLm1qqXUEnWlH7k+sPEjRv26Kpb6Wvi7tDNt2+dZhj
yslG36dM6z1kd849JOssNd9P+y7RSqjMRuNMuAB6IeU7GDuFc9uwth8KxfRoDDmODLy636TCo5Pq
INqvuCKJ6r+RqiUYhyG4QSKe+e3wHePwCnW/zEshpcM5AxA8xS/K/fH8lyRAPwIWtVaTtdlvw0/F
Z9Wjol/xE/PYIk7QYOmRcjGOLo9NuyAbSZ8FcDrv/GU1Xjb25eYgWJUBnXnn/7hVvgslqAc+Vo85
Hc+YJwxP+3bNuHfjYbM6LpJxWgvbD6ZlwmNn4VFwaMNj1UcNWJDC0HpbMZSAwYcnkTCxZeqOoWSW
SUIMyDyw/gqxFXIaX05+97X9NC3WdeOcVUlvjTqAWYjovLcyfj5bd3RSnC/eaJHXFs2U6wH8JUg8
s5Px2ZtC1G5SlJUOt4tf5HS5avRWQGNSz3PRDz4MRhlrzAye+ZJ3jAhMBm9Mg8laVss/QoaeUw0c
Ia4H8Vdevmfuwd0EebB8NroE2V3zKZ+I830LEhKvf0Sx/bRcZ8c0qf24jwzbO12T9WKAQRiseHIJ
izTdQo7+3JHMfq4708cSxrNMcAJjuG0WZsHP+fFtwGjQfO4pERsjBAjcMBXH+jNn3kGcqm0kRZL/
XHw5qMdF7zpqgNEkCfW1akGdVixW+XZhGBeneuMQYuM57TReSEZ0isOpI87/XK8oFw/awy8w7rH1
Z8Ae1cUTzRL6MWbcYO9bSNk8ZTs21kWUv5qvHRNhNNDD6mUkUO5L7KRQ4sZ2ohRGLel7LbibPTU8
brtDmLibNi4lW90WoAglxX6SFge22jAD0taOejAvDdlxO9/b6uPFgy4R7/U7LOkWej1NidCy+JOG
sTT0uVkCaacNKgTKWLjbAzbBGBnb2us8/lBRTVUgrD7qitcY24MhKQx9ZuLB2k4cagYYx6ilqBYn
dSE8C1uPLCr9lWuAYKr7Bhl9oC/ih+Q/+wNuhY+0erEbk6wDNulFoCGEELgji4njDYjhBKnrX1EL
kexVU5JgVC+7o4SMTlhhUkPd9DsyB3L+PAdlCF6DtC2/lL4RGWFy0EYRJRc64hXwmbFckLeOS7/l
zqyycE4z+H4sPGK99GLdt36ZFd5bsxSy3sCcXqqCzvi/bL/A7m5gXEf2Djm5QML0Tkcj8Jw14Rj8
7vzr6crhKuyufvNkSTeSNu/QeS5o55JOLaaWaz5hnAdYRitlYkwCT1FewXTSiiNJ80Pf100lFtCZ
aea0bipfFC/B87CQfLPWh9c8OFq+zmvVkq+fQN4rJq7tgkULfeVDGPI3/f1lne1QuDCY4dd/nIhv
Yj80oH9nHcbibGMSuFPUL5gdGKWN5li0czR8lJRMa6ZhRmW1ZPuOKOJ9Zjx0/7Zwi6p2X+RIqGLi
vncIfpyKEMtqNkU9UUc1f70BrHqsCACbPvNRKVtIdqWa4SGUHXHOYBVepQD7CAschwMhX/1hfUQM
k+0jhc1rnlH1/6OYVUpNF6HWH65hvuZaHA/wceE7Vl1OY/KQbODJBEiVE5vkNT8T/t/5tpeHgqd2
Pxdi711nyOiL2ZK9ruichq/1y4iiutWqjdR7xC2HC+ogSLkxuCJRJB9iZNZLYOYUZi5GORmiC1HS
eNobbIkVysDaH+3ySdspDMtGOm3A3S9fZQaB+u4LYe64PMNHB3rGq9txEuTdH8mM/JEFblQ9Q1cE
sv4mwFqJU20EUEJ7Oho7U2YPrejKQZFRFUMZgAkZmHSM9saxB06Px8nESU8+O0ku9IufasZ13eUX
a5eHPmep5fPxmuAxYqQyDezC6uqHo2Ojla3RyX2LgTLk58PqIERDZ2++dx1DzP4eRu62HM2FtPbR
ODQyjUtH7VieFQ2+NDzKybQkrLtAjPSsfHCBg6NaDc7ZwZb2A3EEExbymTZWK1ohVQcNmZeUp3xk
LEjch5jSfrjm0cgjAV3AbNHRK8yUXz4FJtjjXegTWzbcqdqJjEKg+jeJgsoTKPyjAZXg8tdw/DZ0
n/Uz3EneHQzCNzOJmp38OP3mvB4n9gMTMu9zh1BawgUHmlLbKpnijIPDAcBqqtZ0hw4cJ4+S9EP1
xF9SgLvsn6SunTL2YpddpW24RCOBimOJKLsR49W9i21dMygy5mN7CQU0bdm7NZY6VD5aQ/yLeB/d
QBDsxlWvAPGvJVTCV+DDo3vsMx4WU4WomMSGRg3yBykwM3Ib2eemnVj8DK2bXy4e1U4kG6lRHb2r
pyml1yJa6uvz98g+AnfzeNlQ4VBknBGUW1hQ5jCvZdhDZc31gurbVJbchjhNNZYFCOWtf9wIifEM
HXxGmFmJZfsoC0ZwnEl9UsVAX67eBJdvLyOtmHIom0SxBWEGB8p2CEo3i3xkG/F88kxv6qm345OV
4aMtYErKn8AzJDMsRZeX6ZFpfinn2i4VK9DksIebfreLxpfox0lsOjrIiV1YubYUG1ubg/ncqNp2
DPZLqjqL4Xhthi2J6jwehpI7cT7VrIbOzFpWygvKRO2O111WppYMFkwMDHSV7f7C/E0MBe9luaje
oIzcoZ77nVmUnARl/2CYDGF1bebVxEdLVLU3Hm73uswZyGOmGaSBBxdowagCNMlkG2qQplWEZUr3
91lYyJoFOf5UjqFWm7bK48Gmi6KBCYx7St7vuYpQG8551SDcKdUTuWNYMC2uT7ME7JxxsmAdfElD
+MG/wq5i7+NfYBO2sH0aUKWfRktOww9pr+3XIupYmKoKcMgvLCStWAuILC9wgVvqpdQGAviVY+eS
F2GC9WZlML2kikI7zqKrzMMgO7tJaiPJlGzicbNeQpb8J22tLrTkm00U8klyQuSHWZ4IdOQiSNua
GDdcMLU2AqwN1EpL3JY5oLXhYr3tlqPj8wGTLNduuAd8DMEj6iIaKKMhdw9NGWnELFrZHvBX9Zap
sQnLans5nt7OChW0LyMbnsrqy7JksYHm7z8pFhsWCPEmDq5AyazbZiEZuRcx/NQakEKvYNRkhk05
2xPcblGL1Nc8Zq1w7ziWKAwoYaa1xYjCEBvGlD+05ghFSbI15gWezJKfCCp5h/GNFiUzBtlnxlsY
Ry7Wf498fiXXTp/0C9oLaVEjWdeDfGHJ32RHjJTHGda902A8TIfct1Gl2R4p4vkXkCYA7h5PgBns
BTNCUs+dWoCB2YZwaAkmiAlGSXrv/rUg09eWT+xhxiNrzounAyGd3LjIGDtyqRfte/ZRv69oeht/
+Qg7BVP7/7v5YyTXuXR5QEt4EzZAHaJXqSn1mn8g2ngXEaofsV8nTSvcRybfhaoXx1Uudm2uOPyV
eYf8thRy5olK07RaSw2fTUXTvF9fdiRk8yUbaIEfVpPQiU/dYSgciuaWZIt4SJXhPzEVoTklndM4
Ii2cX2srb8zl2tOh2nopUKp6O4QEs4MfzEhwxRa2zPYymUllxMdP1dtgx7Vb0vTmlCqjnexLwH+W
wVrIml5N8lARdGyjnDZBAC4Z9AsQc/Mnpc/y3xENHy0a2WceYAppYI2tWQnvHXbBlG5Xagsc04QM
Mtq5z3iA3SI1L5N+M2lr8MbtuAv/Y/iT98AI3O+uqSd+xWbm/WvB4Tx/oVpUrt6WQjBgJ1xRhZ1n
kaV4iRhBSgr8Jt9aeqC+ACV+HXXyzik7uNSiM8qxh21rO5MNQFCmxe77PyGh8jWKAiRQcTZbsPqr
uQDYrgwqfOODWfq3RgYzTDk719xRIp6U6MQgC9AL9TLt1E9aan/D0Utzcv46AsOm7uORrKQImy5T
0eTyhLdIDE17tDQnzHfDBd05Yn7Vr3FZ2zYStrg6kSRzmHNpFkOIrZtrfYIf9bxSBxdlTkPGMu0y
gfkcbcgx6CI4MCldGiv1yR8xx+PQDxKcc3DbKVlnnhLEhvcrhMeLx3u83Zmiuw6tH6rk+0yoEhLx
c8bS68tn6EOMKp49bVT3WHBUb2/e4Z8TMwekF3x8etYd9TqTOFLdaHmQLLeJcX0Ugxa46tE12Suv
wNdcOlmqKnDzo4RUgIl+5jJ8+WH96x9mVcfT728a93Z0nXTxD4P/Ea/E6ZA28TVdhEj1LbToGXRg
R3S4nZV5yefP28FOfqTc3M+CyarP/+kNyXL3E4CS/DPF8ulRFNLiZqSgEFzX/lct6TNfsh4Hgf8s
CDu1ES4KJwX1Ey0Az3+bv/pEJwycmktu9rqYXPS1gQycrpjD6IZw7KI1IWxXcNnJr1YVSJmmun6/
mLbFn+NrqSFRhROmjqxW4WXVg14XsT9nB2aGYHIr5MIl36QdCdUPElAw2UctGJ4NV0a4d9/EZuS/
4FteyKmffI1NI4mQtyJa8Smz3LxKOp4nFrMds83Km+l/H0/leZ3QkdYVz08QOHUsJ6MSphE1p4Jm
tMa2FpyvSvdFa7XDumFsrFpOq3c4kkX7Xdag9rNlVKJMBWCWfloPlLibJQmU6elxUXVdll7sj6kF
KuOr5iK3jWAOAW5+s8gG3dUzYzO/ef6mPgYbdyRCvLD34cMFA2w0uiT/5hmLTDeV0LNUFoMNwBzD
+NWmLBozpLwFtXqoNoMlR3HKYfZdSWcn7N5fCr1wUEq+FI6K/0LJkLcMn4Zrrx46I6CeNUez0BVk
N7Bj+oxBivztrEF/R9auQBnqyglBUWcStZLlQeqYkbCsZ2b7efoMcjLrgZgowe3wy5xQHDYYtq+/
BVdZaG+JuyBxPAscXwl1oHXYolWCtnoJuNFPJToLb3TTkjrZDS9lV7wDuMLf8tnVMMrsRAKeUvHp
UCizYAOCu5v5KJMdv9qIjpqri/eI0gH2RBLdVgjUTdj+KN9lNF/Hsq7lZQmO7d6Hp/jeRe5dH7k3
5joc8TFinq2DL2cruujnYXeCMO6B8rj/UigG89jY0ouOQUyCUmOqu8xsVHpAPwaxc3ZY1GLOEFRv
EoYeSvJ0boPl3dZstABrFZEgC6AmQ4ITSCLoC39IpsgjqEacXea7bIxFpumjIS+m66pLcLp5xnRM
2b/RuUg86HBrJUI57OzaIrKt+0lFISHkDnD3bBjP/olGx2w0YvYURlkIPfwj3/aYisC9KZBUroXK
kdh+AY9UIvEqLbsgEuu97RpJEPv3pp7PBdU5Y6DJxwg9Fw6VO6KekryB8vf6bFEE9b35rFHPWtJ0
UMJwmStQPkyJFR9CGL/7DLUB8pCukMsEQTbnBYfWgR3SShy/DT5982pACpM5kGOXIEq1YB6ztCQk
El++hERYcxaTmCNND6cOJ8l/x3PKRUpwmD4fld32VYMzjqT4CyiEBCflRos8ODsoAgajqz5PrGv7
kT+przHsV7T9lDNkkUmDC9q3RKNDXXuGN5VMj98ChT1mx7g0Q3Qxj/1QsF99//7afYjye3DJjeXr
PF7rv9JldNrAKCVAdgsxOUveiHYM9HQUBO8hNEd8ld4FuURQo2SnpqfjWAmR57lOH1MrzQO4T72q
2a46oDGPSdHhoP8ZIL1I5nt59RWTbR1W/4sOjF8LCLVOoVWasxaZaXYNTnqVHC+gChE1YRN3qBaa
BszJwHMKF9/7Y0ZEtYszDUGNXxrsBW/yKJnCYd7/dFvKlIpQFDVp7Y+KMGHfoyb1Tn7bmlNdCpFn
XPFiVheujX3tofNwqX8VE7KKyQt9wIdYXmkOaEmY/z/RE9uMtw8TDeJnPxn45eBnmZjULm2fMSHG
G6s99r0m1NoSEPpc42pG+AmLbnW+lbyS9crjrIyFlxuv9ce/uDBal6MKSTh1mNZ+mCGKd6XuZ+MP
DV7tuB418GxIExEr8ZdVKGvRneqj0VU9Uvogjx2zzHLISBHSR1ZYRQCGeUiSHvJYB3TRsHrPHihj
mPQO1swzQWC7ZNGhXilfTEJ41okhqG1/ouiRjP9esddnFXTG+d6NJW5auT8msxbMpYBdu+AkTGK+
Cs0N4rnnUKFlF1DhFvAPaweRIM3Izzq5ncO6krFMWJ5Jg4JqtTNwnTQuuLh7e7bnnNfW6IucnEUy
JBEM0cq5C2ORDzjdkj9ddfKkwOOcldPyFjFTMTg4KMX0JAVAb3NvhXD0r4qYd/GAh+D9523tB7tV
3of8bNoWwY0TxP+lzXAv2JpQp63j9lIWjkEpk0LDUho+MPZvIQegnwzYvknfk/eHcdivSzOyT9iA
/6IWT0FKElitjfPL7eit2dqCc44hyzHfE5AjF7BAss3o7+h1pMi2moBFPPto1FhTb8/gbdf1qoxI
sHjz+Arn4dfHNTlOVd6/0BF3j/MRQWfSbeaNrACs/1/7uXrcs6R3/clG816YY692JBQ/AbbAiUy4
rdaftNBei8YOUFN2Sp0HQnw4YUT+2wf49ieLROwnexjUHHnCV0O6f5VJCej5V//grLzTZ0sQomrl
R1aNd3bWLqwYlNZqsirl4rvgN7rW4j0CoQQwHnlJsv4Lb1rLqBvfvaho3RPj0mmDKdsI+NeMCDjr
CZv+NTxk/yweZglFn1oRFPgSE1hb2OWEfuSU1SrupMV16T21bQoz/lS2rnEy5pUi2UvdYRDBIN5u
FfDWCwqQSjhF7yP5miLrSElgiGs2u1B98RFXrKi1yee3O24/qkvxJe+ABnDrZUcLKQI6jcf5rDlG
bGYZxbA9dUyd4U8Zegnk5EVhgPPlGIL6PtJF/YqD+cSoVxZuQ8Oqr+XyqY3y9sUsgfEsnf+T/T7U
6Hy5a+HlfgIx25W7l4EU08K84YUbkZsEGycXdcNZQUi8ThxUZg8FwYD+c5wOI1/jMim4lb0vKxrI
x3R03w9PAgKhLXRRONjcMP/jAStj2Kp4FIoCs2Qtgf3fgrWjnXEuKzHOJymheDjjrKbg4fT0u3FG
aDrGt+GuW5NnKKtvGIH4fA9xQr/dDGbzBsTYD8zguFqFZik6LfGxmz/SEcP7udk645QxPLz2CuNA
bMcSCMERVXu3rADZhj2XY/kccHa6+B8U+gXCzBJwjiXFRjGhwhTsl3yR7MLhmCshu6CFvHksHL1S
a4WDcQ5rQeJIOr7m9omXphLcanQTP92ja6xjTKxmjBkHsK00r1heXKZ0WM1Hp6wptQa8vJKIPP7+
6itTXapepoI4ecz90aasIAroWsQ56L+7VH2YvBohfoncbpRqWrvjr9Fe3HoG9M5u7lukzQ1EYI2x
aVj+hVOyvkjdIlZTROJ4SHYnKf8nrKItAO7iMz1bxq8ufbasDVPknzvvk1+oYZAexjTt1BZUUG01
4wvV7chP9wukFTiy5G2MWaLh/lrXp/OrP4gzwelYNP0BjQWMQrqxS/SIPjIJVDI0a0qS6dxxQzu9
F5ZjrzTCAenD5Wz60jl3hEsW1eDEPCUS3JJZ2GubxmP+jtm5PmNCQdCmP9McqypqTA5DlUnwu0iW
DcKi9GGtauNG9/ceTmz/x02Amt7xEWpn0+ep6IP+2po8EsoQmpvVCtTUE/aAN8Pw9PwkCM3WUwGj
Ti7hEvuz/m2hDOq2z7WhHmNKpBPgfdAwz3g2iwREZ+J8e1X7Ec84RfejAxfv5kwYyFI/VtN37q8U
KOK6SmJsI9X0s6kz+o31X6akEwZ/PTc/Uv3oNehKjWVurYlP6RRnQpP49SaK79FRf8GlMiAV91WT
vM+hoxj8Qx8UZFCFZAwkbeJ+nv19pRsWM7/OW6oE1bt75B9xECewom4oAInicEHXhuD4bQLfF0Rd
G1M3xAQ97/+/nxQFasDbv9tAAqvSXn4vr/JheT+iH/4FJTI7BiuV5OSJTrkwPTfvVDXLNAUWDgBg
5ICJUbllYnMzuxFMkNMCXsqgNndQHwMT25TiCVdgPqWvJPobDo7pkuR0AVZ8odmJPAirhVoJs+V9
nSfjayNtTcfH5b9D7wZ8eklt2eaSuhu3Ih6ux1mkMzguR4glUa4+LuhRFrRVHIOEdiO3U2lD0Aik
Prbt/usOALi5lhilObFHUWK9mA0xmROLMQl3qpJpzs2qgVyW3t6E9G7gL3+VEQXRZBdi2Tu9eH34
6u0AkSfi6H2K0PJlSp0izf/e+pRo7TiWMn415G4tOC4Fn1WMWfCm4GVElQWLQIVpzp6sKjVfUwR9
mGdblNi1Siw/CxaJv5ehkDGPvlQJ6on6xnbwvfCXSkueVWQkRvigFYO7k3BoI20MOijeBybbdKIw
jEBKVU1vJ+ltShfW39ZRlBvh8+Jdm/pPofe0gKr/CcR1Jj+MpJ1KBipxIzwKboAuf5ChqcsC4qw6
iZTKbPhINZ8QaE+A72O+iGYiIUbCXOiDLH2LqT9a9Y42eII+W+SxMfhMr/c11EvZROzZ+ojk4Lqr
dnSO26ewzxwgUEuDF32zwuSjo1I3Rh1/1OwDY/6rn/zkjvsH1+5PKEhuwfs1w7sEtbP43lscKz7e
E8EQAEYDD+sF7eEANCRQsReBzG56hM3/Je0ONhF0BwBh8/AQuXTwX0VlA0OtkyOBwXa0fYaRX92E
o21bUWadhMA+bp04AyevLJtBFEiqSDApYSp+PvekVHBzVaGBbz8dWTHoxFogwaxUadzo/Sr2b1+/
ghFJH7qtYYwXzC+jW2xXmmg5uX7/OJfSKlpA4CmLvZLC1DKxCIqVaB4uGycGQ9CTJDRpFGAhcOi+
+vXbPzBWsvrJW5Ywi+J6e8M+kswNJSulnE6WDKCkXy8+4tYKrvVusQ+7LvD/RSASrehR7AOHzzj7
DY07+xN93ibs7GKqISjKddB+WaV7/yK8rP/XRG/FMgdkXiAwogf50h8iUPNSzpe8QEgNk24OaD50
uujXE4XhUWO/O/nvMmw4oeK5X2YLEDbcW4hK3XKd/Lq0MH1u8kUQOhn/0tzxNVExCsKdVhm3Jls0
o51F8s8b3+uE2sBY0miNe37EkeOczuR3qdFBgOYD2KBe07M0AGuU2NGzUoy1vXYmiEPx5NRF94R2
rff6EyjB8epjOXBRA+ooycXViLAA9oggaH1Y2WKEGHC6y9kGoENtDvdhweLfUme/8fXzg0Y6+iAX
EB64p8j1ahfuF829bY7v849tGQufaD72wowQ7fp5/cmdhnhoeNAO2gMCROYOssXtsPlx2jTw/lJl
JLvh7f+QwL+YuCYvtT7hmubRkYI1zXZb6MEHVPCEmS7SqJdNdNKuS4IlfDDlIpK8bdPA/sdQ6ENh
02YH+wKr4GOri/WJ9ILnTjARMjCMP11pm9F0WF4LOcerch7rtDgVtO/D01mY9oNKvKoBLNyhr4aM
UEYGYXaIggEpbgfgs6lRUI2rPk1b2ERYXtukeBwKFcffhktEMd66s6CxmseRF/wQpeEqwp7LQRMU
B2B/pGZCyUoAmfI5CxrQSTYj8Bz1xQUugTYQm6KGvQUhfKBcWUvIloubFWATHPPzzRAk8HO2JkJM
Ok7aVDFuBebmWFYq4RakpIBa5vkpmpsmzY/YL0j2fRHSTBwWpEsDV4bqO8CJxvcryMyyON1Zoah5
1QnIoXPdaKA2fRu1eYdp04Gegl9urNAgNg0v+7ya+XhC5WE7H/vuxf2Na+o9jK8a9o23QW+cX6vf
0A1g8tHyfiIckKLLjxrIHDqmQSsMCbx/I0OkNu4fKgI+x7Od9PLvyvOA/hhmLHww2omsCpjAn6jU
VTEbLznZc9MLkghHaR5goPPNAnnrIatYHhtMFYt2u6HE2Bp9VSMhSuvndWZzttOdI6gIUWZ8BU8m
JJXxA9CzE+5z88aKZwKtOQX6AYWEO6yUgA1UqRY9gdMp9aHrt9NVhqdyj/KVkJrBQPUcj1/N3Hvz
x8Aol19VfCpt31RaRKdYfomgkfe1atD1AvTX6PqmZRKTPQRwmk0vvhqrjXcdyUtlmjLk5+zQU1tJ
lKI9gxqETKW46qzLEWpLCQA13PpAnjzmSHT7+e4aIG1oece0LXDO+FXECBDVr923GsBJRx2X4ulw
/cEMFJsWcNqVberuIl5PKIfpdDESXgxMFkRkwNCb2766fQRmzBzAx7QpNALX6IFIP9oNIDO6csvQ
cS6BTMskVzfxMPgYDnU/SrtDIBzbAjkBQFcNSV0YhZnSV8QYJvNm5PW9e2+VsYef4W817ua/ArpZ
1wHAgEXsRpFk9zEtELMNshG9lWm115+RoLWE2ib61Rwg3Uw0oTrVJ3JBdRB4IYpsb/5u5wnVNf8b
tPiV9SWkd9lO1tmQfZPqh4RpgMGZf78bS+j/YktyCJTLJCI/Qvh7zxvNtevYihQScs42FihT+AoD
4C6Mk9tHPDyjVY13iq0QiQDfQliOQiZ7TULiXHwKeIVmON2Lds7K4x6FUzWMH5BiqR+uSkajOrV+
EO1f+GzsSLRjn7cCN4w0oi8dNiGP37ALyk9KPM4/nGngAK4vYLF3qZ2aqAscL+ut8Hyw0sVeZbF6
gn9FjTRJA/wBmCz5CmxttuEchk1JPUqLNHqeejBHiqqCN8qn+xfrLUkGPpKhY7y2r9JQzU07/Gt1
q3MZiOVaHtwpGJlwiD1dwadEhqv0y6y6y6dsqUSyWT/+R+D9NIVZMtNAE7qVeBRJPzkoRXLLLOCC
/LN4s9hHw0sIJ5pGFw76UAI7WSWPA1Oesjwoay4Xrh4Lta7omPKMdPSCKOSgfKJW0tt3WAoCK9iS
x9Os5oRgD1VJsQv2RuY08GUdySBa4svsj1zE75mLanlZdALElcUXROPYF4wXvb2bngl3AqY1VZwu
pPXEQhRmLTUTiKuFFnsal57b
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  ff_reset_n2_1,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input ff_reset_n2_1;
input w_sdram_refresh;
input w_sdram_write;
input w_sdram_valid;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n356_3;
wire n245_6;
wire n581_6;
wire n302_3;
wire n383_3;
wire n387_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire ff_main_timer_12_6;
wire n917_4;
wire n259_11;
wire n262_13;
wire n265_12;
wire n268_11;
wire n271_12;
wire n394_11;
wire n529_9;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n20_6;
wire n21_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire ff_sdr_address_9_5;
wire n354_6;
wire n353_6;
wire n352_6;
wire n348_6;
wire n346_6;
wire n344_6;
wire n527_13;
wire n10_4;
wire n10_5;
wire n810_6;
wire n356_4;
wire n291_4;
wire n390_4;
wire n544_5;
wire ff_main_timer_12_7;
wire ff_write_9;
wire n259_12;
wire n259_13;
wire n259_14;
wire n262_14;
wire n265_14;
wire n268_12;
wire n268_13;
wire n271_13;
wire n271_14;
wire n468_11;
wire n471_11;
wire n471_12;
wire n463_7;
wire n320_11;
wire n316_11;
wire n314_11;
wire n312_11;
wire n352_7;
wire n390_5;
wire n544_6;
wire ff_main_timer_12_8;
wire n259_15;
wire n262_15;
wire n265_15;
wire n274_11;
wire ff_write_11;
wire n387_6;
wire n383_6;
wire n371_6;
wire n291_6;
wire n529_12;
wire n523_26;
wire n265_17;
wire n341_9;
wire ff_main_timer_14_18;
wire n342_9;
wire n465_12;
wire n463_9;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(n10_4),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[2]),
    .I3(n10_5) 
);
defparam n10_s0.INIT=16'h0100;
  LUT4 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[0]),
    .I3(n810_6) 
);
defparam n810_s2.INIT=16'h1000;
  LUT4 n356_s0 (
    .F(n356_3),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n356_4) 
);
defparam n356_s0.INIT=16'h0100;
  LUT3 n245_s3 (
    .F(n245_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(n10_5) 
);
defparam n245_s3.INIT=8'h40;
  LUT3 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(n10_5) 
);
defparam n581_s3.INIT=8'h40;
  LUT3 n302_s0 (
    .F(n302_3),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(n291_4) 
);
defparam n302_s0.INIT=8'h40;
  LUT2 n383_s0 (
    .F(n383_3),
    .I0(n356_3),
    .I1(n383_6) 
);
defparam n383_s0.INIT=4'hE;
  LUT2 n387_s0 (
    .F(n387_3),
    .I0(n383_6),
    .I1(n387_6) 
);
defparam n387_s0.INIT=4'hE;
  LUT2 n390_s0 (
    .F(n390_3),
    .I0(n383_6),
    .I1(n390_4) 
);
defparam n390_s0.INIT=4'hE;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT3 n544_s1 (
    .F(n544_4),
    .I0(n544_5),
    .I1(ff_sdr_ready),
    .I2(n527_13) 
);
defparam n544_s1.INIT=8'hF4;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer[14]),
    .I2(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s2.INIT=8'hEF;
  LUT2 n917_s1 (
    .F(n917_4),
    .I0(ff_reset_n2_1),
    .I1(n810_5) 
);
defparam n917_s1.INIT=4'h7;
  LUT4 n259_s7 (
    .F(n259_11),
    .I0(n259_12),
    .I1(n259_13),
    .I2(n259_14),
    .I3(ff_main_state[4]) 
);
defparam n259_s7.INIT=16'h30CE;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(n259_12),
    .I1(ff_main_state[3]),
    .I2(n262_14),
    .I3(n259_14) 
);
defparam n262_s9.INIT=16'h7D55;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n265_17),
    .I1(ff_main_state[2]),
    .I2(n265_14),
    .I3(n259_14) 
);
defparam n265_s8.INIT=16'h7D55;
  LUT4 n268_s7 (
    .F(n268_11),
    .I0(n268_12),
    .I1(n268_13),
    .I2(ff_main_state[1]),
    .I3(n259_14) 
);
defparam n268_s7.INIT=16'h7D55;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_13),
    .I1(n259_14),
    .I2(n10_3),
    .I3(n271_14) 
);
defparam n271_s8.INIT=16'hF4FF;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_6),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT2 n529_s5 (
    .F(n529_9),
    .I0(ff_col_address[7]),
    .I1(n529_12) 
);
defparam n529_s5.INIT=4'h8;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n468_11),
    .I1(n387_6),
    .I2(n390_4),
    .I3(n383_6) 
);
defparam n468_s5.INIT=16'hFF01;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_11),
    .I2(n471_12),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_11),
    .I2(n471_12),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_11),
    .I2(n471_12),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_11),
    .I2(n471_12),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n529_12),
    .I2(ff_row_address[6]),
    .I3(n245_6) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n529_12),
    .I2(ff_row_address[4]),
    .I3(n245_6) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n529_12),
    .I2(ff_row_address[3]),
    .I3(n245_6) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n529_12),
    .I2(ff_row_address[2]),
    .I3(n245_6) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n529_12),
    .I2(ff_row_address[1]),
    .I3(n245_6) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n529_12),
    .I2(ff_row_address[0]),
    .I3(n245_6) 
);
defparam n536_s6.INIT=16'hF888;
  LUT4 n20_s1 (
    .F(n20_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(w_sdram_refresh),
    .I3(n10_5) 
);
defparam n20_s1.INIT=16'h1000;
  LUT2 n21_s1 (
    .F(n21_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n21_s1.INIT=4'h8;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_11),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT3 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[9]),
    .I1(n314_11),
    .I2(ff_main_timer[10]) 
);
defparam n314_s4.INIT=8'hB4;
  LUT3 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n312_11),
    .I2(ff_main_timer[12]) 
);
defparam n312_s4.INIT=8'hB4;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n527_13) 
);
defparam n526_s10.INIT=8'h0B;
  LUT2 ff_sdr_address_10_s3 (
    .F(ff_sdr_address_9_5),
    .I0(n523_26),
    .I1(ff_sdr_ready) 
);
defparam ff_sdr_address_10_s3.INIT=4'hB;
  LUT3 n354_s1 (
    .F(n354_6),
    .I0(n371_6),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n354_s1.INIT=8'h41;
  LUT4 n353_s1 (
    .F(n353_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n371_6),
    .I3(ff_main_timer[2]) 
);
defparam n353_s1.INIT=16'h0E01;
  LUT3 n352_s1 (
    .F(n352_6),
    .I0(n371_6),
    .I1(n352_7),
    .I2(ff_main_timer[3]) 
);
defparam n352_s1.INIT=8'h14;
  LUT3 n348_s1 (
    .F(n348_6),
    .I0(n371_6),
    .I1(ff_main_timer[7]),
    .I2(n316_11) 
);
defparam n348_s1.INIT=8'h14;
  LUT3 n346_s1 (
    .F(n346_6),
    .I0(n371_6),
    .I1(ff_main_timer[9]),
    .I2(n314_11) 
);
defparam n346_s1.INIT=8'h14;
  LUT3 n344_s1 (
    .F(n344_6),
    .I0(n371_6),
    .I1(ff_main_timer[11]),
    .I2(n312_11) 
);
defparam n344_s1.INIT=8'h14;
  LUT3 n527_s7 (
    .F(n527_13),
    .I0(n387_6),
    .I1(ff_main_state[2]),
    .I2(ff_sdr_ready) 
);
defparam n527_s7.INIT=8'h0D;
  LUT2 n10_s1 (
    .F(n10_4),
    .I0(w_sdram_refresh),
    .I1(w_sdram_valid) 
);
defparam n10_s1.INIT=4'h1;
  LUT3 n10_s2 (
    .F(n10_5),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[1]) 
);
defparam n10_s2.INIT=8'h40;
  LUT3 n810_s3 (
    .F(n810_6),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[4]) 
);
defparam n810_s3.INIT=8'hB0;
  LUT2 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]) 
);
defparam n356_s1.INIT=4'h1;
  LUT4 n291_s1 (
    .F(n291_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_timer_12_6),
    .I3(ff_main_state[0]) 
);
defparam n291_s1.INIT=16'h0100;
  LUT4 n390_s1 (
    .F(n390_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n390_5) 
);
defparam n390_s1.INIT=16'h0100;
  LUT3 n544_s2 (
    .F(n544_5),
    .I0(ff_row_address[5]),
    .I1(n544_6),
    .I2(n245_6) 
);
defparam n544_s2.INIT=8'h5C;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer_12_8),
    .I3(n316_11) 
);
defparam ff_main_timer_12_s3.INIT=16'h1000;
  LUT2 ff_write_s4 (
    .F(ff_write_9),
    .I0(n268_12),
    .I1(ff_main_state[4]) 
);
defparam ff_write_s4.INIT=4'h4;
  LUT4 n259_s8 (
    .F(n259_12),
    .I0(n10_5),
    .I1(ff_main_state[2]),
    .I2(ff_write_9),
    .I3(n529_12) 
);
defparam n259_s8.INIT=16'h000D;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n259_15) 
);
defparam n259_s9.INIT=16'hC500;
  LUT4 n259_s10 (
    .F(n259_14),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(n10_5),
    .I3(ff_write_9) 
);
defparam n259_s10.INIT=16'h008F;
  LUT4 n262_s10 (
    .F(n262_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n262_15) 
);
defparam n262_s10.INIT=16'hC500;
  LUT4 n265_s10 (
    .F(n265_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n265_15) 
);
defparam n265_s10.INIT=16'hC500;
  LUT4 n268_s8 (
    .F(n268_12),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(n810_6) 
);
defparam n268_s8.INIT=16'hEFF3;
  LUT4 n268_s9 (
    .F(n268_13),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(ff_main_state[0]) 
);
defparam n268_s9.INIT=16'hC500;
  LUT4 n271_s9 (
    .F(n271_13),
    .I0(ff_do_main_state),
    .I1(ff_main_timer_12_6),
    .I2(ff_sdr_ready),
    .I3(ff_main_state[0]) 
);
defparam n271_s9.INIT=16'hA35C;
  LUT2 n271_s10 (
    .F(n271_14),
    .I0(n371_6),
    .I1(n529_12) 
);
defparam n271_s10.INIT=4'h1;
  LUT4 n468_s6 (
    .F(n468_11),
    .I0(ff_do_refresh),
    .I1(ff_write),
    .I2(n581_6),
    .I3(n471_12) 
);
defparam n468_s6.INIT=16'h4F00;
  LUT2 n471_s6 (
    .F(n471_11),
    .I0(ff_write),
    .I1(n529_12) 
);
defparam n471_s6.INIT=4'h8;
  LUT4 n471_s7 (
    .F(n471_12),
    .I0(ff_do_refresh),
    .I1(n245_6),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n471_s7.INIT=16'hF800;
  LUT3 n463_s2 (
    .F(n463_7),
    .I0(n529_12),
    .I1(n523_26),
    .I2(ff_sdr_ready) 
);
defparam n463_s2.INIT=8'h40;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT4 n316_s5 (
    .F(n316_11),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(n320_11) 
);
defparam n316_s5.INIT=16'h0100;
  LUT3 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(n316_11) 
);
defparam n314_s5.INIT=8'h10;
  LUT3 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[10]),
    .I2(n314_11) 
);
defparam n312_s5.INIT=8'h10;
  LUT3 n352_s2 (
    .F(n352_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n352_s2.INIT=8'h01;
  LUT2 n390_s2 (
    .F(n390_5),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n390_s2.INIT=4'h4;
  LUT4 n544_s3 (
    .F(n544_6),
    .I0(ff_do_refresh),
    .I1(ff_col_address[5]),
    .I2(O_sdram_addr_d_5),
    .I3(n581_6) 
);
defparam n544_s3.INIT=16'hBB0F;
  LUT4 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[10]),
    .I2(ff_main_timer[11]),
    .I3(ff_main_timer[12]) 
);
defparam ff_main_timer_12_s4.INIT=16'h0001;
  LUT4 n259_s11 (
    .F(n259_15),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[3]) 
);
defparam n259_s11.INIT=16'h8000;
  LUT3 n262_s11 (
    .F(n262_15),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n262_s11.INIT=8'h80;
  LUT2 n265_s11 (
    .F(n265_15),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n265_s11.INIT=4'h8;
  LUT3 n274_s6 (
    .F(n274_11),
    .I0(n245_6),
    .I1(n268_12),
    .I2(ff_main_state[4]) 
);
defparam n274_s6.INIT=8'hBA;
  LUT3 ff_write_s5 (
    .F(ff_write_11),
    .I0(n10_3),
    .I1(n268_12),
    .I2(ff_main_state[4]) 
);
defparam ff_write_s5.INIT=8'hBA;
  LUT4 n387_s2 (
    .F(n387_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n387_s2.INIT=16'h0004;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0004;
  LUT4 n371_s2 (
    .F(n371_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n390_4) 
);
defparam n371_s2.INIT=16'hFF01;
  LUT3 n291_s2 (
    .F(n291_6),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(n291_4) 
);
defparam n291_s2.INIT=8'h10;
  LUT4 n529_s7 (
    .F(n529_12),
    .I0(ff_do_refresh),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[2]),
    .I3(n10_5) 
);
defparam n529_s7.INIT=16'h1000;
  LUT4 n523_s21 (
    .F(n523_26),
    .I0(n245_6),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[2]),
    .I3(n10_5) 
);
defparam n523_s21.INIT=16'hBAAA;
  LUT4 n265_s12 (
    .F(n265_17),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(n10_5),
    .I3(n529_12) 
);
defparam n265_s12.INIT=16'h00BF;
  LUT4 n341_s3 (
    .F(n341_9),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer[14]) 
);
defparam n341_s3.INIT=16'h0D00;
  LUT4 ff_main_timer_14_s8 (
    .F(ff_main_timer_14_18),
    .I0(ff_main_timer[14]),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_14_s8.INIT=16'hFEFF;
  LUT4 n342_s3 (
    .F(n342_9),
    .I0(ff_main_timer[14]),
    .I1(n371_6),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer_12_7) 
);
defparam n342_s3.INIT=16'h0230;
  LUT4 n465_s6 (
    .F(n465_12),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n383_6),
    .I3(n390_4) 
);
defparam n465_s6.INIT=16'h0007;
  LUT4 n463_s3 (
    .F(n463_9),
    .I0(n463_7),
    .I1(n383_6),
    .I2(n387_6),
    .I3(n390_4) 
);
defparam n463_s3.INIT=16'h0001;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_6),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_9),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_12),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_4) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_6),
    .CLK(clk85m),
    .CE(ff_write_11),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_6),
    .CLK(clk85m),
    .CE(ff_write_11),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_6),
    .CLK(clk85m),
    .CE(n274_11),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_9),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_3) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_13),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_3) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_3) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n348_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_3) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n383_3) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n387_3) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFS ff_main_timer_14_s7 (
    .Q(ff_main_timer[14]),
    .D(n341_9),
    .CLK(clk85m),
    .SET(n356_3) 
);
defparam ff_main_timer_14_s7.INIT=1'b1;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_9),
    .CLK(clk85m),
    .SET(n356_3) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n172_3;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n132_5;
wire n133_5;
wire n135_5;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n105_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n121_85;
wire n122_86;
wire ff_send_data_23_8;
wire ff_sending_6;
wire ff_state_5_8;
wire ff_count_14_7;
wire n111_89;
wire n112_88;
wire n114_88;
wire n115_88;
wire n172_4;
wire n124_6;
wire n128_6;
wire n131_6;
wire n131_7;
wire n132_7;
wire n132_8;
wire n133_6;
wire n135_6;
wire n102_93;
wire n102_94;
wire n104_91;
wire n104_92;
wire n119_86;
wire n121_86;
wire ff_send_data_23_9;
wire ff_send_data_23_10;
wire ff_sending_7;
wire n111_90;
wire n114_89;
wire ff_send_data_23_11;
wire n128_9;
wire n106_93;
wire n108_84;
wire n104_94;
wire n138_8;
wire n319_9;
wire n318_9;
wire n309_9;
wire n308_9;
wire n307_9;
wire n306_9;
wire n303_9;
wire n302_9;
wire n317_9;
wire n316_9;
wire n315_9;
wire n314_9;
wire n313_9;
wire n311_9;
wire n310_9;
wire n321_8;
wire n132_10;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam n172_s0.INIT=8'h40;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_4),
    .I1(ff_count[13]),
    .I2(n124_6),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n172_4),
    .I1(ff_count[14]),
    .I2(ff_count[13]),
    .I3(n124_6) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT4 n128_s2 (
    .F(n128_5),
    .I0(n128_6),
    .I1(n172_4),
    .I2(ff_count[10]),
    .I3(n128_9) 
);
defparam n128_s2.INIT=16'h0DF0;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(n131_6),
    .I1(n172_4),
    .I2(ff_count[7]),
    .I3(n131_7) 
);
defparam n131_s2.INIT=16'h0DF0;
  LUT4 n132_s2 (
    .F(n132_5),
    .I0(n172_4),
    .I1(n132_10),
    .I2(n132_7),
    .I3(n132_8) 
);
defparam n132_s2.INIT=16'h1F00;
  LUT4 n133_s2 (
    .F(n133_5),
    .I0(n172_4),
    .I1(n132_7),
    .I2(n133_6),
    .I3(ff_count[5]) 
);
defparam n133_s2.INIT=16'h0BB0;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(n132_10),
    .I1(n172_4),
    .I2(n135_6),
    .I3(n132_7) 
);
defparam n135_s2.INIT=16'hAE0F;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_3) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_3) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_3) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_3) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(n102_93),
    .I1(n102_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n102_s80.INIT=16'hCFA0;
  LUT4 n103_s78 (
    .F(n103_90),
    .I0(ff_state[5]),
    .I1(n102_94),
    .I2(n102_93),
    .I3(ff_state[4]) 
);
defparam n103_s78.INIT=16'hCDF0;
  LUT4 n105_s78 (
    .F(n105_90),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n104_91),
    .I3(ff_state[2]) 
);
defparam n105_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n106_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n106_93) 
);
defparam n107_s81.INIT=4'h1;
  LUT4 n119_s79 (
    .F(n119_85),
    .I0(n132_10),
    .I1(n132_7),
    .I2(ff_count[4]),
    .I3(n119_86) 
);
defparam n119_s79.INIT=16'h0BB0;
  LUT4 n121_s79 (
    .F(n121_85),
    .I0(n132_10),
    .I1(n132_7),
    .I2(n121_86),
    .I3(ff_count[2]) 
);
defparam n121_s79.INIT=16'h0770;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n132_10),
    .I1(ff_count[1]),
    .I2(ff_count[0]),
    .I3(n132_7) 
);
defparam n122_s80.INIT=16'hAAC3;
  LUT4 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(ff_send_data_23_9),
    .I1(n131_6),
    .I2(ff_send_data_23_10),
    .I3(n172_3) 
);
defparam ff_send_data_23_s3.INIT=16'hFF80;
  LUT4 ff_sending_s3 (
    .F(ff_sending_6),
    .I0(ff_state[0]),
    .I1(ff_sending_7),
    .I2(n132_7),
    .I3(n172_3) 
);
defparam ff_sending_s3.INIT=16'hFF40;
  LUT4 ff_led_s5 (
    .F(ff_state_5_8),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(n132_7) 
);
defparam ff_led_s5.INIT=16'h4F00;
  LUT4 ff_count_12_s5 (
    .F(ff_count_14_7),
    .I0(n106_93),
    .I1(n172_4),
    .I2(n132_7),
    .I3(n172_3) 
);
defparam ff_count_12_s5.INIT=16'h5F1F;
  LUT4 n111_s81 (
    .F(n111_89),
    .I0(n128_6),
    .I1(ff_count[11]),
    .I2(n111_90),
    .I3(ff_count[12]) 
);
defparam n111_s81.INIT=16'hCF10;
  LUT3 n112_s80 (
    .F(n112_88),
    .I0(n128_6),
    .I1(ff_count[11]),
    .I2(n111_90) 
);
defparam n112_s80.INIT=8'h1C;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n131_6),
    .I1(n131_7),
    .I2(n114_89),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'h3740;
  LUT4 n115_s80 (
    .F(n115_88),
    .I0(n131_6),
    .I1(ff_count[7]),
    .I2(n131_7),
    .I3(ff_count[8]) 
);
defparam n115_s80.INIT=16'hCF10;
  LUT4 n172_s1 (
    .F(n172_4),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_94) 
);
defparam n172_s1.INIT=16'h0100;
  LUT3 n124_s3 (
    .F(n124_6),
    .I0(ff_count[11]),
    .I1(ff_count[12]),
    .I2(n111_90) 
);
defparam n124_s3.INIT=8'h10;
  LUT4 n128_s3 (
    .F(n128_6),
    .I0(ff_count[11]),
    .I1(ff_count[12]),
    .I2(ff_count[13]),
    .I3(ff_count[14]) 
);
defparam n128_s3.INIT=16'h0001;
  LUT4 n131_s3 (
    .F(n131_6),
    .I0(ff_count[9]),
    .I1(ff_count[10]),
    .I2(n114_89),
    .I3(n128_6) 
);
defparam n131_s3.INIT=16'h1000;
  LUT4 n131_s4 (
    .F(n131_7),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(ff_count[6]),
    .I3(n119_86) 
);
defparam n131_s4.INIT=16'h0100;
  LUT2 n132_s4 (
    .F(n132_7),
    .I0(n131_7),
    .I1(n131_6) 
);
defparam n132_s4.INIT=4'h8;
  LUT4 n132_s5 (
    .F(n132_8),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(n119_86),
    .I3(ff_count[6]) 
);
defparam n132_s5.INIT=16'hEF10;
  LUT2 n133_s3 (
    .F(n133_6),
    .I0(ff_count[4]),
    .I1(n119_86) 
);
defparam n133_s3.INIT=4'h4;
  LUT4 n135_s3 (
    .F(n135_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n135_s3.INIT=16'h01FE;
  LUT4 n102_s81 (
    .F(n102_93),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n102_s81.INIT=16'h8000;
  LUT3 n102_s82 (
    .F(n102_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n102_s82.INIT=8'h01;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s79.INIT=4'h8;
  LUT3 n104_s80 (
    .F(n104_92),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n104_s80.INIT=8'h80;
  LUT4 n119_s80 (
    .F(n119_86),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n119_s80.INIT=16'h0001;
  LUT2 n121_s80 (
    .F(n121_86),
    .I0(ff_count[0]),
    .I1(ff_count[1]) 
);
defparam n121_s80.INIT=4'h1;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(ff_send_data_23_11),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(n102_94) 
);
defparam ff_send_data_23_s4.INIT=16'hA82A;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(ff_count[5]),
    .I3(ff_count[6]) 
);
defparam ff_send_data_23_s5.INIT=16'h0001;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(n104_91) 
);
defparam ff_sending_s4.INIT=16'h1000;
  LUT4 n111_s82 (
    .F(n111_90),
    .I0(ff_count[9]),
    .I1(ff_count[10]),
    .I2(n131_7),
    .I3(n114_89) 
);
defparam n111_s82.INIT=16'h1000;
  LUT2 n114_s81 (
    .F(n114_89),
    .I0(ff_count[7]),
    .I1(ff_count[8]) 
);
defparam n114_s81.INIT=4'h1;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_state[0]),
    .I3(ff_count[0]) 
);
defparam ff_send_data_23_s6.INIT=16'h1000;
  LUT4 n128_s5 (
    .F(n128_9),
    .I0(ff_count[9]),
    .I1(n131_7),
    .I2(ff_count[7]),
    .I3(ff_count[8]) 
);
defparam n128_s5.INIT=16'h0004;
  LUT4 n106_s80 (
    .F(n106_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n104_91) 
);
defparam n106_s80.INIT=16'hFE00;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT4 n104_s81 (
    .F(n104_94),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s81.INIT=16'h0770;
  LUT4 n138_s4 (
    .F(n138_8),
    .I0(n131_7),
    .I1(n131_6),
    .I2(n172_4),
    .I3(ff_count[0]) 
);
defparam n138_s4.INIT=16'h00F7;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[5]) 
);
defparam n319_s3.INIT=16'hBF00;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[6]) 
);
defparam n318_s3.INIT=16'hBF00;
  LUT4 n309_s3 (
    .F(n309_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[15]) 
);
defparam n309_s3.INIT=16'hBF00;
  LUT4 n308_s3 (
    .F(n308_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[16]) 
);
defparam n308_s3.INIT=16'hBF00;
  LUT4 n307_s3 (
    .F(n307_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[17]) 
);
defparam n307_s3.INIT=16'hBF00;
  LUT4 n306_s3 (
    .F(n306_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[18]) 
);
defparam n306_s3.INIT=16'hBF00;
  LUT4 n303_s3 (
    .F(n303_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[21]) 
);
defparam n303_s3.INIT=16'hBF00;
  LUT4 n302_s3 (
    .F(n302_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[22]) 
);
defparam n302_s3.INIT=16'hBF00;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[7]) 
);
defparam n317_s3.INIT=16'hBF00;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[8]) 
);
defparam n316_s3.INIT=16'hBF00;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[9]) 
);
defparam n315_s3.INIT=16'hBF00;
  LUT4 n314_s3 (
    .F(n314_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[10]) 
);
defparam n314_s3.INIT=16'hBF00;
  LUT4 n313_s3 (
    .F(n313_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[11]) 
);
defparam n313_s3.INIT=16'hBF00;
  LUT4 n311_s3 (
    .F(n311_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[13]) 
);
defparam n311_s3.INIT=16'hBF00;
  LUT4 n310_s3 (
    .F(n310_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[14]) 
);
defparam n310_s3.INIT=16'hBF00;
  LUT4 n321_s2 (
    .F(n321_8),
    .I0(w_green[4]),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(n172_4) 
);
defparam n321_s2.INIT=16'h2000;
  LUT4 n132_s6 (
    .F(n132_10),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n132_s6.INIT=16'h1500;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_94),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n302_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n303_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n306_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n307_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n308_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n309_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n310_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n311_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n313_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n314_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n315_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n317_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n318_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n319_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n321_8),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_3),
    .CLK(clk85m),
    .CE(ff_sending_6),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_8),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  w_sending,
  n28_4,
  n31_3,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input w_sending;
input n28_4;
input n31_3;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire n605_3;
wire ff_wr_8;
wire n339_9;
wire n331_8;
wire n66_6;
wire n65_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n45_6;
wire n44_6;
wire n43_6;
wire n472_4;
wire ff_counter_24_9;
wire ff_counter_24_10;
wire n339_10;
wire n64_7;
wire n63_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n52_7;
wire n49_7;
wire n48_7;
wire n47_7;
wire n46_7;
wire n45_7;
wire n43_7;
wire ff_counter_24_11;
wire n298_11;
wire n240_11;
wire n51_9;
wire n67_8;
wire ff_blue_5_7;
wire n42_9;
wire ff_counter_24_13;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT3 ff_wr_s3 (
    .F(ff_wr_8),
    .I0(n605_3),
    .I1(n472_4),
    .I2(w_sending) 
);
defparam ff_wr_s3.INIT=8'hEF;
  LUT4 n339_s4 (
    .F(n339_9),
    .I0(w_bus_valid),
    .I1(n339_10),
    .I2(w_pulse2),
    .I3(w_pulse1) 
);
defparam n339_s4.INIT=16'h00F2;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n65_s1 (
    .F(n65_6),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(n605_3),
    .I3(ff_counter[2]) 
);
defparam n65_s1.INIT=16'hFEF1;
  LUT3 n64_s1 (
    .F(n64_6),
    .I0(n605_3),
    .I1(ff_counter[3]),
    .I2(n64_7) 
);
defparam n64_s1.INIT=8'hBE;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(ff_counter[4]),
    .I2(n63_7) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT3 n61_s1 (
    .F(n61_6),
    .I0(n605_3),
    .I1(ff_counter[6]),
    .I2(n61_7) 
);
defparam n61_s1.INIT=8'hBE;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(ff_counter[7]),
    .I2(n60_7) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_7),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT3 n58_s1 (
    .F(n58_6),
    .I0(n605_3),
    .I1(ff_counter[9]),
    .I2(n58_7) 
);
defparam n58_s1.INIT=8'hBE;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(ff_counter[10]),
    .I2(n57_7) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_7),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT3 n55_s1 (
    .F(n55_6),
    .I0(n605_3),
    .I1(ff_counter[12]),
    .I2(n55_7) 
);
defparam n55_s1.INIT=8'hBE;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(ff_counter[13]),
    .I2(ff_counter_24_9) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n53_s1 (
    .F(n53_6),
    .I0(ff_counter[13]),
    .I1(ff_counter_24_9),
    .I2(n605_3),
    .I3(ff_counter[14]) 
);
defparam n53_s1.INIT=16'hFBF4;
  LUT4 n52_s1 (
    .F(n52_6),
    .I0(ff_counter_24_9),
    .I1(n52_7),
    .I2(n605_3),
    .I3(ff_counter[15]) 
);
defparam n52_s1.INIT=16'hF7F8;
  LUT3 n51_s1 (
    .F(n51_6),
    .I0(n605_3),
    .I1(ff_counter[16]),
    .I2(n51_9) 
);
defparam n51_s1.INIT=8'hBE;
  LUT4 n50_s1 (
    .F(n50_6),
    .I0(ff_counter[16]),
    .I1(n51_9),
    .I2(n605_3),
    .I3(ff_counter[17]) 
);
defparam n50_s1.INIT=16'hFBF4;
  LUT4 n49_s1 (
    .F(n49_6),
    .I0(ff_counter_24_9),
    .I1(n49_7),
    .I2(n605_3),
    .I3(ff_counter[18]) 
);
defparam n49_s1.INIT=16'hF7F8;
  LUT3 n48_s1 (
    .F(n48_6),
    .I0(n605_3),
    .I1(ff_counter[19]),
    .I2(n48_7) 
);
defparam n48_s1.INIT=8'hBE;
  LUT3 n47_s1 (
    .F(n47_6),
    .I0(n605_3),
    .I1(ff_counter[20]),
    .I2(n47_7) 
);
defparam n47_s1.INIT=8'hBE;
  LUT4 n46_s1 (
    .F(n46_6),
    .I0(n46_7),
    .I1(ff_counter_24_9),
    .I2(n605_3),
    .I3(ff_counter[21]) 
);
defparam n46_s1.INIT=16'hF7F8;
  LUT3 n45_s1 (
    .F(n45_6),
    .I0(n605_3),
    .I1(ff_counter[22]),
    .I2(n45_7) 
);
defparam n45_s1.INIT=8'hBE;
  LUT4 n44_s1 (
    .F(n44_6),
    .I0(ff_counter[22]),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[23]) 
);
defparam n44_s1.INIT=16'hFBF4;
  LUT4 n43_s1 (
    .F(n43_6),
    .I0(n43_7),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[24]) 
);
defparam n43_s1.INIT=16'hF7F8;
  LUT4 n472_s1 (
    .F(n472_4),
    .I0(ff_counter[25]),
    .I1(ff_on),
    .I2(ff_counter_24_9),
    .I3(ff_counter_24_10) 
);
defparam n472_s1.INIT=16'h4000;
  LUT4 ff_counter_24_s4 (
    .F(ff_counter_24_9),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]),
    .I2(ff_counter[12]),
    .I3(n57_7) 
);
defparam ff_counter_24_s4.INIT=16'h0100;
  LUT4 ff_counter_24_s5 (
    .F(ff_counter_24_10),
    .I0(ff_counter[24]),
    .I1(n43_7),
    .I2(n49_7),
    .I3(ff_counter_24_11) 
);
defparam ff_counter_24_s5.INIT=16'h4000;
  LUT2 n339_s5 (
    .F(n339_10),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n339_s5.INIT=4'h9;
  LUT3 n64_s2 (
    .F(n64_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]) 
);
defparam n64_s2.INIT=8'h01;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT3 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(n63_7) 
);
defparam n61_s2.INIT=8'h10;
  LUT4 n60_s2 (
    .F(n60_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(ff_counter[6]),
    .I3(n63_7) 
);
defparam n60_s2.INIT=16'h0100;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(n60_7) 
);
defparam n58_s2.INIT=8'h10;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]),
    .I3(n60_7) 
);
defparam n57_s2.INIT=16'h0100;
  LUT3 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]),
    .I2(n57_7) 
);
defparam n55_s2.INIT=8'h10;
  LUT2 n52_s2 (
    .F(n52_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]) 
);
defparam n52_s2.INIT=4'h1;
  LUT4 n49_s2 (
    .F(n49_7),
    .I0(ff_counter[15]),
    .I1(ff_counter[16]),
    .I2(ff_counter[17]),
    .I3(n52_7) 
);
defparam n49_s2.INIT=16'h0100;
  LUT3 n48_s2 (
    .F(n48_7),
    .I0(ff_counter[18]),
    .I1(ff_counter_24_9),
    .I2(n49_7) 
);
defparam n48_s2.INIT=8'h40;
  LUT4 n47_s2 (
    .F(n47_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(ff_counter_24_9),
    .I3(n49_7) 
);
defparam n47_s2.INIT=16'h1000;
  LUT4 n46_s2 (
    .F(n46_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(ff_counter[20]),
    .I3(n49_7) 
);
defparam n46_s2.INIT=16'h0100;
  LUT3 n45_s2 (
    .F(n45_7),
    .I0(ff_counter_24_9),
    .I1(n49_7),
    .I2(ff_counter_24_11) 
);
defparam n45_s2.INIT=8'h80;
  LUT2 n43_s2 (
    .F(n43_7),
    .I0(ff_counter[22]),
    .I1(ff_counter[23]) 
);
defparam n43_s2.INIT=4'h1;
  LUT4 ff_counter_24_s6 (
    .F(ff_counter_24_11),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(ff_counter[20]),
    .I3(ff_counter[21]) 
);
defparam ff_counter_24_s6.INIT=16'h0001;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT4 n51_s3 (
    .F(n51_9),
    .I0(ff_counter[15]),
    .I1(ff_counter_24_9),
    .I2(ff_counter[13]),
    .I3(ff_counter[14]) 
);
defparam n51_s3.INIT=16'h0004;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT4 ff_blue_5_s3 (
    .F(ff_blue_5_7),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(n472_4) 
);
defparam ff_blue_5_s3.INIT=16'hFFFE;
  LUT4 n42_s3 (
    .F(n42_9),
    .I0(ff_counter_24_9),
    .I1(ff_counter_24_10),
    .I2(ff_counter[25]),
    .I3(n605_3) 
);
defparam n42_s3.INIT=16'hFF70;
  LUT4 ff_counter_24_s7 (
    .F(ff_counter_24_13),
    .I0(ff_counter[25]),
    .I1(n605_3),
    .I2(ff_counter_24_10),
    .I3(ff_counter_24_9) 
);
defparam ff_counter_24_s7.INIT=16'hEFFF;
  DFFCE ff_counter_24_s1 (
    .Q(ff_counter[24]),
    .D(n43_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s1.INIT=1'b0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_7),
    .CLK(clk85m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_7),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_7),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_7),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_7),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_7),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_pulse2;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .w_sending(w_sending),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
