# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv 
# -- Compiling module bufferMUX
# 
# Top level modules:
# 	bufferMUX
# End time: 19:06:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 19:06:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 19:06:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 19:06:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 19:06:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 19:06:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 19:06:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX21.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX21.sv 
# -- Compiling module o16MUX21
# 
# Top level modules:
# 	o16MUX21
# End time: 19:06:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:06:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 19:06:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 19:06:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 19:06:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/testbench_L51.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/testbench_L51.sv 
# -- Compiling module testbench_L51
# 
# Top level modules:
# 	testbench_L51
# End time: 19:06:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_L51
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_L51 
# Start time: 19:06:26 on Sep 28,2022
# Loading sv_std.std
# Loading work.testbench_L51
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.bufferMUX
# Loading work.o16MUX21
# Loading work.reg_16
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
add wave -position end  sim:/testbench_L51/slc3_test/slc/MAR
add wave -position end  sim:/testbench_L51/slc3_test/slc/MDR
add wave -position end  sim:/testbench_L51/slc3_test/slc/IR
add wave -position end  sim:/testbench_L51/slc3_test/slc/PC
add wave -position end  sim:/testbench_L51/slc3_test/slc/datapath
add wave -position end  sim:/testbench_L51/slc3_test/slc/MIO_val
restart -f; run 1000ns
do Lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:33 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv 
# -- Compiling module bufferMUX
# 
# Top level modules:
# 	bufferMUX
# End time: 19:13:33 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:33 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 19:13:33 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:33 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 19:13:33 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:33 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 19:13:33 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:33 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 19:13:33 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:33 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 19:13:33 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:33 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 19:13:33 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX21.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:33 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX21.sv 
# -- Compiling module o16MUX21
# 
# Top level modules:
# 	o16MUX21
# End time: 19:13:33 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:33 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:13:33 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:33 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 19:13:33 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:34 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 19:13:34 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:34 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 19:13:34 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/testbench_L51.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:34 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/testbench_L51.sv 
# -- Compiling module testbench_L51
# 
# Top level modules:
# 	testbench_L51
# End time: 19:13:34 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_L51
# End time: 19:13:34 on Sep 28,2022, Elapsed time: 0:07:08
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_L51 
# Start time: 19:13:35 on Sep 28,2022
# Loading sv_std.std
# Loading work.testbench_L51
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.bufferMUX
# Loading work.o16MUX21
# Loading work.reg_16
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
add wave -position end  sim:/testbench_L51/slc3_test/slc/MAR
add wave -position end  sim:/testbench_L51/slc3_test/slc/MDR
add wave -position end  sim:/testbench_L51/slc3_test/slc/IR
add wave -position end  sim:/testbench_L51/slc3_test/slc/PC
add wave -position end  sim:/testbench_L51/slc3_test/slc/datapath
restart -f; 1000ns
# invalid command name "1000ns"
restart -f; run 1000ns
add wave -position end  sim:/testbench_L51/slc3_test/slc/state_controller/State
restart -f; 1000ns
# invalid command name "1000ns"
restart -f; run 1000ns
# WARNING: No extended dataflow license exists
do Lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/simulation/modelsim/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:28 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv 
# -- Compiling module bufferMUX
# 
# Top level modules:
# 	bufferMUX
# End time: 19:21:28 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:28 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 19:21:28 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:28 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 19:21:28 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:28 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 19:21:28 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:28 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 19:21:28 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:28 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 19:21:28 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:28 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 19:21:28 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX21.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:28 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX21.sv 
# -- Compiling module o16MUX21
# 
# Top level modules:
# 	o16MUX21
# End time: 19:21:28 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:28 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:21:29 on Sep 28,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:29 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 19:21:29 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:29 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 19:21:29 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:29 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 19:21:29 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/testbench_L51.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:29 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/testbench_L51.sv 
# -- Compiling module testbench_L51
# 
# Top level modules:
# 	testbench_L51
# End time: 19:21:29 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_L51
# End time: 19:21:30 on Sep 28,2022, Elapsed time: 0:07:55
# Errors: 2, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_L51 
# Start time: 19:21:30 on Sep 28,2022
# Loading sv_std.std
# Loading work.testbench_L51
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.bufferMUX
# Loading work.o16MUX21
# Loading work.reg_16
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
restart -f; run 2000ns
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do Lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/simulation/modelsim/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv 
# -- Compiling module bufferMUX
# 
# Top level modules:
# 	bufferMUX
# End time: 19:24:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 19:24:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 19:24:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 19:24:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 19:24:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 19:24:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 19:24:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX21.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX21.sv 
# -- Compiling module o16MUX21
# 
# Top level modules:
# 	o16MUX21
# End time: 19:24:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:24:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 19:24:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 19:24:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:27 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 19:24:27 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/testbench_L51.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:27 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/testbench_L51.sv 
# -- Compiling module testbench_L51
# 
# Top level modules:
# 	testbench_L51
# End time: 19:24:27 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_L51
# End time: 19:24:28 on Sep 28,2022, Elapsed time: 0:02:58
# Errors: 2, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_L51 
# Start time: 19:24:28 on Sep 28,2022
# Loading sv_std.std
# Loading work.testbench_L51
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.bufferMUX
# Loading work.o16MUX21
# Loading work.reg_16
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
add wave -position end  sim:/testbench_L51/slc3_test/slc/state_controller/State
restart -f; 1000ns
# invalid command name "1000ns"
restart -f; run 1000ns
do Lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:25 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv 
# -- Compiling module bufferMUX
# 
# Top level modules:
# 	bufferMUX
# End time: 19:25:25 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:25 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 19:25:25 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:25 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 19:25:26 on Sep 28,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 19:25:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 19:25:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 19:25:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 19:25:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX21.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX21.sv 
# -- Compiling module o16MUX21
# 
# Top level modules:
# 	o16MUX21
# End time: 19:25:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:25:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 19:25:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 19:25:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 19:25:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/testbench_L51.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:26 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/testbench_L51.sv 
# -- Compiling module testbench_L51
# 
# Top level modules:
# 	testbench_L51
# End time: 19:25:26 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_L51
# End time: 19:25:27 on Sep 28,2022, Elapsed time: 0:00:59
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_L51 
# Start time: 19:25:27 on Sep 28,2022
# Loading sv_std.std
# Loading work.testbench_L51
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.bufferMUX
# Loading work.o16MUX21
# Loading work.reg_16
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do Lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:02 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv 
# -- Compiling module bufferMUX
# 
# Top level modules:
# 	bufferMUX
# End time: 19:27:03 on Sep 28,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:03 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 19:27:03 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:03 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 19:27:03 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:03 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 19:27:03 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:03 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 19:27:03 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:03 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 19:27:03 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:03 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 19:27:03 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX21.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:03 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX21.sv 
# -- Compiling module o16MUX21
# 
# Top level modules:
# 	o16MUX21
# End time: 19:27:03 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:03 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:27:03 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:03 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 19:27:03 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:03 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 19:27:03 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:03 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 19:27:03 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/testbench_L51.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:03 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/testbench_L51.sv 
# -- Compiling module testbench_L51
# 
# Top level modules:
# 	testbench_L51
# End time: 19:27:03 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_L51
# End time: 19:27:04 on Sep 28,2022, Elapsed time: 0:01:37
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_L51 
# Start time: 19:27:04 on Sep 28,2022
# Loading sv_std.std
# Loading work.testbench_L51
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.bufferMUX
# Loading work.o16MUX21
# Loading work.reg_16
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do Lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:20 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv 
# -- Compiling module bufferMUX
# 
# Top level modules:
# 	bufferMUX
# End time: 19:27:20 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:20 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 19:27:21 on Sep 28,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:21 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 19:27:21 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:21 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 19:27:21 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:21 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 19:27:21 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:21 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 19:27:21 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:21 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 19:27:21 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX21.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:21 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX21.sv 
# -- Compiling module o16MUX21
# 
# Top level modules:
# 	o16MUX21
# End time: 19:27:21 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:21 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:27:21 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:21 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 19:27:21 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:21 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 19:27:21 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:21 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 19:27:21 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/testbench_L51.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:21 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/testbench_L51.sv 
# -- Compiling module testbench_L51
# 
# Top level modules:
# 	testbench_L51
# End time: 19:27:21 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_L51
# End time: 19:27:22 on Sep 28,2022, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_L51 
# Start time: 19:27:22 on Sep 28,2022
# Loading sv_std.std
# Loading work.testbench_L51
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.bufferMUX
# Loading work.o16MUX21
# Loading work.reg_16
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
add wave -position end  sim:/testbench_L51/slc3_test/slc/Run
add wave -position end  sim:/testbench_L51/slc3_test/slc/Continue
restart -f; run 1000ns
add wave -position end  sim:/testbench_L51/slc3_test/slc/state_controller/State
add wave -position end  sim:/testbench_L51/slc3_test/slc/state_controller/Next_state
restart -f; run 1000ns
add wave -position end  sim:/testbench_L51/slc3_test/slc/state_controller/GatePC
add wave -position end  sim:/testbench_L51/slc3_test/slc/state_controller/PCMUX
add wave -position 14  sim:/testbench_L51/slc3_test/slc/state_controller/LD_MAR
add wave -position end  sim:/testbench_L51/slc3_test/slc/state_controller/LD_PC
add wave -position 9  sim:/testbench_L51/slc3_test/slc/MAR
add wave -position 10  sim:/testbench_L51/slc3_test/slc/MDR
add wave -position 11  sim:/testbench_L51/slc3_test/slc/IR
add wave -position 12  sim:/testbench_L51/slc3_test/slc/PC
add wave -position 13  sim:/testbench_L51/slc3_test/slc/datapath
add wave -position end  sim:/testbench_L51/slc3_test/slc/state_controller/Mem_OE
add wave -position end  sim:/testbench_L51/slc3_test/slc/state_controller/GateMDR
add wave -position end  sim:/testbench_L51/slc3_test/slc/state_controller/LD_MDR
add wave -position end  sim:/testbench_L51/slc3_test/slc/state_controller/LD_IR
restart -f; run 1000ns
do Lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:52 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv 
# -- Compiling module bufferMUX
# 
# Top level modules:
# 	bufferMUX
# End time: 19:35:52 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:52 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 19:35:52 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:52 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 19:35:52 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:52 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 19:35:52 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:52 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 19:35:53 on Sep 28,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:53 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 19:35:53 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:53 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 19:35:53 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX21.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:53 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX21.sv 
# -- Compiling module o16MUX21
# 
# Top level modules:
# 	o16MUX21
# End time: 19:35:53 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:53 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:35:53 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:53 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 19:35:53 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:53 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 19:35:53 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:53 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 19:35:53 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/testbench_L51.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:53 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/testbench_L51.sv 
# -- Compiling module testbench_L51
# 
# Top level modules:
# 	testbench_L51
# End time: 19:35:53 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_L51
# End time: 19:35:54 on Sep 28,2022, Elapsed time: 0:08:32
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_L51 
# Start time: 19:35:54 on Sep 28,2022
# Loading sv_std.std
# Loading work.testbench_L51
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.bufferMUX
# Loading work.o16MUX21
# Loading work.reg_16
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3839) C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv(69): Variable '/testbench_L51/slc3_test/slc/IR[15:12]', driven via a port connection, is multiply driven. See C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_L51/slc3_test/slc/memory_subsystem File: C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv
# ** Warning: (vsim-3839) C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv(69): Variable '/testbench_L51/slc3_test/slc/IR[11:8]', driven via a port connection, is multiply driven. See C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_L51/slc3_test/slc/memory_subsystem File: C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv
# ** Warning: (vsim-3839) C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv(69): Variable '/testbench_L51/slc3_test/slc/IR[7:4]', driven via a port connection, is multiply driven. See C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_L51/slc3_test/slc/memory_subsystem File: C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv
# ** Warning: (vsim-3839) C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv(69): Variable '/testbench_L51/slc3_test/slc/IR[3:0]', driven via a port connection, is multiply driven. See C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_L51/slc3_test/slc/memory_subsystem File: C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
add wave -position end  sim:/testbench_L51/slc3_test/slc/IR
restart -f; run 1000ns
# ** Warning: (vsim-3839) C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv(69): Variable '/testbench_L51/slc3_test/slc/IR[15:12]', driven via a port connection, is multiply driven. See C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_L51/slc3_test/slc/memory_subsystem File: C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv
# ** Warning: (vsim-3839) C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv(69): Variable '/testbench_L51/slc3_test/slc/IR[11:8]', driven via a port connection, is multiply driven. See C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_L51/slc3_test/slc/memory_subsystem File: C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv
# ** Warning: (vsim-3839) C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv(69): Variable '/testbench_L51/slc3_test/slc/IR[7:4]', driven via a port connection, is multiply driven. See C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_L51/slc3_test/slc/memory_subsystem File: C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv
# ** Warning: (vsim-3839) C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv(69): Variable '/testbench_L51/slc3_test/slc/IR[3:0]', driven via a port connection, is multiply driven. See C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_L51/slc3_test/slc/memory_subsystem File: C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv
# WARNING: No extended dataflow license exists
# WARNING: No extended dataflow license exists
do Lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/simulation/modelsim/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:52 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv 
# -- Compiling module bufferMUX
# 
# Top level modules:
# 	bufferMUX
# End time: 19:46:52 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:52 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 19:46:52 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:52 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 19:46:52 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:52 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 19:46:52 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:52 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 19:46:52 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:52 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 19:46:52 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:52 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 19:46:52 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX21.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:52 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX21.sv 
# -- Compiling module o16MUX21
# 
# Top level modules:
# 	o16MUX21
# End time: 19:46:52 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:52 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:46:52 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:52 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 19:46:52 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:52 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 19:46:53 on Sep 28,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:53 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 19:46:53 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/testbench_L51.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:53 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/testbench_L51.sv 
# -- Compiling module testbench_L51
# 
# Top level modules:
# 	testbench_L51
# End time: 19:46:53 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_L51
# End time: 19:46:54 on Sep 28,2022, Elapsed time: 0:11:00
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_L51 
# Start time: 19:46:54 on Sep 28,2022
# Loading sv_std.std
# Loading work.testbench_L51
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.bufferMUX
# Loading work.o16MUX21
# Loading work.reg_16
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
add wave -position end  sim:/testbench_L51/slc3_test/slc/MAR
add wave -position end  sim:/testbench_L51/slc3_test/slc/PC
restart -f; run 1000ns
# End time: 21:08:37 on Sep 28,2022, Elapsed time: 1:21:43
# Errors: 0, Warnings: 0
