

================================================================
== Vivado HLS Report for 'Loop_Xpose_Row_Outer'
================================================================
* Date:           Wed May 26 18:08:28 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dct.prj
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.01|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   67|   67|   67|   67|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_6 (10)  [1/1] 1.77ns
newFuncRoot:0  br label %0


 <State 2>: 5.17ns
ST_2: indvar_flatten (12)  [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %ifBlock ]

ST_2: j_0_i (13)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
:1  %j_0_i = phi i4 [ 0, %newFuncRoot ], [ %tmp_3_mid2_v, %ifBlock ]

ST_2: i_1_i (14)  [1/1] 0.00ns
:2  %i_1_i = phi i4 [ 0, %newFuncRoot ], [ %i, %ifBlock ]

ST_2: exitcond_flatten (15)  [1/1] 2.91ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next (16)  [1/1] 2.75ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: StgValue_12 (17)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %.preheader1.i.exitStub, label %.preheader2.i

ST_2: j (19)  [1/1] 2.62ns  loc: dct.c:37->dct.c:87
.preheader2.i:0  %j = add i4 1, %j_0_i

ST_2: tmp_s (22)  [1/1] 3.10ns  loc: dct.c:39->dct.c:87
.preheader2.i:3  %tmp_s = icmp eq i4 %i_1_i, -8

ST_2: i_1_i_mid2 (23)  [1/1] 2.07ns  loc: dct.c:39->dct.c:87
.preheader2.i:4  %i_1_i_mid2 = select i1 %tmp_s, i4 0, i4 %i_1_i

ST_2: tmp_3_mid2_v (24)  [1/1] 2.07ns  loc: dct.c:40->dct.c:87
.preheader2.i:5  %tmp_3_mid2_v = select i1 %tmp_s, i4 %j, i4 %j_0_i

ST_2: tmp_3 (36)  [1/1] 0.00ns  loc: dct.c:39->dct.c:87
.preheader2.i:17  %tmp_3 = trunc i4 %i_1_i_mid2 to i3

ST_2: StgValue_18 (41)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
branch6:2  br label %ifBlock

ST_2: StgValue_19 (45)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
branch5:2  br label %ifBlock

ST_2: StgValue_20 (49)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
branch4:2  br label %ifBlock

ST_2: StgValue_21 (53)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
branch3:2  br label %ifBlock

ST_2: StgValue_22 (57)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
branch2:2  br label %ifBlock

ST_2: StgValue_23 (61)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
branch1:2  br label %ifBlock

ST_2: StgValue_24 (65)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
branch0:2  br label %ifBlock

ST_2: StgValue_25 (69)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
branch7:2  br label %ifBlock


 <State 3>: 6.01ns
ST_3: tmp_3_mid2_cast (26)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
.preheader2.i:7  %tmp_3_mid2_cast = zext i4 %tmp_3_mid2_v to i8

ST_3: tmp (30)  [1/1] 0.00ns  loc: dct.c:39->dct.c:87
.preheader2.i:11  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_i_mid2, i3 0)

ST_3: tmp_8_cast (31)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
.preheader2.i:12  %tmp_8_cast = zext i7 %tmp to i8

ST_3: tmp_9 (32)  [1/1] 2.75ns  loc: dct.c:40->dct.c:87
.preheader2.i:13  %tmp_9 = add i8 %tmp_8_cast, %tmp_3_mid2_cast

ST_3: tmp_9_cast (33)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
.preheader2.i:14  %tmp_9_cast = zext i8 %tmp_9 to i64

ST_3: row_outbuf_i_addr (34)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
.preheader2.i:15  %row_outbuf_i_addr = getelementptr [64 x i16]* %row_outbuf_i, i64 0, i64 %tmp_9_cast

ST_3: row_outbuf_i_load (35)  [2/2] 3.25ns  loc: dct.c:40->dct.c:87
.preheader2.i:16  %row_outbuf_i_load = load i16* %row_outbuf_i_addr, align 2

ST_3: StgValue_33 (37)  [1/1] 3.31ns  loc: dct.c:40->dct.c:87
.preheader2.i:18  switch i3 %tmp_3, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

ST_3: i (72)  [1/1] 2.62ns  loc: dct.c:39->dct.c:87
ifBlock:1  %i = add i4 %i_1_i_mid2, 1


 <State 4>: 5.58ns
ST_4: StgValue_35 (20)  [1/1] 0.00ns
.preheader2.i:1  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Row_Outer_Loop)

ST_4: empty (21)  [1/1] 0.00ns
.preheader2.i:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_4: tmp_3_mid2 (25)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
.preheader2.i:6  %tmp_3_mid2 = zext i4 %tmp_3_mid2_v to i64

ST_4: StgValue_38 (27)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
.preheader2.i:8  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str6) nounwind

ST_4: tmp_2 (28)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
.preheader2.i:9  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str6) nounwind

ST_4: StgValue_40 (29)  [1/1] 0.00ns  loc: dct.c:41->dct.c:87
.preheader2.i:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_4: row_outbuf_i_load (35)  [1/2] 3.25ns  loc: dct.c:40->dct.c:87
.preheader2.i:16  %row_outbuf_i_load = load i16* %row_outbuf_i_addr, align 2

ST_4: col_inbuf_6_addr (39)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
branch6:0  %col_inbuf_6_addr = getelementptr [8 x i16]* %col_inbuf_6, i64 0, i64 %tmp_3_mid2

ST_4: StgValue_43 (40)  [1/1] 2.32ns  loc: dct.c:40->dct.c:87
branch6:1  store i16 %row_outbuf_i_load, i16* %col_inbuf_6_addr, align 2

ST_4: col_inbuf_5_addr (43)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
branch5:0  %col_inbuf_5_addr = getelementptr [8 x i16]* %col_inbuf_5, i64 0, i64 %tmp_3_mid2

ST_4: StgValue_45 (44)  [1/1] 2.32ns  loc: dct.c:40->dct.c:87
branch5:1  store i16 %row_outbuf_i_load, i16* %col_inbuf_5_addr, align 2

ST_4: col_inbuf_4_addr (47)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
branch4:0  %col_inbuf_4_addr = getelementptr [8 x i16]* %col_inbuf_4, i64 0, i64 %tmp_3_mid2

ST_4: StgValue_47 (48)  [1/1] 2.32ns  loc: dct.c:40->dct.c:87
branch4:1  store i16 %row_outbuf_i_load, i16* %col_inbuf_4_addr, align 2

ST_4: col_inbuf_3_addr (51)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
branch3:0  %col_inbuf_3_addr = getelementptr [8 x i16]* %col_inbuf_3, i64 0, i64 %tmp_3_mid2

ST_4: StgValue_49 (52)  [1/1] 2.32ns  loc: dct.c:40->dct.c:87
branch3:1  store i16 %row_outbuf_i_load, i16* %col_inbuf_3_addr, align 2

ST_4: col_inbuf_2_addr (55)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
branch2:0  %col_inbuf_2_addr = getelementptr [8 x i16]* %col_inbuf_2, i64 0, i64 %tmp_3_mid2

ST_4: StgValue_51 (56)  [1/1] 2.32ns  loc: dct.c:40->dct.c:87
branch2:1  store i16 %row_outbuf_i_load, i16* %col_inbuf_2_addr, align 2

ST_4: col_inbuf_1_addr (59)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
branch1:0  %col_inbuf_1_addr = getelementptr [8 x i16]* %col_inbuf_1, i64 0, i64 %tmp_3_mid2

ST_4: StgValue_53 (60)  [1/1] 2.32ns  loc: dct.c:40->dct.c:87
branch1:1  store i16 %row_outbuf_i_load, i16* %col_inbuf_1_addr, align 2

ST_4: col_inbuf_0_addr (63)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
branch0:0  %col_inbuf_0_addr = getelementptr [8 x i16]* %col_inbuf_0, i64 0, i64 %tmp_3_mid2

ST_4: StgValue_55 (64)  [1/1] 2.32ns  loc: dct.c:40->dct.c:87
branch0:1  store i16 %row_outbuf_i_load, i16* %col_inbuf_0_addr, align 2

ST_4: col_inbuf_7_addr (67)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
branch7:0  %col_inbuf_7_addr = getelementptr [8 x i16]* %col_inbuf_7, i64 0, i64 %tmp_3_mid2

ST_4: StgValue_57 (68)  [1/1] 2.32ns  loc: dct.c:40->dct.c:87
branch7:1  store i16 %row_outbuf_i_load, i16* %col_inbuf_7_addr, align 2

ST_4: empty_14 (71)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
ifBlock:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str6, i32 %tmp_2) nounwind

ST_4: StgValue_59 (73)  [1/1] 0.00ns
ifBlock:2  br label %0


 <State 5>: 0.00ns
ST_5: StgValue_60 (75)  [1/1] 0.00ns
.preheader1.i.exitStub:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [12]  (1.77 ns)

 <State 2>: 5.17ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dct.c:39->dct.c:87) [14]  (0 ns)
	'icmp' operation ('tmp_s', dct.c:39->dct.c:87) [22]  (3.1 ns)
	'select' operation ('i_1_i_mid2', dct.c:39->dct.c:87) [23]  (2.07 ns)

 <State 3>: 6.01ns
The critical path consists of the following:
	'add' operation ('tmp_9', dct.c:40->dct.c:87) [32]  (2.75 ns)
	'getelementptr' operation ('row_outbuf_i_addr', dct.c:40->dct.c:87) [34]  (0 ns)
	'load' operation ('row_outbuf_i_load', dct.c:40->dct.c:87) on array 'row_outbuf_i' [35]  (3.25 ns)

 <State 4>: 5.58ns
The critical path consists of the following:
	'load' operation ('row_outbuf_i_load', dct.c:40->dct.c:87) on array 'row_outbuf_i' [35]  (3.25 ns)
	'store' operation (dct.c:40->dct.c:87) of variable 'row_outbuf_i_load', dct.c:40->dct.c:87 on array 'col_inbuf_0' [64]  (2.32 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
