# 25daysVLSIchallange
this is a series of 25 days where I try to implement Verilog codes 
