 Timing Path to product[2] 
  
 Path Start Point : multiplicand[0] 
 Path End Point   : product[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    multiplicand[0]           Rise  0.7000 0.0000 0.1000 32.8564  100.328 133.184           33      65.0335  c             | 
|    i_0_5/p_0[17]             Rise  0.7000 0.0000                                                            A             | 
|    i_0_5/i_1/A     HA_X1     Rise  0.7020 0.0020 0.1000          3.18586                                                  | 
|    i_0_5/i_1/S     HA_X1     Fall  0.7210 0.0190 0.0090 0.010705 1.40277 1.41347           1       65.0335                | 
|    i_0_5/p_2[17]             Fall  0.7210 0.0000                                                            A             | 
|    i_0_0_469/A1    AOI222_X1 Fall  0.7210 0.0000 0.0090          1.40277                                                  | 
|    i_0_0_469/ZN    AOI222_X1 Rise  0.7480 0.0270 0.0210 0.239488 1.54936 1.78885           1       65.0335                | 
|    i_0_0_468/A     INV_X1    Rise  0.7480 0.0000 0.0210          1.70023                                                  | 
|    i_0_0_468/ZN    INV_X1    Fall  0.7640 0.0160 0.0100 0.322994 5       5.32299           1       65.0335                | 
|    product[2]                Fall  0.7640 0.0000 0.0100          5                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7640         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0640         | 
---------------------------------------------------------------


 Timing Path to product[0] 
  
 Path Start Point : multiplier[0] 
 Path End Point   : product[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    multiplier[0]         Rise  0.7000 0.0000 0.1000 10.6421  25.2239 35.866            18      44.0179  c             | 
|    i_0_0_540/A2  AND2_X1 Rise  0.7030 0.0030 0.1000          0.97463                                                  | 
|    i_0_0_540/ZN  AND2_X1 Rise  0.7680 0.0650 0.0230 3.3273   5       8.3273            1       64.654                 | 
|    product[0]            Rise  0.7680 0.0000 0.0230          5                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7680         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0680         | 
---------------------------------------------------------------


 Timing Path to product[3] 
  
 Path Start Point : multiplicand[0] 
 Path End Point   : product[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    multiplicand[0]           Rise  0.7000 0.0000 0.1000 32.8564  100.328 133.184           33      65.0335  c             | 
|    i_0_9/p_0[17]             Rise  0.7000 0.0000                                                            A             | 
|    i_0_9/i_1/A     HA_X1     Rise  0.7070 0.0070 0.1000          3.18586                                                  | 
|    i_0_9/i_1/S     HA_X1     Fall  0.7270 0.0200 0.0080 0.210548 1.40277 1.61331           1       67.779                 | 
|    i_0_9/p_2[17]             Fall  0.7270 0.0000                                                            A             | 
|    i_0_0_433/A1    AOI222_X1 Fall  0.7270 0.0000 0.0080          1.40277                                                  | 
|    i_0_0_433/ZN    AOI222_X1 Rise  0.7540 0.0270 0.0210 0.269453 1.54936 1.81881           1       67.779                 | 
|    i_0_0_432/A     INV_X1    Rise  0.7540 0.0000 0.0210          1.70023                                                  | 
|    i_0_0_432/ZN    INV_X1    Fall  0.7700 0.0160 0.0100 0.322254 5       5.32225           1       67.779                 | 
|    product[3]                Fall  0.7700 0.0000 0.0100          5                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7700         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0700         | 
---------------------------------------------------------------


 Timing Path to product[5] 
  
 Path Start Point : multiplicand[0] 
 Path End Point   : product[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    multiplicand[0]           Rise  0.7000 0.0000 0.1000 32.8564  100.328 133.184           33      65.0335  c             | 
|    i_0_14/p_0[17]            Rise  0.7000 0.0000                                                            A             | 
|    i_0_14/i_1/A    HA_X1     Rise  0.7120 0.0120 0.1000          3.18586                                                  | 
|    i_0_14/i_1/S    HA_X1     Fall  0.7320 0.0200 0.0090 0.236955 1.40277 1.63972           1       61.0156                | 
|    i_0_14/p_2[17]            Fall  0.7320 0.0000                                                            A             | 
|    i_0_0_361/A1    AOI222_X1 Fall  0.7320 0.0000 0.0090          1.40277                                                  | 
|    i_0_0_361/ZN    AOI222_X1 Rise  0.7580 0.0260 0.0210 0.178776 1.54936 1.72814           1       61.0156                | 
|    i_0_0_360/A     INV_X1    Rise  0.7580 0.0000 0.0210          1.70023                                                  | 
|    i_0_0_360/ZN    INV_X1    Fall  0.7750 0.0170 0.0100 0.855707 5       5.85571           1       61.0156                | 
|    product[5]                Fall  0.7750 0.0000 0.0100          5                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7750         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0750         | 
---------------------------------------------------------------


 Timing Path to product[6] 
  
 Path Start Point : multiplicand[0] 
 Path End Point   : product[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    multiplicand[0]           Rise  0.7000 0.0000 0.1000 32.8564  100.328 133.184           33      65.0335  c             | 
|    i_0_17/p_0[17]            Rise  0.7000 0.0000                                                            A             | 
|    i_0_17/i_1/A    HA_X1     Rise  0.7130 0.0130 0.1000          3.18586                                                  | 
|    i_0_17/i_1/S    HA_X1     Fall  0.7350 0.0220 0.0090 0.490314 1.40277 1.89308           1       56.3728                | 
|    i_0_17/p_2[17]            Fall  0.7350 0.0000                                                            A             | 
|    i_0_0_325/A1    AOI222_X1 Fall  0.7350 0.0000 0.0090          1.40277                                                  | 
|    i_0_0_325/ZN    AOI222_X1 Rise  0.7620 0.0270 0.0210 0.229762 1.54936 1.77912           1       56.3728                | 
|    i_0_0_324/A     INV_X1    Rise  0.7620 0.0000 0.0210          1.70023                                                  | 
|    i_0_0_324/ZN    INV_X1    Fall  0.7780 0.0160 0.0100 0.297565 5       5.29757           1       56.3728                | 
|    product[6]                Fall  0.7780 0.0000 0.0100          5                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7780         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0780         | 
---------------------------------------------------------------


 Timing Path to product[4] 
  
 Path Start Point : multiplicand[0] 
 Path End Point   : product[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    multiplicand[0]           Rise  0.7000 0.0000 0.1000 32.8564  100.328 133.184           33      65.0335  c             | 
|    i_0_11/p_0[17]            Rise  0.7000 0.0000                                                            A             | 
|    i_0_11/i_1/A    HA_X1     Rise  0.7110 0.0110 0.1000          3.18586                                                  | 
|    i_0_11/i_1/S    HA_X1     Fall  0.7330 0.0220 0.0090 0.534427 1.40277 1.93719           1       61.2054                | 
|    i_0_11/p_2[17]            Fall  0.7330 0.0000                                                            A             | 
|    i_0_0_397/A1    AOI222_X1 Fall  0.7330 0.0000 0.0090          1.40277                                                  | 
|    i_0_0_397/ZN    AOI222_X1 Rise  0.7610 0.0280 0.0220 0.384879 1.54936 1.93424           1       61.2054                | 
|    i_0_0_396/A     INV_X1    Rise  0.7610 0.0000 0.0220          1.70023                                                  | 
|    i_0_0_396/ZN    INV_X1    Fall  0.7780 0.0170 0.0100 0.794114 5       5.79411           1       61.2054                | 
|    product[4]                Fall  0.7780 0.0000 0.0100          5                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7780         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0780         | 
---------------------------------------------------------------


 Timing Path to product[7] 
  
 Path Start Point : multiplicand[0] 
 Path End Point   : product[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    multiplicand[0]           Rise  0.7000 0.0000 0.1000 32.8564    100.328 133.184           33      65.0335  c             | 
|    i_0_20/p_0[17]            Rise  0.7000 0.0000                                                              A             | 
|    i_0_20/i_1/A    HA_X1     Rise  0.7250 0.0250 0.1000            3.18586                                                  | 
|    i_0_20/i_1/S    HA_X1     Fall  0.7440 0.0190 0.0080 0.00796366 1.40277 1.41073           1       58.9397                | 
|    i_0_20/p_2[17]            Fall  0.7440 0.0000                                                              A             | 
|    i_0_0_289/A1    AOI222_X1 Fall  0.7440 0.0000 0.0080            1.40277                                                  | 
|    i_0_0_289/ZN    AOI222_X1 Rise  0.7710 0.0270 0.0220 0.437311   1.54936 1.98667           1       58.9397                | 
|    i_0_0_288/A     INV_X1    Rise  0.7710 0.0000 0.0220            1.70023                                                  | 
|    i_0_0_288/ZN    INV_X1    Fall  0.7880 0.0170 0.0100 0.470702   5       5.4707            1       58.9397                | 
|    product[7]                Fall  0.7880 0.0000 0.0100            5                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7880         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0880         | 
---------------------------------------------------------------


 Timing Path to product[31] 
  
 Path Start Point : multiplicand[15] 
 Path End Point   : product[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    multiplicand[15]           Rise  0.7000 0.0000 0.1000 24.5172  36.5205 61.0377           16      64.2188  c             | 
|    i_0_45/p_0[32]             Rise  0.7000 0.0000                                                            A             | 
|    i_0_45/i_16/A    XOR2_X1   Rise  0.7100 0.0100 0.1000          2.23214                                                  | 
|    i_0_45/i_16/Z    XOR2_X1   Fall  0.7310 0.0210 0.0110 0.418174 1.38349 1.80167           1       59.1741                | 
|    i_0_45/p_2[32]             Fall  0.7310 0.0000                                                            A             | 
|    i_0_0_31/C1      AOI221_X1 Fall  0.7310 0.0000 0.0110          1.38349                                                  | 
|    i_0_0_31/ZN      AOI221_X1 Rise  0.7650 0.0340 0.0230 0.110914 1.54936 1.66027           1       59.1741                | 
|    i_0_0_30/A       INV_X1    Rise  0.7650 0.0000 0.0230          1.70023                                                  | 
|    i_0_0_30/ZN      INV_X1    Fall  0.7890 0.0240 0.0140 0.366977 10      10.367            2       59.1741                | 
|    product[31]                Fall  0.7890 0.0000 0.0140          5                                          c             | 
------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7890         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0890         | 
---------------------------------------------------------------


 Timing Path to product[30] 
  
 Path Start Point : multiplicand[15] 
 Path End Point   : product[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    multiplicand[15]           Rise  0.7000 0.0000 0.1000 24.5172  36.5205 61.0377           16      64.2188  c             | 
|    i_0_45/p_0[32]             Rise  0.7000 0.0000                                                            A             | 
|    i_0_45/i_16/A    XOR2_X1   Rise  0.7100 0.0100 0.1000          2.23214                                                  | 
|    i_0_45/i_16/Z    XOR2_X1   Fall  0.7310 0.0210 0.0110 0.418174 1.38349 1.80167           1       59.1741                | 
|    i_0_45/p_2[32]             Fall  0.7310 0.0000                                                            A             | 
|    i_0_0_31/C1      AOI221_X1 Fall  0.7310 0.0000 0.0110          1.38349                                                  | 
|    i_0_0_31/ZN      AOI221_X1 Rise  0.7650 0.0340 0.0230 0.110914 1.54936 1.66027           1       59.1741                | 
|    i_0_0_30/A       INV_X1    Rise  0.7650 0.0000 0.0230          1.70023                                                  | 
|    i_0_0_30/ZN      INV_X1    Fall  0.7890 0.0240 0.0140 0.366977 10      10.367            2       59.1741                | 
|    product[30]                Fall  0.7890 0.0000 0.0140          5                                          c             | 
------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7890         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0890         | 
---------------------------------------------------------------


 Timing Path to product[10] 
  
 Path Start Point : multiplicand[0] 
 Path End Point   : product[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    multiplicand[0]           Rise  0.7000 0.0000 0.1000 32.8564  100.328 133.184           33      65.0335  c             | 
|    i_0_29/p_0[17]            Rise  0.7000 0.0000                                                            A             | 
|    i_0_29/i_1/A    HA_X1     Rise  0.7250 0.0250 0.1000          3.18586                                                  | 
|    i_0_29/i_1/S    HA_X1     Fall  0.7450 0.0200 0.0090 0.13683  1.40277 1.5396            1       63.7388                | 
|    i_0_29/p_2[17]            Fall  0.7450 0.0000                                                            A             | 
|    i_0_0_181/A1    AOI222_X1 Fall  0.7450 0.0000 0.0090          1.40277                                                  | 
|    i_0_0_181/ZN    AOI222_X1 Rise  0.7720 0.0270 0.0210 0.316211 1.54936 1.86557           1       63.7388                | 
|    i_0_0_180/A     INV_X1    Rise  0.7720 0.0000 0.0210          1.70023                                                  | 
|    i_0_0_180/ZN    INV_X1    Fall  0.7890 0.0170 0.0100 0.715726 5       5.71573           1       63.7388                | 
|    product[10]               Fall  0.7890 0.0000 0.0100          5                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7890         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0890         | 
---------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1692M, PVMEM - 1839M)
