#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b6fc11d860 .scope module, "VGAtimingSim" "VGAtimingSim" 2 96;
 .timescale 0 0;
v000001b6fc0e2db0_0 .net "blank", 0 0, L_000001b6fc11ed10;  1 drivers
v000001b6fc0e2e50_0 .net "clk_25MHz", 0 0, v000001b6fc0e2d10_0;  1 drivers
v000001b6fc0e2ef0_0 .net "hcnt", 10 0, L_000001b6fc11ea00;  1 drivers
v000001b6fc174160_0 .net "hsync", 0 0, L_000001b6fc11e8b0;  1 drivers
v000001b6fc173c60_0 .var "reset", 0 0;
v000001b6fc174700_0 .net "vcnt", 10 0, L_000001b6fc11ed80;  1 drivers
v000001b6fc174200_0 .net "vsync", 0 0, L_000001b6fc11ea70;  1 drivers
S_000001b6fc11d9f0 .scope module, "VGAtiming" "VGAtiming" 2 101, 2 31 0, S_000001b6fc11d860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PCLK_I";
    .port_info 1 /INPUT 1 "RST_I";
    .port_info 2 /OUTPUT 1 "BLANK_O";
    .port_info 3 /OUTPUT 1 "HSYNC_O";
    .port_info 4 /OUTPUT 1 "VSYNC_O";
    .port_info 5 /OUTPUT 11 "HCNT_O";
    .port_info 6 /OUTPUT 11 "VCNT_O";
L_000001b6fc11ea00 .functor BUFZ 11, v000001b6fc11db80_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_000001b6fc11ed80 .functor BUFZ 11, v000001b6fc11e080_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_000001b6fc11e8b0 .functor BUFZ 1, v000001b6fc11e260_0, C4<0>, C4<0>, C4<0>;
L_000001b6fc11ea70 .functor BUFZ 1, v000001b6fc0e2ae0_0, C4<0>, C4<0>, C4<0>;
L_000001b6fc11ed10 .functor BUFZ 1, v000001b6fc11e1c0_0, C4<0>, C4<0>, C4<0>;
v000001b6fc0e3160_0 .net "BLANK_O", 0 0, L_000001b6fc11ed10;  alias, 1 drivers
v000001b6fc10a340_0 .net "HCNT_O", 10 0, L_000001b6fc11ea00;  alias, 1 drivers
v000001b6fc11db80_0 .var "HCnt", 10 0;
v000001b6fc11dc20_0 .net "HSYNC_O", 0 0, L_000001b6fc11e8b0;  alias, 1 drivers
v000001b6fc11dea0_0 .net "PCLK_I", 0 0, v000001b6fc0e2d10_0;  alias, 1 drivers
v000001b6fc11df40_0 .net "RST_I", 0 0, v000001b6fc173c60_0;  1 drivers
v000001b6fc11dfe0_0 .net "VCNT_O", 10 0, L_000001b6fc11ed80;  alias, 1 drivers
v000001b6fc11e080_0 .var "VCnt", 10 0;
v000001b6fc11e120_0 .net "VSYNC_O", 0 0, L_000001b6fc11ea70;  alias, 1 drivers
v000001b6fc11e1c0_0 .var "blank", 0 0;
v000001b6fc11e260_0 .var "hsync", 0 0;
v000001b6fc0e2ae0_0 .var "vsync", 0 0;
E_000001b6fc105820 .event posedge, v000001b6fc11dea0_0;
S_000001b6fc0e2b80 .scope module, "clock2_25MHz" "clock2_25MHz" 2 100, 2 91 0, S_000001b6fc11d860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_25MHz";
v000001b6fc0e2d10_0 .var "clk_25MHz", 0 0;
    .scope S_000001b6fc0e2b80;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b6fc0e2d10_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001b6fc0e2b80;
T_1 ;
    %delay 20, 0;
    %load/vec4 v000001b6fc0e2d10_0;
    %inv;
    %store/vec4 v000001b6fc0e2d10_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b6fc11d9f0;
T_2 ;
    %wait E_000001b6fc105820;
    %load/vec4 v000001b6fc11df40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 19, 0, 11;
    %assign/vec4 v000001b6fc11db80_0, 0;
    %pushi/vec4 14, 0, 11;
    %assign/vec4 v000001b6fc11e080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b6fc11e260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b6fc0e2ae0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b6fc11db80_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001b6fc11db80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b6fc11e1c0_0, 0;
    %load/vec4 v000001b6fc11e080_0;
    %addi 1, 0, 11;
    %assign/vec4 v000001b6fc11e080_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001b6fc11db80_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b6fc11e1c0_0, 0;
    %load/vec4 v000001b6fc11db80_0;
    %addi 1, 0, 11;
    %assign/vec4 v000001b6fc11db80_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001b6fc11db80_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b6fc11e260_0, 0;
    %load/vec4 v000001b6fc11db80_0;
    %addi 1, 0, 11;
    %assign/vec4 v000001b6fc11db80_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000001b6fc11db80_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b6fc11e260_0, 0;
    %load/vec4 v000001b6fc11db80_0;
    %addi 1, 0, 11;
    %assign/vec4 v000001b6fc11db80_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v000001b6fc11db80_0;
    %addi 1, 0, 11;
    %assign/vec4 v000001b6fc11db80_0, 0;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
    %load/vec4 v000001b6fc11e080_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001b6fc11e080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b6fc11e1c0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v000001b6fc11e080_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b6fc11e1c0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001b6fc11e080_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.16, 4;
    %load/vec4 v000001b6fc11db80_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b6fc0e2ae0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001b6fc11e080_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.19, 4;
    %load/vec4 v000001b6fc11e080_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b6fc0e2ae0_0, 0;
T_2.17 ;
T_2.15 ;
T_2.13 ;
T_2.11 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b6fc11d860;
T_3 ;
    %vpi_call 2 103 "$display", "clk reset hsync vsync blank hcnt vcnt   time(ns)" {0 0 0};
    %vpi_call 2 104 "$monitor", " %b    %b     %b     %b     %b   %3d  %3d", v000001b6fc0e2e50_0, v000001b6fc173c60_0, v000001b6fc174160_0, v000001b6fc174200_0, v000001b6fc0e2db0_0, v000001b6fc0e2ef0_0, v000001b6fc174700_0, $stime {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b6fc173c60_0, 0, 1;
    %wait E_000001b6fc105820;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b6fc173c60_0, 0, 1;
    %wait E_000001b6fc105820;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b6fc173c60_0, 0, 1;
    %delay 24120, 0;
    %vpi_call 2 109 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\VGAtiming.v";
