0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sim_1/imports/loaderAndShifter/t_clock_generator.v,1638561887,verilog,,C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/imports/Designs/parallel_conv_5_3/parallel_conv_5_3.srcs/sources_1/imports/paralelConv1N/t_prbs_checker.v,,t_clock_generator,,,,,,,,
C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sim_1/new/final_course_exercise_tb.v,1639437095,verilog,,,,final_course_exercise_tb,,,,,,,,
C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/imports/Designs/async_fifo/async_fifo.srcs/sources_1/new/async_fifo.v,1639097810,verilog,,C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/new/final_course_exercise.v,,async_fifo,,,,,,,,
C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/imports/Designs/parallel_conv_1_n/parallel_conv_1_n.srcs/sources_1/new/parallel_conv_1_n.v,1637769215,verilog,,C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/imports/Designs/parallel_conv_5_3/parallel_conv_5_3.srcs/sources_1/new/parallel_conv_5_3.v,,parallel_conv_1_n,,,,,,,,
C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/imports/Designs/parallel_conv_5_3/parallel_conv_5_3.srcs/sources_1/imports/paralelConv1N/sigma_delta.v,1635694971,verilog,,C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sim_1/imports/loaderAndShifter/t_clock_generator.v,,sigma_delta,,,,,,,,
C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/imports/Designs/parallel_conv_5_3/parallel_conv_5_3.srcs/sources_1/imports/paralelConv1N/t_prbs_checker.v,1636679128,verilog,,C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/imports/Designs/parallel_conv_5_3/parallel_conv_5_3.srcs/sources_1/imports/paralelConv1N/t_prbs_generator.v,,t_prbs_checker,,,,,,,,
C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/imports/Designs/parallel_conv_5_3/parallel_conv_5_3.srcs/sources_1/imports/paralelConv1N/t_prbs_generator.v,1632505292,verilog,,C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sim_1/new/final_course_exercise_tb.v,,t_prbs_generator,,,,,,,,
C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/imports/Designs/parallel_conv_5_3/parallel_conv_5_3.srcs/sources_1/new/parallel_conv_5_3.v,1638308524,verilog,,C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/imports/Designs/seq_aligner/seq_aligner.srcs/sources_1/new/seq_aligner.v,,parallel_conv_5_3,,,,,,,,
C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/imports/Designs/seq_aligner/seq_aligner.srcs/sources_1/new/seq_aligner.v,1639012726,verilog,,C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/imports/Designs/parallel_conv_5_3/parallel_conv_5_3.srcs/sources_1/imports/paralelConv1N/sigma_delta.v,,seq_aligner,,,,,,,,
C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/new/final_course_exercise.v,1639425969,verilog,,C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/imports/Designs/parallel_conv_1_n/parallel_conv_1_n.srcs/sources_1/new/parallel_conv_1_n.v,,final_course_exercise,,,,,,,,
