/********************************************************************
*
* SOC BASEADDRESS. header file
*
* Copyright (C) 2023 Texas Instruments Incorporated.
*  Redistribution and use in source and binary forms, with or without
*  modification, are permitted provided that the following conditions
*  are met:
*
*    Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
*
*    Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the
*    distribution.
*
*    Neither the name of Texas Instruments Incorporated nor the names of
*    its contributors may be used to endorse or promote products derived
*    from this software without specific prior written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
*  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#ifndef LLDR_SOC_BASEADDRESS_H_
#define LLDR_SOC_BASEADDRESS_H_

#include <hw_include/lldr.h>
#include <hw_include/tistdtypes.h>
#ifdef __cplusplus
extern "C"
{
#endif

/*
* Auto-generated SoC Base Address File:
*/

#define CSL_PSRAM2KECC0_RAM_BASE                                                                   (0x0UL)
#define CSL_PSRAM2KECC0_RAM_SIZE                                                                   (0x800UL)
#define CSL_CTRL_MMR0_CFG0_BASE                                                                    (0x100000UL)
#define CSL_CTRL_MMR0_CFG0_SIZE                                                                    (0x20000UL)
#define CSL_PSRAMECC0_RAM_BASE                                                                     (0x200000UL)
#define CSL_PSRAMECC0_RAM_SIZE                                                                     (0x400UL)
#define CSL_PSC0_BASE                                                                              (0x400000UL)
#define CSL_PSC0_SIZE                                                                              (0x1000UL)
#define CSL_PLLCTRL0_BASE                                                                          (0x410000UL)
#define CSL_PLLCTRL0_SIZE                                                                          (0x200UL)
#define CSL_AM_BOLT_PSC_WRAP0_VBUS_BASE                                                            (0x420000UL)
#define CSL_AM_BOLT_PSC_WRAP0_VBUS_SIZE                                                            (0x1000UL)
#define CSL_GPIO0_BASE                                                                             (0x600000UL)
#define CSL_GPIO0_SIZE                                                                             (0x100UL)
#define CSL_GPIO2_BASE                                                                             (0x610000UL)
#define CSL_GPIO2_SIZE                                                                             (0x100UL)
#define CSL_GPIO4_BASE                                                                             (0x620000UL)
#define CSL_GPIO4_SIZE                                                                             (0x100UL)
#define CSL_GPIO6_BASE                                                                             (0x630000UL)
#define CSL_GPIO6_SIZE                                                                             (0x100UL)
#define CSL_PLL0_CFG_BASE                                                                          (0x680000UL)
#define CSL_PLL0_CFG_SIZE                                                                          (0x20000UL)
#define CSL_ESM0_CFG_BASE                                                                          (0x700000UL)
#define CSL_ESM0_CFG_SIZE                                                                          (0x1000UL)
#define CSL_AM_MAIN_INFRA_TO_MAIN_INFRA_STOG0_CFG_BASE                                             (0x780000UL)
#define CSL_AM_MAIN_INFRA_TO_MAIN_INFRA_STOG0_CFG_SIZE                                             (0x400UL)
#define CSL_DCC0_BASE                                                                              (0x800000UL)
#define CSL_DCC0_SIZE                                                                              (0x40UL)
#define CSL_DCC1_BASE                                                                              (0x804000UL)
#define CSL_DCC1_SIZE                                                                              (0x40UL)
#define CSL_DCC2_BASE                                                                              (0x808000UL)
#define CSL_DCC2_SIZE                                                                              (0x40UL)
#define CSL_DCC3_BASE                                                                              (0x80c000UL)
#define CSL_DCC3_SIZE                                                                              (0x40UL)
#define CSL_DCC4_BASE                                                                              (0x810000UL)
#define CSL_DCC4_SIZE                                                                              (0x40UL)
#define CSL_DCC5_BASE                                                                              (0x814000UL)
#define CSL_DCC5_SIZE                                                                              (0x40UL)
#define CSL_DCC6_BASE                                                                              (0x818000UL)
#define CSL_DCC6_SIZE                                                                              (0x40UL)
#define CSL_DCC7_BASE                                                                              (0x81c000UL)
#define CSL_DCC7_SIZE                                                                              (0x40UL)
#define CSL_DCC8_BASE                                                                              (0x820000UL)
#define CSL_DCC8_SIZE                                                                              (0x40UL)
#define CSL_DCC9_BASE                                                                              (0x824000UL)
#define CSL_DCC9_SIZE                                                                              (0x40UL)
#define CSL_GPIOMUX_INTRTR0_CFG_BASE                                                               (0xa00000UL)
#define CSL_GPIOMUX_INTRTR0_CFG_SIZE                                                               (0x800UL)
#define CSL_MAIN2MCU_LVL_INTRTR0_CFG_BASE                                                          (0xa10000UL)
#define CSL_MAIN2MCU_LVL_INTRTR0_CFG_SIZE                                                          (0x800UL)
#define CSL_MAIN2MCU_PLS_INTRTR0_CFG_BASE                                                          (0xa20000UL)
#define CSL_MAIN2MCU_PLS_INTRTR0_CFG_SIZE                                                          (0x800UL)
#define CSL_CMPEVENT_INTRTR0_CFG_BASE                                                              (0xa30000UL)
#define CSL_CMPEVENT_INTRTR0_CFG_SIZE                                                              (0x200UL)
#define CSL_TIMESYNC_INTRTR0_INTR_ROUTER_CFG_BASE                                                  (0xa40000UL)
#define CSL_TIMESYNC_INTRTR0_INTR_ROUTER_CFG_SIZE                                                  (0x800UL)
#define CSL_GTC0_GTC_CFG0_BASE                                                                     (0xa80000UL)
#define CSL_GTC0_GTC_CFG0_SIZE                                                                     (0x400UL)
#define CSL_GTC0_GTC_CFG1_BASE                                                                     (0xa90000UL)
#define CSL_GTC0_GTC_CFG1_SIZE                                                                     (0x4000UL)
#define CSL_GTC0_GTC_CFG2_BASE                                                                     (0xaa0000UL)
#define CSL_GTC0_GTC_CFG2_SIZE                                                                     (0x4000UL)
#define CSL_GTC0_GTC_CFG3_BASE                                                                     (0xab0000UL)
#define CSL_GTC0_GTC_CFG3_SIZE                                                                     (0x4000UL)
#define CSL_MAIN_CBASS0_ERR_BASE                                                                   (0xb00000UL)
#define CSL_MAIN_CBASS0_ERR_SIZE                                                                   (0x400UL)
#define CSL_CBASS_INFRA_NON_SAFE0_ERR_BASE                                                         (0xb04000UL)
#define CSL_CBASS_INFRA_NON_SAFE0_ERR_SIZE                                                         (0x400UL)
#define CSL_CBASS_FW0_ERR_BASE                                                                     (0xb08000UL)
#define CSL_CBASS_FW0_ERR_SIZE                                                                     (0x400UL)
#define CSL_PSRAMECC0_ECC_AGGR_BASE                                                                (0xc00000UL)
#define CSL_PSRAMECC0_ECC_AGGR_SIZE                                                                (0x400UL)
#define CSL_PSRAM2KECC0_ECC_AGGR_BASE                                                              (0xc01000UL)
#define CSL_PSRAM2KECC0_ECC_AGGR_SIZE                                                              (0x400UL)
#define CSL_ECC_AGGR0_ECC_AGGR_BASE                                                                (0xc02000UL)
#define CSL_ECC_AGGR0_ECC_AGGR_SIZE                                                                (0x400UL)
#define CSL_PBIST0_BASE                                                                            (0xd00000UL)
#define CSL_PBIST0_SIZE                                                                            (0x400UL)
#define CSL_DFTSS0_BASE                                                                            (0xd10000UL)
#define CSL_DFTSS0_SIZE                                                                            (0x400UL)
#define CSL_PBIST1_BASE                                                                            (0xd20000UL)
#define CSL_PBIST1_SIZE                                                                            (0x400UL)
#define CSL_PBIST4_BASE                                                                            (0xd30000UL)
#define CSL_PBIST4_SIZE                                                                            (0x400UL)
#define CSL_COMPUTE_CLUSTER0_GIC_TRANSLATER_BASE                                                   (0x1000000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_TRANSLATER_SIZE                                                   (0x400000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_DISTRIBUTOR_BASE                                                  (0x1800000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_DISTRIBUTOR_SIZE                                                  (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_MESSAGE_BASED_SPIS_BASE                                           (0x1810000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_MESSAGE_BASED_SPIS_SIZE                                           (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_ITS_BASE                                                          (0x1820000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_ITS_SIZE                                                          (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_CONTROL_LPI_0_BASE                                  (0x1900000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_CONTROL_LPI_0_SIZE                                  (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_SGI_PPI_0_BASE                                      (0x1910000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_SGI_PPI_0_SIZE                                      (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_CONTROL_LPI_1_BASE                                  (0x1920000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_CONTROL_LPI_1_SIZE                                  (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_SGI_PPI_1_BASE                                      (0x1930000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_SGI_PPI_1_SIZE                                      (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_CONTROL_LPI_2_BASE                                  (0x1940000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_CONTROL_LPI_2_SIZE                                  (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_SGI_PPI_2_BASE                                      (0x1950000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_SGI_PPI_2_SIZE                                      (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_CONTROL_LPI_3_BASE                                  (0x1960000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_CONTROL_LPI_3_SIZE                                  (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_SGI_PPI_3_BASE                                      (0x1970000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_SGI_PPI_3_SIZE                                      (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_CONTROL_LPI_4_BASE                                  (0x1980000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_CONTROL_LPI_4_SIZE                                  (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_SGI_PPI_4_BASE                                      (0x1990000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_SGI_PPI_4_SIZE                                      (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_CONTROL_LPI_5_BASE                                  (0x19a0000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_CONTROL_LPI_5_SIZE                                  (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_SGI_PPI_5_BASE                                      (0x19b0000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_SGI_PPI_5_SIZE                                      (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_CONTROL_LPI_6_BASE                                  (0x19c0000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_CONTROL_LPI_6_SIZE                                  (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_SGI_PPI_6_BASE                                      (0x19d0000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_SGI_PPI_6_SIZE                                      (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_CONTROL_LPI_7_BASE                                  (0x19e0000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_CONTROL_LPI_7_SIZE                                  (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_SGI_PPI_7_BASE                                      (0x19f0000UL)
#define CSL_COMPUTE_CLUSTER0_GIC_REDISTRIBUTOR_SGI_PPI_7_SIZE                                      (0x10000UL)
#define CSL_I2C0_CFG_BASE                                                                          (0x2000000UL)
#define CSL_I2C0_CFG_SIZE                                                                          (0x100UL)
#define CSL_I2C1_CFG_BASE                                                                          (0x2010000UL)
#define CSL_I2C1_CFG_SIZE                                                                          (0x100UL)
#define CSL_I2C2_CFG_BASE                                                                          (0x2020000UL)
#define CSL_I2C2_CFG_SIZE                                                                          (0x100UL)
#define CSL_I2C3_CFG_BASE                                                                          (0x2030000UL)
#define CSL_I2C3_CFG_SIZE                                                                          (0x100UL)
#define CSL_I2C4_CFG_BASE                                                                          (0x2040000UL)
#define CSL_I2C4_CFG_SIZE                                                                          (0x100UL)
#define CSL_I2C5_CFG_BASE                                                                          (0x2050000UL)
#define CSL_I2C5_CFG_SIZE                                                                          (0x100UL)
#define CSL_I2C6_CFG_BASE                                                                          (0x2060000UL)
#define CSL_I2C6_CFG_SIZE                                                                          (0x100UL)
#define CSL_MCSPI0_CFG_BASE                                                                        (0x2100000UL)
#define CSL_MCSPI0_CFG_SIZE                                                                        (0x400UL)
#define CSL_MCSPI1_CFG_BASE                                                                        (0x2110000UL)
#define CSL_MCSPI1_CFG_SIZE                                                                        (0x400UL)
#define CSL_MCSPI2_CFG_BASE                                                                        (0x2120000UL)
#define CSL_MCSPI2_CFG_SIZE                                                                        (0x400UL)
#define CSL_MCSPI3_CFG_BASE                                                                        (0x2130000UL)
#define CSL_MCSPI3_CFG_SIZE                                                                        (0x400UL)
#define CSL_MCSPI4_CFG_BASE                                                                        (0x2140000UL)
#define CSL_MCSPI4_CFG_SIZE                                                                        (0x400UL)
#define CSL_MCSPI5_CFG_BASE                                                                        (0x2150000UL)
#define CSL_MCSPI5_CFG_SIZE                                                                        (0x400UL)
#define CSL_MCSPI6_CFG_BASE                                                                        (0x2160000UL)
#define CSL_MCSPI6_CFG_SIZE                                                                        (0x400UL)
#define CSL_MCSPI7_CFG_BASE                                                                        (0x2170000UL)
#define CSL_MCSPI7_CFG_SIZE                                                                        (0x400UL)
#define CSL_RTI0_CFG_BASE                                                                          (0x2200000UL)
#define CSL_RTI0_CFG_SIZE                                                                          (0x100UL)
#define CSL_RTI1_CFG_BASE                                                                          (0x2210000UL)
#define CSL_RTI1_CFG_SIZE                                                                          (0x100UL)
#define CSL_RTI2_CFG_BASE                                                                          (0x2220000UL)
#define CSL_RTI2_CFG_SIZE                                                                          (0x100UL)
#define CSL_RTI3_CFG_BASE                                                                          (0x2230000UL)
#define CSL_RTI3_CFG_SIZE                                                                          (0x100UL)
#define CSL_RTI4_CFG_BASE                                                                          (0x2240000UL)
#define CSL_RTI4_CFG_SIZE                                                                          (0x100UL)
#define CSL_RTI5_CFG_BASE                                                                          (0x2250000UL)
#define CSL_RTI5_CFG_SIZE                                                                          (0x100UL)
#define CSL_RTI6_CFG_BASE                                                                          (0x2260000UL)
#define CSL_RTI6_CFG_SIZE                                                                          (0x100UL)
#define CSL_RTI7_CFG_BASE                                                                          (0x2270000UL)
#define CSL_RTI7_CFG_SIZE                                                                          (0x100UL)
#define CSL_RTI15_CFG_BASE                                                                         (0x22f0000UL)
#define CSL_RTI15_CFG_SIZE                                                                         (0x100UL)
#define CSL_RTI16_CFG_BASE                                                                         (0x2300000UL)
#define CSL_RTI16_CFG_SIZE                                                                         (0x100UL)
#define CSL_RTI17_CFG_BASE                                                                         (0x2310000UL)
#define CSL_RTI17_CFG_SIZE                                                                         (0x100UL)
#define CSL_RTI18_CFG_BASE                                                                         (0x2320000UL)
#define CSL_RTI18_CFG_SIZE                                                                         (0x100UL)
#define CSL_RTI19_CFG_BASE                                                                         (0x2330000UL)
#define CSL_RTI19_CFG_SIZE                                                                         (0x100UL)
#define CSL_RTI28_CFG_BASE                                                                         (0x23c0000UL)
#define CSL_RTI28_CFG_SIZE                                                                         (0x100UL)
#define CSL_RTI29_CFG_BASE                                                                         (0x23d0000UL)
#define CSL_RTI29_CFG_SIZE                                                                         (0x100UL)
#define CSL_RTI30_CFG_BASE                                                                         (0x23e0000UL)
#define CSL_RTI30_CFG_SIZE                                                                         (0x100UL)
#define CSL_RTI31_CFG_BASE                                                                         (0x23f0000UL)
#define CSL_RTI31_CFG_SIZE                                                                         (0x100UL)
#define CSL_TIMER0_CFG_BASE                                                                        (0x2400000UL)
#define CSL_TIMER0_CFG_SIZE                                                                        (0x400UL)
#define CSL_TIMER1_CFG_BASE                                                                        (0x2410000UL)
#define CSL_TIMER1_CFG_SIZE                                                                        (0x400UL)
#define CSL_TIMER2_CFG_BASE                                                                        (0x2420000UL)
#define CSL_TIMER2_CFG_SIZE                                                                        (0x400UL)
#define CSL_TIMER3_CFG_BASE                                                                        (0x2430000UL)
#define CSL_TIMER3_CFG_SIZE                                                                        (0x400UL)
#define CSL_TIMER4_CFG_BASE                                                                        (0x2440000UL)
#define CSL_TIMER4_CFG_SIZE                                                                        (0x400UL)
#define CSL_TIMER5_CFG_BASE                                                                        (0x2450000UL)
#define CSL_TIMER5_CFG_SIZE                                                                        (0x400UL)
#define CSL_TIMER6_CFG_BASE                                                                        (0x2460000UL)
#define CSL_TIMER6_CFG_SIZE                                                                        (0x400UL)
#define CSL_TIMER7_CFG_BASE                                                                        (0x2470000UL)
#define CSL_TIMER7_CFG_SIZE                                                                        (0x400UL)
#define CSL_TIMER8_CFG_BASE                                                                        (0x2480000UL)
#define CSL_TIMER8_CFG_SIZE                                                                        (0x400UL)
#define CSL_TIMER9_CFG_BASE                                                                        (0x2490000UL)
#define CSL_TIMER9_CFG_SIZE                                                                        (0x400UL)
#define CSL_TIMER10_CFG_BASE                                                                       (0x24a0000UL)
#define CSL_TIMER10_CFG_SIZE                                                                       (0x400UL)
#define CSL_TIMER11_CFG_BASE                                                                       (0x24b0000UL)
#define CSL_TIMER11_CFG_SIZE                                                                       (0x400UL)
#define CSL_TIMER12_CFG_BASE                                                                       (0x24c0000UL)
#define CSL_TIMER12_CFG_SIZE                                                                       (0x400UL)
#define CSL_TIMER13_CFG_BASE                                                                       (0x24d0000UL)
#define CSL_TIMER13_CFG_SIZE                                                                       (0x400UL)
#define CSL_TIMER14_CFG_BASE                                                                       (0x24e0000UL)
#define CSL_TIMER14_CFG_SIZE                                                                       (0x400UL)
#define CSL_TIMER15_CFG_BASE                                                                       (0x24f0000UL)
#define CSL_TIMER15_CFG_SIZE                                                                       (0x400UL)
#define CSL_TIMER16_CFG_BASE                                                                       (0x2500000UL)
#define CSL_TIMER16_CFG_SIZE                                                                       (0x400UL)
#define CSL_TIMER17_CFG_BASE                                                                       (0x2510000UL)
#define CSL_TIMER17_CFG_SIZE                                                                       (0x400UL)
#define CSL_TIMER18_CFG_BASE                                                                       (0x2520000UL)
#define CSL_TIMER18_CFG_SIZE                                                                       (0x400UL)
#define CSL_TIMER19_CFG_BASE                                                                       (0x2530000UL)
#define CSL_TIMER19_CFG_SIZE                                                                       (0x400UL)
#define CSL_RTI32_CFG_BASE                                                                         (0x2540000UL)
#define CSL_RTI32_CFG_SIZE                                                                         (0x100UL)
#define CSL_RTI33_CFG_BASE                                                                         (0x2550000UL)
#define CSL_RTI33_CFG_SIZE                                                                         (0x100UL)
#define CSL_AM_HC2_TO_HC_CFG_STOG5_CFG_BASE                                                        (0x2604000UL)
#define CSL_AM_HC2_TO_HC_CFG_STOG5_CFG_SIZE                                                        (0x400UL)
#define CSL_AM_RC_TO_HC2_STOG7_CFG_BASE                                                            (0x2606000UL)
#define CSL_AM_RC_TO_HC2_STOG7_CFG_SIZE                                                            (0x400UL)
#define CSL_AM_RC_TO_RC_CFG_STOG3_CFG_BASE                                                         (0x2608000UL)
#define CSL_AM_RC_TO_RC_CFG_STOG3_CFG_SIZE                                                         (0x400UL)
#define CSL_AM_IPPHY_TO_IPPHY_STOG1_CFG_BASE                                                       (0x260a000UL)
#define CSL_AM_IPPHY_TO_IPPHY_STOG1_CFG_SIZE                                                       (0x400UL)
#define CSL_AM_RC_TO_HC2_STOG6_CFG_BASE                                                            (0x260c000UL)
#define CSL_AM_RC_TO_HC2_STOG6_CFG_SIZE                                                            (0x400UL)
#define CSL_AM_NAVSS_TO_AC_NON_SAFE_STOG4_CFG_BASE                                                 (0x2610000UL)
#define CSL_AM_NAVSS_TO_AC_NON_SAFE_STOG4_CFG_SIZE                                                 (0x400UL)
#define CSL_AM_AC_CFG_TO_AC_CFG_NON_SAFE_STOG2_CFG_BASE                                            (0x2612000UL)
#define CSL_AM_AC_CFG_TO_AC_CFG_NON_SAFE_STOG2_CFG_SIZE                                            (0x400UL)
#define CSL_AM_AC_CFG_TO_AC_CFG_NON_SAFE_STOG9_CFG_BASE                                            (0x2614000UL)
#define CSL_AM_AC_CFG_TO_AC_CFG_NON_SAFE_STOG9_CFG_SIZE                                            (0x400UL)
#define CSL_AM_IPPHY_TO_RTI_GPU_STOG8_CFG_BASE                                                     (0x2616000UL)
#define CSL_AM_IPPHY_TO_RTI_GPU_STOG8_CFG_SIZE                                                     (0x400UL)
#define CSL_MCAN14_SS_BASE                                                                         (0x2680000UL)
#define CSL_MCAN14_SS_SIZE                                                                         (0x100UL)
#define CSL_MCAN14_CFG_BASE                                                                        (0x2681000UL)
#define CSL_MCAN14_CFG_SIZE                                                                        (0x200UL)
#define CSL_MCAN14_MSGMEM_RAM_BASE                                                                 (0x2688000UL)
#define CSL_MCAN14_MSGMEM_RAM_SIZE                                                                 (0x8000UL)
#define CSL_MCAN15_SS_BASE                                                                         (0x2690000UL)
#define CSL_MCAN15_SS_SIZE                                                                         (0x100UL)
#define CSL_MCAN15_CFG_BASE                                                                        (0x2691000UL)
#define CSL_MCAN15_CFG_SIZE                                                                        (0x200UL)
#define CSL_MCAN15_MSGMEM_RAM_BASE                                                                 (0x2698000UL)
#define CSL_MCAN15_MSGMEM_RAM_SIZE                                                                 (0x8000UL)
#define CSL_MCAN16_SS_BASE                                                                         (0x26a0000UL)
#define CSL_MCAN16_SS_SIZE                                                                         (0x100UL)
#define CSL_MCAN16_CFG_BASE                                                                        (0x26a1000UL)
#define CSL_MCAN16_CFG_SIZE                                                                        (0x200UL)
#define CSL_MCAN16_MSGMEM_RAM_BASE                                                                 (0x26a8000UL)
#define CSL_MCAN16_MSGMEM_RAM_SIZE                                                                 (0x8000UL)
#define CSL_MCAN17_SS_BASE                                                                         (0x26b0000UL)
#define CSL_MCAN17_SS_SIZE                                                                         (0x100UL)
#define CSL_MCAN17_CFG_BASE                                                                        (0x26b1000UL)
#define CSL_MCAN17_CFG_SIZE                                                                        (0x200UL)
#define CSL_MCAN17_MSGMEM_RAM_BASE                                                                 (0x26b8000UL)
#define CSL_MCAN17_MSGMEM_RAM_SIZE                                                                 (0x8000UL)
#define CSL_MCAN0_SS_BASE                                                                          (0x2700000UL)
#define CSL_MCAN0_SS_SIZE                                                                          (0x100UL)
#define CSL_MCAN0_CFG_BASE                                                                         (0x2701000UL)
#define CSL_MCAN0_CFG_SIZE                                                                         (0x200UL)
#define CSL_MCAN0_MSGMEM_RAM_BASE                                                                  (0x2708000UL)
#define CSL_MCAN0_MSGMEM_RAM_SIZE                                                                  (0x8000UL)
#define CSL_MCAN1_SS_BASE                                                                          (0x2710000UL)
#define CSL_MCAN1_SS_SIZE                                                                          (0x100UL)
#define CSL_MCAN1_CFG_BASE                                                                         (0x2711000UL)
#define CSL_MCAN1_CFG_SIZE                                                                         (0x200UL)
#define CSL_MCAN1_MSGMEM_RAM_BASE                                                                  (0x2718000UL)
#define CSL_MCAN1_MSGMEM_RAM_SIZE                                                                  (0x8000UL)
#define CSL_MCAN2_SS_BASE                                                                          (0x2720000UL)
#define CSL_MCAN2_SS_SIZE                                                                          (0x100UL)
#define CSL_MCAN2_CFG_BASE                                                                         (0x2721000UL)
#define CSL_MCAN2_CFG_SIZE                                                                         (0x200UL)
#define CSL_MCAN2_MSGMEM_RAM_BASE                                                                  (0x2728000UL)
#define CSL_MCAN2_MSGMEM_RAM_SIZE                                                                  (0x8000UL)
#define CSL_MCAN3_SS_BASE                                                                          (0x2730000UL)
#define CSL_MCAN3_SS_SIZE                                                                          (0x100UL)
#define CSL_MCAN3_CFG_BASE                                                                         (0x2731000UL)
#define CSL_MCAN3_CFG_SIZE                                                                         (0x200UL)
#define CSL_MCAN3_MSGMEM_RAM_BASE                                                                  (0x2738000UL)
#define CSL_MCAN3_MSGMEM_RAM_SIZE                                                                  (0x8000UL)
#define CSL_MCAN4_SS_BASE                                                                          (0x2740000UL)
#define CSL_MCAN4_SS_SIZE                                                                          (0x100UL)
#define CSL_MCAN4_CFG_BASE                                                                         (0x2741000UL)
#define CSL_MCAN4_CFG_SIZE                                                                         (0x200UL)
#define CSL_MCAN4_MSGMEM_RAM_BASE                                                                  (0x2748000UL)
#define CSL_MCAN4_MSGMEM_RAM_SIZE                                                                  (0x8000UL)
#define CSL_MCAN5_SS_BASE                                                                          (0x2750000UL)
#define CSL_MCAN5_SS_SIZE                                                                          (0x100UL)
#define CSL_MCAN5_CFG_BASE                                                                         (0x2751000UL)
#define CSL_MCAN5_CFG_SIZE                                                                         (0x200UL)
#define CSL_MCAN5_MSGMEM_RAM_BASE                                                                  (0x2758000UL)
#define CSL_MCAN5_MSGMEM_RAM_SIZE                                                                  (0x8000UL)
#define CSL_MCAN6_SS_BASE                                                                          (0x2760000UL)
#define CSL_MCAN6_SS_SIZE                                                                          (0x100UL)
#define CSL_MCAN6_CFG_BASE                                                                         (0x2761000UL)
#define CSL_MCAN6_CFG_SIZE                                                                         (0x200UL)
#define CSL_MCAN6_MSGMEM_RAM_BASE                                                                  (0x2768000UL)
#define CSL_MCAN6_MSGMEM_RAM_SIZE                                                                  (0x8000UL)
#define CSL_MCAN7_SS_BASE                                                                          (0x2770000UL)
#define CSL_MCAN7_SS_SIZE                                                                          (0x100UL)
#define CSL_MCAN7_CFG_BASE                                                                         (0x2771000UL)
#define CSL_MCAN7_CFG_SIZE                                                                         (0x200UL)
#define CSL_MCAN7_MSGMEM_RAM_BASE                                                                  (0x2778000UL)
#define CSL_MCAN7_MSGMEM_RAM_SIZE                                                                  (0x8000UL)
#define CSL_MCAN8_SS_BASE                                                                          (0x2780000UL)
#define CSL_MCAN8_SS_SIZE                                                                          (0x100UL)
#define CSL_MCAN8_CFG_BASE                                                                         (0x2781000UL)
#define CSL_MCAN8_CFG_SIZE                                                                         (0x200UL)
#define CSL_MCAN8_MSGMEM_RAM_BASE                                                                  (0x2788000UL)
#define CSL_MCAN8_MSGMEM_RAM_SIZE                                                                  (0x8000UL)
#define CSL_MCAN9_SS_BASE                                                                          (0x2790000UL)
#define CSL_MCAN9_SS_SIZE                                                                          (0x100UL)
#define CSL_MCAN9_CFG_BASE                                                                         (0x2791000UL)
#define CSL_MCAN9_CFG_SIZE                                                                         (0x200UL)
#define CSL_MCAN9_MSGMEM_RAM_BASE                                                                  (0x2798000UL)
#define CSL_MCAN9_MSGMEM_RAM_SIZE                                                                  (0x8000UL)
#define CSL_MCAN10_SS_BASE                                                                         (0x27a0000UL)
#define CSL_MCAN10_SS_SIZE                                                                         (0x100UL)
#define CSL_MCAN10_CFG_BASE                                                                        (0x27a1000UL)
#define CSL_MCAN10_CFG_SIZE                                                                        (0x200UL)
#define CSL_MCAN10_MSGMEM_RAM_BASE                                                                 (0x27a8000UL)
#define CSL_MCAN10_MSGMEM_RAM_SIZE                                                                 (0x8000UL)
#define CSL_MCAN11_SS_BASE                                                                         (0x27b0000UL)
#define CSL_MCAN11_SS_SIZE                                                                         (0x100UL)
#define CSL_MCAN11_CFG_BASE                                                                        (0x27b1000UL)
#define CSL_MCAN11_CFG_SIZE                                                                        (0x200UL)
#define CSL_MCAN11_MSGMEM_RAM_BASE                                                                 (0x27b8000UL)
#define CSL_MCAN11_MSGMEM_RAM_SIZE                                                                 (0x8000UL)
#define CSL_MCAN12_SS_BASE                                                                         (0x27c0000UL)
#define CSL_MCAN12_SS_SIZE                                                                         (0x100UL)
#define CSL_MCAN12_CFG_BASE                                                                        (0x27c1000UL)
#define CSL_MCAN12_CFG_SIZE                                                                        (0x200UL)
#define CSL_MCAN12_MSGMEM_RAM_BASE                                                                 (0x27c8000UL)
#define CSL_MCAN12_MSGMEM_RAM_SIZE                                                                 (0x8000UL)
#define CSL_MCAN13_SS_BASE                                                                         (0x27d0000UL)
#define CSL_MCAN13_SS_SIZE                                                                         (0x100UL)
#define CSL_MCAN13_CFG_BASE                                                                        (0x27d1000UL)
#define CSL_MCAN13_CFG_SIZE                                                                        (0x200UL)
#define CSL_MCAN13_MSGMEM_RAM_BASE                                                                 (0x27d8000UL)
#define CSL_MCAN13_MSGMEM_RAM_SIZE                                                                 (0x8000UL)
#define CSL_PDMA5_REGS_BASE                                                                        (0x27e0000UL)
#define CSL_PDMA5_REGS_SIZE                                                                        (0x400UL)
#define CSL_PDMA6_REGS_BASE                                                                        (0x27e1000UL)
#define CSL_PDMA6_REGS_SIZE                                                                        (0x400UL)
#define CSL_PDMA7_REGS_BASE                                                                        (0x27e2000UL)
#define CSL_PDMA7_REGS_SIZE                                                                        (0x400UL)
#define CSL_UART0_BASE                                                                             (0x2800000UL)
#define CSL_UART0_SIZE                                                                             (0x200UL)
#define CSL_UART1_BASE                                                                             (0x2810000UL)
#define CSL_UART1_SIZE                                                                             (0x200UL)
#define CSL_UART2_BASE                                                                             (0x2820000UL)
#define CSL_UART2_SIZE                                                                             (0x200UL)
#define CSL_UART3_BASE                                                                             (0x2830000UL)
#define CSL_UART3_SIZE                                                                             (0x200UL)
#define CSL_UART4_BASE                                                                             (0x2840000UL)
#define CSL_UART4_SIZE                                                                             (0x200UL)
#define CSL_UART5_BASE                                                                             (0x2850000UL)
#define CSL_UART5_SIZE                                                                             (0x200UL)
#define CSL_UART6_BASE                                                                             (0x2860000UL)
#define CSL_UART6_SIZE                                                                             (0x200UL)
#define CSL_UART7_BASE                                                                             (0x2870000UL)
#define CSL_UART7_SIZE                                                                             (0x200UL)
#define CSL_UART8_BASE                                                                             (0x2880000UL)
#define CSL_UART8_SIZE                                                                             (0x200UL)
#define CSL_UART9_BASE                                                                             (0x2890000UL)
#define CSL_UART9_SIZE                                                                             (0x200UL)
#define CSL_PCIE0_CORE_PCIE_INTD_CFG_INTD_CFG_BASE                                                 (0x2900000UL)
#define CSL_PCIE0_CORE_PCIE_INTD_CFG_INTD_CFG_SIZE                                                 (0x1000UL)
#define CSL_PCIE0_CORE_VMAP_MMRS_BASE                                                              (0x2904000UL)
#define CSL_PCIE0_CORE_VMAP_MMRS_SIZE                                                              (0x1000UL)
#define CSL_PCIE0_CORE_CPTS_CFG_CPTS_VBUSP_BASE                                                    (0x2906000UL)
#define CSL_PCIE0_CORE_CPTS_CFG_CPTS_VBUSP_SIZE                                                    (0x400UL)
#define CSL_PCIE0_CORE_USER_CFG_USER_CFG_BASE                                                      (0x2907000UL)
#define CSL_PCIE0_CORE_USER_CFG_USER_CFG_SIZE                                                      (0x400UL)
#define CSL_PCIE1_CORE_PCIE_INTD_CFG_INTD_CFG_BASE                                                 (0x2910000UL)
#define CSL_PCIE1_CORE_PCIE_INTD_CFG_INTD_CFG_SIZE                                                 (0x1000UL)
#define CSL_PCIE1_CORE_VMAP_MMRS_BASE                                                              (0x2914000UL)
#define CSL_PCIE1_CORE_VMAP_MMRS_SIZE                                                              (0x1000UL)
#define CSL_PCIE1_CORE_ECC_AGGR0_BASE                                                              (0x2915000UL)
#define CSL_PCIE1_CORE_ECC_AGGR0_SIZE                                                              (0x400UL)
#define CSL_PCIE1_CORE_CPTS_CFG_CPTS_VBUSP_BASE                                                    (0x2916000UL)
#define CSL_PCIE1_CORE_CPTS_CFG_CPTS_VBUSP_SIZE                                                    (0x400UL)
#define CSL_PCIE1_CORE_USER_CFG_USER_CFG_BASE                                                      (0x2917000UL)
#define CSL_PCIE1_CORE_USER_CFG_USER_CFG_SIZE                                                      (0x400UL)
#define CSL_PCIE2_CORE_PCIE_INTD_CFG_INTD_CFG_BASE                                                 (0x2920000UL)
#define CSL_PCIE2_CORE_PCIE_INTD_CFG_INTD_CFG_SIZE                                                 (0x1000UL)
#define CSL_PCIE2_CORE_VMAP_MMRS_BASE                                                              (0x2924000UL)
#define CSL_PCIE2_CORE_VMAP_MMRS_SIZE                                                              (0x1000UL)
#define CSL_PCIE2_CORE_CPTS_CFG_CPTS_VBUSP_BASE                                                    (0x2926000UL)
#define CSL_PCIE2_CORE_CPTS_CFG_CPTS_VBUSP_SIZE                                                    (0x400UL)
#define CSL_PCIE2_CORE_USER_CFG_USER_CFG_BASE                                                      (0x2927000UL)
#define CSL_PCIE2_CORE_USER_CFG_USER_CFG_SIZE                                                      (0x400UL)
#define CSL_PCIE3_CORE_PCIE_INTD_CFG_INTD_CFG_BASE                                                 (0x2930000UL)
#define CSL_PCIE3_CORE_PCIE_INTD_CFG_INTD_CFG_SIZE                                                 (0x1000UL)
#define CSL_PCIE3_CORE_VMAP_MMRS_BASE                                                              (0x2934000UL)
#define CSL_PCIE3_CORE_VMAP_MMRS_SIZE                                                              (0x1000UL)
#define CSL_PCIE3_CORE_CPTS_CFG_CPTS_VBUSP_BASE                                                    (0x2936000UL)
#define CSL_PCIE3_CORE_CPTS_CFG_CPTS_VBUSP_SIZE                                                    (0x400UL)
#define CSL_PCIE3_CORE_USER_CFG_USER_CFG_BASE                                                      (0x2937000UL)
#define CSL_PCIE3_CORE_USER_CFG_USER_CFG_SIZE                                                      (0x400UL)
#define CSL_VUSR_DUAL0_VUSR_BASE                                                                   (0x2960000UL)
#define CSL_VUSR_DUAL0_VUSR_SIZE                                                                   (0x2000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS0_SSCFG_BASE                                               (0x2980000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS0_SSCFG_SIZE                                               (0x200UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS0_CTLCFG_BASE                                              (0x2990000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS0_CTLCFG_SIZE                                              (0x8000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS1_SSCFG_BASE                                               (0x29a0000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS1_SSCFG_SIZE                                               (0x200UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS1_CTLCFG_BASE                                              (0x29b0000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS1_CTLCFG_SIZE                                              (0x8000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS2_SSCFG_BASE                                               (0x29c0000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS2_SSCFG_SIZE                                               (0x200UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS2_CTLCFG_BASE                                              (0x29d0000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS2_CTLCFG_SIZE                                              (0x8000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS3_SSCFG_BASE                                               (0x29e0000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS3_SSCFG_SIZE                                               (0x200UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS3_CTLCFG_BASE                                              (0x29f0000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS3_CTLCFG_SIZE                                              (0x8000UL)
#define CSL_PCIE0_CORE_ECC_AGGR0_BASE                                                              (0x2a00000UL)
#define CSL_PCIE0_CORE_ECC_AGGR0_SIZE                                                              (0x400UL)
#define CSL_PCIE0_CORE_ECC_AGGR1_BASE                                                              (0x2a01000UL)
#define CSL_PCIE0_CORE_ECC_AGGR1_SIZE                                                              (0x400UL)
#define CSL_PCIE1_CORE_ECC_AGGR1_BASE                                                              (0x2a02000UL)
#define CSL_PCIE1_CORE_ECC_AGGR1_SIZE                                                              (0x400UL)
#define CSL_PCIE2_CORE_ECC_AGGR0_BASE                                                              (0x2a04000UL)
#define CSL_PCIE2_CORE_ECC_AGGR0_SIZE                                                              (0x400UL)
#define CSL_PCIE2_CORE_ECC_AGGR1_BASE                                                              (0x2a05000UL)
#define CSL_PCIE2_CORE_ECC_AGGR1_SIZE                                                              (0x400UL)
#define CSL_PCIE3_CORE_ECC_AGGR0_BASE                                                              (0x2a06000UL)
#define CSL_PCIE3_CORE_ECC_AGGR0_SIZE                                                              (0x400UL)
#define CSL_PCIE3_CORE_ECC_AGGR1_BASE                                                              (0x2a07000UL)
#define CSL_PCIE3_CORE_ECC_AGGR1_SIZE                                                              (0x400UL)
#define CSL_USB0_RAMS_INJ_CFG_BASE                                                                 (0x2a10000UL)
#define CSL_USB0_RAMS_INJ_CFG_SIZE                                                                 (0x400UL)
#define CSL_USB0_ECC_AGGR_BASE                                                                     (0x2a13000UL)
#define CSL_USB0_ECC_AGGR_SIZE                                                                     (0x400UL)
#define CSL_CPSW_9XUSSM0_CPSW_NUSS_VBUSP_ECC_BASE                                                  (0x2a21000UL)
#define CSL_CPSW_9XUSSM0_CPSW_NUSS_VBUSP_ECC_SIZE                                                  (0x400UL)
#define CSL_CPSW1_ECC_BASE                                                                         (0x2a22000UL)
#define CSL_CPSW1_ECC_SIZE                                                                         (0x400UL)
#define CSL_SA2_UL0_ECC_AGGR_BASE                                                                  (0x2a23000UL)
#define CSL_SA2_UL0_ECC_AGGR_SIZE                                                                  (0x400UL)
#define CSL_MMCSD0_ECC_AGGR_RXMEM_BASE                                                             (0x2a24000UL)
#define CSL_MMCSD0_ECC_AGGR_RXMEM_SIZE                                                             (0x400UL)
#define CSL_MMCSD0_ECC_AGGR_TXMEM_BASE                                                             (0x2a25000UL)
#define CSL_MMCSD0_ECC_AGGR_TXMEM_SIZE                                                             (0x400UL)
#define CSL_MMCSD1_ECC_AGGR_RXMEM_BASE                                                             (0x2a26000UL)
#define CSL_MMCSD1_ECC_AGGR_RXMEM_SIZE                                                             (0x400UL)
#define CSL_MMCSD1_ECC_AGGR_TXMEM_BASE                                                             (0x2a27000UL)
#define CSL_MMCSD1_ECC_AGGR_TXMEM_SIZE                                                             (0x400UL)
#define CSL_UFS0_HCLK_ECC_AGGR_CFG_BASE                                                            (0x2a28000UL)
#define CSL_UFS0_HCLK_ECC_AGGR_CFG_SIZE                                                            (0x400UL)
#define CSL_UFS0_IPS_TCLK_ERR_INJ_CFG_BASE                                                         (0x2a2a000UL)
#define CSL_UFS0_IPS_TCLK_ERR_INJ_CFG_SIZE                                                         (0x400UL)
#define CSL_R5FSS0_EVNT_BUS_VBUSP_MMRS_BASE                                                        (0x2a2d000UL)
#define CSL_R5FSS0_EVNT_BUS_VBUSP_MMRS_SIZE                                                        (0x100UL)
#define CSL_R5FSS1_EVNT_BUS_VBUSP_MMRS_BASE                                                        (0x2a2e000UL)
#define CSL_R5FSS1_EVNT_BUS_VBUSP_MMRS_SIZE                                                        (0x100UL)
#define CSL_MSRAM_512K0_ECC_AGGR_REGS_BASE                                                         (0x2a2f000UL)
#define CSL_MSRAM_512K0_ECC_AGGR_REGS_SIZE                                                         (0x400UL)
#define CSL_CSI_RX_IF0_ECC_AGGR_CFG_BASE                                                           (0x2a30000UL)
#define CSL_CSI_RX_IF0_ECC_AGGR_CFG_SIZE                                                           (0x400UL)
#define CSL_CSI_RX_IF1_ECC_AGGR_CFG_BASE                                                           (0x2a31000UL)
#define CSL_CSI_RX_IF1_ECC_AGGR_CFG_SIZE                                                           (0x400UL)
#define CSL_CSI_RX_IF2_ECC_AGGR_CFG_BASE                                                           (0x2a32000UL)
#define CSL_CSI_RX_IF2_ECC_AGGR_CFG_SIZE                                                           (0x400UL)
#define CSL_R5FSS2_EVNT_BUS_VBUSP_MMRS_BASE                                                        (0x2a33000UL)
#define CSL_R5FSS2_EVNT_BUS_VBUSP_MMRS_SIZE                                                        (0x100UL)
#define CSL_CSI_TX_IF_V2_0_ECC_AGGR_CFG_BASE                                                       (0x2a38000UL)
#define CSL_CSI_TX_IF_V2_0_ECC_AGGR_CFG_SIZE                                                       (0x400UL)
#define CSL_CSI_TX_IF_V2_0_ECC_AGGR_BYTE_CFG_BASE                                                  (0x2a38400UL)
#define CSL_CSI_TX_IF_V2_0_ECC_AGGR_BYTE_CFG_SIZE                                                  (0x400UL)
#define CSL_CSI_TX_IF_V2_1_ECC_AGGR_CFG_BASE                                                       (0x2a39000UL)
#define CSL_CSI_TX_IF_V2_1_ECC_AGGR_CFG_SIZE                                                       (0x400UL)
#define CSL_CSI_TX_IF_V2_1_ECC_AGGR_BYTE_CFG_BASE                                                  (0x2a39400UL)
#define CSL_CSI_TX_IF_V2_1_ECC_AGGR_BYTE_CFG_SIZE                                                  (0x400UL)
#define CSL_MCAN8_ECC_AGGR_BASE                                                                    (0x2a40000UL)
#define CSL_MCAN8_ECC_AGGR_SIZE                                                                    (0x400UL)
#define CSL_MCAN9_ECC_AGGR_BASE                                                                    (0x2a41000UL)
#define CSL_MCAN9_ECC_AGGR_SIZE                                                                    (0x400UL)
#define CSL_MCAN10_ECC_AGGR_BASE                                                                   (0x2a42000UL)
#define CSL_MCAN10_ECC_AGGR_SIZE                                                                   (0x400UL)
#define CSL_MCAN11_ECC_AGGR_BASE                                                                   (0x2a43000UL)
#define CSL_MCAN11_ECC_AGGR_SIZE                                                                   (0x400UL)
#define CSL_MCAN12_ECC_AGGR_BASE                                                                   (0x2a44000UL)
#define CSL_MCAN12_ECC_AGGR_SIZE                                                                   (0x400UL)
#define CSL_MCAN13_ECC_AGGR_BASE                                                                   (0x2a45000UL)
#define CSL_MCAN13_ECC_AGGR_SIZE                                                                   (0x400UL)
#define CSL_MCAN14_ECC_AGGR_BASE                                                                   (0x2a46000UL)
#define CSL_MCAN14_ECC_AGGR_SIZE                                                                   (0x400UL)
#define CSL_MCAN15_ECC_AGGR_BASE                                                                   (0x2a47000UL)
#define CSL_MCAN15_ECC_AGGR_SIZE                                                                   (0x400UL)
#define CSL_MCAN16_ECC_AGGR_BASE                                                                   (0x2a48000UL)
#define CSL_MCAN16_ECC_AGGR_SIZE                                                                   (0x400UL)
#define CSL_MCAN17_ECC_AGGR_BASE                                                                   (0x2a49000UL)
#define CSL_MCAN17_ECC_AGGR_SIZE                                                                   (0x400UL)
#define CSL_VPAC0_ECC_AGGR_BASE                                                                    (0x2a60000UL)
#define CSL_VPAC0_ECC_AGGR_SIZE                                                                    (0x400UL)
#define CSL_VPAC0_VISS_ECC_AGGR_BASE                                                               (0x2a61000UL)
#define CSL_VPAC0_VISS_ECC_AGGR_SIZE                                                               (0x400UL)
#define CSL_VPAC0_LDC_ECC_AGGR_BASE                                                                (0x2a63000UL)
#define CSL_VPAC0_LDC_ECC_AGGR_SIZE                                                                (0x400UL)
#define CSL_VPAC1_ECC_AGGR_BASE                                                                    (0x2a64000UL)
#define CSL_VPAC1_ECC_AGGR_SIZE                                                                    (0x400UL)
#define CSL_VPAC1_VISS_ECC_AGGR_BASE                                                               (0x2a65000UL)
#define CSL_VPAC1_VISS_ECC_AGGR_SIZE                                                               (0x400UL)
#define CSL_VPAC1_LDC_ECC_AGGR_BASE                                                                (0x2a67000UL)
#define CSL_VPAC1_LDC_ECC_AGGR_SIZE                                                                (0x400UL)
#define CSL_R5FSS0_CORE0_ECC_AGGR_BASE                                                             (0x2a68000UL)
#define CSL_R5FSS0_CORE0_ECC_AGGR_SIZE                                                             (0x400UL)
#define CSL_R5FSS1_CORE0_ECC_AGGR_BASE                                                             (0x2a69000UL)
#define CSL_R5FSS1_CORE0_ECC_AGGR_SIZE                                                             (0x400UL)
#define CSL_DMPAC0_ECC_AGGR_BASE                                                                   (0x2a6a000UL)
#define CSL_DMPAC0_ECC_AGGR_SIZE                                                                   (0x400UL)
#define CSL_R5FSS2_CORE0_ECC_AGGR_BASE                                                             (0x2a6b000UL)
#define CSL_R5FSS2_CORE0_ECC_AGGR_SIZE                                                             (0x400UL)
#define CSL_MCAN0_ECC_AGGR_BASE                                                                    (0x2a78000UL)
#define CSL_MCAN0_ECC_AGGR_SIZE                                                                    (0x400UL)
#define CSL_MCAN1_ECC_AGGR_BASE                                                                    (0x2a79000UL)
#define CSL_MCAN1_ECC_AGGR_SIZE                                                                    (0x400UL)
#define CSL_MCAN2_ECC_AGGR_BASE                                                                    (0x2a7a000UL)
#define CSL_MCAN2_ECC_AGGR_SIZE                                                                    (0x400UL)
#define CSL_MCAN3_ECC_AGGR_BASE                                                                    (0x2a7b000UL)
#define CSL_MCAN3_ECC_AGGR_SIZE                                                                    (0x400UL)
#define CSL_MCAN4_ECC_AGGR_BASE                                                                    (0x2a7c000UL)
#define CSL_MCAN4_ECC_AGGR_SIZE                                                                    (0x400UL)
#define CSL_MCAN5_ECC_AGGR_BASE                                                                    (0x2a7d000UL)
#define CSL_MCAN5_ECC_AGGR_SIZE                                                                    (0x400UL)
#define CSL_MCAN6_ECC_AGGR_BASE                                                                    (0x2a7e000UL)
#define CSL_MCAN6_ECC_AGGR_SIZE                                                                    (0x400UL)
#define CSL_MCAN7_ECC_AGGR_BASE                                                                    (0x2a7f000UL)
#define CSL_MCAN7_ECC_AGGR_SIZE                                                                    (0x400UL)
#define CSL_CBASS_DEBUG0_ERR_BASE                                                                  (0x2a80000UL)
#define CSL_CBASS_DEBUG0_ERR_SIZE                                                                  (0x400UL)
#define CSL_CBASS_HC2_0_ERR_BASE                                                                   (0x2a83000UL)
#define CSL_CBASS_HC2_0_ERR_SIZE                                                                   (0x400UL)
#define CSL_CBASS_AC_CFG0_ERR_BASE                                                                 (0x2a84000UL)
#define CSL_CBASS_AC_CFG0_ERR_SIZE                                                                 (0x400UL)
#define CSL_CBASS_AC_NONSAFE0_ERR_BASE                                                             (0x2a85000UL)
#define CSL_CBASS_AC_NONSAFE0_ERR_SIZE                                                             (0x400UL)
#define CSL_CBASS_DATADEBUG0_ERR_BASE                                                              (0x2a86000UL)
#define CSL_CBASS_DATADEBUG0_ERR_SIZE                                                              (0x400UL)
#define CSL_CBASS_CSI0_ERR_BASE                                                                    (0x2a88000UL)
#define CSL_CBASS_CSI0_ERR_SIZE                                                                    (0x400UL)
#define CSL_CBASS_HC_CFG0_ERR_BASE                                                                 (0x2a89000UL)
#define CSL_CBASS_HC_CFG0_ERR_SIZE                                                                 (0x400UL)
#define CSL_CBASS_RC0_ERR_BASE                                                                     (0x2a8c000UL)
#define CSL_CBASS_RC0_ERR_SIZE                                                                     (0x400UL)
#define CSL_CBASS_RC_CFG0_ERR_BASE                                                                 (0x2a8d000UL)
#define CSL_CBASS_RC_CFG0_ERR_SIZE                                                                 (0x400UL)
#define CSL_CBASS_IPPHY0_ERR_BASE                                                                  (0x2a8f000UL)
#define CSL_CBASS_IPPHY0_ERR_SIZE                                                                  (0x400UL)
#define CSL_AM_PULSAR0_MEM_CBASS0_ERR_BASE                                                         (0x2a90000UL)
#define CSL_AM_PULSAR0_MEM_CBASS0_ERR_SIZE                                                         (0x400UL)
#define CSL_AM_PULSAR0_SLV_CBASS0_ERR_BASE                                                         (0x2a91000UL)
#define CSL_AM_PULSAR0_SLV_CBASS0_ERR_SIZE                                                         (0x400UL)
#define CSL_AM_PULSAR1_MEM_CBASS0_ERR_BASE                                                         (0x2a92000UL)
#define CSL_AM_PULSAR1_MEM_CBASS0_ERR_SIZE                                                         (0x400UL)
#define CSL_CBASS_IPPHY_SAFE0_ERR_BASE                                                             (0x2a94000UL)
#define CSL_CBASS_IPPHY_SAFE0_ERR_SIZE                                                             (0x400UL)
#define CSL_AM_PULSAR1_PERIPH_SWITCH_CBASS0_ERR_BASE                                               (0x2a95000UL)
#define CSL_AM_PULSAR1_PERIPH_SWITCH_CBASS0_ERR_SIZE                                               (0x400UL)
#define CSL_CBASS_AC_CFG_NONSAFE0_ERR_BASE                                                         (0x2a97000UL)
#define CSL_CBASS_AC_CFG_NONSAFE0_ERR_SIZE                                                         (0x400UL)
#define CSL_AM_AC_MERGER_CBASS0_ERR_BASE                                                           (0x2a98000UL)
#define CSL_AM_AC_MERGER_CBASS0_ERR_SIZE                                                           (0x400UL)
#define CSL_DSS_EDP0_MHDPTX_WRAPPER_ECC_AGGR_CORE_CFG_BASE                                         (0x2ac0000UL)
#define CSL_DSS_EDP0_MHDPTX_WRAPPER_ECC_AGGR_CORE_CFG_SIZE                                         (0x400UL)
#define CSL_DSS_EDP0_MHDPTX_WRAPPER_ECC_AGGR_PHY_CFG_BASE                                          (0x2ac1000UL)
#define CSL_DSS_EDP0_MHDPTX_WRAPPER_ECC_AGGR_PHY_CFG_SIZE                                          (0x400UL)
#define CSL_DSS_EDP0_MHDPTX_WRAPPER_ECC_AGGR_DSC_CFG_BASE                                          (0x2ac2000UL)
#define CSL_DSS_EDP0_MHDPTX_WRAPPER_ECC_AGGR_DSC_CFG_SIZE                                          (0x400UL)
#define CSL_IVC_DOM0_ECC_AGGR20_REGS_BASE                                                          (0x2ae0000UL)
#define CSL_IVC_DOM0_ECC_AGGR20_REGS_SIZE                                                          (0x400UL)
#define CSL_IVC_DOM1_ECC_AGGR21_REGS_BASE                                                          (0x2ae1000UL)
#define CSL_IVC_DOM1_ECC_AGGR21_REGS_SIZE                                                          (0x400UL)
#define CSL_IVC_DOM0_ECC_AGGR16_REGS_BASE                                                          (0x2af0000UL)
#define CSL_IVC_DOM0_ECC_AGGR16_REGS_SIZE                                                          (0x400UL)
#define CSL_IVC_DOM1_ECC_AGGR17_REGS_BASE                                                          (0x2af1000UL)
#define CSL_IVC_DOM1_ECC_AGGR17_REGS_SIZE                                                          (0x400UL)
#define CSL_IVC_DOM0_ECC_AGGR18_REGS_BASE                                                          (0x2af2000UL)
#define CSL_IVC_DOM0_ECC_AGGR18_REGS_SIZE                                                          (0x400UL)
#define CSL_IVC_DOM1_ECC_AGGR19_REGS_BASE                                                          (0x2af3000UL)
#define CSL_IVC_DOM1_ECC_AGGR19_REGS_SIZE                                                          (0x400UL)
#define CSL_ECC_AGGR4_ECC_AGGR_BASE                                                                (0x2af4000UL)
#define CSL_ECC_AGGR4_ECC_AGGR_SIZE                                                                (0x400UL)
#define CSL_ECC_AGGR5_ECC_AGGR_BASE                                                                (0x2af5000UL)
#define CSL_ECC_AGGR5_ECC_AGGR_SIZE                                                                (0x400UL)
#define CSL_MAIN_IP_ECC_AGGR0_ECC_AGGR_BASE                                                        (0x2af6000UL)
#define CSL_MAIN_IP_ECC_AGGR0_ECC_AGGR_SIZE                                                        (0x400UL)
#define CSL_ECC_AGGR6_ECC_AGGR_BASE                                                                (0x2af7000UL)
#define CSL_ECC_AGGR6_ECC_AGGR_SIZE                                                                (0x400UL)
#define CSL_ECC_AGGR9_ECC_AGGR_BASE                                                                (0x2af9000UL)
#define CSL_ECC_AGGR9_ECC_AGGR_SIZE                                                                (0x400UL)
#define CSL_ECC_AGGR10_ECC_AGGR_BASE                                                               (0x2afa000UL)
#define CSL_ECC_AGGR10_ECC_AGGR_SIZE                                                               (0x400UL)
#define CSL_ECC_AGGR11_ECC_AGGR_BASE                                                               (0x2afb000UL)
#define CSL_ECC_AGGR11_ECC_AGGR_SIZE                                                               (0x400UL)
#define CSL_MSRAM_512K1_ECC_AGGR_REGS_BASE                                                         (0x2afc000UL)
#define CSL_MSRAM_512K1_ECC_AGGR_REGS_SIZE                                                         (0x400UL)
#define CSL_VUSR_DUAL0_REGS_BASE                                                                   (0x2afd000UL)
#define CSL_VUSR_DUAL0_REGS_SIZE                                                                   (0x400UL)
#define CSL_MSRAM_512K2_ECC_AGGR_REGS_BASE                                                         (0x2aff000UL)
#define CSL_MSRAM_512K2_ECC_AGGR_REGS_SIZE                                                         (0x400UL)
#define CSL_MCASP0_CFG_BASE                                                                        (0x2b00000UL)
#define CSL_MCASP0_CFG_SIZE                                                                        (0x2000UL)
#define CSL_MCASP0_DMA_BASE                                                                        (0x2b08000UL)
#define CSL_MCASP0_DMA_SIZE                                                                        (0x400UL)
#define CSL_MCASP1_CFG_BASE                                                                        (0x2b10000UL)
#define CSL_MCASP1_CFG_SIZE                                                                        (0x2000UL)
#define CSL_MCASP1_DMA_BASE                                                                        (0x2b18000UL)
#define CSL_MCASP1_DMA_SIZE                                                                        (0x400UL)
#define CSL_MCASP2_CFG_BASE                                                                        (0x2b20000UL)
#define CSL_MCASP2_CFG_SIZE                                                                        (0x2000UL)
#define CSL_MCASP2_DMA_BASE                                                                        (0x2b28000UL)
#define CSL_MCASP2_DMA_SIZE                                                                        (0x400UL)
#define CSL_MCASP3_CFG_BASE                                                                        (0x2b30000UL)
#define CSL_MCASP3_CFG_SIZE                                                                        (0x2000UL)
#define CSL_MCASP3_DMA_BASE                                                                        (0x2b38000UL)
#define CSL_MCASP3_DMA_SIZE                                                                        (0x400UL)
#define CSL_MCASP4_CFG_BASE                                                                        (0x2b40000UL)
#define CSL_MCASP4_CFG_SIZE                                                                        (0x2000UL)
#define CSL_MCASP4_DMA_BASE                                                                        (0x2b48000UL)
#define CSL_MCASP4_DMA_SIZE                                                                        (0x400UL)
#define CSL_EPWM0_EPWM_BASE                                                                        (0x3000000UL)
#define CSL_EPWM0_EPWM_SIZE                                                                        (0x100UL)
#define CSL_EPWM1_EPWM_BASE                                                                        (0x3010000UL)
#define CSL_EPWM1_EPWM_SIZE                                                                        (0x100UL)
#define CSL_EPWM2_EPWM_BASE                                                                        (0x3020000UL)
#define CSL_EPWM2_EPWM_SIZE                                                                        (0x100UL)
#define CSL_EPWM3_EPWM_BASE                                                                        (0x3030000UL)
#define CSL_EPWM3_EPWM_SIZE                                                                        (0x100UL)
#define CSL_EPWM4_EPWM_BASE                                                                        (0x3040000UL)
#define CSL_EPWM4_EPWM_SIZE                                                                        (0x100UL)
#define CSL_EPWM5_EPWM_BASE                                                                        (0x3050000UL)
#define CSL_EPWM5_EPWM_SIZE                                                                        (0x100UL)
#define CSL_ECAP0_CTL_STS_BASE                                                                     (0x3100000UL)
#define CSL_ECAP0_CTL_STS_SIZE                                                                     (0x100UL)
#define CSL_ECAP1_CTL_STS_BASE                                                                     (0x3110000UL)
#define CSL_ECAP1_CTL_STS_SIZE                                                                     (0x100UL)
#define CSL_ECAP2_CTL_STS_BASE                                                                     (0x3120000UL)
#define CSL_ECAP2_CTL_STS_SIZE                                                                     (0x100UL)
#define CSL_ATL0_REG_BASE                                                                          (0x31f0000UL)
#define CSL_ATL0_REG_SIZE                                                                          (0x400UL)
#define CSL_EQEP0_REG_BASE                                                                         (0x3200000UL)
#define CSL_EQEP0_REG_SIZE                                                                         (0x100UL)
#define CSL_EQEP1_REG_BASE                                                                         (0x3210000UL)
#define CSL_EQEP1_REG_SIZE                                                                         (0x100UL)
#define CSL_EQEP2_REG_BASE                                                                         (0x3220000UL)
#define CSL_EQEP2_REG_SIZE                                                                         (0x100UL)
#define CSL_PBIST7_BASE                                                                            (0x3300000UL)
#define CSL_PBIST7_SIZE                                                                            (0x400UL)
#define CSL_PBIST8_BASE                                                                            (0x3310000UL)
#define CSL_PBIST8_SIZE                                                                            (0x400UL)
#define CSL_PBIST5_BASE                                                                            (0x3340000UL)
#define CSL_PBIST5_SIZE                                                                            (0x400UL)
#define CSL_PBIST11_BASE                                                                           (0x3350000UL)
#define CSL_PBIST11_SIZE                                                                           (0x400UL)
#define CSL_PBIST13_BASE                                                                           (0x3360000UL)
#define CSL_PBIST13_SIZE                                                                           (0x400UL)
#define CSL_PBIST3_BASE                                                                            (0x3370000UL)
#define CSL_PBIST3_SIZE                                                                            (0x400UL)
#define CSL_PBIST2_BASE                                                                            (0x3380000UL)
#define CSL_PBIST2_SIZE                                                                            (0x400UL)
#define CSL_PBIST10_BASE                                                                           (0x3390000UL)
#define CSL_PBIST10_SIZE                                                                           (0x400UL)
#define CSL_AEP_GPU_BXS464_WRAP0_MEM_BASE                                                          (0x33a0000UL)
#define CSL_AEP_GPU_BXS464_WRAP0_MEM_SIZE                                                          (0x400UL)
#define CSL_PBIST14_BASE                                                                           (0x33c0000UL)
#define CSL_PBIST14_SIZE                                                                           (0x400UL)
#define CSL_PBIST15_BASE                                                                           (0x33d0000UL)
#define CSL_PBIST15_SIZE                                                                           (0x400UL)
#define CSL_MAIN_USART_PSILSS0_MMRS_BASE                                                           (0x3400000UL)
#define CSL_MAIN_USART_PSILSS0_MMRS_SIZE                                                           (0x1000UL)
#define CSL_CPSW_PSILSS0_MMRS_BASE                                                                 (0x3404000UL)
#define CSL_CPSW_PSILSS0_MMRS_SIZE                                                                 (0x1000UL)
#define CSL_DEBUG_PSILSS0_MMRS_BASE                                                                (0x3408000UL)
#define CSL_DEBUG_PSILSS0_MMRS_SIZE                                                                (0x1000UL)
#define CSL_CSI_PSILSS0_MMRS_BASE                                                                  (0x3410000UL)
#define CSL_CSI_PSILSS0_MMRS_SIZE                                                                  (0x1000UL)
#define CSL_SA2_CPSW_PSILSS0_MMRS_BASE                                                             (0x3414000UL)
#define CSL_SA2_CPSW_PSILSS0_MMRS_SIZE                                                             (0x1000UL)
#define CSL_DMPAC_VPAC_PSILSS0_MMRS_BASE                                                           (0x341c000UL)
#define CSL_DMPAC_VPAC_PSILSS0_MMRS_SIZE                                                           (0x1000UL)
#define CSL_NAVSS0_NBSS_CFG_REGS0_MMRS_BASE                                                        (0x3700000UL)
#define CSL_NAVSS0_NBSS_CFG_REGS0_MMRS_SIZE                                                        (0x100UL)
#define CSL_NAVSS0_NBSS_CFG_ECCAGGR0_REGS_BASE                                                     (0x3701000UL)
#define CSL_NAVSS0_NBSS_CFG_ECCAGGR0_REGS_SIZE                                                     (0x400UL)
#define CSL_NAVSS0_NBSS_NB0_CFG_MMRS_BASE                                                          (0x3702000UL)
#define CSL_NAVSS0_NBSS_NB0_CFG_MMRS_SIZE                                                          (0x100UL)
#define CSL_NAVSS0_NBSS_NB1_CFG_MMRS_BASE                                                          (0x3703000UL)
#define CSL_NAVSS0_NBSS_NB1_CFG_MMRS_SIZE                                                          (0x100UL)
#define CSL_NAVSS0_NBSS_CFG_MSMC0_SLV_VIRTID_CFG_MMRS_BASE                                         (0x3710000UL)
#define CSL_NAVSS0_NBSS_CFG_MSMC0_SLV_VIRTID_CFG_MMRS_SIZE                                         (0x100UL)
#define CSL_VPAC0_VPAC_REGS_VPAC_REGS_CFG_IP_MMRS_BASE                                             (0x3800000UL)
#define CSL_VPAC0_VPAC_REGS_VPAC_REGS_CFG_IP_MMRS_SIZE                                             (0x400UL)
#define CSL_VPAC0_CTSET2_WRAP_CFG_CTSET2_CFG_BASE                                                  (0x3802000UL)
#define CSL_VPAC0_CTSET2_WRAP_CFG_CTSET2_CFG_SIZE                                                  (0x2000UL)
#define CSL_VPAC0_CP_INTD_CFG_INTD_CFG_BASE                                                        (0x3804000UL)
#define CSL_VPAC0_CP_INTD_CFG_INTD_CFG_SIZE                                                        (0x1000UL)
#define CSL_VPAC0_HTS_S_VBUSP_BASE                                                                 (0x3810000UL)
#define CSL_VPAC0_HTS_S_VBUSP_SIZE                                                                 (0x10000UL)
#define CSL_VPAC0_PAR_VPAC_LDC0_S_VBUSP_MMR_VBUSP_BASE                                             (0x3820000UL)
#define CSL_VPAC0_PAR_VPAC_LDC0_S_VBUSP_MMR_VBUSP_SIZE                                             (0x400UL)
#define CSL_VPAC0_PAR_VPAC_LDC0_S_VBUSP_VPAC_LDC_LSE_CFG_VP_BASE                                   (0x3820400UL)
#define CSL_VPAC0_PAR_VPAC_LDC0_S_VBUSP_VPAC_LDC_LSE_CFG_VP_SIZE                                   (0x200UL)
#define CSL_VPAC0_PAR_VPAC_LDC0_S_VBUSP_PIXWRINTF_DUALY_LUTCFG_DUALY_LUT_BASE                      (0x3820800UL)
#define CSL_VPAC0_PAR_VPAC_LDC0_S_VBUSP_PIXWRINTF_DUALY_LUTCFG_DUALY_LUT_SIZE                      (0x800UL)
#define CSL_VPAC0_PAR_VPAC_LDC0_S_VBUSP_PIXWRINTF_DUALC_LUTCFG_DUALC_LUT_BASE                      (0x3821000UL)
#define CSL_VPAC0_PAR_VPAC_LDC0_S_VBUSP_PIXWRINTF_DUALC_LUTCFG_DUALC_LUT_SIZE                      (0x800UL)
#define CSL_VPAC0_PAR_VPAC_LDC0_S_VBUSP_MEMCFG_LOOP_MESH_VBUSPI_MESH_MEM_BASE                      (0x3822000UL)
#define CSL_VPAC0_PAR_VPAC_LDC0_S_VBUSP_MEMCFG_LOOP_MESH_VBUSPI_MESH_MEM_SIZE                      (0x2000UL)
#define CSL_VPAC0_PAR_VPAC_LDC0_S_VBUSP_MEMCFG_LOOP_Y_VBUSPI_Y_MEM_BASE                            (0x3828000UL)
#define CSL_VPAC0_PAR_VPAC_LDC0_S_VBUSP_MEMCFG_LOOP_Y_VBUSPI_Y_MEM_SIZE                            (0x8000UL)
#define CSL_VPAC0_PAR_VPAC_LDC0_S_VBUSP_MEMCFG_LOOP_CBCR_VBUSPI_CBCR_MEM_BASE                      (0x3830000UL)
#define CSL_VPAC0_PAR_VPAC_LDC0_S_VBUSP_MEMCFG_LOOP_CBCR_VBUSPI_CBCR_MEM_SIZE                      (0x8000UL)
#define CSL_VPAC0_PAR_VPAC_MSC_CFG_VP_CFG_VP_BASE                                                  (0x38c0000UL)
#define CSL_VPAC0_PAR_VPAC_MSC_CFG_VP_CFG_VP_SIZE                                                  (0x800UL)
#define CSL_VPAC0_PAR_VPAC_MSC_CFG_VP_LSE_CFG_VP_BASE                                              (0x38c0800UL)
#define CSL_VPAC0_PAR_VPAC_MSC_CFG_VP_LSE_CFG_VP_SIZE                                              (0x200UL)
#define CSL_VPAC0_PAR_VPAC_NF_S_VBUSP_MMR_VBUSP_NF_CFG_BASE                                        (0x38c2000UL)
#define CSL_VPAC0_PAR_VPAC_NF_S_VBUSP_MMR_VBUSP_NF_CFG_SIZE                                        (0x1000UL)
#define CSL_VPAC0_PAR_VPAC_NF_S_VBUSP_VPAC_NF_LSE_CFG_VP_BASE                                      (0x38c3000UL)
#define CSL_VPAC0_PAR_VPAC_NF_S_VBUSP_VPAC_NF_LSE_CFG_VP_SIZE                                      (0x200UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_MMR_CFG_VISS_TOP_BASE                                     (0x3900000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_MMR_CFG_VISS_TOP_SIZE                                     (0x200UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VPAC_VISS_LSE_CFG_VP_BASE                                 (0x3900400UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VPAC_VISS_LSE_CFG_VP_SIZE                                 (0x200UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_K3_GLBCE_TOP_CFG_GLBCE_BASE                               (0x3903800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_K3_GLBCE_TOP_CFG_GLBCE_SIZE                               (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_K3_GLBCE_TOP_STATMEM_CFG_GLBCE_STATMEM_BASE               (0x3904000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_K3_GLBCE_TOP_STATMEM_CFG_GLBCE_STATMEM_SIZE               (0x4000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_CFA_VBUSP_FLEXCFA_BASE                           (0x3908000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_CFA_VBUSP_FLEXCFA_SIZE                           (0x8000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_BASE                            (0x3910000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_SIZE                            (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_CONTRASTC1_BASE                 (0x3910800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_CONTRASTC1_SIZE                 (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_CONTRASTC2_BASE                 (0x3911000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_CONTRASTC2_SIZE                 (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_CONTRASTC3_BASE                 (0x3911800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_CONTRASTC3_SIZE                 (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_Y8R8_BASE                       (0x3912000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_Y8R8_SIZE                       (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_C8G8_BASE                       (0x3912800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_C8G8_SIZE                       (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_S8B8_BASE                       (0x3913000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_S8B8_SIZE                       (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_HIST_BASE                       (0x3913800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_HIST_SIZE                       (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_LINE_BASE                       (0x3918000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_LINE_SIZE                       (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_MMR_S_VBUSP_RAWFE_CFG_BASE                 (0x3920000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_MMR_S_VBUSP_RAWFE_CFG_SIZE                 (0x400UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_H3A_WRAP_CFG_RAWFE_H3A_CFG_BASE            (0x3920400UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_H3A_WRAP_CFG_RAWFE_H3A_CFG_SIZE            (0x100UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_LUT3_RAM_RAWFE_PWL_LUT3_RAM_BASE           (0x3920800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_LUT3_RAM_RAWFE_PWL_LUT3_RAM_SIZE           (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_LUT2_RAM_RAWFE_PWL_LUT2_RAM_BASE           (0x3921000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_LUT2_RAM_RAWFE_PWL_LUT2_RAM_SIZE           (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_LUT1_RAM_RAWFE_PWL_LUT1_RAM_BASE           (0x3921800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_LUT1_RAM_RAWFE_PWL_LUT1_RAM_SIZE           (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_WDR_LUT_RAM_RAWFE_WDR_LUT_RAM_BASE         (0x3922000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_WDR_LUT_RAM_RAWFE_WDR_LUT_RAM_SIZE         (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_H3A_LUT_RAM_RAWFE_H3A_LUT_RAM_BASE         (0x3922800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_H3A_LUT_RAM_RAWFE_H3A_LUT_RAM_SIZE         (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_DPC_RAM_RAWFE_DPC_LUT_RAM_BASE             (0x3923000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_DPC_RAM_RAWFE_DPC_LUT_RAM_SIZE             (0x400UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_DPC_LRAM_RAWFE_DPC_LRAM_BASE               (0x3924000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_DPC_LRAM_RAWFE_DPC_LRAM_SIZE               (0x2000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_LSC_RAM_RAWFE_LSC_LUT_RAM_BASE             (0x3928000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_LSC_RAM_RAWFE_LSC_LUT_RAM_SIZE             (0x8000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_H3A_WRAP_ARAM_RAWFE_H3A_ARAM_BASE          (0x3930000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_H3A_WRAP_ARAM_RAWFE_H3A_ARAM_SIZE          (0x2000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_H3A_WRAP_LRAM_RAWFE_H3A_LRAM_BASE          (0x3932000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_H3A_WRAP_LRAM_RAWFE_H3A_LRAM_SIZE          (0x2000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_NSF4V_CFG_MMR_VBUSP_NSF4VCORE_BASE                   (0x3940000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_NSF4V_CFG_MMR_VBUSP_NSF4VCORE_SIZE                   (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_NSF4V_CFG_RAWHIST_HISTDATA_VBUSP_RAWHIST_BASE        (0x3940800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_NSF4V_CFG_RAWHIST_HISTDATA_VBUSP_RAWHIST_SIZE        (0x200UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_NSF4V_CFG_RAWHIST_HISTLUT_VBUSP_RAWHIST_LUT_BASE     (0x3941000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_NSF4V_CFG_RAWHIST_HISTLUT_VBUSP_RAWHIST_LUT_SIZE     (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_NSF4V_CFG_MEM_MMRRAM_VBUSP_MMR_RAM_BASE              (0x3944000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_NSF4V_CFG_MEM_MMRRAM_VBUSP_MMR_RAM_SIZE              (0x4000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_EE_VBUSP_FLEXEE_BASE                             (0x3950000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_EE_VBUSP_FLEXEE_SIZE                             (0x8000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_CFA_VBUSP_FLEXCFA_DLUTS_BASE                     (0x3958000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_CFA_VBUSP_FLEXCFA_DLUTS_SIZE                     (0x4000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_CFA_VBUSP_FLEXCFA_DLUTS_BASE                    (0x395c000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_CFA_VBUSP_FLEXCFA_DLUTS_SIZE                    (0x4000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_EE_VBUSP_FLEXEE_BASE                            (0x3960000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_EE_VBUSP_FLEXEE_SIZE                            (0x8000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_CFA_VBUSP_FLEXCFA_BASE                          (0x3968000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_CFA_VBUSP_FLEXCFA_SIZE                          (0x8000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_BASE                           (0x3970000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_SIZE                           (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_CONTRASTC1_BASE                (0x3970800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_CONTRASTC1_SIZE                (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_CONTRASTC2_BASE                (0x3971000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_CONTRASTC2_SIZE                (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_CONTRASTC3_BASE                (0x3971800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_CONTRASTC3_SIZE                (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_Y8R8_BASE                      (0x3972000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_Y8R8_SIZE                      (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_C8G8_BASE                      (0x3972800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_C8G8_SIZE                      (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_S8B8_BASE                      (0x3973000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_S8B8_SIZE                      (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_HIST_BASE                      (0x3973800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_HIST_SIZE                      (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_LINE_BASE                      (0x3978000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_LINE_SIZE                      (0x800UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_CAC_S_VBUSP_MMRCFG_CAC_BASE                          (0x3980000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_CAC_S_VBUSP_MMRCFG_CAC_SIZE                          (0x400UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_CAC_S_VBUSP_CORE_LUT_CFG_LUT_MEM_BASE                (0x3982000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_CAC_S_VBUSP_CORE_LUT_CFG_LUT_MEM_SIZE                (0x2000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_CAC_S_VBUSP_LINEMEM_CFG_LINE_MEM_BASE                (0x3984000UL)
#define CSL_VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_CAC_S_VBUSP_LINEMEM_CFG_LINE_MEM_SIZE                (0x4000UL)
#define CSL_VPAC0_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_BASE                                           (0x3a00000UL)
#define CSL_VPAC0_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_SIZE                                           (0x4000UL)
#define CSL_VPAC0_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_SET_BASE                                       (0x3a04000UL)
#define CSL_VPAC0_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_SET_SIZE                                       (0x4000UL)
#define CSL_VPAC0_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_QUEUE_BASE                                     (0x3a08000UL)
#define CSL_VPAC0_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_QUEUE_SIZE                                     (0x8000UL)
#define CSL_VPAC0_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_CHNRT_BASE                                     (0x3a40000UL)
#define CSL_VPAC0_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_CHNRT_SIZE                                     (0x20000UL)
#define CSL_VPAC0_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_CHRT_BASE                                      (0x3a60000UL)
#define CSL_VPAC0_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_CHRT_SIZE                                      (0x20000UL)
#define CSL_VPAC0_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_CHATOMIC_DEBUG_BASE                            (0x3a80000UL)
#define CSL_VPAC0_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_CHATOMIC_DEBUG_SIZE                            (0x20000UL)
#define CSL_VPAC0_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_CAUSE_BASE                                     (0x3ae0000UL)
#define CSL_VPAC0_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_CAUSE_SIZE                                     (0x20000UL)
#define CSL_VPAC0_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_BASE                                           (0x3b00000UL)
#define CSL_VPAC0_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_SIZE                                           (0x4000UL)
#define CSL_VPAC0_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_SET_BASE                                       (0x3b04000UL)
#define CSL_VPAC0_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_SET_SIZE                                       (0x4000UL)
#define CSL_VPAC0_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_QUEUE_BASE                                     (0x3b08000UL)
#define CSL_VPAC0_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_QUEUE_SIZE                                     (0x8000UL)
#define CSL_VPAC0_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_CHNRT_BASE                                     (0x3b40000UL)
#define CSL_VPAC0_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_CHNRT_SIZE                                     (0x20000UL)
#define CSL_VPAC0_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_CHRT_BASE                                      (0x3b60000UL)
#define CSL_VPAC0_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_CHRT_SIZE                                      (0x20000UL)
#define CSL_VPAC0_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_CHATOMIC_DEBUG_BASE                            (0x3b80000UL)
#define CSL_VPAC0_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_CHATOMIC_DEBUG_SIZE                            (0x20000UL)
#define CSL_VPAC0_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_CAUSE_BASE                                     (0x3be0000UL)
#define CSL_VPAC0_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_CAUSE_SIZE                                     (0x20000UL)
#define CSL_VPAC1_VPAC_REGS_VPAC_REGS_CFG_IP_MMRS_BASE                                             (0x3c00000UL)
#define CSL_VPAC1_VPAC_REGS_VPAC_REGS_CFG_IP_MMRS_SIZE                                             (0x400UL)
#define CSL_VPAC1_CTSET2_WRAP_CFG_CTSET2_CFG_BASE                                                  (0x3c02000UL)
#define CSL_VPAC1_CTSET2_WRAP_CFG_CTSET2_CFG_SIZE                                                  (0x2000UL)
#define CSL_VPAC1_CP_INTD_CFG_INTD_CFG_BASE                                                        (0x3c04000UL)
#define CSL_VPAC1_CP_INTD_CFG_INTD_CFG_SIZE                                                        (0x1000UL)
#define CSL_VPAC1_HTS_S_VBUSP_BASE                                                                 (0x3c10000UL)
#define CSL_VPAC1_HTS_S_VBUSP_SIZE                                                                 (0x10000UL)
#define CSL_VPAC1_PAR_VPAC_LDC0_S_VBUSP_MMR_VBUSP_BASE                                             (0x3c20000UL)
#define CSL_VPAC1_PAR_VPAC_LDC0_S_VBUSP_MMR_VBUSP_SIZE                                             (0x400UL)
#define CSL_VPAC1_PAR_VPAC_LDC0_S_VBUSP_VPAC_LDC_LSE_CFG_VP_BASE                                   (0x3c20400UL)
#define CSL_VPAC1_PAR_VPAC_LDC0_S_VBUSP_VPAC_LDC_LSE_CFG_VP_SIZE                                   (0x200UL)
#define CSL_VPAC1_PAR_VPAC_LDC0_S_VBUSP_PIXWRINTF_DUALY_LUTCFG_DUALY_LUT_BASE                      (0x3c20800UL)
#define CSL_VPAC1_PAR_VPAC_LDC0_S_VBUSP_PIXWRINTF_DUALY_LUTCFG_DUALY_LUT_SIZE                      (0x800UL)
#define CSL_VPAC1_PAR_VPAC_LDC0_S_VBUSP_PIXWRINTF_DUALC_LUTCFG_DUALC_LUT_BASE                      (0x3c21000UL)
#define CSL_VPAC1_PAR_VPAC_LDC0_S_VBUSP_PIXWRINTF_DUALC_LUTCFG_DUALC_LUT_SIZE                      (0x800UL)
#define CSL_VPAC1_PAR_VPAC_LDC0_S_VBUSP_MEMCFG_LOOP_MESH_VBUSPI_MESH_MEM_BASE                      (0x3c22000UL)
#define CSL_VPAC1_PAR_VPAC_LDC0_S_VBUSP_MEMCFG_LOOP_MESH_VBUSPI_MESH_MEM_SIZE                      (0x2000UL)
#define CSL_VPAC1_PAR_VPAC_LDC0_S_VBUSP_MEMCFG_LOOP_Y_VBUSPI_Y_MEM_BASE                            (0x3c28000UL)
#define CSL_VPAC1_PAR_VPAC_LDC0_S_VBUSP_MEMCFG_LOOP_Y_VBUSPI_Y_MEM_SIZE                            (0x8000UL)
#define CSL_VPAC1_PAR_VPAC_LDC0_S_VBUSP_MEMCFG_LOOP_CBCR_VBUSPI_CBCR_MEM_BASE                      (0x3c30000UL)
#define CSL_VPAC1_PAR_VPAC_LDC0_S_VBUSP_MEMCFG_LOOP_CBCR_VBUSPI_CBCR_MEM_SIZE                      (0x8000UL)
#define CSL_VPAC1_PAR_VPAC_MSC_CFG_VP_CFG_VP_BASE                                                  (0x3cc0000UL)
#define CSL_VPAC1_PAR_VPAC_MSC_CFG_VP_CFG_VP_SIZE                                                  (0x800UL)
#define CSL_VPAC1_PAR_VPAC_MSC_CFG_VP_LSE_CFG_VP_BASE                                              (0x3cc0800UL)
#define CSL_VPAC1_PAR_VPAC_MSC_CFG_VP_LSE_CFG_VP_SIZE                                              (0x200UL)
#define CSL_VPAC1_PAR_VPAC_NF_S_VBUSP_MMR_VBUSP_NF_CFG_BASE                                        (0x3cc2000UL)
#define CSL_VPAC1_PAR_VPAC_NF_S_VBUSP_MMR_VBUSP_NF_CFG_SIZE                                        (0x1000UL)
#define CSL_VPAC1_PAR_VPAC_NF_S_VBUSP_VPAC_NF_LSE_CFG_VP_BASE                                      (0x3cc3000UL)
#define CSL_VPAC1_PAR_VPAC_NF_S_VBUSP_VPAC_NF_LSE_CFG_VP_SIZE                                      (0x200UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_MMR_CFG_VISS_TOP_BASE                                     (0x3d00000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_MMR_CFG_VISS_TOP_SIZE                                     (0x200UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VPAC_VISS_LSE_CFG_VP_BASE                                 (0x3d00400UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VPAC_VISS_LSE_CFG_VP_SIZE                                 (0x200UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_K3_GLBCE_TOP_CFG_GLBCE_BASE                               (0x3d03800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_K3_GLBCE_TOP_CFG_GLBCE_SIZE                               (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_K3_GLBCE_TOP_STATMEM_CFG_GLBCE_STATMEM_BASE               (0x3d04000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_K3_GLBCE_TOP_STATMEM_CFG_GLBCE_STATMEM_SIZE               (0x4000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_CFA_VBUSP_FLEXCFA_BASE                           (0x3d08000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_CFA_VBUSP_FLEXCFA_SIZE                           (0x8000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_BASE                            (0x3d10000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_SIZE                            (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_CONTRASTC1_BASE                 (0x3d10800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_CONTRASTC1_SIZE                 (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_CONTRASTC2_BASE                 (0x3d11000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_CONTRASTC2_SIZE                 (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_CONTRASTC3_BASE                 (0x3d11800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_CONTRASTC3_SIZE                 (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_Y8R8_BASE                       (0x3d12000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_Y8R8_SIZE                       (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_C8G8_BASE                       (0x3d12800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_C8G8_SIZE                       (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_S8B8_BASE                       (0x3d13000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_S8B8_SIZE                       (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_HIST_BASE                       (0x3d13800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_HIST_SIZE                       (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_LINE_BASE                       (0x3d18000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_LINE_SIZE                       (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_MMR_S_VBUSP_RAWFE_CFG_BASE                 (0x3d20000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_MMR_S_VBUSP_RAWFE_CFG_SIZE                 (0x400UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_H3A_WRAP_CFG_RAWFE_H3A_CFG_BASE            (0x3d20400UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_H3A_WRAP_CFG_RAWFE_H3A_CFG_SIZE            (0x100UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_LUT3_RAM_RAWFE_PWL_LUT3_RAM_BASE           (0x3d20800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_LUT3_RAM_RAWFE_PWL_LUT3_RAM_SIZE           (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_LUT2_RAM_RAWFE_PWL_LUT2_RAM_BASE           (0x3d21000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_LUT2_RAM_RAWFE_PWL_LUT2_RAM_SIZE           (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_LUT1_RAM_RAWFE_PWL_LUT1_RAM_BASE           (0x3d21800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_LUT1_RAM_RAWFE_PWL_LUT1_RAM_SIZE           (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_WDR_LUT_RAM_RAWFE_WDR_LUT_RAM_BASE         (0x3d22000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_WDR_LUT_RAM_RAWFE_WDR_LUT_RAM_SIZE         (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_H3A_LUT_RAM_RAWFE_H3A_LUT_RAM_BASE         (0x3d22800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_H3A_LUT_RAM_RAWFE_H3A_LUT_RAM_SIZE         (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_DPC_RAM_RAWFE_DPC_LUT_RAM_BASE             (0x3d23000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_DPC_RAM_RAWFE_DPC_LUT_RAM_SIZE             (0x400UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_DPC_LRAM_RAWFE_DPC_LRAM_BASE               (0x3d24000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_DPC_LRAM_RAWFE_DPC_LRAM_SIZE               (0x2000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_LSC_RAM_RAWFE_LSC_LUT_RAM_BASE             (0x3d28000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_LSC_RAM_RAWFE_LSC_LUT_RAM_SIZE             (0x8000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_H3A_WRAP_ARAM_RAWFE_H3A_ARAM_BASE          (0x3d30000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_H3A_WRAP_ARAM_RAWFE_H3A_ARAM_SIZE          (0x2000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_H3A_WRAP_LRAM_RAWFE_H3A_LRAM_BASE          (0x3d32000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_H3A_WRAP_LRAM_RAWFE_H3A_LRAM_SIZE          (0x2000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_NSF4V_CFG_MMR_VBUSP_NSF4VCORE_BASE                   (0x3d40000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_NSF4V_CFG_MMR_VBUSP_NSF4VCORE_SIZE                   (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_NSF4V_CFG_RAWHIST_HISTDATA_VBUSP_RAWHIST_BASE        (0x3d40800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_NSF4V_CFG_RAWHIST_HISTDATA_VBUSP_RAWHIST_SIZE        (0x200UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_NSF4V_CFG_RAWHIST_HISTLUT_VBUSP_RAWHIST_LUT_BASE     (0x3d41000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_NSF4V_CFG_RAWHIST_HISTLUT_VBUSP_RAWHIST_LUT_SIZE     (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_NSF4V_CFG_MEM_MMRRAM_VBUSP_MMR_RAM_BASE              (0x3d44000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_NSF4V_CFG_MEM_MMRRAM_VBUSP_MMR_RAM_SIZE              (0x4000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_EE_VBUSP_FLEXEE_BASE                             (0x3d50000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_EE_VBUSP_FLEXEE_SIZE                             (0x8000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_CFA_VBUSP_FLEXCFA_DLUTS_BASE                     (0x3d58000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_CFA_VBUSP_FLEXCFA_DLUTS_SIZE                     (0x4000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_CFA_VBUSP_FLEXCFA_DLUTS_BASE                    (0x3d5c000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_CFA_VBUSP_FLEXCFA_DLUTS_SIZE                    (0x4000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_EE_VBUSP_FLEXEE_BASE                            (0x3d60000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_EE_VBUSP_FLEXEE_SIZE                            (0x8000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_CFA_VBUSP_FLEXCFA_BASE                          (0x3d68000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_CFA_VBUSP_FLEXCFA_SIZE                          (0x8000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_BASE                           (0x3d70000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_SIZE                           (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_CONTRASTC1_BASE                (0x3d70800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_CONTRASTC1_SIZE                (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_CONTRASTC2_BASE                (0x3d71000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_CONTRASTC2_SIZE                (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_CONTRASTC3_BASE                (0x3d71800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_CONTRASTC3_SIZE                (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_Y8R8_BASE                      (0x3d72000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_Y8R8_SIZE                      (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_C8G8_BASE                      (0x3d72800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_C8G8_SIZE                      (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_S8B8_BASE                      (0x3d73000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_S8B8_SIZE                      (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_HIST_BASE                      (0x3d73800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_HIST_SIZE                      (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_LINE_BASE                      (0x3d78000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP2_FCC_VBUSP_FLEXCC_LINE_SIZE                      (0x800UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_CAC_S_VBUSP_MMRCFG_CAC_BASE                          (0x3d80000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_CAC_S_VBUSP_MMRCFG_CAC_SIZE                          (0x400UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_CAC_S_VBUSP_CORE_LUT_CFG_LUT_MEM_BASE                (0x3d82000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_CAC_S_VBUSP_CORE_LUT_CFG_LUT_MEM_SIZE                (0x2000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_CAC_S_VBUSP_LINEMEM_CFG_LINE_MEM_BASE                (0x3d84000UL)
#define CSL_VPAC1_PAR_VPAC_VISS0_S_VBUSP_VISS_CAC_S_VBUSP_LINEMEM_CFG_LINE_MEM_SIZE                (0x4000UL)
#define CSL_VPAC1_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_BASE                                           (0x3e00000UL)
#define CSL_VPAC1_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_SIZE                                           (0x4000UL)
#define CSL_VPAC1_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_SET_BASE                                       (0x3e04000UL)
#define CSL_VPAC1_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_SET_SIZE                                       (0x4000UL)
#define CSL_VPAC1_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_QUEUE_BASE                                     (0x3e08000UL)
#define CSL_VPAC1_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_QUEUE_SIZE                                     (0x8000UL)
#define CSL_VPAC1_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_CHNRT_BASE                                     (0x3e40000UL)
#define CSL_VPAC1_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_CHNRT_SIZE                                     (0x20000UL)
#define CSL_VPAC1_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_CHRT_BASE                                      (0x3e60000UL)
#define CSL_VPAC1_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_CHRT_SIZE                                      (0x20000UL)
#define CSL_VPAC1_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_CHATOMIC_DEBUG_BASE                            (0x3e80000UL)
#define CSL_VPAC1_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_CHATOMIC_DEBUG_SIZE                            (0x20000UL)
#define CSL_VPAC1_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_CAUSE_BASE                                     (0x3ee0000UL)
#define CSL_VPAC1_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_CAUSE_SIZE                                     (0x20000UL)
#define CSL_VPAC1_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_BASE                                           (0x3f00000UL)
#define CSL_VPAC1_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_SIZE                                           (0x4000UL)
#define CSL_VPAC1_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_SET_BASE                                       (0x3f04000UL)
#define CSL_VPAC1_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_SET_SIZE                                       (0x4000UL)
#define CSL_VPAC1_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_QUEUE_BASE                                     (0x3f08000UL)
#define CSL_VPAC1_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_QUEUE_SIZE                                     (0x8000UL)
#define CSL_VPAC1_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_CHNRT_BASE                                     (0x3f40000UL)
#define CSL_VPAC1_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_CHNRT_SIZE                                     (0x20000UL)
#define CSL_VPAC1_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_CHRT_BASE                                      (0x3f60000UL)
#define CSL_VPAC1_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_CHRT_SIZE                                      (0x20000UL)
#define CSL_VPAC1_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_CHATOMIC_DEBUG_BASE                            (0x3f80000UL)
#define CSL_VPAC1_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_CHATOMIC_DEBUG_SIZE                            (0x20000UL)
#define CSL_VPAC1_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_CAUSE_BASE                                     (0x3fe0000UL)
#define CSL_VPAC1_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_CAUSE_SIZE                                     (0x20000UL)
#define CSL_USB0_MMR_MMRVBP_USBSS_CMN_BASE                                                         (0x4104000UL)
#define CSL_USB0_MMR_MMRVBP_USBSS_CMN_SIZE                                                         (0x100UL)
#define CSL_USB0_PHY2_BASE                                                                         (0x4108000UL)
#define CSL_USB0_PHY2_SIZE                                                                         (0x400UL)
#define CSL_CODEC0_VPU_BASE                                                                        (0x4210000UL)
#define CSL_CODEC0_VPU_SIZE                                                                        (0x10000UL)
#define CSL_CODEC1_VPU_BASE                                                                        (0x4220000UL)
#define CSL_CODEC1_VPU_SIZE                                                                        (0x10000UL)
#define CSL_CSI_TX_IF_V2_0_TX_SHIM_VBUSP_MMR_CSI2TXIF_V2_BASE                                      (0x4400000UL)
#define CSL_CSI_TX_IF_V2_0_TX_SHIM_VBUSP_MMR_CSI2TXIF_V2_SIZE                                      (0x1000UL)
#define CSL_CSI_TX_IF_V2_0_VBUS2APB_WRAP_VBUSP_APB_CSI2TX_V2_BASE                                  (0x4404000UL)
#define CSL_CSI_TX_IF_V2_0_VBUS2APB_WRAP_VBUSP_APB_CSI2TX_V2_SIZE                                  (0x1000UL)
#define CSL_CSI_TX_IF_V2_0_CP_INTD_CFG_INTD_CFG_BASE                                               (0x4408000UL)
#define CSL_CSI_TX_IF_V2_0_CP_INTD_CFG_INTD_CFG_SIZE                                               (0x1000UL)
#define CSL_CSI_TX_IF_V2_1_TX_SHIM_VBUSP_MMR_CSI2TXIF_V2_BASE                                      (0x4410000UL)
#define CSL_CSI_TX_IF_V2_1_TX_SHIM_VBUSP_MMR_CSI2TXIF_V2_SIZE                                      (0x1000UL)
#define CSL_CSI_TX_IF_V2_1_VBUS2APB_WRAP_VBUSP_APB_CSI2TX_V2_BASE                                  (0x4414000UL)
#define CSL_CSI_TX_IF_V2_1_VBUS2APB_WRAP_VBUSP_APB_CSI2TX_V2_SIZE                                  (0x1000UL)
#define CSL_CSI_TX_IF_V2_1_CP_INTD_CFG_INTD_CFG_BASE                                               (0x4418000UL)
#define CSL_CSI_TX_IF_V2_1_CP_INTD_CFG_INTD_CFG_SIZE                                               (0x1000UL)
#define CSL_DPHY_TX0_BASE                                                                          (0x4480000UL)
#define CSL_DPHY_TX0_SIZE                                                                          (0x1000UL)
#define CSL_DPHY_TX1_BASE                                                                          (0x4481000UL)
#define CSL_DPHY_TX1_SIZE                                                                          (0x1000UL)
#define CSL_CSI_RX_IF0_RX_SHIM_VBUSP_MMR_CSI2RXIF_BASE                                             (0x4500000UL)
#define CSL_CSI_RX_IF0_RX_SHIM_VBUSP_MMR_CSI2RXIF_SIZE                                             (0x1000UL)
#define CSL_CSI_RX_IF0_VBUS2APB_WRAP_VBUSP_APB_CSI2RX_BASE                                         (0x4504000UL)
#define CSL_CSI_RX_IF0_VBUS2APB_WRAP_VBUSP_APB_CSI2RX_SIZE                                         (0x1000UL)
#define CSL_CSI_RX_IF0_CP_INTD_CFG_INTD_CFG_BASE                                                   (0x4508000UL)
#define CSL_CSI_RX_IF0_CP_INTD_CFG_INTD_CFG_SIZE                                                   (0x1000UL)
#define CSL_CSI_RX_IF1_RX_SHIM_VBUSP_MMR_CSI2RXIF_BASE                                             (0x4510000UL)
#define CSL_CSI_RX_IF1_RX_SHIM_VBUSP_MMR_CSI2RXIF_SIZE                                             (0x1000UL)
#define CSL_CSI_RX_IF1_VBUS2APB_WRAP_VBUSP_APB_CSI2RX_BASE                                         (0x4514000UL)
#define CSL_CSI_RX_IF1_VBUS2APB_WRAP_VBUSP_APB_CSI2RX_SIZE                                         (0x1000UL)
#define CSL_CSI_RX_IF1_CP_INTD_CFG_INTD_CFG_BASE                                                   (0x4518000UL)
#define CSL_CSI_RX_IF1_CP_INTD_CFG_INTD_CFG_SIZE                                                   (0x1000UL)
#define CSL_CSI_RX_IF2_RX_SHIM_VBUSP_MMR_CSI2RXIF_BASE                                             (0x4520000UL)
#define CSL_CSI_RX_IF2_RX_SHIM_VBUSP_MMR_CSI2RXIF_SIZE                                             (0x1000UL)
#define CSL_CSI_RX_IF2_VBUS2APB_WRAP_VBUSP_APB_CSI2RX_BASE                                         (0x4524000UL)
#define CSL_CSI_RX_IF2_VBUS2APB_WRAP_VBUSP_APB_CSI2RX_SIZE                                         (0x1000UL)
#define CSL_CSI_RX_IF2_CP_INTD_CFG_INTD_CFG_BASE                                                   (0x4528000UL)
#define CSL_CSI_RX_IF2_CP_INTD_CFG_INTD_CFG_SIZE                                                   (0x1000UL)
#define CSL_DPHY_RX0_VBUS2APB_WRAP_VBUSP_K3_DPHY_RX_BASE                                           (0x4580000UL)
#define CSL_DPHY_RX0_VBUS2APB_WRAP_VBUSP_K3_DPHY_RX_SIZE                                           (0x1000UL)
#define CSL_DPHY_RX0_MMR_SLV_K3_DPHY_WRAP_BASE                                                     (0x4581000UL)
#define CSL_DPHY_RX0_MMR_SLV_K3_DPHY_WRAP_SIZE                                                     (0x100UL)
#define CSL_DPHY_RX1_VBUS2APB_WRAP_VBUSP_K3_DPHY_RX_BASE                                           (0x4590000UL)
#define CSL_DPHY_RX1_VBUS2APB_WRAP_VBUSP_K3_DPHY_RX_SIZE                                           (0x1000UL)
#define CSL_DPHY_RX1_MMR_SLV_K3_DPHY_WRAP_BASE                                                     (0x4591000UL)
#define CSL_DPHY_RX1_MMR_SLV_K3_DPHY_WRAP_SIZE                                                     (0x100UL)
#define CSL_DPHY_RX2_VBUS2APB_WRAP_VBUSP_K3_DPHY_RX_BASE                                           (0x45a0000UL)
#define CSL_DPHY_RX2_VBUS2APB_WRAP_VBUSP_K3_DPHY_RX_SIZE                                           (0x1000UL)
#define CSL_DPHY_RX2_MMR_SLV_K3_DPHY_WRAP_BASE                                                     (0x45a1000UL)
#define CSL_DPHY_RX2_MMR_SLV_K3_DPHY_WRAP_SIZE                                                     (0x100UL)
#define CSL_DSS_DSI0_DSI_TOP_ECC_AGGR_SYS_CFG_BASE                                                 (0x4700000UL)
#define CSL_DSS_DSI0_DSI_TOP_ECC_AGGR_SYS_CFG_SIZE                                                 (0x400UL)
#define CSL_DSS_DSI1_DSI_TOP_ECC_AGGR_SYS_CFG_BASE                                                 (0x4701000UL)
#define CSL_DSS_DSI1_DSI_TOP_ECC_AGGR_SYS_CFG_SIZE                                                 (0x400UL)
#define CSL_DSS_DSI0_DSI_WRAP_MMR_VBUSP_CFG_DSI_WRAP_BASE                                          (0x4710000UL)
#define CSL_DSS_DSI0_DSI_WRAP_MMR_VBUSP_CFG_DSI_WRAP_SIZE                                          (0x100UL)
#define CSL_DSS_DSI1_DSI_WRAP_MMR_VBUSP_CFG_DSI_WRAP_BASE                                          (0x4720000UL)
#define CSL_DSS_DSI1_DSI_WRAP_MMR_VBUSP_CFG_DSI_WRAP_SIZE                                          (0x100UL)
#define CSL_DSS_DSI0_DSI_TOP_VBUSP_CFG_DSI_0_DSI_BASE                                              (0x4800000UL)
#define CSL_DSS_DSI0_DSI_TOP_VBUSP_CFG_DSI_0_DSI_SIZE                                              (0x100000UL)
#define CSL_DSS_DSI1_DSI_TOP_VBUSP_CFG_DSI_0_DSI_BASE                                              (0x4900000UL)
#define CSL_DSS_DSI1_DSI_TOP_VBUSP_CFG_DSI_0_DSI_SIZE                                              (0x100000UL)
#define CSL_DSS0_DISPC_0_COMMON_M_BASE                                                             (0x4a00000UL)
#define CSL_DSS0_DISPC_0_COMMON_M_SIZE                                                             (0x10000UL)
#define CSL_DSS0_DISPC_0_COMMON_S0_BASE                                                            (0x4a10000UL)
#define CSL_DSS0_DISPC_0_COMMON_S0_SIZE                                                            (0x10000UL)
#define CSL_DSS0_VIDL1_BASE                                                                        (0x4a20000UL)
#define CSL_DSS0_VIDL1_SIZE                                                                        (0x10000UL)
#define CSL_DSS0_VIDL2_BASE                                                                        (0x4a30000UL)
#define CSL_DSS0_VIDL2_SIZE                                                                        (0x10000UL)
#define CSL_DSS0_VID1_BASE                                                                         (0x4a50000UL)
#define CSL_DSS0_VID1_SIZE                                                                         (0x10000UL)
#define CSL_DSS0_VID2_BASE                                                                         (0x4a60000UL)
#define CSL_DSS0_VID2_SIZE                                                                         (0x10000UL)
#define CSL_DSS0_OVR1_BASE                                                                         (0x4a70000UL)
#define CSL_DSS0_OVR1_SIZE                                                                         (0x10000UL)
#define CSL_DSS0_VP1_BASE                                                                          (0x4a80000UL)
#define CSL_DSS0_VP1_SIZE                                                                          (0x10000UL)
#define CSL_DSS0_OVR2_BASE                                                                         (0x4a90000UL)
#define CSL_DSS0_OVR2_SIZE                                                                         (0x10000UL)
#define CSL_DSS0_VP2_BASE                                                                          (0x4aa0000UL)
#define CSL_DSS0_VP2_SIZE                                                                          (0x10000UL)
#define CSL_DSS0_OVR3_BASE                                                                         (0x4ab0000UL)
#define CSL_DSS0_OVR3_SIZE                                                                         (0x10000UL)
#define CSL_DSS0_VP3_BASE                                                                          (0x4ac0000UL)
#define CSL_DSS0_VP3_SIZE                                                                          (0x10000UL)
#define CSL_DSS0_OVR4_BASE                                                                         (0x4ad0000UL)
#define CSL_DSS0_OVR4_SIZE                                                                         (0x10000UL)
#define CSL_DSS0_VP4_BASE                                                                          (0x4ae0000UL)
#define CSL_DSS0_VP4_SIZE                                                                          (0x10000UL)
#define CSL_DSS0_WB_BASE                                                                           (0x4af0000UL)
#define CSL_DSS0_WB_SIZE                                                                           (0x10000UL)
#define CSL_DSS0_DISPC_0_COMMON_S1_BASE                                                            (0x4b00000UL)
#define CSL_DSS0_DISPC_0_COMMON_S1_SIZE                                                            (0x10000UL)
#define CSL_DSS0_DISPC_0_COMMON_S2_BASE                                                            (0x4b10000UL)
#define CSL_DSS0_DISPC_0_COMMON_S2_SIZE                                                            (0x10000UL)
#define CSL_SA2_UL0_BASE                                                                           (0x4e00000UL)
#define CSL_SA2_UL0_SIZE                                                                           (0x1000UL)
#define CSL_SA2_UL0_MMRA_BASE                                                                      (0x4e01000UL)
#define CSL_SA2_UL0_MMRA_SIZE                                                                      (0x200UL)
#define CSL_SA2_UL0_EIP_76_BASE                                                                    (0x4e10000UL)
#define CSL_SA2_UL0_EIP_76_SIZE                                                                    (0x80UL)
#define CSL_SA2_UL0_EIP_29T2_BASE                                                                  (0x4e20000UL)
#define CSL_SA2_UL0_EIP_29T2_SIZE                                                                  (0x10000UL)
#define CSL_UFS0_SYSCFG_SS_CFG_BASE                                                                (0x4e80000UL)
#define CSL_UFS0_SYSCFG_SS_CFG_SIZE                                                                (0x100UL)
#define CSL_UFS0_P2A_WRAP_CFG_VBP_UFSHCI_BASE                                                      (0x4e84000UL)
#define CSL_UFS0_P2A_WRAP_CFG_VBP_UFSHCI_SIZE                                                      (0x2000UL)
#define CSL_DSS_EDP0_INTG_CFG_VP_BASE                                                              (0x4f40000UL)
#define CSL_DSS_EDP0_INTG_CFG_VP_SIZE                                                              (0x100UL)
#define CSL_DSS_EDP0_V2A_S_CORE_VP_REGS_SAPB_BASE                                                  (0x4f48000UL)
#define CSL_DSS_EDP0_V2A_S_CORE_VP_REGS_SAPB_SIZE                                                  (0x100UL)
#define CSL_MMCSD0_CTL_CFG_BASE                                                                    (0x4f80000UL)
#define CSL_MMCSD0_CTL_CFG_SIZE                                                                    (0x1000UL)
#define CSL_MMCSD0_SS_CFG_BASE                                                                     (0x4f88000UL)
#define CSL_MMCSD0_SS_CFG_SIZE                                                                     (0x400UL)
#define CSL_MMCSD1_CTL_CFG_BASE                                                                    (0x4fb0000UL)
#define CSL_MMCSD1_CTL_CFG_SIZE                                                                    (0x1000UL)
#define CSL_MMCSD1_SS_CFG_BASE                                                                     (0x4fb8000UL)
#define CSL_MMCSD1_SS_CFG_SIZE                                                                     (0x400UL)
#define CSL_WIZ16B8M4CT3_2_WIZ16B8M4CT3_BASE                                                       (0x5020000UL)
#define CSL_WIZ16B8M4CT3_2_WIZ16B8M4CT3_SIZE                                                       (0x10000UL)
#define CSL_WIZ16B8M4CT3_4_WIZ16B8M4CT3_BASE                                                       (0x5050000UL)
#define CSL_WIZ16B8M4CT3_4_WIZ16B8M4CT3_SIZE                                                       (0x10000UL)
#define CSL_WIZ16B8M4CT3_0_WIZ16B8M4CT3_BASE                                                       (0x5060000UL)
#define CSL_WIZ16B8M4CT3_0_WIZ16B8M4CT3_SIZE                                                       (0x10000UL)
#define CSL_WIZ16B8M4CT3_1_WIZ16B8M4CT3_BASE                                                       (0x5070000UL)
#define CSL_WIZ16B8M4CT3_1_WIZ16B8M4CT3_SIZE                                                       (0x10000UL)
#define CSL_ELM0_BASE                                                                              (0x5380000UL)
#define CSL_ELM0_SIZE                                                                              (0x1000UL)
#define CSL_GPMC0_CFG_BASE                                                                         (0x5390000UL)
#define CSL_GPMC0_CFG_SIZE                                                                         (0x400UL)
#define CSL_EFUSE0_BASE                                                                            (0x53f0000UL)
#define CSL_EFUSE0_SIZE                                                                            (0x100UL)
#define CSL_R5FSS2_CORE0_ATCM_BASE                                                                 (0x5900000UL)
#define CSL_R5FSS2_CORE0_ATCM_SIZE                                                                 (0x10000UL)
#define CSL_R5FSS2_CORE0_BTCM_BASE                                                                 (0x5910000UL)
#define CSL_R5FSS2_CORE0_BTCM_SIZE                                                                 (0x10000UL)
#define CSL_R5FSS2_CORE1_ATCM_BASE                                                                 (0x5a00000UL)
#define CSL_R5FSS2_CORE1_ATCM_SIZE                                                                 (0x8000UL)
#define CSL_R5FSS2_CORE1_BTCM_BASE                                                                 (0x5a10000UL)
#define CSL_R5FSS2_CORE1_BTCM_SIZE                                                                 (0x8000UL)
#define CSL_R5FSS0_COMPARE_CFG_BASE                                                                (0x5b00000UL)
#define CSL_R5FSS0_COMPARE_CFG_SIZE                                                                (0x100UL)
#define CSL_R5FSS0_CORE1_ECC_AGGR_BASE                                                             (0x5b10000UL)
#define CSL_R5FSS0_CORE1_ECC_AGGR_SIZE                                                             (0x400UL)
#define CSL_R5FSS1_COMPARE_CFG_BASE                                                                (0x5b20000UL)
#define CSL_R5FSS1_COMPARE_CFG_SIZE                                                                (0x100UL)
#define CSL_R5FSS1_CORE1_ECC_AGGR_BASE                                                             (0x5b30000UL)
#define CSL_R5FSS1_CORE1_ECC_AGGR_SIZE                                                             (0x400UL)
#define CSL_R5FSS2_COMPARE_CFG_BASE                                                                (0x5b40000UL)
#define CSL_R5FSS2_COMPARE_CFG_SIZE                                                                (0x100UL)
#define CSL_R5FSS2_CORE1_ECC_AGGR_BASE                                                             (0x5b50000UL)
#define CSL_R5FSS2_CORE1_ECC_AGGR_SIZE                                                             (0x400UL)
#define CSL_R5FSS0_CORE0_ATCM_BASE                                                                 (0x5c00000UL)
#define CSL_R5FSS0_CORE0_ATCM_SIZE                                                                 (0x10000UL)
#define CSL_R5FSS0_CORE0_BTCM_BASE                                                                 (0x5c10000UL)
#define CSL_R5FSS0_CORE0_BTCM_SIZE                                                                 (0x10000UL)
#define CSL_R5FSS0_CORE1_ATCM_BASE                                                                 (0x5d00000UL)
#define CSL_R5FSS0_CORE1_ATCM_SIZE                                                                 (0x8000UL)
#define CSL_R5FSS0_CORE1_BTCM_BASE                                                                 (0x5d10000UL)
#define CSL_R5FSS0_CORE1_BTCM_SIZE                                                                 (0x8000UL)
#define CSL_R5FSS1_CORE0_ATCM_BASE                                                                 (0x5e00000UL)
#define CSL_R5FSS1_CORE0_ATCM_SIZE                                                                 (0x10000UL)
#define CSL_R5FSS1_CORE0_BTCM_BASE                                                                 (0x5e10000UL)
#define CSL_R5FSS1_CORE0_BTCM_SIZE                                                                 (0x10000UL)
#define CSL_R5FSS1_CORE1_ATCM_BASE                                                                 (0x5f00000UL)
#define CSL_R5FSS1_CORE1_ATCM_SIZE                                                                 (0x8000UL)
#define CSL_R5FSS1_CORE1_BTCM_BASE                                                                 (0x5f10000UL)
#define CSL_R5FSS1_CORE1_BTCM_SIZE                                                                 (0x8000UL)
#define CSL_USB0_VBP2APB_WRAP_CONTROLLER_VBP_CORE_ADDR_MAP_BASE                                    (0x6000000UL)
#define CSL_USB0_VBP2APB_WRAP_CONTROLLER_VBP_CORE_ADDR_MAP_SIZE                                    (0x400000UL)
#define CSL_DEBUGSS0_SYS_BASE                                                                      (0x8000000UL)
#define CSL_DEBUGSS0_SYS_SIZE                                                                      (0x1000UL)
#define CSL_CCDEBUGSS1_SYS_BASE                                                                    (0x8004000UL)
#define CSL_CCDEBUGSS1_SYS_SIZE                                                                    (0x1000UL)
#define CSL_CCDEBUGSS0_SYS_BASE                                                                    (0x8008000UL)
#define CSL_CCDEBUGSS0_SYS_SIZE                                                                    (0x1000UL)
#define CSL_CCDEBUGSS2_SYS_BASE                                                                    (0x800c000UL)
#define CSL_CCDEBUGSS2_SYS_SIZE                                                                    (0x1000UL)
#define CSL_STM0_STIMULUS_BASE                                                                     (0x9000000UL)
#define CSL_STM0_STIMULUS_SIZE                                                                     (0x1000000UL)
#define CSL_DSS_EDP0_V2A_CORE_VP_REGS_APB_BASE                                                     (0xa000000UL)
#define CSL_DSS_EDP0_V2A_CORE_VP_REGS_APB_SIZE                                                     (0x40000UL)
#define CSL_CPSW_9XUSSM0_CPSW_NUSS_VBUSP_BASE                                                      (0xc000000UL)
#define CSL_CPSW_9XUSSM0_CPSW_NUSS_VBUSP_SIZE                                                      (0x200000UL)
#define CSL_CPSW1_NUSS_BASE                                                                        (0xc200000UL)
#define CSL_CPSW1_NUSS_SIZE                                                                        (0x200000UL)
#define CSL_PCIE0_CORE_DBN_CFG_PCIE_CORE_BASE                                                      (0xd000000UL)
#define CSL_PCIE0_CORE_DBN_CFG_PCIE_CORE_SIZE                                                      (0x800000UL)
#define CSL_PCIE1_CORE_DBN_CFG_PCIE_CORE_BASE                                                      (0xd800000UL)
#define CSL_PCIE1_CORE_DBN_CFG_PCIE_CORE_SIZE                                                      (0x800000UL)
#define CSL_PCIE2_CORE_DBN_CFG_PCIE_CORE_BASE                                                      (0xe000000UL)
#define CSL_PCIE2_CORE_DBN_CFG_PCIE_CORE_SIZE                                                      (0x800000UL)
#define CSL_PCIE3_CORE_DBN_CFG_PCIE_CORE_BASE                                                      (0xe800000UL)
#define CSL_PCIE3_CORE_DBN_CFG_PCIE_CORE_SIZE                                                      (0x800000UL)
#define CSL_DMPAC0_DMPAC_REGS_DMPAC_REGS_CFG_IP_MMRS_BASE                                          (0xf400000UL)
#define CSL_DMPAC0_DMPAC_REGS_DMPAC_REGS_CFG_IP_MMRS_SIZE                                          (0x400UL)
#define CSL_DMPAC0_CP_INTD_CFG_INTD_CFG_BASE                                                       (0xf401000UL)
#define CSL_DMPAC0_CP_INTD_CFG_INTD_CFG_SIZE                                                       (0x1000UL)
#define CSL_DMPAC0_HTS_S_VBUSP_BASE                                                                (0xf408000UL)
#define CSL_DMPAC0_HTS_S_VBUSP_SIZE                                                                (0x8000UL)
#define CSL_DMPAC0_CTSET2_WRAP_CFG_CTSET2_CFG_BASE                                                 (0xf420000UL)
#define CSL_DMPAC0_CTSET2_WRAP_CFG_CTSET2_CFG_SIZE                                                 (0x2000UL)
#define CSL_DMPAC0_DMPAC_FOCO_0_CFG_SLV_DMPAC_FOCO_CORE_FOCO_REGS_CFG_IP_MMRS_BASE                 (0xf424000UL)
#define CSL_DMPAC0_DMPAC_FOCO_0_CFG_SLV_DMPAC_FOCO_CORE_FOCO_REGS_CFG_IP_MMRS_SIZE                 (0x40UL)
#define CSL_DMPAC0_DMPAC_FOCO_0_CFG_SLV_VPAC_FOCO_LSE_CFG_VP_BASE                                  (0xf424200UL)
#define CSL_DMPAC0_DMPAC_FOCO_0_CFG_SLV_VPAC_FOCO_LSE_CFG_VP_SIZE                                  (0x200UL)
#define CSL_DMPAC0_DMPAC_FOCO_1_CFG_SLV_DMPAC_FOCO_CORE_FOCO_REGS_CFG_IP_MMRS_BASE                 (0xf428000UL)
#define CSL_DMPAC0_DMPAC_FOCO_1_CFG_SLV_DMPAC_FOCO_CORE_FOCO_REGS_CFG_IP_MMRS_SIZE                 (0x40UL)
#define CSL_DMPAC0_DMPAC_FOCO_1_CFG_SLV_VPAC_FOCO_LSE_CFG_VP_BASE                                  (0xf428200UL)
#define CSL_DMPAC0_DMPAC_FOCO_1_CFG_SLV_VPAC_FOCO_LSE_CFG_VP_SIZE                                  (0x200UL)
#define CSL_DMPAC0_PAR_DOF_CFG_VP_MMR_VBUSP_DOFCORE_BASE                                           (0xf480000UL)
#define CSL_DMPAC0_PAR_DOF_CFG_VP_MMR_VBUSP_DOFCORE_SIZE                                           (0x1000UL)
#define CSL_DMPAC0_PAR_DOF_CFG_VP_MEM_MMRRAM_VBUSP_MMR_RAM_BASE                                    (0xf4c0000UL)
#define CSL_DMPAC0_PAR_DOF_CFG_VP_MEM_MMRRAM_VBUSP_MMR_RAM_SIZE                                    (0x40000UL)
#define CSL_DMPAC0_PAR_PAR_SDE_S_VBUSP_MMR_VBUSP_MMR_BASE                                          (0xf500000UL)
#define CSL_DMPAC0_PAR_PAR_SDE_S_VBUSP_MMR_VBUSP_MMR_SIZE                                          (0x1000UL)
#define CSL_DMPAC0_PAR_PAR_SDE_S_VBUSP_MEM_MMRRAM_VBUSP_MMR_RAM_BASE                               (0xf540000UL)
#define CSL_DMPAC0_PAR_PAR_SDE_S_VBUSP_MEM_MMRRAM_VBUSP_MMR_RAM_SIZE                               (0x40000UL)
#define CSL_DMPAC0_DRU_UTC_DMPAC0_DRU_MMR_CFG_DRU_DRU_BASE                                         (0xf600000UL)
#define CSL_DMPAC0_DRU_UTC_DMPAC0_DRU_MMR_CFG_DRU_DRU_SIZE                                         (0x4000UL)
#define CSL_DMPAC0_DRU_UTC_DMPAC0_DRU_MMR_CFG_DRU_DRU_SET_BASE                                     (0xf604000UL)
#define CSL_DMPAC0_DRU_UTC_DMPAC0_DRU_MMR_CFG_DRU_DRU_SET_SIZE                                     (0x4000UL)
#define CSL_DMPAC0_DRU_UTC_DMPAC0_DRU_MMR_CFG_DRU_DRU_QUEUE_BASE                                   (0xf608000UL)
#define CSL_DMPAC0_DRU_UTC_DMPAC0_DRU_MMR_CFG_DRU_DRU_QUEUE_SIZE                                   (0x8000UL)
#define CSL_DMPAC0_DRU_UTC_DMPAC0_DRU_MMR_CFG_DRU_DRU_CHNRT_BASE                                   (0xf640000UL)
#define CSL_DMPAC0_DRU_UTC_DMPAC0_DRU_MMR_CFG_DRU_DRU_CHNRT_SIZE                                   (0x20000UL)
#define CSL_DMPAC0_DRU_UTC_DMPAC0_DRU_MMR_CFG_DRU_DRU_CHRT_BASE                                    (0xf660000UL)
#define CSL_DMPAC0_DRU_UTC_DMPAC0_DRU_MMR_CFG_DRU_DRU_CHRT_SIZE                                    (0x20000UL)
#define CSL_DMPAC0_DRU_UTC_DMPAC0_DRU_MMR_CFG_DRU_DRU_CHATOMIC_DEBUG_BASE                          (0xf680000UL)
#define CSL_DMPAC0_DRU_UTC_DMPAC0_DRU_MMR_CFG_DRU_DRU_CHATOMIC_DEBUG_SIZE                          (0x20000UL)
#define CSL_DMPAC0_DRU_UTC_DMPAC0_DRU_MMR_CFG_DRU_DRU_CAUSE_BASE                                   (0xf6e0000UL)
#define CSL_DMPAC0_DRU_UTC_DMPAC0_DRU_MMR_CFG_DRU_DRU_CAUSE_SIZE                                   (0x20000UL)
#define CSL_PCIE0_DAT0_BASE                                                                        (0x10000000UL)
#define CSL_PCIE0_DAT0_SIZE                                                                        (0x8000000UL)
#define CSL_PCIE1_DAT0_BASE                                                                        (0x18000000UL)
#define CSL_PCIE1_DAT0_SIZE                                                                        (0x8000000UL)
#define CSL_GPMC0_DATA_BASE                                                                        (0x20000000UL)
#define CSL_GPMC0_DATA_SIZE                                                                        (0x8000000UL)
#define CSL_MCU_NAVSS0_ECCAGGR0_BASE                                                               (0x28380000UL)
#define CSL_MCU_NAVSS0_ECCAGGR0_SIZE                                                               (0x400UL)
#define CSL_MCU_NAVSS0_UDMASS_ECCAGGR0_BASE                                                        (0x28381000UL)
#define CSL_MCU_NAVSS0_UDMASS_ECCAGGR0_SIZE                                                        (0x400UL)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_CFG_BASE                                                       (0x283c0000UL)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_CFG_SIZE                                                       (0x20UL)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP0_CFG_RFLOW_BASE                                                (0x28400000UL)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP0_CFG_RFLOW_SIZE                                                (0x2000UL)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_CFG_BASE                                                    (0x28440000UL)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_CFG_SIZE                                                    (0x40000UL)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_GCNT_BASE                                                      (0x28480000UL)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_GCNT_SIZE                                                      (0x2000UL)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP0_TCHAN_BASE                                                    (0x284a0000UL)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP0_TCHAN_SIZE                                                    (0x4000UL)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP0_RCHAN_BASE                                                    (0x284c0000UL)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP0_RCHAN_SIZE                                                    (0x4000UL)
#define CSL_MCU_NAVSS0_CFG_BASE                                                                    (0x28520000UL)
#define CSL_MCU_NAVSS0_CFG_SIZE                                                                    (0x100UL)
#define CSL_MCU_NAVSS0_INTR0_CFG_BASE                                                              (0x28540000UL)
#define CSL_MCU_NAVSS0_INTR0_CFG_SIZE                                                              (0x800UL)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_IMAP_BASE                                                      (0x28560000UL)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_IMAP_SIZE                                                      (0x4000UL)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_I2G_BASE                                                       (0x28570000UL)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_I2G_SIZE                                                       (0x200UL)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_MCAST_BASE                                                     (0x28580000UL)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_MCAST_SIZE                                                     (0x1000UL)
#define CSL_MCU_NAVSS0_PROXY_CFG_GCFG_BASE                                                         (0x28590000UL)
#define CSL_MCU_NAVSS0_PROXY_CFG_GCFG_SIZE                                                         (0x100UL)
#define CSL_MCU_NAVSS0_PROXY_CFG_BUF_BASE                                                          (0x285a0000UL)
#define CSL_MCU_NAVSS0_PROXY_CFG_BUF_SIZE                                                          (0x4000UL)
#define CSL_MCU_NAVSS0_SEC_PROXY0_CFG_BASE                                                         (0x285b0000UL)
#define CSL_MCU_NAVSS0_SEC_PROXY0_CFG_SIZE                                                         (0x100UL)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP0_CFG_GCFG_BASE                                                 (0x285c0000UL)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP0_CFG_GCFG_SIZE                                                 (0x100UL)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_CFG_GCFG_BASE                                               (0x285d0000UL)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_CFG_GCFG_SIZE                                               (0x400UL)
#define CSL_MCU_NAVSS0_UDMASS_PSILSS0_CFG_MMRS_BASE                                                (0x285e0000UL)
#define CSL_MCU_NAVSS0_UDMASS_PSILSS0_CFG_MMRS_SIZE                                                (0x1000UL)
#define CSL_MCU_NAVSS0_MCRC_BASE                                                                   (0x2a264000UL)
#define CSL_MCU_NAVSS0_MCRC_SIZE                                                                   (0x1000UL)
#define CSL_MCU_NAVSS0_UDMASS_PSILSS_CFG0_PROXY_BASE                                               (0x2a268000UL)
#define CSL_MCU_NAVSS0_UDMASS_PSILSS_CFG0_PROXY_SIZE                                               (0x200UL)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_CFG_MON_BASE                                                (0x2a280000UL)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_CFG_MON_SIZE                                                (0x20000UL)
#define CSL_MCU_NAVSS0_SEC_PROXY0_CFG_RT_BASE                                                      (0x2a380000UL)
#define CSL_MCU_NAVSS0_SEC_PROXY0_CFG_RT_SIZE                                                      (0x80000UL)
#define CSL_MCU_NAVSS0_SEC_PROXY0_CFG_SCFG_BASE                                                    (0x2a400000UL)
#define CSL_MCU_NAVSS0_SEC_PROXY0_CFG_SCFG_SIZE                                                    (0x80000UL)
#define CSL_MCU_NAVSS0_SEC_PROXY0_TARGET_DATA_BASE                                                 (0x2a480000UL)
#define CSL_MCU_NAVSS0_SEC_PROXY0_TARGET_DATA_SIZE                                                 (0x80000UL)
#define CSL_MCU_NAVSS0_PROXY0_TARGET0_DATA_BASE                                                    (0x2a500000UL)
#define CSL_MCU_NAVSS0_PROXY0_TARGET0_DATA_SIZE                                                    (0x40000UL)
#define CSL_MCU_NAVSS0_PROXY0_BUF_CFG_BASE                                                         (0x2a580000UL)
#define CSL_MCU_NAVSS0_PROXY0_BUF_CFG_SIZE                                                         (0x40000UL)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_GCNTRTI_BASE                                                   (0x2a600000UL)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_GCNTRTI_SIZE                                                   (0x100000UL)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_INTR_BASE                                                      (0x2a700000UL)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_INTR_SIZE                                                      (0x100000UL)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP_RCHANRT_BASE                                                   (0x2a800000UL)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP_RCHANRT_SIZE                                                   (0x40000UL)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP_TCHANRT_BASE                                                   (0x2aa00000UL)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP_TCHANRT_SIZE                                                   (0x40000UL)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_FIFOS_BASE                                                  (0x2b000000UL)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_FIFOS_SIZE                                                  (0x400000UL)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_CFG_RT_BASE                                                 (0x2b800000UL)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_CFG_RT_SIZE                                                 (0x400000UL)
#define CSL_NAVSS0_MSRAM0_SLV_RAM_BASE                                                             (0x30000000UL)
#define CSL_NAVSS0_MSRAM0_SLV_RAM_SIZE                                                             (0x10000UL)
#define CSL_NAVSS0_MODSS_INTA0_CFG_BASE                                                            (0x30800000UL)
#define CSL_NAVSS0_MODSS_INTA0_CFG_SIZE                                                            (0x20UL)
#define CSL_NAVSS0_MODSS_INTA1_CFG_BASE                                                            (0x30801000UL)
#define CSL_NAVSS0_MODSS_INTA1_CFG_SIZE                                                            (0x20UL)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_BASE                                                           (0x30802000UL)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_SIZE                                                           (0x20UL)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_UNMAP_BASE                                                     (0x30880000UL)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_UNMAP_SIZE                                                     (0x10000UL)
#define CSL_NAVSS0_MODSS_INTA0_CFG_IMAP_BASE                                                       (0x30900000UL)
#define CSL_NAVSS0_MODSS_INTA0_CFG_IMAP_SIZE                                                       (0x2000UL)
#define CSL_NAVSS0_MODSS_INTA1_CFG_IMAP_BASE                                                       (0x30908000UL)
#define CSL_NAVSS0_MODSS_INTA1_CFG_IMAP_SIZE                                                       (0x2000UL)
#define CSL_NAVSS0_UDMASS_INTA0_IMAP_BASE                                                          (0x30940000UL)
#define CSL_NAVSS0_UDMASS_INTA0_IMAP_SIZE                                                          (0x10000UL)
#define CSL_NAVSS0_NAV_DDR0_VIRTID_CFG_MMRS_BASE                                                   (0x30a02000UL)
#define CSL_NAVSS0_NAV_DDR0_VIRTID_CFG_MMRS_SIZE                                                   (0x100UL)
#define CSL_NAVSS0_NAV_DDR1_VIRTID_CFG_MMRS_BASE                                                   (0x30a03000UL)
#define CSL_NAVSS0_NAV_DDR1_VIRTID_CFG_MMRS_SIZE                                                   (0x100UL)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_TCHAN_BASE                                                    (0x30b00000UL)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_TCHAN_SIZE                                                    (0x20000UL)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_RCHAN_BASE                                                    (0x30c00000UL)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_RCHAN_SIZE                                                    (0x8000UL)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_RFLOW_BASE                                                    (0x30d00000UL)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_RFLOW_SIZE                                                    (0x4000UL)
#define CSL_NAVSS0_SPINLOCK_BASE                                                                   (0x30e00000UL)
#define CSL_NAVSS0_SPINLOCK_SIZE                                                                   (0x8000UL)
#define CSL_NAVSS0_TIMERMGR0_CFG_CONFIG_BASE                                                       (0x30e80000UL)
#define CSL_NAVSS0_TIMERMGR0_CFG_CONFIG_SIZE                                                       (0x200UL)
#define CSL_NAVSS0_TIMERMGR1_CFG_CONFIG_BASE                                                       (0x30e81000UL)
#define CSL_NAVSS0_TIMERMGR1_CFG_CONFIG_SIZE                                                       (0x200UL)
#define CSL_NAVSS0_TIMERMGR0_CFG_OES_BASE                                                          (0x30f00000UL)
#define CSL_NAVSS0_TIMERMGR0_CFG_OES_SIZE                                                          (0x1000UL)
#define CSL_NAVSS0_TIMERMGR1_CFG_OES_BASE                                                          (0x30f01000UL)
#define CSL_NAVSS0_TIMERMGR1_CFG_OES_SIZE                                                          (0x1000UL)
#define CSL_NAVSS0_IO_PVU0_CFG_MMRS_BASE                                                           (0x30f80000UL)
#define CSL_NAVSS0_IO_PVU0_CFG_MMRS_SIZE                                                           (0x1000UL)
#define CSL_NAVSS0_IO_PVU1_CFG_MMRS_BASE                                                           (0x30f81000UL)
#define CSL_NAVSS0_IO_PVU1_CFG_MMRS_SIZE                                                           (0x1000UL)
#define CSL_NAVSS0_PVU0_SRC_TOG_CFG_BASE                                                           (0x30f90000UL)
#define CSL_NAVSS0_PVU0_SRC_TOG_CFG_SIZE                                                           (0x400UL)
#define CSL_NAVSS0_PVU0_CFG_TOG_CFG_BASE                                                           (0x30f91000UL)
#define CSL_NAVSS0_PVU0_CFG_TOG_CFG_SIZE                                                           (0x400UL)
#define CSL_NAVSS0_ECCAGGR0_REGS_BASE                                                              (0x31000000UL)
#define CSL_NAVSS0_ECCAGGR0_REGS_SIZE                                                              (0x400UL)
#define CSL_NAVSS0_UDMASS_ECCAGGR0_CFG_REGS_BASE                                                   (0x31001000UL)
#define CSL_NAVSS0_UDMASS_ECCAGGR0_CFG_REGS_SIZE                                                   (0x400UL)
#define CSL_NAVSS0_VIRTSS_ECCAGGR_CFG_BASE                                                         (0x31002000UL)
#define CSL_NAVSS0_VIRTSS_ECCAGGR_CFG_SIZE                                                         (0x400UL)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_GCNTCFG_BASE                                                   (0x31040000UL)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_GCNTCFG_SIZE                                                   (0x4000UL)
#define CSL_NAVSS0_UDMASS_RINGACC0_CFG_BASE                                                        (0x31080000UL)
#define CSL_NAVSS0_UDMASS_RINGACC0_CFG_SIZE                                                        (0x40000UL)
#define CSL_NAVSS0_CFG_BASE                                                                        (0x310c0000UL)
#define CSL_NAVSS0_CFG_SIZE                                                                        (0x100UL)
#define CSL_NAVSS0_CPTS_BASE                                                                       (0x310d0000UL)
#define CSL_NAVSS0_CPTS_SIZE                                                                       (0x400UL)
#define CSL_NAVSS0_INTR0_INTR_ROUTER_CFG_BASE                                                      (0x310e0000UL)
#define CSL_NAVSS0_INTR0_INTR_ROUTER_CFG_SIZE                                                      (0x4000UL)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_L2G_BASE                                                       (0x31100000UL)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_L2G_SIZE                                                       (0x2000UL)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_MCAST_BASE                                                     (0x31110000UL)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_MCAST_SIZE                                                     (0x4000UL)
#define CSL_NAVSS0_PROXY0_CFG_BUF_CFG_BASE                                                         (0x31120000UL)
#define CSL_NAVSS0_PROXY0_CFG_BUF_CFG_SIZE                                                         (0x100UL)
#define CSL_NAVSS0_PROXY_BUF_BASE                                                                  (0x31130000UL)
#define CSL_NAVSS0_PROXY_BUF_SIZE                                                                  (0x4000UL)
#define CSL_NAVSS0_SEC_PROXY0_CFG_MMRS_BASE                                                        (0x31140000UL)
#define CSL_NAVSS0_SEC_PROXY0_CFG_MMRS_SIZE                                                        (0x100UL)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_BASE                                                          (0x31150000UL)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_SIZE                                                          (0x100UL)
#define CSL_NAVSS0_UDMASS_RINGACC0_GCFG_BASE                                                       (0x31160000UL)
#define CSL_NAVSS0_UDMASS_RINGACC0_GCFG_SIZE                                                       (0x400UL)
#define CSL_NAVSS0_PSILSS0_CFG_MMRS_BASE                                                           (0x31170000UL)
#define CSL_NAVSS0_PSILSS0_CFG_MMRS_SIZE                                                           (0x1000UL)
#define CSL_NAVSS0_BCDMA0_CFG_GCFG_BASE                                                            (0x311a0000UL)
#define CSL_NAVSS0_BCDMA0_CFG_GCFG_SIZE                                                            (0x100UL)
#define CSL_NAVSS0_MCRC_BASE                                                                       (0x31f70000UL)
#define CSL_NAVSS0_MCRC_SIZE                                                                       (0x1000UL)
#define CSL_NAVSS0_UDMASS_PSILCFG0_CFG_PROXY_BASE                                                  (0x31f78000UL)
#define CSL_NAVSS0_UDMASS_PSILCFG0_CFG_PROXY_SIZE                                                  (0x200UL)
#define CSL_NAVSS0_MAILBOX_REGS0_BASE                                                              (0x31f80000UL)
#define CSL_NAVSS0_MAILBOX_REGS0_SIZE                                                              (0x200UL)
#define CSL_NAVSS0_MAILBOX_REGS1_BASE                                                              (0x31f81000UL)
#define CSL_NAVSS0_MAILBOX_REGS1_SIZE                                                              (0x200UL)
#define CSL_NAVSS0_MAILBOX_REGS2_BASE                                                              (0x31f82000UL)
#define CSL_NAVSS0_MAILBOX_REGS2_SIZE                                                              (0x200UL)
#define CSL_NAVSS0_MAILBOX_REGS3_BASE                                                              (0x31f83000UL)
#define CSL_NAVSS0_MAILBOX_REGS3_SIZE                                                              (0x200UL)
#define CSL_NAVSS0_MAILBOX_REGS4_BASE                                                              (0x31f84000UL)
#define CSL_NAVSS0_MAILBOX_REGS4_SIZE                                                              (0x200UL)
#define CSL_NAVSS0_MAILBOX_REGS5_BASE                                                              (0x31f85000UL)
#define CSL_NAVSS0_MAILBOX_REGS5_SIZE                                                              (0x200UL)
#define CSL_NAVSS0_MAILBOX_REGS6_BASE                                                              (0x31f86000UL)
#define CSL_NAVSS0_MAILBOX_REGS6_SIZE                                                              (0x200UL)
#define CSL_NAVSS0_MAILBOX_REGS7_BASE                                                              (0x31f87000UL)
#define CSL_NAVSS0_MAILBOX_REGS7_SIZE                                                              (0x200UL)
#define CSL_NAVSS0_MAILBOX_REGS8_BASE                                                              (0x31f88000UL)
#define CSL_NAVSS0_MAILBOX_REGS8_SIZE                                                              (0x200UL)
#define CSL_NAVSS0_MAILBOX_REGS9_BASE                                                              (0x31f89000UL)
#define CSL_NAVSS0_MAILBOX_REGS9_SIZE                                                              (0x200UL)
#define CSL_NAVSS0_MAILBOX_REGS10_BASE                                                             (0x31f8a000UL)
#define CSL_NAVSS0_MAILBOX_REGS10_SIZE                                                             (0x200UL)
#define CSL_NAVSS0_MAILBOX_REGS11_BASE                                                             (0x31f8b000UL)
#define CSL_NAVSS0_MAILBOX_REGS11_SIZE                                                             (0x200UL)
#define CSL_NAVSS0_MAILBOX1_REGS0_BASE                                                             (0x31f90000UL)
#define CSL_NAVSS0_MAILBOX1_REGS0_SIZE                                                             (0x200UL)
#define CSL_NAVSS0_MAILBOX1_REGS1_BASE                                                             (0x31f91000UL)
#define CSL_NAVSS0_MAILBOX1_REGS1_SIZE                                                             (0x200UL)
#define CSL_NAVSS0_MAILBOX1_REGS2_BASE                                                             (0x31f92000UL)
#define CSL_NAVSS0_MAILBOX1_REGS2_SIZE                                                             (0x200UL)
#define CSL_NAVSS0_MAILBOX1_REGS3_BASE                                                             (0x31f93000UL)
#define CSL_NAVSS0_MAILBOX1_REGS3_SIZE                                                             (0x200UL)
#define CSL_NAVSS0_MAILBOX1_REGS4_BASE                                                             (0x31f94000UL)
#define CSL_NAVSS0_MAILBOX1_REGS4_SIZE                                                             (0x200UL)
#define CSL_NAVSS0_MAILBOX1_REGS5_BASE                                                             (0x31f95000UL)
#define CSL_NAVSS0_MAILBOX1_REGS5_SIZE                                                             (0x200UL)
#define CSL_NAVSS0_MAILBOX1_REGS6_BASE                                                             (0x31f96000UL)
#define CSL_NAVSS0_MAILBOX1_REGS6_SIZE                                                             (0x200UL)
#define CSL_NAVSS0_MAILBOX1_REGS7_BASE                                                             (0x31f97000UL)
#define CSL_NAVSS0_MAILBOX1_REGS7_SIZE                                                             (0x200UL)
#define CSL_NAVSS0_MAILBOX1_REGS8_BASE                                                             (0x31f98000UL)
#define CSL_NAVSS0_MAILBOX1_REGS8_SIZE                                                             (0x200UL)
#define CSL_NAVSS0_MAILBOX1_REGS9_BASE                                                             (0x31f99000UL)
#define CSL_NAVSS0_MAILBOX1_REGS9_SIZE                                                             (0x200UL)
#define CSL_NAVSS0_MAILBOX1_REGS10_BASE                                                            (0x31f9a000UL)
#define CSL_NAVSS0_MAILBOX1_REGS10_SIZE                                                            (0x200UL)
#define CSL_NAVSS0_MAILBOX1_REGS11_BASE                                                            (0x31f9b000UL)
#define CSL_NAVSS0_MAILBOX1_REGS11_SIZE                                                            (0x200UL)
#define CSL_NAVSS0_UDMASS_RINGACC0_CFG_MON_BASE                                                    (0x32000000UL)
#define CSL_NAVSS0_UDMASS_RINGACC0_CFG_MON_SIZE                                                    (0x20000UL)
#define CSL_NAVSS0_TIMERMGR0_CFG_TIMERS_BASE                                                       (0x32200000UL)
#define CSL_NAVSS0_TIMERMGR0_CFG_TIMERS_SIZE                                                       (0x40000UL)
#define CSL_NAVSS0_TIMERMGR1_CFG_TIMERS_BASE                                                       (0x32240000UL)
#define CSL_NAVSS0_TIMERMGR1_CFG_TIMERS_SIZE                                                       (0x40000UL)
#define CSL_NAVSS0_SEC_PROXY0_CFG_RT_BASE                                                          (0x32400000UL)
#define CSL_NAVSS0_SEC_PROXY0_CFG_RT_SIZE                                                          (0x200000UL)
#define CSL_NAVSS0_SEC_PROXY0_CFG_SCFG_BASE                                                        (0x32800000UL)
#define CSL_NAVSS0_SEC_PROXY0_CFG_SCFG_SIZE                                                        (0x200000UL)
#define CSL_NAVSS0_SEC_PROXY0_SRC_TARGET_DATA_BASE                                                 (0x32c00000UL)
#define CSL_NAVSS0_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                                 (0x200000UL)
#define CSL_NAVSS0_PROXY_TARGET0_DATA_BASE                                                         (0x33000000UL)
#define CSL_NAVSS0_PROXY_TARGET0_DATA_SIZE                                                         (0x40000UL)
#define CSL_NAVSS0_PROXY0_BUF_CFG_BASE                                                             (0x33400000UL)
#define CSL_NAVSS0_PROXY0_BUF_CFG_SIZE                                                             (0x40000UL)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_GCNTRTI_BASE                                                   (0x33800000UL)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_GCNTRTI_SIZE                                                   (0x200000UL)
#define CSL_NAVSS0_MODSS_INTA0_CFG_INTR_BASE                                                       (0x33c00000UL)
#define CSL_NAVSS0_MODSS_INTA0_CFG_INTR_SIZE                                                       (0x40000UL)
#define CSL_NAVSS0_MODSS_INTA1_CFG_INTR_BASE                                                       (0x33c40000UL)
#define CSL_NAVSS0_MODSS_INTA1_CFG_INTR_SIZE                                                       (0x40000UL)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_INTR_BASE                                                      (0x33d00000UL)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_INTR_SIZE                                                      (0x100000UL)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_RCHANRT_BASE                                                  (0x34000000UL)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_RCHANRT_SIZE                                                  (0x80000UL)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_TCHANRT_BASE                                                  (0x35000000UL)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_TCHANRT_SIZE                                                  (0x200000UL)
#define CSL_NAVSS0_BCDMA0_CFG_TCHAN_BASE                                                           (0x35840000UL)
#define CSL_NAVSS0_BCDMA0_CFG_TCHAN_SIZE                                                           (0x1000UL)
#define CSL_NAVSS0_BCDMA0_CFG_RCHAN_BASE                                                           (0x35880000UL)
#define CSL_NAVSS0_BCDMA0_CFG_RCHAN_SIZE                                                           (0x2000UL)
#define CSL_NAVSS0_BCDMA0_CFG_RING_BASE                                                            (0x35900000UL)
#define CSL_NAVSS0_BCDMA0_CFG_RING_SIZE                                                            (0x4000UL)
#define CSL_NAVSS0_BCDMA0_CFG_TCHANRT_BASE                                                         (0x35c00000UL)
#define CSL_NAVSS0_BCDMA0_CFG_TCHANRT_SIZE                                                         (0x10000UL)
#define CSL_NAVSS0_BCDMA0_CFG_RCHANRT_BASE                                                         (0x35d00000UL)
#define CSL_NAVSS0_BCDMA0_CFG_RCHANRT_SIZE                                                         (0x20000UL)
#define CSL_NAVSS0_BCDMA0_CFG_RINGRT_BASE                                                          (0x35e00000UL)
#define CSL_NAVSS0_BCDMA0_CFG_RINGRT_SIZE                                                          (0x80000UL)
#define CSL_NAVSS0_IO_PVU0_CFG_TLBIF_TLB_BASE                                                      (0x36000000UL)
#define CSL_NAVSS0_IO_PVU0_CFG_TLBIF_TLB_SIZE                                                      (0x40000UL)
#define CSL_NAVSS0_IO_PVU1_CFG_TLBIF_TLB_BASE                                                      (0x36040000UL)
#define CSL_NAVSS0_IO_PVU1_CFG_TLBIF_TLB_SIZE                                                      (0x40000UL)
#define CSL_NAVSS0_UDMASS_RINGACC0_SRC_FIFOS_BASE                                                  (0x38000000UL)
#define CSL_NAVSS0_UDMASS_RINGACC0_SRC_FIFOS_SIZE                                                  (0x400000UL)
#define CSL_NAVSS0_UDMASS_RINGACC0_CFG_RT_BASE                                                     (0x3c000000UL)
#define CSL_NAVSS0_UDMASS_RINGACC0_CFG_RT_SIZE                                                     (0x400000UL)
#define CSL_MCU_R5FSS0_CORE0_ECC_AGGR_BASE                                                         (0x40080000UL)
#define CSL_MCU_R5FSS0_CORE0_ECC_AGGR_SIZE                                                         (0x400UL)
#define CSL_MCU_R5FSS0_CORE1_ECC_AGGR_BASE                                                         (0x400c0000UL)
#define CSL_MCU_R5FSS0_CORE1_ECC_AGGR_SIZE                                                         (0x400UL)
#define CSL_MCU_R5FSS0_COMPARE_CFG_BASE                                                            (0x400f0000UL)
#define CSL_MCU_R5FSS0_COMPARE_CFG_SIZE                                                            (0x100UL)
#define CSL_MCU_DCC0_BASE                                                                          (0x40100000UL)
#define CSL_MCU_DCC0_SIZE                                                                          (0x40UL)
#define CSL_MCU_DCC1_BASE                                                                          (0x40110000UL)
#define CSL_MCU_DCC1_SIZE                                                                          (0x40UL)
#define CSL_MCU_DCC2_BASE                                                                          (0x40120000UL)
#define CSL_MCU_DCC2_SIZE                                                                          (0x40UL)
#define CSL_MCU_ADC12FCC0_ADC_BASE                                                                 (0x40200000UL)
#define CSL_MCU_ADC12FCC0_ADC_SIZE                                                                 (0x400UL)
#define CSL_MCU_ADC12FCC0_ADC12_FIFO_DMA_BASE                                                      (0x40208000UL)
#define CSL_MCU_ADC12FCC0_ADC12_FIFO_DMA_SIZE                                                      (0x400UL)
#define CSL_MCU_ADC12FCC1_ADC_BASE                                                                 (0x40210000UL)
#define CSL_MCU_ADC12FCC1_ADC_SIZE                                                                 (0x400UL)
#define CSL_MCU_ADC12FCC1_ADC12_FIFO_DMA_BASE                                                      (0x40218000UL)
#define CSL_MCU_ADC12FCC1_ADC12_FIFO_DMA_SIZE                                                      (0x400UL)
#define CSL_MCU_PSRAM0_RAM_BASE                                                                    (0x40280000UL)
#define CSL_MCU_PSRAM0_RAM_SIZE                                                                    (0x200UL)
#define CSL_MCU_MCSPI0_CFG_BASE                                                                    (0x40300000UL)
#define CSL_MCU_MCSPI0_CFG_SIZE                                                                    (0x400UL)
#define CSL_MCU_MCSPI1_CFG_BASE                                                                    (0x40310000UL)
#define CSL_MCU_MCSPI1_CFG_SIZE                                                                    (0x400UL)
#define CSL_MCU_MCSPI2_CFG_BASE                                                                    (0x40320000UL)
#define CSL_MCU_MCSPI2_CFG_SIZE                                                                    (0x400UL)
#define CSL_MCU_TIMER0_CFG_BASE                                                                    (0x40400000UL)
#define CSL_MCU_TIMER0_CFG_SIZE                                                                    (0x400UL)
#define CSL_MCU_TIMER1_CFG_BASE                                                                    (0x40410000UL)
#define CSL_MCU_TIMER1_CFG_SIZE                                                                    (0x400UL)
#define CSL_MCU_TIMER2_CFG_BASE                                                                    (0x40420000UL)
#define CSL_MCU_TIMER2_CFG_SIZE                                                                    (0x400UL)
#define CSL_MCU_TIMER3_CFG_BASE                                                                    (0x40430000UL)
#define CSL_MCU_TIMER3_CFG_SIZE                                                                    (0x400UL)
#define CSL_MCU_TIMER4_CFG_BASE                                                                    (0x40440000UL)
#define CSL_MCU_TIMER4_CFG_SIZE                                                                    (0x400UL)
#define CSL_MCU_TIMER5_CFG_BASE                                                                    (0x40450000UL)
#define CSL_MCU_TIMER5_CFG_SIZE                                                                    (0x400UL)
#define CSL_MCU_TIMER6_CFG_BASE                                                                    (0x40460000UL)
#define CSL_MCU_TIMER6_CFG_SIZE                                                                    (0x400UL)
#define CSL_MCU_TIMER7_CFG_BASE                                                                    (0x40470000UL)
#define CSL_MCU_TIMER7_CFG_SIZE                                                                    (0x400UL)
#define CSL_MCU_TIMER8_CFG_BASE                                                                    (0x40480000UL)
#define CSL_MCU_TIMER8_CFG_SIZE                                                                    (0x400UL)
#define CSL_MCU_TIMER9_CFG_BASE                                                                    (0x40490000UL)
#define CSL_MCU_TIMER9_CFG_SIZE                                                                    (0x400UL)
#define CSL_MCU_MCAN0_MSGMEM_RAM_BASE                                                              (0x40500000UL)
#define CSL_MCU_MCAN0_MSGMEM_RAM_SIZE                                                              (0x8000UL)
#define CSL_MCU_MCAN0_SS_BASE                                                                      (0x40520000UL)
#define CSL_MCU_MCAN0_SS_SIZE                                                                      (0x100UL)
#define CSL_MCU_MCAN0_CFG_BASE                                                                     (0x40528000UL)
#define CSL_MCU_MCAN0_CFG_SIZE                                                                     (0x200UL)
#define CSL_MCU_MCAN1_MSGMEM_RAM_BASE                                                              (0x40540000UL)
#define CSL_MCU_MCAN1_MSGMEM_RAM_SIZE                                                              (0x8000UL)
#define CSL_MCU_MCAN1_SS_BASE                                                                      (0x40560000UL)
#define CSL_MCU_MCAN1_SS_SIZE                                                                      (0x100UL)
#define CSL_MCU_MCAN1_CFG_BASE                                                                     (0x40568000UL)
#define CSL_MCU_MCAN1_CFG_SIZE                                                                     (0x200UL)
#define CSL_MCU_RTI0_CFG_BASE                                                                      (0x40600000UL)
#define CSL_MCU_RTI0_CFG_SIZE                                                                      (0x100UL)
#define CSL_MCU_RTI1_CFG_BASE                                                                      (0x40610000UL)
#define CSL_MCU_RTI1_CFG_SIZE                                                                      (0x100UL)
#define CSL_MCU_MCAN0_ECC_AGGR_BASE                                                                (0x40700000UL)
#define CSL_MCU_MCAN0_ECC_AGGR_SIZE                                                                (0x400UL)
#define CSL_MCU_MCAN1_ECC_AGGR_BASE                                                                (0x40701000UL)
#define CSL_MCU_MCAN1_ECC_AGGR_SIZE                                                                (0x400UL)
#define CSL_MCU_ADC12FCC0_ECC_BASE                                                                 (0x40707000UL)
#define CSL_MCU_ADC12FCC0_ECC_SIZE                                                                 (0x400UL)
#define CSL_MCU_ADC12FCC1_ECC_BASE                                                                 (0x40708000UL)
#define CSL_MCU_ADC12FCC1_ECC_SIZE                                                                 (0x400UL)
#define CSL_MCU_CPSW0_ECC_BASE                                                                     (0x40709000UL)
#define CSL_MCU_CPSW0_ECC_SIZE                                                                     (0x400UL)
#define CSL_MCU_MSRAM_1MB0_ECC_AGGR_REGS_BASE                                                      (0x4070b000UL)
#define CSL_MCU_MSRAM_1MB0_ECC_AGGR_REGS_SIZE                                                      (0x400UL)
#define CSL_MCU_SA3_SS0_ECC_AGGR_BASE                                                              (0x4070c000UL)
#define CSL_MCU_SA3_SS0_ECC_AGGR_SIZE                                                              (0x400UL)
#define CSL_MCU_I3C0_P_ECC_AGGR_CFG_BASE                                                           (0x40720000UL)
#define CSL_MCU_I3C0_P_ECC_AGGR_CFG_SIZE                                                           (0x400UL)
#define CSL_MCU_I3C0_S_ECC_AGGR_CFG_BASE                                                           (0x40721000UL)
#define CSL_MCU_I3C0_S_ECC_AGGR_CFG_SIZE                                                           (0x400UL)
#define CSL_MCU_I3C1_P_ECC_AGGR_CFG_BASE                                                           (0x40722000UL)
#define CSL_MCU_I3C1_P_ECC_AGGR_CFG_SIZE                                                           (0x400UL)
#define CSL_MCU_I3C1_S_ECC_AGGR_CFG_BASE                                                           (0x40723000UL)
#define CSL_MCU_I3C1_S_ECC_AGGR_CFG_SIZE                                                           (0x400UL)
#define CSL_MCU_R5FSS0_EVNT_BUS_VBUSP_MMRS_BASE                                                    (0x4072f000UL)
#define CSL_MCU_R5FSS0_EVNT_BUS_VBUSP_MMRS_SIZE                                                    (0x100UL)
#define CSL_MCU_TIMEOUT_64B2_CFG_BASE                                                              (0x40730000UL)
#define CSL_MCU_TIMEOUT_64B2_CFG_SIZE                                                              (0x400UL)
#define CSL_MCU_VDC_INFRA_VBUSP_32B_SRC_SAFEG0_CFG_BASE                                            (0x40731000UL)
#define CSL_MCU_VDC_INFRA_VBUSP_32B_SRC_SAFEG0_CFG_SIZE                                            (0x400UL)
#define CSL_MCU_VDC_SOC_FW_VBUSP_32B_SRC_SAFEG1_CFG_BASE                                           (0x40732000UL)
#define CSL_MCU_VDC_SOC_FW_VBUSP_32B_SRC_SAFEG1_CFG_SIZE                                           (0x400UL)
#define CSL_MCU_TIMEOUT_64B3_CFG_BASE                                                              (0x40736000UL)
#define CSL_MCU_TIMEOUT_64B3_CFG_SIZE                                                              (0x400UL)
#define CSL_MCU_TIMEOUT_64B4_CFG_BASE                                                              (0x40737000UL)
#define CSL_MCU_TIMEOUT_64B4_CFG_SIZE                                                              (0x400UL)
#define CSL_MCU_ESM0_CFG_BASE                                                                      (0x40800000UL)
#define CSL_MCU_ESM0_CFG_SIZE                                                                      (0x1000UL)
#define CSL_MCU_SA3_SS0_REGS_BASE                                                                  (0x40900000UL)
#define CSL_MCU_SA3_SS0_REGS_SIZE                                                                  (0x1000UL)
#define CSL_MCU_SA3_SS0_MMRA_BASE                                                                  (0x40901000UL)
#define CSL_MCU_SA3_SS0_MMRA_SIZE                                                                  (0x200UL)
#define CSL_MCU_SA3_SS0_EIP_76_BASE                                                                (0x40910000UL)
#define CSL_MCU_SA3_SS0_EIP_76_SIZE                                                                (0x80UL)
#define CSL_MCU_SA3_SS0_EIP_29T2_BASE                                                              (0x40920000UL)
#define CSL_MCU_SA3_SS0_EIP_29T2_SIZE                                                              (0x10000UL)
#define CSL_MCU_UART0_BASE                                                                         (0x40a00000UL)
#define CSL_MCU_UART0_SIZE                                                                         (0x200UL)
#define CSL_MCU_I2C0_CFG_BASE                                                                      (0x40b00000UL)
#define CSL_MCU_I2C0_CFG_SIZE                                                                      (0x100UL)
#define CSL_MCU_I2C1_CFG_BASE                                                                      (0x40b10000UL)
#define CSL_MCU_I2C1_CFG_SIZE                                                                      (0x100UL)
#define CSL_MCU_I3C0_MMR_MMRVBP_BASE                                                               (0x40b80000UL)
#define CSL_MCU_I3C0_MMR_MMRVBP_SIZE                                                               (0x200UL)
#define CSL_MCU_I3C0_VBP2APB_WRAP_CORE_VBP_MIPI_I3C_MST_BASE                                       (0x40b88000UL)
#define CSL_MCU_I3C0_VBP2APB_WRAP_CORE_VBP_MIPI_I3C_MST_SIZE                                       (0x400UL)
#define CSL_MCU_I3C1_MMR_MMRVBP_BASE                                                               (0x40b90000UL)
#define CSL_MCU_I3C1_MMR_MMRVBP_SIZE                                                               (0x200UL)
#define CSL_MCU_I3C1_VBP2APB_WRAP_CORE_VBP_MIPI_I3C_MST_BASE                                       (0x40b98000UL)
#define CSL_MCU_I3C1_VBP2APB_WRAP_CORE_VBP_MIPI_I3C_MST_SIZE                                       (0x400UL)
#define CSL_MCU_EFUSE0_BASE                                                                        (0x40c00000UL)
#define CSL_MCU_EFUSE0_SIZE                                                                        (0x100UL)
#define CSL_MCU_PLL0_CFG_BASE                                                                      (0x40d00000UL)
#define CSL_MCU_PLL0_CFG_SIZE                                                                      (0x4000UL)
#define CSL_MCU_PBIST0_BASE                                                                        (0x40e00000UL)
#define CSL_MCU_PBIST0_SIZE                                                                        (0x400UL)
#define CSL_MCU_PBIST2_BASE                                                                        (0x40e10000UL)
#define CSL_MCU_PBIST2_SIZE                                                                        (0x400UL)
#define CSL_MCU_PBIST1_BASE                                                                        (0x40e20000UL)
#define CSL_MCU_PBIST1_SIZE                                                                        (0x400UL)
#define CSL_MCU_CTRL_MMR0_CFG0_BASE                                                                (0x40f00000UL)
#define CSL_MCU_CTRL_MMR0_CFG0_SIZE                                                                (0x20000UL)
#define CSL_MCU_R5FSS0_CORE0_ATCM_BASE                                                             (0x41000000UL)
#define CSL_MCU_R5FSS0_CORE0_ATCM_SIZE                                                             (0x10000UL)
#define CSL_MCU_R5FSS0_CORE0_BTCM_BASE                                                             (0x41010000UL)
#define CSL_MCU_R5FSS0_CORE0_BTCM_SIZE                                                             (0x10000UL)
#define CSL_MCU_R5FSS0_CORE1_ATCM_BASE                                                             (0x41400000UL)
#define CSL_MCU_R5FSS0_CORE1_ATCM_SIZE                                                             (0x8000UL)
#define CSL_MCU_R5FSS0_CORE1_BTCM_BASE                                                             (0x41410000UL)
#define CSL_MCU_R5FSS0_CORE1_BTCM_SIZE                                                             (0x8000UL)
#define CSL_MCU_ROM0_BASE                                                                          (0x41800000UL)
#define CSL_MCU_ROM0_SIZE                                                                          (0x40000UL)
#define CSL_MCU_MSRAM_1MB0_RAM_BASE                                                                (0x41c00000UL)
#define CSL_MCU_MSRAM_1MB0_RAM_SIZE                                                                (0x100000UL)
#define CSL_WKUP_PSC0_BASE                                                                         (0x42000000UL)
#define CSL_WKUP_PSC0_SIZE                                                                         (0x1000UL)
#define CSL_WKUP_PLLCTRL0_BASE                                                                     (0x42010000UL)
#define CSL_WKUP_PLLCTRL0_SIZE                                                                     (0x200UL)
#define CSL_WKUP_VTM0_MMR_VBUSP_CFG1_BASE                                                          (0x42040000UL)
#define CSL_WKUP_VTM0_MMR_VBUSP_CFG1_SIZE                                                          (0x400UL)
#define CSL_WKUP_VTM0_MMR_VBUSP_CFG2_BASE                                                          (0x42050000UL)
#define CSL_WKUP_VTM0_MMR_VBUSP_CFG2_SIZE                                                          (0x400UL)
#define CSL_WKUP_DDPA0_BASE                                                                        (0x42060000UL)
#define CSL_WKUP_DDPA0_SIZE                                                                        (0x400UL)
#define CSL_WKUP_ESM0_CFG_BASE                                                                     (0x42080000UL)
#define CSL_WKUP_ESM0_CFG_SIZE                                                                     (0x1000UL)
#define CSL_WKUP_GPIO1_BASE                                                                        (0x42100000UL)
#define CSL_WKUP_GPIO1_SIZE                                                                        (0x100UL)
#define CSL_WKUP_GPIO0_BASE                                                                        (0x42110000UL)
#define CSL_WKUP_GPIO0_SIZE                                                                        (0x100UL)
#define CSL_WKUP_I2C0_CFG_BASE                                                                     (0x42120000UL)
#define CSL_WKUP_I2C0_CFG_SIZE                                                                     (0x100UL)
#define CSL_WKUP_GPIOMUX_INTRTR0_CFG_BASE                                                          (0x42200000UL)
#define CSL_WKUP_GPIOMUX_INTRTR0_CFG_SIZE                                                          (0x400UL)
#define CSL_WKUP_UART0_BASE                                                                        (0x42300000UL)
#define CSL_WKUP_UART0_SIZE                                                                        (0x200UL)
#define CSL_WKUP_CBASS0_ERR_BASE                                                                   (0x42400000UL)
#define CSL_WKUP_CBASS0_ERR_SIZE                                                                   (0x400UL)
#define CSL_WKUP_FW_CBASS0_ERR_BASE                                                                (0x42404000UL)
#define CSL_WKUP_FW_CBASS0_ERR_SIZE                                                                (0x400UL)
#define CSL_WKUP_ECC_AGGR0_REGS_BASE                                                               (0x42410000UL)
#define CSL_WKUP_ECC_AGGR0_REGS_SIZE                                                               (0x400UL)
#define CSL_WKUP_VTM0_ECCAGGR_CFG_BASE                                                             (0x42810000UL)
#define CSL_WKUP_VTM0_ECCAGGR_CFG_SIZE                                                             (0x400UL)
#define CSL_WKUP_VDC_INFRA_VBUSP_32B_SRC_SAFEG0_CFG_BASE                                           (0x42900000UL)
#define CSL_WKUP_VDC_INFRA_VBUSP_32B_SRC_SAFEG0_CFG_SIZE                                           (0x400UL)
#define CSL_WKUP_CTRL_MMR0_CFG0_BASE                                                               (0x43000000UL)
#define CSL_WKUP_CTRL_MMR0_CFG0_SIZE                                                               (0x20000UL)
#define CSL_MCU_SA3_SS0_SEC_PROXY_SRC_TARGET_DATA_BASE                                             (0x43600000UL)
#define CSL_MCU_SA3_SS0_SEC_PROXY_SRC_TARGET_DATA_SIZE                                             (0x10000UL)
#define CSL_WKUP_SMS0_ECC_AGGR_BASE                                                                (0x43700000UL)
#define CSL_WKUP_SMS0_ECC_AGGR_SIZE                                                                (0x400UL)
#define CSL_WKUP_SMS0_HSM_ECC_BASE                                                                 (0x43701000UL)
#define CSL_WKUP_SMS0_HSM_ECC_SIZE                                                                 (0x400UL)
#define CSL_MCU_SA3_SS0_ECCAGGR_CFG_BASE                                                           (0x43702000UL)
#define CSL_MCU_SA3_SS0_ECCAGGR_CFG_SIZE                                                           (0x400UL)
#define CSL_WKUP_SMS0_TIFS_DMSS_HSM_ECC_BASE                                                       (0x43702000UL)
#define CSL_WKUP_SMS0_TIFS_DMSS_HSM_ECC_SIZE                                                       (0x400UL)
#define CSL_WKUP_SMS0_HSM_WDT_RTI_BASE                                                             (0x43935000UL)
#define CSL_WKUP_SMS0_HSM_WDT_RTI_SIZE                                                             (0x100UL)
#define CSL_WKUP_SMS0_HSM_CTRL_MMR_BASE                                                            (0x43936000UL)
#define CSL_WKUP_SMS0_HSM_CTRL_MMR_SIZE                                                            (0x1000UL)
#define CSL_WKUP_SMS0_HSM_RAT_MMRS_BASE                                                            (0x43a00000UL)
#define CSL_WKUP_SMS0_HSM_RAT_MMRS_SIZE                                                            (0x1000UL)
#define CSL_WKUP_SMS0_HSM_SRAM0_0_BASE                                                             (0x43c00000UL)
#define CSL_WKUP_SMS0_HSM_SRAM0_0_SIZE                                                             (0x20000UL)
#define CSL_WKUP_SMS0_HSM_SRAM0_1_BASE                                                             (0x43c20000UL)
#define CSL_WKUP_SMS0_HSM_SRAM0_1_SIZE                                                             (0x10000UL)
#define CSL_WKUP_SMS0_HSM_SRAM1_BASE                                                               (0x43c30000UL)
#define CSL_WKUP_SMS0_HSM_SRAM1_SIZE                                                               (0x10000UL)
#define CSL_WKUP_SMS0_TIFS_SRAM0_BASE                                                              (0x44040000UL)
#define CSL_WKUP_SMS0_TIFS_SRAM0_SIZE                                                              (0x20000UL)
#define CSL_WKUP_SMS0_TIFS_SRAM1_0_BASE                                                            (0x44060000UL)
#define CSL_WKUP_SMS0_TIFS_SRAM1_0_SIZE                                                            (0x8000UL)
#define CSL_WKUP_SMS0_TIFS_SRAM1_1_BASE                                                            (0x44068000UL)
#define CSL_WKUP_SMS0_TIFS_SRAM1_1_SIZE                                                            (0x4000UL)
#define CSL_WKUP_SMS0_PWR_BASE                                                                     (0x44130000UL)
#define CSL_WKUP_SMS0_PWR_SIZE                                                                     (0x800UL)
#define CSL_WKUP_SMS0_DMTIMER0_BASE                                                                (0x44133000UL)
#define CSL_WKUP_SMS0_DMTIMER0_SIZE                                                                (0x400UL)
#define CSL_WKUP_SMS0_DMTIMER1_BASE                                                                (0x44134000UL)
#define CSL_WKUP_SMS0_DMTIMER1_SIZE                                                                (0x400UL)
#define CSL_WKUP_SMS0_WDT_RTI_BASE                                                                 (0x44135000UL)
#define CSL_WKUP_SMS0_WDT_RTI_SIZE                                                                 (0x100UL)
#define CSL_WKUP_SMS0_RTI_BASE                                                                     (0x44135100UL)
#define CSL_WKUP_SMS0_RTI_SIZE                                                                     (0x100UL)
#define CSL_WKUP_SMS0_RAT_BASE                                                                     (0x44200000UL)
#define CSL_WKUP_SMS0_RAT_SIZE                                                                     (0x1000UL)
#define CSL_WKUP_SMS0_SEC_BASE                                                                     (0x44230000UL)
#define CSL_WKUP_SMS0_SEC_SIZE                                                                     (0x1000UL)
#define CSL_WKUP_SMS0_SECMGR_BASE                                                                  (0x44234000UL)
#define CSL_WKUP_SMS0_SECMGR_SIZE                                                                  (0x4000UL)
#define CSL_WKUP_SMS0_DMTIMER2_BASE                                                                (0x44238000UL)
#define CSL_WKUP_SMS0_DMTIMER2_SIZE                                                                (0x400UL)
#define CSL_WKUP_SMS0_DMTIMER3_BASE                                                                (0x44239000UL)
#define CSL_WKUP_SMS0_DMTIMER3_SIZE                                                                (0x400UL)
#define CSL_WKUP_SMS0_AES_BASE                                                                     (0x4423c000UL)
#define CSL_WKUP_SMS0_AES_SIZE                                                                     (0x2000UL)
#define CSL_WKUP_SMS0_TIFS_DMSS_HSM_BASE                                                           (0x44800000UL)
#define CSL_WKUP_SMS0_TIFS_DMSS_HSM_SIZE                                                           (0x800000UL)
#define CSL_MCU_SA3_SS0_PSILCFG_CFG_PROXY_BASE                                                     (0x44801000UL)
#define CSL_MCU_SA3_SS0_PSILCFG_CFG_PROXY_SIZE                                                     (0x200UL)
#define CSL_MCU_SA3_SS0_PSILSS_CFG_MMRS_BASE                                                       (0x44802000UL)
#define CSL_MCU_SA3_SS0_PSILSS_CFG_MMRS_SIZE                                                       (0x1000UL)
#define CSL_MCU_SA3_SS0_IPCSS_SEC_PROXY_CFG_MMRS_BASE                                              (0x44804000UL)
#define CSL_MCU_SA3_SS0_IPCSS_SEC_PROXY_CFG_MMRS_SIZE                                              (0x100UL)
#define CSL_MCU_SA3_SS0_IPCSS_RINGACC_CFG_GCFG_BASE                                                (0x44805000UL)
#define CSL_MCU_SA3_SS0_IPCSS_RINGACC_CFG_GCFG_SIZE                                                (0x400UL)
#define CSL_MCU_SA3_SS0_INTAGGR_CFG_BASE                                                           (0x44808000UL)
#define CSL_MCU_SA3_SS0_INTAGGR_CFG_SIZE                                                           (0x20UL)
#define CSL_MCU_SA3_SS0_INTAGGR_CFG_IMAP_BASE                                                      (0x44809000UL)
#define CSL_MCU_SA3_SS0_INTAGGR_CFG_IMAP_SIZE                                                      (0x400UL)
#define CSL_MCU_SA3_SS0_INTAGGR_CFG_MCAST_BASE                                                     (0x4480a000UL)
#define CSL_MCU_SA3_SS0_INTAGGR_CFG_MCAST_SIZE                                                     (0x400UL)
#define CSL_MCU_SA3_SS0_INTAGGR_CFG_GCNTCFG_BASE                                                   (0x4480b000UL)
#define CSL_MCU_SA3_SS0_INTAGGR_CFG_GCNTCFG_SIZE                                                   (0x400UL)
#define CSL_MCU_SA3_SS0_INTAGGR_CFG_INTR_BASE                                                      (0x44810000UL)
#define CSL_MCU_SA3_SS0_INTAGGR_CFG_INTR_SIZE                                                      (0x8000UL)
#define CSL_MCU_SA3_SS0_INTAGGR_CFG_GCNTRTI_BASE                                                   (0x44820000UL)
#define CSL_MCU_SA3_SS0_INTAGGR_CFG_GCNTRTI_SIZE                                                   (0x20000UL)
#define CSL_MCU_SA3_SS0_INTAGGR_CFG_UNMAP_BASE                                                     (0x44840000UL)
#define CSL_MCU_SA3_SS0_INTAGGR_CFG_UNMAP_SIZE                                                     (0x10000UL)
#define CSL_MCU_SA3_SS0_IPCSS_SEC_PROXY_CFG_SCFG_BASE                                              (0x44860000UL)
#define CSL_MCU_SA3_SS0_IPCSS_SEC_PROXY_CFG_SCFG_SIZE                                              (0x20000UL)
#define CSL_MCU_SA3_SS0_IPCSS_SEC_PROXY_CFG_RT_BASE                                                (0x44880000UL)
#define CSL_MCU_SA3_SS0_IPCSS_SEC_PROXY_CFG_RT_SIZE                                                (0x20000UL)
#define CSL_MCU_SA3_SS0_IPCSS_RINGACC_CFG_BASE                                                     (0x448c0000UL)
#define CSL_MCU_SA3_SS0_IPCSS_RINGACC_CFG_SIZE                                                     (0x40000UL)
#define CSL_MCU_SA3_SS0_PKTDMA_CFG_GCFG_BASE                                                       (0x44910000UL)
#define CSL_MCU_SA3_SS0_PKTDMA_CFG_GCFG_SIZE                                                       (0x100UL)
#define CSL_MCU_SA3_SS0_PKTDMA_CFG_RFLOW_BASE                                                      (0x44911000UL)
#define CSL_MCU_SA3_SS0_PKTDMA_CFG_RFLOW_SIZE                                                      (0x400UL)
#define CSL_MCU_SA3_SS0_PKTDMA_CFG_RCHAN_BASE                                                      (0x44912000UL)
#define CSL_MCU_SA3_SS0_PKTDMA_CFG_RCHAN_SIZE                                                      (0x400UL)
#define CSL_MCU_SA3_SS0_PKTDMA_CFG_TCHAN_BASE                                                      (0x44913000UL)
#define CSL_MCU_SA3_SS0_PKTDMA_CFG_TCHAN_SIZE                                                      (0x200UL)
#define CSL_MCU_SA3_SS0_PKTDMA_CFG_RCHANRT_BASE                                                    (0x44914000UL)
#define CSL_MCU_SA3_SS0_PKTDMA_CFG_RCHANRT_SIZE                                                    (0x4000UL)
#define CSL_MCU_SA3_SS0_PKTDMA_CFG_TCHANRT_BASE                                                    (0x44918000UL)
#define CSL_MCU_SA3_SS0_PKTDMA_CFG_TCHANRT_SIZE                                                    (0x2000UL)
#define CSL_MCU_SA3_SS0_PKTDMA_CFG_RING_BASE                                                       (0x4491a000UL)
#define CSL_MCU_SA3_SS0_PKTDMA_CFG_RING_SIZE                                                       (0x2000UL)
#define CSL_MCU_SA3_SS0_PKTDMA_CFG_RINGRT_BASE                                                     (0x44940000UL)
#define CSL_MCU_SA3_SS0_PKTDMA_CFG_RINGRT_SIZE                                                     (0x40000UL)
#define CSL_MCU_SA3_SS0_IPCSS_RINGACC_CFG_RT_BASE                                                  (0x44c00000UL)
#define CSL_MCU_SA3_SS0_IPCSS_RINGACC_CFG_RT_SIZE                                                  (0x400000UL)
#define CSL_MAIN_CBASS0_FW_BASE                                                                    (0x45000000UL)
#define CSL_MAIN_CBASS0_FW_SIZE                                                                    (0x8000UL)
#define CSL_WKUP_SMS0_FW_BASE                                                                      (0x45000000UL)
#define CSL_WKUP_SMS0_FW_SIZE                                                                      (0x1000000UL)
#define CSL_CBASS_INFRA_NON_SAFE0_FW_BASE                                                          (0x45010000UL)
#define CSL_CBASS_INFRA_NON_SAFE0_FW_SIZE                                                          (0x10000UL)
#define CSL_WKUP_CBASS0_FW_BASE                                                                    (0x45020000UL)
#define CSL_WKUP_CBASS0_FW_SIZE                                                                    (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CPAC0_FW_CPAC0_FW_BASE                                          (0x45040400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CPAC0_FW_CPAC0_FW_SIZE                                          (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CPAC1_FW_CPAC1_FW_BASE                                          (0x45040c00UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CPAC1_FW_CPAC1_FW_SIZE                                          (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW4_FW_CPAC4_L2PIPE_FW_BASE                                     (0x45042000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW4_FW_CPAC4_L2PIPE_FW_SIZE                                     (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW4_FW_CPAC4_MDMA_FW_BASE                                       (0x45042400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW4_FW_CPAC4_MDMA_FW_SIZE                                       (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW5_FW_CPAC5_L2PIPE_FW_BASE                                     (0x45042800UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW5_FW_CPAC5_L2PIPE_FW_SIZE                                     (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW5_FW_CPAC5_MDMA_FW_BASE                                       (0x45042c00UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW5_FW_CPAC5_MDMA_FW_SIZE                                       (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW6_FW_CPAC6_L2PIPE_FW_BASE                                     (0x45043000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW6_FW_CPAC6_L2PIPE_FW_SIZE                                     (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW6_FW_CPAC6_MDMA_FW_BASE                                       (0x45043400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW6_FW_CPAC6_MDMA_FW_SIZE                                       (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW7_FW_CPAC7_L2PIPE_FW_BASE                                     (0x45043800UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW7_FW_CPAC7_L2PIPE_FW_SIZE                                     (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW7_FW_CPAC7_MDMA_FW_BASE                                       (0x45043c00UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW7_FW_CPAC7_MDMA_FW_SIZE                                       (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU0_FW_DRU_FW_BASE                                             (0x45047000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU0_FW_DRU_FW_SIZE                                             (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU0_MMR_FW_DRU_MMR_FW_BASE                                     (0x45048000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU0_MMR_FW_DRU_MMR_FW_SIZE                                     (0x8000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU4_FW_DRU_FW_BASE                                             (0x45050000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU4_FW_DRU_FW_SIZE                                             (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU5_FW_DRU_FW_BASE                                             (0x45050400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU5_FW_DRU_FW_SIZE                                             (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU6_FW_DRU_FW_BASE                                             (0x45050800UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU6_FW_DRU_FW_SIZE                                             (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU7_FW_DRU_FW_BASE                                             (0x45050c00UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU7_FW_DRU_FW_SIZE                                             (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU4_MMR_FW_DRU_MMR_FW_BASE                                     (0x45058000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU4_MMR_FW_DRU_MMR_FW_SIZE                                     (0x8000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU5_MMR_FW_DRU_MMR_FW_BASE                                     (0x45060000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU5_MMR_FW_DRU_MMR_FW_SIZE                                     (0x8000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU6_MMR_FW_DRU_MMR_FW_BASE                                     (0x45068000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU6_MMR_FW_DRU_MMR_FW_SIZE                                     (0x8000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU7_MMR_FW_DRU_MMR_FW_BASE                                     (0x45070000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU7_MMR_FW_DRU_MMR_FW_SIZE                                     (0x8000UL)
#define CSL_WKUP_SMS0_CBASS_FW_BASE                                                                (0x45080000UL)
#define CSL_WKUP_SMS0_CBASS_FW_SIZE                                                                (0x20000UL)
#define CSL_WKUP_SMS0_HSM_CBASS_FW_BASE                                                            (0x450a0000UL)
#define CSL_WKUP_SMS0_HSM_CBASS_FW_SIZE                                                            (0x10000UL)
#define CSL_MCU_CBASS0_FW_BASE                                                                     (0x45100000UL)
#define CSL_MCU_CBASS0_FW_SIZE                                                                     (0x80000UL)
#define CSL_CBASS_IPPHY_SAFE0_FW_BASE                                                              (0x45200000UL)
#define CSL_CBASS_IPPHY_SAFE0_FW_SIZE                                                              (0x20000UL)
#define CSL_CBASS_IPPHY0_FW_BASE                                                                   (0x45220000UL)
#define CSL_CBASS_IPPHY0_FW_SIZE                                                                   (0x20000UL)
#define CSL_CBASS_RC0_FW_BASE                                                                      (0x45240000UL)
#define CSL_CBASS_RC0_FW_SIZE                                                                      (0x4000UL)
#define CSL_CBASS_RC_CFG0_FW_BASE                                                                  (0x45258000UL)
#define CSL_CBASS_RC_CFG0_FW_SIZE                                                                  (0x800UL)
#define CSL_CBASS_CSI0_FW_BASE                                                                     (0x45260000UL)
#define CSL_CBASS_CSI0_FW_SIZE                                                                     (0x8000UL)
#define CSL_CBASS_DATADEBUG0_FW_BASE                                                               (0x45268000UL)
#define CSL_CBASS_DATADEBUG0_FW_SIZE                                                               (0x8000UL)
#define CSL_CBASS_HC2_0_FW_BASE                                                                    (0x45278000UL)
#define CSL_CBASS_HC2_0_FW_SIZE                                                                    (0x8000UL)
#define CSL_CBASS_HC_CFG0_FW_BASE                                                                  (0x45280000UL)
#define CSL_CBASS_HC_CFG0_FW_SIZE                                                                  (0x8000UL)
#define CSL_CBASS_AC_NONSAFE0_FW_BASE                                                              (0x45290000UL)
#define CSL_CBASS_AC_NONSAFE0_FW_SIZE                                                              (0x800UL)
#define CSL_CBASS_AC_CFG_NONSAFE0_FW_BASE                                                          (0x452a0000UL)
#define CSL_CBASS_AC_CFG_NONSAFE0_FW_SIZE                                                          (0x10000UL)
#define CSL_AM_PULSAR0_SLV_CBASS0_FW_BASE                                                          (0x452b0000UL)
#define CSL_AM_PULSAR0_SLV_CBASS0_FW_SIZE                                                          (0x10000UL)
#define CSL_CBASS_AC_CFG0_FW_BASE                                                                  (0x452c0000UL)
#define CSL_CBASS_AC_CFG0_FW_SIZE                                                                  (0x8000UL)
#define CSL_AM_PULSAR0_MEM_CBASS0_FW_BASE                                                          (0x452d0000UL)
#define CSL_AM_PULSAR0_MEM_CBASS0_FW_SIZE                                                          (0x400UL)
#define CSL_AM_PULSAR1_MEM_CBASS0_FW_BASE                                                          (0x452e0000UL)
#define CSL_AM_PULSAR1_MEM_CBASS0_FW_SIZE                                                          (0x2000UL)
#define CSL_NAVSS0_UDMASS_DMSC_FW_BASE                                                             (0x45400000UL)
#define CSL_NAVSS0_UDMASS_DMSC_FW_SIZE                                                             (0x80000UL)
#define CSL_NAVSS0_MODSS_DMSC_FW_BASE                                                              (0x45480000UL)
#define CSL_NAVSS0_MODSS_DMSC_FW_SIZE                                                              (0x40000UL)
#define CSL_NAVSS0_VIRTSS_DMSC_FW_BASE                                                             (0x45500000UL)
#define CSL_NAVSS0_VIRTSS_DMSC_FW_SIZE                                                             (0x8000UL)
#define CSL_DMPAC0_CFG_DMSC_FW_BASE                                                                (0x455d8000UL)
#define CSL_DMPAC0_CFG_DMSC_FW_SIZE                                                                (0x4000UL)
#define CSL_DMPAC0_SL2_DMSC_FW_BASE                                                                (0x455e0000UL)
#define CSL_DMPAC0_SL2_DMSC_FW_SIZE                                                                (0x1000UL)
#define CSL_VPAC0_DMSC_VPAC_SCRPFW_BASE                                                            (0x455e8000UL)
#define CSL_VPAC0_DMSC_VPAC_SCRPFW_SIZE                                                            (0x4000UL)
#define CSL_VPAC1_DMSC_VPAC_SCRPFW_BASE                                                            (0x455ec000UL)
#define CSL_VPAC1_DMSC_VPAC_SCRPFW_SIZE                                                            (0x4000UL)
#define CSL_VPAC0_DMSC_VPAC_SCRMFW_BASE                                                            (0x455f0000UL)
#define CSL_VPAC0_DMSC_VPAC_SCRMFW_SIZE                                                            (0x1000UL)
#define CSL_VPAC1_DMSC_VPAC_SCRMFW_BASE                                                            (0x455f1000UL)
#define CSL_VPAC1_DMSC_VPAC_SCRMFW_SIZE                                                            (0x1000UL)
#define CSL_MCU_NAVSS0_MODSS_DMSC_FW_BASE                                                          (0x45600000UL)
#define CSL_MCU_NAVSS0_MODSS_DMSC_FW_SIZE                                                          (0x40000UL)
#define CSL_WKUP_SMS0_CBASS_ISC_BASE                                                               (0x45808000UL)
#define CSL_WKUP_SMS0_CBASS_ISC_SIZE                                                               (0x1000UL)
#define CSL_WKUP_SMS0_HSM_CBASS_ISC_BASE                                                           (0x4580a000UL)
#define CSL_WKUP_SMS0_HSM_CBASS_ISC_SIZE                                                           (0x1000UL)
#define CSL_MCU_SA3_SS0_CRED_BASE                                                                  (0x4580b000UL)
#define CSL_MCU_SA3_SS0_CRED_SIZE                                                                  (0x400UL)
#define CSL_WKUP_SMS0_DMSS_HSM_FWMGR_CFG_BASE                                                      (0x4580b000UL)
#define CSL_WKUP_SMS0_DMSS_HSM_FWMGR_CFG_SIZE                                                      (0x400UL)
#define CSL_MCU_CBASS0_ISC_BASE                                                                    (0x45810000UL)
#define CSL_MCU_CBASS0_ISC_SIZE                                                                    (0x4000UL)
#define CSL_MCU_NAVSS0_MODSS_DMSC_ISC_BASE                                                         (0x45818000UL)
#define CSL_MCU_NAVSS0_MODSS_DMSC_ISC_SIZE                                                         (0x1000UL)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_ISC_BASE                                                    (0x45820000UL)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_ISC_SIZE                                                    (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_DMSC_PRIVID_BASE                                                      (0x45830000UL)
#define CSL_COMPUTE_CLUSTER0_DMSC_PRIVID_SIZE                                                      (0x4000UL)
#define CSL_NAVSS0_MODSS_DMSC_ISC_BASE                                                             (0x45840000UL)
#define CSL_NAVSS0_MODSS_DMSC_ISC_SIZE                                                             (0x800UL)
#define CSL_DMPAC0_SL2_DMSC_ISC_BASE                                                               (0x45858000UL)
#define CSL_DMPAC0_SL2_DMSC_ISC_SIZE                                                               (0x4000UL)
#define CSL_VPAC0_DMSC_VPAC_SCRMISC_BASE                                                           (0x45860000UL)
#define CSL_VPAC0_DMSC_VPAC_SCRMISC_SIZE                                                           (0x2000UL)
#define CSL_VPAC1_DMSC_VPAC_SCRMISC_BASE                                                           (0x45862000UL)
#define CSL_VPAC1_DMSC_VPAC_SCRMISC_SIZE                                                           (0x2000UL)
#define CSL_NAVSS0_UDMASS_RINGACC0_ISC_BASE                                                        (0x45870000UL)
#define CSL_NAVSS0_UDMASS_RINGACC0_ISC_SIZE                                                        (0x8000UL)
#define CSL_CBASS_IPPHY_SAFE0_ISC_BASE                                                             (0x45878000UL)
#define CSL_CBASS_IPPHY_SAFE0_ISC_SIZE                                                             (0x1000UL)
#define CSL_CBASS_RC0_ISC_BASE                                                                     (0x45880000UL)
#define CSL_CBASS_RC0_ISC_SIZE                                                                     (0x10000UL)
#define CSL_CBASS_HC2_0_ISC_BASE                                                                   (0x45898000UL)
#define CSL_CBASS_HC2_0_ISC_SIZE                                                                   (0x8000UL)
#define CSL_CBASS_DATADEBUG0_ISC_BASE                                                              (0x458a0000UL)
#define CSL_CBASS_DATADEBUG0_ISC_SIZE                                                              (0x800UL)
#define CSL_CBASS_AC_NONSAFE0_ISC_BASE                                                             (0x458c0000UL)
#define CSL_CBASS_AC_NONSAFE0_ISC_SIZE                                                             (0x8000UL)
#define CSL_AM_PULSAR0_MEM_CBASS0_ISC_BASE                                                         (0x458c8000UL)
#define CSL_AM_PULSAR0_MEM_CBASS0_ISC_SIZE                                                         (0x1000UL)
#define CSL_AM_PULSAR1_PERIPH_SWITCH_CBASS0_ISC_BASE                                               (0x458ca000UL)
#define CSL_AM_PULSAR1_PERIPH_SWITCH_CBASS0_ISC_SIZE                                               (0x2000UL)
#define CSL_NAVSS0_UDMASS_DMSC_ISC_BASE                                                            (0x458d0000UL)
#define CSL_NAVSS0_UDMASS_DMSC_ISC_SIZE                                                            (0x400UL)
#define CSL_AM_PULSAR1_MEM_CBASS0_ISC_BASE                                                         (0x458d8000UL)
#define CSL_AM_PULSAR1_MEM_CBASS0_ISC_SIZE                                                         (0x2000UL)
#define CSL_NAVSS0_CRED_BASE                                                                       (0x458e8000UL)
#define CSL_NAVSS0_CRED_SIZE                                                                       (0x400UL)
#define CSL_COMPUTE_CLUSTER0_DMSC_EMULATION_BASE                                                   (0x45900000UL)
#define CSL_COMPUTE_CLUSTER0_DMSC_EMULATION_SIZE                                                   (0x4000UL)
#define CSL_SEC_MMR0_DBG_CTRL_BASE                                                                 (0x45944000UL)
#define CSL_SEC_MMR0_DBG_CTRL_SIZE                                                                 (0x4000UL)
#define CSL_MCU_SEC_MMR0_DBG_CTRL_BASE                                                             (0x45950000UL)
#define CSL_MCU_SEC_MMR0_DBG_CTRL_SIZE                                                             (0x400UL)
#define CSL_COMPUTE_CLUSTER0_DMSC_BOOT_BASE                                                        (0x45a00000UL)
#define CSL_COMPUTE_CLUSTER0_DMSC_BOOT_SIZE                                                        (0x10000UL)
#define CSL_SEC_MMR0_BOOT_CTRL_BASE                                                                (0x45a40000UL)
#define CSL_SEC_MMR0_BOOT_CTRL_SIZE                                                                (0x4000UL)
#define CSL_MCU_SEC_MMR0_CFG0_BASE                                                                 (0x45a50000UL)
#define CSL_MCU_SEC_MMR0_CFG0_SIZE                                                                 (0x400UL)
#define CSL_WKUP_SMS0_CBASS_GLB_BASE                                                               (0x45b00000UL)
#define CSL_WKUP_SMS0_CBASS_GLB_SIZE                                                               (0x400UL)
#define CSL_WKUP_SMS0_HSM_CBASS_GLB_BASE                                                           (0x45b00800UL)
#define CSL_WKUP_SMS0_HSM_CBASS_GLB_SIZE                                                           (0x400UL)
#define CSL_WKUP_CBASS0_GLB_BASE                                                                   (0x45b02000UL)
#define CSL_WKUP_CBASS0_GLB_SIZE                                                                   (0x400UL)
#define CSL_MCU_NAVSS0_MODSS_DMSC_GLB_BASE                                                         (0x45b04000UL)
#define CSL_MCU_NAVSS0_MODSS_DMSC_GLB_SIZE                                                         (0x400UL)
#define CSL_MCU_CBASS0_GLB_BASE                                                                    (0x45b06000UL)
#define CSL_MCU_CBASS0_GLB_SIZE                                                                    (0x400UL)
#define CSL_CBASS_AC_NONSAFE0_GLB_BASE                                                             (0x45b08000UL)
#define CSL_CBASS_AC_NONSAFE0_GLB_SIZE                                                             (0x400UL)
#define CSL_NAVSS0_MODSS_DMSC_GLB_BASE                                                             (0x45b0a000UL)
#define CSL_NAVSS0_MODSS_DMSC_GLB_SIZE                                                             (0x400UL)
#define CSL_NAVSS0_UDMASS_DMSC_GLB_BASE                                                            (0x45b0b000UL)
#define CSL_NAVSS0_UDMASS_DMSC_GLB_SIZE                                                            (0x400UL)
#define CSL_NAVSS0_VIRTSS_DMSC_GLB_BASE                                                            (0x45b0b800UL)
#define CSL_NAVSS0_VIRTSS_DMSC_GLB_SIZE                                                            (0x400UL)
#define CSL_MAIN_CBASS0_GLB_BASE                                                                   (0x45b0c000UL)
#define CSL_MAIN_CBASS0_GLB_SIZE                                                                   (0x400UL)
#define CSL_DMPAC0_CFG_DMSC_GLB_BASE                                                               (0x45b0d000UL)
#define CSL_DMPAC0_CFG_DMSC_GLB_SIZE                                                               (0x400UL)
#define CSL_DMPAC0_SL2_DMSC_GLB_BASE                                                               (0x45b0d400UL)
#define CSL_DMPAC0_SL2_DMSC_GLB_SIZE                                                               (0x400UL)
#define CSL_VPAC0_DMSC_VPAC_SCRMGLB_BASE                                                           (0x45b0d800UL)
#define CSL_VPAC0_DMSC_VPAC_SCRMGLB_SIZE                                                           (0x400UL)
#define CSL_VPAC0_DMSC_VPAC_SCRPGLB_BASE                                                           (0x45b0dc00UL)
#define CSL_VPAC0_DMSC_VPAC_SCRPGLB_SIZE                                                           (0x400UL)
#define CSL_VPAC1_DMSC_VPAC_SCRMGLB_BASE                                                           (0x45b0e000UL)
#define CSL_VPAC1_DMSC_VPAC_SCRMGLB_SIZE                                                           (0x400UL)
#define CSL_VPAC1_DMSC_VPAC_SCRPGLB_BASE                                                           (0x45b0e400UL)
#define CSL_VPAC1_DMSC_VPAC_SCRPGLB_SIZE                                                           (0x400UL)
#define CSL_CBASS_CSI0_GLB_BASE                                                                    (0x45b20400UL)
#define CSL_CBASS_CSI0_GLB_SIZE                                                                    (0x400UL)
#define CSL_CBASS_DATADEBUG0_GLB_BASE                                                              (0x45b20800UL)
#define CSL_CBASS_DATADEBUG0_GLB_SIZE                                                              (0x400UL)
#define CSL_CBASS_HC_CFG0_GLB_BASE                                                                 (0x45b21000UL)
#define CSL_CBASS_HC_CFG0_GLB_SIZE                                                                 (0x400UL)
#define CSL_CBASS_IPPHY0_GLB_BASE                                                                  (0x45b21400UL)
#define CSL_CBASS_IPPHY0_GLB_SIZE                                                                  (0x400UL)
#define CSL_CBASS_RC0_GLB_BASE                                                                     (0x45b22000UL)
#define CSL_CBASS_RC0_GLB_SIZE                                                                     (0x400UL)
#define CSL_CBASS_RC_CFG0_GLB_BASE                                                                 (0x45b22400UL)
#define CSL_CBASS_RC_CFG0_GLB_SIZE                                                                 (0x400UL)
#define CSL_CBASS_HC2_0_GLB_BASE                                                                   (0x45b22800UL)
#define CSL_CBASS_HC2_0_GLB_SIZE                                                                   (0x400UL)
#define CSL_CBASS_AC_CFG0_GLB_BASE                                                                 (0x45b22c00UL)
#define CSL_CBASS_AC_CFG0_GLB_SIZE                                                                 (0x400UL)
#define CSL_AM_PULSAR0_MEM_CBASS0_GLB_BASE                                                         (0x45b23000UL)
#define CSL_AM_PULSAR0_MEM_CBASS0_GLB_SIZE                                                         (0x400UL)
#define CSL_AM_PULSAR0_SLV_CBASS0_GLB_BASE                                                         (0x45b23400UL)
#define CSL_AM_PULSAR0_SLV_CBASS0_GLB_SIZE                                                         (0x400UL)
#define CSL_AM_PULSAR1_MEM_CBASS0_GLB_BASE                                                         (0x45b23800UL)
#define CSL_AM_PULSAR1_MEM_CBASS0_GLB_SIZE                                                         (0x400UL)
#define CSL_AM_PULSAR1_PERIPH_SWITCH_CBASS0_GLB_BASE                                               (0x45b23c00UL)
#define CSL_AM_PULSAR1_PERIPH_SWITCH_CBASS0_GLB_SIZE                                               (0x400UL)
#define CSL_CBASS_INFRA_NON_SAFE0_GLB_BASE                                                         (0x45b24000UL)
#define CSL_CBASS_INFRA_NON_SAFE0_GLB_SIZE                                                         (0x400UL)
#define CSL_CBASS_IPPHY_SAFE0_GLB_BASE                                                             (0x45b24400UL)
#define CSL_CBASS_IPPHY_SAFE0_GLB_SIZE                                                             (0x400UL)
#define CSL_CBASS_AC_CFG_NONSAFE0_GLB_BASE                                                         (0x45b25000UL)
#define CSL_CBASS_AC_CFG_NONSAFE0_GLB_SIZE                                                         (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CPAC0_FW_CPAC0_FW_GLB_BASE                                      (0x45bc0400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CPAC0_FW_CPAC0_FW_GLB_SIZE                                      (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CPAC1_FW_CPAC1_FW_GLB_BASE                                      (0x45bc0c00UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CPAC1_FW_CPAC1_FW_GLB_SIZE                                      (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW4_FW_CPAC4_L2PIPE_FW_GLB_BASE                                 (0x45bc2000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW4_FW_CPAC4_L2PIPE_FW_GLB_SIZE                                 (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW4_FW_CPAC4_MDMA_FW_GLB_BASE                                   (0x45bc2400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW4_FW_CPAC4_MDMA_FW_GLB_SIZE                                   (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW5_FW_CPAC5_L2PIPE_FW_GLB_BASE                                 (0x45bc2800UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW5_FW_CPAC5_L2PIPE_FW_GLB_SIZE                                 (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW5_FW_CPAC5_MDMA_FW_GLB_BASE                                   (0x45bc2c00UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW5_FW_CPAC5_MDMA_FW_GLB_SIZE                                   (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW6_FW_CPAC6_L2PIPE_FW_GLB_BASE                                 (0x45bc3000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW6_FW_CPAC6_L2PIPE_FW_GLB_SIZE                                 (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW6_FW_CPAC6_MDMA_FW_GLB_BASE                                   (0x45bc3400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW6_FW_CPAC6_MDMA_FW_GLB_SIZE                                   (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW7_FW_CPAC7_L2PIPE_FW_GLB_BASE                                 (0x45bc3800UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW7_FW_CPAC7_L2PIPE_FW_GLB_SIZE                                 (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW7_FW_CPAC7_MDMA_FW_GLB_BASE                                   (0x45bc3c00UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_AW7_FW_CPAC7_MDMA_FW_GLB_SIZE                                   (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU0_FW_DRU_FW_GLB_BASE                                         (0x45bc7000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU0_FW_DRU_FW_GLB_SIZE                                         (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU0_MMR_FW_DRU_MMR_FW_GLB_BASE                                 (0x45bc8000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU0_MMR_FW_DRU_MMR_FW_GLB_SIZE                                 (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU4_FW_DRU_FW_GLB_BASE                                         (0x45bd0000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU4_FW_DRU_FW_GLB_SIZE                                         (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU5_FW_DRU_FW_GLB_BASE                                         (0x45bd0400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU5_FW_DRU_FW_GLB_SIZE                                         (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU6_FW_DRU_FW_GLB_BASE                                         (0x45bd0800UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU6_FW_DRU_FW_GLB_SIZE                                         (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU7_FW_DRU_FW_GLB_BASE                                         (0x45bd0c00UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU7_FW_DRU_FW_GLB_SIZE                                         (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU4_MMR_FW_DRU_MMR_FW_GLB_BASE                                 (0x45bd8000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU4_MMR_FW_DRU_MMR_FW_GLB_SIZE                                 (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU5_MMR_FW_DRU_MMR_FW_GLB_BASE                                 (0x45be0000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU5_MMR_FW_DRU_MMR_FW_GLB_SIZE                                 (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU6_MMR_FW_DRU_MMR_FW_GLB_BASE                                 (0x45be8000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU6_MMR_FW_DRU_MMR_FW_GLB_SIZE                                 (0x400UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU7_MMR_FW_DRU_MMR_FW_GLB_BASE                                 (0x45bf0000UL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DRU7_MMR_FW_DRU_MMR_FW_GLB_SIZE                                 (0x400UL)
#define CSL_WKUP_CBASS0_QOS_BASE                                                                   (0x45d00000UL)
#define CSL_WKUP_CBASS0_QOS_SIZE                                                                   (0x800UL)
#define CSL_MCU_CBASS0_QOS_BASE                                                                    (0x45d10000UL)
#define CSL_MCU_CBASS0_QOS_SIZE                                                                    (0x4000UL)
#define CSL_MCU_NAVSS0_MODSS_DMSC_QOS_BASE                                                         (0x45d20000UL)
#define CSL_MCU_NAVSS0_MODSS_DMSC_QOS_SIZE                                                         (0x1000UL)
#define CSL_NAVSS0_MODSS_DMSC_QOS_BASE                                                             (0x45d40000UL)
#define CSL_NAVSS0_MODSS_DMSC_QOS_SIZE                                                             (0x800UL)
#define CSL_CBASS_IPPHY_SAFE0_QOS_BASE                                                             (0x45d78000UL)
#define CSL_CBASS_IPPHY_SAFE0_QOS_SIZE                                                             (0x1000UL)
#define CSL_CBASS_RC0_QOS_BASE                                                                     (0x45d80000UL)
#define CSL_CBASS_RC0_QOS_SIZE                                                                     (0x8000UL)
#define CSL_CBASS_HC2_0_QOS_BASE                                                                   (0x45d98000UL)
#define CSL_CBASS_HC2_0_QOS_SIZE                                                                   (0x8000UL)
#define CSL_CBASS_DATADEBUG0_QOS_BASE                                                              (0x45da0000UL)
#define CSL_CBASS_DATADEBUG0_QOS_SIZE                                                              (0x800UL)
#define CSL_AM_PULSAR1_MEM_CBASS0_QOS_BASE                                                         (0x45da8000UL)
#define CSL_AM_PULSAR1_MEM_CBASS0_QOS_SIZE                                                         (0x2000UL)
#define CSL_CBASS_AC_NONSAFE0_QOS_BASE                                                             (0x45dc0000UL)
#define CSL_CBASS_AC_NONSAFE0_QOS_SIZE                                                             (0x8000UL)
#define CSL_AM_PULSAR0_MEM_CBASS0_QOS_BASE                                                         (0x45dc8000UL)
#define CSL_AM_PULSAR0_MEM_CBASS0_QOS_SIZE                                                         (0x1000UL)
#define CSL_AM_PULSAR1_PERIPH_SWITCH_CBASS0_QOS_BASE                                               (0x45dca000UL)
#define CSL_AM_PULSAR1_PERIPH_SWITCH_CBASS0_QOS_SIZE                                               (0x2000UL)
#define CSL_MCU_CPSW0_NUSS_BASE                                                                    (0x46000000UL)
#define CSL_MCU_CPSW0_NUSS_SIZE                                                                    (0x200000UL)
#define CSL_MCU_FSS0_CFG_BASE                                                                      (0x47000000UL)
#define CSL_MCU_FSS0_CFG_SIZE                                                                      (0x100UL)
#define CSL_MCU_FSS0_FSAS_CFG_BASE                                                                 (0x47010000UL)
#define CSL_MCU_FSS0_FSAS_CFG_SIZE                                                                 (0x100UL)
#define CSL_MCU_FSS0_OTFA_CFG_BASE                                                                 (0x47020000UL)
#define CSL_MCU_FSS0_OTFA_CFG_SIZE                                                                 (0x1000UL)
#define CSL_MCU_FSS0_HPB_SS_CFG_BASE                                                               (0x47030000UL)
#define CSL_MCU_FSS0_HPB_SS_CFG_SIZE                                                               (0x100UL)
#define CSL_MCU_FSS0_HPB_CTRL_BASE                                                                 (0x47034000UL)
#define CSL_MCU_FSS0_HPB_CTRL_SIZE                                                                 (0x100UL)
#define CSL_MCU_FSS0_OSPI0_CTRL_BASE                                                               (0x47040000UL)
#define CSL_MCU_FSS0_OSPI0_CTRL_SIZE                                                               (0x100UL)
#define CSL_MCU_FSS0_OSPI0_SS_CFG_BASE                                                             (0x47044000UL)
#define CSL_MCU_FSS0_OSPI0_SS_CFG_SIZE                                                             (0x200UL)
#define CSL_MCU_FSS0_OSPI1_CTRL_BASE                                                               (0x47050000UL)
#define CSL_MCU_FSS0_OSPI1_CTRL_SIZE                                                               (0x100UL)
#define CSL_MCU_FSS0_OSPI1_SS_CFG_BASE                                                             (0x47054000UL)
#define CSL_MCU_FSS0_OSPI1_SS_CFG_SIZE                                                             (0x200UL)
#define CSL_MCU_FSS0_HPB_ECC_AGGR_BASE                                                             (0x47060000UL)
#define CSL_MCU_FSS0_HPB_ECC_AGGR_SIZE                                                             (0x400UL)
#define CSL_MCU_FSS0_OSPI1_ECC_AGGR_BASE                                                           (0x47064000UL)
#define CSL_MCU_FSS0_OSPI1_ECC_AGGR_SIZE                                                           (0x400UL)
#define CSL_MCU_FSS0_OSPI0_ECC_AGGR_BASE                                                           (0x47068000UL)
#define CSL_MCU_FSS0_OSPI0_ECC_AGGR_SIZE                                                           (0x400UL)
#define CSL_MCU_CBASS0_ERR_BASE                                                                    (0x47100000UL)
#define CSL_MCU_CBASS0_ERR_SIZE                                                                    (0x400UL)
#define CSL_MCU_CBASS_DEBUG0_ERR_BASE                                                              (0x47104000UL)
#define CSL_MCU_CBASS_DEBUG0_ERR_SIZE                                                              (0x400UL)
#define CSL_MCU_CBASS_FW0_ERR_BASE                                                                 (0x47108000UL)
#define CSL_MCU_CBASS_FW0_ERR_SIZE                                                                 (0x400UL)
#define CSL_MCUM_MCU_ECC_AGGR0_REGS_BASE                                                           (0x47200000UL)
#define CSL_MCUM_MCU_ECC_AGGR0_REGS_SIZE                                                           (0x400UL)
#define CSL_IAM_CNM_WAVE521CL_MAIN_0_PRI_M_VBUSM_R_BW_LIMITER0_REGS_BASE                           (0x48000000UL)
#define CSL_IAM_CNM_WAVE521CL_MAIN_0_PRI_M_VBUSM_R_BW_LIMITER0_REGS_SIZE                           (0x1000UL)
#define CSL_IAM_CNM_WAVE521CL_MAIN_0_PRI_M_VBUSM_W_BW_LIMITER0_REGS_BASE                           (0x48001000UL)
#define CSL_IAM_CNM_WAVE521CL_MAIN_0_PRI_M_VBUSM_W_BW_LIMITER0_REGS_SIZE                           (0x1000UL)
#define CSL_IGPU_MAIN_0_M0_VBUSM_R_ASYNC_BW_LIMITER0_REGS_BASE                                     (0x48006000UL)
#define CSL_IGPU_MAIN_0_M0_VBUSM_R_ASYNC_BW_LIMITER0_REGS_SIZE                                     (0x1000UL)
#define CSL_IGPU_MAIN_0_M0_VBUSM_W_ASYNC_BW_LIMITER0_REGS_BASE                                     (0x48007000UL)
#define CSL_IGPU_MAIN_0_M0_VBUSM_W_ASYNC_BW_LIMITER0_REGS_SIZE                                     (0x1000UL)
#define CSL_IAM_CNM_WAVE521CL_MAIN_1_PRI_M_VBUSM_R_BW_LIMITER0_REGS_BASE                           (0x4800e000UL)
#define CSL_IAM_CNM_WAVE521CL_MAIN_1_PRI_M_VBUSM_R_BW_LIMITER0_REGS_SIZE                           (0x1000UL)
#define CSL_IAM_CNM_WAVE521CL_MAIN_1_PRI_M_VBUSM_W_BW_LIMITER0_REGS_BASE                           (0x4800f000UL)
#define CSL_IAM_CNM_WAVE521CL_MAIN_1_PRI_M_VBUSM_W_BW_LIMITER0_REGS_SIZE                           (0x1000UL)
#define CSL_MCU_FSS0_DAT_REG1_BASE                                                                 (0x50000000UL)
#define CSL_MCU_FSS0_DAT_REG1_SIZE                                                                 (0x8000000UL)
#define CSL_MCU_FSS0_OSPI1_R1_BASE                                                                 (0x58000000UL)
#define CSL_MCU_FSS0_OSPI1_R1_SIZE                                                                 (0x8000000UL)
#define CSL_COMPUTE_CLUSTER0_CPU0_BASE                                                             (0x60000000UL)
#define CSL_COMPUTE_CLUSTER0_CPU0_SIZE                                                             (0x1000000UL)
#define CSL_NAVSS0_SRAM0_BASE                                                                      (0x60000000UL)
#define CSL_NAVSS0_SRAM0_SIZE                                                                      (0x20000000UL)
#define CSL_NAVSS0_SRAM1_BASE                                                                      (0x60000000UL)
#define CSL_NAVSS0_SRAM1_SIZE                                                                      (0x20000000UL)
#define CSL_COMPUTE_CLUSTER0_CPU1_BASE                                                             (0x61000000UL)
#define CSL_COMPUTE_CLUSTER0_CPU1_SIZE                                                             (0x1000000UL)
#define CSL_COMPUTE_CLUSTER0_CPU2_BASE                                                             (0x62000000UL)
#define CSL_COMPUTE_CLUSTER0_CPU2_SIZE                                                             (0x1000000UL)
#define CSL_COMPUTE_CLUSTER0_CPU3_BASE                                                             (0x63000000UL)
#define CSL_COMPUTE_CLUSTER0_CPU3_SIZE                                                             (0x1000000UL)
#define CSL_COMPUTE_CLUSTER0_CPU4_BASE                                                             (0x64000000UL)
#define CSL_COMPUTE_CLUSTER0_CPU4_SIZE                                                             (0x1000000UL)
#define CSL_COMPUTE_CLUSTER0_CPU5_BASE                                                             (0x65000000UL)
#define CSL_COMPUTE_CLUSTER0_CPU5_SIZE                                                             (0x1000000UL)
#define CSL_COMPUTE_CLUSTER0_CPU6_BASE                                                             (0x66000000UL)
#define CSL_COMPUTE_CLUSTER0_CPU6_SIZE                                                             (0x1000000UL)
#define CSL_COMPUTE_CLUSTER0_CPU7_BASE                                                             (0x67000000UL)
#define CSL_COMPUTE_CLUSTER0_CPU7_SIZE                                                             (0x1000000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_SRAM_BASE                                                         (0x68000000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_SRAM_SIZE                                                         (0x800000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_MSMC1_CFGS0_BASE                                                  (0x68800000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_MSMC1_CFGS0_SIZE                                                  (0x1000000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_BASE                                                      (0x68a00000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_SIZE                                                      (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_BASE                                             (0x68a00000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_SIZE                                             (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_SET_BASE                                                  (0x68a04000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_SET_SIZE                                                  (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_SET_BASE                                         (0x68a04000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_SET_SIZE                                         (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_QUEUE_BASE                                                (0x68a08000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_QUEUE_SIZE                                                (0x2000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_QUEUE_BASE                                       (0x68a08000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_QUEUE_SIZE                                       (0x2000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_MMU_BASE                                                  (0x68a0a000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_MMU_SIZE                                                  (0x2000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_MMU_BASE                                         (0x68a0a000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_MMU_SIZE                                         (0x2000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_UTLB_BASE                                                 (0x68a0c000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_UTLB_SIZE                                                 (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_UTLB_BASE                                        (0x68a0c000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_UTLB_SIZE                                        (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_MEM_ATT0_BASE                                             (0x68a10000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_MEM_ATT0_SIZE                                             (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_MEM_ATT0_BASE                                    (0x68a10000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_MEM_ATT0_SIZE                                    (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_MEM_ATT1_BASE                                             (0x68a20000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_MEM_ATT1_SIZE                                             (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_MEM_ATT1_BASE                                    (0x68a20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_MEM_ATT1_SIZE                                    (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_MEM_ATT2_BASE                                             (0x68a30000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_MEM_ATT2_SIZE                                             (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_MEM_ATT2_BASE                                    (0x68a30000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_MEM_ATT2_SIZE                                    (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_CHNRT_BASE                                                (0x68a40000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_CHNRT_SIZE                                                (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_CHNRT_BASE                                       (0x68a40000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_CHNRT_SIZE                                       (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_CHRT_BASE                                                 (0x68a60000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_CHRT_SIZE                                                 (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_CHRT_BASE                                        (0x68a60000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_CHRT_SIZE                                        (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_CHATOMIC_DEBUG_BASE                                       (0x68a80000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_CHATOMIC_DEBUG_SIZE                                       (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_CHATOMIC_DEBUG_BASE                              (0x68a80000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_CHATOMIC_DEBUG_SIZE                              (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_CHCORE_BASE                                               (0x68aa0000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_CHCORE_SIZE                                               (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_CHCORE_BASE                                      (0x68aa0000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_CHCORE_SIZE                                      (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_CAUSE_BASE                                                (0x68ae0000UL)
#define CSL_COMPUTE_CLUSTER0_AW4_DRU_DRU_CAUSE_SIZE                                                (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_CAUSE_BASE                                       (0x68ae0000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU4_MMR_CFG_DRU_CAUSE_SIZE                                       (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_SRAM_BASE                                                         (0x69000000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_SRAM_SIZE                                                         (0x800000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_MSMC1_CFGS0_BASE                                                  (0x69800000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_MSMC1_CFGS0_SIZE                                                  (0x1000000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_BASE                                                      (0x69a00000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_SIZE                                                      (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_BASE                                             (0x69a00000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_SIZE                                             (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_SET_BASE                                                  (0x69a04000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_SET_SIZE                                                  (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_SET_BASE                                         (0x69a04000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_SET_SIZE                                         (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_QUEUE_BASE                                                (0x69a08000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_QUEUE_SIZE                                                (0x2000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_QUEUE_BASE                                       (0x69a08000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_QUEUE_SIZE                                       (0x2000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_MMU_BASE                                                  (0x69a0a000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_MMU_SIZE                                                  (0x2000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_MMU_BASE                                         (0x69a0a000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_MMU_SIZE                                         (0x2000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_UTLB_BASE                                                 (0x69a0c000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_UTLB_SIZE                                                 (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_UTLB_BASE                                        (0x69a0c000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_UTLB_SIZE                                        (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_MEM_ATT0_BASE                                             (0x69a10000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_MEM_ATT0_SIZE                                             (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_MEM_ATT0_BASE                                    (0x69a10000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_MEM_ATT0_SIZE                                    (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_MEM_ATT1_BASE                                             (0x69a20000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_MEM_ATT1_SIZE                                             (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_MEM_ATT1_BASE                                    (0x69a20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_MEM_ATT1_SIZE                                    (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_MEM_ATT2_BASE                                             (0x69a30000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_MEM_ATT2_SIZE                                             (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_MEM_ATT2_BASE                                    (0x69a30000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_MEM_ATT2_SIZE                                    (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_CHNRT_BASE                                                (0x69a40000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_CHNRT_SIZE                                                (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_CHNRT_BASE                                       (0x69a40000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_CHNRT_SIZE                                       (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_CHRT_BASE                                                 (0x69a60000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_CHRT_SIZE                                                 (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_CHRT_BASE                                        (0x69a60000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_CHRT_SIZE                                        (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_CHATOMIC_DEBUG_BASE                                       (0x69a80000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_CHATOMIC_DEBUG_SIZE                                       (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_CHATOMIC_DEBUG_BASE                              (0x69a80000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_CHATOMIC_DEBUG_SIZE                              (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_CHCORE_BASE                                               (0x69aa0000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_CHCORE_SIZE                                               (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_CHCORE_BASE                                      (0x69aa0000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_CHCORE_SIZE                                      (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_CAUSE_BASE                                                (0x69ae0000UL)
#define CSL_COMPUTE_CLUSTER0_AW5_DRU_DRU_CAUSE_SIZE                                                (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_CAUSE_BASE                                       (0x69ae0000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU5_MMR_CFG_DRU_CAUSE_SIZE                                       (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_SRAM_BASE                                                         (0x6a000000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_SRAM_SIZE                                                         (0x800000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_MSMC1_CFGS0_BASE                                                  (0x6a800000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_MSMC1_CFGS0_SIZE                                                  (0x1000000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_BASE                                                      (0x6aa00000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_SIZE                                                      (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_BASE                                             (0x6aa00000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_SIZE                                             (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_SET_BASE                                                  (0x6aa04000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_SET_SIZE                                                  (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_SET_BASE                                         (0x6aa04000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_SET_SIZE                                         (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_QUEUE_BASE                                                (0x6aa08000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_QUEUE_SIZE                                                (0x2000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_QUEUE_BASE                                       (0x6aa08000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_QUEUE_SIZE                                       (0x2000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_MMU_BASE                                                  (0x6aa0a000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_MMU_SIZE                                                  (0x2000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_MMU_BASE                                         (0x6aa0a000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_MMU_SIZE                                         (0x2000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_UTLB_BASE                                                 (0x6aa0c000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_UTLB_SIZE                                                 (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_UTLB_BASE                                        (0x6aa0c000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_UTLB_SIZE                                        (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_MEM_ATT0_BASE                                             (0x6aa10000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_MEM_ATT0_SIZE                                             (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_MEM_ATT0_BASE                                    (0x6aa10000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_MEM_ATT0_SIZE                                    (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_MEM_ATT1_BASE                                             (0x6aa20000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_MEM_ATT1_SIZE                                             (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_MEM_ATT1_BASE                                    (0x6aa20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_MEM_ATT1_SIZE                                    (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_MEM_ATT2_BASE                                             (0x6aa30000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_MEM_ATT2_SIZE                                             (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_MEM_ATT2_BASE                                    (0x6aa30000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_MEM_ATT2_SIZE                                    (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_CHNRT_BASE                                                (0x6aa40000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_CHNRT_SIZE                                                (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_CHNRT_BASE                                       (0x6aa40000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_CHNRT_SIZE                                       (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_CHRT_BASE                                                 (0x6aa60000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_CHRT_SIZE                                                 (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_CHRT_BASE                                        (0x6aa60000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_CHRT_SIZE                                        (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_CHATOMIC_DEBUG_BASE                                       (0x6aa80000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_CHATOMIC_DEBUG_SIZE                                       (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_CHATOMIC_DEBUG_BASE                              (0x6aa80000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_CHATOMIC_DEBUG_SIZE                              (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_CHCORE_BASE                                               (0x6aaa0000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_CHCORE_SIZE                                               (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_CHCORE_BASE                                      (0x6aaa0000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_CHCORE_SIZE                                      (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_CAUSE_BASE                                                (0x6aae0000UL)
#define CSL_COMPUTE_CLUSTER0_AW6_DRU_DRU_CAUSE_SIZE                                                (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_CAUSE_BASE                                       (0x6aae0000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU6_MMR_CFG_DRU_CAUSE_SIZE                                       (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_SRAM_BASE                                                         (0x6b000000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_SRAM_SIZE                                                         (0x800000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_MSMC1_CFGS0_BASE                                                  (0x6b800000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_MSMC1_CFGS0_SIZE                                                  (0x1000000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_BASE                                                      (0x6ba00000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_SIZE                                                      (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_BASE                                             (0x6ba00000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_SIZE                                             (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_SET_BASE                                                  (0x6ba04000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_SET_SIZE                                                  (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_SET_BASE                                         (0x6ba04000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_SET_SIZE                                         (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_QUEUE_BASE                                                (0x6ba08000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_QUEUE_SIZE                                                (0x2000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_QUEUE_BASE                                       (0x6ba08000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_QUEUE_SIZE                                       (0x2000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_MMU_BASE                                                  (0x6ba0a000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_MMU_SIZE                                                  (0x2000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_MMU_BASE                                         (0x6ba0a000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_MMU_SIZE                                         (0x2000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_UTLB_BASE                                                 (0x6ba0c000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_UTLB_SIZE                                                 (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_UTLB_BASE                                        (0x6ba0c000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_UTLB_SIZE                                        (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_MEM_ATT0_BASE                                             (0x6ba10000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_MEM_ATT0_SIZE                                             (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_MEM_ATT0_BASE                                    (0x6ba10000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_MEM_ATT0_SIZE                                    (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_MEM_ATT1_BASE                                             (0x6ba20000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_MEM_ATT1_SIZE                                             (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_MEM_ATT1_BASE                                    (0x6ba20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_MEM_ATT1_SIZE                                    (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_MEM_ATT2_BASE                                             (0x6ba30000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_MEM_ATT2_SIZE                                             (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_MEM_ATT2_BASE                                    (0x6ba30000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_MEM_ATT2_SIZE                                    (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_CHNRT_BASE                                                (0x6ba40000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_CHNRT_SIZE                                                (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_CHNRT_BASE                                       (0x6ba40000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_CHNRT_SIZE                                       (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_CHRT_BASE                                                 (0x6ba60000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_CHRT_SIZE                                                 (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_CHRT_BASE                                        (0x6ba60000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_CHRT_SIZE                                        (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_CHATOMIC_DEBUG_BASE                                       (0x6ba80000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_CHATOMIC_DEBUG_SIZE                                       (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_CHATOMIC_DEBUG_BASE                              (0x6ba80000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_CHATOMIC_DEBUG_SIZE                              (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_CHCORE_BASE                                               (0x6baa0000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_CHCORE_SIZE                                               (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_CHCORE_BASE                                      (0x6baa0000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_CHCORE_SIZE                                      (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_CAUSE_BASE                                                (0x6bae0000UL)
#define CSL_COMPUTE_CLUSTER0_AW7_DRU_DRU_CAUSE_SIZE                                                (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_CAUSE_BASE                                       (0x6bae0000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU7_MMR_CFG_DRU_CAUSE_SIZE                                       (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_BASE                                             (0x6d000000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_SIZE                                             (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_SET_BASE                                         (0x6d004000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_SET_SIZE                                         (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_QUEUE_BASE                                       (0x6d008000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_QUEUE_SIZE                                       (0x2000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_MMU_BASE                                         (0x6d00a000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_MMU_SIZE                                         (0x2000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_UTLB_BASE                                        (0x6d00c000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_UTLB_SIZE                                        (0x4000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_MEM_ATT0_BASE                                    (0x6d010000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_MEM_ATT0_SIZE                                    (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_MEM_ATT1_BASE                                    (0x6d020000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_MEM_ATT1_SIZE                                    (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_MEM_ATT2_BASE                                    (0x6d030000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_MEM_ATT2_SIZE                                    (0x10000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_CHNRT_BASE                                       (0x6d040000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_CHNRT_SIZE                                       (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_CHRT_BASE                                        (0x6d060000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_CHRT_SIZE                                        (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_CHATOMIC_DEBUG_BASE                              (0x6d080000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_CHATOMIC_DEBUG_SIZE                              (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_CHCORE_BASE                                      (0x6d0a0000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_CHCORE_SIZE                                      (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_CAUSE_BASE                                       (0x6d0e0000UL)
#define CSL_COMPUTE_CLUSTER0_MMR_DRU0_MMR_CFG_DRU_CAUSE_SIZE                                       (0x20000UL)
#define CSL_COMPUTE_CLUSTER0_MSMC_CFGS0_BASE                                                       (0x6e000000UL)
#define CSL_COMPUTE_CLUSTER0_MSMC_CFGS0_SIZE                                                       (0x1000000UL)
#define CSL_COMPUTE_CLUSTER0_UNALLOCATED0_BASE                                                     (0x6f000000UL)
#define CSL_COMPUTE_CLUSTER0_UNALLOCATED0_SIZE                                                     (0x1000000UL)
#define CSL_COMPUTE_CLUSTER0_MSMC_SRAM_BASE                                                        (0x70000000UL)
#define CSL_COMPUTE_CLUSTER0_MSMC_SRAM_SIZE                                                        (0x4000000UL)
#define CSL_COMPUTE_CLUSTER0_MSMC_ATOMIC_COUNTERS_BASE                                             (0x74000000UL)
#define CSL_COMPUTE_CLUSTER0_MSMC_ATOMIC_COUNTERS_SIZE                                             (0x4000000UL)
#define CSL_COMPUTE_CLUSTER0_CLEC_BASE                                                             (0x78000000UL)
#define CSL_COMPUTE_CLUSTER0_CLEC_SIZE                                                             (0x8000000UL)
#define CSL_NAVSS0_DDR0_MEM_BASE                                                                   (0x80000000UL)
#define CSL_NAVSS0_DDR0_MEM_SIZE                                                                   (0x80000000UL)
#define CSL_NAVSS0_DDR1_MEM_BASE                                                                   (0x80000000UL)
#define CSL_NAVSS0_DDR1_MEM_SIZE                                                                   (0x80000000UL)
#define CSL_MCU_FSS0_DAT_REG0_BASE                                                                 (0x400000000ULL)
#define CSL_MCU_FSS0_DAT_REG0_SIZE                                                                 (0x100000000ULL)
#define CSL_MCU_FSS0_DAT_REG3_BASE                                                                 (0x500000000ULL)
#define CSL_MCU_FSS0_DAT_REG3_SIZE                                                                 (0x100000000ULL)
#define CSL_MCU_FSS0_OSPI1_R0_BASE                                                                 (0x600000000ULL)
#define CSL_MCU_FSS0_OSPI1_R0_SIZE                                                                 (0x100000000ULL)
#define CSL_MCU_FSS0_OSPI1_R3_BASE                                                                 (0x700000000ULL)
#define CSL_MCU_FSS0_OSPI1_R3_SIZE                                                                 (0x100000000ULL)
#define CSL_NAVSS0_DDR0_MEM1_BASE                                                                  (0x800000000ULL)
#define CSL_NAVSS0_DDR0_MEM1_SIZE                                                                  (0x800000000ULL)
#define CSL_NAVSS0_DDR1_MEM1_BASE                                                                  (0x800000000ULL)
#define CSL_NAVSS0_DDR1_MEM1_SIZE                                                                  (0x800000000ULL)
#define CSL_PCIE0_DAT1_BASE                                                                        (0x4000000000ULL)
#define CSL_PCIE0_DAT1_SIZE                                                                        (0x100000000ULL)
#define CSL_PCIE1_DAT1_BASE                                                                        (0x4100000000ULL)
#define CSL_PCIE1_DAT1_SIZE                                                                        (0x100000000ULL)
#define CSL_PCIE2_DAT1_BASE                                                                        (0x4200000000ULL)
#define CSL_PCIE2_DAT1_SIZE                                                                        (0x100000000ULL)
#define CSL_PCIE3_DAT1_BASE                                                                        (0x4300000000ULL)
#define CSL_PCIE3_DAT1_SIZE                                                                        (0x100000000ULL)
#define CSL_PCIE2_DAT0_BASE                                                                        (0x4400000000ULL)
#define CSL_PCIE2_DAT0_SIZE                                                                        (0x8000000ULL)
#define CSL_PCIE3_DAT0_BASE                                                                        (0x4410000000ULL)
#define CSL_PCIE3_DAT0_SIZE                                                                        (0x8000000ULL)
#define CSL_NAVSS0_ALIAS64K_MCRC0_S_CFG_MCRC64_BASE                                                (0x4a1f700000ULL)
#define CSL_NAVSS0_ALIAS64K_MCRC0_S_CFG_MCRC64_SIZE                                                (0x10000ULL)
#define CSL_NAVSS0_ALIAS64K_PSILCFG0_CFG_PROXY_BASE                                                (0x4a1f780000ULL)
#define CSL_NAVSS0_ALIAS64K_PSILCFG0_CFG_PROXY_SIZE                                                (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS0_BASE                                                (0x4a1f800000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS0_SIZE                                                (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS1_BASE                                                (0x4a1f810000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS1_SIZE                                                (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS2_BASE                                                (0x4a1f820000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS2_SIZE                                                (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS3_BASE                                                (0x4a1f830000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS3_SIZE                                                (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS4_BASE                                                (0x4a1f840000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS4_SIZE                                                (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS5_BASE                                                (0x4a1f850000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS5_SIZE                                                (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS6_BASE                                                (0x4a1f860000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS6_SIZE                                                (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS7_BASE                                                (0x4a1f870000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS7_SIZE                                                (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS8_BASE                                                (0x4a1f880000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS8_SIZE                                                (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS9_BASE                                                (0x4a1f890000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS9_SIZE                                                (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS10_BASE                                               (0x4a1f8a0000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS10_SIZE                                               (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS11_BASE                                               (0x4a1f8b0000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS11_SIZE                                               (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS0_BASE                                                (0x4a1f900000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS0_SIZE                                                (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS1_BASE                                                (0x4a1f910000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS1_SIZE                                                (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS2_BASE                                                (0x4a1f920000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS2_SIZE                                                (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS3_BASE                                                (0x4a1f930000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS3_SIZE                                                (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS4_BASE                                                (0x4a1f940000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS4_SIZE                                                (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS5_BASE                                                (0x4a1f950000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS5_SIZE                                                (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS6_BASE                                                (0x4a1f960000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS6_SIZE                                                (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS7_BASE                                                (0x4a1f970000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS7_SIZE                                                (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS8_BASE                                                (0x4a1f980000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS8_SIZE                                                (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS9_BASE                                                (0x4a1f990000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS9_SIZE                                                (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS10_BASE                                               (0x4a1f9a0000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS10_SIZE                                               (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS11_BASE                                               (0x4a1f9b0000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX1_CFG_REGS11_SIZE                                               (0x2000ULL)
#define CSL_NAVSS0_ALIAS64K_RINGACC0_CFG_MON_BASE                                                  (0x4a20000000ULL)
#define CSL_NAVSS0_ALIAS64K_RINGACC0_CFG_MON_SIZE                                                  (0x200000ULL)
#define CSL_NAVSS0_ALIAS64K_TIMERMGR0_CFG_TIMERS_BASE                                              (0x4a22000000ULL)
#define CSL_NAVSS0_ALIAS64K_TIMERMGR0_CFG_TIMERS_SIZE                                              (0x400000ULL)
#define CSL_NAVSS0_ALIAS64K_TIMERMGR1_CFG_TIMERS_BASE                                              (0x4a22400000ULL)
#define CSL_NAVSS0_ALIAS64K_TIMERMGR1_CFG_TIMERS_SIZE                                              (0x400000ULL)
#define CSL_NAVSS0_ALIAS64K_SEC_PROXY0_CFG_RT_BASE                                                 (0x4a24000000ULL)
#define CSL_NAVSS0_ALIAS64K_SEC_PROXY0_CFG_RT_SIZE                                                 (0x2000000ULL)
#define CSL_NAVSS0_ALIAS64K_SEC_PROXY0_CFG_SCFG_BASE                                               (0x4a28000000ULL)
#define CSL_NAVSS0_ALIAS64K_SEC_PROXY0_CFG_SCFG_SIZE                                               (0x2000000ULL)
#define CSL_NAVSS0_ALIAS64K_SEC_PROXY0_SRC_TARGET_DATA_BASE                                        (0x4a2c000000ULL)
#define CSL_NAVSS0_ALIAS64K_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                        (0x2000000ULL)
#define CSL_NAVSS0_ALIAS64K_PROXY0_SRC_TARGET0_DATA_BASE                                           (0x4a30000000ULL)
#define CSL_NAVSS0_ALIAS64K_PROXY0_SRC_TARGET0_DATA_SIZE                                           (0x400000ULL)
#define CSL_NAVSS0_ALIAS64K_PROXY0_CFG_BUF_CFG_BASE                                                (0x4a34000000ULL)
#define CSL_NAVSS0_ALIAS64K_PROXY0_CFG_BUF_CFG_SIZE                                                (0x400000ULL)
#define CSL_NAVSS0_ALIAS64K_UDMASS_INTA0_CFG_GCNTRTI_BASE                                          (0x4a38000000ULL)
#define CSL_NAVSS0_ALIAS64K_UDMASS_INTA0_CFG_GCNTRTI_SIZE                                          (0x2000000ULL)
#define CSL_NAVSS0_ALIAS64K_MODSS_INTA0_CFG_INTR_BASE                                              (0x4a3c000000ULL)
#define CSL_NAVSS0_ALIAS64K_MODSS_INTA0_CFG_INTR_SIZE                                              (0x400000ULL)
#define CSL_NAVSS0_ALIAS64K_MODSS_INTA1_CFG_INTR_BASE                                              (0x4a3c400000ULL)
#define CSL_NAVSS0_ALIAS64K_MODSS_INTA1_CFG_INTR_SIZE                                              (0x400000ULL)
#define CSL_NAVSS0_ALIAS64K_UDMASS_INTA0_CFG_INTR_BASE                                             (0x4a3d000000ULL)
#define CSL_NAVSS0_ALIAS64K_UDMASS_INTA0_CFG_INTR_SIZE                                             (0x1000000ULL)
#define CSL_NAVSS0_ALIAS64K_UDMAP0_CFG_RCHANRT_BASE                                                (0x4a40000000ULL)
#define CSL_NAVSS0_ALIAS64K_UDMAP0_CFG_RCHANRT_SIZE                                                (0x800000ULL)
#define CSL_NAVSS0_ALIAS64K_UDMAP0_CFG_TCHANRT_BASE                                                (0x4a50000000ULL)
#define CSL_NAVSS0_ALIAS64K_UDMAP0_CFG_TCHANRT_SIZE                                                (0x2000000ULL)
#define CSL_NAVSS0_ALIAS64K_BCDMA0_CFG_TCHAN_BASE                                                  (0x4a58400000ULL)
#define CSL_NAVSS0_ALIAS64K_BCDMA0_CFG_TCHAN_SIZE                                                  (0x10000ULL)
#define CSL_NAVSS0_ALIAS64K_BCDMA0_CFG_RCHAN_BASE                                                  (0x4a58800000ULL)
#define CSL_NAVSS0_ALIAS64K_BCDMA0_CFG_RCHAN_SIZE                                                  (0x20000ULL)
#define CSL_NAVSS0_ALIAS64K_BCDMA0_CFG_RING_BASE                                                   (0x4a59000000ULL)
#define CSL_NAVSS0_ALIAS64K_BCDMA0_CFG_RING_SIZE                                                   (0x40000ULL)
#define CSL_NAVSS0_ALIAS64K_BCDMA0_CFG_TCHANRT_BASE                                                (0x4a5c000000ULL)
#define CSL_NAVSS0_ALIAS64K_BCDMA0_CFG_TCHANRT_SIZE                                                (0x100000ULL)
#define CSL_NAVSS0_ALIAS64K_BCDMA0_CFG_RCHANRT_BASE                                                (0x4a5d000000ULL)
#define CSL_NAVSS0_ALIAS64K_BCDMA0_CFG_RCHANRT_SIZE                                                (0x200000ULL)
#define CSL_NAVSS0_ALIAS64K_BCDMA0_CFG_RINGRT_BASE                                                 (0x4a5e000000ULL)
#define CSL_NAVSS0_ALIAS64K_BCDMA0_CFG_RINGRT_SIZE                                                 (0x800000ULL)
#define CSL_NAVSS0_ALIAS64K_IO_PVU0_CFG_TLBIF_TLB_BASE                                             (0x4a60000000ULL)
#define CSL_NAVSS0_ALIAS64K_IO_PVU0_CFG_TLBIF_TLB_SIZE                                             (0x400000ULL)
#define CSL_NAVSS0_ALIAS64K_IO_PVU1_CFG_TLBIF_TLB_BASE                                             (0x4a60400000ULL)
#define CSL_NAVSS0_ALIAS64K_IO_PVU1_CFG_TLBIF_TLB_SIZE                                             (0x400000ULL)
#define CSL_NAVSS0_ALIAS64K_RINGACC0_SRC_FIFOS_BASE                                                (0x4a80000000ULL)
#define CSL_NAVSS0_ALIAS64K_RINGACC0_SRC_FIFOS_SIZE                                                (0x4000000ULL)
#define CSL_NAVSS0_ALIAS64K_RINGACC0_CFG_RT_BASE                                                   (0x4ac0000000ULL)
#define CSL_NAVSS0_ALIAS64K_RINGACC0_CFG_RT_SIZE                                                   (0x4000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA0_CFG_BASE                                               (0x4b00800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA0_CFG_SIZE                                               (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA1_CFG_BASE                                               (0x4b00801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA1_CFG_SIZE                                               (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMASS_INTA0_CFG_BASE                                              (0x4b00802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMASS_INTA0_CFG_SIZE                                              (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMASS_INTA0_CFG_UNMAP_BASE                                        (0x4b00880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMASS_INTA0_CFG_UNMAP_SIZE                                        (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA0_CFG_IMAP_BASE                                          (0x4b00900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA0_CFG_IMAP_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA1_CFG_IMAP_BASE                                          (0x4b00908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA1_CFG_IMAP_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMASS_INTA0_CFG_IMAP_BASE                                         (0x4b00940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMASS_INTA0_CFG_IMAP_SIZE                                         (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_NAV_DDR0_VIRTID_CFG_MMRS_BASE                                      (0x4b00a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_NAV_DDR0_VIRTID_CFG_MMRS_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_NAV_DDR1_VIRTID_CFG_MMRS_BASE                                      (0x4b00a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_NAV_DDR1_VIRTID_CFG_MMRS_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMAP0_CFG_TCHAN_BASE                                              (0x4b00b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMAP0_CFG_TCHAN_SIZE                                              (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMAP0_CFG_RCHAN_BASE                                              (0x4b00c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMAP0_CFG_RCHAN_SIZE                                              (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMAP0_CFG_RFLOW_BASE                                              (0x4b00d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMAP0_CFG_RFLOW_SIZE                                              (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_SPINLOCK0_CFG_BASE                                                 (0x4b00e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_SPINLOCK0_CFG_SIZE                                                 (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR0_CFG_CONFIG_BASE                                          (0x4b00e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR0_CFG_CONFIG_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR1_CFG_CONFIG_BASE                                          (0x4b00e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR1_CFG_CONFIG_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR0_CFG_OES_BASE                                             (0x4b00f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR0_CFG_OES_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR1_CFG_OES_BASE                                             (0x4b00f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR1_CFG_OES_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_IO_PVU0_CFG_MMRS_BASE                                              (0x4b00f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_IO_PVU0_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_IO_PVU1_CFG_MMRS_BASE                                              (0x4b00f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_IO_PVU1_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PVU0_SRC_TOG_CFG_BASE                                              (0x4b00f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PVU0_SRC_TOG_CFG_SIZE                                              (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PVU0_CFG_TOG_CFG_BASE                                              (0x4b00f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PVU0_CFG_TOG_CFG_SIZE                                              (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_ECCAGGR0_BASE                                                      (0x4b01000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_ECCAGGR0_SIZE                                                      (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMASS_ECCAGGR_CFG_BASE                                            (0x4b01001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMASS_ECCAGGR_CFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_VIRTSS_ECCAGGR_CFG_BASE                                            (0x4b01002000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_VIRTSS_ECCAGGR_CFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMASS_INTA0_CFG_GCNTCFG_BASE                                      (0x4b01040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMASS_INTA0_CFG_GCNTCFG_SIZE                                      (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_RINGACC0_CFG_BASE                                                  (0x4b01080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_RINGACC0_CFG_SIZE                                                  (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_REGS0_CFG_MMRS_BASE                                                (0x4b010c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_REGS0_CFG_MMRS_SIZE                                                (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                      (0x4b010d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                      (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_INTR0_CFG_INTR_ROUTER_CFG_BASE                                     (0x4b010e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMASS_INTA0_CFG_L2G_BASE                                          (0x4b01100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMASS_INTA0_CFG_L2G_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMASS_INTA0_CFG_MCAST_BASE                                        (0x4b01110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMASS_INTA0_CFG_MCAST_SIZE                                        (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PROXY0_CFG_BUF_CFG_GCFG_BASE                                       (0x4b01120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                       (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PROXY0_CFG_BUFRAM_SLV_RAM_BASE                                     (0x4b01130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PROXY0_CFG_BUFRAM_SLV_RAM_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_SEC_PROXY0_CFG_MMRS_BASE                                           (0x4b01140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_SEC_PROXY0_CFG_MMRS_SIZE                                           (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMAP0_CFG_GCFG_BASE                                               (0x4b01150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMAP0_CFG_GCFG_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_RINGACC0_CFG_GCFG_BASE                                             (0x4b01160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_RINGACC0_CFG_GCFG_SIZE                                             (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PSILSS0_CFG_MMRS_BASE                                              (0x4b01170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PSILSS0_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_BCDMA0_CFG_GCFG_BASE                                               (0x4b011a0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_BCDMA0_CFG_GCFG_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MCRC0_S_CFG_MCRC64_BASE                                            (0x4b01f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MCRC0_S_CFG_MCRC64_SIZE                                            (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PSILCFG0_CFG_PROXY_BASE                                            (0x4b01f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PSILCFG0_CFG_PROXY_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS0_BASE                                            (0x4b01f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS0_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS1_BASE                                            (0x4b01f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS1_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS2_BASE                                            (0x4b01f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS2_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS3_BASE                                            (0x4b01f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS3_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS4_BASE                                            (0x4b01f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS4_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS5_BASE                                            (0x4b01f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS5_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS6_BASE                                            (0x4b01f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS6_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS7_BASE                                            (0x4b01f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS7_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS8_BASE                                            (0x4b01f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS8_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS9_BASE                                            (0x4b01f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS9_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS10_BASE                                           (0x4b01f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS10_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS11_BASE                                           (0x4b01f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS11_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS0_BASE                                            (0x4b01f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS0_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS1_BASE                                            (0x4b01f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS1_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS2_BASE                                            (0x4b01f92000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS2_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS3_BASE                                            (0x4b01f93000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS3_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS4_BASE                                            (0x4b01f94000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS4_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS5_BASE                                            (0x4b01f95000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS5_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS6_BASE                                            (0x4b01f96000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS6_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS7_BASE                                            (0x4b01f97000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS7_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS8_BASE                                            (0x4b01f98000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS8_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS9_BASE                                            (0x4b01f99000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS9_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS10_BASE                                           (0x4b01f9a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS10_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS11_BASE                                           (0x4b01f9b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX1_CFG_REGS11_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_RINGACC0_CFG_MON_BASE                                              (0x4b02000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_RINGACC0_CFG_MON_SIZE                                              (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR0_CFG_TIMERS_BASE                                          (0x4b02200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR0_CFG_TIMERS_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR1_CFG_TIMERS_BASE                                          (0x4b02240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR1_CFG_TIMERS_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_SEC_PROXY0_CFG_RT_BASE                                             (0x4b02400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_SEC_PROXY0_CFG_RT_SIZE                                             (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_SEC_PROXY0_CFG_SCFG_BASE                                           (0x4b02800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_SEC_PROXY0_CFG_SCFG_SIZE                                           (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_SEC_PROXY0_SRC_TARGET_DATA_BASE                                    (0x4b02c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                    (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PROXY0_SRC_TARGET0_DATA_BASE                                       (0x4b03000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PROXY0_SRC_TARGET0_DATA_SIZE                                       (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PROXY0_CFG_BUF_CFG_BASE                                            (0x4b03400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PROXY0_CFG_BUF_CFG_SIZE                                            (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMASS_INTA0_CFG_GCNTRTI_BASE                                      (0x4b03800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMASS_INTA0_CFG_GCNTRTI_SIZE                                      (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA0_CFG_INTR_BASE                                          (0x4b03c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA0_CFG_INTR_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA1_CFG_INTR_BASE                                          (0x4b03c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA1_CFG_INTR_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMASS_INTA0_CFG_INTR_BASE                                         (0x4b03d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMASS_INTA0_CFG_INTR_SIZE                                         (0x100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMAP0_CFG_RCHANRT_BASE                                            (0x4b04000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMAP0_CFG_RCHANRT_SIZE                                            (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMAP0_CFG_TCHANRT_BASE                                            (0x4b05000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_UDMAP0_CFG_TCHANRT_SIZE                                            (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_BCDMA0_CFG_TCHAN_BASE                                              (0x4b05840000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_BCDMA0_CFG_TCHAN_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_BCDMA0_CFG_RCHAN_BASE                                              (0x4b05880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_BCDMA0_CFG_RCHAN_SIZE                                              (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_BCDMA0_CFG_RING_BASE                                               (0x4b05900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_BCDMA0_CFG_RING_SIZE                                               (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_BCDMA0_CFG_TCHANRT_BASE                                            (0x4b05c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_BCDMA0_CFG_TCHANRT_SIZE                                            (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_BCDMA0_CFG_RCHANRT_BASE                                            (0x4b05d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_BCDMA0_CFG_RCHANRT_SIZE                                            (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_BCDMA0_CFG_RINGRT_BASE                                             (0x4b05e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_BCDMA0_CFG_RINGRT_SIZE                                             (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_IO_PVU0_CFG_TLBIF_TLB_BASE                                         (0x4b06000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_IO_PVU0_CFG_TLBIF_TLB_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_IO_PVU1_CFG_TLBIF_TLB_BASE                                         (0x4b06040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_IO_PVU1_CFG_TLBIF_TLB_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_RINGACC0_SRC_FIFOS_BASE                                            (0x4b08000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_RINGACC0_SRC_FIFOS_SIZE                                            (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_RINGACC0_CFG_RT_BASE                                               (0x4b0c000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_RINGACC0_CFG_RT_SIZE                                               (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA0_CFG_BASE                                               (0x4b10800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA0_CFG_SIZE                                               (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA1_CFG_BASE                                               (0x4b10801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA1_CFG_SIZE                                               (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMASS_INTA0_CFG_BASE                                              (0x4b10802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMASS_INTA0_CFG_SIZE                                              (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMASS_INTA0_CFG_UNMAP_BASE                                        (0x4b10880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMASS_INTA0_CFG_UNMAP_SIZE                                        (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA0_CFG_IMAP_BASE                                          (0x4b10900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA0_CFG_IMAP_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA1_CFG_IMAP_BASE                                          (0x4b10908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA1_CFG_IMAP_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMASS_INTA0_CFG_IMAP_BASE                                         (0x4b10940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMASS_INTA0_CFG_IMAP_SIZE                                         (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_NAV_DDR0_VIRTID_CFG_MMRS_BASE                                      (0x4b10a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_NAV_DDR0_VIRTID_CFG_MMRS_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_NAV_DDR1_VIRTID_CFG_MMRS_BASE                                      (0x4b10a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_NAV_DDR1_VIRTID_CFG_MMRS_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMAP0_CFG_TCHAN_BASE                                              (0x4b10b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMAP0_CFG_TCHAN_SIZE                                              (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMAP0_CFG_RCHAN_BASE                                              (0x4b10c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMAP0_CFG_RCHAN_SIZE                                              (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMAP0_CFG_RFLOW_BASE                                              (0x4b10d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMAP0_CFG_RFLOW_SIZE                                              (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_SPINLOCK0_CFG_BASE                                                 (0x4b10e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_SPINLOCK0_CFG_SIZE                                                 (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR0_CFG_CONFIG_BASE                                          (0x4b10e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR0_CFG_CONFIG_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR1_CFG_CONFIG_BASE                                          (0x4b10e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR1_CFG_CONFIG_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR0_CFG_OES_BASE                                             (0x4b10f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR0_CFG_OES_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR1_CFG_OES_BASE                                             (0x4b10f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR1_CFG_OES_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_IO_PVU0_CFG_MMRS_BASE                                              (0x4b10f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_IO_PVU0_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_IO_PVU1_CFG_MMRS_BASE                                              (0x4b10f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_IO_PVU1_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PVU0_SRC_TOG_CFG_BASE                                              (0x4b10f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PVU0_SRC_TOG_CFG_SIZE                                              (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PVU0_CFG_TOG_CFG_BASE                                              (0x4b10f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PVU0_CFG_TOG_CFG_SIZE                                              (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_ECCAGGR0_BASE                                                      (0x4b11000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_ECCAGGR0_SIZE                                                      (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMASS_ECCAGGR_CFG_BASE                                            (0x4b11001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMASS_ECCAGGR_CFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_VIRTSS_ECCAGGR_CFG_BASE                                            (0x4b11002000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_VIRTSS_ECCAGGR_CFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMASS_INTA0_CFG_GCNTCFG_BASE                                      (0x4b11040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMASS_INTA0_CFG_GCNTCFG_SIZE                                      (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_RINGACC0_CFG_BASE                                                  (0x4b11080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_RINGACC0_CFG_SIZE                                                  (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_REGS0_CFG_MMRS_BASE                                                (0x4b110c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_REGS0_CFG_MMRS_SIZE                                                (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                      (0x4b110d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                      (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_INTR0_CFG_INTR_ROUTER_CFG_BASE                                     (0x4b110e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMASS_INTA0_CFG_L2G_BASE                                          (0x4b11100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMASS_INTA0_CFG_L2G_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMASS_INTA0_CFG_MCAST_BASE                                        (0x4b11110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMASS_INTA0_CFG_MCAST_SIZE                                        (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PROXY0_CFG_BUF_CFG_GCFG_BASE                                       (0x4b11120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                       (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PROXY0_CFG_BUFRAM_SLV_RAM_BASE                                     (0x4b11130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PROXY0_CFG_BUFRAM_SLV_RAM_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_SEC_PROXY0_CFG_MMRS_BASE                                           (0x4b11140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_SEC_PROXY0_CFG_MMRS_SIZE                                           (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMAP0_CFG_GCFG_BASE                                               (0x4b11150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMAP0_CFG_GCFG_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_RINGACC0_CFG_GCFG_BASE                                             (0x4b11160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_RINGACC0_CFG_GCFG_SIZE                                             (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PSILSS0_CFG_MMRS_BASE                                              (0x4b11170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PSILSS0_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_BCDMA0_CFG_GCFG_BASE                                               (0x4b111a0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_BCDMA0_CFG_GCFG_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MCRC0_S_CFG_MCRC64_BASE                                            (0x4b11f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MCRC0_S_CFG_MCRC64_SIZE                                            (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PSILCFG0_CFG_PROXY_BASE                                            (0x4b11f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PSILCFG0_CFG_PROXY_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS0_BASE                                            (0x4b11f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS0_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS1_BASE                                            (0x4b11f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS1_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS2_BASE                                            (0x4b11f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS2_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS3_BASE                                            (0x4b11f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS3_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS4_BASE                                            (0x4b11f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS4_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS5_BASE                                            (0x4b11f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS5_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS6_BASE                                            (0x4b11f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS6_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS7_BASE                                            (0x4b11f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS7_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS8_BASE                                            (0x4b11f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS8_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS9_BASE                                            (0x4b11f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS9_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS10_BASE                                           (0x4b11f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS10_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS11_BASE                                           (0x4b11f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS11_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS0_BASE                                            (0x4b11f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS0_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS1_BASE                                            (0x4b11f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS1_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS2_BASE                                            (0x4b11f92000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS2_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS3_BASE                                            (0x4b11f93000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS3_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS4_BASE                                            (0x4b11f94000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS4_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS5_BASE                                            (0x4b11f95000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS5_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS6_BASE                                            (0x4b11f96000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS6_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS7_BASE                                            (0x4b11f97000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS7_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS8_BASE                                            (0x4b11f98000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS8_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS9_BASE                                            (0x4b11f99000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS9_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS10_BASE                                           (0x4b11f9a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS10_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS11_BASE                                           (0x4b11f9b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX1_CFG_REGS11_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_RINGACC0_CFG_MON_BASE                                              (0x4b12000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_RINGACC0_CFG_MON_SIZE                                              (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR0_CFG_TIMERS_BASE                                          (0x4b12200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR0_CFG_TIMERS_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR1_CFG_TIMERS_BASE                                          (0x4b12240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR1_CFG_TIMERS_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_SEC_PROXY0_CFG_RT_BASE                                             (0x4b12400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_SEC_PROXY0_CFG_RT_SIZE                                             (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_SEC_PROXY0_CFG_SCFG_BASE                                           (0x4b12800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_SEC_PROXY0_CFG_SCFG_SIZE                                           (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_SEC_PROXY0_SRC_TARGET_DATA_BASE                                    (0x4b12c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                    (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PROXY0_SRC_TARGET0_DATA_BASE                                       (0x4b13000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PROXY0_SRC_TARGET0_DATA_SIZE                                       (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PROXY0_CFG_BUF_CFG_BASE                                            (0x4b13400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PROXY0_CFG_BUF_CFG_SIZE                                            (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMASS_INTA0_CFG_GCNTRTI_BASE                                      (0x4b13800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMASS_INTA0_CFG_GCNTRTI_SIZE                                      (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA0_CFG_INTR_BASE                                          (0x4b13c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA0_CFG_INTR_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA1_CFG_INTR_BASE                                          (0x4b13c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA1_CFG_INTR_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMASS_INTA0_CFG_INTR_BASE                                         (0x4b13d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMASS_INTA0_CFG_INTR_SIZE                                         (0x100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMAP0_CFG_RCHANRT_BASE                                            (0x4b14000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMAP0_CFG_RCHANRT_SIZE                                            (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMAP0_CFG_TCHANRT_BASE                                            (0x4b15000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_UDMAP0_CFG_TCHANRT_SIZE                                            (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_BCDMA0_CFG_TCHAN_BASE                                              (0x4b15840000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_BCDMA0_CFG_TCHAN_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_BCDMA0_CFG_RCHAN_BASE                                              (0x4b15880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_BCDMA0_CFG_RCHAN_SIZE                                              (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_BCDMA0_CFG_RING_BASE                                               (0x4b15900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_BCDMA0_CFG_RING_SIZE                                               (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_BCDMA0_CFG_TCHANRT_BASE                                            (0x4b15c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_BCDMA0_CFG_TCHANRT_SIZE                                            (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_BCDMA0_CFG_RCHANRT_BASE                                            (0x4b15d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_BCDMA0_CFG_RCHANRT_SIZE                                            (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_BCDMA0_CFG_RINGRT_BASE                                             (0x4b15e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_BCDMA0_CFG_RINGRT_SIZE                                             (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_IO_PVU0_CFG_TLBIF_TLB_BASE                                         (0x4b16000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_IO_PVU0_CFG_TLBIF_TLB_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_IO_PVU1_CFG_TLBIF_TLB_BASE                                         (0x4b16040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_IO_PVU1_CFG_TLBIF_TLB_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_RINGACC0_SRC_FIFOS_BASE                                            (0x4b18000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_RINGACC0_SRC_FIFOS_SIZE                                            (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_RINGACC0_CFG_RT_BASE                                               (0x4b1c000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_RINGACC0_CFG_RT_SIZE                                               (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA0_CFG_BASE                                               (0x4b20800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA0_CFG_SIZE                                               (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA1_CFG_BASE                                               (0x4b20801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA1_CFG_SIZE                                               (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMASS_INTA0_CFG_BASE                                              (0x4b20802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMASS_INTA0_CFG_SIZE                                              (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMASS_INTA0_CFG_UNMAP_BASE                                        (0x4b20880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMASS_INTA0_CFG_UNMAP_SIZE                                        (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA0_CFG_IMAP_BASE                                          (0x4b20900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA0_CFG_IMAP_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA1_CFG_IMAP_BASE                                          (0x4b20908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA1_CFG_IMAP_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMASS_INTA0_CFG_IMAP_BASE                                         (0x4b20940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMASS_INTA0_CFG_IMAP_SIZE                                         (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_NAV_DDR0_VIRTID_CFG_MMRS_BASE                                      (0x4b20a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_NAV_DDR0_VIRTID_CFG_MMRS_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_NAV_DDR1_VIRTID_CFG_MMRS_BASE                                      (0x4b20a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_NAV_DDR1_VIRTID_CFG_MMRS_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMAP0_CFG_TCHAN_BASE                                              (0x4b20b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMAP0_CFG_TCHAN_SIZE                                              (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMAP0_CFG_RCHAN_BASE                                              (0x4b20c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMAP0_CFG_RCHAN_SIZE                                              (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMAP0_CFG_RFLOW_BASE                                              (0x4b20d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMAP0_CFG_RFLOW_SIZE                                              (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_SPINLOCK0_CFG_BASE                                                 (0x4b20e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_SPINLOCK0_CFG_SIZE                                                 (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR0_CFG_CONFIG_BASE                                          (0x4b20e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR0_CFG_CONFIG_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR1_CFG_CONFIG_BASE                                          (0x4b20e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR1_CFG_CONFIG_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR0_CFG_OES_BASE                                             (0x4b20f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR0_CFG_OES_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR1_CFG_OES_BASE                                             (0x4b20f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR1_CFG_OES_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_IO_PVU0_CFG_MMRS_BASE                                              (0x4b20f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_IO_PVU0_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_IO_PVU1_CFG_MMRS_BASE                                              (0x4b20f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_IO_PVU1_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PVU0_SRC_TOG_CFG_BASE                                              (0x4b20f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PVU0_SRC_TOG_CFG_SIZE                                              (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PVU0_CFG_TOG_CFG_BASE                                              (0x4b20f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PVU0_CFG_TOG_CFG_SIZE                                              (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_ECCAGGR0_BASE                                                      (0x4b21000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_ECCAGGR0_SIZE                                                      (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMASS_ECCAGGR_CFG_BASE                                            (0x4b21001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMASS_ECCAGGR_CFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_VIRTSS_ECCAGGR_CFG_BASE                                            (0x4b21002000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_VIRTSS_ECCAGGR_CFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMASS_INTA0_CFG_GCNTCFG_BASE                                      (0x4b21040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMASS_INTA0_CFG_GCNTCFG_SIZE                                      (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_RINGACC0_CFG_BASE                                                  (0x4b21080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_RINGACC0_CFG_SIZE                                                  (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_REGS0_CFG_MMRS_BASE                                                (0x4b210c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_REGS0_CFG_MMRS_SIZE                                                (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                      (0x4b210d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                      (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_INTR0_CFG_INTR_ROUTER_CFG_BASE                                     (0x4b210e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMASS_INTA0_CFG_L2G_BASE                                          (0x4b21100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMASS_INTA0_CFG_L2G_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMASS_INTA0_CFG_MCAST_BASE                                        (0x4b21110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMASS_INTA0_CFG_MCAST_SIZE                                        (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PROXY0_CFG_BUF_CFG_GCFG_BASE                                       (0x4b21120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                       (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PROXY0_CFG_BUFRAM_SLV_RAM_BASE                                     (0x4b21130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PROXY0_CFG_BUFRAM_SLV_RAM_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_SEC_PROXY0_CFG_MMRS_BASE                                           (0x4b21140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_SEC_PROXY0_CFG_MMRS_SIZE                                           (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMAP0_CFG_GCFG_BASE                                               (0x4b21150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMAP0_CFG_GCFG_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_RINGACC0_CFG_GCFG_BASE                                             (0x4b21160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_RINGACC0_CFG_GCFG_SIZE                                             (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PSILSS0_CFG_MMRS_BASE                                              (0x4b21170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PSILSS0_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_BCDMA0_CFG_GCFG_BASE                                               (0x4b211a0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_BCDMA0_CFG_GCFG_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MCRC0_S_CFG_MCRC64_BASE                                            (0x4b21f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MCRC0_S_CFG_MCRC64_SIZE                                            (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PSILCFG0_CFG_PROXY_BASE                                            (0x4b21f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PSILCFG0_CFG_PROXY_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS0_BASE                                            (0x4b21f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS0_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS1_BASE                                            (0x4b21f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS1_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS2_BASE                                            (0x4b21f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS2_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS3_BASE                                            (0x4b21f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS3_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS4_BASE                                            (0x4b21f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS4_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS5_BASE                                            (0x4b21f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS5_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS6_BASE                                            (0x4b21f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS6_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS7_BASE                                            (0x4b21f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS7_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS8_BASE                                            (0x4b21f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS8_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS9_BASE                                            (0x4b21f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS9_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS10_BASE                                           (0x4b21f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS10_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS11_BASE                                           (0x4b21f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS11_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS0_BASE                                            (0x4b21f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS0_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS1_BASE                                            (0x4b21f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS1_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS2_BASE                                            (0x4b21f92000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS2_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS3_BASE                                            (0x4b21f93000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS3_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS4_BASE                                            (0x4b21f94000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS4_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS5_BASE                                            (0x4b21f95000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS5_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS6_BASE                                            (0x4b21f96000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS6_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS7_BASE                                            (0x4b21f97000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS7_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS8_BASE                                            (0x4b21f98000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS8_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS9_BASE                                            (0x4b21f99000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS9_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS10_BASE                                           (0x4b21f9a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS10_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS11_BASE                                           (0x4b21f9b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX1_CFG_REGS11_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_RINGACC0_CFG_MON_BASE                                              (0x4b22000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_RINGACC0_CFG_MON_SIZE                                              (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR0_CFG_TIMERS_BASE                                          (0x4b22200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR0_CFG_TIMERS_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR1_CFG_TIMERS_BASE                                          (0x4b22240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR1_CFG_TIMERS_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_SEC_PROXY0_CFG_RT_BASE                                             (0x4b22400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_SEC_PROXY0_CFG_RT_SIZE                                             (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_SEC_PROXY0_CFG_SCFG_BASE                                           (0x4b22800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_SEC_PROXY0_CFG_SCFG_SIZE                                           (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_SEC_PROXY0_SRC_TARGET_DATA_BASE                                    (0x4b22c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                    (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PROXY0_SRC_TARGET0_DATA_BASE                                       (0x4b23000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PROXY0_SRC_TARGET0_DATA_SIZE                                       (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PROXY0_CFG_BUF_CFG_BASE                                            (0x4b23400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PROXY0_CFG_BUF_CFG_SIZE                                            (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMASS_INTA0_CFG_GCNTRTI_BASE                                      (0x4b23800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMASS_INTA0_CFG_GCNTRTI_SIZE                                      (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA0_CFG_INTR_BASE                                          (0x4b23c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA0_CFG_INTR_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA1_CFG_INTR_BASE                                          (0x4b23c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA1_CFG_INTR_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMASS_INTA0_CFG_INTR_BASE                                         (0x4b23d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMASS_INTA0_CFG_INTR_SIZE                                         (0x100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMAP0_CFG_RCHANRT_BASE                                            (0x4b24000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMAP0_CFG_RCHANRT_SIZE                                            (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMAP0_CFG_TCHANRT_BASE                                            (0x4b25000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_UDMAP0_CFG_TCHANRT_SIZE                                            (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_BCDMA0_CFG_TCHAN_BASE                                              (0x4b25840000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_BCDMA0_CFG_TCHAN_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_BCDMA0_CFG_RCHAN_BASE                                              (0x4b25880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_BCDMA0_CFG_RCHAN_SIZE                                              (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_BCDMA0_CFG_RING_BASE                                               (0x4b25900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_BCDMA0_CFG_RING_SIZE                                               (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_BCDMA0_CFG_TCHANRT_BASE                                            (0x4b25c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_BCDMA0_CFG_TCHANRT_SIZE                                            (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_BCDMA0_CFG_RCHANRT_BASE                                            (0x4b25d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_BCDMA0_CFG_RCHANRT_SIZE                                            (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_BCDMA0_CFG_RINGRT_BASE                                             (0x4b25e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_BCDMA0_CFG_RINGRT_SIZE                                             (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_IO_PVU0_CFG_TLBIF_TLB_BASE                                         (0x4b26000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_IO_PVU0_CFG_TLBIF_TLB_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_IO_PVU1_CFG_TLBIF_TLB_BASE                                         (0x4b26040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_IO_PVU1_CFG_TLBIF_TLB_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_RINGACC0_SRC_FIFOS_BASE                                            (0x4b28000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_RINGACC0_SRC_FIFOS_SIZE                                            (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_RINGACC0_CFG_RT_BASE                                               (0x4b2c000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_RINGACC0_CFG_RT_SIZE                                               (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA0_CFG_BASE                                               (0x4b30800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA0_CFG_SIZE                                               (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA1_CFG_BASE                                               (0x4b30801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA1_CFG_SIZE                                               (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMASS_INTA0_CFG_BASE                                              (0x4b30802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMASS_INTA0_CFG_SIZE                                              (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMASS_INTA0_CFG_UNMAP_BASE                                        (0x4b30880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMASS_INTA0_CFG_UNMAP_SIZE                                        (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA0_CFG_IMAP_BASE                                          (0x4b30900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA0_CFG_IMAP_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA1_CFG_IMAP_BASE                                          (0x4b30908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA1_CFG_IMAP_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMASS_INTA0_CFG_IMAP_BASE                                         (0x4b30940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMASS_INTA0_CFG_IMAP_SIZE                                         (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_NAV_DDR0_VIRTID_CFG_MMRS_BASE                                      (0x4b30a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_NAV_DDR0_VIRTID_CFG_MMRS_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_NAV_DDR1_VIRTID_CFG_MMRS_BASE                                      (0x4b30a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_NAV_DDR1_VIRTID_CFG_MMRS_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMAP0_CFG_TCHAN_BASE                                              (0x4b30b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMAP0_CFG_TCHAN_SIZE                                              (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMAP0_CFG_RCHAN_BASE                                              (0x4b30c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMAP0_CFG_RCHAN_SIZE                                              (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMAP0_CFG_RFLOW_BASE                                              (0x4b30d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMAP0_CFG_RFLOW_SIZE                                              (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_SPINLOCK0_CFG_BASE                                                 (0x4b30e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_SPINLOCK0_CFG_SIZE                                                 (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR0_CFG_CONFIG_BASE                                          (0x4b30e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR0_CFG_CONFIG_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR1_CFG_CONFIG_BASE                                          (0x4b30e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR1_CFG_CONFIG_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR0_CFG_OES_BASE                                             (0x4b30f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR0_CFG_OES_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR1_CFG_OES_BASE                                             (0x4b30f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR1_CFG_OES_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_IO_PVU0_CFG_MMRS_BASE                                              (0x4b30f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_IO_PVU0_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_IO_PVU1_CFG_MMRS_BASE                                              (0x4b30f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_IO_PVU1_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PVU0_SRC_TOG_CFG_BASE                                              (0x4b30f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PVU0_SRC_TOG_CFG_SIZE                                              (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PVU0_CFG_TOG_CFG_BASE                                              (0x4b30f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PVU0_CFG_TOG_CFG_SIZE                                              (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_ECCAGGR0_BASE                                                      (0x4b31000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_ECCAGGR0_SIZE                                                      (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMASS_ECCAGGR_CFG_BASE                                            (0x4b31001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMASS_ECCAGGR_CFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_VIRTSS_ECCAGGR_CFG_BASE                                            (0x4b31002000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_VIRTSS_ECCAGGR_CFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMASS_INTA0_CFG_GCNTCFG_BASE                                      (0x4b31040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMASS_INTA0_CFG_GCNTCFG_SIZE                                      (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_RINGACC0_CFG_BASE                                                  (0x4b31080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_RINGACC0_CFG_SIZE                                                  (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_REGS0_CFG_MMRS_BASE                                                (0x4b310c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_REGS0_CFG_MMRS_SIZE                                                (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                      (0x4b310d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                      (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_INTR0_CFG_INTR_ROUTER_CFG_BASE                                     (0x4b310e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMASS_INTA0_CFG_L2G_BASE                                          (0x4b31100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMASS_INTA0_CFG_L2G_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMASS_INTA0_CFG_MCAST_BASE                                        (0x4b31110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMASS_INTA0_CFG_MCAST_SIZE                                        (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PROXY0_CFG_BUF_CFG_GCFG_BASE                                       (0x4b31120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                       (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PROXY0_CFG_BUFRAM_SLV_RAM_BASE                                     (0x4b31130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PROXY0_CFG_BUFRAM_SLV_RAM_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_SEC_PROXY0_CFG_MMRS_BASE                                           (0x4b31140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_SEC_PROXY0_CFG_MMRS_SIZE                                           (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMAP0_CFG_GCFG_BASE                                               (0x4b31150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMAP0_CFG_GCFG_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_RINGACC0_CFG_GCFG_BASE                                             (0x4b31160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_RINGACC0_CFG_GCFG_SIZE                                             (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PSILSS0_CFG_MMRS_BASE                                              (0x4b31170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PSILSS0_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_BCDMA0_CFG_GCFG_BASE                                               (0x4b311a0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_BCDMA0_CFG_GCFG_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MCRC0_S_CFG_MCRC64_BASE                                            (0x4b31f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MCRC0_S_CFG_MCRC64_SIZE                                            (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PSILCFG0_CFG_PROXY_BASE                                            (0x4b31f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PSILCFG0_CFG_PROXY_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS0_BASE                                            (0x4b31f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS0_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS1_BASE                                            (0x4b31f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS1_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS2_BASE                                            (0x4b31f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS2_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS3_BASE                                            (0x4b31f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS3_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS4_BASE                                            (0x4b31f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS4_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS5_BASE                                            (0x4b31f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS5_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS6_BASE                                            (0x4b31f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS6_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS7_BASE                                            (0x4b31f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS7_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS8_BASE                                            (0x4b31f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS8_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS9_BASE                                            (0x4b31f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS9_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS10_BASE                                           (0x4b31f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS10_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS11_BASE                                           (0x4b31f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS11_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS0_BASE                                            (0x4b31f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS0_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS1_BASE                                            (0x4b31f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS1_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS2_BASE                                            (0x4b31f92000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS2_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS3_BASE                                            (0x4b31f93000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS3_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS4_BASE                                            (0x4b31f94000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS4_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS5_BASE                                            (0x4b31f95000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS5_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS6_BASE                                            (0x4b31f96000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS6_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS7_BASE                                            (0x4b31f97000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS7_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS8_BASE                                            (0x4b31f98000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS8_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS9_BASE                                            (0x4b31f99000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS9_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS10_BASE                                           (0x4b31f9a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS10_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS11_BASE                                           (0x4b31f9b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX1_CFG_REGS11_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_RINGACC0_CFG_MON_BASE                                              (0x4b32000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_RINGACC0_CFG_MON_SIZE                                              (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR0_CFG_TIMERS_BASE                                          (0x4b32200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR0_CFG_TIMERS_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR1_CFG_TIMERS_BASE                                          (0x4b32240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR1_CFG_TIMERS_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_SEC_PROXY0_CFG_RT_BASE                                             (0x4b32400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_SEC_PROXY0_CFG_RT_SIZE                                             (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_SEC_PROXY0_CFG_SCFG_BASE                                           (0x4b32800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_SEC_PROXY0_CFG_SCFG_SIZE                                           (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_SEC_PROXY0_SRC_TARGET_DATA_BASE                                    (0x4b32c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                    (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PROXY0_SRC_TARGET0_DATA_BASE                                       (0x4b33000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PROXY0_SRC_TARGET0_DATA_SIZE                                       (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PROXY0_CFG_BUF_CFG_BASE                                            (0x4b33400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PROXY0_CFG_BUF_CFG_SIZE                                            (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMASS_INTA0_CFG_GCNTRTI_BASE                                      (0x4b33800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMASS_INTA0_CFG_GCNTRTI_SIZE                                      (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA0_CFG_INTR_BASE                                          (0x4b33c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA0_CFG_INTR_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA1_CFG_INTR_BASE                                          (0x4b33c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA1_CFG_INTR_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMASS_INTA0_CFG_INTR_BASE                                         (0x4b33d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMASS_INTA0_CFG_INTR_SIZE                                         (0x100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMAP0_CFG_RCHANRT_BASE                                            (0x4b34000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMAP0_CFG_RCHANRT_SIZE                                            (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMAP0_CFG_TCHANRT_BASE                                            (0x4b35000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_UDMAP0_CFG_TCHANRT_SIZE                                            (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_BCDMA0_CFG_TCHAN_BASE                                              (0x4b35840000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_BCDMA0_CFG_TCHAN_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_BCDMA0_CFG_RCHAN_BASE                                              (0x4b35880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_BCDMA0_CFG_RCHAN_SIZE                                              (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_BCDMA0_CFG_RING_BASE                                               (0x4b35900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_BCDMA0_CFG_RING_SIZE                                               (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_BCDMA0_CFG_TCHANRT_BASE                                            (0x4b35c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_BCDMA0_CFG_TCHANRT_SIZE                                            (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_BCDMA0_CFG_RCHANRT_BASE                                            (0x4b35d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_BCDMA0_CFG_RCHANRT_SIZE                                            (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_BCDMA0_CFG_RINGRT_BASE                                             (0x4b35e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_BCDMA0_CFG_RINGRT_SIZE                                             (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_IO_PVU0_CFG_TLBIF_TLB_BASE                                         (0x4b36000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_IO_PVU0_CFG_TLBIF_TLB_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_IO_PVU1_CFG_TLBIF_TLB_BASE                                         (0x4b36040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_IO_PVU1_CFG_TLBIF_TLB_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_RINGACC0_SRC_FIFOS_BASE                                            (0x4b38000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_RINGACC0_SRC_FIFOS_SIZE                                            (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_RINGACC0_CFG_RT_BASE                                               (0x4b3c000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_RINGACC0_CFG_RT_SIZE                                               (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA0_CFG_BASE                                               (0x4b40800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA0_CFG_SIZE                                               (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA1_CFG_BASE                                               (0x4b40801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA1_CFG_SIZE                                               (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMASS_INTA0_CFG_BASE                                              (0x4b40802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMASS_INTA0_CFG_SIZE                                              (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMASS_INTA0_CFG_UNMAP_BASE                                        (0x4b40880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMASS_INTA0_CFG_UNMAP_SIZE                                        (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA0_CFG_IMAP_BASE                                          (0x4b40900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA0_CFG_IMAP_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA1_CFG_IMAP_BASE                                          (0x4b40908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA1_CFG_IMAP_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMASS_INTA0_CFG_IMAP_BASE                                         (0x4b40940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMASS_INTA0_CFG_IMAP_SIZE                                         (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_NAV_DDR0_VIRTID_CFG_MMRS_BASE                                      (0x4b40a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_NAV_DDR0_VIRTID_CFG_MMRS_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_NAV_DDR1_VIRTID_CFG_MMRS_BASE                                      (0x4b40a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_NAV_DDR1_VIRTID_CFG_MMRS_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMAP0_CFG_TCHAN_BASE                                              (0x4b40b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMAP0_CFG_TCHAN_SIZE                                              (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMAP0_CFG_RCHAN_BASE                                              (0x4b40c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMAP0_CFG_RCHAN_SIZE                                              (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMAP0_CFG_RFLOW_BASE                                              (0x4b40d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMAP0_CFG_RFLOW_SIZE                                              (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_SPINLOCK0_CFG_BASE                                                 (0x4b40e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_SPINLOCK0_CFG_SIZE                                                 (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR0_CFG_CONFIG_BASE                                          (0x4b40e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR0_CFG_CONFIG_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR1_CFG_CONFIG_BASE                                          (0x4b40e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR1_CFG_CONFIG_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR0_CFG_OES_BASE                                             (0x4b40f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR0_CFG_OES_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR1_CFG_OES_BASE                                             (0x4b40f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR1_CFG_OES_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_IO_PVU0_CFG_MMRS_BASE                                              (0x4b40f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_IO_PVU0_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_IO_PVU1_CFG_MMRS_BASE                                              (0x4b40f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_IO_PVU1_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PVU0_SRC_TOG_CFG_BASE                                              (0x4b40f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PVU0_SRC_TOG_CFG_SIZE                                              (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PVU0_CFG_TOG_CFG_BASE                                              (0x4b40f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PVU0_CFG_TOG_CFG_SIZE                                              (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_ECCAGGR0_BASE                                                      (0x4b41000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_ECCAGGR0_SIZE                                                      (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMASS_ECCAGGR_CFG_BASE                                            (0x4b41001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMASS_ECCAGGR_CFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_VIRTSS_ECCAGGR_CFG_BASE                                            (0x4b41002000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_VIRTSS_ECCAGGR_CFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMASS_INTA0_CFG_GCNTCFG_BASE                                      (0x4b41040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMASS_INTA0_CFG_GCNTCFG_SIZE                                      (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_RINGACC0_CFG_BASE                                                  (0x4b41080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_RINGACC0_CFG_SIZE                                                  (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_REGS0_CFG_MMRS_BASE                                                (0x4b410c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_REGS0_CFG_MMRS_SIZE                                                (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                      (0x4b410d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                      (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_INTR0_CFG_INTR_ROUTER_CFG_BASE                                     (0x4b410e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMASS_INTA0_CFG_L2G_BASE                                          (0x4b41100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMASS_INTA0_CFG_L2G_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMASS_INTA0_CFG_MCAST_BASE                                        (0x4b41110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMASS_INTA0_CFG_MCAST_SIZE                                        (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PROXY0_CFG_BUF_CFG_GCFG_BASE                                       (0x4b41120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                       (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PROXY0_CFG_BUFRAM_SLV_RAM_BASE                                     (0x4b41130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PROXY0_CFG_BUFRAM_SLV_RAM_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_SEC_PROXY0_CFG_MMRS_BASE                                           (0x4b41140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_SEC_PROXY0_CFG_MMRS_SIZE                                           (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMAP0_CFG_GCFG_BASE                                               (0x4b41150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMAP0_CFG_GCFG_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_RINGACC0_CFG_GCFG_BASE                                             (0x4b41160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_RINGACC0_CFG_GCFG_SIZE                                             (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PSILSS0_CFG_MMRS_BASE                                              (0x4b41170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PSILSS0_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_BCDMA0_CFG_GCFG_BASE                                               (0x4b411a0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_BCDMA0_CFG_GCFG_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MCRC0_S_CFG_MCRC64_BASE                                            (0x4b41f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MCRC0_S_CFG_MCRC64_SIZE                                            (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PSILCFG0_CFG_PROXY_BASE                                            (0x4b41f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PSILCFG0_CFG_PROXY_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS0_BASE                                            (0x4b41f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS0_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS1_BASE                                            (0x4b41f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS1_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS2_BASE                                            (0x4b41f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS2_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS3_BASE                                            (0x4b41f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS3_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS4_BASE                                            (0x4b41f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS4_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS5_BASE                                            (0x4b41f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS5_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS6_BASE                                            (0x4b41f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS6_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS7_BASE                                            (0x4b41f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS7_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS8_BASE                                            (0x4b41f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS8_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS9_BASE                                            (0x4b41f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS9_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS10_BASE                                           (0x4b41f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS10_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS11_BASE                                           (0x4b41f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS11_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS0_BASE                                            (0x4b41f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS0_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS1_BASE                                            (0x4b41f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS1_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS2_BASE                                            (0x4b41f92000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS2_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS3_BASE                                            (0x4b41f93000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS3_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS4_BASE                                            (0x4b41f94000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS4_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS5_BASE                                            (0x4b41f95000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS5_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS6_BASE                                            (0x4b41f96000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS6_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS7_BASE                                            (0x4b41f97000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS7_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS8_BASE                                            (0x4b41f98000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS8_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS9_BASE                                            (0x4b41f99000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS9_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS10_BASE                                           (0x4b41f9a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS10_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS11_BASE                                           (0x4b41f9b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX1_CFG_REGS11_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_RINGACC0_CFG_MON_BASE                                              (0x4b42000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_RINGACC0_CFG_MON_SIZE                                              (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR0_CFG_TIMERS_BASE                                          (0x4b42200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR0_CFG_TIMERS_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR1_CFG_TIMERS_BASE                                          (0x4b42240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR1_CFG_TIMERS_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_SEC_PROXY0_CFG_RT_BASE                                             (0x4b42400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_SEC_PROXY0_CFG_RT_SIZE                                             (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_SEC_PROXY0_CFG_SCFG_BASE                                           (0x4b42800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_SEC_PROXY0_CFG_SCFG_SIZE                                           (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_SEC_PROXY0_SRC_TARGET_DATA_BASE                                    (0x4b42c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                    (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PROXY0_SRC_TARGET0_DATA_BASE                                       (0x4b43000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PROXY0_SRC_TARGET0_DATA_SIZE                                       (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PROXY0_CFG_BUF_CFG_BASE                                            (0x4b43400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PROXY0_CFG_BUF_CFG_SIZE                                            (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMASS_INTA0_CFG_GCNTRTI_BASE                                      (0x4b43800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMASS_INTA0_CFG_GCNTRTI_SIZE                                      (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA0_CFG_INTR_BASE                                          (0x4b43c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA0_CFG_INTR_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA1_CFG_INTR_BASE                                          (0x4b43c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA1_CFG_INTR_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMASS_INTA0_CFG_INTR_BASE                                         (0x4b43d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMASS_INTA0_CFG_INTR_SIZE                                         (0x100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMAP0_CFG_RCHANRT_BASE                                            (0x4b44000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMAP0_CFG_RCHANRT_SIZE                                            (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMAP0_CFG_TCHANRT_BASE                                            (0x4b45000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_UDMAP0_CFG_TCHANRT_SIZE                                            (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_BCDMA0_CFG_TCHAN_BASE                                              (0x4b45840000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_BCDMA0_CFG_TCHAN_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_BCDMA0_CFG_RCHAN_BASE                                              (0x4b45880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_BCDMA0_CFG_RCHAN_SIZE                                              (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_BCDMA0_CFG_RING_BASE                                               (0x4b45900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_BCDMA0_CFG_RING_SIZE                                               (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_BCDMA0_CFG_TCHANRT_BASE                                            (0x4b45c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_BCDMA0_CFG_TCHANRT_SIZE                                            (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_BCDMA0_CFG_RCHANRT_BASE                                            (0x4b45d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_BCDMA0_CFG_RCHANRT_SIZE                                            (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_BCDMA0_CFG_RINGRT_BASE                                             (0x4b45e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_BCDMA0_CFG_RINGRT_SIZE                                             (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_IO_PVU0_CFG_TLBIF_TLB_BASE                                         (0x4b46000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_IO_PVU0_CFG_TLBIF_TLB_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_IO_PVU1_CFG_TLBIF_TLB_BASE                                         (0x4b46040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_IO_PVU1_CFG_TLBIF_TLB_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_RINGACC0_SRC_FIFOS_BASE                                            (0x4b48000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_RINGACC0_SRC_FIFOS_SIZE                                            (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_RINGACC0_CFG_RT_BASE                                               (0x4b4c000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_RINGACC0_CFG_RT_SIZE                                               (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA0_CFG_BASE                                               (0x4b50800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA0_CFG_SIZE                                               (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA1_CFG_BASE                                               (0x4b50801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA1_CFG_SIZE                                               (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMASS_INTA0_CFG_BASE                                              (0x4b50802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMASS_INTA0_CFG_SIZE                                              (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMASS_INTA0_CFG_UNMAP_BASE                                        (0x4b50880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMASS_INTA0_CFG_UNMAP_SIZE                                        (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA0_CFG_IMAP_BASE                                          (0x4b50900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA0_CFG_IMAP_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA1_CFG_IMAP_BASE                                          (0x4b50908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA1_CFG_IMAP_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMASS_INTA0_CFG_IMAP_BASE                                         (0x4b50940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMASS_INTA0_CFG_IMAP_SIZE                                         (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_NAV_DDR0_VIRTID_CFG_MMRS_BASE                                      (0x4b50a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_NAV_DDR0_VIRTID_CFG_MMRS_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_NAV_DDR1_VIRTID_CFG_MMRS_BASE                                      (0x4b50a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_NAV_DDR1_VIRTID_CFG_MMRS_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMAP0_CFG_TCHAN_BASE                                              (0x4b50b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMAP0_CFG_TCHAN_SIZE                                              (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMAP0_CFG_RCHAN_BASE                                              (0x4b50c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMAP0_CFG_RCHAN_SIZE                                              (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMAP0_CFG_RFLOW_BASE                                              (0x4b50d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMAP0_CFG_RFLOW_SIZE                                              (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_SPINLOCK0_CFG_BASE                                                 (0x4b50e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_SPINLOCK0_CFG_SIZE                                                 (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR0_CFG_CONFIG_BASE                                          (0x4b50e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR0_CFG_CONFIG_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR1_CFG_CONFIG_BASE                                          (0x4b50e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR1_CFG_CONFIG_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR0_CFG_OES_BASE                                             (0x4b50f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR0_CFG_OES_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR1_CFG_OES_BASE                                             (0x4b50f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR1_CFG_OES_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_IO_PVU0_CFG_MMRS_BASE                                              (0x4b50f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_IO_PVU0_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_IO_PVU1_CFG_MMRS_BASE                                              (0x4b50f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_IO_PVU1_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PVU0_SRC_TOG_CFG_BASE                                              (0x4b50f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PVU0_SRC_TOG_CFG_SIZE                                              (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PVU0_CFG_TOG_CFG_BASE                                              (0x4b50f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PVU0_CFG_TOG_CFG_SIZE                                              (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_ECCAGGR0_BASE                                                      (0x4b51000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_ECCAGGR0_SIZE                                                      (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMASS_ECCAGGR_CFG_BASE                                            (0x4b51001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMASS_ECCAGGR_CFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_VIRTSS_ECCAGGR_CFG_BASE                                            (0x4b51002000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_VIRTSS_ECCAGGR_CFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMASS_INTA0_CFG_GCNTCFG_BASE                                      (0x4b51040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMASS_INTA0_CFG_GCNTCFG_SIZE                                      (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_RINGACC0_CFG_BASE                                                  (0x4b51080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_RINGACC0_CFG_SIZE                                                  (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_REGS0_CFG_MMRS_BASE                                                (0x4b510c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_REGS0_CFG_MMRS_SIZE                                                (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                      (0x4b510d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                      (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_INTR0_CFG_INTR_ROUTER_CFG_BASE                                     (0x4b510e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMASS_INTA0_CFG_L2G_BASE                                          (0x4b51100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMASS_INTA0_CFG_L2G_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMASS_INTA0_CFG_MCAST_BASE                                        (0x4b51110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMASS_INTA0_CFG_MCAST_SIZE                                        (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PROXY0_CFG_BUF_CFG_GCFG_BASE                                       (0x4b51120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                       (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PROXY0_CFG_BUFRAM_SLV_RAM_BASE                                     (0x4b51130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PROXY0_CFG_BUFRAM_SLV_RAM_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_SEC_PROXY0_CFG_MMRS_BASE                                           (0x4b51140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_SEC_PROXY0_CFG_MMRS_SIZE                                           (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMAP0_CFG_GCFG_BASE                                               (0x4b51150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMAP0_CFG_GCFG_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_RINGACC0_CFG_GCFG_BASE                                             (0x4b51160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_RINGACC0_CFG_GCFG_SIZE                                             (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PSILSS0_CFG_MMRS_BASE                                              (0x4b51170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PSILSS0_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_BCDMA0_CFG_GCFG_BASE                                               (0x4b511a0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_BCDMA0_CFG_GCFG_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MCRC0_S_CFG_MCRC64_BASE                                            (0x4b51f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MCRC0_S_CFG_MCRC64_SIZE                                            (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PSILCFG0_CFG_PROXY_BASE                                            (0x4b51f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PSILCFG0_CFG_PROXY_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS0_BASE                                            (0x4b51f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS0_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS1_BASE                                            (0x4b51f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS1_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS2_BASE                                            (0x4b51f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS2_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS3_BASE                                            (0x4b51f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS3_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS4_BASE                                            (0x4b51f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS4_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS5_BASE                                            (0x4b51f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS5_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS6_BASE                                            (0x4b51f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS6_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS7_BASE                                            (0x4b51f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS7_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS8_BASE                                            (0x4b51f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS8_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS9_BASE                                            (0x4b51f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS9_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS10_BASE                                           (0x4b51f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS10_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS11_BASE                                           (0x4b51f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS11_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS0_BASE                                            (0x4b51f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS0_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS1_BASE                                            (0x4b51f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS1_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS2_BASE                                            (0x4b51f92000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS2_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS3_BASE                                            (0x4b51f93000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS3_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS4_BASE                                            (0x4b51f94000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS4_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS5_BASE                                            (0x4b51f95000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS5_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS6_BASE                                            (0x4b51f96000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS6_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS7_BASE                                            (0x4b51f97000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS7_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS8_BASE                                            (0x4b51f98000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS8_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS9_BASE                                            (0x4b51f99000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS9_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS10_BASE                                           (0x4b51f9a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS10_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS11_BASE                                           (0x4b51f9b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX1_CFG_REGS11_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_RINGACC0_CFG_MON_BASE                                              (0x4b52000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_RINGACC0_CFG_MON_SIZE                                              (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR0_CFG_TIMERS_BASE                                          (0x4b52200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR0_CFG_TIMERS_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR1_CFG_TIMERS_BASE                                          (0x4b52240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR1_CFG_TIMERS_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_SEC_PROXY0_CFG_RT_BASE                                             (0x4b52400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_SEC_PROXY0_CFG_RT_SIZE                                             (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_SEC_PROXY0_CFG_SCFG_BASE                                           (0x4b52800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_SEC_PROXY0_CFG_SCFG_SIZE                                           (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_SEC_PROXY0_SRC_TARGET_DATA_BASE                                    (0x4b52c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                    (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PROXY0_SRC_TARGET0_DATA_BASE                                       (0x4b53000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PROXY0_SRC_TARGET0_DATA_SIZE                                       (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PROXY0_CFG_BUF_CFG_BASE                                            (0x4b53400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PROXY0_CFG_BUF_CFG_SIZE                                            (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMASS_INTA0_CFG_GCNTRTI_BASE                                      (0x4b53800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMASS_INTA0_CFG_GCNTRTI_SIZE                                      (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA0_CFG_INTR_BASE                                          (0x4b53c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA0_CFG_INTR_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA1_CFG_INTR_BASE                                          (0x4b53c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA1_CFG_INTR_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMASS_INTA0_CFG_INTR_BASE                                         (0x4b53d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMASS_INTA0_CFG_INTR_SIZE                                         (0x100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMAP0_CFG_RCHANRT_BASE                                            (0x4b54000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMAP0_CFG_RCHANRT_SIZE                                            (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMAP0_CFG_TCHANRT_BASE                                            (0x4b55000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_UDMAP0_CFG_TCHANRT_SIZE                                            (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_BCDMA0_CFG_TCHAN_BASE                                              (0x4b55840000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_BCDMA0_CFG_TCHAN_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_BCDMA0_CFG_RCHAN_BASE                                              (0x4b55880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_BCDMA0_CFG_RCHAN_SIZE                                              (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_BCDMA0_CFG_RING_BASE                                               (0x4b55900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_BCDMA0_CFG_RING_SIZE                                               (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_BCDMA0_CFG_TCHANRT_BASE                                            (0x4b55c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_BCDMA0_CFG_TCHANRT_SIZE                                            (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_BCDMA0_CFG_RCHANRT_BASE                                            (0x4b55d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_BCDMA0_CFG_RCHANRT_SIZE                                            (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_BCDMA0_CFG_RINGRT_BASE                                             (0x4b55e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_BCDMA0_CFG_RINGRT_SIZE                                             (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_IO_PVU0_CFG_TLBIF_TLB_BASE                                         (0x4b56000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_IO_PVU0_CFG_TLBIF_TLB_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_IO_PVU1_CFG_TLBIF_TLB_BASE                                         (0x4b56040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_IO_PVU1_CFG_TLBIF_TLB_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_RINGACC0_SRC_FIFOS_BASE                                            (0x4b58000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_RINGACC0_SRC_FIFOS_SIZE                                            (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_RINGACC0_CFG_RT_BASE                                               (0x4b5c000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_RINGACC0_CFG_RT_SIZE                                               (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA0_CFG_BASE                                               (0x4b60800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA0_CFG_SIZE                                               (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA1_CFG_BASE                                               (0x4b60801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA1_CFG_SIZE                                               (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMASS_INTA0_CFG_BASE                                              (0x4b60802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMASS_INTA0_CFG_SIZE                                              (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMASS_INTA0_CFG_UNMAP_BASE                                        (0x4b60880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMASS_INTA0_CFG_UNMAP_SIZE                                        (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA0_CFG_IMAP_BASE                                          (0x4b60900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA0_CFG_IMAP_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA1_CFG_IMAP_BASE                                          (0x4b60908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA1_CFG_IMAP_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMASS_INTA0_CFG_IMAP_BASE                                         (0x4b60940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMASS_INTA0_CFG_IMAP_SIZE                                         (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_NAV_DDR0_VIRTID_CFG_MMRS_BASE                                      (0x4b60a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_NAV_DDR0_VIRTID_CFG_MMRS_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_NAV_DDR1_VIRTID_CFG_MMRS_BASE                                      (0x4b60a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_NAV_DDR1_VIRTID_CFG_MMRS_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMAP0_CFG_TCHAN_BASE                                              (0x4b60b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMAP0_CFG_TCHAN_SIZE                                              (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMAP0_CFG_RCHAN_BASE                                              (0x4b60c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMAP0_CFG_RCHAN_SIZE                                              (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMAP0_CFG_RFLOW_BASE                                              (0x4b60d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMAP0_CFG_RFLOW_SIZE                                              (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_SPINLOCK0_CFG_BASE                                                 (0x4b60e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_SPINLOCK0_CFG_SIZE                                                 (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR0_CFG_CONFIG_BASE                                          (0x4b60e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR0_CFG_CONFIG_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR1_CFG_CONFIG_BASE                                          (0x4b60e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR1_CFG_CONFIG_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR0_CFG_OES_BASE                                             (0x4b60f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR0_CFG_OES_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR1_CFG_OES_BASE                                             (0x4b60f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR1_CFG_OES_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_IO_PVU0_CFG_MMRS_BASE                                              (0x4b60f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_IO_PVU0_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_IO_PVU1_CFG_MMRS_BASE                                              (0x4b60f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_IO_PVU1_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PVU0_SRC_TOG_CFG_BASE                                              (0x4b60f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PVU0_SRC_TOG_CFG_SIZE                                              (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PVU0_CFG_TOG_CFG_BASE                                              (0x4b60f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PVU0_CFG_TOG_CFG_SIZE                                              (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_ECCAGGR0_BASE                                                      (0x4b61000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_ECCAGGR0_SIZE                                                      (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMASS_ECCAGGR_CFG_BASE                                            (0x4b61001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMASS_ECCAGGR_CFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_VIRTSS_ECCAGGR_CFG_BASE                                            (0x4b61002000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_VIRTSS_ECCAGGR_CFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMASS_INTA0_CFG_GCNTCFG_BASE                                      (0x4b61040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMASS_INTA0_CFG_GCNTCFG_SIZE                                      (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_RINGACC0_CFG_BASE                                                  (0x4b61080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_RINGACC0_CFG_SIZE                                                  (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_REGS0_CFG_MMRS_BASE                                                (0x4b610c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_REGS0_CFG_MMRS_SIZE                                                (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                      (0x4b610d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                      (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_INTR0_CFG_INTR_ROUTER_CFG_BASE                                     (0x4b610e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMASS_INTA0_CFG_L2G_BASE                                          (0x4b61100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMASS_INTA0_CFG_L2G_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMASS_INTA0_CFG_MCAST_BASE                                        (0x4b61110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMASS_INTA0_CFG_MCAST_SIZE                                        (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PROXY0_CFG_BUF_CFG_GCFG_BASE                                       (0x4b61120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                       (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PROXY0_CFG_BUFRAM_SLV_RAM_BASE                                     (0x4b61130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PROXY0_CFG_BUFRAM_SLV_RAM_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_SEC_PROXY0_CFG_MMRS_BASE                                           (0x4b61140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_SEC_PROXY0_CFG_MMRS_SIZE                                           (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMAP0_CFG_GCFG_BASE                                               (0x4b61150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMAP0_CFG_GCFG_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_RINGACC0_CFG_GCFG_BASE                                             (0x4b61160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_RINGACC0_CFG_GCFG_SIZE                                             (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PSILSS0_CFG_MMRS_BASE                                              (0x4b61170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PSILSS0_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_BCDMA0_CFG_GCFG_BASE                                               (0x4b611a0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_BCDMA0_CFG_GCFG_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MCRC0_S_CFG_MCRC64_BASE                                            (0x4b61f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MCRC0_S_CFG_MCRC64_SIZE                                            (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PSILCFG0_CFG_PROXY_BASE                                            (0x4b61f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PSILCFG0_CFG_PROXY_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS0_BASE                                            (0x4b61f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS0_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS1_BASE                                            (0x4b61f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS1_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS2_BASE                                            (0x4b61f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS2_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS3_BASE                                            (0x4b61f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS3_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS4_BASE                                            (0x4b61f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS4_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS5_BASE                                            (0x4b61f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS5_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS6_BASE                                            (0x4b61f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS6_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS7_BASE                                            (0x4b61f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS7_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS8_BASE                                            (0x4b61f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS8_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS9_BASE                                            (0x4b61f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS9_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS10_BASE                                           (0x4b61f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS10_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS11_BASE                                           (0x4b61f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS11_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS0_BASE                                            (0x4b61f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS0_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS1_BASE                                            (0x4b61f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS1_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS2_BASE                                            (0x4b61f92000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS2_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS3_BASE                                            (0x4b61f93000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS3_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS4_BASE                                            (0x4b61f94000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS4_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS5_BASE                                            (0x4b61f95000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS5_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS6_BASE                                            (0x4b61f96000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS6_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS7_BASE                                            (0x4b61f97000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS7_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS8_BASE                                            (0x4b61f98000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS8_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS9_BASE                                            (0x4b61f99000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS9_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS10_BASE                                           (0x4b61f9a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS10_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS11_BASE                                           (0x4b61f9b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX1_CFG_REGS11_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_RINGACC0_CFG_MON_BASE                                              (0x4b62000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_RINGACC0_CFG_MON_SIZE                                              (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR0_CFG_TIMERS_BASE                                          (0x4b62200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR0_CFG_TIMERS_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR1_CFG_TIMERS_BASE                                          (0x4b62240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR1_CFG_TIMERS_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_SEC_PROXY0_CFG_RT_BASE                                             (0x4b62400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_SEC_PROXY0_CFG_RT_SIZE                                             (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_SEC_PROXY0_CFG_SCFG_BASE                                           (0x4b62800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_SEC_PROXY0_CFG_SCFG_SIZE                                           (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_SEC_PROXY0_SRC_TARGET_DATA_BASE                                    (0x4b62c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                    (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PROXY0_SRC_TARGET0_DATA_BASE                                       (0x4b63000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PROXY0_SRC_TARGET0_DATA_SIZE                                       (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PROXY0_CFG_BUF_CFG_BASE                                            (0x4b63400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PROXY0_CFG_BUF_CFG_SIZE                                            (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMASS_INTA0_CFG_GCNTRTI_BASE                                      (0x4b63800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMASS_INTA0_CFG_GCNTRTI_SIZE                                      (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA0_CFG_INTR_BASE                                          (0x4b63c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA0_CFG_INTR_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA1_CFG_INTR_BASE                                          (0x4b63c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA1_CFG_INTR_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMASS_INTA0_CFG_INTR_BASE                                         (0x4b63d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMASS_INTA0_CFG_INTR_SIZE                                         (0x100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMAP0_CFG_RCHANRT_BASE                                            (0x4b64000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMAP0_CFG_RCHANRT_SIZE                                            (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMAP0_CFG_TCHANRT_BASE                                            (0x4b65000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_UDMAP0_CFG_TCHANRT_SIZE                                            (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_BCDMA0_CFG_TCHAN_BASE                                              (0x4b65840000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_BCDMA0_CFG_TCHAN_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_BCDMA0_CFG_RCHAN_BASE                                              (0x4b65880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_BCDMA0_CFG_RCHAN_SIZE                                              (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_BCDMA0_CFG_RING_BASE                                               (0x4b65900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_BCDMA0_CFG_RING_SIZE                                               (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_BCDMA0_CFG_TCHANRT_BASE                                            (0x4b65c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_BCDMA0_CFG_TCHANRT_SIZE                                            (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_BCDMA0_CFG_RCHANRT_BASE                                            (0x4b65d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_BCDMA0_CFG_RCHANRT_SIZE                                            (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_BCDMA0_CFG_RINGRT_BASE                                             (0x4b65e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_BCDMA0_CFG_RINGRT_SIZE                                             (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_IO_PVU0_CFG_TLBIF_TLB_BASE                                         (0x4b66000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_IO_PVU0_CFG_TLBIF_TLB_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_IO_PVU1_CFG_TLBIF_TLB_BASE                                         (0x4b66040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_IO_PVU1_CFG_TLBIF_TLB_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_RINGACC0_SRC_FIFOS_BASE                                            (0x4b68000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_RINGACC0_SRC_FIFOS_SIZE                                            (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_RINGACC0_CFG_RT_BASE                                               (0x4b6c000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_RINGACC0_CFG_RT_SIZE                                               (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA0_CFG_BASE                                               (0x4b70800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA0_CFG_SIZE                                               (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA1_CFG_BASE                                               (0x4b70801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA1_CFG_SIZE                                               (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMASS_INTA0_CFG_BASE                                              (0x4b70802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMASS_INTA0_CFG_SIZE                                              (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMASS_INTA0_CFG_UNMAP_BASE                                        (0x4b70880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMASS_INTA0_CFG_UNMAP_SIZE                                        (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA0_CFG_IMAP_BASE                                          (0x4b70900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA0_CFG_IMAP_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA1_CFG_IMAP_BASE                                          (0x4b70908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA1_CFG_IMAP_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMASS_INTA0_CFG_IMAP_BASE                                         (0x4b70940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMASS_INTA0_CFG_IMAP_SIZE                                         (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_NAV_DDR0_VIRTID_CFG_MMRS_BASE                                      (0x4b70a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_NAV_DDR0_VIRTID_CFG_MMRS_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_NAV_DDR1_VIRTID_CFG_MMRS_BASE                                      (0x4b70a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_NAV_DDR1_VIRTID_CFG_MMRS_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMAP0_CFG_TCHAN_BASE                                              (0x4b70b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMAP0_CFG_TCHAN_SIZE                                              (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMAP0_CFG_RCHAN_BASE                                              (0x4b70c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMAP0_CFG_RCHAN_SIZE                                              (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMAP0_CFG_RFLOW_BASE                                              (0x4b70d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMAP0_CFG_RFLOW_SIZE                                              (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_SPINLOCK0_CFG_BASE                                                 (0x4b70e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_SPINLOCK0_CFG_SIZE                                                 (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR0_CFG_CONFIG_BASE                                          (0x4b70e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR0_CFG_CONFIG_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR1_CFG_CONFIG_BASE                                          (0x4b70e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR1_CFG_CONFIG_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR0_CFG_OES_BASE                                             (0x4b70f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR0_CFG_OES_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR1_CFG_OES_BASE                                             (0x4b70f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR1_CFG_OES_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_BASE                                              (0x4b70f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_IO_PVU1_CFG_MMRS_BASE                                              (0x4b70f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_IO_PVU1_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PVU0_SRC_TOG_CFG_BASE                                              (0x4b70f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PVU0_SRC_TOG_CFG_SIZE                                              (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PVU0_CFG_TOG_CFG_BASE                                              (0x4b70f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PVU0_CFG_TOG_CFG_SIZE                                              (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_ECCAGGR0_BASE                                                      (0x4b71000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_ECCAGGR0_SIZE                                                      (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMASS_ECCAGGR_CFG_BASE                                            (0x4b71001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMASS_ECCAGGR_CFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_VIRTSS_ECCAGGR_CFG_BASE                                            (0x4b71002000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_VIRTSS_ECCAGGR_CFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMASS_INTA0_CFG_GCNTCFG_BASE                                      (0x4b71040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMASS_INTA0_CFG_GCNTCFG_SIZE                                      (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_RINGACC0_CFG_BASE                                                  (0x4b71080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_RINGACC0_CFG_SIZE                                                  (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_REGS0_CFG_MMRS_BASE                                                (0x4b710c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_REGS0_CFG_MMRS_SIZE                                                (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                      (0x4b710d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                      (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_INTR0_CFG_INTR_ROUTER_CFG_BASE                                     (0x4b710e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMASS_INTA0_CFG_L2G_BASE                                          (0x4b71100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMASS_INTA0_CFG_L2G_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMASS_INTA0_CFG_MCAST_BASE                                        (0x4b71110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMASS_INTA0_CFG_MCAST_SIZE                                        (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PROXY0_CFG_BUF_CFG_GCFG_BASE                                       (0x4b71120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                       (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PROXY0_CFG_BUFRAM_SLV_RAM_BASE                                     (0x4b71130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PROXY0_CFG_BUFRAM_SLV_RAM_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_SEC_PROXY0_CFG_MMRS_BASE                                           (0x4b71140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_SEC_PROXY0_CFG_MMRS_SIZE                                           (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMAP0_CFG_GCFG_BASE                                               (0x4b71150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMAP0_CFG_GCFG_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_RINGACC0_CFG_GCFG_BASE                                             (0x4b71160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_RINGACC0_CFG_GCFG_SIZE                                             (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PSILSS0_CFG_MMRS_BASE                                              (0x4b71170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PSILSS0_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_BCDMA0_CFG_GCFG_BASE                                               (0x4b711a0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_BCDMA0_CFG_GCFG_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MCRC0_S_CFG_MCRC64_BASE                                            (0x4b71f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MCRC0_S_CFG_MCRC64_SIZE                                            (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PSILCFG0_CFG_PROXY_BASE                                            (0x4b71f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PSILCFG0_CFG_PROXY_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS0_BASE                                            (0x4b71f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS0_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS1_BASE                                            (0x4b71f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS1_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS2_BASE                                            (0x4b71f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS2_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS3_BASE                                            (0x4b71f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS3_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS4_BASE                                            (0x4b71f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS4_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS5_BASE                                            (0x4b71f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS5_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS6_BASE                                            (0x4b71f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS6_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS7_BASE                                            (0x4b71f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS7_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS8_BASE                                            (0x4b71f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS8_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS9_BASE                                            (0x4b71f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS9_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS10_BASE                                           (0x4b71f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS10_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS11_BASE                                           (0x4b71f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS11_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS0_BASE                                            (0x4b71f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS0_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS1_BASE                                            (0x4b71f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS1_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS2_BASE                                            (0x4b71f92000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS2_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS3_BASE                                            (0x4b71f93000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS3_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS4_BASE                                            (0x4b71f94000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS4_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS5_BASE                                            (0x4b71f95000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS5_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS6_BASE                                            (0x4b71f96000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS6_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS7_BASE                                            (0x4b71f97000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS7_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS8_BASE                                            (0x4b71f98000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS8_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS9_BASE                                            (0x4b71f99000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS9_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS10_BASE                                           (0x4b71f9a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS10_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS11_BASE                                           (0x4b71f9b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX1_CFG_REGS11_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_RINGACC0_CFG_MON_BASE                                              (0x4b72000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_RINGACC0_CFG_MON_SIZE                                              (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR0_CFG_TIMERS_BASE                                          (0x4b72200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR0_CFG_TIMERS_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR1_CFG_TIMERS_BASE                                          (0x4b72240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR1_CFG_TIMERS_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_SEC_PROXY0_CFG_RT_BASE                                             (0x4b72400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_SEC_PROXY0_CFG_RT_SIZE                                             (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_SEC_PROXY0_CFG_SCFG_BASE                                           (0x4b72800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_SEC_PROXY0_CFG_SCFG_SIZE                                           (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_SEC_PROXY0_SRC_TARGET_DATA_BASE                                    (0x4b72c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                    (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PROXY0_SRC_TARGET0_DATA_BASE                                       (0x4b73000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PROXY0_SRC_TARGET0_DATA_SIZE                                       (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PROXY0_CFG_BUF_CFG_BASE                                            (0x4b73400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PROXY0_CFG_BUF_CFG_SIZE                                            (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMASS_INTA0_CFG_GCNTRTI_BASE                                      (0x4b73800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMASS_INTA0_CFG_GCNTRTI_SIZE                                      (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA0_CFG_INTR_BASE                                          (0x4b73c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA0_CFG_INTR_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA1_CFG_INTR_BASE                                          (0x4b73c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA1_CFG_INTR_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMASS_INTA0_CFG_INTR_BASE                                         (0x4b73d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMASS_INTA0_CFG_INTR_SIZE                                         (0x100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMAP0_CFG_RCHANRT_BASE                                            (0x4b74000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMAP0_CFG_RCHANRT_SIZE                                            (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMAP0_CFG_TCHANRT_BASE                                            (0x4b75000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_UDMAP0_CFG_TCHANRT_SIZE                                            (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_BCDMA0_CFG_TCHAN_BASE                                              (0x4b75840000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_BCDMA0_CFG_TCHAN_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_BCDMA0_CFG_RCHAN_BASE                                              (0x4b75880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_BCDMA0_CFG_RCHAN_SIZE                                              (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_BCDMA0_CFG_RING_BASE                                               (0x4b75900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_BCDMA0_CFG_RING_SIZE                                               (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_BCDMA0_CFG_TCHANRT_BASE                                            (0x4b75c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_BCDMA0_CFG_TCHANRT_SIZE                                            (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_BCDMA0_CFG_RCHANRT_BASE                                            (0x4b75d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_BCDMA0_CFG_RCHANRT_SIZE                                            (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_BCDMA0_CFG_RINGRT_BASE                                             (0x4b75e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_BCDMA0_CFG_RINGRT_SIZE                                             (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_IO_PVU0_CFG_TLBIF_TLB_BASE                                         (0x4b76000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_IO_PVU0_CFG_TLBIF_TLB_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_IO_PVU1_CFG_TLBIF_TLB_BASE                                         (0x4b76040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_IO_PVU1_CFG_TLBIF_TLB_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_RINGACC0_SRC_FIFOS_BASE                                            (0x4b78000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_RINGACC0_SRC_FIFOS_SIZE                                            (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_RINGACC0_CFG_RT_BASE                                               (0x4b7c000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_RINGACC0_CFG_RT_SIZE                                               (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA0_CFG_BASE                                               (0x4b80800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA0_CFG_SIZE                                               (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA1_CFG_BASE                                               (0x4b80801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA1_CFG_SIZE                                               (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMASS_INTA0_CFG_BASE                                              (0x4b80802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMASS_INTA0_CFG_SIZE                                              (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMASS_INTA0_CFG_UNMAP_BASE                                        (0x4b80880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMASS_INTA0_CFG_UNMAP_SIZE                                        (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA0_CFG_IMAP_BASE                                          (0x4b80900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA0_CFG_IMAP_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA1_CFG_IMAP_BASE                                          (0x4b80908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA1_CFG_IMAP_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMASS_INTA0_CFG_IMAP_BASE                                         (0x4b80940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMASS_INTA0_CFG_IMAP_SIZE                                         (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_NAV_DDR0_VIRTID_CFG_MMRS_BASE                                      (0x4b80a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_NAV_DDR0_VIRTID_CFG_MMRS_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_NAV_DDR1_VIRTID_CFG_MMRS_BASE                                      (0x4b80a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_NAV_DDR1_VIRTID_CFG_MMRS_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMAP0_CFG_TCHAN_BASE                                              (0x4b80b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMAP0_CFG_TCHAN_SIZE                                              (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMAP0_CFG_RCHAN_BASE                                              (0x4b80c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMAP0_CFG_RCHAN_SIZE                                              (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMAP0_CFG_RFLOW_BASE                                              (0x4b80d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMAP0_CFG_RFLOW_SIZE                                              (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_SPINLOCK0_CFG_BASE                                                 (0x4b80e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_SPINLOCK0_CFG_SIZE                                                 (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR0_CFG_CONFIG_BASE                                          (0x4b80e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR0_CFG_CONFIG_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR1_CFG_CONFIG_BASE                                          (0x4b80e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR1_CFG_CONFIG_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR0_CFG_OES_BASE                                             (0x4b80f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR0_CFG_OES_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR1_CFG_OES_BASE                                             (0x4b80f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR1_CFG_OES_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_IO_PVU0_CFG_MMRS_BASE                                              (0x4b80f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_IO_PVU0_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_IO_PVU1_CFG_MMRS_BASE                                              (0x4b80f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_IO_PVU1_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PVU0_SRC_TOG_CFG_BASE                                              (0x4b80f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PVU0_SRC_TOG_CFG_SIZE                                              (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PVU0_CFG_TOG_CFG_BASE                                              (0x4b80f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PVU0_CFG_TOG_CFG_SIZE                                              (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_ECCAGGR0_BASE                                                      (0x4b81000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_ECCAGGR0_SIZE                                                      (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMASS_ECCAGGR_CFG_BASE                                            (0x4b81001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMASS_ECCAGGR_CFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_VIRTSS_ECCAGGR_CFG_BASE                                            (0x4b81002000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_VIRTSS_ECCAGGR_CFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMASS_INTA0_CFG_GCNTCFG_BASE                                      (0x4b81040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMASS_INTA0_CFG_GCNTCFG_SIZE                                      (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_RINGACC0_CFG_BASE                                                  (0x4b81080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_RINGACC0_CFG_SIZE                                                  (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_REGS0_CFG_MMRS_BASE                                                (0x4b810c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_REGS0_CFG_MMRS_SIZE                                                (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                      (0x4b810d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                      (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_INTR0_CFG_INTR_ROUTER_CFG_BASE                                     (0x4b810e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMASS_INTA0_CFG_L2G_BASE                                          (0x4b81100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMASS_INTA0_CFG_L2G_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMASS_INTA0_CFG_MCAST_BASE                                        (0x4b81110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMASS_INTA0_CFG_MCAST_SIZE                                        (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PROXY0_CFG_BUF_CFG_GCFG_BASE                                       (0x4b81120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                       (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PROXY0_CFG_BUFRAM_SLV_RAM_BASE                                     (0x4b81130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PROXY0_CFG_BUFRAM_SLV_RAM_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_SEC_PROXY0_CFG_MMRS_BASE                                           (0x4b81140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_SEC_PROXY0_CFG_MMRS_SIZE                                           (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMAP0_CFG_GCFG_BASE                                               (0x4b81150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMAP0_CFG_GCFG_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_RINGACC0_CFG_GCFG_BASE                                             (0x4b81160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_RINGACC0_CFG_GCFG_SIZE                                             (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PSILSS0_CFG_MMRS_BASE                                              (0x4b81170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PSILSS0_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_BCDMA0_CFG_GCFG_BASE                                               (0x4b811a0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_BCDMA0_CFG_GCFG_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MCRC0_S_CFG_MCRC64_BASE                                            (0x4b81f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MCRC0_S_CFG_MCRC64_SIZE                                            (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PSILCFG0_CFG_PROXY_BASE                                            (0x4b81f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PSILCFG0_CFG_PROXY_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS0_BASE                                            (0x4b81f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS0_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS1_BASE                                            (0x4b81f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS1_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS2_BASE                                            (0x4b81f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS2_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS3_BASE                                            (0x4b81f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS3_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS4_BASE                                            (0x4b81f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS4_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS5_BASE                                            (0x4b81f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS5_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS6_BASE                                            (0x4b81f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS6_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS7_BASE                                            (0x4b81f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS7_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS8_BASE                                            (0x4b81f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS8_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS9_BASE                                            (0x4b81f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS9_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS10_BASE                                           (0x4b81f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS10_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS11_BASE                                           (0x4b81f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS11_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS0_BASE                                            (0x4b81f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS0_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS1_BASE                                            (0x4b81f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS1_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS2_BASE                                            (0x4b81f92000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS2_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS3_BASE                                            (0x4b81f93000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS3_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS4_BASE                                            (0x4b81f94000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS4_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS5_BASE                                            (0x4b81f95000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS5_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS6_BASE                                            (0x4b81f96000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS6_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS7_BASE                                            (0x4b81f97000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS7_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS8_BASE                                            (0x4b81f98000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS8_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS9_BASE                                            (0x4b81f99000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS9_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS10_BASE                                           (0x4b81f9a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS10_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS11_BASE                                           (0x4b81f9b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX1_CFG_REGS11_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_RINGACC0_CFG_MON_BASE                                              (0x4b82000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_RINGACC0_CFG_MON_SIZE                                              (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR0_CFG_TIMERS_BASE                                          (0x4b82200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR0_CFG_TIMERS_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR1_CFG_TIMERS_BASE                                          (0x4b82240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR1_CFG_TIMERS_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_SEC_PROXY0_CFG_RT_BASE                                             (0x4b82400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_SEC_PROXY0_CFG_RT_SIZE                                             (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_SEC_PROXY0_CFG_SCFG_BASE                                           (0x4b82800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_SEC_PROXY0_CFG_SCFG_SIZE                                           (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_SEC_PROXY0_SRC_TARGET_DATA_BASE                                    (0x4b82c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                    (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PROXY0_SRC_TARGET0_DATA_BASE                                       (0x4b83000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PROXY0_SRC_TARGET0_DATA_SIZE                                       (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PROXY0_CFG_BUF_CFG_BASE                                            (0x4b83400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PROXY0_CFG_BUF_CFG_SIZE                                            (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMASS_INTA0_CFG_GCNTRTI_BASE                                      (0x4b83800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMASS_INTA0_CFG_GCNTRTI_SIZE                                      (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA0_CFG_INTR_BASE                                          (0x4b83c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA0_CFG_INTR_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA1_CFG_INTR_BASE                                          (0x4b83c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA1_CFG_INTR_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMASS_INTA0_CFG_INTR_BASE                                         (0x4b83d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMASS_INTA0_CFG_INTR_SIZE                                         (0x100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMAP0_CFG_RCHANRT_BASE                                            (0x4b84000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMAP0_CFG_RCHANRT_SIZE                                            (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMAP0_CFG_TCHANRT_BASE                                            (0x4b85000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_UDMAP0_CFG_TCHANRT_SIZE                                            (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_BCDMA0_CFG_TCHAN_BASE                                              (0x4b85840000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_BCDMA0_CFG_TCHAN_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_BCDMA0_CFG_RCHAN_BASE                                              (0x4b85880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_BCDMA0_CFG_RCHAN_SIZE                                              (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_BCDMA0_CFG_RING_BASE                                               (0x4b85900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_BCDMA0_CFG_RING_SIZE                                               (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_BCDMA0_CFG_TCHANRT_BASE                                            (0x4b85c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_BCDMA0_CFG_TCHANRT_SIZE                                            (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_BCDMA0_CFG_RCHANRT_BASE                                            (0x4b85d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_BCDMA0_CFG_RCHANRT_SIZE                                            (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_BCDMA0_CFG_RINGRT_BASE                                             (0x4b85e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_BCDMA0_CFG_RINGRT_SIZE                                             (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_IO_PVU0_CFG_TLBIF_TLB_BASE                                         (0x4b86000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_IO_PVU0_CFG_TLBIF_TLB_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_IO_PVU1_CFG_TLBIF_TLB_BASE                                         (0x4b86040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_IO_PVU1_CFG_TLBIF_TLB_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_RINGACC0_SRC_FIFOS_BASE                                            (0x4b88000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_RINGACC0_SRC_FIFOS_SIZE                                            (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_RINGACC0_CFG_RT_BASE                                               (0x4b8c000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_RINGACC0_CFG_RT_SIZE                                               (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA0_CFG_BASE                                               (0x4b90800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA0_CFG_SIZE                                               (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA1_CFG_BASE                                               (0x4b90801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA1_CFG_SIZE                                               (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMASS_INTA0_CFG_BASE                                              (0x4b90802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMASS_INTA0_CFG_SIZE                                              (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMASS_INTA0_CFG_UNMAP_BASE                                        (0x4b90880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMASS_INTA0_CFG_UNMAP_SIZE                                        (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA0_CFG_IMAP_BASE                                          (0x4b90900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA0_CFG_IMAP_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA1_CFG_IMAP_BASE                                          (0x4b90908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA1_CFG_IMAP_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMASS_INTA0_CFG_IMAP_BASE                                         (0x4b90940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMASS_INTA0_CFG_IMAP_SIZE                                         (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_NAV_DDR0_VIRTID_CFG_MMRS_BASE                                      (0x4b90a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_NAV_DDR0_VIRTID_CFG_MMRS_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_NAV_DDR1_VIRTID_CFG_MMRS_BASE                                      (0x4b90a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_NAV_DDR1_VIRTID_CFG_MMRS_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMAP0_CFG_TCHAN_BASE                                              (0x4b90b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMAP0_CFG_TCHAN_SIZE                                              (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMAP0_CFG_RCHAN_BASE                                              (0x4b90c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMAP0_CFG_RCHAN_SIZE                                              (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMAP0_CFG_RFLOW_BASE                                              (0x4b90d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMAP0_CFG_RFLOW_SIZE                                              (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_SPINLOCK0_CFG_BASE                                                 (0x4b90e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_SPINLOCK0_CFG_SIZE                                                 (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR0_CFG_CONFIG_BASE                                          (0x4b90e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR0_CFG_CONFIG_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR1_CFG_CONFIG_BASE                                          (0x4b90e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR1_CFG_CONFIG_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR0_CFG_OES_BASE                                             (0x4b90f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR0_CFG_OES_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR1_CFG_OES_BASE                                             (0x4b90f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR1_CFG_OES_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_IO_PVU0_CFG_MMRS_BASE                                              (0x4b90f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_IO_PVU0_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_IO_PVU1_CFG_MMRS_BASE                                              (0x4b90f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_IO_PVU1_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PVU0_SRC_TOG_CFG_BASE                                              (0x4b90f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PVU0_SRC_TOG_CFG_SIZE                                              (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PVU0_CFG_TOG_CFG_BASE                                              (0x4b90f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PVU0_CFG_TOG_CFG_SIZE                                              (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_ECCAGGR0_BASE                                                      (0x4b91000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_ECCAGGR0_SIZE                                                      (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMASS_ECCAGGR_CFG_BASE                                            (0x4b91001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMASS_ECCAGGR_CFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_VIRTSS_ECCAGGR_CFG_BASE                                            (0x4b91002000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_VIRTSS_ECCAGGR_CFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMASS_INTA0_CFG_GCNTCFG_BASE                                      (0x4b91040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMASS_INTA0_CFG_GCNTCFG_SIZE                                      (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_RINGACC0_CFG_BASE                                                  (0x4b91080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_RINGACC0_CFG_SIZE                                                  (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_REGS0_CFG_MMRS_BASE                                                (0x4b910c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_REGS0_CFG_MMRS_SIZE                                                (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                      (0x4b910d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                      (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_INTR0_CFG_INTR_ROUTER_CFG_BASE                                     (0x4b910e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMASS_INTA0_CFG_L2G_BASE                                          (0x4b91100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMASS_INTA0_CFG_L2G_SIZE                                          (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMASS_INTA0_CFG_MCAST_BASE                                        (0x4b91110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMASS_INTA0_CFG_MCAST_SIZE                                        (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PROXY0_CFG_BUF_CFG_GCFG_BASE                                       (0x4b91120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                       (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PROXY0_CFG_BUFRAM_SLV_RAM_BASE                                     (0x4b91130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PROXY0_CFG_BUFRAM_SLV_RAM_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_SEC_PROXY0_CFG_MMRS_BASE                                           (0x4b91140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_SEC_PROXY0_CFG_MMRS_SIZE                                           (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMAP0_CFG_GCFG_BASE                                               (0x4b91150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMAP0_CFG_GCFG_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_RINGACC0_CFG_GCFG_BASE                                             (0x4b91160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_RINGACC0_CFG_GCFG_SIZE                                             (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PSILSS0_CFG_MMRS_BASE                                              (0x4b91170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PSILSS0_CFG_MMRS_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_BCDMA0_CFG_GCFG_BASE                                               (0x4b911a0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_BCDMA0_CFG_GCFG_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MCRC0_S_CFG_MCRC64_BASE                                            (0x4b91f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MCRC0_S_CFG_MCRC64_SIZE                                            (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PSILCFG0_CFG_PROXY_BASE                                            (0x4b91f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PSILCFG0_CFG_PROXY_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS0_BASE                                            (0x4b91f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS0_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS1_BASE                                            (0x4b91f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS1_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS2_BASE                                            (0x4b91f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS2_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS3_BASE                                            (0x4b91f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS3_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS4_BASE                                            (0x4b91f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS4_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS5_BASE                                            (0x4b91f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS5_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS6_BASE                                            (0x4b91f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS6_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS7_BASE                                            (0x4b91f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS7_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS8_BASE                                            (0x4b91f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS8_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS9_BASE                                            (0x4b91f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS9_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS10_BASE                                           (0x4b91f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS10_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS11_BASE                                           (0x4b91f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS11_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS0_BASE                                            (0x4b91f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS0_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS1_BASE                                            (0x4b91f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS1_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS2_BASE                                            (0x4b91f92000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS2_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS3_BASE                                            (0x4b91f93000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS3_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS4_BASE                                            (0x4b91f94000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS4_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS5_BASE                                            (0x4b91f95000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS5_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS6_BASE                                            (0x4b91f96000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS6_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS7_BASE                                            (0x4b91f97000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS7_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS8_BASE                                            (0x4b91f98000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS8_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS9_BASE                                            (0x4b91f99000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS9_SIZE                                            (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS10_BASE                                           (0x4b91f9a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS10_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS11_BASE                                           (0x4b91f9b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX1_CFG_REGS11_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_RINGACC0_CFG_MON_BASE                                              (0x4b92000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_RINGACC0_CFG_MON_SIZE                                              (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR0_CFG_TIMERS_BASE                                          (0x4b92200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR0_CFG_TIMERS_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR1_CFG_TIMERS_BASE                                          (0x4b92240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR1_CFG_TIMERS_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_SEC_PROXY0_CFG_RT_BASE                                             (0x4b92400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_SEC_PROXY0_CFG_RT_SIZE                                             (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_SEC_PROXY0_CFG_SCFG_BASE                                           (0x4b92800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_SEC_PROXY0_CFG_SCFG_SIZE                                           (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_SEC_PROXY0_SRC_TARGET_DATA_BASE                                    (0x4b92c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                    (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PROXY0_SRC_TARGET0_DATA_BASE                                       (0x4b93000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PROXY0_SRC_TARGET0_DATA_SIZE                                       (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PROXY0_CFG_BUF_CFG_BASE                                            (0x4b93400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PROXY0_CFG_BUF_CFG_SIZE                                            (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMASS_INTA0_CFG_GCNTRTI_BASE                                      (0x4b93800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMASS_INTA0_CFG_GCNTRTI_SIZE                                      (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA0_CFG_INTR_BASE                                          (0x4b93c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA0_CFG_INTR_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA1_CFG_INTR_BASE                                          (0x4b93c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA1_CFG_INTR_SIZE                                          (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMASS_INTA0_CFG_INTR_BASE                                         (0x4b93d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMASS_INTA0_CFG_INTR_SIZE                                         (0x100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMAP0_CFG_RCHANRT_BASE                                            (0x4b94000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMAP0_CFG_RCHANRT_SIZE                                            (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMAP0_CFG_TCHANRT_BASE                                            (0x4b95000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_UDMAP0_CFG_TCHANRT_SIZE                                            (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_BCDMA0_CFG_TCHAN_BASE                                              (0x4b95840000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_BCDMA0_CFG_TCHAN_SIZE                                              (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_BCDMA0_CFG_RCHAN_BASE                                              (0x4b95880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_BCDMA0_CFG_RCHAN_SIZE                                              (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_BCDMA0_CFG_RING_BASE                                               (0x4b95900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_BCDMA0_CFG_RING_SIZE                                               (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_BCDMA0_CFG_TCHANRT_BASE                                            (0x4b95c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_BCDMA0_CFG_TCHANRT_SIZE                                            (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_BCDMA0_CFG_RCHANRT_BASE                                            (0x4b95d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_BCDMA0_CFG_RCHANRT_SIZE                                            (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_BCDMA0_CFG_RINGRT_BASE                                             (0x4b95e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_BCDMA0_CFG_RINGRT_SIZE                                             (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_IO_PVU0_CFG_TLBIF_TLB_BASE                                         (0x4b96000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_IO_PVU0_CFG_TLBIF_TLB_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_IO_PVU1_CFG_TLBIF_TLB_BASE                                         (0x4b96040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_IO_PVU1_CFG_TLBIF_TLB_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_RINGACC0_SRC_FIFOS_BASE                                            (0x4b98000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_RINGACC0_SRC_FIFOS_SIZE                                            (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_RINGACC0_CFG_RT_BASE                                               (0x4b9c000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_RINGACC0_CFG_RT_SIZE                                               (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA0_CFG_BASE                                              (0x4ba0800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA0_CFG_SIZE                                              (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA1_CFG_BASE                                              (0x4ba0801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA1_CFG_SIZE                                              (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMASS_INTA0_CFG_BASE                                             (0x4ba0802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMASS_INTA0_CFG_SIZE                                             (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMASS_INTA0_CFG_UNMAP_BASE                                       (0x4ba0880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMASS_INTA0_CFG_UNMAP_SIZE                                       (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA0_CFG_IMAP_BASE                                         (0x4ba0900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA0_CFG_IMAP_SIZE                                         (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA1_CFG_IMAP_BASE                                         (0x4ba0908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA1_CFG_IMAP_SIZE                                         (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMASS_INTA0_CFG_IMAP_BASE                                        (0x4ba0940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMASS_INTA0_CFG_IMAP_SIZE                                        (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_NAV_DDR0_VIRTID_CFG_MMRS_BASE                                     (0x4ba0a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_NAV_DDR0_VIRTID_CFG_MMRS_SIZE                                     (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_NAV_DDR1_VIRTID_CFG_MMRS_BASE                                     (0x4ba0a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_NAV_DDR1_VIRTID_CFG_MMRS_SIZE                                     (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMAP0_CFG_TCHAN_BASE                                             (0x4ba0b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMAP0_CFG_TCHAN_SIZE                                             (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMAP0_CFG_RCHAN_BASE                                             (0x4ba0c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMAP0_CFG_RCHAN_SIZE                                             (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMAP0_CFG_RFLOW_BASE                                             (0x4ba0d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMAP0_CFG_RFLOW_SIZE                                             (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_SPINLOCK0_CFG_BASE                                                (0x4ba0e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_SPINLOCK0_CFG_SIZE                                                (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR0_CFG_CONFIG_BASE                                         (0x4ba0e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR0_CFG_CONFIG_SIZE                                         (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR1_CFG_CONFIG_BASE                                         (0x4ba0e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR1_CFG_CONFIG_SIZE                                         (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR0_CFG_OES_BASE                                            (0x4ba0f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR0_CFG_OES_SIZE                                            (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR1_CFG_OES_BASE                                            (0x4ba0f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR1_CFG_OES_SIZE                                            (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_IO_PVU0_CFG_MMRS_BASE                                             (0x4ba0f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_IO_PVU0_CFG_MMRS_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_IO_PVU1_CFG_MMRS_BASE                                             (0x4ba0f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_IO_PVU1_CFG_MMRS_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PVU0_SRC_TOG_CFG_BASE                                             (0x4ba0f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PVU0_SRC_TOG_CFG_SIZE                                             (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PVU0_CFG_TOG_CFG_BASE                                             (0x4ba0f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PVU0_CFG_TOG_CFG_SIZE                                             (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_ECCAGGR0_BASE                                                     (0x4ba1000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_ECCAGGR0_SIZE                                                     (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMASS_ECCAGGR_CFG_BASE                                           (0x4ba1001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMASS_ECCAGGR_CFG_SIZE                                           (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_VIRTSS_ECCAGGR_CFG_BASE                                           (0x4ba1002000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_VIRTSS_ECCAGGR_CFG_SIZE                                           (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMASS_INTA0_CFG_GCNTCFG_BASE                                     (0x4ba1040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMASS_INTA0_CFG_GCNTCFG_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_RINGACC0_CFG_BASE                                                 (0x4ba1080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_RINGACC0_CFG_SIZE                                                 (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_REGS0_CFG_MMRS_BASE                                               (0x4ba10c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_REGS0_CFG_MMRS_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                     (0x4ba10d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                     (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_INTR0_CFG_INTR_ROUTER_CFG_BASE                                    (0x4ba10e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                    (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMASS_INTA0_CFG_L2G_BASE                                         (0x4ba1100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMASS_INTA0_CFG_L2G_SIZE                                         (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMASS_INTA0_CFG_MCAST_BASE                                       (0x4ba1110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMASS_INTA0_CFG_MCAST_SIZE                                       (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PROXY0_CFG_BUF_CFG_GCFG_BASE                                      (0x4ba1120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PROXY0_CFG_BUFRAM_SLV_RAM_BASE                                    (0x4ba1130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PROXY0_CFG_BUFRAM_SLV_RAM_SIZE                                    (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_SEC_PROXY0_CFG_MMRS_BASE                                          (0x4ba1140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_SEC_PROXY0_CFG_MMRS_SIZE                                          (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMAP0_CFG_GCFG_BASE                                              (0x4ba1150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMAP0_CFG_GCFG_SIZE                                              (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_RINGACC0_CFG_GCFG_BASE                                            (0x4ba1160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_RINGACC0_CFG_GCFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PSILSS0_CFG_MMRS_BASE                                             (0x4ba1170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PSILSS0_CFG_MMRS_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_BCDMA0_CFG_GCFG_BASE                                              (0x4ba11a0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_BCDMA0_CFG_GCFG_SIZE                                              (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MCRC0_S_CFG_MCRC64_BASE                                           (0x4ba1f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MCRC0_S_CFG_MCRC64_SIZE                                           (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PSILCFG0_CFG_PROXY_BASE                                           (0x4ba1f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PSILCFG0_CFG_PROXY_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS0_BASE                                           (0x4ba1f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS0_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS1_BASE                                           (0x4ba1f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS1_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS2_BASE                                           (0x4ba1f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS2_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS3_BASE                                           (0x4ba1f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS3_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS4_BASE                                           (0x4ba1f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS4_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS5_BASE                                           (0x4ba1f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS5_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS6_BASE                                           (0x4ba1f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS6_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS7_BASE                                           (0x4ba1f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS7_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS8_BASE                                           (0x4ba1f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS8_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS9_BASE                                           (0x4ba1f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS9_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS10_BASE                                          (0x4ba1f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS10_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS11_BASE                                          (0x4ba1f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS11_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS0_BASE                                           (0x4ba1f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS0_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS1_BASE                                           (0x4ba1f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS1_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS2_BASE                                           (0x4ba1f92000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS2_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS3_BASE                                           (0x4ba1f93000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS3_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS4_BASE                                           (0x4ba1f94000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS4_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS5_BASE                                           (0x4ba1f95000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS5_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS6_BASE                                           (0x4ba1f96000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS6_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS7_BASE                                           (0x4ba1f97000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS7_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS8_BASE                                           (0x4ba1f98000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS8_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS9_BASE                                           (0x4ba1f99000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS9_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS10_BASE                                          (0x4ba1f9a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS10_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS11_BASE                                          (0x4ba1f9b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX1_CFG_REGS11_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_RINGACC0_CFG_MON_BASE                                             (0x4ba2000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_RINGACC0_CFG_MON_SIZE                                             (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR0_CFG_TIMERS_BASE                                         (0x4ba2200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR0_CFG_TIMERS_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR1_CFG_TIMERS_BASE                                         (0x4ba2240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR1_CFG_TIMERS_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_SEC_PROXY0_CFG_RT_BASE                                            (0x4ba2400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_SEC_PROXY0_CFG_RT_SIZE                                            (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_SEC_PROXY0_CFG_SCFG_BASE                                          (0x4ba2800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_SEC_PROXY0_CFG_SCFG_SIZE                                          (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_SEC_PROXY0_SRC_TARGET_DATA_BASE                                   (0x4ba2c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                   (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PROXY0_SRC_TARGET0_DATA_BASE                                      (0x4ba3000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PROXY0_SRC_TARGET0_DATA_SIZE                                      (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PROXY0_CFG_BUF_CFG_BASE                                           (0x4ba3400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PROXY0_CFG_BUF_CFG_SIZE                                           (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMASS_INTA0_CFG_GCNTRTI_BASE                                     (0x4ba3800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMASS_INTA0_CFG_GCNTRTI_SIZE                                     (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA0_CFG_INTR_BASE                                         (0x4ba3c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA0_CFG_INTR_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA1_CFG_INTR_BASE                                         (0x4ba3c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA1_CFG_INTR_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMASS_INTA0_CFG_INTR_BASE                                        (0x4ba3d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMASS_INTA0_CFG_INTR_SIZE                                        (0x100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMAP0_CFG_RCHANRT_BASE                                           (0x4ba4000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMAP0_CFG_RCHANRT_SIZE                                           (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMAP0_CFG_TCHANRT_BASE                                           (0x4ba5000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_UDMAP0_CFG_TCHANRT_SIZE                                           (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_BCDMA0_CFG_TCHAN_BASE                                             (0x4ba5840000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_BCDMA0_CFG_TCHAN_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_BCDMA0_CFG_RCHAN_BASE                                             (0x4ba5880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_BCDMA0_CFG_RCHAN_SIZE                                             (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_BCDMA0_CFG_RING_BASE                                              (0x4ba5900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_BCDMA0_CFG_RING_SIZE                                              (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_BCDMA0_CFG_TCHANRT_BASE                                           (0x4ba5c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_BCDMA0_CFG_TCHANRT_SIZE                                           (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_BCDMA0_CFG_RCHANRT_BASE                                           (0x4ba5d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_BCDMA0_CFG_RCHANRT_SIZE                                           (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_BCDMA0_CFG_RINGRT_BASE                                            (0x4ba5e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_BCDMA0_CFG_RINGRT_SIZE                                            (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_IO_PVU0_CFG_TLBIF_TLB_BASE                                        (0x4ba6000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_IO_PVU0_CFG_TLBIF_TLB_SIZE                                        (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_IO_PVU1_CFG_TLBIF_TLB_BASE                                        (0x4ba6040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_IO_PVU1_CFG_TLBIF_TLB_SIZE                                        (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_RINGACC0_SRC_FIFOS_BASE                                           (0x4ba8000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_RINGACC0_SRC_FIFOS_SIZE                                           (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_RINGACC0_CFG_RT_BASE                                              (0x4bac000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_RINGACC0_CFG_RT_SIZE                                              (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA0_CFG_BASE                                              (0x4bb0800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA0_CFG_SIZE                                              (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA1_CFG_BASE                                              (0x4bb0801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA1_CFG_SIZE                                              (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMASS_INTA0_CFG_BASE                                             (0x4bb0802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMASS_INTA0_CFG_SIZE                                             (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMASS_INTA0_CFG_UNMAP_BASE                                       (0x4bb0880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMASS_INTA0_CFG_UNMAP_SIZE                                       (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA0_CFG_IMAP_BASE                                         (0x4bb0900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA0_CFG_IMAP_SIZE                                         (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA1_CFG_IMAP_BASE                                         (0x4bb0908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA1_CFG_IMAP_SIZE                                         (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMASS_INTA0_CFG_IMAP_BASE                                        (0x4bb0940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMASS_INTA0_CFG_IMAP_SIZE                                        (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_NAV_DDR0_VIRTID_CFG_MMRS_BASE                                     (0x4bb0a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_NAV_DDR0_VIRTID_CFG_MMRS_SIZE                                     (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_NAV_DDR1_VIRTID_CFG_MMRS_BASE                                     (0x4bb0a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_NAV_DDR1_VIRTID_CFG_MMRS_SIZE                                     (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMAP0_CFG_TCHAN_BASE                                             (0x4bb0b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMAP0_CFG_TCHAN_SIZE                                             (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMAP0_CFG_RCHAN_BASE                                             (0x4bb0c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMAP0_CFG_RCHAN_SIZE                                             (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMAP0_CFG_RFLOW_BASE                                             (0x4bb0d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMAP0_CFG_RFLOW_SIZE                                             (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_SPINLOCK0_CFG_BASE                                                (0x4bb0e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_SPINLOCK0_CFG_SIZE                                                (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR0_CFG_CONFIG_BASE                                         (0x4bb0e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR0_CFG_CONFIG_SIZE                                         (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR1_CFG_CONFIG_BASE                                         (0x4bb0e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR1_CFG_CONFIG_SIZE                                         (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR0_CFG_OES_BASE                                            (0x4bb0f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR0_CFG_OES_SIZE                                            (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR1_CFG_OES_BASE                                            (0x4bb0f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR1_CFG_OES_SIZE                                            (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_IO_PVU0_CFG_MMRS_BASE                                             (0x4bb0f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_IO_PVU0_CFG_MMRS_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_IO_PVU1_CFG_MMRS_BASE                                             (0x4bb0f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_IO_PVU1_CFG_MMRS_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PVU0_SRC_TOG_CFG_BASE                                             (0x4bb0f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PVU0_SRC_TOG_CFG_SIZE                                             (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PVU0_CFG_TOG_CFG_BASE                                             (0x4bb0f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PVU0_CFG_TOG_CFG_SIZE                                             (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_ECCAGGR0_BASE                                                     (0x4bb1000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_ECCAGGR0_SIZE                                                     (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMASS_ECCAGGR_CFG_BASE                                           (0x4bb1001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMASS_ECCAGGR_CFG_SIZE                                           (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_VIRTSS_ECCAGGR_CFG_BASE                                           (0x4bb1002000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_VIRTSS_ECCAGGR_CFG_SIZE                                           (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMASS_INTA0_CFG_GCNTCFG_BASE                                     (0x4bb1040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMASS_INTA0_CFG_GCNTCFG_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_RINGACC0_CFG_BASE                                                 (0x4bb1080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_RINGACC0_CFG_SIZE                                                 (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_REGS0_CFG_MMRS_BASE                                               (0x4bb10c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_REGS0_CFG_MMRS_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                     (0x4bb10d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                     (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_INTR0_CFG_INTR_ROUTER_CFG_BASE                                    (0x4bb10e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                    (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMASS_INTA0_CFG_L2G_BASE                                         (0x4bb1100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMASS_INTA0_CFG_L2G_SIZE                                         (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMASS_INTA0_CFG_MCAST_BASE                                       (0x4bb1110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMASS_INTA0_CFG_MCAST_SIZE                                       (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PROXY0_CFG_BUF_CFG_GCFG_BASE                                      (0x4bb1120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PROXY0_CFG_BUFRAM_SLV_RAM_BASE                                    (0x4bb1130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PROXY0_CFG_BUFRAM_SLV_RAM_SIZE                                    (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_SEC_PROXY0_CFG_MMRS_BASE                                          (0x4bb1140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_SEC_PROXY0_CFG_MMRS_SIZE                                          (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMAP0_CFG_GCFG_BASE                                              (0x4bb1150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMAP0_CFG_GCFG_SIZE                                              (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_RINGACC0_CFG_GCFG_BASE                                            (0x4bb1160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_RINGACC0_CFG_GCFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PSILSS0_CFG_MMRS_BASE                                             (0x4bb1170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PSILSS0_CFG_MMRS_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_BCDMA0_CFG_GCFG_BASE                                              (0x4bb11a0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_BCDMA0_CFG_GCFG_SIZE                                              (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MCRC0_S_CFG_MCRC64_BASE                                           (0x4bb1f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MCRC0_S_CFG_MCRC64_SIZE                                           (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PSILCFG0_CFG_PROXY_BASE                                           (0x4bb1f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PSILCFG0_CFG_PROXY_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS0_BASE                                           (0x4bb1f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS0_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS1_BASE                                           (0x4bb1f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS1_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS2_BASE                                           (0x4bb1f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS2_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS3_BASE                                           (0x4bb1f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS3_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS4_BASE                                           (0x4bb1f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS4_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS5_BASE                                           (0x4bb1f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS5_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS6_BASE                                           (0x4bb1f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS6_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS7_BASE                                           (0x4bb1f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS7_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS8_BASE                                           (0x4bb1f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS8_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS9_BASE                                           (0x4bb1f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS9_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS10_BASE                                          (0x4bb1f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS10_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS11_BASE                                          (0x4bb1f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS11_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS0_BASE                                           (0x4bb1f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS0_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS1_BASE                                           (0x4bb1f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS1_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS2_BASE                                           (0x4bb1f92000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS2_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS3_BASE                                           (0x4bb1f93000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS3_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS4_BASE                                           (0x4bb1f94000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS4_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS5_BASE                                           (0x4bb1f95000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS5_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS6_BASE                                           (0x4bb1f96000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS6_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS7_BASE                                           (0x4bb1f97000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS7_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS8_BASE                                           (0x4bb1f98000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS8_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS9_BASE                                           (0x4bb1f99000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS9_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS10_BASE                                          (0x4bb1f9a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS10_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS11_BASE                                          (0x4bb1f9b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX1_CFG_REGS11_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_RINGACC0_CFG_MON_BASE                                             (0x4bb2000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_RINGACC0_CFG_MON_SIZE                                             (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR0_CFG_TIMERS_BASE                                         (0x4bb2200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR0_CFG_TIMERS_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR1_CFG_TIMERS_BASE                                         (0x4bb2240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR1_CFG_TIMERS_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_SEC_PROXY0_CFG_RT_BASE                                            (0x4bb2400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_SEC_PROXY0_CFG_RT_SIZE                                            (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_SEC_PROXY0_CFG_SCFG_BASE                                          (0x4bb2800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_SEC_PROXY0_CFG_SCFG_SIZE                                          (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_SEC_PROXY0_SRC_TARGET_DATA_BASE                                   (0x4bb2c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                   (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PROXY0_SRC_TARGET0_DATA_BASE                                      (0x4bb3000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PROXY0_SRC_TARGET0_DATA_SIZE                                      (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PROXY0_CFG_BUF_CFG_BASE                                           (0x4bb3400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PROXY0_CFG_BUF_CFG_SIZE                                           (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMASS_INTA0_CFG_GCNTRTI_BASE                                     (0x4bb3800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMASS_INTA0_CFG_GCNTRTI_SIZE                                     (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA0_CFG_INTR_BASE                                         (0x4bb3c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA0_CFG_INTR_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA1_CFG_INTR_BASE                                         (0x4bb3c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA1_CFG_INTR_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMASS_INTA0_CFG_INTR_BASE                                        (0x4bb3d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMASS_INTA0_CFG_INTR_SIZE                                        (0x100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMAP0_CFG_RCHANRT_BASE                                           (0x4bb4000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMAP0_CFG_RCHANRT_SIZE                                           (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMAP0_CFG_TCHANRT_BASE                                           (0x4bb5000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_UDMAP0_CFG_TCHANRT_SIZE                                           (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_BCDMA0_CFG_TCHAN_BASE                                             (0x4bb5840000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_BCDMA0_CFG_TCHAN_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_BCDMA0_CFG_RCHAN_BASE                                             (0x4bb5880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_BCDMA0_CFG_RCHAN_SIZE                                             (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_BCDMA0_CFG_RING_BASE                                              (0x4bb5900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_BCDMA0_CFG_RING_SIZE                                              (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_BCDMA0_CFG_TCHANRT_BASE                                           (0x4bb5c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_BCDMA0_CFG_TCHANRT_SIZE                                           (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_BCDMA0_CFG_RCHANRT_BASE                                           (0x4bb5d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_BCDMA0_CFG_RCHANRT_SIZE                                           (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_BCDMA0_CFG_RINGRT_BASE                                            (0x4bb5e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_BCDMA0_CFG_RINGRT_SIZE                                            (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_IO_PVU0_CFG_TLBIF_TLB_BASE                                        (0x4bb6000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_IO_PVU0_CFG_TLBIF_TLB_SIZE                                        (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_IO_PVU1_CFG_TLBIF_TLB_BASE                                        (0x4bb6040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_IO_PVU1_CFG_TLBIF_TLB_SIZE                                        (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_RINGACC0_SRC_FIFOS_BASE                                           (0x4bb8000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_RINGACC0_SRC_FIFOS_SIZE                                           (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_RINGACC0_CFG_RT_BASE                                              (0x4bbc000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_RINGACC0_CFG_RT_SIZE                                              (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA0_CFG_BASE                                              (0x4bc0800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA0_CFG_SIZE                                              (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA1_CFG_BASE                                              (0x4bc0801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA1_CFG_SIZE                                              (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMASS_INTA0_CFG_BASE                                             (0x4bc0802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMASS_INTA0_CFG_SIZE                                             (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMASS_INTA0_CFG_UNMAP_BASE                                       (0x4bc0880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMASS_INTA0_CFG_UNMAP_SIZE                                       (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA0_CFG_IMAP_BASE                                         (0x4bc0900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA0_CFG_IMAP_SIZE                                         (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA1_CFG_IMAP_BASE                                         (0x4bc0908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA1_CFG_IMAP_SIZE                                         (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMASS_INTA0_CFG_IMAP_BASE                                        (0x4bc0940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMASS_INTA0_CFG_IMAP_SIZE                                        (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_NAV_DDR0_VIRTID_CFG_MMRS_BASE                                     (0x4bc0a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_NAV_DDR0_VIRTID_CFG_MMRS_SIZE                                     (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_NAV_DDR1_VIRTID_CFG_MMRS_BASE                                     (0x4bc0a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_NAV_DDR1_VIRTID_CFG_MMRS_SIZE                                     (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMAP0_CFG_TCHAN_BASE                                             (0x4bc0b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMAP0_CFG_TCHAN_SIZE                                             (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMAP0_CFG_RCHAN_BASE                                             (0x4bc0c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMAP0_CFG_RCHAN_SIZE                                             (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMAP0_CFG_RFLOW_BASE                                             (0x4bc0d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMAP0_CFG_RFLOW_SIZE                                             (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_SPINLOCK0_CFG_BASE                                                (0x4bc0e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_SPINLOCK0_CFG_SIZE                                                (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR0_CFG_CONFIG_BASE                                         (0x4bc0e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR0_CFG_CONFIG_SIZE                                         (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR1_CFG_CONFIG_BASE                                         (0x4bc0e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR1_CFG_CONFIG_SIZE                                         (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR0_CFG_OES_BASE                                            (0x4bc0f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR0_CFG_OES_SIZE                                            (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR1_CFG_OES_BASE                                            (0x4bc0f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR1_CFG_OES_SIZE                                            (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_IO_PVU0_CFG_MMRS_BASE                                             (0x4bc0f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_IO_PVU0_CFG_MMRS_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_IO_PVU1_CFG_MMRS_BASE                                             (0x4bc0f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_IO_PVU1_CFG_MMRS_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PVU0_SRC_TOG_CFG_BASE                                             (0x4bc0f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PVU0_SRC_TOG_CFG_SIZE                                             (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PVU0_CFG_TOG_CFG_BASE                                             (0x4bc0f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PVU0_CFG_TOG_CFG_SIZE                                             (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_ECCAGGR0_BASE                                                     (0x4bc1000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_ECCAGGR0_SIZE                                                     (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMASS_ECCAGGR_CFG_BASE                                           (0x4bc1001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMASS_ECCAGGR_CFG_SIZE                                           (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_VIRTSS_ECCAGGR_CFG_BASE                                           (0x4bc1002000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_VIRTSS_ECCAGGR_CFG_SIZE                                           (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMASS_INTA0_CFG_GCNTCFG_BASE                                     (0x4bc1040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMASS_INTA0_CFG_GCNTCFG_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_RINGACC0_CFG_BASE                                                 (0x4bc1080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_RINGACC0_CFG_SIZE                                                 (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_REGS0_CFG_MMRS_BASE                                               (0x4bc10c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_REGS0_CFG_MMRS_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                     (0x4bc10d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                     (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_INTR0_CFG_INTR_ROUTER_CFG_BASE                                    (0x4bc10e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                    (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMASS_INTA0_CFG_L2G_BASE                                         (0x4bc1100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMASS_INTA0_CFG_L2G_SIZE                                         (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMASS_INTA0_CFG_MCAST_BASE                                       (0x4bc1110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMASS_INTA0_CFG_MCAST_SIZE                                       (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PROXY0_CFG_BUF_CFG_GCFG_BASE                                      (0x4bc1120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PROXY0_CFG_BUFRAM_SLV_RAM_BASE                                    (0x4bc1130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PROXY0_CFG_BUFRAM_SLV_RAM_SIZE                                    (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_SEC_PROXY0_CFG_MMRS_BASE                                          (0x4bc1140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_SEC_PROXY0_CFG_MMRS_SIZE                                          (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMAP0_CFG_GCFG_BASE                                              (0x4bc1150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMAP0_CFG_GCFG_SIZE                                              (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_RINGACC0_CFG_GCFG_BASE                                            (0x4bc1160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_RINGACC0_CFG_GCFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PSILSS0_CFG_MMRS_BASE                                             (0x4bc1170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PSILSS0_CFG_MMRS_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_BCDMA0_CFG_GCFG_BASE                                              (0x4bc11a0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_BCDMA0_CFG_GCFG_SIZE                                              (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MCRC0_S_CFG_MCRC64_BASE                                           (0x4bc1f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MCRC0_S_CFG_MCRC64_SIZE                                           (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PSILCFG0_CFG_PROXY_BASE                                           (0x4bc1f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PSILCFG0_CFG_PROXY_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS0_BASE                                           (0x4bc1f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS0_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS1_BASE                                           (0x4bc1f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS1_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS2_BASE                                           (0x4bc1f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS2_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS3_BASE                                           (0x4bc1f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS3_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS4_BASE                                           (0x4bc1f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS4_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS5_BASE                                           (0x4bc1f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS5_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS6_BASE                                           (0x4bc1f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS6_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS7_BASE                                           (0x4bc1f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS7_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS8_BASE                                           (0x4bc1f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS8_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS9_BASE                                           (0x4bc1f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS9_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS10_BASE                                          (0x4bc1f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS10_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS11_BASE                                          (0x4bc1f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS11_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS0_BASE                                           (0x4bc1f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS0_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS1_BASE                                           (0x4bc1f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS1_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS2_BASE                                           (0x4bc1f92000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS2_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS3_BASE                                           (0x4bc1f93000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS3_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS4_BASE                                           (0x4bc1f94000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS4_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS5_BASE                                           (0x4bc1f95000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS5_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS6_BASE                                           (0x4bc1f96000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS6_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS7_BASE                                           (0x4bc1f97000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS7_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS8_BASE                                           (0x4bc1f98000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS8_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS9_BASE                                           (0x4bc1f99000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS9_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS10_BASE                                          (0x4bc1f9a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS10_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS11_BASE                                          (0x4bc1f9b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX1_CFG_REGS11_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_RINGACC0_CFG_MON_BASE                                             (0x4bc2000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_RINGACC0_CFG_MON_SIZE                                             (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR0_CFG_TIMERS_BASE                                         (0x4bc2200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR0_CFG_TIMERS_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR1_CFG_TIMERS_BASE                                         (0x4bc2240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR1_CFG_TIMERS_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_SEC_PROXY0_CFG_RT_BASE                                            (0x4bc2400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_SEC_PROXY0_CFG_RT_SIZE                                            (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_SEC_PROXY0_CFG_SCFG_BASE                                          (0x4bc2800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_SEC_PROXY0_CFG_SCFG_SIZE                                          (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_SEC_PROXY0_SRC_TARGET_DATA_BASE                                   (0x4bc2c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                   (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PROXY0_SRC_TARGET0_DATA_BASE                                      (0x4bc3000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PROXY0_SRC_TARGET0_DATA_SIZE                                      (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PROXY0_CFG_BUF_CFG_BASE                                           (0x4bc3400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PROXY0_CFG_BUF_CFG_SIZE                                           (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMASS_INTA0_CFG_GCNTRTI_BASE                                     (0x4bc3800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMASS_INTA0_CFG_GCNTRTI_SIZE                                     (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA0_CFG_INTR_BASE                                         (0x4bc3c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA0_CFG_INTR_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA1_CFG_INTR_BASE                                         (0x4bc3c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA1_CFG_INTR_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMASS_INTA0_CFG_INTR_BASE                                        (0x4bc3d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMASS_INTA0_CFG_INTR_SIZE                                        (0x100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMAP0_CFG_RCHANRT_BASE                                           (0x4bc4000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMAP0_CFG_RCHANRT_SIZE                                           (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMAP0_CFG_TCHANRT_BASE                                           (0x4bc5000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_UDMAP0_CFG_TCHANRT_SIZE                                           (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_BCDMA0_CFG_TCHAN_BASE                                             (0x4bc5840000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_BCDMA0_CFG_TCHAN_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_BCDMA0_CFG_RCHAN_BASE                                             (0x4bc5880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_BCDMA0_CFG_RCHAN_SIZE                                             (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_BCDMA0_CFG_RING_BASE                                              (0x4bc5900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_BCDMA0_CFG_RING_SIZE                                              (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_BCDMA0_CFG_TCHANRT_BASE                                           (0x4bc5c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_BCDMA0_CFG_TCHANRT_SIZE                                           (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_BCDMA0_CFG_RCHANRT_BASE                                           (0x4bc5d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_BCDMA0_CFG_RCHANRT_SIZE                                           (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_BCDMA0_CFG_RINGRT_BASE                                            (0x4bc5e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_BCDMA0_CFG_RINGRT_SIZE                                            (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_IO_PVU0_CFG_TLBIF_TLB_BASE                                        (0x4bc6000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_IO_PVU0_CFG_TLBIF_TLB_SIZE                                        (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_IO_PVU1_CFG_TLBIF_TLB_BASE                                        (0x4bc6040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_IO_PVU1_CFG_TLBIF_TLB_SIZE                                        (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_RINGACC0_SRC_FIFOS_BASE                                           (0x4bc8000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_RINGACC0_SRC_FIFOS_SIZE                                           (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_RINGACC0_CFG_RT_BASE                                              (0x4bcc000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_RINGACC0_CFG_RT_SIZE                                              (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA0_CFG_BASE                                              (0x4bd0800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA0_CFG_SIZE                                              (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA1_CFG_BASE                                              (0x4bd0801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA1_CFG_SIZE                                              (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMASS_INTA0_CFG_BASE                                             (0x4bd0802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMASS_INTA0_CFG_SIZE                                             (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMASS_INTA0_CFG_UNMAP_BASE                                       (0x4bd0880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMASS_INTA0_CFG_UNMAP_SIZE                                       (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA0_CFG_IMAP_BASE                                         (0x4bd0900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA0_CFG_IMAP_SIZE                                         (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA1_CFG_IMAP_BASE                                         (0x4bd0908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA1_CFG_IMAP_SIZE                                         (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMASS_INTA0_CFG_IMAP_BASE                                        (0x4bd0940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMASS_INTA0_CFG_IMAP_SIZE                                        (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_NAV_DDR0_VIRTID_CFG_MMRS_BASE                                     (0x4bd0a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_NAV_DDR0_VIRTID_CFG_MMRS_SIZE                                     (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_NAV_DDR1_VIRTID_CFG_MMRS_BASE                                     (0x4bd0a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_NAV_DDR1_VIRTID_CFG_MMRS_SIZE                                     (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMAP0_CFG_TCHAN_BASE                                             (0x4bd0b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMAP0_CFG_TCHAN_SIZE                                             (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMAP0_CFG_RCHAN_BASE                                             (0x4bd0c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMAP0_CFG_RCHAN_SIZE                                             (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMAP0_CFG_RFLOW_BASE                                             (0x4bd0d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMAP0_CFG_RFLOW_SIZE                                             (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_SPINLOCK0_CFG_BASE                                                (0x4bd0e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_SPINLOCK0_CFG_SIZE                                                (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR0_CFG_CONFIG_BASE                                         (0x4bd0e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR0_CFG_CONFIG_SIZE                                         (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR1_CFG_CONFIG_BASE                                         (0x4bd0e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR1_CFG_CONFIG_SIZE                                         (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR0_CFG_OES_BASE                                            (0x4bd0f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR0_CFG_OES_SIZE                                            (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR1_CFG_OES_BASE                                            (0x4bd0f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR1_CFG_OES_SIZE                                            (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_IO_PVU0_CFG_MMRS_BASE                                             (0x4bd0f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_IO_PVU0_CFG_MMRS_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_IO_PVU1_CFG_MMRS_BASE                                             (0x4bd0f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_IO_PVU1_CFG_MMRS_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PVU0_SRC_TOG_CFG_BASE                                             (0x4bd0f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PVU0_SRC_TOG_CFG_SIZE                                             (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PVU0_CFG_TOG_CFG_BASE                                             (0x4bd0f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PVU0_CFG_TOG_CFG_SIZE                                             (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_ECCAGGR0_BASE                                                     (0x4bd1000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_ECCAGGR0_SIZE                                                     (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMASS_ECCAGGR_CFG_BASE                                           (0x4bd1001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMASS_ECCAGGR_CFG_SIZE                                           (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_VIRTSS_ECCAGGR_CFG_BASE                                           (0x4bd1002000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_VIRTSS_ECCAGGR_CFG_SIZE                                           (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMASS_INTA0_CFG_GCNTCFG_BASE                                     (0x4bd1040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMASS_INTA0_CFG_GCNTCFG_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_RINGACC0_CFG_BASE                                                 (0x4bd1080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_RINGACC0_CFG_SIZE                                                 (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_REGS0_CFG_MMRS_BASE                                               (0x4bd10c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_REGS0_CFG_MMRS_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                     (0x4bd10d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                     (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_INTR0_CFG_INTR_ROUTER_CFG_BASE                                    (0x4bd10e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                    (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMASS_INTA0_CFG_L2G_BASE                                         (0x4bd1100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMASS_INTA0_CFG_L2G_SIZE                                         (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMASS_INTA0_CFG_MCAST_BASE                                       (0x4bd1110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMASS_INTA0_CFG_MCAST_SIZE                                       (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PROXY0_CFG_BUF_CFG_GCFG_BASE                                      (0x4bd1120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PROXY0_CFG_BUFRAM_SLV_RAM_BASE                                    (0x4bd1130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PROXY0_CFG_BUFRAM_SLV_RAM_SIZE                                    (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_SEC_PROXY0_CFG_MMRS_BASE                                          (0x4bd1140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_SEC_PROXY0_CFG_MMRS_SIZE                                          (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMAP0_CFG_GCFG_BASE                                              (0x4bd1150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMAP0_CFG_GCFG_SIZE                                              (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_RINGACC0_CFG_GCFG_BASE                                            (0x4bd1160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_RINGACC0_CFG_GCFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PSILSS0_CFG_MMRS_BASE                                             (0x4bd1170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PSILSS0_CFG_MMRS_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_BCDMA0_CFG_GCFG_BASE                                              (0x4bd11a0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_BCDMA0_CFG_GCFG_SIZE                                              (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MCRC0_S_CFG_MCRC64_BASE                                           (0x4bd1f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MCRC0_S_CFG_MCRC64_SIZE                                           (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PSILCFG0_CFG_PROXY_BASE                                           (0x4bd1f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PSILCFG0_CFG_PROXY_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS0_BASE                                           (0x4bd1f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS0_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS1_BASE                                           (0x4bd1f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS1_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS2_BASE                                           (0x4bd1f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS2_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS3_BASE                                           (0x4bd1f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS3_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS4_BASE                                           (0x4bd1f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS4_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS5_BASE                                           (0x4bd1f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS5_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS6_BASE                                           (0x4bd1f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS6_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS7_BASE                                           (0x4bd1f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS7_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS8_BASE                                           (0x4bd1f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS8_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS9_BASE                                           (0x4bd1f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS9_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS10_BASE                                          (0x4bd1f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS10_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS11_BASE                                          (0x4bd1f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS11_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS0_BASE                                           (0x4bd1f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS0_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS1_BASE                                           (0x4bd1f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS1_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS2_BASE                                           (0x4bd1f92000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS2_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS3_BASE                                           (0x4bd1f93000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS3_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS4_BASE                                           (0x4bd1f94000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS4_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS5_BASE                                           (0x4bd1f95000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS5_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS6_BASE                                           (0x4bd1f96000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS6_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS7_BASE                                           (0x4bd1f97000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS7_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS8_BASE                                           (0x4bd1f98000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS8_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS9_BASE                                           (0x4bd1f99000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS9_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS10_BASE                                          (0x4bd1f9a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS10_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS11_BASE                                          (0x4bd1f9b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX1_CFG_REGS11_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_RINGACC0_CFG_MON_BASE                                             (0x4bd2000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_RINGACC0_CFG_MON_SIZE                                             (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR0_CFG_TIMERS_BASE                                         (0x4bd2200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR0_CFG_TIMERS_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR1_CFG_TIMERS_BASE                                         (0x4bd2240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR1_CFG_TIMERS_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_SEC_PROXY0_CFG_RT_BASE                                            (0x4bd2400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_SEC_PROXY0_CFG_RT_SIZE                                            (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_SEC_PROXY0_CFG_SCFG_BASE                                          (0x4bd2800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_SEC_PROXY0_CFG_SCFG_SIZE                                          (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_SEC_PROXY0_SRC_TARGET_DATA_BASE                                   (0x4bd2c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                   (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PROXY0_SRC_TARGET0_DATA_BASE                                      (0x4bd3000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PROXY0_SRC_TARGET0_DATA_SIZE                                      (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PROXY0_CFG_BUF_CFG_BASE                                           (0x4bd3400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PROXY0_CFG_BUF_CFG_SIZE                                           (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMASS_INTA0_CFG_GCNTRTI_BASE                                     (0x4bd3800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMASS_INTA0_CFG_GCNTRTI_SIZE                                     (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA0_CFG_INTR_BASE                                         (0x4bd3c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA0_CFG_INTR_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA1_CFG_INTR_BASE                                         (0x4bd3c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA1_CFG_INTR_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMASS_INTA0_CFG_INTR_BASE                                        (0x4bd3d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMASS_INTA0_CFG_INTR_SIZE                                        (0x100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMAP0_CFG_RCHANRT_BASE                                           (0x4bd4000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMAP0_CFG_RCHANRT_SIZE                                           (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMAP0_CFG_TCHANRT_BASE                                           (0x4bd5000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_UDMAP0_CFG_TCHANRT_SIZE                                           (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_BCDMA0_CFG_TCHAN_BASE                                             (0x4bd5840000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_BCDMA0_CFG_TCHAN_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_BCDMA0_CFG_RCHAN_BASE                                             (0x4bd5880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_BCDMA0_CFG_RCHAN_SIZE                                             (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_BCDMA0_CFG_RING_BASE                                              (0x4bd5900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_BCDMA0_CFG_RING_SIZE                                              (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_BCDMA0_CFG_TCHANRT_BASE                                           (0x4bd5c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_BCDMA0_CFG_TCHANRT_SIZE                                           (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_BCDMA0_CFG_RCHANRT_BASE                                           (0x4bd5d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_BCDMA0_CFG_RCHANRT_SIZE                                           (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_BCDMA0_CFG_RINGRT_BASE                                            (0x4bd5e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_BCDMA0_CFG_RINGRT_SIZE                                            (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_IO_PVU0_CFG_TLBIF_TLB_BASE                                        (0x4bd6000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_IO_PVU0_CFG_TLBIF_TLB_SIZE                                        (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_IO_PVU1_CFG_TLBIF_TLB_BASE                                        (0x4bd6040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_IO_PVU1_CFG_TLBIF_TLB_SIZE                                        (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_RINGACC0_SRC_FIFOS_BASE                                           (0x4bd8000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_RINGACC0_SRC_FIFOS_SIZE                                           (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_RINGACC0_CFG_RT_BASE                                              (0x4bdc000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_RINGACC0_CFG_RT_SIZE                                              (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA0_CFG_BASE                                              (0x4be0800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA0_CFG_SIZE                                              (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA1_CFG_BASE                                              (0x4be0801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA1_CFG_SIZE                                              (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMASS_INTA0_CFG_BASE                                             (0x4be0802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMASS_INTA0_CFG_SIZE                                             (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMASS_INTA0_CFG_UNMAP_BASE                                       (0x4be0880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMASS_INTA0_CFG_UNMAP_SIZE                                       (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA0_CFG_IMAP_BASE                                         (0x4be0900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA0_CFG_IMAP_SIZE                                         (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA1_CFG_IMAP_BASE                                         (0x4be0908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA1_CFG_IMAP_SIZE                                         (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMASS_INTA0_CFG_IMAP_BASE                                        (0x4be0940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMASS_INTA0_CFG_IMAP_SIZE                                        (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_NAV_DDR0_VIRTID_CFG_MMRS_BASE                                     (0x4be0a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_NAV_DDR0_VIRTID_CFG_MMRS_SIZE                                     (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_NAV_DDR1_VIRTID_CFG_MMRS_BASE                                     (0x4be0a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_NAV_DDR1_VIRTID_CFG_MMRS_SIZE                                     (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMAP0_CFG_TCHAN_BASE                                             (0x4be0b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMAP0_CFG_TCHAN_SIZE                                             (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMAP0_CFG_RCHAN_BASE                                             (0x4be0c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMAP0_CFG_RCHAN_SIZE                                             (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMAP0_CFG_RFLOW_BASE                                             (0x4be0d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMAP0_CFG_RFLOW_SIZE                                             (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_SPINLOCK0_CFG_BASE                                                (0x4be0e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_SPINLOCK0_CFG_SIZE                                                (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR0_CFG_CONFIG_BASE                                         (0x4be0e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR0_CFG_CONFIG_SIZE                                         (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR1_CFG_CONFIG_BASE                                         (0x4be0e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR1_CFG_CONFIG_SIZE                                         (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR0_CFG_OES_BASE                                            (0x4be0f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR0_CFG_OES_SIZE                                            (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR1_CFG_OES_BASE                                            (0x4be0f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR1_CFG_OES_SIZE                                            (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_IO_PVU0_CFG_MMRS_BASE                                             (0x4be0f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_IO_PVU0_CFG_MMRS_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_IO_PVU1_CFG_MMRS_BASE                                             (0x4be0f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_IO_PVU1_CFG_MMRS_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PVU0_SRC_TOG_CFG_BASE                                             (0x4be0f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PVU0_SRC_TOG_CFG_SIZE                                             (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PVU0_CFG_TOG_CFG_BASE                                             (0x4be0f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PVU0_CFG_TOG_CFG_SIZE                                             (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_ECCAGGR0_BASE                                                     (0x4be1000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_ECCAGGR0_SIZE                                                     (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMASS_ECCAGGR_CFG_BASE                                           (0x4be1001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMASS_ECCAGGR_CFG_SIZE                                           (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_VIRTSS_ECCAGGR_CFG_BASE                                           (0x4be1002000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_VIRTSS_ECCAGGR_CFG_SIZE                                           (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMASS_INTA0_CFG_GCNTCFG_BASE                                     (0x4be1040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMASS_INTA0_CFG_GCNTCFG_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_RINGACC0_CFG_BASE                                                 (0x4be1080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_RINGACC0_CFG_SIZE                                                 (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_REGS0_CFG_MMRS_BASE                                               (0x4be10c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_REGS0_CFG_MMRS_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                     (0x4be10d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                     (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_INTR0_CFG_INTR_ROUTER_CFG_BASE                                    (0x4be10e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                    (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMASS_INTA0_CFG_L2G_BASE                                         (0x4be1100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMASS_INTA0_CFG_L2G_SIZE                                         (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMASS_INTA0_CFG_MCAST_BASE                                       (0x4be1110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMASS_INTA0_CFG_MCAST_SIZE                                       (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PROXY0_CFG_BUF_CFG_GCFG_BASE                                      (0x4be1120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PROXY0_CFG_BUFRAM_SLV_RAM_BASE                                    (0x4be1130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PROXY0_CFG_BUFRAM_SLV_RAM_SIZE                                    (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_SEC_PROXY0_CFG_MMRS_BASE                                          (0x4be1140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_SEC_PROXY0_CFG_MMRS_SIZE                                          (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMAP0_CFG_GCFG_BASE                                              (0x4be1150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMAP0_CFG_GCFG_SIZE                                              (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_RINGACC0_CFG_GCFG_BASE                                            (0x4be1160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_RINGACC0_CFG_GCFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PSILSS0_CFG_MMRS_BASE                                             (0x4be1170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PSILSS0_CFG_MMRS_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_BCDMA0_CFG_GCFG_BASE                                              (0x4be11a0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_BCDMA0_CFG_GCFG_SIZE                                              (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MCRC0_S_CFG_MCRC64_BASE                                           (0x4be1f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MCRC0_S_CFG_MCRC64_SIZE                                           (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PSILCFG0_CFG_PROXY_BASE                                           (0x4be1f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PSILCFG0_CFG_PROXY_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS0_BASE                                           (0x4be1f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS0_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS1_BASE                                           (0x4be1f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS1_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS2_BASE                                           (0x4be1f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS2_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS3_BASE                                           (0x4be1f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS3_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS4_BASE                                           (0x4be1f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS4_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS5_BASE                                           (0x4be1f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS5_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS6_BASE                                           (0x4be1f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS6_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS7_BASE                                           (0x4be1f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS7_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS8_BASE                                           (0x4be1f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS8_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS9_BASE                                           (0x4be1f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS9_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS10_BASE                                          (0x4be1f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS10_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS11_BASE                                          (0x4be1f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS11_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS0_BASE                                           (0x4be1f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS0_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS1_BASE                                           (0x4be1f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS1_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS2_BASE                                           (0x4be1f92000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS2_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS3_BASE                                           (0x4be1f93000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS3_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS4_BASE                                           (0x4be1f94000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS4_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS5_BASE                                           (0x4be1f95000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS5_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS6_BASE                                           (0x4be1f96000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS6_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS7_BASE                                           (0x4be1f97000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS7_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS8_BASE                                           (0x4be1f98000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS8_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS9_BASE                                           (0x4be1f99000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS9_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS10_BASE                                          (0x4be1f9a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS10_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS11_BASE                                          (0x4be1f9b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX1_CFG_REGS11_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_RINGACC0_CFG_MON_BASE                                             (0x4be2000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_RINGACC0_CFG_MON_SIZE                                             (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR0_CFG_TIMERS_BASE                                         (0x4be2200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR0_CFG_TIMERS_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR1_CFG_TIMERS_BASE                                         (0x4be2240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR1_CFG_TIMERS_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_SEC_PROXY0_CFG_RT_BASE                                            (0x4be2400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_SEC_PROXY0_CFG_RT_SIZE                                            (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_SEC_PROXY0_CFG_SCFG_BASE                                          (0x4be2800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_SEC_PROXY0_CFG_SCFG_SIZE                                          (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_SEC_PROXY0_SRC_TARGET_DATA_BASE                                   (0x4be2c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                   (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PROXY0_SRC_TARGET0_DATA_BASE                                      (0x4be3000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PROXY0_SRC_TARGET0_DATA_SIZE                                      (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PROXY0_CFG_BUF_CFG_BASE                                           (0x4be3400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PROXY0_CFG_BUF_CFG_SIZE                                           (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMASS_INTA0_CFG_GCNTRTI_BASE                                     (0x4be3800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMASS_INTA0_CFG_GCNTRTI_SIZE                                     (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA0_CFG_INTR_BASE                                         (0x4be3c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA0_CFG_INTR_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA1_CFG_INTR_BASE                                         (0x4be3c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA1_CFG_INTR_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMASS_INTA0_CFG_INTR_BASE                                        (0x4be3d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMASS_INTA0_CFG_INTR_SIZE                                        (0x100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMAP0_CFG_RCHANRT_BASE                                           (0x4be4000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMAP0_CFG_RCHANRT_SIZE                                           (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMAP0_CFG_TCHANRT_BASE                                           (0x4be5000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_UDMAP0_CFG_TCHANRT_SIZE                                           (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_BCDMA0_CFG_TCHAN_BASE                                             (0x4be5840000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_BCDMA0_CFG_TCHAN_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_BCDMA0_CFG_RCHAN_BASE                                             (0x4be5880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_BCDMA0_CFG_RCHAN_SIZE                                             (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_BCDMA0_CFG_RING_BASE                                              (0x4be5900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_BCDMA0_CFG_RING_SIZE                                              (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_BCDMA0_CFG_TCHANRT_BASE                                           (0x4be5c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_BCDMA0_CFG_TCHANRT_SIZE                                           (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_BCDMA0_CFG_RCHANRT_BASE                                           (0x4be5d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_BCDMA0_CFG_RCHANRT_SIZE                                           (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_BCDMA0_CFG_RINGRT_BASE                                            (0x4be5e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_BCDMA0_CFG_RINGRT_SIZE                                            (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_IO_PVU0_CFG_TLBIF_TLB_BASE                                        (0x4be6000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_IO_PVU0_CFG_TLBIF_TLB_SIZE                                        (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_IO_PVU1_CFG_TLBIF_TLB_BASE                                        (0x4be6040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_IO_PVU1_CFG_TLBIF_TLB_SIZE                                        (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_RINGACC0_SRC_FIFOS_BASE                                           (0x4be8000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_RINGACC0_SRC_FIFOS_SIZE                                           (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_RINGACC0_CFG_RT_BASE                                              (0x4bec000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_RINGACC0_CFG_RT_SIZE                                              (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA0_CFG_BASE                                              (0x4bf0800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA0_CFG_SIZE                                              (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA1_CFG_BASE                                              (0x4bf0801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA1_CFG_SIZE                                              (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMASS_INTA0_CFG_BASE                                             (0x4bf0802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMASS_INTA0_CFG_SIZE                                             (0x20ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMASS_INTA0_CFG_UNMAP_BASE                                       (0x4bf0880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMASS_INTA0_CFG_UNMAP_SIZE                                       (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA0_CFG_IMAP_BASE                                         (0x4bf0900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA0_CFG_IMAP_SIZE                                         (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA1_CFG_IMAP_BASE                                         (0x4bf0908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA1_CFG_IMAP_SIZE                                         (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMASS_INTA0_CFG_IMAP_BASE                                        (0x4bf0940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMASS_INTA0_CFG_IMAP_SIZE                                        (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_NAV_DDR0_VIRTID_CFG_MMRS_BASE                                     (0x4bf0a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_NAV_DDR0_VIRTID_CFG_MMRS_SIZE                                     (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_NAV_DDR1_VIRTID_CFG_MMRS_BASE                                     (0x4bf0a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_NAV_DDR1_VIRTID_CFG_MMRS_SIZE                                     (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMAP0_CFG_TCHAN_BASE                                             (0x4bf0b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMAP0_CFG_TCHAN_SIZE                                             (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMAP0_CFG_RCHAN_BASE                                             (0x4bf0c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMAP0_CFG_RCHAN_SIZE                                             (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMAP0_CFG_RFLOW_BASE                                             (0x4bf0d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMAP0_CFG_RFLOW_SIZE                                             (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_SPINLOCK0_CFG_BASE                                                (0x4bf0e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_SPINLOCK0_CFG_SIZE                                                (0x8000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR0_CFG_CONFIG_BASE                                         (0x4bf0e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR0_CFG_CONFIG_SIZE                                         (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR1_CFG_CONFIG_BASE                                         (0x4bf0e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR1_CFG_CONFIG_SIZE                                         (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR0_CFG_OES_BASE                                            (0x4bf0f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR0_CFG_OES_SIZE                                            (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR1_CFG_OES_BASE                                            (0x4bf0f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR1_CFG_OES_SIZE                                            (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_IO_PVU0_CFG_MMRS_BASE                                             (0x4bf0f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_IO_PVU0_CFG_MMRS_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_IO_PVU1_CFG_MMRS_BASE                                             (0x4bf0f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_IO_PVU1_CFG_MMRS_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PVU0_SRC_TOG_CFG_BASE                                             (0x4bf0f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PVU0_SRC_TOG_CFG_SIZE                                             (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PVU0_CFG_TOG_CFG_BASE                                             (0x4bf0f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PVU0_CFG_TOG_CFG_SIZE                                             (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_ECCAGGR0_BASE                                                     (0x4bf1000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_ECCAGGR0_SIZE                                                     (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMASS_ECCAGGR_CFG_BASE                                           (0x4bf1001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMASS_ECCAGGR_CFG_SIZE                                           (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_VIRTSS_ECCAGGR_CFG_BASE                                           (0x4bf1002000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_VIRTSS_ECCAGGR_CFG_SIZE                                           (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMASS_INTA0_CFG_GCNTCFG_BASE                                     (0x4bf1040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMASS_INTA0_CFG_GCNTCFG_SIZE                                     (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_RINGACC0_CFG_BASE                                                 (0x4bf1080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_RINGACC0_CFG_SIZE                                                 (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_REGS0_CFG_MMRS_BASE                                               (0x4bf10c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_REGS0_CFG_MMRS_SIZE                                               (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                     (0x4bf10d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                     (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_INTR0_CFG_INTR_ROUTER_CFG_BASE                                    (0x4bf10e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                    (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMASS_INTA0_CFG_L2G_BASE                                         (0x4bf1100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMASS_INTA0_CFG_L2G_SIZE                                         (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMASS_INTA0_CFG_MCAST_BASE                                       (0x4bf1110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMASS_INTA0_CFG_MCAST_SIZE                                       (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PROXY0_CFG_BUF_CFG_GCFG_BASE                                      (0x4bf1120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                      (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PROXY0_CFG_BUFRAM_SLV_RAM_BASE                                    (0x4bf1130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PROXY0_CFG_BUFRAM_SLV_RAM_SIZE                                    (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_SEC_PROXY0_CFG_MMRS_BASE                                          (0x4bf1140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_SEC_PROXY0_CFG_MMRS_SIZE                                          (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMAP0_CFG_GCFG_BASE                                              (0x4bf1150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMAP0_CFG_GCFG_SIZE                                              (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_RINGACC0_CFG_GCFG_BASE                                            (0x4bf1160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_RINGACC0_CFG_GCFG_SIZE                                            (0x400ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PSILSS0_CFG_MMRS_BASE                                             (0x4bf1170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PSILSS0_CFG_MMRS_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_BCDMA0_CFG_GCFG_BASE                                              (0x4bf11a0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_BCDMA0_CFG_GCFG_SIZE                                              (0x100ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MCRC0_S_CFG_MCRC64_BASE                                           (0x4bf1f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MCRC0_S_CFG_MCRC64_SIZE                                           (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PSILCFG0_CFG_PROXY_BASE                                           (0x4bf1f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PSILCFG0_CFG_PROXY_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS0_BASE                                           (0x4bf1f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS0_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS1_BASE                                           (0x4bf1f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS1_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS2_BASE                                           (0x4bf1f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS2_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS3_BASE                                           (0x4bf1f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS3_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS4_BASE                                           (0x4bf1f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS4_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS5_BASE                                           (0x4bf1f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS5_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS6_BASE                                           (0x4bf1f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS6_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS7_BASE                                           (0x4bf1f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS7_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS8_BASE                                           (0x4bf1f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS8_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS9_BASE                                           (0x4bf1f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS9_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS10_BASE                                          (0x4bf1f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS10_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS11_BASE                                          (0x4bf1f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS11_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS0_BASE                                           (0x4bf1f90000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS0_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS1_BASE                                           (0x4bf1f91000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS1_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS2_BASE                                           (0x4bf1f92000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS2_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS3_BASE                                           (0x4bf1f93000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS3_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS4_BASE                                           (0x4bf1f94000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS4_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS5_BASE                                           (0x4bf1f95000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS5_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS6_BASE                                           (0x4bf1f96000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS6_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS7_BASE                                           (0x4bf1f97000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS7_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS8_BASE                                           (0x4bf1f98000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS8_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS9_BASE                                           (0x4bf1f99000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS9_SIZE                                           (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS10_BASE                                          (0x4bf1f9a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS10_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS11_BASE                                          (0x4bf1f9b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX1_CFG_REGS11_SIZE                                          (0x200ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_RINGACC0_CFG_MON_BASE                                             (0x4bf2000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_RINGACC0_CFG_MON_SIZE                                             (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR0_CFG_TIMERS_BASE                                         (0x4bf2200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR0_CFG_TIMERS_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR1_CFG_TIMERS_BASE                                         (0x4bf2240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR1_CFG_TIMERS_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_SEC_PROXY0_CFG_RT_BASE                                            (0x4bf2400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_SEC_PROXY0_CFG_RT_SIZE                                            (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_SEC_PROXY0_CFG_SCFG_BASE                                          (0x4bf2800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_SEC_PROXY0_CFG_SCFG_SIZE                                          (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_SEC_PROXY0_SRC_TARGET_DATA_BASE                                   (0x4bf2c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                   (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PROXY0_SRC_TARGET0_DATA_BASE                                      (0x4bf3000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PROXY0_SRC_TARGET0_DATA_SIZE                                      (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PROXY0_CFG_BUF_CFG_BASE                                           (0x4bf3400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PROXY0_CFG_BUF_CFG_SIZE                                           (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMASS_INTA0_CFG_GCNTRTI_BASE                                     (0x4bf3800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMASS_INTA0_CFG_GCNTRTI_SIZE                                     (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA0_CFG_INTR_BASE                                         (0x4bf3c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA0_CFG_INTR_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA1_CFG_INTR_BASE                                         (0x4bf3c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA1_CFG_INTR_SIZE                                         (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMASS_INTA0_CFG_INTR_BASE                                        (0x4bf3d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMASS_INTA0_CFG_INTR_SIZE                                        (0x100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMAP0_CFG_RCHANRT_BASE                                           (0x4bf4000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMAP0_CFG_RCHANRT_SIZE                                           (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMAP0_CFG_TCHANRT_BASE                                           (0x4bf5000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_UDMAP0_CFG_TCHANRT_SIZE                                           (0x200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_BCDMA0_CFG_TCHAN_BASE                                             (0x4bf5840000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_BCDMA0_CFG_TCHAN_SIZE                                             (0x1000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_BCDMA0_CFG_RCHAN_BASE                                             (0x4bf5880000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_BCDMA0_CFG_RCHAN_SIZE                                             (0x2000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_BCDMA0_CFG_RING_BASE                                              (0x4bf5900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_BCDMA0_CFG_RING_SIZE                                              (0x4000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_BCDMA0_CFG_TCHANRT_BASE                                           (0x4bf5c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_BCDMA0_CFG_TCHANRT_SIZE                                           (0x10000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_BCDMA0_CFG_RCHANRT_BASE                                           (0x4bf5d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_BCDMA0_CFG_RCHANRT_SIZE                                           (0x20000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_BCDMA0_CFG_RINGRT_BASE                                            (0x4bf5e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_BCDMA0_CFG_RINGRT_SIZE                                            (0x80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_IO_PVU0_CFG_TLBIF_TLB_BASE                                        (0x4bf6000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_IO_PVU0_CFG_TLBIF_TLB_SIZE                                        (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_IO_PVU1_CFG_TLBIF_TLB_BASE                                        (0x4bf6040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_IO_PVU1_CFG_TLBIF_TLB_SIZE                                        (0x40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_RINGACC0_SRC_FIFOS_BASE                                           (0x4bf8000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_RINGACC0_SRC_FIFOS_SIZE                                           (0x400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_RINGACC0_CFG_RT_BASE                                              (0x4bfc000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_RINGACC0_CFG_RT_SIZE                                              (0x400000ULL)
#define CSL_DEBUGSS_WRAP0_ROM_TABLE_0_0_BASE                                                       (0x4c00000000ULL)
#define CSL_DEBUGSS_WRAP0_ROM_TABLE_0_0_SIZE                                                       (0x1000ULL)
#define CSL_DEBUGSS_WRAP0_RESV0_0_BASE                                                             (0x4c00001000ULL)
#define CSL_DEBUGSS_WRAP0_RESV0_0_SIZE                                                             (0x1000ULL)
#define CSL_DEBUGSS_WRAP0_CFGAP0_BASE                                                              (0x4c00002000ULL)
#define CSL_DEBUGSS_WRAP0_CFGAP0_SIZE                                                              (0x100ULL)
#define CSL_DEBUGSS_WRAP0_APBAP0_BASE                                                              (0x4c00002100ULL)
#define CSL_DEBUGSS_WRAP0_APBAP0_SIZE                                                              (0x100ULL)
#define CSL_DEBUGSS_WRAP0_AXIAP0_BASE                                                              (0x4c00002200ULL)
#define CSL_DEBUGSS_WRAP0_AXIAP0_SIZE                                                              (0x100ULL)
#define CSL_DEBUGSS_WRAP0_PWRAP0_BASE                                                              (0x4c00002300ULL)
#define CSL_DEBUGSS_WRAP0_PWRAP0_SIZE                                                              (0x100ULL)
#define CSL_DEBUGSS_WRAP0_PVIEW0_BASE                                                              (0x4c00002400ULL)
#define CSL_DEBUGSS_WRAP0_PVIEW0_SIZE                                                              (0x100ULL)
#define CSL_DEBUGSS_WRAP0_JTAGAP0_BASE                                                             (0x4c00002500ULL)
#define CSL_DEBUGSS_WRAP0_JTAGAP0_SIZE                                                             (0x100ULL)
#define CSL_DEBUGSS_WRAP0_SECAP0_BASE                                                              (0x4c00002600ULL)
#define CSL_DEBUGSS_WRAP0_SECAP0_SIZE                                                              (0x100ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX0_CFG0_BASE                                                        (0x4c00002700ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX0_CFG0_SIZE                                                        (0x100ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX1_CFG0_BASE                                                        (0x4c00002800ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX1_CFG0_SIZE                                                        (0x100ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX2_CFG0_BASE                                                        (0x4c00002900ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX2_CFG0_SIZE                                                        (0x100ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX3_CFG0_BASE                                                        (0x4c00002a00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX3_CFG0_SIZE                                                        (0x100ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX4_CFG0_BASE                                                        (0x4c00002b00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX4_CFG0_SIZE                                                        (0x100ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX5_CFG0_BASE                                                        (0x4c00002c00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX5_CFG0_SIZE                                                        (0x100ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX6_CFG0_BASE                                                        (0x4c00002d00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX6_CFG0_SIZE                                                        (0x100ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX7_CFG0_BASE                                                        (0x4c00002e00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX7_CFG0_SIZE                                                        (0x100ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX8_CFG0_BASE                                                        (0x4c00002f00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX8_CFG0_SIZE                                                        (0x100ULL)
#define CSL_DEBUGSS_WRAP0_RESV1_0_BASE                                                             (0x4c00003000ULL)
#define CSL_DEBUGSS_WRAP0_RESV1_0_SIZE                                                             (0x1000ULL)
#define CSL_DEBUGSS_WRAP0_RESV2_0_BASE                                                             (0x4c00004000ULL)
#define CSL_DEBUGSS_WRAP0_RESV2_0_SIZE                                                             (0x2000000ULL)
#define CSL_DEBUGSS_WRAP0_ROM_TABLE_1_0_BASE                                                       (0x4c20000000ULL)
#define CSL_DEBUGSS_WRAP0_ROM_TABLE_1_0_SIZE                                                       (0x1000ULL)
#define CSL_DEBUGSS_WRAP0_CSCTI0_BASE                                                              (0x4c20001000ULL)
#define CSL_DEBUGSS_WRAP0_CSCTI0_SIZE                                                              (0x1000ULL)
#define CSL_DEBUGSS_WRAP0_DRM0_BASE                                                                (0x4c20002000ULL)
#define CSL_DEBUGSS_WRAP0_DRM0_SIZE                                                                (0x1000ULL)
#define CSL_DEBUGSS_WRAP0_RESV3_0_BASE                                                             (0x4c20003000ULL)
#define CSL_DEBUGSS_WRAP0_RESV3_0_SIZE                                                             (0x1000ULL)
#define CSL_DEBUGSS_WRAP0_CSTPIU0_BASE                                                             (0x4c20004000ULL)
#define CSL_DEBUGSS_WRAP0_CSTPIU0_SIZE                                                             (0x1000ULL)
#define CSL_DEBUGSS_WRAP0_CTF0_BASE                                                                (0x4c20005000ULL)
#define CSL_DEBUGSS_WRAP0_CTF0_SIZE                                                                (0x1000ULL)
#define CSL_DEBUGSS_WRAP0_RESV4_0_BASE                                                             (0x4c20006000ULL)
#define CSL_DEBUGSS_WRAP0_RESV4_0_SIZE                                                             (0x1000000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DBG_CCROM_DBG_CCROM_BASE                                        (0x4c30000000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DBG_CCROM_DBG_CCROM_SIZE                                        (0x1000ULL)
#define CSL_DEBUGSS_WRAP0_EXT_APB0_BASE                                                            (0x4c30000000ULL)
#define CSL_DEBUGSS_WRAP0_EXT_APB0_SIZE                                                            (0x10000000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_4_VBUSP_DBG_CCROM_DBG_CCROM_BASE                         (0x4c30004000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_4_VBUSP_DBG_CCROM_DBG_CCROM_SIZE                         (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_5_VBUSP_DBG_CCROM_DBG_CCROM_BASE                         (0x4c30005000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_5_VBUSP_DBG_CCROM_DBG_CCROM_SIZE                         (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_6_VBUSP_DBG_CCROM_DBG_CCROM_BASE                         (0x4c30006000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_6_VBUSP_DBG_CCROM_DBG_CCROM_SIZE                         (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_7_VBUSP_DBG_CCROM_DBG_CCROM_BASE                         (0x4c30007000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_7_VBUSP_DBG_CCROM_DBG_CCROM_SIZE                         (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_CTSET_BASE                                                            (0x4c30100000ULL)
#define CSL_COMPUTE_CLUSTER0_CTSET_SIZE                                                            (0x2000ULL)
#define CSL_COMPUTE_CLUSTER0_CTI0_BASE                                                             (0x4c30102000ULL)
#define CSL_COMPUTE_CLUSTER0_CTI0_SIZE                                                             (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_CTI1_BASE                                                             (0x4c30103000ULL)
#define CSL_COMPUTE_CLUSTER0_CTI1_SIZE                                                             (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_CTI2_BASE                                                             (0x4c30104000ULL)
#define CSL_COMPUTE_CLUSTER0_CTI2_SIZE                                                             (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_CTI3_BASE                                                             (0x4c30105000ULL)
#define CSL_COMPUTE_CLUSTER0_CTI3_SIZE                                                             (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_CTI4_BASE                                                             (0x4c30106000ULL)
#define CSL_COMPUTE_CLUSTER0_CTI4_SIZE                                                             (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_CTI5_BASE                                                             (0x4c30107000ULL)
#define CSL_COMPUTE_CLUSTER0_CTI5_SIZE                                                             (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DBG_CTI7_DBG_CTI7_BASE                                          (0x4c30109000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DBG_CTI7_DBG_CTI7_SIZE                                          (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DBG_CTI8_DBG_CTI8_BASE                                          (0x4c3010a000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DBG_CTI8_DBG_CTI8_SIZE                                          (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DBG_AGR0_DBG_AGR0_BASE                                          (0x4c30140000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DBG_AGR0_DBG_AGR0_SIZE                                          (0x40000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DBG_AGR1_DBG_AGR1_BASE                                          (0x4c30180000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DBG_AGR1_DBG_AGR1_SIZE                                          (0x40000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DBG_CPAC0_DBG_CPAC0_BASE                                        (0x4c30400000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DBG_CPAC0_DBG_CPAC0_SIZE                                        (0x400000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DBG_CPAC1_DBG_CPAC1_BASE                                        (0x4c30800000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DBG_CPAC1_DBG_CPAC1_SIZE                                        (0x400000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_4_VBUSP_DBG_CPAC0_DBG_CPAC0_BASE                         (0x4c31400000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_4_VBUSP_DBG_CPAC0_DBG_CPAC0_SIZE                         (0x400000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_5_VBUSP_DBG_CPAC0_DBG_CPAC0_BASE                         (0x4c31800000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_5_VBUSP_DBG_CPAC0_DBG_CPAC0_SIZE                         (0x400000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_6_VBUSP_DBG_CPAC0_DBG_CPAC0_BASE                         (0x4c31c00000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_6_VBUSP_DBG_CPAC0_DBG_CPAC0_SIZE                         (0x400000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_7_VBUSP_DBG_CPAC0_DBG_CPAC0_BASE                         (0x4c32000000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_7_VBUSP_DBG_CPAC0_DBG_CPAC0_SIZE                         (0x400000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_4_VBUSP_DBG_CTSET_DBG_CTSET_BASE                         (0x4c33000000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_4_VBUSP_DBG_CTSET_DBG_CTSET_SIZE                         (0x2000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_4_VBUSP_DBG_CTI0_DBG_CTI0_BASE                           (0x4c33002000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_4_VBUSP_DBG_CTI0_DBG_CTI0_SIZE                           (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_4_VBUSP_DBG_CTI1_DBG_CTI1_BASE                           (0x4c33003000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_4_VBUSP_DBG_CTI1_DBG_CTI1_SIZE                           (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_4_VBUSP_DBG_CTI2_DBG_CTI2_BASE                           (0x4c33004000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_4_VBUSP_DBG_CTI2_DBG_CTI2_SIZE                           (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_4_VBUSP_DBG_AGR0_DBG_AGR0_BASE                           (0x4c33040000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_4_VBUSP_DBG_AGR0_DBG_AGR0_SIZE                           (0x40000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_5_VBUSP_DBG_CTSET_DBG_CTSET_BASE                         (0x4c33100000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_5_VBUSP_DBG_CTSET_DBG_CTSET_SIZE                         (0x2000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_5_VBUSP_DBG_CTI0_DBG_CTI0_BASE                           (0x4c33102000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_5_VBUSP_DBG_CTI0_DBG_CTI0_SIZE                           (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_5_VBUSP_DBG_CTI1_DBG_CTI1_BASE                           (0x4c33103000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_5_VBUSP_DBG_CTI1_DBG_CTI1_SIZE                           (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_5_VBUSP_DBG_CTI2_DBG_CTI2_BASE                           (0x4c33104000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_5_VBUSP_DBG_CTI2_DBG_CTI2_SIZE                           (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_5_VBUSP_DBG_AGR0_DBG_AGR0_BASE                           (0x4c33140000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_5_VBUSP_DBG_AGR0_DBG_AGR0_SIZE                           (0x40000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_6_VBUSP_DBG_CTSET_DBG_CTSET_BASE                         (0x4c33200000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_6_VBUSP_DBG_CTSET_DBG_CTSET_SIZE                         (0x2000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_6_VBUSP_DBG_CTI0_DBG_CTI0_BASE                           (0x4c33202000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_6_VBUSP_DBG_CTI0_DBG_CTI0_SIZE                           (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_6_VBUSP_DBG_CTI1_DBG_CTI1_BASE                           (0x4c33203000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_6_VBUSP_DBG_CTI1_DBG_CTI1_SIZE                           (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_6_VBUSP_DBG_CTI2_DBG_CTI2_BASE                           (0x4c33204000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_6_VBUSP_DBG_CTI2_DBG_CTI2_SIZE                           (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_6_VBUSP_DBG_AGR0_DBG_AGR0_BASE                           (0x4c33240000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_6_VBUSP_DBG_AGR0_DBG_AGR0_SIZE                           (0x40000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_7_VBUSP_DBG_CTSET_DBG_CTSET_BASE                         (0x4c33300000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_7_VBUSP_DBG_CTSET_DBG_CTSET_SIZE                         (0x2000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_7_VBUSP_DBG_CTI0_DBG_CTI0_BASE                           (0x4c33302000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_7_VBUSP_DBG_CTI0_DBG_CTI0_SIZE                           (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_7_VBUSP_DBG_CTI1_DBG_CTI1_BASE                           (0x4c33303000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_7_VBUSP_DBG_CTI1_DBG_CTI1_SIZE                           (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_7_VBUSP_DBG_CTI2_DBG_CTI2_BASE                           (0x4c33304000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_7_VBUSP_DBG_CTI2_DBG_CTI2_SIZE                           (0x1000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_7_VBUSP_DBG_AGR0_DBG_AGR0_BASE                           (0x4c33340000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG_AN_7_VBUSP_DBG_AGR0_DBG_AGR0_SIZE                           (0x40000ULL)
#define CSL_CCDEBUGSS0_ROM_BASE                                                                    (0x4c3c000000ULL)
#define CSL_CCDEBUGSS0_ROM_SIZE                                                                    (0x1000ULL)
#define CSL_CCDEBUGSS0_ATB_REPLICATOR_CFG_CXATBREPLICATOR_CFG_BASE                                 (0x4c3c004000ULL)
#define CSL_CCDEBUGSS0_ATB_REPLICATOR_CFG_CXATBREPLICATOR_CFG_SIZE                                 (0x1000ULL)
#define CSL_CCDEBUGSS0_TBR_VBUSP_WRAP_TBR_CFG_TBR_CFG_BASE                                         (0x4c3c005000ULL)
#define CSL_CCDEBUGSS0_TBR_VBUSP_WRAP_TBR_CFG_TBR_CFG_SIZE                                         (0x1000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_0_CFG_CSCTI_CFG_BASE                                                (0x4c3c006000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_0_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_1_CFG_CSCTI_CFG_BASE                                                (0x4c3c008000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_1_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_2_CFG_CSCTI_CFG_BASE                                                (0x4c3c009000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_2_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_3_CFG_CSCTI_CFG_BASE                                                (0x4c3c00a000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_3_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_4_CFG_CSCTI_CFG_BASE                                                (0x4c3c00b000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_4_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_5_CFG_CSCTI_CFG_BASE                                                (0x4c3c00c000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_5_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_6_CFG_CSCTI_CFG_BASE                                                (0x4c3c00d000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_6_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_7_CFG_CSCTI_CFG_BASE                                                (0x4c3c00e000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_7_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_8_CFG_CSCTI_CFG_BASE                                                (0x4c3c00f000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_8_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS1_ROM_BASE                                                                    (0x4c3c010000ULL)
#define CSL_CCDEBUGSS1_ROM_SIZE                                                                    (0x1000ULL)
#define CSL_CCDEBUGSS1_ATB_REPLICATOR_CFG_CXATBREPLICATOR_CFG_BASE                                 (0x4c3c014000ULL)
#define CSL_CCDEBUGSS1_ATB_REPLICATOR_CFG_CXATBREPLICATOR_CFG_SIZE                                 (0x1000ULL)
#define CSL_CCDEBUGSS1_TBR_VBUSP_WRAP_TBR_CFG_TBR_CFG_BASE                                         (0x4c3c015000ULL)
#define CSL_CCDEBUGSS1_TBR_VBUSP_WRAP_TBR_CFG_TBR_CFG_SIZE                                         (0x1000ULL)
#define CSL_CCDEBUGSS1_ARM_CTI_0_CFG_CSCTI_CFG_BASE                                                (0x4c3c016000ULL)
#define CSL_CCDEBUGSS1_ARM_CTI_0_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS1_ARM_CTI_1_CFG_CSCTI_CFG_BASE                                                (0x4c3c018000ULL)
#define CSL_CCDEBUGSS1_ARM_CTI_1_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS1_ARM_CTI_2_CFG_CSCTI_CFG_BASE                                                (0x4c3c019000ULL)
#define CSL_CCDEBUGSS1_ARM_CTI_2_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS1_ARM_CTI_3_CFG_CSCTI_CFG_BASE                                                (0x4c3c01a000ULL)
#define CSL_CCDEBUGSS1_ARM_CTI_3_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS1_ARM_CTI_4_CFG_CSCTI_CFG_BASE                                                (0x4c3c01b000ULL)
#define CSL_CCDEBUGSS1_ARM_CTI_4_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS1_ARM_CTI_5_CFG_CSCTI_CFG_BASE                                                (0x4c3c01c000ULL)
#define CSL_CCDEBUGSS1_ARM_CTI_5_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS1_ARM_CTI_6_CFG_CSCTI_CFG_BASE                                                (0x4c3c01d000ULL)
#define CSL_CCDEBUGSS1_ARM_CTI_6_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS1_ARM_CTI_7_CFG_CSCTI_CFG_BASE                                                (0x4c3c01e000ULL)
#define CSL_CCDEBUGSS1_ARM_CTI_7_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS1_ARM_CTI_8_CFG_CSCTI_CFG_BASE                                                (0x4c3c01f000ULL)
#define CSL_CCDEBUGSS1_ARM_CTI_8_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_DEBUGSS0_ROM_BASE                                                                      (0x4c3c020000ULL)
#define CSL_DEBUGSS0_ROM_SIZE                                                                      (0x1000ULL)
#define CSL_DEBUGSS0_CTSET2_WRAP_CFG_CTSET2_CFG_BASE                                               (0x4c3c022000ULL)
#define CSL_DEBUGSS0_CTSET2_WRAP_CFG_CTSET2_CFG_SIZE                                               (0x2000ULL)
#define CSL_DEBUGSS0_ATB_REPLICATOR_CFG_CXATBREPLICATOR_CFG_BASE                                   (0x4c3c024000ULL)
#define CSL_DEBUGSS0_ATB_REPLICATOR_CFG_CXATBREPLICATOR_CFG_SIZE                                   (0x1000ULL)
#define CSL_DEBUGSS0_TBR_VBUSP_WRAP_TBR_CFG_TBR_CFG_BASE                                           (0x4c3c025000ULL)
#define CSL_DEBUGSS0_TBR_VBUSP_WRAP_TBR_CFG_TBR_CFG_SIZE                                           (0x1000ULL)
#define CSL_DEBUGSS0_ARM_CTI_0_CFG_CSCTI_CFG_BASE                                                  (0x4c3c026000ULL)
#define CSL_DEBUGSS0_ARM_CTI_0_CFG_CSCTI_CFG_SIZE                                                  (0x1000ULL)
#define CSL_DEBUGSS0_ARM_CTI_1_CFG_CSCTI_CFG_BASE                                                  (0x4c3c028000ULL)
#define CSL_DEBUGSS0_ARM_CTI_1_CFG_CSCTI_CFG_SIZE                                                  (0x1000ULL)
#define CSL_DEBUGSS0_ARM_CTI_2_CFG_CSCTI_CFG_BASE                                                  (0x4c3c029000ULL)
#define CSL_DEBUGSS0_ARM_CTI_2_CFG_CSCTI_CFG_SIZE                                                  (0x1000ULL)
#define CSL_DEBUGSS0_ARM_CTI_3_CFG_CSCTI_CFG_BASE                                                  (0x4c3c02a000ULL)
#define CSL_DEBUGSS0_ARM_CTI_3_CFG_CSCTI_CFG_SIZE                                                  (0x1000ULL)
#define CSL_DEBUGSS0_ARM_CTI_4_CFG_CSCTI_CFG_BASE                                                  (0x4c3c02b000ULL)
#define CSL_DEBUGSS0_ARM_CTI_4_CFG_CSCTI_CFG_SIZE                                                  (0x1000ULL)
#define CSL_DEBUGSS0_ARM_CTI_5_CFG_CSCTI_CFG_BASE                                                  (0x4c3c02c000ULL)
#define CSL_DEBUGSS0_ARM_CTI_5_CFG_CSCTI_CFG_SIZE                                                  (0x1000ULL)
#define CSL_DEBUGSS0_ARM_CTI_6_CFG_CSCTI_CFG_BASE                                                  (0x4c3c02d000ULL)
#define CSL_DEBUGSS0_ARM_CTI_6_CFG_CSCTI_CFG_SIZE                                                  (0x1000ULL)
#define CSL_DEBUGSS0_ARM_CTI_7_CFG_CSCTI_CFG_BASE                                                  (0x4c3c02e000ULL)
#define CSL_DEBUGSS0_ARM_CTI_7_CFG_CSCTI_CFG_SIZE                                                  (0x1000ULL)
#define CSL_DEBUGSS0_ARM_CTI_8_CFG_CSCTI_CFG_BASE                                                  (0x4c3c02f000ULL)
#define CSL_DEBUGSS0_ARM_CTI_8_CFG_CSCTI_CFG_SIZE                                                  (0x1000ULL)
#define CSL_CCDEBUGSS2_ROM_BASE                                                                    (0x4c3c030000ULL)
#define CSL_CCDEBUGSS2_ROM_SIZE                                                                    (0x1000ULL)
#define CSL_CCDEBUGSS2_ATB_REPLICATOR_CFG_CXATBREPLICATOR_CFG_BASE                                 (0x4c3c034000ULL)
#define CSL_CCDEBUGSS2_ATB_REPLICATOR_CFG_CXATBREPLICATOR_CFG_SIZE                                 (0x1000ULL)
#define CSL_CCDEBUGSS2_TBR_VBUSP_WRAP_TBR_CFG_TBR_CFG_BASE                                         (0x4c3c035000ULL)
#define CSL_CCDEBUGSS2_TBR_VBUSP_WRAP_TBR_CFG_TBR_CFG_SIZE                                         (0x1000ULL)
#define CSL_CCDEBUGSS2_ARM_CTI_0_CFG_CSCTI_CFG_BASE                                                (0x4c3c036000ULL)
#define CSL_CCDEBUGSS2_ARM_CTI_0_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS2_ARM_CTI_1_CFG_CSCTI_CFG_BASE                                                (0x4c3c038000ULL)
#define CSL_CCDEBUGSS2_ARM_CTI_1_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS2_ARM_CTI_2_CFG_CSCTI_CFG_BASE                                                (0x4c3c039000ULL)
#define CSL_CCDEBUGSS2_ARM_CTI_2_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS2_ARM_CTI_3_CFG_CSCTI_CFG_BASE                                                (0x4c3c03a000ULL)
#define CSL_CCDEBUGSS2_ARM_CTI_3_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS2_ARM_CTI_4_CFG_CSCTI_CFG_BASE                                                (0x4c3c03b000ULL)
#define CSL_CCDEBUGSS2_ARM_CTI_4_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS2_ARM_CTI_5_CFG_CSCTI_CFG_BASE                                                (0x4c3c03c000ULL)
#define CSL_CCDEBUGSS2_ARM_CTI_5_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS2_ARM_CTI_6_CFG_CSCTI_CFG_BASE                                                (0x4c3c03d000ULL)
#define CSL_CCDEBUGSS2_ARM_CTI_6_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS2_ARM_CTI_7_CFG_CSCTI_CFG_BASE                                                (0x4c3c03e000ULL)
#define CSL_CCDEBUGSS2_ARM_CTI_7_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_CCDEBUGSS2_ARM_CTI_8_CFG_CSCTI_CFG_BASE                                                (0x4c3c03f000ULL)
#define CSL_CCDEBUGSS2_ARM_CTI_8_CFG_CSCTI_CFG_SIZE                                                (0x1000ULL)
#define CSL_STM0_CXSTM_BASE                                                                        (0x4c3d200000ULL)
#define CSL_STM0_CXSTM_SIZE                                                                        (0x1000ULL)
#define CSL_STM0_CTI_CSCTI_BASE                                                                    (0x4c3d201000ULL)
#define CSL_STM0_CTI_CSCTI_SIZE                                                                    (0x1000ULL)
#define CSL_DEBUGSUSPENDRTR0_INTR_ROUTER_CFG_BASE                                                  (0x4c3d300000ULL)
#define CSL_DEBUGSUSPENDRTR0_INTR_ROUTER_CFG_SIZE                                                  (0x2000ULL)
#define CSL_MCU_CPT2_AGGR0_MMR_BASE                                                                (0x4c3e000000ULL)
#define CSL_MCU_CPT2_AGGR0_MMR_SIZE                                                                (0x100ULL)
#define CSL_MCU_CPT2_AGGR0_STP2ATB_CFG_BASE                                                        (0x4c3e000100ULL)
#define CSL_MCU_CPT2_AGGR0_STP2ATB_CFG_SIZE                                                        (0x100ULL)
#define CSL_MCU_CPT2_AGGR0_MEM0_BASE                                                               (0x4c3e020000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM0_SIZE                                                               (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM1_BASE                                                               (0x4c3e021000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM1_SIZE                                                               (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM2_BASE                                                               (0x4c3e022000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM2_SIZE                                                               (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM3_BASE                                                               (0x4c3e023000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM3_SIZE                                                               (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM4_BASE                                                               (0x4c3e024000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM4_SIZE                                                               (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM5_BASE                                                               (0x4c3e025000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM5_SIZE                                                               (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM6_BASE                                                               (0x4c3e026000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM6_SIZE                                                               (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM7_BASE                                                               (0x4c3e027000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM7_SIZE                                                               (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM8_BASE                                                               (0x4c3e028000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM8_SIZE                                                               (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM9_BASE                                                               (0x4c3e029000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM9_SIZE                                                               (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM10_BASE                                                              (0x4c3e02a000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM10_SIZE                                                              (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM11_BASE                                                              (0x4c3e02b000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM11_SIZE                                                              (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM12_BASE                                                              (0x4c3e02c000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM12_SIZE                                                              (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM13_BASE                                                              (0x4c3e02d000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM13_SIZE                                                              (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM14_BASE                                                              (0x4c3e02e000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM14_SIZE                                                              (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM15_BASE                                                              (0x4c3e02f000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM15_SIZE                                                              (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM16_BASE                                                              (0x4c3e030000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM16_SIZE                                                              (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM17_BASE                                                              (0x4c3e031000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM17_SIZE                                                              (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM18_BASE                                                              (0x4c3e032000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM18_SIZE                                                              (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM19_BASE                                                              (0x4c3e033000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM19_SIZE                                                              (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM20_BASE                                                              (0x4c3e034000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM20_SIZE                                                              (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM21_BASE                                                              (0x4c3e035000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM21_SIZE                                                              (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM22_BASE                                                              (0x4c3e036000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM22_SIZE                                                              (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM23_BASE                                                              (0x4c3e037000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM23_SIZE                                                              (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM24_BASE                                                              (0x4c3e038000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM24_SIZE                                                              (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM25_BASE                                                              (0x4c3e039000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM25_SIZE                                                              (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM26_BASE                                                              (0x4c3e03a000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM26_SIZE                                                              (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM27_BASE                                                              (0x4c3e03b000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM27_SIZE                                                              (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM28_BASE                                                              (0x4c3e03c000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM28_SIZE                                                              (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM29_BASE                                                              (0x4c3e03d000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM29_SIZE                                                              (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM30_BASE                                                              (0x4c3e03e000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM30_SIZE                                                              (0x1000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM31_BASE                                                              (0x4c3e03f000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM31_SIZE                                                              (0x1000ULL)
#define CSL_CPT2_AGGR0_MMR_BASE                                                                    (0x4c3e100000ULL)
#define CSL_CPT2_AGGR0_MMR_SIZE                                                                    (0x100ULL)
#define CSL_CPT2_AGGR0_STP2ATB_CFG_BASE                                                            (0x4c3e100100ULL)
#define CSL_CPT2_AGGR0_STP2ATB_CFG_SIZE                                                            (0x100ULL)
#define CSL_CPT2_AGGR0_MEM0_BASE                                                                   (0x4c3e120000ULL)
#define CSL_CPT2_AGGR0_MEM0_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM1_BASE                                                                   (0x4c3e121000ULL)
#define CSL_CPT2_AGGR0_MEM1_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM2_BASE                                                                   (0x4c3e122000ULL)
#define CSL_CPT2_AGGR0_MEM2_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM3_BASE                                                                   (0x4c3e123000ULL)
#define CSL_CPT2_AGGR0_MEM3_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM4_BASE                                                                   (0x4c3e124000ULL)
#define CSL_CPT2_AGGR0_MEM4_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM5_BASE                                                                   (0x4c3e125000ULL)
#define CSL_CPT2_AGGR0_MEM5_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM6_BASE                                                                   (0x4c3e126000ULL)
#define CSL_CPT2_AGGR0_MEM6_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM7_BASE                                                                   (0x4c3e127000ULL)
#define CSL_CPT2_AGGR0_MEM7_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM8_BASE                                                                   (0x4c3e128000ULL)
#define CSL_CPT2_AGGR0_MEM8_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM9_BASE                                                                   (0x4c3e129000ULL)
#define CSL_CPT2_AGGR0_MEM9_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM10_BASE                                                                  (0x4c3e12a000ULL)
#define CSL_CPT2_AGGR0_MEM10_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM11_BASE                                                                  (0x4c3e12b000ULL)
#define CSL_CPT2_AGGR0_MEM11_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM12_BASE                                                                  (0x4c3e12c000ULL)
#define CSL_CPT2_AGGR0_MEM12_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM13_BASE                                                                  (0x4c3e12d000ULL)
#define CSL_CPT2_AGGR0_MEM13_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM14_BASE                                                                  (0x4c3e12e000ULL)
#define CSL_CPT2_AGGR0_MEM14_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM15_BASE                                                                  (0x4c3e12f000ULL)
#define CSL_CPT2_AGGR0_MEM15_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM16_BASE                                                                  (0x4c3e130000ULL)
#define CSL_CPT2_AGGR0_MEM16_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM17_BASE                                                                  (0x4c3e131000ULL)
#define CSL_CPT2_AGGR0_MEM17_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM18_BASE                                                                  (0x4c3e132000ULL)
#define CSL_CPT2_AGGR0_MEM18_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM19_BASE                                                                  (0x4c3e133000ULL)
#define CSL_CPT2_AGGR0_MEM19_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM20_BASE                                                                  (0x4c3e134000ULL)
#define CSL_CPT2_AGGR0_MEM20_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM21_BASE                                                                  (0x4c3e135000ULL)
#define CSL_CPT2_AGGR0_MEM21_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM22_BASE                                                                  (0x4c3e136000ULL)
#define CSL_CPT2_AGGR0_MEM22_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM23_BASE                                                                  (0x4c3e137000ULL)
#define CSL_CPT2_AGGR0_MEM23_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM24_BASE                                                                  (0x4c3e138000ULL)
#define CSL_CPT2_AGGR0_MEM24_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM25_BASE                                                                  (0x4c3e139000ULL)
#define CSL_CPT2_AGGR0_MEM25_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM26_BASE                                                                  (0x4c3e13a000ULL)
#define CSL_CPT2_AGGR0_MEM26_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM27_BASE                                                                  (0x4c3e13b000ULL)
#define CSL_CPT2_AGGR0_MEM27_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM28_BASE                                                                  (0x4c3e13c000ULL)
#define CSL_CPT2_AGGR0_MEM28_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM29_BASE                                                                  (0x4c3e13d000ULL)
#define CSL_CPT2_AGGR0_MEM29_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM30_BASE                                                                  (0x4c3e13e000ULL)
#define CSL_CPT2_AGGR0_MEM30_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR0_MEM31_BASE                                                                  (0x4c3e13f000ULL)
#define CSL_CPT2_AGGR0_MEM31_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR4_MMR_BASE                                                                    (0x4c3e140000ULL)
#define CSL_CPT2_AGGR4_MMR_SIZE                                                                    (0x100ULL)
#define CSL_CPT2_AGGR4_STP2ATB_CFG_BASE                                                            (0x4c3e140100ULL)
#define CSL_CPT2_AGGR4_STP2ATB_CFG_SIZE                                                            (0x100ULL)
#define CSL_CPT2_AGGR4_MEM0_BASE                                                                   (0x4c3e160000ULL)
#define CSL_CPT2_AGGR4_MEM0_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM1_BASE                                                                   (0x4c3e161000ULL)
#define CSL_CPT2_AGGR4_MEM1_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM2_BASE                                                                   (0x4c3e162000ULL)
#define CSL_CPT2_AGGR4_MEM2_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM3_BASE                                                                   (0x4c3e163000ULL)
#define CSL_CPT2_AGGR4_MEM3_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM4_BASE                                                                   (0x4c3e164000ULL)
#define CSL_CPT2_AGGR4_MEM4_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM5_BASE                                                                   (0x4c3e165000ULL)
#define CSL_CPT2_AGGR4_MEM5_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM6_BASE                                                                   (0x4c3e166000ULL)
#define CSL_CPT2_AGGR4_MEM6_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM7_BASE                                                                   (0x4c3e167000ULL)
#define CSL_CPT2_AGGR4_MEM7_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM8_BASE                                                                   (0x4c3e168000ULL)
#define CSL_CPT2_AGGR4_MEM8_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM9_BASE                                                                   (0x4c3e169000ULL)
#define CSL_CPT2_AGGR4_MEM9_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM10_BASE                                                                  (0x4c3e16a000ULL)
#define CSL_CPT2_AGGR4_MEM10_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM11_BASE                                                                  (0x4c3e16b000ULL)
#define CSL_CPT2_AGGR4_MEM11_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM12_BASE                                                                  (0x4c3e16c000ULL)
#define CSL_CPT2_AGGR4_MEM12_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM13_BASE                                                                  (0x4c3e16d000ULL)
#define CSL_CPT2_AGGR4_MEM13_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM14_BASE                                                                  (0x4c3e16e000ULL)
#define CSL_CPT2_AGGR4_MEM14_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM15_BASE                                                                  (0x4c3e16f000ULL)
#define CSL_CPT2_AGGR4_MEM15_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM16_BASE                                                                  (0x4c3e170000ULL)
#define CSL_CPT2_AGGR4_MEM16_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM17_BASE                                                                  (0x4c3e171000ULL)
#define CSL_CPT2_AGGR4_MEM17_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM18_BASE                                                                  (0x4c3e172000ULL)
#define CSL_CPT2_AGGR4_MEM18_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM19_BASE                                                                  (0x4c3e173000ULL)
#define CSL_CPT2_AGGR4_MEM19_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM20_BASE                                                                  (0x4c3e174000ULL)
#define CSL_CPT2_AGGR4_MEM20_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM21_BASE                                                                  (0x4c3e175000ULL)
#define CSL_CPT2_AGGR4_MEM21_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM22_BASE                                                                  (0x4c3e176000ULL)
#define CSL_CPT2_AGGR4_MEM22_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM23_BASE                                                                  (0x4c3e177000ULL)
#define CSL_CPT2_AGGR4_MEM23_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM24_BASE                                                                  (0x4c3e178000ULL)
#define CSL_CPT2_AGGR4_MEM24_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM25_BASE                                                                  (0x4c3e179000ULL)
#define CSL_CPT2_AGGR4_MEM25_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM26_BASE                                                                  (0x4c3e17a000ULL)
#define CSL_CPT2_AGGR4_MEM26_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM27_BASE                                                                  (0x4c3e17b000ULL)
#define CSL_CPT2_AGGR4_MEM27_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM28_BASE                                                                  (0x4c3e17c000ULL)
#define CSL_CPT2_AGGR4_MEM28_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM29_BASE                                                                  (0x4c3e17d000ULL)
#define CSL_CPT2_AGGR4_MEM29_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM30_BASE                                                                  (0x4c3e17e000ULL)
#define CSL_CPT2_AGGR4_MEM30_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR4_MEM31_BASE                                                                  (0x4c3e17f000ULL)
#define CSL_CPT2_AGGR4_MEM31_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR1_MMR_BASE                                                                    (0x4c3e180000ULL)
#define CSL_CPT2_AGGR1_MMR_SIZE                                                                    (0x100ULL)
#define CSL_CPT2_AGGR1_STP2ATB_CFG_BASE                                                            (0x4c3e180100ULL)
#define CSL_CPT2_AGGR1_STP2ATB_CFG_SIZE                                                            (0x100ULL)
#define CSL_CPT2_AGGR1_MEM0_BASE                                                                   (0x4c3e1a0000ULL)
#define CSL_CPT2_AGGR1_MEM0_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM1_BASE                                                                   (0x4c3e1a1000ULL)
#define CSL_CPT2_AGGR1_MEM1_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM2_BASE                                                                   (0x4c3e1a2000ULL)
#define CSL_CPT2_AGGR1_MEM2_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM3_BASE                                                                   (0x4c3e1a3000ULL)
#define CSL_CPT2_AGGR1_MEM3_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM4_BASE                                                                   (0x4c3e1a4000ULL)
#define CSL_CPT2_AGGR1_MEM4_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM5_BASE                                                                   (0x4c3e1a5000ULL)
#define CSL_CPT2_AGGR1_MEM5_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM6_BASE                                                                   (0x4c3e1a6000ULL)
#define CSL_CPT2_AGGR1_MEM6_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM7_BASE                                                                   (0x4c3e1a7000ULL)
#define CSL_CPT2_AGGR1_MEM7_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM8_BASE                                                                   (0x4c3e1a8000ULL)
#define CSL_CPT2_AGGR1_MEM8_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM9_BASE                                                                   (0x4c3e1a9000ULL)
#define CSL_CPT2_AGGR1_MEM9_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM10_BASE                                                                  (0x4c3e1aa000ULL)
#define CSL_CPT2_AGGR1_MEM10_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM11_BASE                                                                  (0x4c3e1ab000ULL)
#define CSL_CPT2_AGGR1_MEM11_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM12_BASE                                                                  (0x4c3e1ac000ULL)
#define CSL_CPT2_AGGR1_MEM12_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM13_BASE                                                                  (0x4c3e1ad000ULL)
#define CSL_CPT2_AGGR1_MEM13_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM14_BASE                                                                  (0x4c3e1ae000ULL)
#define CSL_CPT2_AGGR1_MEM14_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM15_BASE                                                                  (0x4c3e1af000ULL)
#define CSL_CPT2_AGGR1_MEM15_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM16_BASE                                                                  (0x4c3e1b0000ULL)
#define CSL_CPT2_AGGR1_MEM16_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM17_BASE                                                                  (0x4c3e1b1000ULL)
#define CSL_CPT2_AGGR1_MEM17_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM18_BASE                                                                  (0x4c3e1b2000ULL)
#define CSL_CPT2_AGGR1_MEM18_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM19_BASE                                                                  (0x4c3e1b3000ULL)
#define CSL_CPT2_AGGR1_MEM19_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM20_BASE                                                                  (0x4c3e1b4000ULL)
#define CSL_CPT2_AGGR1_MEM20_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM21_BASE                                                                  (0x4c3e1b5000ULL)
#define CSL_CPT2_AGGR1_MEM21_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM22_BASE                                                                  (0x4c3e1b6000ULL)
#define CSL_CPT2_AGGR1_MEM22_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM23_BASE                                                                  (0x4c3e1b7000ULL)
#define CSL_CPT2_AGGR1_MEM23_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM24_BASE                                                                  (0x4c3e1b8000ULL)
#define CSL_CPT2_AGGR1_MEM24_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM25_BASE                                                                  (0x4c3e1b9000ULL)
#define CSL_CPT2_AGGR1_MEM25_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM26_BASE                                                                  (0x4c3e1ba000ULL)
#define CSL_CPT2_AGGR1_MEM26_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM27_BASE                                                                  (0x4c3e1bb000ULL)
#define CSL_CPT2_AGGR1_MEM27_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM28_BASE                                                                  (0x4c3e1bc000ULL)
#define CSL_CPT2_AGGR1_MEM28_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM29_BASE                                                                  (0x4c3e1bd000ULL)
#define CSL_CPT2_AGGR1_MEM29_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM30_BASE                                                                  (0x4c3e1be000ULL)
#define CSL_CPT2_AGGR1_MEM30_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR1_MEM31_BASE                                                                  (0x4c3e1bf000ULL)
#define CSL_CPT2_AGGR1_MEM31_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR3_MMR_BASE                                                                    (0x4c3e1c0000ULL)
#define CSL_CPT2_AGGR3_MMR_SIZE                                                                    (0x100ULL)
#define CSL_CPT2_AGGR3_STP2ATB_CFG_BASE                                                            (0x4c3e1c0100ULL)
#define CSL_CPT2_AGGR3_STP2ATB_CFG_SIZE                                                            (0x100ULL)
#define CSL_CPT2_AGGR3_MEM0_BASE                                                                   (0x4c3e1e0000ULL)
#define CSL_CPT2_AGGR3_MEM0_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM1_BASE                                                                   (0x4c3e1e1000ULL)
#define CSL_CPT2_AGGR3_MEM1_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM2_BASE                                                                   (0x4c3e1e2000ULL)
#define CSL_CPT2_AGGR3_MEM2_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM3_BASE                                                                   (0x4c3e1e3000ULL)
#define CSL_CPT2_AGGR3_MEM3_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM4_BASE                                                                   (0x4c3e1e4000ULL)
#define CSL_CPT2_AGGR3_MEM4_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM5_BASE                                                                   (0x4c3e1e5000ULL)
#define CSL_CPT2_AGGR3_MEM5_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM6_BASE                                                                   (0x4c3e1e6000ULL)
#define CSL_CPT2_AGGR3_MEM6_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM7_BASE                                                                   (0x4c3e1e7000ULL)
#define CSL_CPT2_AGGR3_MEM7_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM8_BASE                                                                   (0x4c3e1e8000ULL)
#define CSL_CPT2_AGGR3_MEM8_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM9_BASE                                                                   (0x4c3e1e9000ULL)
#define CSL_CPT2_AGGR3_MEM9_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM10_BASE                                                                  (0x4c3e1ea000ULL)
#define CSL_CPT2_AGGR3_MEM10_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM11_BASE                                                                  (0x4c3e1eb000ULL)
#define CSL_CPT2_AGGR3_MEM11_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM12_BASE                                                                  (0x4c3e1ec000ULL)
#define CSL_CPT2_AGGR3_MEM12_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM13_BASE                                                                  (0x4c3e1ed000ULL)
#define CSL_CPT2_AGGR3_MEM13_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM14_BASE                                                                  (0x4c3e1ee000ULL)
#define CSL_CPT2_AGGR3_MEM14_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM15_BASE                                                                  (0x4c3e1ef000ULL)
#define CSL_CPT2_AGGR3_MEM15_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM16_BASE                                                                  (0x4c3e1f0000ULL)
#define CSL_CPT2_AGGR3_MEM16_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM17_BASE                                                                  (0x4c3e1f1000ULL)
#define CSL_CPT2_AGGR3_MEM17_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM18_BASE                                                                  (0x4c3e1f2000ULL)
#define CSL_CPT2_AGGR3_MEM18_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM19_BASE                                                                  (0x4c3e1f3000ULL)
#define CSL_CPT2_AGGR3_MEM19_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM20_BASE                                                                  (0x4c3e1f4000ULL)
#define CSL_CPT2_AGGR3_MEM20_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM21_BASE                                                                  (0x4c3e1f5000ULL)
#define CSL_CPT2_AGGR3_MEM21_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM22_BASE                                                                  (0x4c3e1f6000ULL)
#define CSL_CPT2_AGGR3_MEM22_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM23_BASE                                                                  (0x4c3e1f7000ULL)
#define CSL_CPT2_AGGR3_MEM23_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM24_BASE                                                                  (0x4c3e1f8000ULL)
#define CSL_CPT2_AGGR3_MEM24_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM25_BASE                                                                  (0x4c3e1f9000ULL)
#define CSL_CPT2_AGGR3_MEM25_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM26_BASE                                                                  (0x4c3e1fa000ULL)
#define CSL_CPT2_AGGR3_MEM26_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM27_BASE                                                                  (0x4c3e1fb000ULL)
#define CSL_CPT2_AGGR3_MEM27_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM28_BASE                                                                  (0x4c3e1fc000ULL)
#define CSL_CPT2_AGGR3_MEM28_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM29_BASE                                                                  (0x4c3e1fd000ULL)
#define CSL_CPT2_AGGR3_MEM29_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM30_BASE                                                                  (0x4c3e1fe000ULL)
#define CSL_CPT2_AGGR3_MEM30_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR3_MEM31_BASE                                                                  (0x4c3e1ff000ULL)
#define CSL_CPT2_AGGR3_MEM31_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR2_MMR_BASE                                                                    (0x4c3e200000ULL)
#define CSL_CPT2_AGGR2_MMR_SIZE                                                                    (0x100ULL)
#define CSL_CPT2_AGGR2_STP2ATB_CFG_BASE                                                            (0x4c3e200100ULL)
#define CSL_CPT2_AGGR2_STP2ATB_CFG_SIZE                                                            (0x100ULL)
#define CSL_CPT2_AGGR2_MEM0_BASE                                                                   (0x4c3e220000ULL)
#define CSL_CPT2_AGGR2_MEM0_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM1_BASE                                                                   (0x4c3e221000ULL)
#define CSL_CPT2_AGGR2_MEM1_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM2_BASE                                                                   (0x4c3e222000ULL)
#define CSL_CPT2_AGGR2_MEM2_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM3_BASE                                                                   (0x4c3e223000ULL)
#define CSL_CPT2_AGGR2_MEM3_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM4_BASE                                                                   (0x4c3e224000ULL)
#define CSL_CPT2_AGGR2_MEM4_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM5_BASE                                                                   (0x4c3e225000ULL)
#define CSL_CPT2_AGGR2_MEM5_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM6_BASE                                                                   (0x4c3e226000ULL)
#define CSL_CPT2_AGGR2_MEM6_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM7_BASE                                                                   (0x4c3e227000ULL)
#define CSL_CPT2_AGGR2_MEM7_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM8_BASE                                                                   (0x4c3e228000ULL)
#define CSL_CPT2_AGGR2_MEM8_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM9_BASE                                                                   (0x4c3e229000ULL)
#define CSL_CPT2_AGGR2_MEM9_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM10_BASE                                                                  (0x4c3e22a000ULL)
#define CSL_CPT2_AGGR2_MEM10_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM11_BASE                                                                  (0x4c3e22b000ULL)
#define CSL_CPT2_AGGR2_MEM11_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM12_BASE                                                                  (0x4c3e22c000ULL)
#define CSL_CPT2_AGGR2_MEM12_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM13_BASE                                                                  (0x4c3e22d000ULL)
#define CSL_CPT2_AGGR2_MEM13_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM14_BASE                                                                  (0x4c3e22e000ULL)
#define CSL_CPT2_AGGR2_MEM14_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM15_BASE                                                                  (0x4c3e22f000ULL)
#define CSL_CPT2_AGGR2_MEM15_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM16_BASE                                                                  (0x4c3e230000ULL)
#define CSL_CPT2_AGGR2_MEM16_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM17_BASE                                                                  (0x4c3e231000ULL)
#define CSL_CPT2_AGGR2_MEM17_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM18_BASE                                                                  (0x4c3e232000ULL)
#define CSL_CPT2_AGGR2_MEM18_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM19_BASE                                                                  (0x4c3e233000ULL)
#define CSL_CPT2_AGGR2_MEM19_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM20_BASE                                                                  (0x4c3e234000ULL)
#define CSL_CPT2_AGGR2_MEM20_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM21_BASE                                                                  (0x4c3e235000ULL)
#define CSL_CPT2_AGGR2_MEM21_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM22_BASE                                                                  (0x4c3e236000ULL)
#define CSL_CPT2_AGGR2_MEM22_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM23_BASE                                                                  (0x4c3e237000ULL)
#define CSL_CPT2_AGGR2_MEM23_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM24_BASE                                                                  (0x4c3e238000ULL)
#define CSL_CPT2_AGGR2_MEM24_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM25_BASE                                                                  (0x4c3e239000ULL)
#define CSL_CPT2_AGGR2_MEM25_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM26_BASE                                                                  (0x4c3e23a000ULL)
#define CSL_CPT2_AGGR2_MEM26_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM27_BASE                                                                  (0x4c3e23b000ULL)
#define CSL_CPT2_AGGR2_MEM27_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM28_BASE                                                                  (0x4c3e23c000ULL)
#define CSL_CPT2_AGGR2_MEM28_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM29_BASE                                                                  (0x4c3e23d000ULL)
#define CSL_CPT2_AGGR2_MEM29_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM30_BASE                                                                  (0x4c3e23e000ULL)
#define CSL_CPT2_AGGR2_MEM30_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR2_MEM31_BASE                                                                  (0x4c3e23f000ULL)
#define CSL_CPT2_AGGR2_MEM31_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR5_MMR_BASE                                                                    (0x4c3e240000ULL)
#define CSL_CPT2_AGGR5_MMR_SIZE                                                                    (0x100ULL)
#define CSL_CPT2_AGGR5_STP2ATB_CFG_BASE                                                            (0x4c3e240100ULL)
#define CSL_CPT2_AGGR5_STP2ATB_CFG_SIZE                                                            (0x100ULL)
#define CSL_CPT2_AGGR5_MEM0_BASE                                                                   (0x4c3e260000ULL)
#define CSL_CPT2_AGGR5_MEM0_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM1_BASE                                                                   (0x4c3e261000ULL)
#define CSL_CPT2_AGGR5_MEM1_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM2_BASE                                                                   (0x4c3e262000ULL)
#define CSL_CPT2_AGGR5_MEM2_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM3_BASE                                                                   (0x4c3e263000ULL)
#define CSL_CPT2_AGGR5_MEM3_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM4_BASE                                                                   (0x4c3e264000ULL)
#define CSL_CPT2_AGGR5_MEM4_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM5_BASE                                                                   (0x4c3e265000ULL)
#define CSL_CPT2_AGGR5_MEM5_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM6_BASE                                                                   (0x4c3e266000ULL)
#define CSL_CPT2_AGGR5_MEM6_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM7_BASE                                                                   (0x4c3e267000ULL)
#define CSL_CPT2_AGGR5_MEM7_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM8_BASE                                                                   (0x4c3e268000ULL)
#define CSL_CPT2_AGGR5_MEM8_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM9_BASE                                                                   (0x4c3e269000ULL)
#define CSL_CPT2_AGGR5_MEM9_SIZE                                                                   (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM10_BASE                                                                  (0x4c3e26a000ULL)
#define CSL_CPT2_AGGR5_MEM10_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM11_BASE                                                                  (0x4c3e26b000ULL)
#define CSL_CPT2_AGGR5_MEM11_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM12_BASE                                                                  (0x4c3e26c000ULL)
#define CSL_CPT2_AGGR5_MEM12_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM13_BASE                                                                  (0x4c3e26d000ULL)
#define CSL_CPT2_AGGR5_MEM13_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM14_BASE                                                                  (0x4c3e26e000ULL)
#define CSL_CPT2_AGGR5_MEM14_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM15_BASE                                                                  (0x4c3e26f000ULL)
#define CSL_CPT2_AGGR5_MEM15_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM16_BASE                                                                  (0x4c3e270000ULL)
#define CSL_CPT2_AGGR5_MEM16_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM17_BASE                                                                  (0x4c3e271000ULL)
#define CSL_CPT2_AGGR5_MEM17_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM18_BASE                                                                  (0x4c3e272000ULL)
#define CSL_CPT2_AGGR5_MEM18_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM19_BASE                                                                  (0x4c3e273000ULL)
#define CSL_CPT2_AGGR5_MEM19_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM20_BASE                                                                  (0x4c3e274000ULL)
#define CSL_CPT2_AGGR5_MEM20_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM21_BASE                                                                  (0x4c3e275000ULL)
#define CSL_CPT2_AGGR5_MEM21_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM22_BASE                                                                  (0x4c3e276000ULL)
#define CSL_CPT2_AGGR5_MEM22_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM23_BASE                                                                  (0x4c3e277000ULL)
#define CSL_CPT2_AGGR5_MEM23_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM24_BASE                                                                  (0x4c3e278000ULL)
#define CSL_CPT2_AGGR5_MEM24_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM25_BASE                                                                  (0x4c3e279000ULL)
#define CSL_CPT2_AGGR5_MEM25_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM26_BASE                                                                  (0x4c3e27a000ULL)
#define CSL_CPT2_AGGR5_MEM26_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM27_BASE                                                                  (0x4c3e27b000ULL)
#define CSL_CPT2_AGGR5_MEM27_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM28_BASE                                                                  (0x4c3e27c000ULL)
#define CSL_CPT2_AGGR5_MEM28_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM29_BASE                                                                  (0x4c3e27d000ULL)
#define CSL_CPT2_AGGR5_MEM29_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM30_BASE                                                                  (0x4c3e27e000ULL)
#define CSL_CPT2_AGGR5_MEM30_SIZE                                                                  (0x1000ULL)
#define CSL_CPT2_AGGR5_MEM31_BASE                                                                  (0x4c3e27f000ULL)
#define CSL_CPT2_AGGR5_MEM31_SIZE                                                                  (0x1000ULL)
#define CSL_DEBUGSS_WRAP0_ROM_TABLE_0_1_BASE                                                       (0x4c40000000ULL)
#define CSL_DEBUGSS_WRAP0_ROM_TABLE_0_1_SIZE                                                       (0x1000ULL)
#define CSL_DEBUGSS_WRAP0_RESV0_1_BASE                                                             (0x4c40001000ULL)
#define CSL_DEBUGSS_WRAP0_RESV0_1_SIZE                                                             (0x1000ULL)
#define CSL_DEBUGSS_WRAP0_CFGAP1_BASE                                                              (0x4c40002000ULL)
#define CSL_DEBUGSS_WRAP0_CFGAP1_SIZE                                                              (0x100ULL)
#define CSL_DEBUGSS_WRAP0_APBAP1_BASE                                                              (0x4c40002100ULL)
#define CSL_DEBUGSS_WRAP0_APBAP1_SIZE                                                              (0x100ULL)
#define CSL_DEBUGSS_WRAP0_AXIAP1_BASE                                                              (0x4c40002200ULL)
#define CSL_DEBUGSS_WRAP0_AXIAP1_SIZE                                                              (0x100ULL)
#define CSL_DEBUGSS_WRAP0_PWRAP1_BASE                                                              (0x4c40002300ULL)
#define CSL_DEBUGSS_WRAP0_PWRAP1_SIZE                                                              (0x100ULL)
#define CSL_DEBUGSS_WRAP0_PVIEW1_BASE                                                              (0x4c40002400ULL)
#define CSL_DEBUGSS_WRAP0_PVIEW1_SIZE                                                              (0x100ULL)
#define CSL_DEBUGSS_WRAP0_JTAGAP1_BASE                                                             (0x4c40002500ULL)
#define CSL_DEBUGSS_WRAP0_JTAGAP1_SIZE                                                             (0x100ULL)
#define CSL_DEBUGSS_WRAP0_SECAP1_BASE                                                              (0x4c40002600ULL)
#define CSL_DEBUGSS_WRAP0_SECAP1_SIZE                                                              (0x100ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX0_CFG1_BASE                                                        (0x4c40002700ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX0_CFG1_SIZE                                                        (0x100ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX1_CFG1_BASE                                                        (0x4c40002800ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX1_CFG1_SIZE                                                        (0x100ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX2_CFG1_BASE                                                        (0x4c40002900ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX2_CFG1_SIZE                                                        (0x100ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX3_CFG1_BASE                                                        (0x4c40002a00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX3_CFG1_SIZE                                                        (0x100ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX4_CFG1_BASE                                                        (0x4c40002b00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX4_CFG1_SIZE                                                        (0x100ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX5_CFG1_BASE                                                        (0x4c40002c00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX5_CFG1_SIZE                                                        (0x100ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX6_CFG1_BASE                                                        (0x4c40002d00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX6_CFG1_SIZE                                                        (0x100ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX7_CFG1_BASE                                                        (0x4c40002e00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX7_CFG1_SIZE                                                        (0x100ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX8_CFG1_BASE                                                        (0x4c40002f00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX8_CFG1_SIZE                                                        (0x100ULL)
#define CSL_DEBUGSS_WRAP0_RESV1_1_BASE                                                             (0x4c40003000ULL)
#define CSL_DEBUGSS_WRAP0_RESV1_1_SIZE                                                             (0x1000ULL)
#define CSL_DEBUGSS_WRAP0_RESV2_1_BASE                                                             (0x4c40004000ULL)
#define CSL_DEBUGSS_WRAP0_RESV2_1_SIZE                                                             (0x2000000ULL)
#define CSL_DEBUGSS_WRAP0_ROM_TABLE_1_1_BASE                                                       (0x4c60000000ULL)
#define CSL_DEBUGSS_WRAP0_ROM_TABLE_1_1_SIZE                                                       (0x1000ULL)
#define CSL_DEBUGSS_WRAP0_CSCTI1_BASE                                                              (0x4c60001000ULL)
#define CSL_DEBUGSS_WRAP0_CSCTI1_SIZE                                                              (0x1000ULL)
#define CSL_DEBUGSS_WRAP0_DRM1_BASE                                                                (0x4c60002000ULL)
#define CSL_DEBUGSS_WRAP0_DRM1_SIZE                                                                (0x1000ULL)
#define CSL_DEBUGSS_WRAP0_RESV3_1_BASE                                                             (0x4c60003000ULL)
#define CSL_DEBUGSS_WRAP0_RESV3_1_SIZE                                                             (0x1000ULL)
#define CSL_DEBUGSS_WRAP0_CSTPIU1_BASE                                                             (0x4c60004000ULL)
#define CSL_DEBUGSS_WRAP0_CSTPIU1_SIZE                                                             (0x1000ULL)
#define CSL_DEBUGSS_WRAP0_CTF1_BASE                                                                (0x4c60005000ULL)
#define CSL_DEBUGSS_WRAP0_CTF1_SIZE                                                                (0x1000ULL)
#define CSL_DEBUGSS_WRAP0_RESV4_1_BASE                                                             (0x4c60006000ULL)
#define CSL_DEBUGSS_WRAP0_RESV4_1_SIZE                                                             (0x1000000ULL)
#define CSL_DEBUGSS_WRAP0_EXT_APB1_BASE                                                            (0x4c70000000ULL)
#define CSL_DEBUGSS_WRAP0_EXT_APB1_SIZE                                                            (0x10000000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_MSMC_PBIST0_CFG_MSMC_PBIST0_BASE                           (0x4d10000000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_MSMC_PBIST0_CFG_MSMC_PBIST0_SIZE                           (0x10000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG0_CFG_ARM_PBIST0_0_BASE                                      (0x4d10010000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG0_CFG_ARM_PBIST0_0_SIZE                                      (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG0_CFG_ARM_PBIST0_1_BASE                                      (0x4d10010400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG0_CFG_ARM_PBIST0_1_SIZE                                      (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG1_CFG_ARM_PBIST1_0_BASE                                      (0x4d10020000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG1_CFG_ARM_PBIST1_0_SIZE                                      (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG1_CFG_ARM_PBIST1_1_BASE                                      (0x4d10020400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG1_CFG_ARM_PBIST1_1_SIZE                                      (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_DSP0_PBIST_BASE                                                       (0x4d10050000ULL)
#define CSL_COMPUTE_CLUSTER0_DSP0_PBIST_SIZE                                                       (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_DSP1_PBIST_BASE                                                       (0x4d10060000ULL)
#define CSL_COMPUTE_CLUSTER0_DSP1_PBIST_SIZE                                                       (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_DSP2_PBIST_BASE                                                       (0x4d10070000ULL)
#define CSL_COMPUTE_CLUSTER0_DSP2_PBIST_SIZE                                                       (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW7_CFG_DSP_PBIST7_BASE                                    (0x4d10080000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW7_CFG_DSP_PBIST7_SIZE                                    (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW4_CFG_MSMC1_PBIST4_BASE                                  (0x4d10090000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW4_CFG_MSMC1_PBIST4_SIZE                                  (0x10000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW5_CFG_MSMC1_PBIST5_BASE                                  (0x4d100a0000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW5_CFG_MSMC1_PBIST5_SIZE                                  (0x10000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW6_CFG_MSMC1_PBIST6_BASE                                  (0x4d100b0000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW6_CFG_MSMC1_PBIST6_SIZE                                  (0x10000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW7_CFG_MSMC1_PBIST7_BASE                                  (0x4d100c0000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW7_CFG_MSMC1_PBIST7_SIZE                                  (0x10000ULL)
#define CSL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_BASE                                                   (0x4d20000000ULL)
#define CSL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SIZE                                                   (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_BASE                                                   (0x4d20000400ULL)
#define CSL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_SIZE                                                   (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_MSMC_DDR_0_ECC_AGGR_CFG_MSMC_ECC2_BASE                          (0x4d20000800ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_MSMC_DDR_0_ECC_AGGR_CFG_MSMC_ECC2_SIZE                          (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_MSMC_DDR_1_ECC_AGGR_CFG_MSMC_ECC3_BASE                          (0x4d20000c00ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_MSMC_DDR_1_ECC_AGGR_CFG_MSMC_ECC3_SIZE                          (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_MSMC_DDR_2_ECC_AGGR_CFG_MSMC_ECC4_BASE                          (0x4d20001000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_MSMC_DDR_2_ECC_AGGR_CFG_MSMC_ECC4_SIZE                          (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_MSMC_DDR_3_ECC_AGGR_CFG_MSMC_ECC5_BASE                          (0x4d20001400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_MSMC_DDR_3_ECC_AGGR_CFG_MSMC_ECC5_SIZE                          (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_MSMC2_ECC_AGGR0_CFG_MSMC_ECC0_BASE                              (0x4d20002000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_MSMC2_ECC_AGGR0_CFG_MSMC_ECC0_SIZE                              (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_MSMC2_ECC_AGGR1_CFG_MSMC_ECC1_BASE                              (0x4d20002400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_MSMC2_ECC_AGGR1_CFG_MSMC_ECC1_SIZE                              (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG0_CFG_ARM_ECC_COREPAC_BASE                                   (0x4d20010000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG0_CFG_ARM_ECC_COREPAC_SIZE                                   (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG0_CFG_ARM_ECC_CORE0_BASE                                     (0x4d20010400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG0_CFG_ARM_ECC_CORE0_SIZE                                     (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG0_CFG_ARM_ECC_CORE1_BASE                                     (0x4d20010800ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG0_CFG_ARM_ECC_CORE1_SIZE                                     (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG0_CFG_ARM_ECC_CORE2_BASE                                     (0x4d20010c00ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG0_CFG_ARM_ECC_CORE2_SIZE                                     (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG0_CFG_ARM_ECC_CORE3_BASE                                     (0x4d20011000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG0_CFG_ARM_ECC_CORE3_SIZE                                     (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG1_CFG_ARM_ECC_COREPAC_BASE                                   (0x4d20020000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG1_CFG_ARM_ECC_COREPAC_SIZE                                   (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG1_CFG_ARM_ECC_CORE0_BASE                                     (0x4d20020400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG1_CFG_ARM_ECC_CORE0_SIZE                                     (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG1_CFG_ARM_ECC_CORE1_BASE                                     (0x4d20020800ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG1_CFG_ARM_ECC_CORE1_SIZE                                     (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG1_CFG_ARM_ECC_CORE2_BASE                                     (0x4d20020c00ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG1_CFG_ARM_ECC_CORE2_SIZE                                     (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG1_CFG_ARM_ECC_CORE3_BASE                                     (0x4d20021000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_CFG1_CFG_ARM_ECC_CORE3_SIZE                                     (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_DSP0_ECC_AGGR_BASE                                                    (0x4d20050000ULL)
#define CSL_COMPUTE_CLUSTER0_DSP0_ECC_AGGR_SIZE                                                    (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW4_CFG_MSMC1_ECC0_BASE                                    (0x4d20051400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW4_CFG_MSMC1_ECC0_SIZE                                    (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW4_CFG_MSMC1_ECC1_BASE                                    (0x4d20051800ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW4_CFG_MSMC1_ECC1_SIZE                                    (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_DSP1_ECC_AGGR_BASE                                                    (0x4d20060000ULL)
#define CSL_COMPUTE_CLUSTER0_DSP1_ECC_AGGR_SIZE                                                    (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW5_CFG_MSMC1_ECC0_BASE                                    (0x4d20061400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW5_CFG_MSMC1_ECC0_SIZE                                    (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW5_CFG_MSMC1_ECC1_BASE                                    (0x4d20061800ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW5_CFG_MSMC1_ECC1_SIZE                                    (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_DSP2_ECC_AGGR_BASE                                                    (0x4d20070000ULL)
#define CSL_COMPUTE_CLUSTER0_DSP2_ECC_AGGR_SIZE                                                    (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW6_CFG_MSMC1_ECC0_BASE                                    (0x4d20071400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW6_CFG_MSMC1_ECC0_SIZE                                    (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW6_CFG_MSMC1_ECC1_BASE                                    (0x4d20071800ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW6_CFG_MSMC1_ECC1_SIZE                                    (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW7_CFG_DSP_ECCAGGR7_BASE                                  (0x4d20080000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW7_CFG_DSP_ECCAGGR7_SIZE                                  (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW7_CFG_MSMC1_ECC0_BASE                                    (0x4d20081400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW7_CFG_MSMC1_ECC0_SIZE                                    (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW7_CFG_MSMC1_ECC1_BASE                                    (0x4d20081800ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP4_CFG_AW7_CFG_MSMC1_ECC1_SIZE                                    (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS0_ECC_AGGR_CTL_BASE                                        (0x4d200b0000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS0_ECC_AGGR_CTL_SIZE                                        (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS0_ECC_AGGR_VBUS_BASE                                       (0x4d200b0400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS0_ECC_AGGR_VBUS_SIZE                                       (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS0_ECC_AGGR_CFG_BASE                                        (0x4d200b0800ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS0_ECC_AGGR_CFG_SIZE                                        (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS1_ECC_AGGR_CTL_BASE                                        (0x4d200b0c00ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS1_ECC_AGGR_CTL_SIZE                                        (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS1_ECC_AGGR_VBUS_BASE                                       (0x4d200b1000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS1_ECC_AGGR_VBUS_SIZE                                       (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS1_ECC_AGGR_CFG_BASE                                        (0x4d200b1400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS1_ECC_AGGR_CFG_SIZE                                        (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS2_ECC_AGGR_CTL_BASE                                        (0x4d200b1800ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS2_ECC_AGGR_CTL_SIZE                                        (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS2_ECC_AGGR_VBUS_BASE                                       (0x4d200b1c00ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS2_ECC_AGGR_VBUS_SIZE                                       (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS2_ECC_AGGR_CFG_BASE                                        (0x4d200b2000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS2_ECC_AGGR_CFG_SIZE                                        (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS3_ECC_AGGR_CTL_BASE                                        (0x4d200b2400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS3_ECC_AGGR_CTL_SIZE                                        (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS3_ECC_AGGR_VBUS_BASE                                       (0x4d200b2800ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS3_ECC_AGGR_VBUS_SIZE                                       (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS3_ECC_AGGR_CFG_BASE                                        (0x4d200b2c00ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS3_ECC_AGGR_CFG_SIZE                                        (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_GICSS_ECC_AGGR_GIC_ECC_AGGR_BASE                                (0x4d200c0000ULL)
#define CSL_COMPUTE_CLUSTER0_VBUSP_GICSS_ECC_AGGR_GIC_ECC_AGGR_SIZE                                (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_GICSS_VBUSM_GASKET_CFG_GICSS_VBUSM_GASKET_CFG_BASE                    (0x4d200c0400ULL)
#define CSL_COMPUTE_CLUSTER0_GICSS_VBUSM_GASKET_CFG_GICSS_VBUSM_GASKET_CFG_SIZE                    (0x400ULL)
#define CSL_COMPUTE_CLUSTER0_CC_BASE                                                               (0x4d21000000ULL)
#define CSL_COMPUTE_CLUSTER0_CC_SIZE                                                               (0x10000ULL)
#define CSL_R5FSS0_CORE0_ICACHE_BASE                                                               (0x4e00000000ULL)
#define CSL_R5FSS0_CORE0_ICACHE_SIZE                                                               (0x800000ULL)
#define CSL_R5FSS0_CORE0_DCACHE_BASE                                                               (0x4e00800000ULL)
#define CSL_R5FSS0_CORE0_DCACHE_SIZE                                                               (0x800000ULL)
#define CSL_R5FSS0_CORE1_ICACHE_BASE                                                               (0x4e01000000ULL)
#define CSL_R5FSS0_CORE1_ICACHE_SIZE                                                               (0x800000ULL)
#define CSL_R5FSS0_CORE1_DCACHE_BASE                                                               (0x4e01800000ULL)
#define CSL_R5FSS0_CORE1_DCACHE_SIZE                                                               (0x800000ULL)
#define CSL_R5FSS1_CORE0_ICACHE_BASE                                                               (0x4e10000000ULL)
#define CSL_R5FSS1_CORE0_ICACHE_SIZE                                                               (0x800000ULL)
#define CSL_R5FSS1_CORE0_DCACHE_BASE                                                               (0x4e10800000ULL)
#define CSL_R5FSS1_CORE0_DCACHE_SIZE                                                               (0x800000ULL)
#define CSL_R5FSS1_CORE1_ICACHE_BASE                                                               (0x4e11000000ULL)
#define CSL_R5FSS1_CORE1_ICACHE_SIZE                                                               (0x800000ULL)
#define CSL_R5FSS1_CORE1_DCACHE_BASE                                                               (0x4e11800000ULL)
#define CSL_R5FSS1_CORE1_DCACHE_SIZE                                                               (0x800000ULL)
#define CSL_AEP_GPU_BXS464_WRAP0_CORE_MMRS_BASE                                                    (0x4e20000000ULL)
#define CSL_AEP_GPU_BXS464_WRAP0_CORE_MMRS_SIZE                                                    (0x80000ULL)
#define CSL_R5FSS2_CORE0_ICACHE_BASE                                                               (0x4e30000000ULL)
#define CSL_R5FSS2_CORE0_ICACHE_SIZE                                                               (0x800000ULL)
#define CSL_R5FSS2_CORE0_DCACHE_BASE                                                               (0x4e30800000ULL)
#define CSL_R5FSS2_CORE0_DCACHE_SIZE                                                               (0x800000ULL)
#define CSL_R5FSS2_CORE1_ICACHE_BASE                                                               (0x4e31000000ULL)
#define CSL_R5FSS2_CORE1_ICACHE_SIZE                                                               (0x800000ULL)
#define CSL_R5FSS2_CORE1_DCACHE_BASE                                                               (0x4e31800000ULL)
#define CSL_R5FSS2_CORE1_DCACHE_SIZE                                                               (0x800000ULL)
#define CSL_VPAC0_VPAC_TOP_PAC_BASE_MEM_SLV_CBASS_STRIPE_MSRAM_SLV_BASE                            (0x4f00000000ULL)
#define CSL_VPAC0_VPAC_TOP_PAC_BASE_MEM_SLV_CBASS_STRIPE_MSRAM_SLV_SIZE                            (0x80000ULL)
#define CSL_VPAC1_VPAC_TOP_PAC_BASE_MEM_SLV_CBASS_STRIPE_MSRAM_SLV_BASE                            (0x4f00400000ULL)
#define CSL_VPAC1_VPAC_TOP_PAC_BASE_MEM_SLV_CBASS_STRIPE_MSRAM_SLV_SIZE                            (0x80000ULL)
#define CSL_DMPAC0_DMPAC_TOP_DOF_INFRA_DMPAC_BASE_MEM_SLV_CBASS_STRIPE_MSRAM_SLV_BASE              (0x4f01000000ULL)
#define CSL_DMPAC0_DMPAC_TOP_DOF_INFRA_DMPAC_BASE_MEM_SLV_CBASS_STRIPE_MSRAM_SLV_SIZE              (0x80000ULL)
#define CSL_MSRAM_512K0_RAM_BASE                                                                   (0x4f02000000ULL)
#define CSL_MSRAM_512K0_RAM_SIZE                                                                   (0x80000ULL)
#define CSL_MSRAM_512K1_RAM_BASE                                                                   (0x4f02080000ULL)
#define CSL_MSRAM_512K1_RAM_SIZE                                                                   (0x80000ULL)
#define CSL_MSRAM_512K2_RAM_BASE                                                                   (0x4f02100000ULL)
#define CSL_MSRAM_512K2_RAM_SIZE                                                                   (0x80000ULL)
#define CSL_MCU_R5FSS0_CORE0_ICACHE_BASE                                                           (0x5400000000ULL)
#define CSL_MCU_R5FSS0_CORE0_ICACHE_SIZE                                                           (0x800000ULL)
#define CSL_MCU_R5FSS0_CORE0_DCACHE_BASE                                                           (0x5400800000ULL)
#define CSL_MCU_R5FSS0_CORE0_DCACHE_SIZE                                                           (0x800000ULL)
#define CSL_MCU_R5FSS0_CORE1_ICACHE_BASE                                                           (0x5401000000ULL)
#define CSL_MCU_R5FSS0_CORE1_ICACHE_SIZE                                                           (0x800000ULL)
#define CSL_MCU_R5FSS0_CORE1_DCACHE_BASE                                                           (0x5401800000ULL)
#define CSL_MCU_R5FSS0_CORE1_DCACHE_SIZE                                                           (0x800000ULL)
#define CSL_VUSR_DUAL0_VUSR_PORTAL_BASE                                                            (0x5800000000ULL)
#define CSL_VUSR_DUAL0_VUSR_PORTAL_SIZE                                                            (0x100000000ULL)

/*
* Auto-Generated Instance CNT List - Main Domain
*/

#define CSL_32_64_ATB_FUNNEL_MAIN_CNT                                                              (3U)
#define CSL_A72SS_CORE0_MAIN_CNT                                                                   (2U)
#define CSL_A72SS_CORE1_MAIN_CNT                                                                   (2U)
#define CSL_A72SS_CORE2_MAIN_CNT                                                                   (2U)
#define CSL_A72SS_CORE3_MAIN_CNT                                                                   (2U)
#define CSL_AC_CFG_TO_AC_CFG_NON_SAFE_STOG_MAIN_CNT                                                (2U)
#define CSL_AC_MERGER_CBASS_MAIN_CNT                                                               (1U)
#define CSL_AGGR_ATB_MAIN_CNT                                                                      (1U)
#define CSL_ATL_MAIN_CNT                                                                           (1U)
#define CSL_BOLT_PGD_MAIN_CNT                                                                      (1U)
#define CSL_BOLT_PSC_WRAP_MAIN_CNT                                                                 (1U)
#define CSL_CBASS_AC_CFG_MAIN_CNT                                                                  (1U)
#define CSL_CBASS_AC_CFG_NONSAFE_MAIN_CNT                                                          (1U)
#define CSL_CBASS_AC_NONSAFE_MAIN_CNT                                                              (1U)
#define CSL_CBASS_CSI_MAIN_CNT                                                                     (1U)
#define CSL_CBASS_DATADEBUG_MAIN_CNT                                                               (1U)
#define CSL_CBASS_DEBUG_MAIN_CNT                                                                   (1U)
#define CSL_CBASS_FW_MAIN_CNT                                                                      (1U)
#define CSL_CBASS_HC2_MAIN_CNT                                                                     (1U)
#define CSL_CBASS_HC_CFG_MAIN_CNT                                                                  (1U)
#define CSL_CBASS_INFRA_NON_SAFE_MAIN_CNT                                                          (1U)
#define CSL_CBASS_IPPHY_MAIN_CNT                                                                   (1U)
#define CSL_CBASS_IPPHY_SAFE_MAIN_CNT                                                              (1U)
#define CSL_CBASS_RC_MAIN_CNT                                                                      (1U)
#define CSL_CBASS_RC_CFG_MAIN_CNT                                                                  (1U)
#define CSL_CCDEBUGSS_MAIN_CNT                                                                     (3U)
#define CSL_CMPEVENT_INTRTR_MAIN_CNT                                                               (1U)
#define CSL_CODEC_MAIN_CNT                                                                         (2U)
#define CSL_COMPUTE_CLUSTER_MAIN_CNT                                                               (1U)
#define CSL_COMPUTE_CLUSTER_A72SS_MAIN_CNT                                                         (2U)
#define CSL_COMPUTE_CLUSTER_AC71_4_DFT_EMBED_PBIST_MAIN_CNT                                        (1U)
#define CSL_COMPUTE_CLUSTER_AC71_5_DFT_EMBED_PBIST_MAIN_CNT                                        (1U)
#define CSL_COMPUTE_CLUSTER_AC71_6_DFT_EMBED_PBIST_MAIN_CNT                                        (1U)
#define CSL_COMPUTE_CLUSTER_AC71_7_DFT_EMBED_PBIST_MAIN_CNT                                        (1U)
#define CSL_COMPUTE_CLUSTER_ARM0_DFT_EMBED_PBIST_MAIN_CNT                                          (1U)
#define CSL_COMPUTE_CLUSTER_ARM0_DFT_EMBED_PBIST_1_MAIN_CNT                                        (1U)
#define CSL_COMPUTE_CLUSTER_ARM1_DFT_EMBED_PBIST_MAIN_CNT                                          (1U)
#define CSL_COMPUTE_CLUSTER_ARM1_DFT_EMBED_PBIST_1_MAIN_CNT                                        (1U)
#define CSL_COMPUTE_CLUSTER_AW4_MSMC_DFT_EMBED_PBIST_MAIN_CNT                                      (1U)
#define CSL_COMPUTE_CLUSTER_AW5_MSMC_DFT_EMBED_PBIST_MAIN_CNT                                      (1U)
#define CSL_COMPUTE_CLUSTER_AW6_MSMC_DFT_EMBED_PBIST_MAIN_CNT                                      (1U)
#define CSL_COMPUTE_CLUSTER_AW7_MSMC_DFT_EMBED_PBIST_MAIN_CNT                                      (1U)
#define CSL_COMPUTE_CLUSTER_C71SS0_MAIN_CNT                                                        (1U)
#define CSL_COMPUTE_CLUSTER_C71SS0_CORE0_MAIN_CNT                                                  (1U)
#define CSL_COMPUTE_CLUSTER_C71SS0_MMA_MAIN_CNT                                                    (1U)
#define CSL_COMPUTE_CLUSTER_C71SS1_MAIN_CNT                                                        (1U)
#define CSL_COMPUTE_CLUSTER_C71SS1_CORE0_MAIN_CNT                                                  (1U)
#define CSL_COMPUTE_CLUSTER_C71SS1_MMA_MAIN_CNT                                                    (1U)
#define CSL_COMPUTE_CLUSTER_C71SS2_MAIN_CNT                                                        (1U)
#define CSL_COMPUTE_CLUSTER_C71SS2_CORE0_MAIN_CNT                                                  (1U)
#define CSL_COMPUTE_CLUSTER_C71SS2_MMA_MAIN_CNT                                                    (1U)
#define CSL_COMPUTE_CLUSTER_C71SS3_MAIN_CNT                                                        (1U)
#define CSL_COMPUTE_CLUSTER_C71SS3_CORE0_MAIN_CNT                                                  (1U)
#define CSL_COMPUTE_CLUSTER_C71SS3_MMA_MAIN_CNT                                                    (1U)
#define CSL_COMPUTE_CLUSTER_CFG_WRAP_MAIN_CNT                                                      (1U)
#define CSL_COMPUTE_CLUSTER_CLEC_MAIN_CNT                                                          (1U)
#define CSL_COMPUTE_CLUSTER_COMMON_MAIN_CNT                                                        (1U)
#define CSL_COMPUTE_CLUSTER_DDR32SS_EMIF_MAIN_CNT                                                  (4U)
#define CSL_COMPUTE_CLUSTER_DEBUG_WRAP_MAIN_CNT                                                    (1U)
#define CSL_COMPUTE_CLUSTER_DMSC_WRAP_MAIN_CNT                                                     (1U)
#define CSL_COMPUTE_CLUSTER_DRU_MAIN_CNT                                                           (1U)
#define CSL_COMPUTE_CLUSTER_EN_MSMC_DOMAIN_MAIN_CNT                                                (1U)
#define CSL_COMPUTE_CLUSTER_GIC500SS_MAIN_CNT                                                      (1U)
#define CSL_COMPUTE_CLUSTER_MSMC_MAIN_CNT                                                          (1U)
#define CSL_COMPUTE_CLUSTER_MSMC2_WRAP_MAIN_CNT                                                    (1U)
#define CSL_COMPUTE_CLUSTER_MSMC_DFT_EMBED_PBIST_MAIN_CNT                                          (1U)
#define CSL_CPSW_MAIN_CNT                                                                          (1U)
#define CSL_CPSW_9XUSSAM_MAIN_CNT                                                                  (1U)
#define CSL_CPSW_COMMON_MAIN_CNT                                                                   (1U)
#define CSL_CPSW_PSILSS_MAIN_CNT                                                                   (1U)
#define CSL_CSI_PSILSS_MAIN_CNT                                                                    (1U)
#define CSL_CSI_RX_IF_MAIN_CNT                                                                     (3U)
#define CSL_CSI_RX_IF_COMMON_MAIN_CNT                                                              (3U)
#define CSL_CSI_TX_IF_V2_MAIN_CNT                                                                  (2U)
#define CSL_CSI_TX_IF_V2_COMMON_MAIN_CNT                                                           (2U)
#define CSL_CTRL_MMR_MAIN_CNT                                                                      (1U)
#define CSL_DCC_MAIN_CNT                                                                           (10U)
#define CSL_DDR_MAIN_CNT                                                                           (4U)
#define CSL_DDR_COMMON_MAIN_CNT                                                                    (4U)
#define CSL_DEBUGSS_MAIN_CNT                                                                       (1U)
#define CSL_DEBUGSS_WRAP_MAIN_CNT                                                                  (1U)
#define CSL_DEBUGSUSPENDRTR_MAIN_CNT                                                               (1U)
#define CSL_DEBUG_BOLTON_CBASS_MAIN_CNT                                                            (1U)
#define CSL_DEBUG_PSILSS_MAIN_CNT                                                                  (1U)
#define CSL_DFTSS_MAIN_CNT                                                                         (1U)
#define CSL_DMPAC_MAIN_CNT                                                                         (1U)
#define CSL_DMPAC_CTSET_MAIN_CNT                                                                   (1U)
#define CSL_DMPAC_DOF_MAIN_CNT                                                                     (1U)
#define CSL_DMPAC_DRU_MAIN_CNT                                                                     (1U)
#define CSL_DMPAC_FOCO_MAIN_CNT                                                                    (2U)
#define CSL_DMPAC_HTS_MAIN_CNT                                                                     (1U)
#define CSL_DMPAC_INTD_MAIN_CNT                                                                    (1U)
#define CSL_DMPAC_MISC_MAIN_CNT                                                                    (1U)
#define CSL_DMPAC_SDE_MAIN_CNT                                                                     (1U)
#define CSL_DMPAC_VPAC_PSILSS_MAIN_CNT                                                             (1U)
#define CSL_DPHY_RX_MAIN_CNT                                                                       (3U)
#define CSL_DPHY_TX_MAIN_CNT                                                                       (2U)
#define CSL_DSS_MAIN_CNT                                                                           (1U)
#define CSL_DSS_DSI_MAIN_CNT                                                                       (2U)
#define CSL_DSS_DSI_COMMON_MAIN_CNT                                                                (2U)
#define CSL_DSS_EDP_MAIN_CNT                                                                       (1U)
#define CSL_DSS_EDP_COMMON_MAIN_CNT                                                                (1U)
#define CSL_ECAP_MAIN_CNT                                                                          (3U)
#define CSL_EFUSE_MAIN_CNT                                                                         (1U)
#define CSL_EFUSE_MAIN_CHAIN_MAIN_CNT                                                              (1U)
#define CSL_ELM_MAIN_CNT                                                                           (1U)
#define CSL_EPWM_MAIN_CNT                                                                          (6U)
#define CSL_EQEP_MAIN_CNT                                                                          (3U)
#define CSL_ESM_MAIN_CNT                                                                           (1U)
#define CSL_FFI_CBASS_GLUE_MAIN_CNT                                                                (1U)
#define CSL_GPIO_MAIN_CNT                                                                          (4U)
#define CSL_GPIOMUX_INTRTR_MAIN_CNT                                                                (1U)
#define CSL_GPMC_MAIN_CNT                                                                          (1U)
#define CSL_GTC_MAIN_CNT                                                                           (1U)
#define CSL_HC2_TO_HC_CFG_STOG_MAIN_CNT                                                            (1U)
#define CSL_HSDIV0_MAIN_CNT                                                                        (8U)
#define CSL_HSDIV1_MAIN_CNT                                                                        (5U)
#define CSL_HSDIV2_MAIN_CNT                                                                        (2U)
#define CSL_HSDIV4_MAIN_CNT                                                                        (4U)
#define CSL_HWA_ATB_FUNNEL_MAIN_CNT                                                                (1U)
#define CSL_I2C_MAIN_CNT                                                                           (7U)
#define CSL_IGPU_MAIN_0_M0_VBUSM_R_ASYNC_BW_LIMITER_MAIN_CNT                                       (1U)
#define CSL_IGPU_MAIN_0_M0_VBUSM_W_ASYNC_BW_LIMITER_MAIN_CNT                                       (1U)
#define CSL_IJ7AM_CNM_WAVE521CL_MAIN_0_PRI_M_VBUSM_R_BW_LIMITER_MAIN_CNT                           (1U)
#define CSL_IJ7AM_CNM_WAVE521CL_MAIN_0_PRI_M_VBUSM_W_BW_LIMITER_MAIN_CNT                           (1U)
#define CSL_IJ7AM_CNM_WAVE521CL_MAIN_1_PRI_M_VBUSM_R_BW_LIMITER_MAIN_CNT                           (1U)
#define CSL_IJ7AM_CNM_WAVE521CL_MAIN_1_PRI_M_VBUSM_W_BW_LIMITER_MAIN_CNT                           (1U)
#define CSL_IPPHY_TO_IPPHY_STOG_MAIN_CNT                                                           (1U)
#define CSL_IPPHY_TO_RTI_GPU_STOG_MAIN_CNT                                                         (1U)
#define CSL_J7AEP_GPU_BXS464_WRAP_MAIN_CNT                                                         (1U)
#define CSL_J7AEP_GPU_BXS464_WRAP_DFT_EMBED_PBIST_MAIN_CNT                                         (1U)
#define CSL_J7AEP_GPU_BXS464_WRAP_GPUCORE_MAIN_CNT                                                 (1U)
#define CSL_J7AEP_GPU_BXS464_WRAP_GPU_SS_MAIN_CNT                                                  (1U)
#define CSL_K3ODP_N16FFC_MAIN_CNT                                                                  (1U)
#define CSL_LED_MAIN_CNT                                                                           (1U)
#define CSL_MAIN_MAIN_CNT                                                                          (1U)
#define CSL_MAIN_CBASS_MAIN_CNT                                                                    (1U)
#define CSL_MAIN_INFRA_TO_MAIN_INFRA_STOG_MAIN_CNT                                                 (1U)
#define CSL_MAIN_USART_PSILSS_MAIN_CNT                                                             (1U)
#define CSL_MASTER_SAFETY_GASKET_MAIN_CNT                                                          (26U)
#define CSL_MCAN_MAIN_CNT                                                                          (18U)
#define CSL_MCAN_COMMON_MAIN_CNT                                                                   (18U)
#define CSL_MCASP_MAIN_CNT                                                                         (5U)
#define CSL_MCSPI_MAIN_CNT                                                                         (8U)
#define CSL_MMCSD_MAIN_CNT                                                                         (2U)
#define CSL_MMCSD_COMMON_MAIN_CNT                                                                  (2U)
#define CSL_MSRAM_512K_MAIN_CNT                                                                    (3U)
#define CSL_MSRAM_512K_COMMON_MAIN_CNT                                                             (3U)
#define CSL_NAVSS_MAIN_CNT                                                                         (1U)
#define CSL_NAVSS_BCDMA_MAIN_CNT                                                                   (1U)
#define CSL_NAVSS_CPTS_MAIN_CNT                                                                    (1U)
#define CSL_NAVSS_DMA_VIRTID_MAIN_CNT                                                              (2U)
#define CSL_NAVSS_INTR_MAIN_CNT                                                                    (1U)
#define CSL_NAVSS_MAILBOX_MAIN_CNT                                                                 (12U)
#define CSL_NAVSS_MAILBOX1_MAIN_CNT                                                                (12U)
#define CSL_NAVSS_MCRC_MAIN_CNT                                                                    (1U)
#define CSL_NAVSS_MODSS_MAIN_CNT                                                                   (1U)
#define CSL_NAVSS_MODSS_CFG_MAIN_CNT                                                               (1U)
#define CSL_NAVSS_MODSS_INTA_MAIN_CNT                                                              (2U)
#define CSL_NAVSS_MSRAM_MAIN_CNT                                                                   (1U)
#define CSL_NAVSS_NBSS_MAIN_CNT                                                                    (1U)
#define CSL_NAVSS_NORTH_MAIN_CNT                                                                   (2U)
#define CSL_NAVSS_PROXY_MAIN_CNT                                                                   (1U)
#define CSL_NAVSS_PSILCFG_MAIN_CNT                                                                 (1U)
#define CSL_NAVSS_PSILSS_MAIN_CNT                                                                  (1U)
#define CSL_NAVSS_PVU_MAIN_CNT                                                                     (2U)
#define CSL_NAVSS_RINGACC_MAIN_CNT                                                                 (1U)
#define CSL_NAVSS_SEC_PROXY_MAIN_CNT                                                               (1U)
#define CSL_NAVSS_SPINLOCK_MAIN_CNT                                                                (1U)
#define CSL_NAVSS_TIMERMGR_MAIN_CNT                                                                (2U)
#define CSL_NAVSS_TO_AC_NON_SAFE_STOG_MAIN_CNT                                                     (1U)
#define CSL_NAVSS_UDMAP_MAIN_CNT                                                                   (1U)
#define CSL_NAVSS_UDMASS_MAIN_CNT                                                                  (1U)
#define CSL_NAVSS_UDMASS_INTA_MAIN_CNT                                                             (1U)
#define CSL_NAVSS_VIRTSS_MAIN_CNT                                                                  (1U)
#define CSL_NAVSS_VIRTSS_CBASS_MAIN_CNT                                                            (1U)
#define CSL_PCIE_MAIN_CNT                                                                          (4U)
#define CSL_PDMA_MAIN_CNT                                                                          (9U)
#define CSL_PDMA_COMMON_MAIN_CNT                                                                   (3U)
#define CSL_PDMA_PDMAVC_MAIN_MCAN_ECCAGGR_MAIN_CNT                                                 (1U)
#define CSL_PDMA_PDMAVC_MAIN_SPI_G0_ECCAGGR_MAIN_CNT                                               (1U)
#define CSL_PDMA_PDMAVC_MAIN_SPI_G1_ECCAGGR_MAIN_CNT                                               (1U)
#define CSL_PLL_MAIN_CNT                                                                           (1U)
#define CSL_PLLCTRL_MAIN_CNT                                                                       (1U)
#define CSL_POSTDIV2_MAIN_CNT                                                                      (1U)
#define CSL_POSTDIV3_MAIN_CNT                                                                      (2U)
#define CSL_PSC_MAIN_CNT                                                                           (1U)
#define CSL_PSRAM2KECC_MAIN_CNT                                                                    (1U)
#define CSL_PSRAM2KECC_COMMON_MAIN_CNT                                                             (1U)
#define CSL_PSRAMECC_MAIN_CNT                                                                      (1U)
#define CSL_PSRAMECC_COMMON_MAIN_CNT                                                               (1U)
#define CSL_PULSAR0_MEM_CBASS_MAIN_CNT                                                             (1U)
#define CSL_PULSAR0_SLV_CBASS_MAIN_CNT                                                             (1U)
#define CSL_PULSAR1_MEM_CBASS_MAIN_CNT                                                             (1U)
#define CSL_PULSAR1_PERIPH_SWITCH_CBASS_MAIN_CNT                                                   (1U)
#define CSL_PULSAR_ATB_FUNNEL_MAIN_CNT                                                             (1U)
#define CSL_R5FSS_MAIN_CNT                                                                         (3U)
#define CSL_R5FSS_R5FSS_MAIN_CNT                                                                   (3U)
#define CSL_R5FSS_R5FSS_CORE0_MAIN_CNT                                                             (3U)
#define CSL_R5FSS_R5FSS_CORE1_MAIN_CNT                                                             (3U)
#define CSL_RC_TO_HC2_STOG_MAIN_CNT                                                                (2U)
#define CSL_RC_TO_RC_CFG_STOG_MAIN_CNT                                                             (1U)
#define CSL_RTI_MAIN_CNT                                                                           (19U)
#define CSL_SA2_CPSW_PSILSS_MAIN_CNT                                                               (1U)
#define CSL_SA2_UL_MAIN_CNT                                                                        (1U)
#define CSL_SA2_UL_COMMON_MAIN_CNT                                                                 (1U)
#define CSL_SEC_MMR_MAIN_CNT                                                                       (1U)
#define CSL_STM_MAIN_CNT                                                                           (1U)
#define CSL_TIMER_MAIN_CNT                                                                         (20U)
#define CSL_TIMESYNC_INTRTR_MAIN_CNT                                                               (1U)
#define CSL_UART_MAIN_CNT                                                                          (10U)
#define CSL_UFS_MAIN_CNT                                                                           (1U)
#define CSL_UFS_COMMON_MAIN_CNT                                                                    (1U)
#define CSL_USB_MAIN_CNT                                                                           (1U)
#define CSL_USB_COMMON_MAIN_CNT                                                                    (1U)
#define CSL_VPAC_MAIN_CNT                                                                          (2U)
#define CSL_VPAC_COMMON_MAIN_CNT                                                                   (2U)
#define CSL_VUSR_DUAL_MAIN_CNT                                                                     (1U)
#define CSL_WIZ16B8M4CT3_MAIN_CNT                                                                  (4U)

/*
* Auto-Generated Instance CNT List - Mcu Domain
*/

#define CSL_ADC12FCC_MCU_CNT                                                                       (2U)
#define CSL_ADC12FCC_COMMON_MCU_CNT                                                                (2U)
#define CSL_CBASS_MCU_CNT                                                                          (1U)
#define CSL_CBASS_DEBUG_MCU_CNT                                                                    (1U)
#define CSL_CBASS_FW_MCU_CNT                                                                       (1U)
#define CSL_CPSW_MCU_CNT                                                                           (1U)
#define CSL_CPSW_COMMON_MCU_CNT                                                                    (1U)
#define CSL_CTRL_MMR_MCU_CNT                                                                       (1U)
#define CSL_DCC_MCU_CNT                                                                            (3U)
#define CSL_EFUSE_MCU_CNT                                                                          (1U)
#define CSL_ESM_MCU_CNT                                                                            (1U)
#define CSL_FSS_MCU_CNT                                                                            (1U)
#define CSL_FSS_FSAS_MCU_CNT                                                                       (1U)
#define CSL_FSS_HYPERBUS1P0_MCU_CNT                                                                (1U)
#define CSL_FSS_MISC_MCU_CNT                                                                       (1U)
#define CSL_FSS_OSPI_MCU_CNT                                                                       (2U)
#define CSL_HSDIV1_MCU_CNT                                                                         (1U)
#define CSL_HSDIV4_MCU_CNT                                                                         (2U)
#define CSL_I2C_MCU_CNT                                                                            (2U)
#define CSL_I3C_MCU_CNT                                                                            (2U)
#define CSL_I3C_COMMON_MCU_CNT                                                                     (2U)
#define CSL_K3_ARM_ATB_FUNNEL_3_32_MCU_CNT                                                         (1U)
#define CSL_MAIN2MCU_LVL_INTRTR_MCU_CNT                                                            (1U)
#define CSL_MAIN2MCU_PLS_INTRTR_MCU_CNT                                                            (1U)
#define CSL_MASTER_SAFETY_GASKET_MCU_CNT                                                           (1U)
#define CSL_MCAN_MCU_CNT                                                                           (2U)
#define CSL_MCAN_COMMON_MCU_CNT                                                                    (2U)
#define CSL_MCSPI_MCU_CNT                                                                          (3U)
#define CSL_MSRAM_1MB_MCU_CNT                                                                      (1U)
#define CSL_MSRAM_1MB_COMMON_MCU_CNT                                                               (1U)
#define CSL_NAVSS_MCU_CNT                                                                          (1U)
#define CSL_NAVSS_INTR_ROUTER_MCU_CNT                                                              (1U)
#define CSL_NAVSS_MCRC_MCU_CNT                                                                     (1U)
#define CSL_NAVSS_MODSS_MCU_CNT                                                                    (1U)
#define CSL_NAVSS_MSRAM_MCU_CNT                                                                    (2U)
#define CSL_NAVSS_PROXY0_MCU_CNT                                                                   (1U)
#define CSL_NAVSS_PSILCFG_MCU_CNT                                                                  (1U)
#define CSL_NAVSS_PSILSS_MCU_CNT                                                                   (1U)
#define CSL_NAVSS_RINGACC0_MCU_CNT                                                                 (1U)
#define CSL_NAVSS_SEC_PROXY0_MCU_CNT                                                               (1U)
#define CSL_NAVSS_UDMAP_MCU_CNT                                                                    (1U)
#define CSL_NAVSS_UDMASS_MCU_CNT                                                                   (1U)
#define CSL_NAVSS_UDMASS_INTA_MCU_CNT                                                              (1U)
#define CSL_PDMA_MCU_CNT                                                                           (4U)
#define CSL_PLL_MCU_CNT                                                                            (1U)
#define CSL_PSRAM_MCU_CNT                                                                          (1U)
#define CSL_R5FSS_MCU_CNT                                                                          (1U)
#define CSL_R5FSS_R5FSS_MCU_CNT                                                                    (1U)
#define CSL_R5FSS_R5FSS_CORE0_MCU_CNT                                                              (1U)
#define CSL_R5FSS_R5FSS_CORE1_MCU_CNT                                                              (1U)
#define CSL_ROM_MCU_CNT                                                                            (1U)
#define CSL_RTI_MCU_CNT                                                                            (2U)
#define CSL_SA3_SS_MCU_CNT                                                                         (1U)
#define CSL_SA3_SS_DMSS_ECCAGGR_MCU_CNT                                                            (1U)
#define CSL_SA3_SS_INTAGGR_MCU_CNT                                                                 (1U)
#define CSL_SA3_SS_PKTDMA_MCU_CNT                                                                  (1U)
#define CSL_SA3_SS_PSILCFG_MCU_CNT                                                                 (1U)
#define CSL_SA3_SS_PSILSS_MCU_CNT                                                                  (1U)
#define CSL_SA3_SS_RINGACC_MCU_CNT                                                                 (1U)
#define CSL_SA3_SS_SA_UL_MCU_CNT                                                                   (1U)
#define CSL_SA3_SS_SEC_PROXY_MCU_CNT                                                               (1U)
#define CSL_SEC_MMR_MCU_CNT                                                                        (1U)
#define CSL_TIMEOUT_64B_MCU_CNT                                                                    (3U)
#define CSL_TIMER_MCU_CNT                                                                          (10U)
#define CSL_UART_MCU_CNT                                                                           (1U)

/*
* Auto-Generated Instance CNT List - Wakeup Domain
*/

#define CSL_CBASS_WKUP_CNT                                                                         (1U)
#define CSL_CTRL_MMR_WKUP_CNT                                                                      (1U)
#define CSL_DDPA_WKUP_CNT                                                                          (1U)
#define CSL_EFUSE_WKUP_CHAIN_WKUP_CNT                                                              (1U)
#define CSL_ESM_WKUP_CNT                                                                           (1U)
#define CSL_FW_CBASS_WKUP_CNT                                                                      (1U)
#define CSL_GPIO_WKUP_CNT                                                                          (2U)
#define CSL_GPIOMUX_INTRTR_WKUP_CNT                                                                (1U)
#define CSL_HSM_WKUP_CNT                                                                           (1U)
#define CSL_I2C_WKUP_CNT                                                                           (1U)
#define CSL_ICEMELTER_WKUP_CNT                                                                     (1U)
#define CSL_PLLCTRL_WKUP_CNT                                                                       (1U)
#define CSL_PORZ_SYNC_WKUP_CNT                                                                     (1U)
#define CSL_PRG_WKUP_CNT                                                                           (1U)
#define CSL_PRG_MCU_WKUP_CNT                                                                       (1U)
#define CSL_PRG_MCU_3POKS_WKUP_CNT                                                                 (1U)
#define CSL_PSC_WKUP_CNT                                                                           (1U)
#define CSL_RESETZ_SYNC_WKUP_CNT                                                                   (1U)
#define CSL_SMS_WKUP_CNT                                                                           (1U)
#define CSL_SMS_AESEIP38T_WKUP_CNT                                                                 (1U)
#define CSL_SMS_COMMON_WKUP_CNT                                                                    (1U)
#define CSL_SMS_CORTEX_M4F_SS_WKUP_CNT                                                             (2U)
#define CSL_SMS_CTI_WKUP_CNT                                                                       (2U)
#define CSL_SMS_DBG_AUTH_WKUP_CNT                                                                  (1U)
#define CSL_SMS_DMTIMER_WKUP_CNT                                                                   (4U)
#define CSL_SMS_DWT_WKUP_CNT                                                                       (2U)
#define CSL_SMS_FBP_WKUP_CNT                                                                       (2U)
#define CSL_SMS_FWMGR_WKUP_CNT                                                                     (1U)
#define CSL_SMS_HSM_CBASS_WKUP_CNT                                                                 (1U)
#define CSL_SMS_HSM_SRAM_WKUP_CNT                                                                  (2U)
#define CSL_SMS_ITM_WKUP_CNT                                                                       (2U)
#define CSL_SMS_PWRCTRL_WKUP_CNT                                                                   (1U)
#define CSL_SMS_RAT_WKUP_CNT                                                                       (2U)
#define CSL_SMS_ROM_WKUP_CNT                                                                       (1U)
#define CSL_SMS_RTI_WKUP_CNT                                                                       (2U)
#define CSL_SMS_SCS_WKUP_CNT                                                                       (2U)
#define CSL_SMS_SECCTRL_WKUP_CNT                                                                   (1U)
#define CSL_SMS_SEC_MGR_WKUP_CNT                                                                   (1U)
#define CSL_SMS_TIFS_CBASS_WKUP_CNT                                                                (1U)
#define CSL_SMS_TIFS_SRAM_WKUP_CNT                                                                 (2U)
#define CSL_SMS_WDTCTRL_WKUP_CNT                                                                   (2U)
#define CSL_TIFS_WKUP_CNT                                                                          (1U)
#define CSL_UART_WKUP_CNT                                                                          (1U)
#define CSL_VTM_WKUP_CNT                                                                           (1U)
#define CSL_VTM_COMMON_WKUP_CNT                                                                    (1U)
#define CSL_VTM_K3VTM_N16FFC_ECCAGGR_WKUP_CNT                                                      (1U)
#define CSL_WAKEUP_WKUP_CNT                                                                        (1U)

#ifdef __cplusplus
}
#endif
#endif /* LLDR_SOC_BASEADDRESS_H_ */

