-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity bnn_dense_layer_1_p_ZL9golden_w2_2_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 6; 
             AddressRange    : integer := 64
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);
 
          address1        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce1             : in std_logic; 
          q1              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of bnn_dense_layer_1_p_ZL9golden_w2_2_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0);  
signal address1_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "11101000100111011000010011111100", 1 => "11011111101011000110111010000010", 2 => "10110100001001000111000100000100", 3 => "00110100110000100111011101100010", 
    4 => "00101111010111101101101011011001", 5 => "11100001110011100000010000010011", 6 => "00010011100000110010111000011000", 7 => "10110110100010011011011100001010", 
    8 => "01000000101100011000100001001001", 9 => "01100101011100010000100101100101", 10 => "11111100001011000011001010110010", 11 => "11000000100110011000101001100001", 
    12 => "01111111000111111001101000000001", 13 => "00111111100000110100101101001110", 14 => "11111011010010111011110101010000", 15 => "10001011111110101000000001100011", 
    16 => "11110001011111100110111001001111", 17 => "01101000110110011010000011100101", 18 => "01111010110010000110001101110011", 19 => "01000100001111011000001111101101", 
    20 => "00111000001100001001000100000111", 21 => "00110010110010111110010110011110", 22 => "10011110100100100111001001000111", 23 => "00110010111000010100001100100111", 
    24 => "11010001000001101101101100001100", 25 => "10001011000001001111111110001110", 26 => "11101100100001101000010010001001", 27 => "11011100101011110100111010101000", 
    28 => "11110001110111100101111000011011", 29 => "10001010001101101100110111001101", 30 => "00000000110100010100101100100110", 31 => "01011111000111100001111001010001", 
    32 => "10110000011100000110001100001110", 33 => "00010010000010010010100010101110", 34 => "01000110111111011000100100111111", 35 => "00011111100100101011011000001110", 
    36 => "00010111000011011000101011010011", 37 => "11110011110000010100010000111110", 38 => "00010010110100110000100000010010", 39 => "11101011111100110101000111100010", 
    40 => "11101111000011111010100110110011", 41 => "01000101111010011000100101100111", 42 => "00110101110010000111001110000010", 43 => "11100001101011101010010111000100", 
    44 => "00111100110001101111111011110000", 45 => "01101011110110000000111011110101", 46 => "11001100010000110101110111001010", 47 => "00011110100111011011100000001101", 
    48 => "01101010111000010100000101100011", 49 => "11000011000001011010010110010010", 50 => "00010111110101110000001011010011", 51 => "00010111011111010000001110010001", 
    52 => "11001001001111101010110101110001", 53 => "11111001100011100111110001110010", 54 => "00001111010010011100110000001110", 55 => "00010001001011001011010111010100", 
    56 => "01000110101010010000000010111110", 57 => "01011110111111010001001101000000", 58 => "11001100101011000010001100000001", 59 => "11101101011100000000010000000011", 
    60 => "11000010111110011000000001110001", 61 => "11111101100100101011010001100010", 62 => "11001010001110111101110011000001", 63 => "11110110000010110000101000000101");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;
 
memory_access_guard_1: process (address1) 
begin
      address1_tmp <= address1;
--synthesis translate_off
      if (CONV_INTEGER(address1) > AddressRange-1) then
           address1_tmp <= (others => '0');
      else 
           address1_tmp <= address1;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;
 
        if (ce1 = '1') then  
            q1 <= mem0(CONV_INTEGER(address1_tmp)); 
        end if;

end if;
end process;

end rtl;

