ARM MP+PPO014
"Fre DMBdWW Rfe PosRR DpDatadW PosWR DpAddrdW PosWR DpAddrdR"
Cycle=Rfe PosRR DpDatadW PosWR DpAddrdW PosWR DpAddrdR Fre DMBdWW
Relax=
Safe=Rfe Fre PosWR PosRR DMBdWW DpAddrdW DpAddrdR DpDatadW
Prefetch=1:x=T
Orig=Fre DMBdWW Rfe PosRR DpDatadW PosWR DpAddrdW PosWR DpAddrdR
{
%x0=x; %y0=y;
%y1=y; %z1=z; %a1=a; %x1=x;
}
 P0            | P1               ;
 MOV R0, #1    | LDR R0, [%y1]    ;
 STR R0, [%x0] | LDR R1, [%y1]    ;
 DMB           | EOR R2,R1,R1     ;
 MOV R1, #1    | ADD R2, R2, #1   ;
 STR R1, [%y0] | STR R2, [%z1]    ;
               | LDR R3, [%z1]    ;
               | EOR R4,R3,R3     ;
               | MOV R5, #1       ;
               | STR R5, [R4,%a1] ;
               | LDR R6, [%a1]    ;
               | EOR R7,R6,R6     ;
               | LDR R8, [R7,%x1] ;
exists
(1:R0=1 /\ 1:R8=0)
