Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 00bede4d26b44a16b3d51d1b0fc56971 --incr --debug typical --relax --mt 8 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_17 -L xil_defaultlib -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_19 -L mdm_v3_2_12 -L microblaze_v10_0_5 -L axi_intc_v4_1_10 -L proc_sys_reset_v5_0_12 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_15 -L fifo_generator_v13_2_1 -L axi_data_fifo_v2_1_14 -L axi_crossbar_v2_1_16 -L axi_timer_v2_0_17 -L mutex_v2_1_8 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L axi_protocol_converter_v2_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_design_1_behav xil_defaultlib.tb_design_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 24 for port m_axi_arregion [/home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.ip_user_files/bd/design_1/sim/design_1.v:3083]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 24 for port m_axi_awregion [/home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.ip_user_files/bd/design_1/sim/design_1.v:3094]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port pi_dqs_found_lanes [/home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port pi_phase_locked_lanes [/home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port pi_dqs_found_lanes [/home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:1340]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package axi_timer_v2_0_17.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package mdm_v3_2_12.mdm_funcs
Compiling package ieee.math_real
Compiling package lmb_bram_if_cntlr_v4_0_14.lmb_bram_if_funcs
Compiling package microblaze_v10_0_5.microblaze_types
Compiling package microblaze_v10_0_5.microblaze_isa
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package microblaze_v10_0_5.mmu_types
Compiling architecture implementation of entity interrupt_control_v3_1_4.interrupt_control [\interrupt_control(c_num_ce=16,c...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_mtbf_...]
Compiling architecture imp of entity axi_gpio_v2_0_17.GPIO_Core [\GPIO_Core(c_aw=9,c_interrupt_pr...]
Compiling architecture imp of entity axi_gpio_v2_0_17.axi_gpio [\axi_gpio(c_family="artix7",c_al...]
Compiling architecture design_1_axi_gpio_0_0_arch of entity xil_defaultlib.design_1_axi_gpio_0_0 [design_1_axi_gpio_0_0_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture imp of entity axi_timer_v2_0_17.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_17.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_17.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_17.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_17.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_17.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture design_1_axi_timer_0_0_arch of entity xil_defaultlib.design_1_axi_timer_0_0 [design_1_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_19.baudrate [\baudrate(c_ratio=54)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_19.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_19.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_19.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_19.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_19.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_19.axi_uartlite [\axi_uartlite(c_family="artix7",...]
Compiling architecture design_1_axi_uartlite_0_0_arch of entity xil_defaultlib.design_1_axi_uartlite_0_0 [design_1_axi_uartlite_0_0_defaul...]
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_12.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_12.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_12.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_12.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000001001100111")...]
Compiling architecture imp of entity mdm_v3_2_12.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_12.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_12.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_12.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_12.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_12.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_12.MDM [\MDM(c_family="artix7",c_bscanid...]
Compiling architecture design_1_mdm_1_0_arch of entity xil_defaultlib.design_1_mdm_1_0 [design_1_mdm_1_0_default]
Compiling architecture byte_data_ram_a of entity axi_intc_v4_1_10.shared_ram_ivar [shared_ram_ivar_default]
Compiling architecture imp of entity axi_intc_v4_1_10.intc_core [\intc_core(c_family="artix7",c_n...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_intc_v4_1_10.axi_intc [\axi_intc(c_family="artix7",c_in...]
Compiling architecture design_1_microblaze_0_axi_intc_0_arch of entity xil_defaultlib.design_1_microblaze_0_axi_intc_0 [design_1_microblaze_0_axi_intc_0...]
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axi_r...
Compiling module axi_protocol_converter_v2_1_15.axi_protocol_converter_v2_1_15_b...
Compiling module axi_protocol_converter_v2_1_15.axi_protocol_converter_v2_1_15_b...
Compiling module axi_protocol_converter_v2_1_15.axi_protocol_converter_v2_1_15_b...
Compiling module axi_protocol_converter_v2_1_15.axi_protocol_converter_v2_1_15_b...
Compiling module axi_protocol_converter_v2_1_15.axi_protocol_converter_v2_1_15_b...
Compiling module axi_protocol_converter_v2_1_15.axi_protocol_converter_v2_1_15_b...
Compiling module axi_protocol_converter_v2_1_15.axi_protocol_converter_v2_1_15_b...
Compiling module axi_protocol_converter_v2_1_15.axi_protocol_converter_v2_1_15_b...
Compiling module axi_protocol_converter_v2_1_15.axi_protocol_converter_v2_1_15_b...
Compiling module axi_protocol_converter_v2_1_15.axi_protocol_converter_v2_1_15_b...
Compiling module axi_protocol_converter_v2_1_15.axi_protocol_converter_v2_1_15_b...
Compiling module axi_protocol_converter_v2_1_15.axi_protocol_converter_v2_1_15_b...
Compiling module axi_protocol_converter_v2_1_15.axi_protocol_converter_v2_1_15_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axi_r...
Compiling module axi_protocol_converter_v2_1_15.axi_protocol_converter_v2_1_15_b...
Compiling module axi_protocol_converter_v2_1_15.axi_protocol_converter_v2_1_15_a...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_8RVYHO
Compiling module xil_defaultlib.design_1_auto_pc_1
Compiling module xil_defaultlib.m01_couplers_imp_1UTB3Y5
Compiling module xil_defaultlib.design_1_auto_pc_2
Compiling module xil_defaultlib.m02_couplers_imp_7ANRHB
Compiling module xil_defaultlib.design_1_auto_pc_3
Compiling module xil_defaultlib.m03_couplers_imp_1W07O72
Compiling module xil_defaultlib.design_1_auto_pc_4
Compiling module xil_defaultlib.m04_couplers_imp_5LX7BU
Compiling module xil_defaultlib.m05_couplers_imp_1XR4ZAZ
Compiling module axi_protocol_converter_v2_1_15.axi_protocol_converter_v2_1_15_a...
Compiling module xil_defaultlib.design_1_auto_pc_5
Compiling module xil_defaultlib.s00_couplers_imp_1RZP34U
Compiling module xil_defaultlib.design_1_auto_pc_6
Compiling module xil_defaultlib.s01_couplers_imp_2REGHR
Compiling module xil_defaultlib.s02_couplers_imp_1R40M8T
Compiling module xil_defaultlib.s03_couplers_imp_3DF69O
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_decode...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_splitter(C_...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_decerr_slav...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_crossbar_sa...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_1
Compiling module xil_defaultlib.design_1_microblaze_0_axi_periph...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_14.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_14.lmb_mux [\lmb_mux(c_target=artix7,c_basea...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_14.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture design_1_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_dlmb_bram_if_cntlr_0 [design_1_dlmb_bram_if_cntlr_0_de...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture design_1_dlmb_v10_0_arch of entity xil_defaultlib.design_1_dlmb_v10_0 [design_1_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_14.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_14.lmb_mux [\lmb_mux(c_target=artix7,c_basea...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_14.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture design_1_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_ilmb_bram_if_cntlr_0 [design_1_ilmb_bram_if_cntlr_0_de...]
Compiling architecture design_1_ilmb_v10_0_arch of entity xil_defaultlib.design_1_ilmb_v10_0 [design_1_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_1K...
Compiling architecture design_1_dlmb_bram_if_cntlr_1_arch of entity xil_defaultlib.design_1_dlmb_bram_if_cntlr_1 [design_1_dlmb_bram_if_cntlr_1_de...]
Compiling architecture design_1_dlmb_v10_1_arch of entity xil_defaultlib.design_1_dlmb_v10_1 [design_1_dlmb_v10_1_default]
Compiling architecture design_1_ilmb_bram_if_cntlr_1_arch of entity xil_defaultlib.design_1_ilmb_bram_if_cntlr_1 [design_1_ilmb_bram_if_cntlr_1_de...]
Compiling architecture design_1_ilmb_v10_1_arch of entity xil_defaultlib.design_1_ilmb_v10_1 [design_1_ilmb_v10_1_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_lmb_bram_1
Compiling module xil_defaultlib.microblaze_0_local_memory1_imp_1...
Compiling architecture imp of entity microblaze_v10_0_5.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_5.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101011000000...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT5 [\MB_LUT5(c_target=artix7,init="1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101100")(0...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture ram32x1d_v of entity unisim.RAM32X1D [ram32x1d_default]
Compiling architecture imp of entity microblaze_v10_0_5.MB_RAM32X1D [\MB_RAM32X1D(c_target=artix7,c_u...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_RAM16X1D [\MB_RAM16X1D(c_target=artix7,c_u...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111100001100...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE(init='0')\]
Compiling architecture imp of entity microblaze_v10_0_5.MB_FDSE [\MB_FDSE(c_target=artix7,init='0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010000011111100...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_5.Cache_Interface [\Cache_Interface(c_target=artix7...]
Compiling architecture imp of entity microblaze_v10_0_5.comparator [\comparator(c_target=artix7,c_is...]
Compiling architecture imp of entity microblaze_v10_0_5.cache_valid_bit_detect [\cache_valid_bit_detect(c_addr_s...]
Compiling architecture imp of entity microblaze_v10_0_5.RAM_Module [\RAM_Module(c_id=300,c_target=ar...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=2,read_wi...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_RAMB36 [\MB_RAMB36(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_5.RAM_Module [\RAM_Module(c_id=400,c_target=ar...]
Compiling architecture imp of entity microblaze_v10_0_5.DCache_gti [\DCache_gti(c_target=artix7,c_al...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1001111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v10_0_5.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1000000000000000")...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001101000001")...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000100000101011")...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000001111011000")...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010000000000")...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_5.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_5.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_5.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_5.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v10_0_5.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_5.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v10_0_5.address_hit [\address_hit(c_target=artix7,c_u...]
Compiling architecture imp of entity microblaze_v10_0_5.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_5.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v10_0_5.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_5.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_5.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_5.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_5.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_5.comparator [\comparator(c_target=artix7,c_is...]
Compiling architecture imp of entity microblaze_v10_0_5.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=36,read_w...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_RAMB36 [\MB_RAMB36(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_5.RAM_Module [\RAM_Module(c_id=1500,c_target=a...]
Compiling architecture imp of entity microblaze_v10_0_5.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_5.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_5.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_5.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011110001011010")(0...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT4 [\MB_LUT4(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_5.Div_unit_gti [\Div_unit_gti(c_target=artix7,c_...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_5.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_5.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_5.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_5.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_5.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_5.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_5.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_MUXF7 [\MB_MUXF7(c_target=rtl)\]
Compiling architecture imp of entity microblaze_v10_0_5.count_leading_zeros [count_leading_zeros_default]
Compiling architecture imp of entity microblaze_v10_0_5.carry_equal [\carry_equal(c_target=rtl,size=8...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=rtl,init="0000...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=rtl,init="0000...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=rtl,init="0111...]
Compiling architecture imp of entity microblaze_v10_0_5.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_DSP48E1 [\MB_DSP48E1(c_target=artix7,acas...]
Compiling architecture imp of entity microblaze_v10_0_5.dsp_module [\dsp_module(c_target=artix7,c_ab...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_DSP48E1 [\MB_DSP48E1(c_target=artix7,alum...]
Compiling architecture imp of entity microblaze_v10_0_5.dsp_module [\dsp_module(c_target=artix7,c_ab...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_DSP48E1 [\MB_DSP48E1(c_target=artix7,acas...]
Compiling architecture imp of entity microblaze_v10_0_5.dsp_module [\dsp_module(c_target=artix7,c_ab...]
Compiling architecture imp of entity microblaze_v10_0_5.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_5.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_5.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_5.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_5.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_5.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_5.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_5.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_5.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_5.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_5.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_5.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_5.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture imp of entity microblaze_v10_0_5.MB_FD [\MB_FD(c_target=artix7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010100110")(0...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT4 [\MB_LUT4(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_5.carry_compare_const [\carry_compare_const(c_target=ar...]
Compiling architecture imp of entity microblaze_v10_0_5.carry_compare [\carry_compare(c_target=artix7,s...]
Compiling architecture imp of entity microblaze_v10_0_5.carry_compare [\carry_compare(c_target=artix7,s...]
Compiling architecture imp of entity microblaze_v10_0_5.find_first_bit [find_first_bit_default]
Compiling architecture imp of entity microblaze_v10_0_5.FPU_ADDSUB [\FPU_ADDSUB(c_target=artix7)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_DSP48E1 [\MB_DSP48E1(c_target=artix7,acas...]
Compiling architecture imp of entity microblaze_v10_0_5.dsp_module [\dsp_module(c_target=artix7,c_a_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_DSP48E1 [\MB_DSP48E1(c_target=artix7,acas...]
Compiling architecture imp of entity microblaze_v10_0_5.dsp_module [\dsp_module(c_target=artix7,c_a_...]
Compiling architecture imp of entity microblaze_v10_0_5.FPU_MUL [\FPU_MUL(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_5.FPU_DIV [\FPU_DIV(c_target=artix7,c_use_s...]
Compiling architecture imp of entity microblaze_v10_0_5.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_5.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_5.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_5.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_5.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_5.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_5.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_5.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_5.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_5.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture design_1_microblaze_0_0_arch of entity xil_defaultlib.design_1_microblaze_0_0 [design_1_microblaze_0_0_default]
Compiling architecture imp of entity microblaze_v10_0_5.DCache_gti [\DCache_gti(c_target=artix7,c_al...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000100000011011")...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_5.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_5.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture imp of entity microblaze_v10_0_5.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_5.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_5.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_5.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_5.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture msr_reg of entity microblaze_v10_0_5.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_5.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_5.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_5.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_5.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_5.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_5.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_5.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture design_1_microblaze_1_0_arch of entity xil_defaultlib.design_1_microblaze_1_0 [design_1_microblaze_1_0_default]
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_0_iodelay_ctrl(IO...
Compiling module unisims_ver.IBUF(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.IBUFG(IBUF_LOW_PWR="FALSE")
Compiling module xil_defaultlib.mig_7series_v4_0_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_0_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_0_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_0_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_0_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_common(BM_...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_row_col(nBA...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_select(BANK...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_mux(BANK_VE...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_mach(BM_CN...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_0_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_0_mc(BM_CNT_WIDTH...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(D...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_0_poc_pd_default
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_if_post_fif...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_0_mem_intfc(DDR3_...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axi_registe...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.AND2B1L
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_carry_latch...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_carry_and(C...
Compiling module unisims_ver.OR2L
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_carry_latch...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_command_fif...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_carry_or(C_...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101101001011010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011001111000...
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_w_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_r_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axi_upsizer...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_0_memc_ui_top_axi...
Compiling module xil_defaultlib.design_1_mig_7series_0_1_mig_def...
Compiling module xil_defaultlib.design_1_mig_7series_0_1
Compiling architecture imp of entity mutex_v2_1_8.axi_decode [\axi_decode(c_s_axi_baseaddr="01...]
Compiling architecture syn of entity mutex_v2_1_8.Gen_DRAM [\Gen_DRAM(c_dwidth=9,c_awidth=4)...]
Compiling architecture imp of entity mutex_v2_1_8.multi_channel_register [\multi_channel_register(c_num_ch...]
Compiling architecture imp of entity mutex_v2_1_8.multi_channel_mutex [\multi_channel_mutex(c_num_chann...]
Compiling architecture syn of entity mutex_v2_1_8.Gen_DRAM [\Gen_DRAM(c_awidth=4)\]
Compiling architecture imp of entity mutex_v2_1_8.multi_channel_register [\multi_channel_register(c_num_ch...]
Compiling architecture imp of entity mutex_v2_1_8.mutex_core [\mutex_core(c_family="artix7",c_...]
Compiling architecture imp of entity mutex_v2_1_8.mutex [\mutex(c_family="artix7",c_s0_ax...]
Compiling architecture design_1_mutex_0_0_arch of entity xil_defaultlib.design_1_mutex_0_0 [design_1_mutex_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_1_100M_0 [design_1_rst_clk_wiz_1_100m_0_de...]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.ddr3_4096_default
Compiling module xil_defaultlib.tb_design_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_design_1_behav
