Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun  3 15:52:21 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RV32I_timing_summary_routed.rpt -pb RV32I_timing_summary_routed.pb -rpx RV32I_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.735      -52.251                    122                  994        0.274        0.000                      0                  994        3.750        0.000                       0                   195  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.735      -52.251                    122                  994        0.274        0.000                      0                  994        3.750        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          122  Failing Endpoints,  Worst Slack       -0.735ns,  Total Violation      -52.251ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.735ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPO/ODR_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.521ns  (logic 1.808ns (17.185%)  route 8.713ns (82.815%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.565     5.086    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y12         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_CPU_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=187, routed)         0.860     6.402    U_CPU_Core/U_DataPath/U_PC/Q[2]
    SLICE_X11Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.526 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.246     7.773    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/ADDRC0
    SLICE_X10Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.926 r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.540     8.466    U_CPU_Core/U_DataPath/U_PC/RData20[4]
    SLICE_X8Y9           LUT6 (Prop_lut6_I5_O)        0.331     8.797 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_12/O
                         net (fo=41, routed)          1.531    10.328    U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_0_0_i_15[1]
    SLICE_X10Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.452 r  U_CPU_Core/U_DataPath/U_RegisterFile/q[24]_i_5/O
                         net (fo=4, routed)           0.961    11.413    U_CPU_Core/U_DataPath/U_RegisterFile/q_reg[2]_3
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.537 r  U_CPU_Core/U_DataPath/U_RegisterFile/q[22]_i_3/O
                         net (fo=2, routed)           0.869    12.406    U_CPU_Core/U_DataPath/U_PC/q_reg[21]_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I4_O)        0.124    12.530 f  U_CPU_Core/U_DataPath/U_PC/q[22]_i_2/O
                         net (fo=3, routed)           0.844    13.374    U_CPU_Core/U_DataPath/U_PC/q[22]_i_2_n_0
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.124    13.498 r  U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_6/O
                         net (fo=2, routed)           0.728    14.226    U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_6_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I1_O)        0.124    14.350 r  U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_5/O
                         net (fo=1, routed)           0.439    14.789    U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_5_n_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.124    14.913 r  U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_1/O
                         net (fo=32, routed)          0.694    15.607    U_GPO/E[0]
    SLICE_X4Y15          FDCE                                         r  U_GPO/ODR_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.511    14.852    U_GPO/clk_IBUF_BUFG
    SLICE_X4Y15          FDCE                                         r  U_GPO/ODR_reg[14]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y15          FDCE (Setup_fdce_C_CE)      -0.205    14.872    U_GPO/ODR_reg[14]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -15.607    
  -------------------------------------------------------------------
                         slack                                 -0.735    

Slack (VIOLATED) :        -0.679ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.455ns  (logic 2.389ns (22.851%)  route 8.066ns (77.149%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.567     5.088    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/Q
                         net (fo=193, routed)         0.809     6.353    U_CPU_Core/U_DataPath/U_PC/Q[5]
    SLICE_X11Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.477 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.181     7.658    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/ADDRA1
    SLICE_X10Y8          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.804 r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA/O
                         net (fo=10, routed)          0.867     8.671    U_CPU_Core/U_DataPath/U_PC/RData10[0]
    SLICE_X9Y8           LUT6 (Prop_lut6_I0_O)        0.328     8.999 r  U_CPU_Core/U_DataPath/U_PC/result0_carry_i_4/O
                         net (fo=2, routed)           0.633     9.632    U_CPU_Core/U_DataPath/U_ALU/w_RegFileRData1[0]
    SLICE_X9Y12          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.188 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry/O[2]
                         net (fo=1, routed)           0.663    10.851    U_CPU_Core/U_DataPath/U_ALU/data0[2]
    SLICE_X7Y10          LUT4 (Prop_lut4_I0_O)        0.302    11.153 r  U_CPU_Core/U_DataPath/U_ALU/ram_reg_0_63_0_0_i_12/O
                         net (fo=1, routed)           0.638    11.792    U_CPU_Core/U_DataPath/U_PC/q_reg[2]_9
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124    11.916 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_2_comp/O
                         net (fo=35, routed)          1.528    13.444    U_RAM/ram_reg_0_63_12_12/A0
    SLICE_X6Y14          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    13.549 r  U_RAM/ram_reg_0_63_12_12/SP/O
                         net (fo=1, routed)           1.072    14.621    U_CPU_Core/U_DataPath/U_PC/rdata[12]
    SLICE_X12Y14         LUT6 (Prop_lut6_I2_O)        0.124    14.745 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_9_comp_1/O
                         net (fo=1, routed)           0.165    14.910    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_9_n_0
    SLICE_X12Y14         LUT3 (Prop_lut3_I2_O)        0.124    15.034 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.509    15.543    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/DIA0
    SLICE_X10Y13         RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.446    14.787    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X10Y13         RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X10Y13         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.864    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -15.543    
  -------------------------------------------------------------------
                         slack                                 -0.679    

Slack (VIOLATED) :        -0.655ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/ram_reg_0_63_31_31/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.119ns  (logic 1.684ns (16.642%)  route 8.435ns (83.358%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.565     5.086    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y12         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_CPU_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=187, routed)         0.860     6.402    U_CPU_Core/U_DataPath/U_PC/Q[2]
    SLICE_X11Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.526 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.246     7.773    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/ADDRC0
    SLICE_X10Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.926 r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.540     8.466    U_CPU_Core/U_DataPath/U_PC/RData20[4]
    SLICE_X8Y9           LUT6 (Prop_lut6_I5_O)        0.331     8.797 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_12/O
                         net (fo=41, routed)          1.531    10.328    U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_0_0_i_15[1]
    SLICE_X10Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.452 r  U_CPU_Core/U_DataPath/U_RegisterFile/q[24]_i_5/O
                         net (fo=4, routed)           0.961    11.413    U_CPU_Core/U_DataPath/U_RegisterFile/q_reg[2]_3
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.537 r  U_CPU_Core/U_DataPath/U_RegisterFile/q[22]_i_3/O
                         net (fo=2, routed)           0.869    12.406    U_CPU_Core/U_DataPath/U_PC/q_reg[21]_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I4_O)        0.124    12.530 f  U_CPU_Core/U_DataPath/U_PC/q[22]_i_2/O
                         net (fo=3, routed)           0.844    13.374    U_CPU_Core/U_DataPath/U_PC/q[22]_i_2_n_0
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.124    13.498 r  U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_6/O
                         net (fo=2, routed)           0.813    14.311    U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_6_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I2_O)        0.124    14.435 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_1_comp/O
                         net (fo=32, routed)          0.770    15.205    U_RAM/ram_reg_0_63_31_31/WE
    SLICE_X2Y10          RAMS64E                                      r  U_RAM/ram_reg_0_63_31_31/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517    14.858    U_RAM/ram_reg_0_63_31_31/WCLK
    SLICE_X2Y10          RAMS64E                                      r  U_RAM/ram_reg_0_63_31_31/SP/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X2Y10          RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.550    U_RAM/ram_reg_0_63_31_31/SP
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -15.205    
  -------------------------------------------------------------------
                         slack                                 -0.655    

Slack (VIOLATED) :        -0.655ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/ram_reg_0_63_3_3/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.119ns  (logic 1.684ns (16.642%)  route 8.435ns (83.358%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.565     5.086    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y12         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_CPU_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=187, routed)         0.860     6.402    U_CPU_Core/U_DataPath/U_PC/Q[2]
    SLICE_X11Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.526 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.246     7.773    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/ADDRC0
    SLICE_X10Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.926 r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.540     8.466    U_CPU_Core/U_DataPath/U_PC/RData20[4]
    SLICE_X8Y9           LUT6 (Prop_lut6_I5_O)        0.331     8.797 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_12/O
                         net (fo=41, routed)          1.531    10.328    U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_0_0_i_15[1]
    SLICE_X10Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.452 r  U_CPU_Core/U_DataPath/U_RegisterFile/q[24]_i_5/O
                         net (fo=4, routed)           0.961    11.413    U_CPU_Core/U_DataPath/U_RegisterFile/q_reg[2]_3
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.537 r  U_CPU_Core/U_DataPath/U_RegisterFile/q[22]_i_3/O
                         net (fo=2, routed)           0.869    12.406    U_CPU_Core/U_DataPath/U_PC/q_reg[21]_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I4_O)        0.124    12.530 f  U_CPU_Core/U_DataPath/U_PC/q[22]_i_2/O
                         net (fo=3, routed)           0.844    13.374    U_CPU_Core/U_DataPath/U_PC/q[22]_i_2_n_0
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.124    13.498 r  U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_6/O
                         net (fo=2, routed)           0.813    14.311    U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_6_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I2_O)        0.124    14.435 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_1_comp/O
                         net (fo=32, routed)          0.770    15.205    U_RAM/ram_reg_0_63_3_3/WE
    SLICE_X2Y10          RAMS64E                                      r  U_RAM/ram_reg_0_63_3_3/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517    14.858    U_RAM/ram_reg_0_63_3_3/WCLK
    SLICE_X2Y10          RAMS64E                                      r  U_RAM/ram_reg_0_63_3_3/SP/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X2Y10          RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.550    U_RAM/ram_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -15.205    
  -------------------------------------------------------------------
                         slack                                 -0.655    

Slack (VIOLATED) :        -0.655ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/ram_reg_0_63_4_4/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.119ns  (logic 1.684ns (16.642%)  route 8.435ns (83.358%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.565     5.086    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y12         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_CPU_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=187, routed)         0.860     6.402    U_CPU_Core/U_DataPath/U_PC/Q[2]
    SLICE_X11Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.526 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.246     7.773    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/ADDRC0
    SLICE_X10Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.926 r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.540     8.466    U_CPU_Core/U_DataPath/U_PC/RData20[4]
    SLICE_X8Y9           LUT6 (Prop_lut6_I5_O)        0.331     8.797 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_12/O
                         net (fo=41, routed)          1.531    10.328    U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_0_0_i_15[1]
    SLICE_X10Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.452 r  U_CPU_Core/U_DataPath/U_RegisterFile/q[24]_i_5/O
                         net (fo=4, routed)           0.961    11.413    U_CPU_Core/U_DataPath/U_RegisterFile/q_reg[2]_3
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.537 r  U_CPU_Core/U_DataPath/U_RegisterFile/q[22]_i_3/O
                         net (fo=2, routed)           0.869    12.406    U_CPU_Core/U_DataPath/U_PC/q_reg[21]_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I4_O)        0.124    12.530 f  U_CPU_Core/U_DataPath/U_PC/q[22]_i_2/O
                         net (fo=3, routed)           0.844    13.374    U_CPU_Core/U_DataPath/U_PC/q[22]_i_2_n_0
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.124    13.498 r  U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_6/O
                         net (fo=2, routed)           0.813    14.311    U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_6_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I2_O)        0.124    14.435 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_1_comp/O
                         net (fo=32, routed)          0.770    15.205    U_RAM/ram_reg_0_63_4_4/WE
    SLICE_X2Y10          RAMS64E                                      r  U_RAM/ram_reg_0_63_4_4/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517    14.858    U_RAM/ram_reg_0_63_4_4/WCLK
    SLICE_X2Y10          RAMS64E                                      r  U_RAM/ram_reg_0_63_4_4/SP/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X2Y10          RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.550    U_RAM/ram_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -15.205    
  -------------------------------------------------------------------
                         slack                                 -0.655    

Slack (VIOLATED) :        -0.655ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/ram_reg_0_63_5_5/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.119ns  (logic 1.684ns (16.642%)  route 8.435ns (83.358%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.565     5.086    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y12         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_CPU_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=187, routed)         0.860     6.402    U_CPU_Core/U_DataPath/U_PC/Q[2]
    SLICE_X11Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.526 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.246     7.773    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/ADDRC0
    SLICE_X10Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.926 r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.540     8.466    U_CPU_Core/U_DataPath/U_PC/RData20[4]
    SLICE_X8Y9           LUT6 (Prop_lut6_I5_O)        0.331     8.797 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_12/O
                         net (fo=41, routed)          1.531    10.328    U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_0_0_i_15[1]
    SLICE_X10Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.452 r  U_CPU_Core/U_DataPath/U_RegisterFile/q[24]_i_5/O
                         net (fo=4, routed)           0.961    11.413    U_CPU_Core/U_DataPath/U_RegisterFile/q_reg[2]_3
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.537 r  U_CPU_Core/U_DataPath/U_RegisterFile/q[22]_i_3/O
                         net (fo=2, routed)           0.869    12.406    U_CPU_Core/U_DataPath/U_PC/q_reg[21]_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I4_O)        0.124    12.530 f  U_CPU_Core/U_DataPath/U_PC/q[22]_i_2/O
                         net (fo=3, routed)           0.844    13.374    U_CPU_Core/U_DataPath/U_PC/q[22]_i_2_n_0
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.124    13.498 r  U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_6/O
                         net (fo=2, routed)           0.813    14.311    U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_6_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I2_O)        0.124    14.435 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_1_comp/O
                         net (fo=32, routed)          0.770    15.205    U_RAM/ram_reg_0_63_5_5/WE
    SLICE_X2Y10          RAMS64E                                      r  U_RAM/ram_reg_0_63_5_5/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517    14.858    U_RAM/ram_reg_0_63_5_5/WCLK
    SLICE_X2Y10          RAMS64E                                      r  U_RAM/ram_reg_0_63_5_5/SP/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X2Y10          RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.550    U_RAM/ram_reg_0_63_5_5/SP
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -15.205    
  -------------------------------------------------------------------
                         slack                                 -0.655    

Slack (VIOLATED) :        -0.647ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.402ns  (logic 2.368ns (22.764%)  route 8.034ns (77.236%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.567     5.088    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/Q
                         net (fo=193, routed)         0.809     6.353    U_CPU_Core/U_DataPath/U_PC/Q[5]
    SLICE_X11Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.477 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.181     7.658    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/ADDRA1
    SLICE_X10Y8          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.804 r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA/O
                         net (fo=10, routed)          0.867     8.671    U_CPU_Core/U_DataPath/U_PC/RData10[0]
    SLICE_X9Y8           LUT6 (Prop_lut6_I0_O)        0.328     8.999 r  U_CPU_Core/U_DataPath/U_PC/result0_carry_i_4/O
                         net (fo=2, routed)           0.633     9.632    U_CPU_Core/U_DataPath/U_ALU/w_RegFileRData1[0]
    SLICE_X9Y12          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.188 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry/O[2]
                         net (fo=1, routed)           0.663    10.851    U_CPU_Core/U_DataPath/U_ALU/data0[2]
    SLICE_X7Y10          LUT4 (Prop_lut4_I0_O)        0.302    11.153 r  U_CPU_Core/U_DataPath/U_ALU/ram_reg_0_63_0_0_i_12/O
                         net (fo=1, routed)           0.638    11.792    U_CPU_Core/U_DataPath/U_PC/q_reg[2]_9
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124    11.916 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_2_comp/O
                         net (fo=35, routed)          1.527    13.443    U_RAM/ram_reg_0_63_2_2/A0
    SLICE_X6Y15          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.084    13.526 r  U_RAM/ram_reg_0_63_2_2/SP/O
                         net (fo=1, routed)           0.509    14.035    U_CPU_Core/U_DataPath/U_PC/rdata[2]
    SLICE_X5Y10          LUT3 (Prop_lut3_I2_O)        0.124    14.159 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.482    14.641    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I4_O)        0.124    14.765 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.725    15.490    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/DIB0
    SLICE_X10Y10         RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.449    14.790    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X10Y10         RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X10Y10         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.843    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -15.490    
  -------------------------------------------------------------------
                         slack                                 -0.647    

Slack (VIOLATED) :        -0.639ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.330ns  (logic 2.265ns (21.927%)  route 8.065ns (78.073%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.567     5.088    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/Q
                         net (fo=193, routed)         0.809     6.353    U_CPU_Core/U_DataPath/U_PC/Q[5]
    SLICE_X11Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.477 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.181     7.658    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/ADDRA1
    SLICE_X10Y8          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.804 r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA/O
                         net (fo=10, routed)          0.867     8.671    U_CPU_Core/U_DataPath/U_PC/RData10[0]
    SLICE_X9Y8           LUT6 (Prop_lut6_I0_O)        0.328     8.999 r  U_CPU_Core/U_DataPath/U_PC/result0_carry_i_4/O
                         net (fo=2, routed)           0.633     9.632    U_CPU_Core/U_DataPath/U_ALU/w_RegFileRData1[0]
    SLICE_X9Y12          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.188 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry/O[2]
                         net (fo=1, routed)           0.663    10.851    U_CPU_Core/U_DataPath/U_ALU/data0[2]
    SLICE_X7Y10          LUT4 (Prop_lut4_I0_O)        0.302    11.153 r  U_CPU_Core/U_DataPath/U_ALU/ram_reg_0_63_0_0_i_12/O
                         net (fo=1, routed)           0.638    11.792    U_CPU_Core/U_DataPath/U_PC/q_reg[2]_9
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124    11.916 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_2_comp/O
                         net (fo=35, routed)          1.415    13.331    U_RAM/ram_reg_0_63_5_5/A0
    SLICE_X2Y10          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    13.436 r  U_RAM/ram_reg_0_63_5_5/SP/O
                         net (fo=1, routed)           1.020    14.456    U_CPU_Core/U_DataPath/U_PC/rdata[5]
    SLICE_X8Y7           LUT6 (Prop_lut6_I2_O)        0.124    14.580 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_6_comp_1/O
                         net (fo=2, routed)           0.838    15.418    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/DIC1
    SLICE_X10Y10         RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.449    14.790    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X10Y10         RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X10Y10         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.779    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                         -15.418    
  -------------------------------------------------------------------
                         slack                                 -0.639    

Slack (VIOLATED) :        -0.626ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/ram_reg_0_63_28_28/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.084ns  (logic 1.684ns (16.700%)  route 8.400ns (83.300%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.565     5.086    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y12         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_CPU_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=187, routed)         0.860     6.402    U_CPU_Core/U_DataPath/U_PC/Q[2]
    SLICE_X11Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.526 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.246     7.773    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/ADDRC0
    SLICE_X10Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.926 r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.540     8.466    U_CPU_Core/U_DataPath/U_PC/RData20[4]
    SLICE_X8Y9           LUT6 (Prop_lut6_I5_O)        0.331     8.797 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_12/O
                         net (fo=41, routed)          1.531    10.328    U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_0_0_i_15[1]
    SLICE_X10Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.452 r  U_CPU_Core/U_DataPath/U_RegisterFile/q[24]_i_5/O
                         net (fo=4, routed)           0.961    11.413    U_CPU_Core/U_DataPath/U_RegisterFile/q_reg[2]_3
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.537 r  U_CPU_Core/U_DataPath/U_RegisterFile/q[22]_i_3/O
                         net (fo=2, routed)           0.869    12.406    U_CPU_Core/U_DataPath/U_PC/q_reg[21]_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I4_O)        0.124    12.530 f  U_CPU_Core/U_DataPath/U_PC/q[22]_i_2/O
                         net (fo=3, routed)           0.844    13.374    U_CPU_Core/U_DataPath/U_PC/q[22]_i_2_n_0
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.124    13.498 r  U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_6/O
                         net (fo=2, routed)           0.813    14.311    U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_6_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I2_O)        0.124    14.435 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_1_comp/O
                         net (fo=32, routed)          0.735    15.170    U_RAM/ram_reg_0_63_28_28/WE
    SLICE_X6Y15          RAMS64E                                      r  U_RAM/ram_reg_0_63_28_28/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.511    14.852    U_RAM/ram_reg_0_63_28_28/WCLK
    SLICE_X6Y15          RAMS64E                                      r  U_RAM/ram_reg_0_63_28_28/SP/CLK
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X6Y15          RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.544    U_RAM/ram_reg_0_63_28_28/SP
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -15.170    
  -------------------------------------------------------------------
                         slack                                 -0.626    

Slack (VIOLATED) :        -0.626ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/ram_reg_0_63_29_29/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.084ns  (logic 1.684ns (16.700%)  route 8.400ns (83.300%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.565     5.086    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y12         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_CPU_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=187, routed)         0.860     6.402    U_CPU_Core/U_DataPath/U_PC/Q[2]
    SLICE_X11Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.526 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.246     7.773    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/ADDRC0
    SLICE_X10Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.926 r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.540     8.466    U_CPU_Core/U_DataPath/U_PC/RData20[4]
    SLICE_X8Y9           LUT6 (Prop_lut6_I5_O)        0.331     8.797 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_12/O
                         net (fo=41, routed)          1.531    10.328    U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_0_0_i_15[1]
    SLICE_X10Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.452 r  U_CPU_Core/U_DataPath/U_RegisterFile/q[24]_i_5/O
                         net (fo=4, routed)           0.961    11.413    U_CPU_Core/U_DataPath/U_RegisterFile/q_reg[2]_3
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.537 r  U_CPU_Core/U_DataPath/U_RegisterFile/q[22]_i_3/O
                         net (fo=2, routed)           0.869    12.406    U_CPU_Core/U_DataPath/U_PC/q_reg[21]_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I4_O)        0.124    12.530 f  U_CPU_Core/U_DataPath/U_PC/q[22]_i_2/O
                         net (fo=3, routed)           0.844    13.374    U_CPU_Core/U_DataPath/U_PC/q[22]_i_2_n_0
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.124    13.498 r  U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_6/O
                         net (fo=2, routed)           0.813    14.311    U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_6_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I2_O)        0.124    14.435 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_1_comp/O
                         net (fo=32, routed)          0.735    15.170    U_RAM/ram_reg_0_63_29_29/WE
    SLICE_X6Y15          RAMS64E                                      r  U_RAM/ram_reg_0_63_29_29/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.511    14.852    U_RAM/ram_reg_0_63_29_29/WCLK
    SLICE_X6Y15          RAMS64E                                      r  U_RAM/ram_reg_0_63_29_29/SP/CLK
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X6Y15          RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.544    U_RAM/ram_reg_0_63_29_29/SP
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -15.170    
  -------------------------------------------------------------------
                         slack                                 -0.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_PC/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.592     1.475    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_CPU_Core/U_DataPath/U_PC/q_reg[1]/Q
                         net (fo=5, routed)           0.179     1.796    U_CPU_Core/U_DataPath/U_PC/Q[0]
    SLICE_X5Y7           LUT3 (Prop_lut3_I2_O)        0.045     1.841 r  U_CPU_Core/U_DataPath/U_PC/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    U_CPU_Core/U_DataPath/U_PC/q[1]_i_1_n_0
    SLICE_X5Y7           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.863     1.990    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[1]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X5Y7           FDCE (Hold_fdce_C_D)         0.091     1.566    U_CPU_Core/U_DataPath/U_PC/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_PC/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.542%)  route 0.189ns (47.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.566     1.449    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X10Y5          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  U_CPU_Core/U_DataPath/U_PC/q_reg[0]/Q
                         net (fo=4, routed)           0.189     1.802    U_CPU_Core/U_DataPath/U_PC/w_InstrMemAddr[0]
    SLICE_X10Y5          LUT3 (Prop_lut3_I2_O)        0.045     1.847 r  U_CPU_Core/U_DataPath/U_PC/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.847    U_CPU_Core/U_DataPath/U_PC/q[0]_i_1_n_0
    SLICE_X10Y5          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.836     1.963    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X10Y5          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[0]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X10Y5          FDCE (Hold_fdce_C_D)         0.120     1.569    U_CPU_Core/U_DataPath/U_PC/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.155%)  route 0.654ns (77.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.565     1.448    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 f  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/Q
                         net (fo=193, routed)         0.391     1.980    U_CPU_Core/U_DataPath/U_PC/Q[5]
    SLICE_X10Y7          LUT5 (Prop_lut5_I4_O)        0.045     2.025 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_16/O
                         net (fo=96, routed)          0.263     2.288    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/ADDRD0
    SLICE_X10Y8          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.835     1.962    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y8          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.498     1.464    
    SLICE_X10Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.774    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.155%)  route 0.654ns (77.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.565     1.448    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 f  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/Q
                         net (fo=193, routed)         0.391     1.980    U_CPU_Core/U_DataPath/U_PC/Q[5]
    SLICE_X10Y7          LUT5 (Prop_lut5_I4_O)        0.045     2.025 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_16/O
                         net (fo=96, routed)          0.263     2.288    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/ADDRD0
    SLICE_X10Y8          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.835     1.962    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y8          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.498     1.464    
    SLICE_X10Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.774    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.155%)  route 0.654ns (77.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.565     1.448    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 f  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/Q
                         net (fo=193, routed)         0.391     1.980    U_CPU_Core/U_DataPath/U_PC/Q[5]
    SLICE_X10Y7          LUT5 (Prop_lut5_I4_O)        0.045     2.025 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_16/O
                         net (fo=96, routed)          0.263     2.288    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/ADDRD0
    SLICE_X10Y8          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.835     1.962    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y8          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.498     1.464    
    SLICE_X10Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.774    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.155%)  route 0.654ns (77.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.565     1.448    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 f  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/Q
                         net (fo=193, routed)         0.391     1.980    U_CPU_Core/U_DataPath/U_PC/Q[5]
    SLICE_X10Y7          LUT5 (Prop_lut5_I4_O)        0.045     2.025 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_16/O
                         net (fo=96, routed)          0.263     2.288    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/ADDRD0
    SLICE_X10Y8          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.835     1.962    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y8          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.498     1.464    
    SLICE_X10Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.774    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.155%)  route 0.654ns (77.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.565     1.448    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 f  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/Q
                         net (fo=193, routed)         0.391     1.980    U_CPU_Core/U_DataPath/U_PC/Q[5]
    SLICE_X10Y7          LUT5 (Prop_lut5_I4_O)        0.045     2.025 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_16/O
                         net (fo=96, routed)          0.263     2.288    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/ADDRD0
    SLICE_X10Y8          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.835     1.962    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y8          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.498     1.464    
    SLICE_X10Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.774    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.155%)  route 0.654ns (77.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.565     1.448    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 f  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/Q
                         net (fo=193, routed)         0.391     1.980    U_CPU_Core/U_DataPath/U_PC/Q[5]
    SLICE_X10Y7          LUT5 (Prop_lut5_I4_O)        0.045     2.025 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_16/O
                         net (fo=96, routed)          0.263     2.288    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/ADDRD0
    SLICE_X10Y8          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.835     1.962    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y8          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.498     1.464    
    SLICE_X10Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.774    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.155%)  route 0.654ns (77.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.565     1.448    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 f  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/Q
                         net (fo=193, routed)         0.391     1.980    U_CPU_Core/U_DataPath/U_PC/Q[5]
    SLICE_X10Y7          LUT5 (Prop_lut5_I4_O)        0.045     2.025 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_16/O
                         net (fo=96, routed)          0.263     2.288    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/ADDRD0
    SLICE_X10Y8          RAMS32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.835     1.962    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y8          RAMS32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.498     1.464    
    SLICE_X10Y8          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.774    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.155%)  route 0.654ns (77.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.565     1.448    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 f  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/Q
                         net (fo=193, routed)         0.391     1.980    U_CPU_Core/U_DataPath/U_PC/Q[5]
    SLICE_X10Y7          LUT5 (Prop_lut5_I4_O)        0.045     2.025 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_16/O
                         net (fo=96, routed)          0.263     2.288    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/ADDRD0
    SLICE_X10Y8          RAMS32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.835     1.962    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y8          RAMS32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.498     1.464    
    SLICE_X10Y8          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.774    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.514    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y16    U_CPU_Core/U_DataPath/U_PC/q_reg[22]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y16    U_CPU_Core/U_DataPath/U_PC/q_reg[23]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y16    U_CPU_Core/U_DataPath/U_PC/q_reg[24]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y17    U_CPU_Core/U_DataPath/U_PC/q_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y17    U_CPU_Core/U_DataPath/U_PC/q_reg[26]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y17    U_CPU_Core/U_DataPath/U_PC/q_reg[27]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y17    U_CPU_Core/U_DataPath/U_PC/q_reg[28]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y17    U_CPU_Core/U_DataPath/U_PC/q_reg[29]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X11Y11   U_CPU_Core/U_DataPath/U_PC/q_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y13   U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y13   U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y13   U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y13   U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y13   U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y12    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y12    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y12    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y12    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y12    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y14    U_RAM/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y14    U_RAM/ram_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y14    U_RAM/ram_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y14    U_RAM/ram_reg_0_63_12_12/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y13    U_RAM/ram_reg_0_63_13_13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y13    U_RAM/ram_reg_0_63_14_14/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y13    U_RAM/ram_reg_0_63_15_15/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y13    U_RAM/ram_reg_0_63_16_16/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15    U_RAM/ram_reg_0_63_28_28/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15    U_RAM/ram_reg_0_63_29_29/SP/CLK



