
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.13-s100_1, built Fri Mar 4 14:32:31 PST 2022
Options:	-stylus -file scripts/invs_stylus.tcl -log logs/pnr.log 
Date:		Sun Mar  3 07:02:42 2024
Host:		brooklyn.lan.local.cmu.edu (x86_64 w/Linux 3.10.0-1160.102.1.el7.x86_64) (8cores*16cpus*AMD Ryzen 7 5800X 8-Core Processor 512KB)
OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)

License:
		[07:02:42.383356] Configured Lic search path (20.02-s004): 5280@cadence-lic.ece.cmu.edu:/afs/ece/support/cds/share/image/usr/cds/soc/license.dat:/afs/ece/support/cds/share/image/usr/cds/share/license/license.dat:/afs/ece/support/mgc/license.dat

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.


Create and set the environment variable TMPDIR to /tmp/innovus_temp_5970_brooklyn.lan.local.cmu.edu_pmohan_WfgN0E.

Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

#@ Processing -files option
@innovus 1> source scripts/invs_stylus.tcl
#@ Begin verbose source (pre): source scripts/invs_stylus.tcl
@file 1: # eFPGA Innovus PnR script
@file 2:
@file 3: # This script is based on the following ASAP7 reference scripts with some modifications necessary eFPGA designs
@file 4: # https://github.com/The-OpenROAD-Project/asap7sc7p5t_27/blob/900f55ed8bef025f39edcc8b8be5e04a2c55c15a/techlef_misc/example_innovus.tcl
@file 5: # https://github.com/Centre-for-Hardware-Security/asap7_reference_design
@file 6:
@file 7: set_multi_cpu_usage -local_cpu 16
@file 8:
@file 9: # Init libraries & design
@file 10: set_db init_design_uniquify 1
@file 11: source $env(WORK_DIR)/scripts/init_libs.tcl
#@ Begin verbose source /afs/ece/project/km_group/.vol9/asap7/fpga_demos/simple_fpga_cust_mul/scripts/init_libs.tcl (pre)
@file 1: set vtlist [list RVT LVT]
@file 2: set corners [list TT]
@file 3:
@file 4: set lef_files [list $env(ASIC_PATH)/techlef_misc/asap7_tech_4x_201209_mod.lef\
                    $env(ASIC_PATH)/LEF/scaled/asap7sc7p5t_28_R_4x_220121a.lef\
                    $env(ASIC_PATH)/LEF/scaled/asap7sc7p5t_28_SRAM_4x_220121a.lef\
                    $env(ASIC_PATH)/LEF/scaled/asap7sc7p5t_28_L_4x_220121a.lef\
                    $env(ASIC_PATH)/LEF/scaled/asap7sc7p5t_28_SL_4x_220121a.lef]
@file 9: #$env(WORK_DIR)/mux_BB.lef]
@file 10:
@file 11: set lib_files [list]
@file 12: foreach corner $corners {
    foreach vt $vtlist {
        lappend lib_files {*}[glob $env(ASIC_PATH)/LIB/NLDM/*_${vt}_${corner}_nldm*.lib]
    }
}
#@ End verbose source /afs/ece/project/km_group/.vol9/asap7/fpga_demos/simple_fpga_cust_mul/scripts/init_libs.tcl
@file 12: set_db init_netlist_files "$env(WORK_DIR)/outputs/$env(DESIGN_NAME)_syn.v"
@file 13:
@file 14: set_db init_design_netlist_type {Verilog}
@file 15:
@file 16: set_db init_lef_files $lef_files
@file 17:
@file 18: set_db extract_rc_shrink_factor {1.0}
@file 19: set_db init_power_nets {VDD}
@file 20: set_db init_ground_nets {VSS}
@file 21:
@file 22: set_db init_mmmc_files $env(WORK_DIR)/scripts/mmmc.tcl
@file 23:
@file 24: read_mmmc "$env(WORK_DIR)/scripts/mmmc.tcl"
#@ Begin verbose source /afs/ece/project/km_group/.vol9/asap7/fpga_demos/simple_fpga_cust_mul/scripts/mmmc.tcl (pre)
@file 1: # ASAP has only one QRC tech file (typical corner)
@file 2:
@file 3: # Create constraint mode (SDC + analysis view)
@file 4: create_constraint_mode -name func -sdc_files $env(WORK_DIR)/outputs/$env(DESIGN_NAME)_syn.sdc
@file 5:
@file 6: # Create library set & delay corner
@file 7: create_library_set -name {tt_0p7v_25c} -timing $lib_files
@file 8: create_timing_condition -name tt_0p7v_25c_TYP -library_sets { tt_0p7v_25c }
@file 9: create_rc_corner -name rc_typ_25 -qrc_tech $env(ASIC_PATH)/qrc/qrcTechFile_typ03_scaled4xV06 -T 25
@file 10: create_delay_corner -name tt_0p7v_25c_typ_25c -timing_condition {tt_0p7v_25c_TYP} -rc_corner {rc_typ_25}
@file 11:
@file 12: # Create analysis view
@file 13: create_analysis_view -name func_typ -constraint_mode {func} -delay_corner {tt_0p7v_25c_typ_25c}
@file 14:
@file 15: # Set TT as setup and hold analysis view
@file 16: set_analysis_view -setup {func_typ} -hold {func_typ}
#@ End verbose source /afs/ece/project/km_group/.vol9/asap7/fpga_demos/simple_fpga_cust_mul/scripts/mmmc.tcl
Starting library reading in 'Multi-threaded flow' (with '16' threads)

Threads Configured:16
Reading tt_0p7v_25c timing library /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/LIB/NLDM/asap7sc7p5t_AO_RVT_TT_nldm_211120.lib.
Read 42 cells in library asap7sc7p5t_AO_RVT_TT_nldm_211120.
Reading tt_0p7v_25c timing library /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_TT_nldm_220122.lib.
Read 37 cells in library asap7sc7p5t_INVBUF_RVT_TT_nldm_211120.
Reading tt_0p7v_25c timing library /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/LIB/NLDM/asap7sc7p5t_OA_RVT_TT_nldm_211120.lib.
Read 34 cells in library asap7sc7p5t_OA_RVT_TT_nldm_211120.
Reading tt_0p7v_25c timing library /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/LIB/NLDM/asap7sc7p5t_SEQ_RVT_TT_nldm_220123.lib.
Read 33 cells in library asap7sc7p5t_SEQ_RVT_TT_nldm_220123.
Reading tt_0p7v_25c timing library /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_TT_nldm_211120.lib.
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_TT_nldm_211120.lib, Line 11387)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_TT_nldm_211120.lib, Line 14287)
Read 56 cells in library asap7sc7p5t_SIMPLE_RVT_TT_nldm_211120.
Reading tt_0p7v_25c timing library /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/LIB/NLDM/asap7sc7p5t_AO_LVT_TT_nldm_211120.lib.
Read 42 cells in library asap7sc7p5t_AO_LVT_TT_nldm_211120.
Reading tt_0p7v_25c timing library /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_TT_nldm_220122.lib.
Read 37 cells in library asap7sc7p5t_INVBUF_LVT_TT_nldm_211120.
Reading tt_0p7v_25c timing library /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/LIB/NLDM/asap7sc7p5t_OA_LVT_TT_nldm_211120.lib.
Read 34 cells in library asap7sc7p5t_OA_LVT_TT_nldm_211120.
Reading tt_0p7v_25c timing library /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/LIB/NLDM/asap7sc7p5t_SEQ_LVT_TT_nldm_220123.lib.
Read 33 cells in library asap7sc7p5t_SEQ_LVT_TT_nldm_220123.
Reading tt_0p7v_25c timing library /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.lib.
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.lib, Line 11387)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.lib, Line 14287)
Read 56 cells in library asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.
Library reading multithread flow ended.
@file 25: read_physical -lef "$lef_files"

Loading LEF file /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/techlef_misc/asap7_tech_4x_201209_mod.lef ...

Loading LEF file /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/LEF/scaled/asap7sc7p5t_28_R_4x_220121a.lef ...
Set DBUPerIGU to M1 pitch 576.

Loading LEF file /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/LEF/scaled/asap7sc7p5t_28_SRAM_4x_220121a.lef ...

Loading LEF file /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/LEF/scaled/asap7sc7p5t_28_L_4x_220121a.lef ...

Loading LEF file /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/LEF/scaled/asap7sc7p5t_28_SL_4x_220121a.lef ...

viaInitial starts at Sun Mar  3 07:02:57 2024
viaInitial ends at Sun Mar  3 07:02:57 2024

##  Check design process and node:  
##  Both design process and tech node are not set.

@file 26: read_netlist "$env(WORK_DIR)/outputs/$env(DESIGN_NAME)_syn.v" -top "$env(DESIGN_NAME)"
#% Begin Load netlist data ... (date=03/03 07:02:57, mem=771.0M)
*** Begin netlist parsing (mem=986.9M) ***
Created 404 new cells from 10 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/afs/ece/project/km_group/.vol9/asap7/fpga_demos/simple_fpga_cust_mul/outputs/flatFabric_syn.v'

*** Memory Usage v#1 (Current mem = 986.949M, initial mem = 396.363M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=986.9M) ***
#% End Load netlist data ... (date=03/03 07:02:57, total cpu=0:00:00.3, real=0:00:00.0, peak res=795.3M, current mem=795.3M)
Set top cell to flatFabric.
Hooked 404 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell flatFabric ...
*** Netlist is unique.
Set DBUPerIGU to techSite asap7sc7p5t width 864.
** info: there are 1053 modules.
** info: there are 55391 stdCell insts.

*** Memory Usage v#1 (Current mem = 1043.449M, initial mem = 396.363M) ***
@file 27: init_design 
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/qrc/qrcTechFile_typ03_scaled4xV06
Generating auto layer map file.
Completed (cpu: 0:00:01.8 real: 0:00:02.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: func_typ
    RC-Corner Name        : rc_typ_25
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/qrc/qrcTechFile_typ03_scaled4xV06'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/afs/ece/project/km_group/.vol9/asap7/fpga_demos/simple_fpga_cust_mul/outputs/flatFabric_syn.sdc' ...
Current (total cpu=0:00:25.0, real=0:00:18.0, peak res=1351.4M, current mem=1153.9M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /afs/ece/project/km_group/.vol9/asap7/fpga_demos/simple_fpga_cust_mul/outputs/flatFabric_syn.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /afs/ece/project/km_group/.vol9/asap7/fpga_demos/simple_fpga_cust_mul/outputs/flatFabric_syn.sdc, Line 10).

flatFabric
Total CPU(s) requested: 16
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 8
Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
[07:03:01.066267] Periodic Lic check successful
[07:03:01.066280] Feature usage summary:
[07:03:01.066280] Innovus_Impl_System
[07:03:01.066281] Innovus_CPU_Opt

Total CPU(s) now enabled: 16
Multithreaded Timing Analysis is initialized with 16 threads
 (File /afs/ece/project/km_group/.vol9/asap7/fpga_demos/simple_fpga_cust_mul/outputs/flatFabric_syn.sdc, Line 4096).

INFO (CTE): Reading of timing constraints file /afs/ece/project/km_group/.vol9/asap7/fpga_demos/simple_fpga_cust_mul/outputs/flatFabric_syn.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1276.1M, current mem=1276.1M)
Current (total cpu=0:00:25.2, real=0:00:19.0, peak res=1351.4M, current mem=1276.1M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 338
Total number of sequential cells: 66
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R
Total number of usable buffers: 27
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
Total number of usable inverters: 42
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_R HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
Total number of identified usable delay cells: 5
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
func_typ
@file 28:
@file 29: # Suspend can help with interctive runs (pauase the run, examine, debug, etc. > resume will resume the run)
@file 30: #suspend
@file 31:
@file 32: # Tool settings
@file 33: set_db design_process_node 7
##  Process: 7             (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 7nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'medium'.
Process node set using 'set_design_mode' is less than or equal to 32nm, for which captable file(s) would be ignored as preRoute extraction would instead use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
@file 34: set_db design_tech_node n7
##  Process: 7             (User Set)               
##     Node: N7            (User Set)           
@file 35: set_db design_bottom_routing_layer 2
@file 36: set_db design_top_routing_layer 7
@file 37:
@file 38: connect_global_net VDD -type pg_pin -pin_base_name VDD 
@file 39: connect_global_net VSS -type pg_pin -pin_base_name VSS 
@file 40:
@file 41:
@file 42: set FP_RING_OFFSET 0.384
@file 43: set FP_RING_WIDTH 2.176
@file 44: set FP_RING_SPACE 0.384
@file 45: set FP_RING_SIZE [expr {$FP_RING_SPACE + 2*$FP_RING_WIDTH + $FP_RING_OFFSET + 1.1}]
@file 46: set FP_TARGET [expr round(sqrt([get_db [get_db designs] .area]*1.25))]
@file 47: set FP_MUL 5
@file 48: set cellheight [expr 0.270 * 4 ]
@file 49: set cellhgrid  0.216
@file 50:
@file 51: set fpxdim [expr $cellhgrid * $FP_TARGET*$FP_MUL]
@file 52: set fpydim [expr $cellheight * $FP_TARGET ]
@file 53:
@file 54: create_floorplan -site asap7sc7p5t -core_size $fpxdim $fpydim $FP_RING_SIZE $FP_RING_SIZE $FP_RING_SIZE $FP_RING_SIZE -no_snap_to_grid
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
@file 55:
@file 56: add_tracks -snap_m1_track_to_cell_pins
Start create_tracks
@file 57: add_tracks -mode replace -offsets {M5 vertical 0}
Start create_tracks
@file 58: delete_all_floorplan_objs
There is no pin guide defined.
**WARN: (IMPFP-6001):	NO matching routing blockage found. Nothing deleted. 
There is no pin blockage which matches the wildcard name [*].
@file 59: add_well_taps -cell TAPCELL_ASAP7_75t_L -cell_interval 12.960 -in_row_offset 1.296
Estimated cell power/ground rail width = 0.135 um
For 13702 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
Inserted 13702 well-taps <TAPCELL_ASAP7_75t_L> cells (prefix WELLTAP).
@file 60:
@file 61: # Pin placement (IO on the right, config on the top, other pins on the left)
@file 62: set_db assign_pins_edit_in_batch true
@file 63:
@file 64: set base_pins [get_db ports .base_name]
@file 65: edit_pin -fix_overlap 1 -unit track -spread_direction clockwise -side Left -layer M4 -spacing 4 -spread_type center -pin $base_pins
**WARN: (IMPTR-2106):	There is no track defined on layer M1. This can be due to out of range track value and the need to use 64bit version or a problem with the track in that layer. Check the track input for layer M1. You may need to run 'generateTracks' command before proceeding.
Successfully spread [441] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1846.9M).
@file 66:
@file 67: set io_o_pins [get_db ports .base_name *io_IO_o*]
@file 68: edit_pin -fix_overlap 1 -unit track -spread_direction clockwise -side Right -layer M4 -spacing 16 -spread_type center -pin $io_o_pins
Successfully spread [128] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1846.9M).
@file 69:
@file 70: set io_i_pins [get_db ports .base_name *io_IO_i*]
@file 71: edit_pin -fix_overlap 1 -unit track -spread_direction clockwise -side Right -layer M4 -spacing 16 -spread_type center -pin $io_i_pins
Successfully spread [128] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1846.9M).
@file 72:
@file 73: set conf_pins [get_db ports .base_name *conf*]
@file 74: edit_pin -fix_overlap 1 -unit track -spread_direction clockwise -side Top -layer M3 -spacing 16 -spread_type center -pin $conf_pins
Successfully spread [181] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1846.9M).
@file 75:
@file 76: edit_pin -snap track -pin *
Updated attributes of 441 pin(s) of partition flatFabric
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1846.9M).
@file 77: set_db assign_pins_edit_in_batch false
@file 78: legalize_pins
#% Begin legalize_pins (date=03/03 07:03:01, mem=1448.0M)

Start pin legalization for the partition [flatFabric]:
Summary report for top level: [flatFabric] 
	Total Pads                         : 0
	Total Pins                         : 441
	Legally Assigned Pins              : 441
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
End pin legalization for the partition [flatFabric].

#% End legalize_pins (date=03/03 07:03:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=1448.0M, current mem=1384.3M)
@file 79:
@file 80: add_stripes  \
-direction horizontal  \
-set_to_set_distance [expr 2*$cellheight]  \
-layer M2  \
-width 0.072  \
-nets {VDD}  \
-start_from bottom  \
-snap_wire_center_to_grid none  \
-start_offset -0.044  \
-stop_offset -0.044
#% Begin add_stripes (date=03/03 07:03:01, mem=1384.3M)
set_db add_stripes_use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 

**WARN: (IMPPP-2030):	Layer M2 allows on grid right way wires only. Snap wire center to routing grid automatically.
Initialize fgc environment(mem: 1810.0M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1810.0M)
**WARN: (IMPPP-133):	The block boundary of the 'WELLTAP_1' instance was increased to (7.516000 6.184000) (7.948000 7.300000) because the (7.516000 6.184000) (7.948000 6.256000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'WELLTAP_2' instance was increased to (20.476000 6.184000) (20.908001 7.300000) because the (20.476000 6.184000) (20.908001 6.256000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'WELLTAP_3' instance was increased to (33.436001 6.184000) (33.868000 7.300000) because the (33.436001 6.184000) (33.868000 6.256000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'WELLTAP_4' instance was increased to (46.396000 6.184000) (46.827999 7.300000) because the (46.396000 6.184000) (46.827999 6.256000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'WELLTAP_5' instance was increased to (59.355999 6.184000) (59.787998 7.300000) because the (59.355999 6.184000) (59.787998 6.256000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'WELLTAP_6' instance was increased to (72.316002 6.184000) (72.748001 7.300000) because the (72.316002 6.184000) (72.748001 6.256000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'WELLTAP_7' instance was increased to (85.276001 6.184000) (85.708000 7.300000) because the (85.276001 6.184000) (85.708000 6.256000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'WELLTAP_8' instance was increased to (98.236000 6.184000) (98.667999 7.300000) because the (98.236000 6.184000) (98.667999 6.256000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'WELLTAP_9' instance was increased to (111.195999 6.184000) (111.627998 7.300000) because the (111.195999 6.184000) (111.627998 6.256000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'WELLTAP_10' instance was increased to (124.155998 6.184000) (124.587997 7.300000) because the (124.155998 6.184000) (124.587997 6.256000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'WELLTAP_11' instance was increased to (137.115997 6.184000) (137.548004 7.300000) because the (137.115997 6.184000) (137.548004 6.256000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'WELLTAP_12' instance was increased to (150.076004 6.184000) (150.507996 7.300000) because the (150.076004 6.184000) (150.507996 6.256000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'WELLTAP_13' instance was increased to (163.035995 6.184000) (163.468002 7.300000) because the (163.035995 6.184000) (163.468002 6.256000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'WELLTAP_14' instance was increased to (175.996002 6.184000) (176.427994 7.300000) because the (175.996002 6.184000) (176.427994 6.256000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'WELLTAP_15' instance was increased to (188.955994 6.184000) (189.388000 7.300000) because the (188.955994 6.184000) (189.388000 6.256000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'WELLTAP_16' instance was increased to (201.916000 6.184000) (202.348007 7.300000) because the (201.916000 6.184000) (202.348007 6.256000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'WELLTAP_17' instance was increased to (214.876007 6.184000) (215.307999 7.300000) because the (214.876007 6.184000) (215.307999 6.256000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'WELLTAP_18' instance was increased to (227.835999 6.184000) (228.268005 7.300000) because the (227.835999 6.184000) (228.268005 6.256000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'WELLTAP_19' instance was increased to (240.796005 6.184000) (241.227997 7.300000) because the (240.796005 6.184000) (241.227997 6.256000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'WELLTAP_20' instance was increased to (253.755997 6.184000) (254.188004 7.300000) because the (253.755997 6.184000) (254.188004 6.256000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1810.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1810.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1810.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -use_exact_spacing  1
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes automatically according to the free memory on the current machine.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
Multi-CPU acceleration using 4 CPU(s).
*** Stripes and vias are being generated (current mem: 1817.973)***
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1817.973M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1817.973M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1817.973M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1817.973M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1817.973M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1817.973M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1817.973M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1817.973M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1817.973M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1817.973M)
  stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1817.973M)
Stripe generation is complete.
add_stripes created 404 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M2   |       404      |       NA       |
+--------+----------------+----------------+
set_db add_stripes_use_exact_spacing is reset to default value: false.
set_db generate_special_via_disable_via_merge is reset to default value: false.
set_db generate_special_via_keep_existing_via is reset to default value: 0.
set_db generate_special_via_opt_cross_via is reset to default value: false.
#% End add_stripes (date=03/03 07:03:02, total cpu=0:00:00.2, real=0:00:01.0, peak res=1384.3M, current mem=1380.7M)
@file 90:
@file 91: add_stripes  \
-direction horizontal  \
-set_to_set_distance [expr 2*$cellheight]  \
-layer M2  \
-width 0.072  \
-nets {VSS}  \
-start_from bottom  \
-snap_wire_center_to_grid none  \
-start_offset [expr $cellheight -0.044]  \
-stop_offset -0.044
#% Begin add_stripes (date=03/03 07:03:02, mem=1380.7M)
set_db add_stripes_use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 

**WARN: (IMPPP-2030):	Layer M2 allows on grid right way wires only. Snap wire center to routing grid automatically.
Initialize fgc environment(mem: 1818.0M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1818.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1818.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1818.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1818.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -use_exact_spacing  1
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes automatically according to the free memory on the current machine.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
Multi-CPU acceleration using 4 CPU(s).
*** Stripes and vias are being generated (current mem: 1817.973)***
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1817.973M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1817.973M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1817.973M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1817.973M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1817.973M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1817.973M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1817.973M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1817.973M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1817.973M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1817.973M)
  stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1817.973M)
Stripe generation is complete.
add_stripes created 404 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M2   |       404      |       NA       |
+--------+----------------+----------------+
set_db add_stripes_use_exact_spacing is reset to default value: false.
set_db generate_special_via_disable_via_merge is reset to default value: false.
set_db generate_special_via_keep_existing_via is reset to default value: 0.
set_db generate_special_via_opt_cross_via is reset to default value: false.
#% End add_stripes (date=03/03 07:03:02, total cpu=0:00:00.2, real=0:00:00.0, peak res=1381.0M, current mem=1381.0M)
@file 101:
@file 102: set m3pwrwidth 0.936
@file 103: set m3pwrspacing 0.360
@file 104: set m3pwrset2setdist    12.960
@file 105:
@file 106: set_db add_stripes_stacked_via_top_layer M3
@file 107: set_db add_stripes_stacked_via_bottom_layer M2
@file 108: set_db add_stripes_skip_via_on_pin standardcell
@file 109: add_stripes  \
-set_to_set_distance $m3pwrset2setdist  \
-spacing $m3pwrspacing  \
-x_left_offset 0.360  \
-layer M3  \
-width $m3pwrwidth  \
-nets {VDD VSS}  \
-start_from left
#% Begin add_stripes (date=03/03 07:03:02, mem=1381.0M)
**WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
set_db add_stripes_use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 

**WARN: (IMPPP-2030):	Layer M3 allows on grid right way wires only. Snap wire center to routing grid automatically.
Initialize fgc environment(mem: 1819.0M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -use_exact_spacing  1
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of set_multi_cpu_usage in add_stripes.
Type 'man IMPPP-4055' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
*** Stripes and vias are being generated (current mem: 1818.980)***
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1818.980M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1818.980M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1818.980M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1818.980M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1818.980M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1818.980M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1818.980M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1818.980M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1818.980M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1818.980M)
  stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1818.980M)
Stripe generation is complete.
add_stripes created 68 wires.
ViaGen created 13736 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V2   |      13736     |        0       |
|   M3   |       68       |       NA       |
+--------+----------------+----------------+
set_db add_stripes_use_exact_spacing is reset to default value: false.
set_db generate_special_via_disable_via_merge is reset to default value: false.
set_db generate_special_via_keep_existing_via is reset to default value: 0.
set_db generate_special_via_opt_cross_via is reset to default value: false.
#% End add_stripes (date=03/03 07:03:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=1382.9M, current mem=1382.9M)
@file 117:
@file 118: set m4pwrwidth 0.864
@file 119: set m4pwrspacing 0.864
@file 120: set m4pwrset2setdist 21.6
@file 121:
@file 122: set_db add_stripes_stacked_via_top_layer M4
@file 123: set_db add_stripes_stacked_via_bottom_layer M3
@file 124: add_stripes  \
-direction horizontal  \
-set_to_set_distance $m4pwrset2setdist  \
-spacing $m4pwrspacing  \
-layer M4  \
-width $m4pwrwidth  \
-nets {VDD VSS}  \
-start_from bottom
#% Begin add_stripes (date=03/03 07:03:02, mem=1382.9M)
set_db add_stripes_use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 

**WARN: (IMPPP-2030):	Layer M4 allows on grid right way wires only. Snap wire center to routing grid automatically.
Initialize fgc environment(mem: 1819.0M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -use_exact_spacing  1
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of set_multi_cpu_usage in add_stripes.
Type 'man IMPPP-4055' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.0M)
*** Stripes and vias are being generated (current mem: 1818.980)***
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1818.980M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1818.980M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1818.980M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1818.980M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1818.980M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1818.980M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1818.980M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1818.980M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1818.980M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1818.980M)
  stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1818.980M)
Stripe generation is complete.
add_stripes created 42 wires.
ViaGen created 1428 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V3   |      1428      |        0       |
|   M4   |       42       |       NA       |
+--------+----------------+----------------+
set_db add_stripes_use_exact_spacing is reset to default value: false.
set_db generate_special_via_disable_via_merge is reset to default value: false.
set_db generate_special_via_keep_existing_via is reset to default value: 0.
set_db generate_special_via_opt_cross_via is reset to default value: false.
#% End add_stripes (date=03/03 07:03:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=1383.6M, current mem=1383.6M)
@file 132:
@file 133: update_power_vias -add_vias 1 -orthogonal_only 0
#% Begin update_power_vias (date=03/03 07:03:02, mem=1383.6M)
set_db add_stripes_use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 
ViaGen engine uses clone via flow to insert special vias. Open fgc and cce engine automatically.

Multi-CPU acceleration using 16 CPU(s).
Clone Via Engine is enabled.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 435.24 x 0.86 at (223.84, 92.62).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (223.84, 92.62).
Type 'man IMPPP-528' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 435.24 x 0.86 at (223.84, 179.02).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (223.84, 179.02).
Type 'man IMPPP-528' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 435.24 x 0.86 at (223.84, 265.42).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (223.84, 265.42).
Type 'man IMPPP-528' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 435.24 x 0.86 at (223.84, 351.82).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (223.84, 351.82).
Type 'man IMPPP-528' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 435.24 x 0.86 at (223.84, 438.22).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (223.84, 438.22).
Type 'man IMPPP-528' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 435.24 x 0.86 at (223.84, 49.42).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (223.84, 49.42).
Type 'man IMPPP-528' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 435.24 x 0.86 at (223.84, 135.82).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (223.84, 135.82).
Type 'man IMPPP-528' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 435.24 x 0.86 at (223.84, 222.22).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (223.84, 222.22).
Type 'man IMPPP-528' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 435.24 x 0.86 at (223.84, 308.62).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (223.84, 308.62).
Type 'man IMPPP-528' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 435.24 x 0.86 at (223.84, 395.02).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (223.84, 395.02).
Type 'man IMPPP-528' for more detail.
ViaGen created 0 via, deleted 0 via to avoid violation.
set_db add_stripes_use_exact_spacing is reset to default value: false.
set_db generate_special_via_disable_via_merge is reset to default value: false.
set_db generate_special_via_keep_existing_via is reset to default value: 0.
set_db generate_special_via_opt_cross_via is reset to default value: false.
#% End update_power_vias (date=03/03 07:03:02, total cpu=0:00:00.9, real=0:00:00.0, peak res=1386.9M, current mem=1386.9M)
@file 134: check_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 1832.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Thread : 1 finished.
 VERIFY DRC ...... Thread : 11 finished.
 VERIFY DRC ...... Thread : 3 finished.
 VERIFY DRC ...... Thread : 5 finished.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:05.1  ELAPSED TIME: 1.00  MEM: 665.1M) ***

@file 135: add_power_mesh_colors
#% Begin add_power_mesh_colors (date=03/03 07:03:03, mem=1393.7M)
colorize geometry ... done
clear drc markers and check special mask spacing by verify_drc ... 
 VERIFY DRC ...... Thread : 9 finished.
 VERIFY DRC ...... Thread : 6 finished.
 VERIFY DRC ...... Thread : 14 finished.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.4  ELAPSED TIME: 0.00  MEM: 264.1M) ***

Un-suppress "**WARN ..." messages.
#% End add_power_mesh_colors (date=03/03 07:03:03, total cpu=0:00:00.6, real=0:00:00.0, peak res=1393.7M, current mem=1389.9M)
@file 136:
@file 137: #suspend
@file 138: write_db dbs/floorplan.db
tt_0p7v_25c_TYP
#% Begin save design ... (date=03/03 07:03:03, mem=1393.0M)
% Begin Save ccopt configuration ... (date=03/03 07:03:03, mem=1393.1M)
% End Save ccopt configuration ... (date=03/03 07:03:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.1M, current mem=1394.1M)
% Begin Save netlist data ... (date=03/03 07:03:03, mem=1394.1M)
Writing Binary DB to dbs/floorplan.db/vbin/flatFabric.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/03 07:03:06, total cpu=0:00:00.5, real=0:00:03.0, peak res=1394.8M, current mem=1394.8M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
% Begin Save AAE data ... (date=03/03 07:03:06, mem=1395.2M)
Saving AAE Data ...
% End Save AAE data ... (date=03/03 07:03:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1395.2M, current mem=1395.2M)
Saving congestion map file dbs/floorplan.db/flatFabric.route.congmap.gz ...
Saving preference file dbs/floorplan.db/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file dbs/floorplan.db/flatFabric.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Sun Mar  3 07:03:07 2024)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
Saving property file dbs/floorplan.db/flatFabric.prop
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1830.8M) ***
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1830.8M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1814.8M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving preRoute extracted patterns in file 'dbs/floorplan.db/flatFabric.techData.gz' ...
Saving preRoute extraction data in directory 'dbs/floorplan.db/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/03 07:03:08, mem=1402.6M)
% End Save power constraints data ... (date=03/03 07:03:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1402.7M, current mem=1402.7M)
rc_typ_25
rc_typ_25
rc_typ_25
Generated self-contained design floorplan.db
#% End save design ... (date=03/03 07:03:09, total cpu=0:00:01.7, real=0:00:06.0, peak res=1405.2M, current mem=1405.2M)
*** Message Summary: 0 warning(s), 0 error(s)

@file 139:
@file 140: place_opt_design
**INFO: User settings:
setDelayCalMode -engine                        aae
design_bottom_routing_layer                    2
design_process_node                            7
design_tech_node                               N7
design_top_routing_layer                       7
extract_rc_coupling_cap_threshold              0.1
extract_rc_relative_cap_threshold              1.0
extract_rc_shrink_factor                       1.0
extract_rc_total_cap_threshold                 0.0
place_detail_dpt_flow                          true
getDelayCalMode -engine                        aae
getIlmMode -keepHighFanoutCriticalInsts        false
*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:39.5/0:00:29.8 (1.3), mem = 1781.0M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
#optDebug: fT-E <X 2 3 1 0>
*** GlobalPlace #1 [begin] : totSession cpu/real = 0:00:39.7/0:00:29.9 (1.3), mem = 1763.0M
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 285 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:02.0) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 13702 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
No user-set net weight.
Net fanout histogram:
2		: 28258 (51.0%) nets
3		: 11575 (20.9%) nets
4     -	14	: 15047 (27.2%) nets
15    -	39	: 436 (0.8%) nets
40    -	79	: 43 (0.1%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 9 (0.0%) nets
320   -	639	: 16 (0.0%) nets
640   -	1279	: 2 (0.0%) nets
1280  -	2559	: 1 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=68841 (13702 fixed + 55139 movable) #buf cell=0 #inv cell=10180 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=55387 #term=197816 #term/net=3.57, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=441
stdCell: 68841 single + 0 double + 0 multi
Total standard cell length = 126.0684 (mm), area = 0.1362 (mm^2)
Average module density = 0.709.
Density for the design = 0.709.
       = stdcell_area 556246 sites (129761 um^2) / alloc_area 784641 sites (183041 um^2).
Pin Density = 0.2436.
            = total # of pins 197816 / total area 812045.
Enabling multi-CPU acceleration with 16 CPU(s) for placement
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.417e+05 (1.83e+05 1.59e+05)
              Est.  stn bbox = 3.707e+05 (1.98e+05 1.73e+05)
              cpu = 0:00:01.0 real = 0:00:00.0 mem = 2009.1M
Iteration  2: Total net bbox = 3.417e+05 (1.83e+05 1.59e+05)
              Est.  stn bbox = 3.707e+05 (1.98e+05 1.73e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2010.1M
*** Finished SKP initialization (cpu=0:00:12.0, real=0:00:03.0)***
Iteration  3: Total net bbox = 3.116e+05 (1.72e+05 1.40e+05)
              Est.  stn bbox = 3.604e+05 (1.99e+05 1.61e+05)
              cpu = 0:00:18.1 real = 0:00:04.0 mem = 4082.3M
Iteration  4: Total net bbox = 7.113e+05 (3.02e+05 4.10e+05)
              Est.  stn bbox = 8.736e+05 (3.79e+05 4.94e+05)
              cpu = 0:00:19.7 real = 0:00:03.0 mem = 4245.1M
Iteration  5: Total net bbox = 7.113e+05 (3.02e+05 4.10e+05)
              Est.  stn bbox = 8.736e+05 (3.79e+05 4.94e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 4245.1M
Iteration  6: Total net bbox = 7.556e+05 (3.47e+05 4.08e+05)
              Est.  stn bbox = 9.324e+05 (4.38e+05 4.95e+05)
              cpu = 0:00:19.1 real = 0:00:02.0 mem = 4348.7M

Iteration  7: Total net bbox = 7.792e+05 (3.70e+05 4.09e+05)
              Est.  stn bbox = 9.574e+05 (4.62e+05 4.96e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3868.6M
Iteration  8: Total net bbox = 7.792e+05 (3.70e+05 4.09e+05)
              Est.  stn bbox = 9.574e+05 (4.62e+05 4.96e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3868.6M
[NR-eGR] Running Early Global Route on this N7 design with N7 settings
Iteration  9: Total net bbox = 8.712e+05 (4.10e+05 4.62e+05)
              Est.  stn bbox = 1.074e+06 (5.12e+05 5.61e+05)
              cpu = 0:00:36.7 real = 0:00:04.0 mem = 3837.7M
Iteration 10: Total net bbox = 8.712e+05 (4.10e+05 4.62e+05)
              Est.  stn bbox = 1.074e+06 (5.12e+05 5.61e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 3837.7M
Iteration 11: Total net bbox = 8.592e+05 (4.05e+05 4.54e+05)
              Est.  stn bbox = 1.062e+06 (5.09e+05 5.53e+05)
              cpu = 0:00:22.9 real = 0:00:03.0 mem = 3836.1M
Iteration 12: Total net bbox = 8.592e+05 (4.05e+05 4.54e+05)
              Est.  stn bbox = 1.062e+06 (5.09e+05 5.53e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3836.1M
Iteration 13: Total net bbox = 8.769e+05 (4.15e+05 4.62e+05)
              Est.  stn bbox = 1.081e+06 (5.19e+05 5.62e+05)
              cpu = 0:00:54.7 real = 0:00:06.0 mem = 3835.7M
Iteration 14: Total net bbox = 8.769e+05 (4.15e+05 4.62e+05)
              Est.  stn bbox = 1.081e+06 (5.19e+05 5.62e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3835.7M
Iteration 15: Total net bbox = 8.875e+05 (4.21e+05 4.67e+05)
              Est.  stn bbox = 1.084e+06 (5.22e+05 5.62e+05)
              cpu = 0:01:12 real = 0:00:07.0 mem = 3864.1M
Iteration 16: Total net bbox = 8.875e+05 (4.21e+05 4.67e+05)
              Est.  stn bbox = 1.084e+06 (5.22e+05 5.62e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3864.1M
Finished Global Placement (cpu=0:04:06, real=0:00:31.0, mem=3864.1M)
Keep Tdgp Graph and DB for later use
Info: 81 clock gating cells identified, 81 (on average) moved 405/5
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting place_detail (0:04:48 mem=3864.1M) ***
Total net bbox length = 8.875e+05 (4.208e+05 4.667e+05) (ext = 3.644e+04)
**WARN: (IMPSP-2041):	Found 27404 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 55138 insts, mean move: 0.86 um, max move: 20.92 um 
	Max move on inst (Tile_1_3_clbalutile/g27590): (64.94, 263.26) --> (61.30, 280.54)
	Runtime: CPU: 0:00:04.1 REAL: 0:00:02.0 MEM: 3888.2MB
Summary Report:
Instances move: 55138 (out of 55139 movable)
Instances flipped: 0
Mean displacement: 0.86 um
Max displacement: 20.92 um (Instance: Tile_1_3_clbalutile/g27590) (64.9363, 263.261) -> (61.3, 280.54)
	Length: 3 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx1_ASAP7_75t_L
Total net bbox length = 8.491e+05 (3.796e+05 4.695e+05) (ext = 3.638e+04)
Runtime: CPU: 0:00:04.2 REAL: 0:00:02.0 MEM: 3888.2MB
*** Finished place_detail (0:04:53 mem=3888.2M) ***
*** Finished Initial Placement (cpu=0:04:11, real=0:00:34.0, mem=3716.2M) ***
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   global_place
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  func_typ
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 29414 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40160
[NR-eGR] #PG Blockages       : 29414
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 55387 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 197375
[NR-eGR] #moved terms           : 108960
[NR-eGR] #off-track terms       : 58505
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 83 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 55387
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55387 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 1.000864e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1300( 3.05%)       122( 0.29%)        10( 0.02%)   ( 3.36%) 
[NR-eGR]      M3 ( 3)      1731( 4.06%)        58( 0.14%)         3( 0.01%)   ( 4.20%) 
[NR-eGR]      M4 ( 4)       136( 0.32%)         1( 0.00%)         0( 0.00%)   ( 0.32%) 
[NR-eGR]      M5 ( 5)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6 ( 6)        14( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      3186( 1.25%)       181( 0.07%)        13( 0.01%)   ( 1.32%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.32% H + 0.08% V
Early Global Route congestion estimation runtime: 0.96 seconds, mem = 3771.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 47.54, normalized total congestion hotspot area = 1350.82 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Iteration  8: Total net bbox = 8.219e+05 (3.74e+05 4.48e+05)
              Est.  stn bbox = 1.022e+06 (4.75e+05 5.46e+05)
              cpu = 0:00:15.8 real = 0:00:01.0 mem = 4353.5M
Iteration  9: Total net bbox = 8.343e+05 (3.81e+05 4.53e+05)
              Est.  stn bbox = 1.035e+06 (4.83e+05 5.52e+05)
              cpu = 0:00:38.6 real = 0:00:04.0 mem = 4357.3M
[NR-eGR] Running Early Global Route on this N7 design with N7 settings
Iteration 10: Total net bbox = 8.446e+05 (3.90e+05 4.54e+05)
              Est.  stn bbox = 1.043e+06 (4.91e+05 5.52e+05)
              cpu = 0:00:45.6 real = 0:00:04.0 mem = 4390.9M
Iteration 11: Total net bbox = 8.609e+05 (3.95e+05 4.66e+05)
              Est.  stn bbox = 1.057e+06 (4.95e+05 5.63e+05)
              cpu = 0:00:18.3 real = 0:00:01.0 mem = 4392.4M
Iteration 12: Total net bbox = 8.617e+05 (3.95e+05 4.66e+05)
              Est.  stn bbox = 1.058e+06 (4.95e+05 5.63e+05)
              cpu = 0:00:15.7 real = 0:00:02.0 mem = 4434.1M
Move report: Timing Driven Placement moves 55139 insts, mean move: 3.73 um, max move: 97.58 um 
	Max move on inst (Tile_1_1_clbalutile/configBlock/RC_CG_HIER_INST13/RC_CGIC_INST): (72.75, 67.78) --> (49.69, 142.30)

Finished Incremental Placement (cpu=0:02:27, real=0:00:17.0, mem=3922.0M)
*** Starting place_detail (0:07:22 mem=3922.0M) ***
Total net bbox length = 8.897e+05 (4.208e+05 4.688e+05) (ext = 3.643e+04)
**WARN: (IMPSP-2041):	Found 27404 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 55137 insts, mean move: 0.59 um, max move: 8.82 um 
	Max move on inst (Tile_2_4_clbalutile/configBlock/confReg_24_reg): (159.98, 416.62) --> (152.24, 417.70)
	Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 3922.0MB
Summary Report:
Instances move: 55137 (out of 55139 movable)
Instances flipped: 2
Mean displacement: 0.59 um
Max displacement: 8.82 um (Instance: Tile_2_4_clbalutile/configBlock/confReg_24_reg) (159.981, 416.62) -> (152.236, 417.7)
	Length: 25 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFHQx4_ASAP7_75t_L
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 8.525e+05 (3.802e+05 4.723e+05) (ext = 3.636e+04)
Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 3922.0MB
*** Finished place_detail (0:07:26 mem=3922.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 29414 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40160
[NR-eGR] #PG Blockages       : 29414
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 55387 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 197375
[NR-eGR] #moved terms           : 108960
[NR-eGR] #off-track terms       : 58505
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 83 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 55387
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55387 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 1.003858e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1397( 3.28%)       115( 0.27%)         4( 0.01%)   ( 3.56%) 
[NR-eGR]      M3 ( 3)      1676( 3.93%)        46( 0.11%)         0( 0.00%)   ( 4.04%) 
[NR-eGR]      M4 ( 4)       126( 0.30%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[NR-eGR]      M5 ( 5)         9( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M6 ( 6)         7( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      3215( 1.26%)       161( 0.06%)         4( 0.00%)   ( 1.32%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.26% H + 0.09% V
Early Global Route congestion estimation runtime: 0.98 seconds, mem = 3845.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 58.82, normalized total congestion hotspot area = 1360.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
Iteration  9: Total net bbox = 8.394e+05 (3.84e+05 4.55e+05)
              Est.  stn bbox = 1.042e+06 (4.87e+05 5.55e+05)
              cpu = 0:00:26.9 real = 0:00:03.0 mem = 4405.7M
[NR-eGR] Running Early Global Route on this N7 design with N7 settings
Iteration 10: Total net bbox = 8.482e+05 (3.92e+05 4.56e+05)
              Est.  stn bbox = 1.048e+06 (4.94e+05 5.54e+05)
              cpu = 0:00:45.2 real = 0:00:04.0 mem = 4436.0M
Iteration 11: Total net bbox = 8.632e+05 (3.96e+05 4.67e+05)
              Est.  stn bbox = 1.060e+06 (4.96e+05 5.64e+05)
              cpu = 0:00:16.8 real = 0:00:02.0 mem = 4438.1M
Iteration 12: Total net bbox = 8.639e+05 (3.96e+05 4.67e+05)
              Est.  stn bbox = 1.061e+06 (4.97e+05 5.64e+05)
              cpu = 0:00:15.7 real = 0:00:02.0 mem = 4487.2M
Move report: Timing Driven Placement moves 55139 insts, mean move: 2.53 um, max move: 31.12 um 
	Max move on inst (Tile_1_2_clbalutile/logicBlock/RC_CG_HIER_INST19/RC_CGIC_INST): (22.64, 193.06) --> (24.59, 163.90)

Finished Incremental Placement (cpu=0:01:51, real=0:00:13.0, mem=3975.1M)
*** Starting place_detail (0:09:19 mem=3975.1M) ***
Total net bbox length = 8.921e+05 (4.222e+05 4.699e+05) (ext = 3.628e+04)
**WARN: (IMPSP-2041):	Found 27404 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 55139 insts, mean move: 0.60 um, max move: 10.47 um 
	Max move on inst (Tile_3_4_custmultile/CBMux_IPIN28_N1397/g1092): (295.55, 402.59) --> (304.95, 403.66)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:01.0 MEM: 3975.1MB
Summary Report:
Instances move: 55139 (out of 55139 movable)
Instances flipped: 0
Mean displacement: 0.60 um
Max displacement: 10.47 um (Instance: Tile_3_4_custmultile/CBMux_IPIN28_N1397/g1092) (295.552, 402.587) -> (304.948, 403.66)
	Length: 3 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx1_ASAP7_75t_L
Total net bbox length = 8.546e+05 (3.811e+05 4.735e+05) (ext = 3.623e+04)
Runtime: CPU: 0:00:03.3 REAL: 0:00:01.0 MEM: 3975.1MB
*** Finished place_detail (0:09:23 mem=3975.1M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 29414 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40160
[NR-eGR] #PG Blockages       : 29414
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 55387 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 197375
[NR-eGR] #moved terms           : 108960
[NR-eGR] #off-track terms       : 58505
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 83 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 55387
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55387 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.07% H + 0.00% V. EstWL: 1.006934e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1280( 3.00%)       128( 0.30%)         3( 0.01%)   ( 3.31%) 
[NR-eGR]      M3 ( 3)      1593( 3.74%)        53( 0.12%)         0( 0.00%)   ( 3.86%) 
[NR-eGR]      M4 ( 4)       122( 0.29%)         1( 0.00%)         0( 0.00%)   ( 0.29%) 
[NR-eGR]      M5 ( 5)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         8( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      3005( 1.17%)       182( 0.07%)         3( 0.00%)   ( 1.25%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.24% H + 0.06% V
Early Global Route congestion estimation runtime: 0.99 seconds, mem = 3889.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 61.11, normalized total congestion hotspot area = 1264.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1V)             0  196990 
[NR-eGR]  M2   (2H)        171665  247195 
[NR-eGR]  M3   (3V)        290101   62165 
[NR-eGR]  M4   (4H)        206053   28554 
[NR-eGR]  M5   (5V)        202404    9977 
[NR-eGR]  M6   (6H)        111261    3978 
[NR-eGR]  M7   (7V)         77329       0 
[NR-eGR]  M8   (8H)             0       0 
[NR-eGR]  M9   (9V)             0       0 
[NR-eGR]  Pad  (10H)            0       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total      1058812  548859 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 854570um
[NR-eGR] Total length: 1058812um, number of vias: 548859
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 47027um, number of vias: 37261
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.22 seconds, mem = 3909.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:04:33, real=0:00:37.0)***
***** Total cpu  0:8:46
***** Total real time  0:1:13
Tdgp not successfully inited but do clear! skip clearing
**place_design ... cpu = 0: 8:46, real = 0: 1:13, mem = 3062.8M **
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :        13210
Multi-Bit FF Count           :            0
Total Bit Count              :        13210
Total FF Count               :        13210
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :     6487.811
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops            13210                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         61.11 |       1264.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 61.11, normalized total congestion hotspot area = 1264.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   294.58   337.78   320.50   363.70 |       28.92   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   199.54    44.02   216.82    78.58 |       27.41   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   363.70   190.90   380.98   216.82 |       18.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |    69.94   190.90    87.22   208.18 |       14.03   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   329.14    44.02   346.42    61.30 |       13.11   |
[hotspot] +-----+-------------------------------------+---------------+
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         567.15            105                                      place_design
*** GlobalPlace #1 [finish] : cpu/real = 0:08:47.5/0:01:14.1 (7.1), totSession cpu/real = 0:09:27.2/0:01:44.1 (5.5), mem = 3062.8M
Enable CTE adjustment.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1959.8M, totSessionCpu=0:09:27 **
GigaOpt running with 16 threads.
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
*** InitOpt #1 [begin] : totSession cpu/real = 0:09:27.2/0:01:44.1 (5.4), mem = 3062.8M
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=3068.79 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1966.1M, totSessionCpu=0:09:28 **
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3068.79 MB )
[NR-eGR] Running Early Global Route on this N7 design with N7 settings
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 29414 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40160
[NR-eGR] #PG Blockages       : 29414
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 55387 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 197375
[NR-eGR] #moved terms           : 108960
[NR-eGR] #off-track terms       : 58505
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 83 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 55387
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55387 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 1.014301e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1276( 2.99%)       124( 0.29%)         5( 0.01%)   ( 3.29%) 
[NR-eGR]      M3 ( 3)      1609( 3.77%)        38( 0.09%)         0( 0.00%)   ( 3.86%) 
[NR-eGR]      M4 ( 4)       126( 0.30%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[NR-eGR]      M5 ( 5)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6 ( 6)         6( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      3022( 1.18%)       162( 0.06%)         5( 0.00%)   ( 1.25%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.23% H + 0.05% V
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1V)             0  196990 
[NR-eGR]  M2   (2H)        174835  246736 
[NR-eGR]  M3   (3V)        294130   62183 
[NR-eGR]  M4   (4H)        208935   28550 
[NR-eGR]  M5   (5V)        203098    9796 
[NR-eGR]  M6   (6H)        109287    4007 
[NR-eGR]  M7   (7V)         76252       0 
[NR-eGR]  M8   (8H)             0       0 
[NR-eGR]  M9   (9V)             0       0 
[NR-eGR]  Pad  (10H)            0       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total      1066538  548262 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 854570um
[NR-eGR] Total length: 1066538um, number of vias: 548262
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 48900um, number of vias: 37382
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.36 sec, Real: 1.36 sec, Curr Mem: 3082.64 MB )
Extraction called for design 'flatFabric' of instances=68841 and nets=58427 using extraction engine 'pre_route' .
pre_route RC Extraction called for design flatFabric.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3055.645M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: flatFabric
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=3191.23)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 61798
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4211.59 CPU=0:00:09.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3911.89 CPU=0:00:12.0 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:16.1 real=0:00:05.0 totSessionCpu=0:09:49 mem=3911.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 func_typ 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.293  |
|           TNS (ns):|-866.855 |
|    Violating Paths:|  1859   |
|          All Paths:|  13246  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     29 (29)      |   -0.018   |     55 (55)      |
|   max_tran     |    782 (8471)    |   -3.070   |    797 (8509)    |
|   max_fanout   |     47 (47)      |   -1809    |    106 (106)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.892%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:23, real = 0:00:09, mem = 2151.3M, totSessionCpu=0:09:50 **
*** InitOpt #1 [finish] : cpu/real = 0:00:22.8/0:00:08.5 (2.7), totSession cpu/real = 0:09:50.0/0:01:52.6 (5.2), mem = 3334.4M
** INFO : this run is activating medium effort placeOptDesign flow
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Starting optimizing excluded clock nets MEM= 3335.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3335.9M) ***
GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 16 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:09:50.7/0:01:53.0 (5.2), mem = 3335.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.3/0:00:00.2 (1.3), totSession cpu/real = 0:09:51.0/0:01:53.3 (5.2), mem = 3462.5M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:09:52.6/0:01:53.9 (5.2), mem = 3462.5M
Info: 83 clock nets excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

Footprint cell information for calculating maxBufDist
*info: There are 17 candidate Buffer cells
*info: There are 20 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] : cpu/real = 0:00:02.0/0:00:01.6 (1.2), totSession cpu/real = 0:09:54.6/0:01:55.5 (5.1), mem = 3429.1M
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 16 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] : totSession cpu/real = 0:09:55.1/0:01:55.8 (5.1), mem = 3430.3M
Info: 83 clock nets excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.89%|        -|  -1.293|-866.854|   0:00:00.0| 4161.0M|
|   70.94%|       52|   0.000|   0.000|   0:00:01.0| 4577.4M|
+---------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:08.0 real=0:00:01.0 mem=4577.4M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** DrvOpt #1 [finish] : cpu/real = 0:00:10.8/0:00:02.3 (4.6), totSession cpu/real = 0:10:05.8/0:01:58.1 (5.1), mem = 3523.0M
GigaOpt HFN: restore maxLocalDensity to 0.92
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 16 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #2 [begin] : totSession cpu/real = 0:10:05.9/0:01:58.1 (5.1), mem = 3523.0M
Info: 83 clock nets excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   209|  3909|    -0.84|    90|    90|    -0.02|    94|    94|     0|     0|     0.03|     0.00|       0|       0|       0| 70.94%|          |         |
|     5|    94|    -0.01|     0|     0|     0.00|    95|    95|     0|     0|     0.03|     0.00|     108|       0|     120| 71.03%| 0:00:01.0|  4741.9M|
|     1|    37|    -0.01|     0|     0|     0.00|    94|    94|     0|     0|     0.03|     0.00|       1|       0|       4| 71.03%| 0:00:00.0|  4741.9M|
|     0|     0|     0.00|     0|     0|     0.00|    94|    94|     0|     0|     0.03|     0.00|       0|       0|       1| 71.03%| 0:00:00.0|  4741.9M|
|     0|     0|     0.00|     0|     0|     0.00|    94|    94|     0|     0|     0.03|     0.00|       0|       0|       0| 71.03%| 0:00:00.0|  4741.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |          8 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:09.8 real=0:00:01.0 mem=4741.9M) ***

*** DrvOpt #2 [finish] : cpu/real = 0:00:12.0/0:00:02.3 (5.2), totSession cpu/real = 0:10:17.9/0:02:00.4 (5.1), mem = 3623.5M
End: GigaOpt DRV Optimization
**opt_design ... cpu = 0:00:51, real = 0:00:16, mem = 2346.8M, totSessionCpu=0:10:18 **

Active setup views:
 func_typ
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=0.92)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 16 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 83 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:10:18.3/0:02:00.8 (5.1), mem = 3946.4M
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*info: 83 clock nets excluded
*info: 2893 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|   71.03%|   0:00:00.0| 4422.6M|  func_typ|       NA| NA                                                 |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4422.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4422.6M) ***
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |          8 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] : cpu/real = 0:00:02.8/0:00:02.0 (1.4), totSession cpu/real = 0:10:21.1/0:02:02.8 (5.1), mem = 3660.2M
Global Opt: restore maxLocalDensity to 0.92
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 16 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 83 clock nets excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:10:21.7/0:02:03.2 (5.0), mem = 4392.4M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.03
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.03%|        -|   0.000|   0.000|   0:00:00.0| 4394.4M|
|   71.03%|        1|   0.000|   0.000|   0:00:00.0| 4725.5M|
|   71.03%|        8|   0.000|   0.000|   0:00:01.0| 4725.5M|
|   71.03%|        1|   0.000|   0.000|   0:00:00.0| 4725.5M|
|   70.04%|     2826|   0.000|   0.000|   0:00:02.0| 4737.2M|
|   70.04%|       38|   0.000|   0.000|   0:00:01.0| 4737.2M|
|   70.04%|        1|   0.000|   0.000|   0:00:00.0| 4737.2M|
|   70.04%|        0|   0.000|   0.000|   0:00:00.0| 4737.2M|
|   70.04%|        0|   0.000|   0.000|   0:00:00.0| 4737.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.04
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:24.1) (real = 0:00:05.0) **
*** AreaOpt #1 [finish] : cpu/real = 0:00:24.1/0:00:05.0 (4.9), totSession cpu/real = 0:10:45.8/0:02:08.1 (5.0), mem = 4737.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:24, real=0:00:05, mem=3686.36M, totSessionCpu=0:10:46).
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** IncrReplace #1 [begin] : totSession cpu/real = 0:10:46.4/0:02:08.6 (5.0), mem = 3686.4M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  func_typ
[NR-eGR] Running Early Global Route on this N7 design with N7 settings
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 29414 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40104
[NR-eGR] #PG Blockages       : 29414
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 55547 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 197694
[NR-eGR] #moved terms           : 108169
[NR-eGR] #off-track terms       : 57588
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 83 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 55547
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55547 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.06% H + 0.00% V. EstWL: 1.012178e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1282( 3.01%)       129( 0.30%)         4( 0.01%)   ( 3.32%) 
[NR-eGR]      M3 ( 3)      1642( 3.85%)        51( 0.12%)         0( 0.00%)   ( 3.97%) 
[NR-eGR]      M4 ( 4)       128( 0.30%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[NR-eGR]      M5 ( 5)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6 ( 6)        14( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      3069( 1.20%)       180( 0.07%)         4( 0.00%)   ( 1.27%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.24% H + 0.07% V
Early Global Route congestion estimation runtime: 1.11 seconds, mem = 3741.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 60.13, normalized total congestion hotspot area = 1273.84 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Finished SKP initialization (cpu=0:00:09.4, real=0:00:02.0)***
Iteration  8: Total net bbox = 8.337e+05 (3.79e+05 4.55e+05)
              Est.  stn bbox = 1.031e+06 (4.78e+05 5.54e+05)
              cpu = 0:00:15.0 real = 0:00:02.0 mem = 5202.3M
Iteration  9: Total net bbox = 8.447e+05 (3.85e+05 4.60e+05)
              Est.  stn bbox = 1.043e+06 (4.85e+05 5.59e+05)
              cpu = 0:00:33.5 real = 0:00:03.0 mem = 5200.5M
[NR-eGR] Running Early Global Route on this N7 design with N7 settings
Iteration 10: Total net bbox = 8.793e+05 (4.04e+05 4.75e+05)
              Est.  stn bbox = 1.079e+06 (5.04e+05 5.75e+05)
              cpu = 0:01:05 real = 0:00:06.0 mem = 5205.3M
Iteration 11: Total net bbox = 9.015e+05 (4.13e+05 4.89e+05)
              Est.  stn bbox = 1.101e+06 (5.13e+05 5.88e+05)
              cpu = 0:01:33 real = 0:00:08.0 mem = 5306.9M
Iteration 12: Total net bbox = 8.984e+05 (4.10e+05 4.88e+05)
              Est.  stn bbox = 1.098e+06 (5.10e+05 5.88e+05)
              cpu = 0:00:15.8 real = 0:00:01.0 mem = 5247.4M
Move report: Timing Driven Placement moves 55299 insts, mean move: 5.18 um, max move: 137.24 um 
	Max move on inst (FE_OFC20_io_ctrlSignals_pathBreak): (27.60, 74.26) --> (61.16, 177.94)

Finished Incremental Placement (cpu=0:03:58, real=0:00:26.0, mem=4715.3M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting place_detail (0:14:47 mem=4715.3M) ***
Total net bbox length = 9.252e+05 (4.350e+05 4.903e+05) (ext = 3.645e+04)
**WARN: (IMPSP-2041):	Found 27404 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 55297 insts, mean move: 0.55 um, max move: 11.10 um 
	Max move on inst (Tile_2_1_clbalutile/configBlock/confReg_26_reg): (146.53, 32.10) --> (137.55, 29.98)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:01.0 MEM: 4715.3MB
Summary Report:
Instances move: 55297 (out of 55299 movable)
Instances flipped: 0
Mean displacement: 0.55 um
Max displacement: 11.10 um (Instance: Tile_2_1_clbalutile/configBlock/confReg_26_reg) (146.53, 32.1) -> (137.548, 29.98)
	Length: 25 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFHQx4_ASAP7_75t_L
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 8.854e+05 (3.926e+05 4.929e+05) (ext = 3.641e+04)
Runtime: CPU: 0:00:03.6 REAL: 0:00:01.0 MEM: 4715.3MB
*** Finished place_detail (0:14:51 mem=4715.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 29414 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40104
[NR-eGR] #PG Blockages       : 29414
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 55547 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 197694
[NR-eGR] #moved terms           : 108169
[NR-eGR] #off-track terms       : 57588
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 83 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 55547
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55547 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.20% H + 0.00% V. EstWL: 1.028851e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1223( 2.87%)        82( 0.19%)         5( 0.01%)   ( 3.07%) 
[NR-eGR]      M3 ( 3)      1306( 3.06%)        25( 0.06%)         0( 0.00%)   ( 3.12%) 
[NR-eGR]      M4 ( 4)       116( 0.27%)         0( 0.00%)         0( 0.00%)   ( 0.27%) 
[NR-eGR]      M5 ( 5)         6( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6 ( 6)        19( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M7 ( 7)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      2673( 1.04%)       107( 0.04%)         5( 0.00%)   ( 1.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.23% H + 0.04% V
Early Global Route congestion estimation runtime: 1.09 seconds, mem = 4639.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 51.48, normalized total congestion hotspot area = 1103.48 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
Iteration  9: Total net bbox = 8.520e+05 (3.89e+05 4.63e+05)
              Est.  stn bbox = 1.052e+06 (4.89e+05 5.63e+05)
              cpu = 0:00:18.5 real = 0:00:02.0 mem = 5227.7M
Iteration 10: Total net bbox = 8.848e+05 (4.07e+05 4.78e+05)
              Est.  stn bbox = 1.085e+06 (5.07e+05 5.78e+05)
              cpu = 0:01:03 real = 0:00:06.0 mem = 5237.9M
Iteration 11: Total net bbox = 9.062e+05 (4.15e+05 4.91e+05)
              Est.  stn bbox = 1.107e+06 (5.16e+05 5.91e+05)
              cpu = 0:01:28 real = 0:00:09.0 mem = 5339.2M
Iteration 12: Total net bbox = 9.031e+05 (4.13e+05 4.90e+05)
              Est.  stn bbox = 1.104e+06 (5.13e+05 5.90e+05)
              cpu = 0:00:16.4 real = 0:00:01.0 mem = 5285.7M
Move report: Timing Driven Placement moves 55299 insts, mean move: 2.60 um, max move: 31.37 um 
	Max move on inst (Tile_1_2_clbalutile/logicBlock/RC_CG_HIER_INST19/RC_CGIC_INST): (22.20, 190.90) --> (17.84, 163.89)

Finished Incremental Placement (cpu=0:03:12, real=0:00:21.0, mem=4773.6M)
*** Starting place_detail (0:18:05 mem=4773.6M) ***
Total net bbox length = 9.300e+05 (4.375e+05 4.924e+05) (ext = 3.629e+04)
**WARN: (IMPSP-2041):	Found 27404 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 55299 insts, mean move: 0.54 um, max move: 11.04 um 
	Max move on inst (Tile_4_3_iotile/configBlock/confReg_187_reg): (405.19, 308.62) --> (398.48, 304.30)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:01.0 MEM: 4773.6MB
Summary Report:
Instances move: 55299 (out of 55299 movable)
Instances flipped: 0
Mean displacement: 0.54 um
Max displacement: 11.04 um (Instance: Tile_4_3_iotile/configBlock/confReg_187_reg) (405.19, 308.622) -> (398.476, 304.3)
	Length: 25 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFHQx4_ASAP7_75t_L
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 8.903e+05 (3.951e+05 4.951e+05) (ext = 3.623e+04)
Runtime: CPU: 0:00:03.5 REAL: 0:00:01.0 MEM: 4773.6MB
*** Finished place_detail (0:18:09 mem=4773.6M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 29414 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40104
[NR-eGR] #PG Blockages       : 29414
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 55547 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 197694
[NR-eGR] #moved terms           : 108169
[NR-eGR] #off-track terms       : 57588
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 83 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 55547
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55547 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.11% H + 0.00% V. EstWL: 1.035422e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1093( 2.56%)        76( 0.18%)         6( 0.01%)   ( 2.76%) 
[NR-eGR]      M3 ( 3)      1305( 3.06%)        23( 0.05%)         0( 0.00%)   ( 3.11%) 
[NR-eGR]      M4 ( 4)        94( 0.22%)         0( 0.00%)         0( 0.00%)   ( 0.22%) 
[NR-eGR]      M5 ( 5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)        11( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      2504( 0.98%)        99( 0.04%)         6( 0.00%)   ( 1.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.19% H + 0.02% V
Early Global Route congestion estimation runtime: 1.07 seconds, mem = 4673.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 40.72, normalized total congestion hotspot area = 1033.25 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 3 ===
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
Iteration  9: Total net bbox = 8.551e+05 (3.91e+05 4.64e+05)
              Est.  stn bbox = 1.056e+06 (4.91e+05 5.64e+05)
              cpu = 0:00:18.7 real = 0:00:02.0 mem = 5256.7M
Iteration 10: Total net bbox = 8.882e+05 (4.09e+05 4.80e+05)
              Est.  stn bbox = 1.090e+06 (5.10e+05 5.80e+05)
              cpu = 0:01:01 real = 0:00:06.0 mem = 5281.9M
Iteration 11: Total net bbox = 9.098e+05 (4.17e+05 4.93e+05)
              Est.  stn bbox = 1.111e+06 (5.18e+05 5.93e+05)
              cpu = 0:01:27 real = 0:00:08.0 mem = 5368.6M
Iteration 12: Total net bbox = 9.068e+05 (4.15e+05 4.92e+05)
              Est.  stn bbox = 1.108e+06 (5.16e+05 5.92e+05)
              cpu = 0:00:16.7 real = 0:00:02.0 mem = 5314.8M
Move report: Timing Driven Placement moves 55299 insts, mean move: 2.30 um, max move: 23.73 um 
	Max move on inst (Tile_2_4_clbalutile/logicBlock/RC_CG_HIER_INST51/RC_CGIC_INST): (190.68, 415.54) --> (209.02, 410.15)

Finished Incremental Placement (cpu=0:03:10, real=0:00:20.0, mem=4802.7M)
*** Starting place_detail (0:21:21 mem=4802.7M) ***
Total net bbox length = 9.335e+05 (4.394e+05 4.941e+05) (ext = 3.622e+04)
**WARN: (IMPSP-2041):	Found 27404 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 55299 insts, mean move: 0.54 um, max move: 11.32 um 
	Max move on inst (Tile_0_2_EMPTY/g3188): (60.36, 228.71) --> (71.67, 228.70)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 4802.7MB
Summary Report:
Instances move: 55299 (out of 55299 movable)
Instances flipped: 0
Mean displacement: 0.54 um
Max displacement: 11.32 um (Instance: Tile_0_2_EMPTY/g3188) (60.3588, 228.706) -> (71.668, 228.7)
	Length: 3 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx1_ASAP7_75t_L
Total net bbox length = 8.937e+05 (3.969e+05 4.967e+05) (ext = 3.618e+04)
Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 4802.7MB
*** Finished place_detail (0:21:24 mem=4802.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 29414 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40104
[NR-eGR] #PG Blockages       : 29414
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 55547 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 197694
[NR-eGR] #moved terms           : 108169
[NR-eGR] #off-track terms       : 57588
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 83 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 55547
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55547 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.12% H + 0.00% V. EstWL: 1.039446e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1043( 2.45%)        94( 0.22%)         5( 0.01%)   ( 2.68%) 
[NR-eGR]      M3 ( 3)      1263( 2.96%)        18( 0.04%)         0( 0.00%)   ( 3.00%) 
[NR-eGR]      M4 ( 4)        91( 0.21%)         0( 0.00%)         0( 0.00%)   ( 0.21%) 
[NR-eGR]      M5 ( 5)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6 ( 6)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      2403( 0.94%)       112( 0.04%)         5( 0.00%)   ( 0.98%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.16% H + 0.02% V
Early Global Route congestion estimation runtime: 1.21 seconds, mem = 4705.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 37.64, normalized total congestion hotspot area = 1020.85 (area is in unit of 4 std-cell row bins)
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1V)             0  197365 
[NR-eGR]  M2   (2H)        177608  250792 
[NR-eGR]  M3   (3V)        311782   60970 
[NR-eGR]  M4   (4H)        221268   26540 
[NR-eGR]  M5   (5V)        206068    8637 
[NR-eGR]  M6   (6H)        103344    3336 
[NR-eGR]  M7   (7V)         70368       0 
[NR-eGR]  M8   (8H)             0       0 
[NR-eGR]  M9   (9V)             0       0 
[NR-eGR]  Pad  (10H)            0       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total      1090438  547640 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 893655um
[NR-eGR] Total length: 1090438um, number of vias: 547640
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 48020um, number of vias: 37230
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.32 seconds, mem = 4703.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:10:41, real=0:01:16)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3856.4M)
Extraction called for design 'flatFabric' of instances=69001 and nets=58587 using extraction engine 'pre_route' .
pre_route RC Extraction called for design flatFabric.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3856.418M)
Compute RC Scale Done ...
**opt_design ... cpu = 0:12:02, real = 0:01:43, mem = 2267.5M, totSessionCpu=0:21:29 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: flatFabric
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=3917.5)
Total number of fetched objects 61912
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4569.86 CPU=0:00:09.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=4569.86 CPU=0:00:11.5 REAL=0:00:04.0)
*** IncrReplace #1 [finish] : cpu/real = 0:10:58.4/0:01:22.3 (8.0), totSession cpu/real = 0:21:44.7/0:03:30.9 (6.2), mem = 4569.9M
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.92 -numThreads 16 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
*** DrvOpt #3 [begin] : totSession cpu/real = 0:21:46.8/0:03:31.7 (6.2), mem = 4582.9M
Info: 83 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    24|   353|    -0.34|     1|     1|    -0.00|    94|    94|     0|     0|     0.01|     0.00|       0|       0|       0| 70.04%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|    94|    94|     0|     0|     0.01|     0.00|      25|       0|      18| 70.05%| 0:00:00.0|  5162.0M|
|     0|     0|     0.00|     0|     0|     0.00|    94|    94|     0|     0|     0.01|     0.00|       0|       0|       0| 70.05%| 0:00:00.0|  5162.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |          8 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:03.4 real=0:00:00.0 mem=5162.0M) ***

**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Starting place_detail (0:21:53 mem=5159.0M) ***
Total net bbox length = 8.948e+05 (3.975e+05 4.973e+05) (ext = 3.618e+04)
**WARN: (IMPSP-2041):	Found 27404 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 30 insts, mean move: 0.98 um, max move: 2.38 um 
	Max move on inst (Tile_0_4_EMPTY/g2788): (95.43, 376.66) --> (96.72, 377.74)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 5200.9MB
Summary Report:
Instances move: 30 (out of 55324 movable)
Instances flipped: 0
Mean displacement: 0.98 um
Max displacement: 2.38 um (Instance: Tile_0_4_EMPTY/g2788) (95.428, 376.66) -> (96.724, 377.74)
	Length: 3 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVxp33_ASAP7_75t_L
Total net bbox length = 8.948e+05 (3.975e+05 4.973e+05) (ext = 3.618e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 5200.9MB
*** Finished place_detail (0:21:54 mem=5200.9M) ***
*** maximum move = 2.38 um ***
*** Finished re-routing un-routed nets (5165.9M) ***
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

*** Finish Physical Update (cpu=0:00:02.4 real=0:00:02.0 mem=5165.9M) ***
*** DrvOpt #3 [finish] : cpu/real = 0:00:08.6/0:00:03.3 (2.6), totSession cpu/real = 0:21:55.4/0:03:34.9 (6.1), mem = 4050.5M
End: GigaOpt DRV Optimization
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

------------------------------------------------------------------
     Summary (cpu=0.14min real=0.05min mem=4050.5M)
------------------------------------------------------------------

Setup views included:
 func_typ 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |   N/A   |  1.043  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|  13246  |  12682  |   N/A   |  3014   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     26 (26)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     94 (94)      |    -45     |    153 (153)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.051%
Routing Overflow: 0.16% H and 0.02% V
------------------------------------------------------------------
**opt_design ... cpu = 0:12:29, real = 0:01:51, mem = 2508.8M, totSessionCpu=0:21:57 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 16 -preCTS
Info: 83 clock nets excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:21:57.4/0:03:35.9 (6.1), mem = 4781.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.05
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.05%|        -|   0.000|   0.000|   0:00:00.0| 4781.8M|
|   70.02%|      100|   0.000|   0.000|   0:00:09.0| 5742.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.02
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |         45 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:01:17) (real = 0:00:09.0) **
*** AreaOpt #2 [finish] : cpu/real = 0:01:17.1/0:00:09.0 (8.5), totSession cpu/real = 0:23:14.4/0:03:44.9 (6.2), mem = 5742.4M
End: Area Reclaim Optimization (cpu=0:01:17, real=0:00:09, mem=4251.94M, totSessionCpu=0:23:15).
GigaOpt Checkpoint: Internal reclaim -numThreads 16 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 83 clock nets excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:23:15.2/0:03:45.3 (6.2), mem = 4984.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.02
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.02%|        -|   0.000|   0.000|   0:00:00.0| 4984.2M|
|   70.02%|       34|   0.000|   0.000|   0:00:00.0| 5289.4M|
|   70.02%|        4|   0.000|   0.000|   0:00:01.0| 5289.4M|
|   70.02%|        0|   0.000|   0.000|   0:00:00.0| 5289.4M|
|   70.02%|        0|   0.000|   0.000|   0:00:00.0| 5289.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.02
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |         11 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:05.9) (real = 0:00:02.0) **
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Starting place_detail (0:23:21 mem=5280.4M) ***
Total net bbox length = 8.954e+05 (3.982e+05 4.972e+05) (ext = 3.618e+04)
**WARN: (IMPSP-2041):	Found 27404 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 117 insts, mean move: 0.89 um, max move: 2.59 um 
	Max move on inst (Tile_0_1_EMPTY/FE_OFC326_io_ctrlSignals_pathBreak): (63.68, 79.66) --> (66.27, 79.66)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 5329.3MB
Summary Report:
Instances move: 117 (out of 55287 movable)
Instances flipped: 0
Mean displacement: 0.89 um
Max displacement: 2.59 um (Instance: Tile_0_1_EMPTY/FE_OFC326_io_ctrlSignals_pathBreak) (63.676, 79.66) -> (66.268, 79.66)
	Length: 3 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVxp67_ASAP7_75t_R
Total net bbox length = 8.954e+05 (3.982e+05 4.972e+05) (ext = 3.618e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 5329.3MB
*** Finished place_detail (0:23:22 mem=5329.3M) ***
*** maximum move = 2.59 um ***
*** Finished re-routing un-routed nets (5258.3M) ***
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

*** Finish Physical Update (cpu=0:00:02.2 real=0:00:01.0 mem=5258.3M) ***
*** AreaOpt #3 [finish] : cpu/real = 0:00:08.0/0:00:02.8 (2.8), totSession cpu/real = 0:23:23.2/0:03:48.1 (6.2), mem = 5258.3M
End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:03, mem=4210.39M, totSessionCpu=0:23:23).
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.92 -numThreads 16 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
*** DrvOpt #4 [begin] : totSession cpu/real = 0:23:23.6/0:03:48.4 (6.1), mem = 4210.4M
Info: 83 clock nets excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    41|   441|    -0.02|     0|     0|     0.00|    93|    93|     0|     0|     0.01|     0.00|       0|       0|       0| 70.02%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|    93|    93|     0|     0|     0.01|     0.00|      32|       0|      13| 70.04%| 0:00:01.0|  5345.5M|
|     0|     0|     0.00|     0|     0|     0.00|    93|    93|     0|     0|     0.01|     0.00|       0|       0|       0| 70.04%| 0:00:00.0|  5345.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |          8 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:03.1 real=0:00:01.0 mem=5345.5M) ***

*** DrvOpt #4 [finish] : cpu/real = 0:00:05.2/0:00:01.4 (3.7), totSession cpu/real = 0:23:28.7/0:03:49.8 (6.1), mem = 4224.1M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
**WARN: (EMS-27):	Message (IMPSP-376) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*** Starting place_detail (0:23:29 mem=4224.1M) ***
**WARN: (IMPSP-2041):	Found 27404 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4224.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 68 insts, mean move: 0.44 um, max move: 1.94 um 
	Max move on inst (Tile_2_4_clbalutile/g6826): (183.77, 358.30) --> (182.91, 357.22)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:00.0 MEM: 4237.2MB
Summary Report:
Instances move: 68 (out of 55319 movable)
Instances flipped: 8
Mean displacement: 0.44 um
Max displacement: 1.94 um (Instance: Tile_2_4_clbalutile/g6826) (183.772, 358.3) -> (182.908, 357.22)
	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: NAND2xp5_ASAP7_75t_L
Runtime: CPU: 0:00:01.5 REAL: 0:00:00.0 MEM: 4237.2MB
*** Finished place_detail (0:23:30 mem=4237.2M) ***
Register exp ratio and priority group on 8 nets on 55631 nets : 
z=4 : 8 nets

Active setup views:
 func_typ
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'flatFabric' of instances=69021 and nets=58611 using extraction engine 'pre_route' .
pre_route RC Extraction called for design flatFabric.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 4023.004M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: flatFabric
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=4130.58)
Total number of fetched objects 62028
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4816.51 CPU=0:00:09.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=4816.51 CPU=0:00:11.2 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:14.2 real=0:00:04.0 totSessionCpu=0:23:48 mem=4816.5M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 29414 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40104
[NR-eGR] #PG Blockages       : 29414
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 55567 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 197734
[NR-eGR] #moved terms           : 108204
[NR-eGR] #off-track terms       : 57610
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 83 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 55567
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55567 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.11% H + 0.00% V. EstWL: 1.039105e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1062( 2.49%)        96( 0.23%)         5( 0.01%)   ( 2.73%) 
[NR-eGR]      M3 ( 3)      1275( 2.99%)        18( 0.04%)         0( 0.00%)   ( 3.03%) 
[NR-eGR]      M4 ( 4)        86( 0.20%)         0( 0.00%)         0( 0.00%)   ( 0.20%) 
[NR-eGR]      M5 ( 5)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6 ( 6)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      2428( 0.95%)       114( 0.04%)         5( 0.00%)   ( 1.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.16% H + 0.02% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.78 sec, Real: 1.11 sec, Curr Mem: 4848.53 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         37.64 |       1020.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 37.64, normalized total congestion hotspot area = 1020.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   294.58   346.42   311.86   363.70 |       14.10   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   199.54    44.02   216.82    61.30 |        7.15   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   363.70   277.30   380.98   294.58 |        7.02   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   199.54   277.30   216.82   294.58 |        6.82   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   208.18   372.34   225.46   389.62 |        6.49   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         40.92 |       1048.07 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 40.92, normalized total congestion hotspot area = 1048.07 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   294.58   346.42   320.50   363.70 |       20.39   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   329.14    35.38   346.42    52.66 |       12.72   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   199.54    44.02   216.82    61.30 |        7.15   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   363.70   277.30   380.98   294.58 |        7.02   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   199.54   277.30   216.82   294.58 |        6.82   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:14:22, real = 0:02:13, mem = 2532.1M, totSessionCpu=0:23:49 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 func_typ 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |   N/A   |  0.884  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|  13246  |  12682  |   N/A   |  3014   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     26 (26)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     93 (93)      |    -45     |    152 (152)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.036%
Routing Overflow: 0.16% H and 0.02% V
------------------------------------------------------------------
**opt_design ... cpu = 0:14:24, real = 0:02:15, mem = 2535.1M, totSessionCpu=0:23:52 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.006 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :        13210
Multi-Bit FF Count           :            0
Total Bit Count              :        13210
Total FF Count               :        13210
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :     6487.812
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops            13210                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         37.64 |       1020.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 37.64, normalized total congestion hotspot area = 1020.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   294.58   346.42   311.86   363.70 |       14.10   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   199.54    44.02   216.82    61.30 |        7.15   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   363.70   277.30   380.98   294.58 |        7.02   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   199.54   277.30   216.82   294.58 |        6.82   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   208.18   372.34   225.46   389.62 |        6.49   |
[hotspot] +-----+-------------------------------------+---------------+
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         865.44            136          0.000 ns          0.006 ns  opt_design_prects
Disable CTE adjustment.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:23:13, real = 0:03:30, mem = 4079.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-376           23  Library has same-mask rule, but tracks h...
WARNING   IMPSP-2041           9  Found %d fixed insts that could not be c...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 36 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:23:13.2/0:03:30.5 (6.6), totSession cpu/real = 0:23:52.7/0:04:00.3 (6.0), mem = 4079.2M
@file 141:
@file 142: #suspend
@file 143:
@file 144: set_db add_tieoffs_max_fanout 5
@file 145: add_tieoffs -prefix TIE -lib_cell {TIELOx1_ASAP7_75t_L TIEHIx1_ASAP7_75t_L}
Options: No distance constraint, Max Fan-out = 5.
Re-routed 81 nets
INFO: Total Number of Tie Cells (TIELOx1_ASAP7_75t_L) placed: 81  
INFO: Total Number of Tie Cells (TIEHIx1_ASAP7_75t_L) placed: 0  
@file 146:
@file 147: # CTS
@file 148:
@file 149: # CTS (disable useful skew) 
@file 150: set_db opt_useful_skew_max_allowed_delay 50
@file 151: set_db ccopt_auto_limit_insertion_delay_factor 1.1 
@file 152: set_db opt_useful_skew_ccopt none
@file 153: set_db opt_useful_skew_no_boundary true
@file 154: set_db opt_useful_skew_pre_cts false
@file 155: set_db opt_useful_skew_delay_pre_cts false
@file 156: ccopt_design
#% Begin ccopt_design (date=03/03 07:06:44, mem=2518.1M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:23:53.9/0:04:01.3 (5.9), mem = 4125.7M
Runtime...
**INFO: User's settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setDelayCalMode -engine                                        aae
design_bottom_routing_layer                                    2
design_process_node                                            7
design_tech_node                                               N7
design_top_routing_layer                                       7
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_shrink_factor                                       1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_preserve_all_sequential                                    true
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_useful_skew_ccopt                                          none
opt_useful_skew_delay_pre_cts                                  false
opt_useful_skew_max_allowed_delay                              50.0
opt_useful_skew_no_boundary                                    true
opt_useful_skew_pre_cts                                        false
opt_view_pruning_hold_views_active_list                        { func_typ }
opt_view_pruning_setup_views_active_list                       { func_typ }
opt_view_pruning_setup_views_persistent_list                   { func_typ}
opt_view_pruning_tdgr_setup_views_persistent_list              { func_typ}
place_detail_dpt_flow                                          true
route_design_detail_use_min_spacing_for_blockage               auto
route_design_extract_third_party_compatible                    false
route_design_global_exp_timing_driven_std_delay                6.5
route_design_strict_honor_route_rule                           false
getAnalysisMode -cts                                           postCTS
getDelayCalMode -engine                                        aae
getIlmMode -keepHighFanoutCriticalInsts                        false
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): func
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for conf_clk...
  clock_tree conf_clk contains 10608 sinks and 25 clock gates.
Extracting original clock gating for conf_clk done.
Extracting original clock gating for clk...
  clock_tree clk contains 2602 sinks and 56 clock gates.
Extracting original clock gating for clk done.
The skew group clk/func was created. It contains 2602 sinks and 1 sources.
The skew group conf_clk/func was created. It contains 10608 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort none.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=4125.7M, init mem=4141.7M)
*info: Placed = 69102          (Fixed = 13702)
*info: Unplaced = 0           
Placement Density:70.07%(128251/183041)
Placement Density (including fixed std cells):71.08%(134643/189434)
Finished check_place (total: cpu=0:00:00.7, real=0:00:00.0; vio checks: cpu=0:00:00.6, real=0:00:00.0; mem=4125.7M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.7 real=0:00:00.3)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.7 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:00.8 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 13210 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 13210 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4008.71 MB )
[NR-eGR] Running Early Global Route on this N7 design with N7 settings
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 29414 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40104
[NR-eGR] #PG Blockages       : 29414
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 55648 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 197896
[NR-eGR] #moved terms           : 108285
[NR-eGR] #off-track terms       : 57691
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 83 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 55648
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55648 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.12% H + 0.00% V. EstWL: 1.039206e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1053( 2.47%)        96( 0.23%)         5( 0.01%)   ( 2.71%) 
[NR-eGR]      M3 ( 3)      1276( 2.99%)        19( 0.04%)         0( 0.00%)   ( 3.04%) 
[NR-eGR]      M4 ( 4)        83( 0.19%)         0( 0.00%)         0( 0.00%)   ( 0.19%) 
[NR-eGR]      M5 ( 5)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6 ( 6)         6( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      2423( 0.95%)       115( 0.04%)         5( 0.00%)   ( 0.99%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.15% H + 0.02% V
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1V)             0  197567 
[NR-eGR]  M2   (2H)        177212  250528 
[NR-eGR]  M3   (3V)        310296   61466 
[NR-eGR]  M4   (4H)        221479   26752 
[NR-eGR]  M5   (5V)        205789    8717 
[NR-eGR]  M6   (6H)        103830    3346 
[NR-eGR]  M7   (7V)         71736       0 
[NR-eGR]  M8   (8H)             0       0 
[NR-eGR]  M9   (9V)             0       0 
[NR-eGR]  Pad  (10H)            0       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total      1090342  548376 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 895974um
[NR-eGR] Total length: 1090342um, number of vias: 548376
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 48021um, number of vias: 37236
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.13 sec, Real: 1.38 sec, Curr Mem: 4034.76 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:03.2 real=0:00:01.5)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:00.5 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalization setup
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default attributes:
  Public non-default attributes:
    ccopt_auto_limit_insertion_delay_factor: 1.1 (default: 1.5)
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    cts_route_type is set for at least one object
    cts_target_max_transition_time_sdc is set for at least one object
  No private non-default attributes
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_trees clk conf_clk:
Non-default attributes:
  Public non-default attributes:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    cts_route_type (leaf): default_route_type_leaf (default: default)
    cts_route_type (top): default_route_type_nonleaf (default: default)
    cts_route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default attributes
For power domain auto-default:
  Buffers:     {BUFx24_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx10_ASAP7_75t_L BUFx8_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx2_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R}
  Inverters:   {CKINVDCx20_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L INVx13_ASAP7_75t_L INVx11_ASAP7_75t_L INVx8_ASAP7_75t_L INVx6_ASAP7_75t_L INVx5_ASAP7_75t_L INVx4_ASAP7_75t_L INVx3_ASAP7_75t_L INVx2_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp33_ASAP7_75t_R}
  Clock gates: ICGx8DC_ASAP7_75t_L ICGx6p67DC_ASAP7_75t_L ICGx8DC_ASAP7_75t_R ICGx6p67DC_ASAP7_75t_R ICGx5p33DC_ASAP7_75t_L ICGx5_ASAP7_75t_L ICGx5p33DC_ASAP7_75t_R ICGx4DC_ASAP7_75t_L ICGx5_ASAP7_75t_R ICGx4_ASAP7_75t_L ICGx4DC_ASAP7_75t_R ICGx4_ASAP7_75t_R ICGx3_ASAP7_75t_L ICGx2p67DC_ASAP7_75t_L ICGx3_ASAP7_75t_R ICGx2p67DC_ASAP7_75t_R ICGx2_ASAP7_75t_L ICGx2_ASAP7_75t_R ICGx1_ASAP7_75t_L ICGx1_ASAP7_75t_R 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 188681.763um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner tt_0p7v_25c_typ_25c:both, late and power domain auto-default:
  Slew time target (leaf):    350.0ps
  Slew time target (trunk):   350.0ps
  Slew time target (top):     350.0ps (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 32.9ps
  Buffer max distance: 764.012um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUFx6f_ASAP7_75t_L, fastest_considered_half_corner=tt_0p7v_25c_typ_25c:both.late, optimalDrivingDistance=342.225um, saturatedSlew=62.6ps, speed=6941.684um per ns, cellArea=6.817um^2 per 1000um}
  Inverter  : {lib_cell:INVx6_ASAP7_75t_L, fastest_considered_half_corner=tt_0p7v_25c_typ_25c:both.late, optimalDrivingDistance=189.675um, saturatedSlew=46.0ps, speed=7952.830um per ns, cellArea=9.839um^2 per 1000um}
  Clock gate: {lib_cell:ICGx4_ASAP7_75t_L, fastest_considered_half_corner=tt_0p7v_25c_typ_25c:both.late, optimalDrivingDistance=402.975um, saturatedSlew=99.1ps, speed=5699.788um per ns, cellArea=12.157um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/func:
  Sources:                     pin clock
  Total number of sinks:       2602
  Delay constrained sinks:     2602
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner tt_0p7v_25c_typ_25c:both.late:
  Skew target:                 32.9ps
Clock tree balancer configuration for skew_group conf_clk/func:
  Sources:                     pin io_ctrlSignals_confClock
  Total number of sinks:       10608
  Delay constrained sinks:     10608
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner tt_0p7v_25c_typ_25c:both.late:
  Skew target:                 32.9ps
Primary reporting skew groups are:
skew_group conf_clk/func with 10608 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=81, dcg=0, l=0, total=81
  sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
  misc counts      : r=2, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=340.122um^2, dcg=0.000um^2, l=0.000um^2, total=340.122um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=9651.636um, total=9651.636um
Clock DAG library cell distribution initial state {count}:
   ICGs: ICGx1_ASAP7_75t_R: 81 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState

Distribution of half-perimeter wire length by ICG depth:

----------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
----------------------------------------------------------------------------
   0          0        81      [min=29, max=724, avg=119, sd=99, total=9652]
   0          1         1      [min=834, max=834, avg=834, sd=0, total=834]
   1          1         1      [min=695, max=695, avg=695, sd=0, total=695]
----------------------------------------------------------------------------

Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Checking for illegal sizes of clock logic instances
Validating CTS configuration done. (took cpu=0:00:08.9 real=0:00:08.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:12.8 real=0:00:10.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Library trimming clock gates in power domain auto-default and half-corner tt_0p7v_25c_typ_25c:both.late removed 13 of 20 cells
  Original list had 20 cells:
  ICGx8DC_ASAP7_75t_L ICGx6p67DC_ASAP7_75t_L ICGx8DC_ASAP7_75t_R ICGx6p67DC_ASAP7_75t_R ICGx5p33DC_ASAP7_75t_L ICGx5_ASAP7_75t_L ICGx5p33DC_ASAP7_75t_R ICGx4DC_ASAP7_75t_L ICGx5_ASAP7_75t_R ICGx4_ASAP7_75t_L ICGx4DC_ASAP7_75t_R ICGx4_ASAP7_75t_R ICGx3_ASAP7_75t_L ICGx2p67DC_ASAP7_75t_L ICGx3_ASAP7_75t_R ICGx2p67DC_ASAP7_75t_R ICGx2_ASAP7_75t_L ICGx2_ASAP7_75t_R ICGx1_ASAP7_75t_L ICGx1_ASAP7_75t_R 
  New trimmed list has 7 cells:
  ICGx8DC_ASAP7_75t_L ICGx5_ASAP7_75t_L ICGx4_ASAP7_75t_L ICGx3_ASAP7_75t_L ICGx2_ASAP7_75t_L ICGx1_ASAP7_75t_L ICGx1_ASAP7_75t_R 
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=81, dcg=0, l=0, total=81
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=340.122um^2, dcg=0.000um^2, l=0.000um^2, total=340.122um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=9651.636um, total=9651.636um
    Clock DAG library cell distribution before merging {count}:
       ICGs: ICGx1_ASAP7_75t_R: 81 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             81
    Globally unique enables                       81
    Potentially mergeable clock gates              0
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  81
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.6 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=81, dcg=0, l=0, total=81
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=906.993um^2, dcg=0.000um^2, l=0.000um^2, total=906.993um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=9651.636um, total=9651.636um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: ICGx8DC_ASAP7_75t_L: 81 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Initialize for clustering done. (took cpu=0:00:00.2 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Initialize for clustering
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clock tree timing engine global stage delay update for tt_0p7v_25c_typ_25c:both.late...
      Clock tree timing engine global stage delay update for tt_0p7v_25c_typ_25c:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clustering clock_tree clk...
      Clustering clock_tree conf_clk...
Clustering clock_tree clk done.
      Clustering clock_tree conf_clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=187, i=0, icg=81, dcg=0, l=0, total=268
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=870.601um^2, i=0.000um^2, icg=538.877um^2, dcg=0.000um^2, l=0.000um^2, total=1409.478um^2
      hp wire lengths  : top=0.000um, trunk=8786.448um, leaf=16075.908um, total=24862.356um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUFx24_ASAP7_75t_L: 81 BUFx12f_ASAP7_75t_L: 4 BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 51 BUFx6f_ASAP7_75t_L: 50 
       ICGs: ICGx8DC_ASAP7_75t_L: 28 ICGx4_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 9 ICGx1_ASAP7_75t_L: 20 ICGx1_ASAP7_75t_R: 23 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:12.9 real=0:00:03.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Starting place_detail (0:24:27 mem=6065.6M) ***
Total net bbox length = 9.115e+05 (4.063e+05 5.053e+05) (ext = 3.661e+04)
Move report: Detail placement moves 2842 insts, mean move: 1.28 um, max move: 8.21 um 
	Max move on inst (Tile_3_2_clbalutile/configBlock/confReg_345_reg): (295.66, 229.78) --> (298.47, 224.38)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 6121.2MB
Summary Report:
Instances move: 2842 (out of 55587 movable)
Instances flipped: 7
Mean displacement: 1.28 um
Max displacement: 8.21 um (Instance: Tile_3_2_clbalutile/configBlock/confReg_345_reg) (295.66, 229.78) -> (298.468, 224.38)
	Length: 25 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFHQx4_ASAP7_75t_L
Total net bbox length = 9.132e+05 (4.071e+05 5.061e+05) (ext = 3.663e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 6121.2MB
*** Finished place_detail (0:24:29 mem=6121.2M) ***
    ClockRefiner summary
    All clock instances: Moved 987, flipped 749 and cell swapped 0 (out of a total of 13478).
    The largest move was 8.21 um for Tile_3_2_clbalutile/configBlock/confReg_345_reg.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.0 real=0:00:00.9)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for tt_0p7v_25c_typ_25c:both.late...
    Clock tree timing engine global stage delay update for tt_0p7v_25c_typ_25c:both.late done. (took cpu=0:00:01.7 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.648,1.107)           6
    [1.107,1.566)           0
    [1.566,2.025)           1
    [2.025,2.484)          36
    [2.484,2.943)           0
    [2.943,3.402)           1
    [3.402,3.861)           1
    [3.861,4.32)            5
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        4.32         (204.508,187.660)    (204.508,183.340)    CTS_ccl_buf_00185 (a lib_cell BUFx24_ASAP7_75t_L) at (204.508,183.340), in power domain auto-default
        4.32         (294.796,121.780)    (294.796,117.460)    CTS_ccl_a_buf_00176 (a lib_cell BUFx24_ASAP7_75t_L) at (294.796,117.460), in power domain auto-default
        4.32         (295.660,247.060)    (295.660,242.740)    CTS_ccl_a_buf_00175 (a lib_cell BUFx24_ASAP7_75t_L) at (295.660,242.740), in power domain auto-default
        4.32         (388.108,241.660)    (388.108,237.340)    CTS_ccl_a_buf_00174 (a lib_cell BUFx24_ASAP7_75t_L) at (388.108,237.340), in power domain auto-default
        4.32         (38.404,247.060)     (38.404,242.740)     CTS_ccl_a_buf_00183 (a lib_cell BUFx24_ASAP7_75t_L) at (38.404,242.740), in power domain auto-default
        3.456        (293.068,247.060)    (289.612,247.060)    CTS_ccl_a_buf_00030 (a lib_cell BUFx6f_ASAP7_75t_L) at (289.612,247.060), in power domain auto-default
        3.24         (171.028,186.580)    (171.028,183.340)    cell Tile_2_2_clbalutile/logicBlock/RC_CG_HIER_INST42/RC_CGIC_INST (a lib_cell ICGx1_ASAP7_75t_L) at (171.028,183.340), in power domain auto-default
        2.376        (306.460,123.940)    (308.836,123.940)    CTS_ccl_a_buf_00047 (a lib_cell BUFx6f_ASAP7_75t_L) at (308.836,123.940), in power domain auto-default
        2.16         (388.108,241.660)    (388.108,243.820)    CTS_ccl_a_buf_00154 (a lib_cell BUFx24_ASAP7_75t_L) at (388.108,243.820), in power domain auto-default
        2.16         (38.404,247.060)     (38.404,249.220)     CTS_ccl_a_buf_00177 (a lib_cell BUFx24_ASAP7_75t_L) at (38.404,249.220), in power domain auto-default
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:04.3 real=0:00:01.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=187, i=0, icg=81, dcg=0, l=0, total=268
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=870.601um^2, i=0.000um^2, icg=538.877um^2, dcg=0.000um^2, l=0.000um^2, total=1409.478um^2
      cell capacitance : b=335.632fF, i=0.000fF, icg=291.210fF, dcg=0.000fF, l=0.000fF, total=626.842fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=266.348fF, leaf=1106.923fF, total=1373.270fF
      wire lengths     : top=0.000um, trunk=10829.377um, leaf=42141.451um, total=52970.828um
      hp wire lengths  : top=0.000um, trunk=8836.776um, leaf=16115.220um, total=24951.996um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=320.0ps count=80 avg=23.1ps sd=17.5ps min=6.2ps max=130.7ps {80 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=76.0ps sd=36.2ps min=32.0ps max=175.2ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUFx24_ASAP7_75t_L: 81 BUFx12f_ASAP7_75t_L: 4 BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 51 BUFx6f_ASAP7_75t_L: 50 
       ICGs: ICGx8DC_ASAP7_75t_L: 28 ICGx4_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 9 ICGx1_ASAP7_75t_L: 20 ICGx1_ASAP7_75t_R: 23 
    Primary reporting skew groups after 'Clustering':
      skew_group conf_clk/func: insertion delay [min=127.2, max=214.8, avg=176.2, sd=16.5], skew [87.6 vs 32.9*], 65.1% {157.5, 190.4} (wid=102.4 ws=64.9) (gid=125.3 gs=40.1)
    Skew group summary after 'Clustering':
      skew_group clk/func: insertion delay [min=129.0, max=225.0, avg=188.1, sd=12.6], skew [96.0 vs 32.9*], 83.5% {169.5, 202.4} (wid=76.1 ws=44.4) (gid=164.5 gs=73.7)
      skew_group conf_clk/func: insertion delay [min=127.2, max=214.8, avg=176.2, sd=16.5], skew [87.6 vs 32.9*], 65.1% {157.5, 190.4} (wid=102.4 ws=64.9) (gid=125.3 gs=40.1)
    Legalizer API calls during this step: 4443 succeeded with high effort: 4434 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 9
  Clustering done. (took cpu=0:00:17.8 real=0:00:05.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Clustering
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       270 (unrouted=270, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 65960 (unrouted=10536, trialRouted=55424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=10395, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 270 nets for routing of which 270 have one or more fixed wires.
(ccopt eGR): Start to route 270 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 17326 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40216
[NR-eGR] #PG Blockages       : 17326
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 55835 nets ( ignored 55565 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 270 clock nets ( 270 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 270
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 270 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.012712e+04um
[NR-eGR] Create a new net group with 59 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 59 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.971104e+04um
[NR-eGR] Create a new net group with 51 nets and layer range [3, 7]
[NR-eGR] Layer group 3: route 51 net(s) in layer range [3, 7]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.878304e+04um
[NR-eGR] Create a new net group with 41 nets and layer range [2, 7]
[NR-eGR] Layer group 4: route 41 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.695944e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1V)             0  196252 
[NR-eGR]  M2   (2H)        167627  241260 
[NR-eGR]  M3   (3V)        313773   63609 
[NR-eGR]  M4   (4H)        232648   26130 
[NR-eGR]  M5   (5V)        203220    8631 
[NR-eGR]  M6   (6H)        102521    3300 
[NR-eGR]  M7   (7V)         70504       0 
[NR-eGR]  M8   (8H)             0       0 
[NR-eGR]  M9   (9V)             0       0 
[NR-eGR]  Pad  (10H)            0       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total      1090293  539182 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 913195um
[NR-eGR] Total length: 1090293um, number of vias: 539182
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 55621um, number of vias: 32608
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1V)             0  13637 
[NR-eGR]  M2   (2H)         12724  15079 
[NR-eGR]  M3   (3V)         27789   3831 
[NR-eGR]  M4   (4H)         14818     61 
[NR-eGR]  M5   (5V)           289      0 
[NR-eGR]  M6   (6H)             0      0 
[NR-eGR]  M7   (7V)             0      0 
[NR-eGR]  M8   (8H)             0      0 
[NR-eGR]  M9   (9V)             0      0 
[NR-eGR]  Pad  (10H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total        55621  32608 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 25718um
[NR-eGR] Total length: 55621um, number of vias: 32608
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 55621um, number of vias: 32608
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.34 sec, Real: 1.19 sec, Curr Mem: 6121.80 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:01.4 real=0:00:01.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
    Routing using eGR only done.
Net route status summary:
  Clock:       270 (unrouted=0, trialRouted=0, noStatus=0, routed=270, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 65960 (unrouted=10536, trialRouted=55424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=10395, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #2 [begin] : totSession cpu/real = 0:24:33.6/0:04:25.6 (5.5), mem = 6121.8M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Running Early Global Route on this N7 design with N7 settings
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 29414 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40216
[NR-eGR] #PG Blockages       : 29414
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 270  Num Prerouted Wires = 41071
[NR-eGR] Read 55835 nets ( ignored 270 )
[NR-eGR] #standard cell terms   : 184524
[NR-eGR] #moved terms           : 108179
[NR-eGR] #off-track terms       : 57610
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 55565
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55565 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 1.001676e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1101( 2.58%)       109( 0.26%)         4( 0.01%)   ( 2.85%) 
[NR-eGR]      M3 ( 3)      1829( 4.29%)        42( 0.10%)         0( 0.00%)   ( 4.39%) 
[NR-eGR]      M4 ( 4)       185( 0.43%)         1( 0.00%)         0( 0.00%)   ( 0.44%) 
[NR-eGR]      M5 ( 5)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6 ( 6)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      3122( 1.22%)       152( 0.06%)         4( 0.00%)   ( 1.28%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.21% H + 0.04% V
Early Global Route congestion estimation runtime: 1.36 seconds, mem = 6160.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 37.84, normalized total congestion hotspot area = 873.38 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Starting area based congRepair.
Area based congRepair is working on 32.1% of the design.
Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 559.74
[NR-eGR] Running Early Global Route on this N7 design with N7 settings
Iteration 10: Total net bbox = 4.949e+05 (2.40e+05 2.55e+05)
              Est.  stn bbox = 6.484e+05 (3.20e+05 3.29e+05)
              cpu = 0:00:23.6 real = 0:00:02.0 mem = 6764.7M
Iteration 11: Total net bbox = 5.007e+05 (2.43e+05 2.58e+05)
              Est.  stn bbox = 6.544e+05 (3.22e+05 3.32e+05)
              cpu = 0:01:16 real = 0:00:07.0 mem = 6878.4M
Iteration 12: Total net bbox = 4.996e+05 (2.42e+05 2.57e+05)
              Est.  stn bbox = 6.531e+05 (3.22e+05 3.31e+05)
              cpu = 0:00:07.4 real = 0:00:01.0 mem = 6881.0M
Move report: Congestion Driven Placement moves 18937 insts, mean move: 1.57 um, max move: 20.00 um 
	Max move on inst (FE_OFC269_Tile_1_4_clbalutile_OUT_CHANY_N3005_5): (47.48, 290.26) --> (60.99, 283.78)

Finished Incremental Placement (cpu=0:01:51, real=0:00:11.0, mem=6352.8M)
*** Starting place_detail (0:26:27 mem=6368.8M) ***
Total net bbox length = 9.264e+05 (4.212e+05 5.052e+05) (ext = 3.660e+04)
**WARN: (IMPSP-2041):	Found 187 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 20254 insts, mean move: 0.48 um, max move: 9.29 um 
	Max move on inst (g3102): (176.43, 229.78) --> (185.72, 229.78)
	Runtime: CPU: 0:00:04.4 REAL: 0:00:02.0 MEM: 6393.1MB
Summary Report:
Instances move: 20254 (out of 55319 movable)
Instances flipped: 838
Mean displacement: 0.48 um
Max displacement: 9.29 um (Instance: g3102) (176.428, 229.78) -> (185.716, 229.78)
	Length: 10 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AO221x1_ASAP7_75t_L
Total net bbox length = 9.216e+05 (4.156e+05 5.059e+05) (ext = 3.662e+04)
Runtime: CPU: 0:00:04.5 REAL: 0:00:02.0 MEM: 6393.1MB
*** Finished place_detail (0:26:31 mem=6393.1M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 29414 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40216
[NR-eGR] #PG Blockages       : 29414
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 270  Num Prerouted Wires = 41071
[NR-eGR] Read 55835 nets ( ignored 270 )
[NR-eGR] #standard cell terms   : 184524
[NR-eGR] #moved terms           : 108179
[NR-eGR] #off-track terms       : 57610
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 55565
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55565 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.15% H + 0.00% V. EstWL: 1.011515e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1080( 2.53%)       103( 0.24%)         8( 0.02%)   ( 2.79%) 
[NR-eGR]      M3 ( 3)      1802( 4.23%)        48( 0.11%)         0( 0.00%)   ( 4.34%) 
[NR-eGR]      M4 ( 4)       171( 0.40%)         1( 0.00%)         0( 0.00%)   ( 0.40%) 
[NR-eGR]      M5 ( 5)         8( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M6 ( 6)        12( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      3073( 1.20%)       152( 0.06%)         8( 0.00%)   ( 1.26%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.24% H + 0.05% V
Early Global Route congestion estimation runtime: 1.36 seconds, mem = 6228.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 45.77, normalized total congestion hotspot area = 874.43 (area is in unit of 4 std-cell row bins)
Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 552.70
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1V)             0  197857 
[NR-eGR]  M2   (2H)        176581  243760 
[NR-eGR]  M3   (3V)        287807   66868 
[NR-eGR]  M4   (4H)        208741   31632 
[NR-eGR]  M5   (5V)        213861   11710 
[NR-eGR]  M6   (6H)        130822    4333 
[NR-eGR]  M7   (7V)         93028       0 
[NR-eGR]  M8   (8H)             0       0 
[NR-eGR]  M9   (9V)             0       0 
[NR-eGR]  Pad  (10H)            0       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total      1110839  556160 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 921565um
[NR-eGR] Total length: 1110839um, number of vias: 556160
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.29 seconds, mem = 6224.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:02:01, real=0:00:16.0)
*** IncrReplace #2 [finish] : cpu/real = 0:02:00.9/0:00:15.8 (7.6), totSession cpu/real = 0:26:34.5/0:04:41.4 (5.7), mem = 6212.0M
    Congestion Repair done. (took cpu=0:02:01 real=0:00:15.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Congestion Repair
  CCOpt: Starting congestion repair using flow wrapper done.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:02:03 real=0:00:17.7)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'flatFabric' of instances=69289 and nets=66230 using extraction engine 'pre_route' .
pre_route RC Extraction called for design flatFabric.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 6220.047M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.3)
  Clock tree timing engine global stage delay update for tt_0p7v_25c_typ_25c:both.late...
  Clock tree timing engine global stage delay update for tt_0p7v_25c_typ_25c:both.late done. (took cpu=0:00:01.7 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=187, i=0, icg=81, dcg=0, l=0, total=268
    sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
    misc counts      : r=2, pp=0
    cell areas       : b=870.601um^2, i=0.000um^2, icg=538.877um^2, dcg=0.000um^2, l=0.000um^2, total=1409.478um^2
    cell capacitance : b=335.632fF, i=0.000fF, icg=291.210fF, dcg=0.000fF, l=0.000fF, total=626.842fF
    sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
    wire capacitance : top=0.000fF, trunk=265.377fF, leaf=1069.316fF, total=1334.693fF
    wire lengths     : top=0.000um, trunk=10829.377um, leaf=40853.761um, total=51683.138um
    hp wire lengths  : top=0.000um, trunk=8836.776um, leaf=15958.728um, total=24795.504um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=320.0ps count=80 avg=23.0ps sd=17.5ps min=6.2ps max=130.2ps {80 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Leaf  : target=320.0ps count=190 avg=75.8ps sd=36.1ps min=31.7ps max=174.8ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUFx24_ASAP7_75t_L: 81 BUFx12f_ASAP7_75t_L: 4 BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 51 BUFx6f_ASAP7_75t_L: 50 
     ICGs: ICGx8DC_ASAP7_75t_L: 28 ICGx4_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 9 ICGx1_ASAP7_75t_L: 20 ICGx1_ASAP7_75t_R: 23 
  Primary reporting skew groups after clustering cong repair call:
    skew_group conf_clk/func: insertion delay [min=128.7, max=213.6, avg=175.8, sd=16.5], skew [84.9 vs 32.9*], 64.6% {158.7, 191.6} (wid=102.4 ws=63.4) (gid=126.5 gs=38.8)
  Skew group summary after clustering cong repair call:
    skew_group clk/func: insertion delay [min=128.5, max=226.4, avg=187.7, sd=12.9], skew [97.9 vs 32.9*], 82.7% {170.0, 202.9} (wid=75.4 ws=43.3) (gid=165.8 gs=75.5)
    skew_group conf_clk/func: insertion delay [min=128.7, max=213.6, avg=175.8, sd=16.5], skew [84.9 vs 32.9*], 64.6% {158.7, 191.6} (wid=102.4 ws=63.4) (gid=126.5 gs=38.8)
  CongRepair After Initial Clustering done. (took cpu=0:02:05 real=0:00:18.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CongRepair After Initial Clustering
  Stage::Clustering done. (took cpu=0:02:23 real=0:00:23.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=187, i=0, icg=81, dcg=0, l=0, total=268
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=870.601um^2, i=0.000um^2, icg=538.877um^2, dcg=0.000um^2, l=0.000um^2, total=1409.478um^2
      cell capacitance : b=335.632fF, i=0.000fF, icg=291.210fF, dcg=0.000fF, l=0.000fF, total=626.842fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=265.377fF, leaf=1069.316fF, total=1334.693fF
      wire lengths     : top=0.000um, trunk=10829.377um, leaf=40853.761um, total=51683.138um
      hp wire lengths  : top=0.000um, trunk=8836.776um, leaf=15958.728um, total=24795.504um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=320.0ps count=80 avg=23.0ps sd=17.5ps min=6.2ps max=130.2ps {80 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=75.8ps sd=36.1ps min=31.7ps max=174.8ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUFx24_ASAP7_75t_L: 81 BUFx12f_ASAP7_75t_L: 4 BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 51 BUFx6f_ASAP7_75t_L: 50 
       ICGs: ICGx8DC_ASAP7_75t_L: 28 ICGx4_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 9 ICGx1_ASAP7_75t_L: 20 ICGx1_ASAP7_75t_R: 23 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group conf_clk/func: insertion delay [min=128.7, max=213.6], skew [84.9 vs 32.9*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/func: insertion delay [min=128.5, max=226.4], skew [97.9 vs 32.9*]
      skew_group conf_clk/func: insertion delay [min=128.7, max=213.6], skew [84.9 vs 32.9*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=187, i=0, icg=81, dcg=0, l=0, total=268
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=870.601um^2, i=0.000um^2, icg=538.877um^2, dcg=0.000um^2, l=0.000um^2, total=1409.478um^2
      cell capacitance : b=335.632fF, i=0.000fF, icg=291.210fF, dcg=0.000fF, l=0.000fF, total=626.842fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=265.377fF, leaf=1069.316fF, total=1334.693fF
      wire lengths     : top=0.000um, trunk=10829.377um, leaf=40853.761um, total=51683.138um
      hp wire lengths  : top=0.000um, trunk=8836.776um, leaf=15958.728um, total=24795.504um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=320.0ps count=80 avg=23.0ps sd=17.5ps min=6.2ps max=130.2ps {80 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=75.8ps sd=36.1ps min=31.7ps max=174.8ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUFx24_ASAP7_75t_L: 81 BUFx12f_ASAP7_75t_L: 4 BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 51 BUFx6f_ASAP7_75t_L: 50 
       ICGs: ICGx8DC_ASAP7_75t_L: 28 ICGx4_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 9 ICGx1_ASAP7_75t_L: 20 ICGx1_ASAP7_75t_R: 23 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group conf_clk/func: insertion delay [min=128.7, max=213.6, avg=175.8, sd=16.5], skew [84.9 vs 32.9*], 64.6% {158.7, 191.6} (wid=102.4 ws=63.4) (gid=126.5 gs=38.8)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/func: insertion delay [min=128.5, max=226.4, avg=187.7, sd=12.9], skew [97.9 vs 32.9*], 82.7% {170.0, 202.9} (wid=75.4 ws=43.3) (gid=165.8 gs=75.5)
      skew_group conf_clk/func: insertion delay [min=128.7, max=213.6, avg=175.8, sd=16.5], skew [84.9 vs 32.9*], 64.6% {158.7, 191.6} (wid=102.4 ws=63.4) (gid=126.5 gs=38.8)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=187, i=0, icg=81, dcg=0, l=0, total=268
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=870.601um^2, i=0.000um^2, icg=538.877um^2, dcg=0.000um^2, l=0.000um^2, total=1409.478um^2
      cell capacitance : b=335.632fF, i=0.000fF, icg=291.210fF, dcg=0.000fF, l=0.000fF, total=626.842fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=265.377fF, leaf=1069.316fF, total=1334.693fF
      wire lengths     : top=0.000um, trunk=10829.377um, leaf=40853.761um, total=51683.138um
      hp wire lengths  : top=0.000um, trunk=8836.776um, leaf=15958.728um, total=24795.504um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=320.0ps count=80 avg=23.0ps sd=17.5ps min=6.2ps max=130.2ps {80 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=75.8ps sd=36.1ps min=31.7ps max=174.8ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUFx24_ASAP7_75t_L: 81 BUFx12f_ASAP7_75t_L: 4 BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 51 BUFx6f_ASAP7_75t_L: 50 
       ICGs: ICGx8DC_ASAP7_75t_L: 28 ICGx4_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 9 ICGx1_ASAP7_75t_L: 20 ICGx1_ASAP7_75t_R: 23 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group conf_clk/func: insertion delay [min=128.7, max=213.6], skew [84.9 vs 32.9*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/func: insertion delay [min=128.5, max=226.4], skew [97.9 vs 32.9*]
      skew_group conf_clk/func: insertion delay [min=128.7, max=213.6], skew [84.9 vs 32.9*]
    Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=187, i=0, icg=81, dcg=0, l=0, total=268
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=870.601um^2, i=0.000um^2, icg=538.877um^2, dcg=0.000um^2, l=0.000um^2, total=1409.478um^2
      cell capacitance : b=335.632fF, i=0.000fF, icg=291.210fF, dcg=0.000fF, l=0.000fF, total=626.842fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=265.377fF, leaf=1069.316fF, total=1334.693fF
      wire lengths     : top=0.000um, trunk=10829.377um, leaf=40853.761um, total=51683.138um
      hp wire lengths  : top=0.000um, trunk=8836.776um, leaf=15958.728um, total=24795.504um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=320.0ps count=80 avg=23.0ps sd=17.5ps min=6.2ps max=130.2ps {80 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=75.8ps sd=36.1ps min=31.7ps max=174.8ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUFx24_ASAP7_75t_L: 81 BUFx12f_ASAP7_75t_L: 4 BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 51 BUFx6f_ASAP7_75t_L: 50 
       ICGs: ICGx8DC_ASAP7_75t_L: 28 ICGx4_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 9 ICGx1_ASAP7_75t_L: 20 ICGx1_ASAP7_75t_R: 23 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group conf_clk/func: insertion delay [min=128.7, max=213.6], skew [84.9 vs 32.9*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/func: insertion delay [min=128.5, max=226.4], skew [97.9 vs 32.9*]
      skew_group conf_clk/func: insertion delay [min=128.7, max=213.6], skew [84.9 vs 32.9*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unconstrained drivers
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=196, i=0, icg=81, dcg=0, l=0, total=277
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=933.587um^2, i=0.000um^2, icg=538.877um^2, dcg=0.000um^2, l=0.000um^2, total=1472.463um^2
      cell capacitance : b=357.649fF, i=0.000fF, icg=291.210fF, dcg=0.000fF, l=0.000fF, total=648.859fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=267.128fF, leaf=1068.835fF, total=1335.963fF
      wire lengths     : top=0.000um, trunk=10896.931um, leaf=40834.661um, total=51731.593um
      hp wire lengths  : top=0.000um, trunk=8878.032um, leaf=15970.176um, total=24848.208um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=320.0ps count=89 avg=22.8ps sd=16.6ps min=6.2ps max=130.2ps {89 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=70.0ps sd=32.9ps min=18.1ps max=164.9ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUFx24_ASAP7_75t_L: 90 BUFx12f_ASAP7_75t_L: 4 BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 51 BUFx6f_ASAP7_75t_L: 50 
       ICGs: ICGx8DC_ASAP7_75t_L: 28 ICGx4_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 9 ICGx1_ASAP7_75t_L: 20 ICGx1_ASAP7_75t_R: 23 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group conf_clk/func: insertion delay [min=128.7, max=213.6], skew [84.9 vs 32.9*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/func: insertion delay [min=128.5, max=203.7], skew [75.2 vs 32.9*]
      skew_group conf_clk/func: insertion delay [min=128.7, max=213.6], skew [84.9 vs 32.9*]
    Legalizer API calls during this step: 169 succeeded with high effort: 169 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:01.0 real=0:00:01.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=196, i=0, icg=81, dcg=0, l=0, total=277
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=933.587um^2, i=0.000um^2, icg=538.877um^2, dcg=0.000um^2, l=0.000um^2, total=1472.463um^2
      cell capacitance : b=357.649fF, i=0.000fF, icg=291.210fF, dcg=0.000fF, l=0.000fF, total=648.859fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=267.128fF, leaf=1068.835fF, total=1335.963fF
      wire lengths     : top=0.000um, trunk=10896.931um, leaf=40834.661um, total=51731.593um
      hp wire lengths  : top=0.000um, trunk=8878.032um, leaf=15970.176um, total=24848.208um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=320.0ps count=89 avg=22.8ps sd=16.6ps min=6.2ps max=130.2ps {89 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=70.0ps sd=32.9ps min=18.1ps max=164.9ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUFx24_ASAP7_75t_L: 90 BUFx12f_ASAP7_75t_L: 4 BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 51 BUFx6f_ASAP7_75t_L: 50 
       ICGs: ICGx8DC_ASAP7_75t_L: 28 ICGx4_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 9 ICGx1_ASAP7_75t_L: 20 ICGx1_ASAP7_75t_R: 23 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group conf_clk/func: insertion delay [min=128.7, max=213.6], skew [84.9 vs 32.9*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/func: insertion delay [min=128.5, max=203.7], skew [75.2 vs 32.9*]
      skew_group conf_clk/func: insertion delay [min=128.7, max=213.6], skew [84.9 vs 32.9*]
    Legalizer API calls during this step: 122 succeeded with high effort: 122 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:01.5 real=0:00:01.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=196, i=0, icg=81, dcg=0, l=0, total=277
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=939.652um^2, i=0.000um^2, icg=566.404um^2, dcg=0.000um^2, l=0.000um^2, total=1506.056um^2
      cell capacitance : b=361.189fF, i=0.000fF, icg=306.949fF, dcg=0.000fF, l=0.000fF, total=668.138fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=267.714fF, leaf=1068.888fF, total=1336.601fF
      wire lengths     : top=0.000um, trunk=10901.612um, leaf=40835.823um, total=51737.435um
      hp wire lengths  : top=0.000um, trunk=8930.736um, leaf=15973.308um, total=24904.044um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=320.0ps count=89 avg=22.9ps sd=14.3ps min=6.2ps max=105.3ps {89 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=67.2ps sd=32.0ps min=12.9ps max=163.6ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUFx24_ASAP7_75t_L: 88 BUFx16f_ASAP7_75t_L: 5 BUFx12f_ASAP7_75t_L: 4 BUFx12_ASAP7_75t_L: 4 BUFx10_ASAP7_75t_L: 48 BUFx6f_ASAP7_75t_L: 47 
       ICGs: ICGx8DC_ASAP7_75t_L: 32 ICGx4_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 7 ICGx1_ASAP7_75t_L: 20 ICGx1_ASAP7_75t_R: 21 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group conf_clk/func: insertion delay [min=124.3, max=193.2, avg=168.5, sd=13.9], skew [68.9 vs 32.9*], 76.6% {154.4, 187.3} (wid=92.5 ws=56.2) (gid=124.8 gs=38.8)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/func: insertion delay [min=116.5, max=184.7, avg=168.0, sd=11.5], skew [68.2 vs 32.9*], 91.2% {151.9, 184.7} (wid=68.6 ws=44.9) (gid=148.1 gs=61.4)
      skew_group conf_clk/func: insertion delay [min=124.3, max=193.2, avg=168.5, sd=13.9], skew [68.9 vs 32.9*], 76.6% {154.4, 187.3} (wid=92.5 ws=56.2) (gid=124.8 gs=38.8)
    Legalizer API calls during this step: 1227 succeeded with high effort: 1224 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 3
  Reducing insertion delay 2 done. (took cpu=0:00:11.7 real=0:00:11.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:14.8 real=0:00:14.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:02:39 real=0:00:39.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=196, i=0, icg=81, dcg=0, l=0, total=277
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=939.652um^2, i=0.000um^2, icg=566.404um^2, dcg=0.000um^2, l=0.000um^2, total=1506.056um^2
      cell capacitance : b=361.189fF, i=0.000fF, icg=306.949fF, dcg=0.000fF, l=0.000fF, total=668.138fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=267.714fF, leaf=1068.888fF, total=1336.601fF
      wire lengths     : top=0.000um, trunk=10901.612um, leaf=40835.823um, total=51737.435um
      hp wire lengths  : top=0.000um, trunk=8930.736um, leaf=15973.308um, total=24904.044um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=320.0ps count=89 avg=22.9ps sd=14.3ps min=6.2ps max=105.3ps {89 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=67.2ps sd=32.0ps min=12.9ps max=163.6ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUFx24_ASAP7_75t_L: 88 BUFx16f_ASAP7_75t_L: 5 BUFx12f_ASAP7_75t_L: 4 BUFx12_ASAP7_75t_L: 4 BUFx10_ASAP7_75t_L: 48 BUFx6f_ASAP7_75t_L: 47 
       ICGs: ICGx8DC_ASAP7_75t_L: 32 ICGx4_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 7 ICGx1_ASAP7_75t_L: 20 ICGx1_ASAP7_75t_R: 21 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group conf_clk/func: insertion delay [min=124.3, max=193.2], skew [68.9 vs 32.9*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/func: insertion delay [min=116.5, max=184.7], skew [68.2 vs 32.9*]
      skew_group conf_clk/func: insertion delay [min=124.3, max=193.2], skew [68.9 vs 32.9*]
    Legalizer API calls during this step: 317 succeeded with high effort: 312 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 5
  Improving clock tree routing done. (took cpu=0:00:00.6 real=0:00:00.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=196, i=0, icg=81, dcg=0, l=0, total=277
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=407.540um^2, i=0.000um^2, icg=416.405um^2, dcg=0.000um^2, l=0.000um^2, total=823.945um^2
      cell capacitance : b=186.745fF, i=0.000fF, icg=220.719fF, dcg=0.000fF, l=0.000fF, total=407.464fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=268.973fF, leaf=1067.260fF, total=1336.233fF
      wire lengths     : top=0.000um, trunk=10954.022um, leaf=40774.349um, total=51728.371um
      hp wire lengths  : top=0.000um, trunk=8930.736um, leaf=15973.308um, total=24904.044um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=320.0ps count=89 avg=27.1ps sd=13.3ps min=9.2ps max=92.7ps {89 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=89.0ps sd=28.0ps min=34.5ps max=164.4ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: BUFx16f_ASAP7_75t_L: 1 BUFx12f_ASAP7_75t_L: 1 BUFx12_ASAP7_75t_L: 3 BUFx10_ASAP7_75t_L: 6 BUFx8_ASAP7_75t_L: 4 BUFx6f_ASAP7_75t_L: 86 BUFx5_ASAP7_75t_L: 51 BUFx4_ASAP7_75t_L: 9 BUFx3_ASAP7_75t_L: 22 BUFx2_ASAP7_75t_L: 12 HB1xp67_ASAP7_75t_R: 1 
       ICGs: ICGx8DC_ASAP7_75t_L: 10 ICGx5_ASAP7_75t_L: 1 ICGx4_ASAP7_75t_L: 2 ICGx3_ASAP7_75t_L: 2 ICGx2_ASAP7_75t_L: 13 ICGx1_ASAP7_75t_L: 25 ICGx1_ASAP7_75t_R: 28 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group conf_clk/func: insertion delay [min=157.0, max=197.3], skew [40.3 vs 32.9*]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/func: insertion delay [min=148.1, max=192.9], skew [44.8 vs 32.9*]
      skew_group conf_clk/func: insertion delay [min=157.0, max=197.3], skew [40.3 vs 32.9*]
    Resizing gates:     ...20% ...40% ...60% ...80% ..Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    .100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=196, i=0, icg=81, dcg=0, l=0, total=277
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=381.180um^2, i=0.000um^2, icg=415.938um^2, dcg=0.000um^2, l=0.000um^2, total=797.118um^2
      cell capacitance : b=169.539fF, i=0.000fF, icg=220.555fF, dcg=0.000fF, l=0.000fF, total=390.094fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=268.712fF, leaf=1067.399fF, total=1336.110fF
      wire lengths     : top=0.000um, trunk=10942.856um, leaf=40779.291um, total=51722.146um
      hp wire lengths  : top=0.000um, trunk=8930.736um, leaf=15973.308um, total=24904.044um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=320.0ps count=89 avg=27.1ps sd=12.8ps min=10.1ps max=92.0ps {89 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=93.0ps sd=27.0ps min=34.5ps max=164.2ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: BUFx12f_ASAP7_75t_L: 1 BUFx12_ASAP7_75t_L: 2 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 4 BUFx6f_ASAP7_75t_L: 67 BUFx5_ASAP7_75t_L: 59 BUFx4_ASAP7_75t_L: 17 BUFx3_ASAP7_75t_L: 28 BUFx2_ASAP7_75t_L: 15 HB1xp67_ASAP7_75t_R: 1 
       ICGs: ICGx8DC_ASAP7_75t_L: 10 ICGx5_ASAP7_75t_L: 1 ICGx4_ASAP7_75t_L: 2 ICGx2_ASAP7_75t_L: 15 ICGx1_ASAP7_75t_L: 23 ICGx1_ASAP7_75t_R: 30 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group conf_clk/func: insertion delay [min=162.8, max=198.7], skew [35.9 vs 32.9*]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group clk/func: insertion delay [min=152.2, max=193.3], skew [41.1 vs 32.9*]
      skew_group conf_clk/func: insertion delay [min=162.8, max=198.7], skew [35.9 vs 32.9*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=196, i=0, icg=81, dcg=0, l=0, total=277
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=374.881um^2, i=0.000um^2, icg=409.406um^2, dcg=0.000um^2, l=0.000um^2, total=784.287um^2
      cell capacitance : b=166.983fF, i=0.000fF, icg=216.659fF, dcg=0.000fF, l=0.000fF, total=383.642fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=269.092fF, leaf=1067.307fF, total=1336.399fF
      wire lengths     : top=0.000um, trunk=10960.464um, leaf=40772.792um, total=51733.256um
      hp wire lengths  : top=0.000um, trunk=8930.736um, leaf=15973.308um, total=24904.044um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=320.0ps count=89 avg=27.5ps sd=13.2ps min=10.1ps max=92.0ps {89 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=94.1ps sd=27.1ps min=34.5ps max=164.2ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUFx12f_ASAP7_75t_L: 1 BUFx12_ASAP7_75t_L: 2 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 2 BUFx6f_ASAP7_75t_L: 64 BUFx5_ASAP7_75t_L: 59 BUFx4_ASAP7_75t_L: 17 BUFx3_ASAP7_75t_L: 30 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_R: 1 
       ICGs: ICGx8DC_ASAP7_75t_L: 9 ICGx5_ASAP7_75t_L: 1 ICGx4_ASAP7_75t_L: 2 ICGx3_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 15 ICGx1_ASAP7_75t_L: 23 ICGx1_ASAP7_75t_R: 30 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group conf_clk/func: insertion delay [min=163.5, max=198.7], skew [35.2 vs 32.9*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/func: insertion delay [min=152.2, max=193.3], skew [41.1 vs 32.9*]
      skew_group conf_clk/func: insertion delay [min=163.5, max=198.7], skew [35.2 vs 32.9*]
    Legalizer API calls during this step: 2742 succeeded with high effort: 2742 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:22.0 real=0:00:03.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=196, i=0, icg=81, dcg=0, l=0, total=277
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=376.281um^2, i=0.000um^2, icg=409.406um^2, dcg=0.000um^2, l=0.000um^2, total=785.687um^2
      cell capacitance : b=166.848fF, i=0.000fF, icg=216.659fF, dcg=0.000fF, l=0.000fF, total=383.507fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=268.928fF, leaf=1068.159fF, total=1337.087fF
      wire lengths     : top=0.000um, trunk=10955.348um, leaf=40809.798um, total=51765.146um
      hp wire lengths  : top=0.000um, trunk=8934.408um, leaf=16003.008um, total=24937.416um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=320.0ps count=89 avg=27.5ps sd=13.1ps min=10.1ps max=92.0ps {89 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=93.9ps sd=27.2ps min=34.5ps max=164.2ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUFx12f_ASAP7_75t_L: 1 BUFx12_ASAP7_75t_L: 2 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 4 BUFx6f_ASAP7_75t_L: 63 BUFx5_ASAP7_75t_L: 58 BUFx4_ASAP7_75t_L: 17 BUFx3_ASAP7_75t_L: 30 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_R: 1 
       ICGs: ICGx8DC_ASAP7_75t_L: 9 ICGx5_ASAP7_75t_L: 1 ICGx4_ASAP7_75t_L: 2 ICGx3_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 15 ICGx1_ASAP7_75t_L: 23 ICGx1_ASAP7_75t_R: 30 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group conf_clk/func: insertion delay [min=165.2, max=198.4, avg=189.3, sd=5.3], skew [33.2 vs 32.9*], 99.9% {165.8, 198.4} (wid=78.2 ws=49.8) (gid=164.0 gs=55.8)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/func: insertion delay [min=152.5, max=193.3, avg=182.9, sd=7.2], skew [40.8 vs 32.9*], 99.2% {162.4, 193.3} (wid=67.0 ws=47.4) (gid=170.2 gs=49.8)
      skew_group conf_clk/func: insertion delay [min=165.2, max=198.4, avg=189.3, sd=5.3], skew [33.2 vs 32.9*], 99.9% {165.8, 198.4} (wid=78.2 ws=49.8) (gid=164.0 gs=55.8)
    Legalizer API calls during this step: 158 succeeded with high effort: 158 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:02.1 real=0:00:02.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:25.0 real=0:00:06.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.7 real=0:00:00.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 71.5ps
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 280 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=196, i=0, icg=81, dcg=0, l=0, total=277
          sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
          misc counts      : r=2, pp=0
          cell areas       : b=376.281um^2, i=0.000um^2, icg=409.406um^2, dcg=0.000um^2, l=0.000um^2, total=785.687um^2
          cell capacitance : b=166.848fF, i=0.000fF, icg=216.659fF, dcg=0.000fF, l=0.000fF, total=383.507fF
          sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
          wire capacitance : top=0.000fF, trunk=268.928fF, leaf=1068.159fF, total=1337.087fF
          wire lengths     : top=0.000um, trunk=10955.348um, leaf=40809.798um, total=51765.146um
          hp wire lengths  : top=0.000um, trunk=8934.408um, leaf=16003.008um, total=24937.416um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=320.0ps count=89 avg=27.5ps sd=13.1ps min=10.1ps max=92.0ps {89 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
          Leaf  : target=320.0ps count=190 avg=93.9ps sd=27.2ps min=34.5ps max=164.2ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUFx12f_ASAP7_75t_L: 1 BUFx12_ASAP7_75t_L: 2 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 4 BUFx6f_ASAP7_75t_L: 63 BUFx5_ASAP7_75t_L: 58 BUFx4_ASAP7_75t_L: 17 BUFx3_ASAP7_75t_L: 30 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_R: 1 
           ICGs: ICGx8DC_ASAP7_75t_L: 9 ICGx5_ASAP7_75t_L: 1 ICGx4_ASAP7_75t_L: 2 ICGx3_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 15 ICGx1_ASAP7_75t_L: 23 ICGx1_ASAP7_75t_R: 30 
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=197, i=0, icg=81, dcg=0, l=0, total=278
          sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
          misc counts      : r=2, pp=0
          cell areas       : b=375.114um^2, i=0.000um^2, icg=409.406um^2, dcg=0.000um^2, l=0.000um^2, total=784.521um^2
          cell capacitance : b=165.385fF, i=0.000fF, icg=216.659fF, dcg=0.000fF, l=0.000fF, total=382.044fF
          sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
          wire capacitance : top=0.000fF, trunk=269.466fF, leaf=1068.024fF, total=1337.490fF
          wire lengths     : top=0.000um, trunk=10975.866um, leaf=40805.128um, total=51780.994um
          hp wire lengths  : top=0.000um, trunk=8958.816um, leaf=16003.008um, total=24961.824um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=320.0ps count=90 avg=27.3ps sd=13.2ps min=10.1ps max=92.0ps {90 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
          Leaf  : target=320.0ps count=190 avg=94.5ps sd=27.2ps min=34.5ps max=164.2ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUFx12f_ASAP7_75t_L: 1 BUFx12_ASAP7_75t_L: 2 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 3 BUFx6f_ASAP7_75t_L: 60 BUFx5_ASAP7_75t_L: 61 BUFx4_ASAP7_75t_L: 18 BUFx3_ASAP7_75t_L: 31 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_R: 1 
           ICGs: ICGx8DC_ASAP7_75t_L: 9 ICGx5_ASAP7_75t_L: 1 ICGx4_ASAP7_75t_L: 2 ICGx3_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 15 ICGx1_ASAP7_75t_L: 23 ICGx1_ASAP7_75t_R: 30 
        Legalizer API calls during this step: 115 succeeded with high effort: 115 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:01.7 real=0:00:01.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
          sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
          misc counts      : r=2, pp=0
          cell areas       : b=378.847um^2, i=0.000um^2, icg=408.473um^2, dcg=0.000um^2, l=0.000um^2, total=787.320um^2
          cell capacitance : b=167.555fF, i=0.000fF, icg=216.581fF, dcg=0.000fF, l=0.000fF, total=384.135fF
          sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
          wire capacitance : top=0.000fF, trunk=269.605fF, leaf=1068.141fF, total=1337.745fF
          wire lengths     : top=0.000um, trunk=10980.524um, leaf=40808.446um, total=51788.970um
          hp wire lengths  : top=0.000um, trunk=8967.240um, leaf=16003.008um, total=24970.248um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=320.0ps count=92 avg=27.0ps sd=13.1ps min=10.1ps max=92.0ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
          Leaf  : target=320.0ps count=190 avg=94.2ps sd=27.1ps min=34.5ps max=164.2ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUFx12f_ASAP7_75t_L: 1 BUFx12_ASAP7_75t_L: 2 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 3 BUFx6f_ASAP7_75t_L: 62 BUFx5_ASAP7_75t_L: 60 BUFx4_ASAP7_75t_L: 18 BUFx3_ASAP7_75t_L: 31 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
           ICGs: ICGx8DC_ASAP7_75t_L: 9 ICGx4_ASAP7_75t_L: 2 ICGx3_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 15 ICGx1_ASAP7_75t_L: 23 ICGx1_ASAP7_75t_R: 31 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
          sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
          misc counts      : r=2, pp=0
          cell areas       : b=378.847um^2, i=0.000um^2, icg=408.473um^2, dcg=0.000um^2, l=0.000um^2, total=787.320um^2
          cell capacitance : b=167.555fF, i=0.000fF, icg=216.581fF, dcg=0.000fF, l=0.000fF, total=384.135fF
          sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
          wire capacitance : top=0.000fF, trunk=269.605fF, leaf=1068.141fF, total=1337.745fF
          wire lengths     : top=0.000um, trunk=10980.524um, leaf=40808.446um, total=51788.970um
          hp wire lengths  : top=0.000um, trunk=8967.240um, leaf=16003.008um, total=24970.248um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=320.0ps count=92 avg=27.0ps sd=13.1ps min=10.1ps max=92.0ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
          Leaf  : target=320.0ps count=190 avg=94.2ps sd=27.1ps min=34.5ps max=164.2ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: BUFx12f_ASAP7_75t_L: 1 BUFx12_ASAP7_75t_L: 2 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 3 BUFx6f_ASAP7_75t_L: 62 BUFx5_ASAP7_75t_L: 60 BUFx4_ASAP7_75t_L: 18 BUFx3_ASAP7_75t_L: 31 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
           ICGs: ICGx8DC_ASAP7_75t_L: 9 ICGx4_ASAP7_75t_L: 2 ICGx3_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 15 ICGx1_ASAP7_75t_L: 23 ICGx1_ASAP7_75t_R: 31 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=378.847um^2, i=0.000um^2, icg=408.473um^2, dcg=0.000um^2, l=0.000um^2, total=787.320um^2
      cell capacitance : b=167.555fF, i=0.000fF, icg=216.581fF, dcg=0.000fF, l=0.000fF, total=384.135fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=269.605fF, leaf=1068.141fF, total=1337.745fF
      wire lengths     : top=0.000um, trunk=10980.524um, leaf=40808.446um, total=51788.970um
      hp wire lengths  : top=0.000um, trunk=8967.240um, leaf=16003.008um, total=24970.248um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=320.0ps count=92 avg=27.0ps sd=13.1ps min=10.1ps max=92.0ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=94.2ps sd=27.1ps min=34.5ps max=164.2ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUFx12f_ASAP7_75t_L: 1 BUFx12_ASAP7_75t_L: 2 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 3 BUFx6f_ASAP7_75t_L: 62 BUFx5_ASAP7_75t_L: 60 BUFx4_ASAP7_75t_L: 18 BUFx3_ASAP7_75t_L: 31 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
       ICGs: ICGx8DC_ASAP7_75t_L: 9 ICGx4_ASAP7_75t_L: 2 ICGx3_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 15 ICGx1_ASAP7_75t_L: 23 ICGx1_ASAP7_75t_R: 31 
    Legalizer API calls during this step: 135 succeeded with high effort: 135 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:03.4 real=0:00:03.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
    sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
    misc counts      : r=2, pp=0
    cell areas       : b=378.847um^2, i=0.000um^2, icg=408.473um^2, dcg=0.000um^2, l=0.000um^2, total=787.320um^2
    cell capacitance : b=167.555fF, i=0.000fF, icg=216.581fF, dcg=0.000fF, l=0.000fF, total=384.135fF
    sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
    wire capacitance : top=0.000fF, trunk=269.605fF, leaf=1068.141fF, total=1337.745fF
    wire lengths     : top=0.000um, trunk=10980.524um, leaf=40808.446um, total=51788.970um
    hp wire lengths  : top=0.000um, trunk=8967.240um, leaf=16003.008um, total=24970.248um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=320.0ps count=92 avg=27.0ps sd=13.1ps min=10.1ps max=92.0ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Leaf  : target=320.0ps count=190 avg=94.2ps sd=27.1ps min=34.5ps max=164.2ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUFx12f_ASAP7_75t_L: 1 BUFx12_ASAP7_75t_L: 2 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 3 BUFx6f_ASAP7_75t_L: 62 BUFx5_ASAP7_75t_L: 60 BUFx4_ASAP7_75t_L: 18 BUFx3_ASAP7_75t_L: 31 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
     ICGs: ICGx8DC_ASAP7_75t_L: 9 ICGx4_ASAP7_75t_L: 2 ICGx3_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 15 ICGx1_ASAP7_75t_L: 23 ICGx1_ASAP7_75t_R: 31 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group conf_clk/func: insertion delay [min=166.3, max=198.4], skew [32.1 vs 32.9]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/func: insertion delay [min=162.4, max=193.3], skew [30.9 vs 33.0]
    skew_group conf_clk/func: insertion delay [min=166.3, max=198.4], skew [32.1 vs 32.9]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=378.847um^2, i=0.000um^2, icg=408.473um^2, dcg=0.000um^2, l=0.000um^2, total=787.320um^2
      cell capacitance : b=167.555fF, i=0.000fF, icg=216.581fF, dcg=0.000fF, l=0.000fF, total=384.135fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=269.605fF, leaf=1068.141fF, total=1337.745fF
      wire lengths     : top=0.000um, trunk=10980.524um, leaf=40808.446um, total=51788.970um
      hp wire lengths  : top=0.000um, trunk=8967.240um, leaf=16003.008um, total=24970.248um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=320.0ps count=92 avg=27.0ps sd=13.1ps min=10.1ps max=92.0ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=94.2ps sd=27.1ps min=34.5ps max=164.2ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUFx12f_ASAP7_75t_L: 1 BUFx12_ASAP7_75t_L: 2 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 3 BUFx6f_ASAP7_75t_L: 62 BUFx5_ASAP7_75t_L: 60 BUFx4_ASAP7_75t_L: 18 BUFx3_ASAP7_75t_L: 31 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
       ICGs: ICGx8DC_ASAP7_75t_L: 9 ICGx4_ASAP7_75t_L: 2 ICGx3_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 15 ICGx1_ASAP7_75t_L: 23 ICGx1_ASAP7_75t_R: 31 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group conf_clk/func: insertion delay [min=166.3, max=198.4], skew [32.1 vs 32.9]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/func: insertion delay [min=162.4, max=193.3], skew [30.9 vs 33.0]
      skew_group conf_clk/func: insertion delay [min=166.3, max=198.4], skew [32.1 vs 32.9]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
          sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
          misc counts      : r=2, pp=0
          cell areas       : b=378.847um^2, i=0.000um^2, icg=408.473um^2, dcg=0.000um^2, l=0.000um^2, total=787.320um^2
          cell capacitance : b=167.555fF, i=0.000fF, icg=216.581fF, dcg=0.000fF, l=0.000fF, total=384.135fF
          sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
          wire capacitance : top=0.000fF, trunk=269.605fF, leaf=1068.141fF, total=1337.745fF
          wire lengths     : top=0.000um, trunk=10980.524um, leaf=40808.446um, total=51788.970um
          hp wire lengths  : top=0.000um, trunk=8967.240um, leaf=16003.008um, total=24970.248um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=320.0ps count=92 avg=27.0ps sd=13.1ps min=10.1ps max=92.0ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
          Leaf  : target=320.0ps count=190 avg=94.2ps sd=27.1ps min=34.5ps max=164.2ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUFx12f_ASAP7_75t_L: 1 BUFx12_ASAP7_75t_L: 2 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 3 BUFx6f_ASAP7_75t_L: 62 BUFx5_ASAP7_75t_L: 60 BUFx4_ASAP7_75t_L: 18 BUFx3_ASAP7_75t_L: 31 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
           ICGs: ICGx8DC_ASAP7_75t_L: 9 ICGx4_ASAP7_75t_L: 2 ICGx3_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 15 ICGx1_ASAP7_75t_L: 23 ICGx1_ASAP7_75t_R: 31 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=378.847um^2, i=0.000um^2, icg=408.473um^2, dcg=0.000um^2, l=0.000um^2, total=787.320um^2
      cell capacitance : b=167.555fF, i=0.000fF, icg=216.581fF, dcg=0.000fF, l=0.000fF, total=384.135fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=269.605fF, leaf=1068.141fF, total=1337.745fF
      wire lengths     : top=0.000um, trunk=10980.524um, leaf=40808.446um, total=51788.970um
      hp wire lengths  : top=0.000um, trunk=8967.240um, leaf=16003.008um, total=24970.248um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=320.0ps count=92 avg=27.0ps sd=13.1ps min=10.1ps max=92.0ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=94.2ps sd=27.1ps min=34.5ps max=164.2ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUFx12f_ASAP7_75t_L: 1 BUFx12_ASAP7_75t_L: 2 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 3 BUFx6f_ASAP7_75t_L: 62 BUFx5_ASAP7_75t_L: 60 BUFx4_ASAP7_75t_L: 18 BUFx3_ASAP7_75t_L: 31 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
       ICGs: ICGx8DC_ASAP7_75t_L: 9 ICGx4_ASAP7_75t_L: 2 ICGx3_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 15 ICGx1_ASAP7_75t_L: 23 ICGx1_ASAP7_75t_R: 31 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group conf_clk/func: insertion delay [min=166.3, max=198.4], skew [32.1 vs 32.9]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/func: insertion delay [min=162.4, max=193.3], skew [30.9 vs 32.9]
      skew_group conf_clk/func: insertion delay [min=166.3, max=198.4], skew [32.1 vs 32.9]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=378.847um^2, i=0.000um^2, icg=408.473um^2, dcg=0.000um^2, l=0.000um^2, total=787.320um^2
      cell capacitance : b=167.555fF, i=0.000fF, icg=216.581fF, dcg=0.000fF, l=0.000fF, total=384.135fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=269.605fF, leaf=1068.141fF, total=1337.745fF
      wire lengths     : top=0.000um, trunk=10980.524um, leaf=40808.446um, total=51788.970um
      hp wire lengths  : top=0.000um, trunk=8967.240um, leaf=16003.008um, total=24970.248um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=320.0ps count=92 avg=27.0ps sd=13.1ps min=10.1ps max=92.0ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=94.2ps sd=27.1ps min=34.5ps max=164.2ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUFx12f_ASAP7_75t_L: 1 BUFx12_ASAP7_75t_L: 2 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 3 BUFx6f_ASAP7_75t_L: 62 BUFx5_ASAP7_75t_L: 60 BUFx4_ASAP7_75t_L: 18 BUFx3_ASAP7_75t_L: 31 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
       ICGs: ICGx8DC_ASAP7_75t_L: 9 ICGx4_ASAP7_75t_L: 2 ICGx3_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 15 ICGx1_ASAP7_75t_L: 23 ICGx1_ASAP7_75t_R: 31 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group conf_clk/func: insertion delay [min=166.3, max=198.4], skew [32.1 vs 32.9]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/func: insertion delay [min=162.4, max=193.3], skew [30.9 vs 32.9]
      skew_group conf_clk/func: insertion delay [min=166.3, max=198.4], skew [32.1 vs 32.9]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=378.847um^2, i=0.000um^2, icg=408.473um^2, dcg=0.000um^2, l=0.000um^2, total=787.320um^2
      cell capacitance : b=167.555fF, i=0.000fF, icg=216.581fF, dcg=0.000fF, l=0.000fF, total=384.135fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=269.605fF, leaf=1068.141fF, total=1337.745fF
      wire lengths     : top=0.000um, trunk=10980.524um, leaf=40808.446um, total=51788.970um
      hp wire lengths  : top=0.000um, trunk=8967.240um, leaf=16003.008um, total=24970.248um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=320.0ps count=92 avg=27.0ps sd=13.1ps min=10.1ps max=92.0ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=94.2ps sd=27.1ps min=34.5ps max=164.2ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUFx12f_ASAP7_75t_L: 1 BUFx12_ASAP7_75t_L: 2 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 3 BUFx6f_ASAP7_75t_L: 62 BUFx5_ASAP7_75t_L: 60 BUFx4_ASAP7_75t_L: 18 BUFx3_ASAP7_75t_L: 31 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
       ICGs: ICGx8DC_ASAP7_75t_L: 9 ICGx4_ASAP7_75t_L: 2 ICGx3_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 15 ICGx1_ASAP7_75t_L: 23 ICGx1_ASAP7_75t_R: 31 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group conf_clk/func: insertion delay [min=166.3, max=198.4, avg=189.6, sd=4.8], skew [32.1 vs 32.9], 100% {166.3, 198.4} (wid=78.2 ws=49.8) (gid=164.0 gs=47.8)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/func: insertion delay [min=162.4, max=193.3, avg=183.1, sd=6.8], skew [30.9 vs 32.9], 100% {162.4, 193.3} (wid=57.0 ws=37.4) (gid=170.2 gs=45.0)
      skew_group conf_clk/func: insertion delay [min=166.3, max=198.4, avg=189.6, sd=4.8], skew [32.1 vs 32.9], 100% {166.3, 198.4} (wid=78.2 ws=49.8) (gid=164.0 gs=47.8)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:04.9 real=0:00:04.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Balancing
  Stage::Polishing...
  Clock tree timing engine global stage delay update for tt_0p7v_25c_typ_25c:both.late...
  Clock tree timing engine global stage delay update for tt_0p7v_25c_typ_25c:both.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
    sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
    misc counts      : r=2, pp=0
    cell areas       : b=378.847um^2, i=0.000um^2, icg=408.473um^2, dcg=0.000um^2, l=0.000um^2, total=787.320um^2
    cell capacitance : b=167.555fF, i=0.000fF, icg=216.581fF, dcg=0.000fF, l=0.000fF, total=384.135fF
    sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
    wire capacitance : top=0.000fF, trunk=269.605fF, leaf=1068.141fF, total=1337.745fF
    wire lengths     : top=0.000um, trunk=10980.524um, leaf=40808.446um, total=51788.970um
    hp wire lengths  : top=0.000um, trunk=8967.240um, leaf=16003.008um, total=24970.248um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=320.0ps count=92 avg=27.0ps sd=13.1ps min=10.2ps max=92.0ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Leaf  : target=320.0ps count=190 avg=94.2ps sd=27.1ps min=34.5ps max=164.2ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: BUFx12f_ASAP7_75t_L: 1 BUFx12_ASAP7_75t_L: 2 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 3 BUFx6f_ASAP7_75t_L: 62 BUFx5_ASAP7_75t_L: 60 BUFx4_ASAP7_75t_L: 18 BUFx3_ASAP7_75t_L: 31 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
     ICGs: ICGx8DC_ASAP7_75t_L: 9 ICGx4_ASAP7_75t_L: 2 ICGx3_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 15 ICGx1_ASAP7_75t_L: 23 ICGx1_ASAP7_75t_R: 31 
  Primary reporting skew groups before polishing:
    skew_group conf_clk/func: insertion delay [min=166.7, max=198.7], skew [32.0 vs 32.9]
  Skew group summary before polishing:
    skew_group clk/func: insertion delay [min=162.1, max=194.7], skew [32.6 vs 32.9]
    skew_group conf_clk/func: insertion delay [min=166.7, max=198.7], skew [32.0 vs 32.9]
  Merging balancing drivers for power...
    Tried: 283 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=378.847um^2, i=0.000um^2, icg=408.473um^2, dcg=0.000um^2, l=0.000um^2, total=787.320um^2
      cell capacitance : b=167.555fF, i=0.000fF, icg=216.581fF, dcg=0.000fF, l=0.000fF, total=384.135fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=269.605fF, leaf=1068.141fF, total=1337.745fF
      wire lengths     : top=0.000um, trunk=10980.524um, leaf=40808.446um, total=51788.970um
      hp wire lengths  : top=0.000um, trunk=8967.240um, leaf=16003.008um, total=24970.248um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=320.0ps count=92 avg=27.0ps sd=13.1ps min=10.2ps max=92.0ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=94.2ps sd=27.1ps min=34.5ps max=164.2ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUFx12f_ASAP7_75t_L: 1 BUFx12_ASAP7_75t_L: 2 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 3 BUFx6f_ASAP7_75t_L: 62 BUFx5_ASAP7_75t_L: 60 BUFx4_ASAP7_75t_L: 18 BUFx3_ASAP7_75t_L: 31 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
       ICGs: ICGx8DC_ASAP7_75t_L: 9 ICGx4_ASAP7_75t_L: 2 ICGx3_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 15 ICGx1_ASAP7_75t_L: 23 ICGx1_ASAP7_75t_R: 31 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group conf_clk/func: insertion delay [min=166.7, max=198.7], skew [32.0 vs 32.9]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/func: insertion delay [min=162.1, max=194.7], skew [32.6 vs 32.9]
      skew_group conf_clk/func: insertion delay [min=166.7, max=198.7], skew [32.0 vs 32.9]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Merging balancing drivers for power
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=378.847um^2, i=0.000um^2, icg=408.473um^2, dcg=0.000um^2, l=0.000um^2, total=787.320um^2
      cell capacitance : b=167.555fF, i=0.000fF, icg=216.581fF, dcg=0.000fF, l=0.000fF, total=384.135fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=269.605fF, leaf=1068.141fF, total=1337.745fF
      wire lengths     : top=0.000um, trunk=10980.524um, leaf=40808.446um, total=51788.970um
      hp wire lengths  : top=0.000um, trunk=8967.240um, leaf=16003.008um, total=24970.248um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=320.0ps count=92 avg=27.0ps sd=13.1ps min=10.2ps max=92.0ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=94.2ps sd=27.1ps min=34.5ps max=164.2ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUFx12f_ASAP7_75t_L: 1 BUFx12_ASAP7_75t_L: 2 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 3 BUFx6f_ASAP7_75t_L: 62 BUFx5_ASAP7_75t_L: 60 BUFx4_ASAP7_75t_L: 18 BUFx3_ASAP7_75t_L: 31 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
       ICGs: ICGx8DC_ASAP7_75t_L: 9 ICGx4_ASAP7_75t_L: 2 ICGx3_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 15 ICGx1_ASAP7_75t_L: 23 ICGx1_ASAP7_75t_R: 31 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group conf_clk/func: insertion delay [min=166.7, max=198.7, avg=189.7, sd=4.8], skew [32.0 vs 32.9], 100% {166.7, 198.7} (wid=78.0 ws=49.6) (gid=163.2 gs=46.6)
    Skew group summary after 'Improving clock skew':
      skew_group clk/func: insertion delay [min=162.1, max=194.7, avg=183.3, sd=6.9], skew [32.6 vs 32.9], 100% {162.1, 194.7} (wid=57.1 ws=37.4) (gid=170.8 gs=46.6)
      skew_group conf_clk/func: insertion delay [min=166.7, max=198.7, avg=189.7, sd=4.8], skew [32.0 vs 32.9], 100% {166.7, 198.7} (wid=78.0 ws=49.6) (gid=163.2 gs=46.6)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock skew
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 1753 succeeded with high effort: 1751 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 2
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:03.9 real=0:00:00.6)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 3559 succeeded with high effort: 3559 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:09.2 real=0:00:01.4)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        For skew group clk/func, artificially shortened or lengthened 3 paths.
        	The smallest offset applied was -0.5ps.
        	The largest offset applied was -0.2ps.
        
        For skew group conf_clk/func, artificially shortened or lengthened 1 paths.
        	The smallest offset applied was -0.1ps.
        	The largest offset applied was -0.1ps.
        
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 1558 succeeded with high effort: 1558 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:03.0 real=0:00:00.7)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 3553 succeeded with high effort: 3553 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:06.5 real=0:00:00.8)
      Reverting Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=378.847um^2, i=0.000um^2, icg=408.473um^2, dcg=0.000um^2, l=0.000um^2, total=787.320um^2
      cell capacitance : b=167.555fF, i=0.000fF, icg=216.581fF, dcg=0.000fF, l=0.000fF, total=384.135fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=227.398fF, leaf=1057.990fF, total=1285.388fF
      wire lengths     : top=0.000um, trunk=9317.314um, leaf=40402.577um, total=49719.891um
      hp wire lengths  : top=0.000um, trunk=8008.416um, leaf=16023.312um, total=24031.728um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=320.0ps count=92 avg=25.3ps sd=12.7ps min=9.6ps max=92.3ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=97.0ps sd=27.2ps min=34.5ps max=164.7ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUFx12f_ASAP7_75t_L: 1 BUFx12_ASAP7_75t_L: 2 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 3 BUFx6f_ASAP7_75t_L: 62 BUFx5_ASAP7_75t_L: 60 BUFx4_ASAP7_75t_L: 18 BUFx3_ASAP7_75t_L: 31 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
       ICGs: ICGx8DC_ASAP7_75t_L: 9 ICGx4_ASAP7_75t_L: 2 ICGx3_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 15 ICGx1_ASAP7_75t_L: 23 ICGx1_ASAP7_75t_R: 31 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group conf_clk/func: insertion delay [min=165.7, max=198.5, avg=187.2, sd=6.0], skew [32.8 vs 32.9], 100% {165.7, 198.5} (wid=89.5 ws=63.4) (gid=161.3 gs=54.8)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/func: insertion delay [min=161.1, max=194.8, avg=181.9, sd=7.4], skew [33.7 vs 32.9*], 99.8% {161.7, 194.6} (wid=60.8 ws=41.0) (gid=169.3 gs=46.0)
      skew_group conf_clk/func: insertion delay [min=165.7, max=198.5, avg=187.2, sd=6.0], skew [32.8 vs 32.9], 100% {165.7, 198.5} (wid=89.5 ws=63.4) (gid=161.3 gs=54.8)
    Legalizer API calls during this step: 10423 succeeded with high effort: 10421 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 2
  Moving gates to reduce wire capacitance done. (took cpu=0:00:23.3 real=0:00:04.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to reduce wire capacitance
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      For skew group clk/func, artificially shortened or lengthened 6 paths.
      	The smallest offset applied was -0.6ps.
      	The largest offset applied was 0.2ps.
      
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
    Initial gate capacitance is (rise=6867.550fF fall=6868.279fF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=6850.663fF fall=6851.320fF).
    Reverting Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=363.450um^2, i=0.000um^2, icg=395.643um^2, dcg=0.000um^2, l=0.000um^2, total=759.093um^2
      cell capacitance : b=158.795fF, i=0.000fF, icg=208.386fF, dcg=0.000fF, l=0.000fF, total=367.181fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=227.839fF, leaf=1058.155fF, total=1285.994fF
      wire lengths     : top=0.000um, trunk=9333.682um, leaf=40410.119um, total=49743.801um
      hp wire lengths  : top=0.000um, trunk=8008.416um, leaf=16023.312um, total=24031.728um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=320.0ps count=92 avg=25.4ps sd=12.8ps min=9.6ps max=92.3ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=100.0ps sd=26.4ps min=38.4ps max=164.8ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 2 BUFx6f_ASAP7_75t_L: 53 BUFx5_ASAP7_75t_L: 55 BUFx4_ASAP7_75t_L: 26 BUFx3_ASAP7_75t_L: 40 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
       ICGs: ICGx8DC_ASAP7_75t_L: 7 ICGx4_ASAP7_75t_L: 4 ICGx3_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 14 ICGx1_ASAP7_75t_L: 19 ICGx1_ASAP7_75t_R: 36 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group conf_clk/func: insertion delay [min=165.6, max=198.6, avg=189.2, sd=5.6], skew [33.0 vs 32.9*], 100% {165.8, 198.6} (wid=89.4 ws=63.3) (gid=161.6 gs=55.3)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/func: insertion delay [min=161.7, max=194.8, avg=183.3, sd=7.0], skew [33.1 vs 32.9*], 99.8% {162.0, 194.8} (wid=60.8 ws=41.0) (gid=169.3 gs=39.8)
      skew_group conf_clk/func: insertion delay [min=165.6, max=198.6, avg=189.2, sd=5.6], skew [33.0 vs 32.9*], 100% {165.8, 198.6} (wid=89.4 ws=63.3) (gid=161.6 gs=55.3)
    Legalizer API calls during this step: 819 succeeded with high effort: 819 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:05.9 real=0:00:01.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=365.316um^2, i=0.000um^2, icg=395.643um^2, dcg=0.000um^2, l=0.000um^2, total=760.959um^2
      cell capacitance : b=159.397fF, i=0.000fF, icg=208.386fF, dcg=0.000fF, l=0.000fF, total=367.783fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=227.741fF, leaf=1058.155fF, total=1285.895fF
      wire lengths     : top=0.000um, trunk=9331.914um, leaf=40410.119um, total=49742.033um
      hp wire lengths  : top=0.000um, trunk=8022.024um, leaf=16023.312um, total=24045.336um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=320.0ps count=92 avg=25.4ps sd=12.8ps min=9.6ps max=92.3ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=100.0ps sd=26.4ps min=38.4ps max=164.8ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 3 BUFx8_ASAP7_75t_L: 2 BUFx6f_ASAP7_75t_L: 53 BUFx5_ASAP7_75t_L: 55 BUFx4_ASAP7_75t_L: 26 BUFx3_ASAP7_75t_L: 39 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
       ICGs: ICGx8DC_ASAP7_75t_L: 7 ICGx4_ASAP7_75t_L: 4 ICGx3_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 14 ICGx1_ASAP7_75t_L: 19 ICGx1_ASAP7_75t_R: 36 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group conf_clk/func: insertion delay [min=165.6, max=198.6, avg=189.2, sd=5.6], skew [33.0 vs 32.9*], 100% {165.8, 198.6} (wid=89.4 ws=63.3) (gid=161.6 gs=55.3)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/func: insertion delay [min=160.5, max=193.7, avg=182.4, sd=7.0], skew [33.2 vs 32.9*], 99.8% {161.1, 193.7} (wid=62.1 ws=41.0) (gid=166.8 gs=39.4)
      skew_group conf_clk/func: insertion delay [min=165.6, max=198.6, avg=189.2, sd=5.6], skew [33.0 vs 32.9*], 100% {165.8, 198.6} (wid=89.4 ws=63.3) (gid=161.6 gs=55.3)
    Legalizer API calls during this step: 66 succeeded with high effort: 66 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving insertion delay
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        For skew group clk/func, artificially shortened or lengthened 5 paths.
        	The smallest offset applied was -0.6ps.
        	The largest offset applied was -0.3ps.
        
        For skew group conf_clk/func, artificially shortened or lengthened 3 paths.
        	The smallest offset applied was -0.2ps.
        	The largest offset applied was -0.2ps.
        
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        Legalizer API calls during this step: 390 succeeded with high effort: 389 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
      Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=282, filtered=282, permitted=280, cannotCompute=20, computed=260, moveTooSmall=300, resolved=0, predictFail=43, currentlyIllegal=0, legalizationFail=6, legalizedMoveTooSmall=88, ignoredLeafDriver=0, worse=646, accepted=53
        Max accepted move=58.752um, total accepted move=468.936um, average move=8.848um
        Move for wirelength. considered=282, filtered=282, permitted=280, cannotCompute=21, computed=259, moveTooSmall=301, resolved=0, predictFail=54, currentlyIllegal=0, legalizationFail=6, legalizedMoveTooSmall=109, ignoredLeafDriver=0, worse=679, accepted=36
        Max accepted move=23.544um, total accepted move=254.016um, average move=7.056um
        Move for wirelength. considered=282, filtered=282, permitted=280, cannotCompute=22, computed=258, moveTooSmall=310, resolved=0, predictFail=55, currentlyIllegal=0, legalizationFail=6, legalizedMoveTooSmall=111, ignoredLeafDriver=0, worse=707, accepted=17
        Max accepted move=20.520um, total accepted move=124.200um, average move=7.306um
        Legalizer API calls during this step: 2616 succeeded with high effort: 2613 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 3
      Move For Wirelength - core done. (took cpu=0:00:04.4 real=0:00:04.4)
      Global shorten wires A1...
        Legalizer API calls during this step: 385 succeeded with high effort: 385 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=282, filtered=282, permitted=280, cannotCompute=221, computed=59, moveTooSmall=342, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=24, ignoredLeafDriver=0, worse=43, accepted=2
        Max accepted move=3.240um, total accepted move=6.048um, average move=3.024um
        Move for wirelength. considered=282, filtered=282, permitted=280, cannotCompute=223, computed=57, moveTooSmall=344, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=24, ignoredLeafDriver=0, worse=42, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 135 succeeded with high effort: 135 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.3 real=0:00:00.3)
      Global shorten wires B...
        Legalizer API calls during this step: 1155 succeeded with high effort: 1155 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:01.2 real=0:00:01.2)
      Move For Wirelength - branch...
        Move for wirelength. considered=282, filtered=282, permitted=280, cannotCompute=0, computed=280, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=283, accepted=12
        Max accepted move=1.512um, total accepted move=6.048um, average move=0.504um
        Move for wirelength. considered=282, filtered=282, permitted=280, cannotCompute=267, computed=13, moveTooSmall=0, resolved=0, predictFail=435, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=11, accepted=1
        Max accepted move=0.432um, total accepted move=0.432um, average move=0.432um
        Move for wirelength. considered=282, filtered=282, permitted=280, cannotCompute=278, computed=2, moveTooSmall=0, resolved=0, predictFail=455, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 311 succeeded with high effort: 311 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.5 real=0:00:00.5)
      Reverting Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
        sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
        misc counts      : r=2, pp=0
        cell areas       : b=365.316um^2, i=0.000um^2, icg=395.643um^2, dcg=0.000um^2, l=0.000um^2, total=760.959um^2
        cell capacitance : b=159.397fF, i=0.000fF, icg=208.386fF, dcg=0.000fF, l=0.000fF, total=367.783fF
        sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
        wire capacitance : top=0.000fF, trunk=219.171fF, leaf=1058.985fF, total=1278.156fF
        wire lengths     : top=0.000um, trunk=8975.676um, leaf=40434.476um, total=49410.152um
        hp wire lengths  : top=0.000um, trunk=7878.816um, leaf=16082.604um, total=23961.420um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=320.0ps count=92 avg=25.2ps sd=12.6ps min=9.6ps max=92.3ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
        Leaf  : target=320.0ps count=190 avg=100.5ps sd=26.5ps min=35.2ps max=164.8ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 3 BUFx8_ASAP7_75t_L: 2 BUFx6f_ASAP7_75t_L: 53 BUFx5_ASAP7_75t_L: 55 BUFx4_ASAP7_75t_L: 26 BUFx3_ASAP7_75t_L: 39 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
         ICGs: ICGx8DC_ASAP7_75t_L: 7 ICGx4_ASAP7_75t_L: 4 ICGx3_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 14 ICGx1_ASAP7_75t_L: 19 ICGx1_ASAP7_75t_R: 36 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group conf_clk/func: insertion delay [min=165.5, max=198.2, avg=188.6, sd=5.6], skew [32.7 vs 32.9], 100% {165.5, 198.2} (wid=89.5 ws=63.4) (gid=160.4 gs=54.3)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/func: insertion delay [min=159.9, max=193.4, avg=182.4, sd=7.1], skew [33.5 vs 32.9*], 99.8% {160.6, 193.4} (wid=62.7 ws=42.2) (gid=167.3 gs=39.9)
        skew_group conf_clk/func: insertion delay [min=165.5, max=198.2, avg=188.6, sd=5.6], skew [32.7 vs 32.9], 100% {165.5, 198.2} (wid=89.5 ws=63.4) (gid=160.4 gs=54.3)
      Legalizer API calls during this step: 4992 succeeded with high effort: 4988 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 4
    Wire Reduction extra effort done. (took cpu=0:00:06.7 real=0:00:06.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Reduction extra effort
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 283 , Succeeded = 29 , Constraints Broken = 251 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   FlipOpt
    Optimizing orientation done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=365.316um^2, i=0.000um^2, icg=395.643um^2, dcg=0.000um^2, l=0.000um^2, total=760.959um^2
      cell capacitance : b=159.397fF, i=0.000fF, icg=208.386fF, dcg=0.000fF, l=0.000fF, total=367.783fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=218.319fF, leaf=1058.667fF, total=1276.985fF
      wire lengths     : top=0.000um, trunk=8942.222um, leaf=40421.304um, total=49363.526um
      hp wire lengths  : top=0.000um, trunk=7878.816um, leaf=16082.604um, total=23961.420um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=320.0ps count=92 avg=25.1ps sd=12.6ps min=9.5ps max=92.3ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=100.4ps sd=26.5ps min=35.1ps max=163.8ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 3 BUFx8_ASAP7_75t_L: 2 BUFx6f_ASAP7_75t_L: 53 BUFx5_ASAP7_75t_L: 55 BUFx4_ASAP7_75t_L: 26 BUFx3_ASAP7_75t_L: 39 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
       ICGs: ICGx8DC_ASAP7_75t_L: 7 ICGx4_ASAP7_75t_L: 4 ICGx3_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 14 ICGx1_ASAP7_75t_L: 19 ICGx1_ASAP7_75t_R: 36 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group conf_clk/func: insertion delay [min=164.8, max=198.2, avg=188.5, sd=5.7], skew [33.4 vs 32.9*], 99.9% {165.5, 198.2} (wid=88.8 ws=62.9) (gid=160.4 gs=54.5)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/func: insertion delay [min=159.9, max=193.4, avg=182.3, sd=7.1], skew [33.5 vs 32.9*], 99.8% {160.6, 193.4} (wid=62.6 ws=42.1) (gid=167.3 gs=39.8)
      skew_group conf_clk/func: insertion delay [min=164.8, max=198.2, avg=188.5, sd=5.7], skew [33.4 vs 32.9*], 99.9% {165.5, 198.2} (wid=88.8 ws=62.9) (gid=160.4 gs=54.5)
    Legalizer API calls during this step: 4992 succeeded with high effort: 4988 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 4
  Wire Opt OverFix done. (took cpu=0:00:07.9 real=0:00:07.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Opt OverFix
  Total capacitance is (rise=8128.248fF fall=8128.908fF), of which (rise=1276.985fF fall=1276.985fF) is wire, and (rise=6851.262fF fall=6851.922fF) is gate.
  Stage::Polishing done. (took cpu=0:00:38.8 real=0:00:13.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 280 clock instances.
  Performing Clock Only Refine Place.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Starting place_detail (0:28:02 mem=6190.8M) ***
Total net bbox length = 9.211e+05 (4.152e+05 5.059e+05) (ext = 3.659e+04)
**WARN: (IMPSP-2041):	Found 199 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 6190.8MB
Summary Report:
Instances move: 0 (out of 55599 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.211e+05 (4.152e+05 5.059e+05) (ext = 3.659e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 6190.8MB
*** Finished place_detail (0:28:02 mem=6190.8M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 13490).
  Restoring place_status_cts on 280 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.2)
  Stage::Updating netlist done. (took cpu=0:00:00.6 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:01:10 real=0:00:26.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       282 (unrouted=282, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 65960 (unrouted=10536, trialRouted=55424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=10395, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 282 nets for routing of which 282 have one or more fixed wires.
(ccopt eGR): Start to route 282 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 17326 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40132
[NR-eGR] #PG Blockages       : 17326
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 55847 nets ( ignored 55565 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 282 clock nets ( 282 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 282
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 282 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.715928e+04um
[NR-eGR] Create a new net group with 59 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 59 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.748840e+04um
[NR-eGR] Create a new net group with 41 nets and layer range [3, 7]
[NR-eGR] Layer group 3: route 41 net(s) in layer range [3, 7]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.545232e+04um
[NR-eGR] Create a new net group with 35 nets and layer range [2, 7]
[NR-eGR] Layer group 4: route 35 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.058744e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1V)             0  196297 
[NR-eGR]  M2   (2H)        173625  241270 
[NR-eGR]  M3   (3V)        282868   66307 
[NR-eGR]  M4   (4H)        207289   31533 
[NR-eGR]  M5   (5V)        212539   11683 
[NR-eGR]  M6   (6H)        130572    4327 
[NR-eGR]  M7   (7V)         92760       0 
[NR-eGR]  M8   (8H)             0       0 
[NR-eGR]  M9   (9V)             0       0 
[NR-eGR]  Pad  (10H)            0       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total      1099653  551417 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 921119um
[NR-eGR] Total length: 1099653um, number of vias: 551417
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 52721um, number of vias: 32477
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1V)             0  13682 
[NR-eGR]  M2   (2H)         12080  15000 
[NR-eGR]  M3   (3V)         25984   3673 
[NR-eGR]  M4   (4H)         14137    122 
[NR-eGR]  M5   (5V)           519      0 
[NR-eGR]  M6   (6H)             0      0 
[NR-eGR]  M7   (7V)             0      0 
[NR-eGR]  M8   (8H)             0      0 
[NR-eGR]  M9   (9V)             0      0 
[NR-eGR]  Pad  (10H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total        52721  32477 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 24580um
[NR-eGR] Total length: 52721um, number of vias: 32477
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 52721um, number of vias: 32477
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.64 sec, Real: 1.60 sec, Curr Mem: 6191.68 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:01.7 real=0:00:01.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
      Routing using eGR only done.
Net route status summary:
  Clock:       282 (unrouted=0, trialRouted=0, noStatus=0, routed=282, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 65960 (unrouted=10536, trialRouted=55424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=10395, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.9 real=0:00:01.9)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'flatFabric' of instances=69301 and nets=66242 using extraction engine 'pre_route' .
pre_route RC Extraction called for design flatFabric.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 6191.684M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
    Leaving CCOpt scope - Initializing placement interface...
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for tt_0p7v_25c_typ_25c:both.late...
        Clock tree timing engine global stage delay update for tt_0p7v_25c_typ_25c:both.late done. (took cpu=0:00:00.6 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.6 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
          sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
          misc counts      : r=2, pp=0
          cell areas       : b=365.316um^2, i=0.000um^2, icg=395.643um^2, dcg=0.000um^2, l=0.000um^2, total=760.959um^2
          cell capacitance : b=159.397fF, i=0.000fF, icg=208.386fF, dcg=0.000fF, l=0.000fF, total=367.783fF
          sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
          wire capacitance : top=0.000fF, trunk=220.782fF, leaf=1150.494fF, total=1371.276fF
          wire lengths     : top=0.000um, trunk=9003.316um, leaf=43717.768um, total=52721.084um
          hp wire lengths  : top=0.000um, trunk=7878.816um, leaf=16082.604um, total=23961.420um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=320.0ps count=92 avg=25.1ps sd=12.5ps min=9.6ps max=92.3ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
          Leaf  : target=320.0ps count=190 avg=100.5ps sd=26.8ps min=35.7ps max=163.5ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 3 BUFx8_ASAP7_75t_L: 2 BUFx6f_ASAP7_75t_L: 53 BUFx5_ASAP7_75t_L: 55 BUFx4_ASAP7_75t_L: 26 BUFx3_ASAP7_75t_L: 39 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
           ICGs: ICGx8DC_ASAP7_75t_L: 7 ICGx4_ASAP7_75t_L: 4 ICGx3_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 14 ICGx1_ASAP7_75t_L: 19 ICGx1_ASAP7_75t_R: 36 
        Primary reporting skew groups eGRPC initial state:
          skew_group conf_clk/func: insertion delay [min=164.5, max=199.2, avg=188.8, sd=5.6], skew [34.7 vs 32.9*], 99.9% {166.4, 199.2} (wid=87.4 ws=61.2) (gid=162.0 gs=54.4)
        Skew group summary eGRPC initial state:
          skew_group clk/func: insertion delay [min=160.2, max=197.1, avg=182.4, sd=7.0], skew [36.9 vs 32.9*], 99.4% {164.9, 197.1} (wid=62.5 ws=41.6) (gid=167.5 gs=39.1)
          skew_group conf_clk/func: insertion delay [min=164.5, max=199.2, avg=188.8, sd=5.6], skew [34.7 vs 32.9*], 99.9% {166.4, 199.2} (wid=87.4 ws=61.2) (gid=162.0 gs=54.4)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
            sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
            misc counts      : r=2, pp=0
            cell areas       : b=365.316um^2, i=0.000um^2, icg=395.643um^2, dcg=0.000um^2, l=0.000um^2, total=760.959um^2
            cell capacitance : b=159.397fF, i=0.000fF, icg=208.386fF, dcg=0.000fF, l=0.000fF, total=367.783fF
            sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
            wire capacitance : top=0.000fF, trunk=220.782fF, leaf=1150.494fF, total=1371.276fF
            wire lengths     : top=0.000um, trunk=9003.316um, leaf=43717.768um, total=52721.084um
            hp wire lengths  : top=0.000um, trunk=7878.816um, leaf=16082.604um, total=23961.420um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=320.0ps count=92 avg=25.1ps sd=12.5ps min=9.6ps max=92.3ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
            Leaf  : target=320.0ps count=190 avg=100.5ps sd=26.8ps min=35.7ps max=163.5ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 3 BUFx8_ASAP7_75t_L: 2 BUFx6f_ASAP7_75t_L: 53 BUFx5_ASAP7_75t_L: 55 BUFx4_ASAP7_75t_L: 26 BUFx3_ASAP7_75t_L: 39 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
             ICGs: ICGx8DC_ASAP7_75t_L: 7 ICGx4_ASAP7_75t_L: 4 ICGx3_ASAP7_75t_L: 1 ICGx2_ASAP7_75t_L: 14 ICGx1_ASAP7_75t_L: 19 ICGx1_ASAP7_75t_R: 36 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group conf_clk/func: insertion delay [min=164.5, max=199.2], skew [34.7 vs 32.9*]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/func: insertion delay [min=160.2, max=197.1], skew [36.9 vs 32.9*]
            skew_group conf_clk/func: insertion delay [min=164.5, max=199.2], skew [34.7 vs 32.9*]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Moving buffers
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 11 long paths. The largest offset applied was 0.7ps.
            
            
            Skew Group Offsets:
            
            ---------------------------------------------------------------------------------------
            Skew Group    Num.     Num.       Offset        Max       Previous Max.    Current Max.
                          Sinks    Offsets    Percentile    Offset    Path Delay       Path Delay
            ---------------------------------------------------------------------------------------
            clk/func      2602       11         0.423%      0.7ps        197.1ps         196.4ps
            ---------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ps)    To (ps)      Count
            -------------------------------
            below           0.1         1
               0.1       and above     10
            -------------------------------
            
            Mean=0.4ps Median=0.5ps Std.Dev=0.2ps
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 16, numUnchanged = 103, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 163
          CCOpt-eGRPC Downsizing: considered: 119, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 119, unsuccessful: 0, sized: 16
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 1, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 14
          CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 1
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 1, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
            sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
            misc counts      : r=2, pp=0
            cell areas       : b=359.251um^2, i=0.000um^2, icg=395.410um^2, dcg=0.000um^2, l=0.000um^2, total=754.661um^2
            cell capacitance : b=155.024fF, i=0.000fF, icg=208.383fF, dcg=0.000fF, l=0.000fF, total=363.407fF
            sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
            wire capacitance : top=0.000fF, trunk=220.782fF, leaf=1150.494fF, total=1371.276fF
            wire lengths     : top=0.000um, trunk=9003.316um, leaf=43717.768um, total=52721.084um
            hp wire lengths  : top=0.000um, trunk=7878.816um, leaf=16082.604um, total=23961.420um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=320.0ps count=92 avg=24.9ps sd=12.6ps min=9.6ps max=92.3ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
            Leaf  : target=320.0ps count=190 avg=102.0ps sd=26.7ps min=35.7ps max=163.5ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 2 BUFx6f_ASAP7_75t_L: 47 BUFx5_ASAP7_75t_L: 57 BUFx4_ASAP7_75t_L: 28 BUFx3_ASAP7_75t_L: 42 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
             ICGs: ICGx8DC_ASAP7_75t_L: 7 ICGx4_ASAP7_75t_L: 3 ICGx3_ASAP7_75t_L: 2 ICGx2_ASAP7_75t_L: 14 ICGx1_ASAP7_75t_L: 19 ICGx1_ASAP7_75t_R: 36 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group conf_clk/func: insertion delay [min=164.5, max=199.2], skew [34.7 vs 32.9*]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/func: insertion delay [min=160.2, max=197.1], skew [36.9 vs 32.9*]
            skew_group conf_clk/func: insertion delay [min=164.5, max=199.2], skew [34.7 vs 32.9*]
          Legalizer API calls during this step: 219 succeeded with high effort: 219 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:01.7 real=0:00:01.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 282, tested: 282, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
            sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
            misc counts      : r=2, pp=0
            cell areas       : b=359.251um^2, i=0.000um^2, icg=395.410um^2, dcg=0.000um^2, l=0.000um^2, total=754.661um^2
            cell capacitance : b=155.024fF, i=0.000fF, icg=208.383fF, dcg=0.000fF, l=0.000fF, total=363.407fF
            sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
            wire capacitance : top=0.000fF, trunk=220.782fF, leaf=1150.494fF, total=1371.276fF
            wire lengths     : top=0.000um, trunk=9003.316um, leaf=43717.768um, total=52721.084um
            hp wire lengths  : top=0.000um, trunk=7878.816um, leaf=16082.604um, total=23961.420um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=320.0ps count=92 avg=24.9ps sd=12.6ps min=9.6ps max=92.3ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
            Leaf  : target=320.0ps count=190 avg=102.0ps sd=26.7ps min=35.7ps max=163.5ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 2 BUFx6f_ASAP7_75t_L: 47 BUFx5_ASAP7_75t_L: 57 BUFx4_ASAP7_75t_L: 28 BUFx3_ASAP7_75t_L: 42 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
             ICGs: ICGx8DC_ASAP7_75t_L: 7 ICGx4_ASAP7_75t_L: 3 ICGx3_ASAP7_75t_L: 2 ICGx2_ASAP7_75t_L: 14 ICGx1_ASAP7_75t_L: 19 ICGx1_ASAP7_75t_R: 36 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group conf_clk/func: insertion delay [min=164.5, max=199.2], skew [34.7 vs 32.9*]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/func: insertion delay [min=160.2, max=197.1], skew [36.9 vs 32.9*]
            skew_group conf_clk/func: insertion delay [min=164.5, max=199.2], skew [34.7 vs 32.9*]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
          sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
          misc counts      : r=2, pp=0
          cell areas       : b=359.251um^2, i=0.000um^2, icg=395.410um^2, dcg=0.000um^2, l=0.000um^2, total=754.661um^2
          cell capacitance : b=155.024fF, i=0.000fF, icg=208.383fF, dcg=0.000fF, l=0.000fF, total=363.407fF
          sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
          wire capacitance : top=0.000fF, trunk=220.782fF, leaf=1150.494fF, total=1371.276fF
          wire lengths     : top=0.000um, trunk=9003.316um, leaf=43717.768um, total=52721.084um
          hp wire lengths  : top=0.000um, trunk=7878.816um, leaf=16082.604um, total=23961.420um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=320.0ps count=92 avg=24.9ps sd=12.6ps min=9.6ps max=92.3ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
          Leaf  : target=320.0ps count=190 avg=102.0ps sd=26.7ps min=35.7ps max=163.5ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 2 BUFx6f_ASAP7_75t_L: 47 BUFx5_ASAP7_75t_L: 57 BUFx4_ASAP7_75t_L: 28 BUFx3_ASAP7_75t_L: 42 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
           ICGs: ICGx8DC_ASAP7_75t_L: 7 ICGx4_ASAP7_75t_L: 3 ICGx3_ASAP7_75t_L: 2 ICGx2_ASAP7_75t_L: 14 ICGx1_ASAP7_75t_L: 19 ICGx1_ASAP7_75t_R: 36 
        Primary reporting skew groups before routing clock trees:
          skew_group conf_clk/func: insertion delay [min=164.5, max=199.2, avg=189.7, sd=5.6], skew [34.7 vs 32.9*], 99.9% {166.4, 199.2} (wid=87.4 ws=61.2) (gid=162.0 gs=54.4)
        Skew group summary before routing clock trees:
          skew_group clk/func: insertion delay [min=160.2, max=197.1, avg=183.2, sd=7.0], skew [36.9 vs 32.9*], 99.4% {164.9, 197.1} (wid=62.5 ws=41.6) (gid=167.5 gs=37.8)
          skew_group conf_clk/func: insertion delay [min=164.5, max=199.2, avg=189.7, sd=5.6], skew [34.7 vs 32.9*], 99.9% {166.4, 199.2} (wid=87.4 ws=61.2) (gid=162.0 gs=54.4)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 280 clock instances.
  Performing Single Pass Refine Place.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Starting place_detail (0:28:09 mem=4228.6M) ***
Total net bbox length = 9.211e+05 (4.152e+05 5.059e+05) (ext = 3.659e+04)
Move report: Detail placement moves 1029 insts, mean move: 0.99 um, max move: 6.48 um 
	Max move on inst (Tile_2_3_clbalutile/configBlock/confReg_142_reg): (183.56, 256.78) --> (178.16, 255.70)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:00.0 MEM: 4240.0MB
Summary Report:
Instances move: 1029 (out of 55599 movable)
Instances flipped: 7
Mean displacement: 0.99 um
Max displacement: 6.48 um (Instance: Tile_2_3_clbalutile/configBlock/confReg_142_reg) (183.556, 256.78) -> (178.156, 255.7)
	Length: 25 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFHQx4_ASAP7_75t_L
Total net bbox length = 9.216e+05 (4.155e+05 5.062e+05) (ext = 3.657e+04)
Runtime: CPU: 0:00:02.8 REAL: 0:00:00.0 MEM: 4240.0MB
*** Finished place_detail (0:28:11 mem=4240.0M) ***
  ClockRefiner summary
  All clock instances: Moved 219, flipped 165 and cell swapped 0 (out of a total of 13490).
  The largest move was 6.48 um for Tile_2_3_clbalutile/configBlock/confReg_142_reg.
  Restoring place_status_cts on 280 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.1 real=0:00:00.8)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:09.3 real=0:00:06.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       282 (unrouted=0, trialRouted=0, noStatus=0, routed=282, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 65960 (unrouted=10536, trialRouted=55424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=10395, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 282 nets for routing of which 282 have one or more fixed wires.
(ccopt eGR): Start to route 282 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 17326 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40132
[NR-eGR] #PG Blockages       : 17326
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 55847 nets ( ignored 55565 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 282 clock nets ( 282 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 282
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 282 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.720032e+04um
[NR-eGR] Create a new net group with 60 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 60 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.731992e+04um
[NR-eGR] Create a new net group with 41 nets and layer range [3, 7]
[NR-eGR] Layer group 3: route 41 net(s) in layer range [3, 7]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.482808e+04um
[NR-eGR] Create a new net group with 33 nets and layer range [2, 7]
[NR-eGR] Layer group 4: route 33 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.904736e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1V)             0  196297 
[NR-eGR]  M2   (2H)        173691  241276 
[NR-eGR]  M3   (3V)        282878   66284 
[NR-eGR]  M4   (4H)        207229   31530 
[NR-eGR]  M5   (5V)        212557   11683 
[NR-eGR]  M6   (6H)        130572    4327 
[NR-eGR]  M7   (7V)         92760       0 
[NR-eGR]  M8   (8H)             0       0 
[NR-eGR]  M9   (9V)             0       0 
[NR-eGR]  Pad  (10H)            0       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total      1099688  551397 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 921647um
[NR-eGR] Total length: 1099688um, number of vias: 551397
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 52756um, number of vias: 32457
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1V)             0  13682 
[NR-eGR]  M2   (2H)         12146  15006 
[NR-eGR]  M3   (3V)         25995   3650 
[NR-eGR]  M4   (4H)         14078    119 
[NR-eGR]  M5   (5V)           537      0 
[NR-eGR]  M6   (6H)             0      0 
[NR-eGR]  M7   (7V)             0      0 
[NR-eGR]  M8   (8H)             0      0 
[NR-eGR]  M9   (9V)             0      0 
[NR-eGR]  Pad  (10H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total        52756  32457 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 24589um
[NR-eGR] Total length: 52756um, number of vias: 32457
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 52756um, number of vias: 32457
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.69 sec, Real: 1.70 sec, Curr Mem: 4218.88 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:01.8 real=0:00:01.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 282 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
      Clock detailed routing...
        NanoRoute...

route_global_detail

#Start route_global_detail on Sun Mar  3 07:08:16 2024
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=282)
#num needed restored net=0
#need_extraction net=0 (total=66242)
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 52756 um.
#Total half perimeter of net bounding box = 24991 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 12146 um.
#Total wire length on LAYER M3 = 25995 um.
#Total wire length on LAYER M4 = 14078 um.
#Total wire length on LAYER M5 = 537 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 32457
#Up-Via Summary (total 32457):
#           
#-----------------------
# M1              13682
# M2              15006
# M3               3650
# M4                119
#-----------------------
#                 32457 
#
#Start routing data preparation on Sun Mar  3 07:08:16 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.700] has 66240 nets.
#Voltage range [0.700 - 0.700] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
#WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
#WARNING (NRDB-2322) There are no valid layer for shielding.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2561.52 (MB), peak = 3503.05 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2565.15 (MB), peak = 3503.05 (MB)
#Start instance access analysis using 16 threads...
#Set layer M2 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.33 (MB)
#Total memory = 2565.48 (MB)
#Peak memory = 3503.05 (MB)
#Data initialization: cpu:00:00:02, real:00:00:01, mem:2.5 GB, peak:3.4 GB --2.97 [16]--
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#    28381 ( 2         pin),  11602 ( 3         pin),   5041 ( 4         pin),
#     5081 ( 5         pin),   2711 ( 6         pin),   1132 ( 7         pin),
#      404 ( 8         pin),    283 ( 9         pin),    838 (10-19      pin),
#      111 (20-29      pin),     47 (30-39      pin),     17 (40-49      pin),
#       29 (50-59      pin),     35 (60-69      pin),     18 (70-79      pin),
#       69 (80-89      pin),     37 (90-99      pin),     11 (100-199    pin),
#        0 (>=2000     pin).
#Total: 66242 nets, 55847 non-trivial nets, 282 fully global routed, 282 clocks,
#       282 nets have extra space, 282 nets have layer range,
#       282 nets have weight, 282 nets have avoid detour,
#       282 nets have priority.
#
#Nets in 1 layer range:
#   ( 3 M3 ,  4 M4 ) :      282 ( 0.5%)
#
#282 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --3.48 [16]--
#
#Net length summary:
#Layer    H-Len   V-Len         Total       #Up-Via
#--------------------------------------------------
# 1 M1        0       0       0(  0%)   13682( 25%)
# 2 M2    11417       0   11417( 22%)   38321( 69%)
# 3 M3        0   26723   26723( 51%)    3650(  7%)
# 4 M4    14077       0   14077( 27%)     119(  0%)
# 5 M5        0     537     537(  1%)       0(  0%)
# 6 M6        0       0       0(  0%)       0(  0%)
# 7 M7        0       0       0(  0%)       0(  0%)
# 8 M8        0       0       0(  0%)       0(  0%)
# 9 M9        0       0       0(  0%)       0(  0%)
#10 Pad       0       0       0(  0%)       0(  0%)
#--------------------------------------------------
#         25495   27260   52756         55772      
#
#Net length and overlap summary:
#Layer    H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#----------------------------------------------------------------------------------------------
# 1 M1        0       0       0(  0%)   13682( 43%)       0(  0%)      0(  0.0%)      0(  0.0%)
# 2 M2    12555       0   12555( 24%)   15017( 47%)       0(  0%)      0(  0.0%)      0(  0.0%)
# 3 M3        0   25908   25908( 49%)    3043( 10%)       0(  0%)      0(  0.0%)      0(  0.0%)
# 4 M4    13889       0   13889( 26%)      63(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
# 5 M5        0     430     430(  1%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
# 6 M6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
# 7 M7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
# 8 M8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
# 9 M9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#10 Pad       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#----------------------------------------------------------------------------------------------
#         26445   26339   52784         31805             0            0              0        
#
#Line Assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = 50.52 (MB)
#Total memory = 2661.54 (MB)
#Peak memory = 3503.05 (MB)
#End Line Assignment: cpu:00:00:04, real:00:00:01, mem:2.6 GB, peak:3.4 GB --5.03 [16]--
#
#Begin assignment summary ...
#
#  Total number of segments             = 18458
#  Total number of overlap segments     =     0 (  0.0%)
#  Total number of assigned segments    =  5481 ( 29.7%)
#  Total number of shifted segments     =   220 (  1.2%)
#  Average movement of shifted segments =     3.16 tracks
#
#  Total number of overlaps             =     0
#  Total length of overlaps             =     0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 50628 um.
#Total half perimeter of net bounding box = 24991 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 10867 um.
#Total wire length on LAYER M3 = 25463 um.
#Total wire length on LAYER M4 = 13867 um.
#Total wire length on LAYER M5 = 430 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 31805
#Up-Via Summary (total 31805):
#           
#-----------------------
# M1              13682
# M2              15017
# M3               3043
# M4                 63
#-----------------------
#                 31805 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:02
#Increased memory = -8.67 (MB)
#Total memory = 2624.30 (MB)
#Peak memory = 3503.05 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 16 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1422
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop    EolKO   NUTWre   Totals
#	M1            0        0        0        0        0     1387     1387
#	M2            0        2       29        0        0        0       31
#	M3            1        0        0        1        0        0        2
#	M4            0        0        0        0        2        0        2
#	Totals        1        2       29        1        2     1387     1422
#cpu time = 00:01:17, elapsed time = 00:00:05, memory = 2624.20 (MB), peak = 3503.05 (MB)
#start 1st optimization iteration ...
#   number of violations = 45
#
#    By Layer and Type :
#	         NUTWre   Totals
#	M1           45       45
#	Totals       45       45
#cpu time = 00:01:02, elapsed time = 00:00:04, memory = 2622.40 (MB), peak = 3503.05 (MB)
#start 2nd optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         NUTWre   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2618.22 (MB), peak = 3503.05 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         NUTWre   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2617.62 (MB), peak = 3503.05 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2617.15 (MB), peak = 3503.05 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 51791 um.
#Total half perimeter of net bounding box = 24991 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 8201 um.
#Total wire length on LAYER M3 = 25935 um.
#Total wire length on LAYER M4 = 17225 um.
#Total wire length on LAYER M5 = 430 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 34187
#Up-Via Summary (total 34187):
#           
#-----------------------
# M1              13683
# M2              14174
# M3               6266
# M4                 64
#-----------------------
#                 34187 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:22
#Elapsed time = 00:00:10
#Increased memory = -7.21 (MB)
#Total memory = 2617.09 (MB)
#Peak memory = 3503.05 (MB)
#Skip updating routing design signature in db-snapshot flow
#route_detail Statistics:
#Cpu time = 00:02:22
#Elapsed time = 00:00:10
#Increased memory = -7.21 (MB)
#Total memory = 2617.10 (MB)
#Peak memory = 3503.05 (MB)
#	no debugging net set
#
#route_global_detail statistics:
#Cpu time = 00:02:29
#Elapsed time = 00:00:12
#Increased memory = -19.86 (MB)
#Total memory = 2624.80 (MB)
#Peak memory = 3503.05 (MB)
#Number of warnings = 5
#Total number of warnings = 16
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sun Mar  3 07:08:27 2024
#
        NanoRoute done. (took cpu=0:02:29 real=0:00:11.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   NanoRoute
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 282 net(s)
Set FIXED placed status on 280 instance(s)
      Route Remaining Unrouted Nets...
Running route_early_global to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4347.18 MB )
[NR-eGR] Running Early Global Route on this N7 design with N7 settings
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 29414 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40132
[NR-eGR] #PG Blockages       : 29414
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 282  Num Prerouted Wires = 39307
[NR-eGR] Read 55847 nets ( ignored 282 )
[NR-eGR] #standard cell terms   : 184524
[NR-eGR] #moved terms           : 108137
[NR-eGR] #off-track terms       : 57610
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 55565
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55565 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.00% V. EstWL: 1.012690e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1020( 2.39%)       106( 0.25%)         4( 0.01%)   ( 2.65%) 
[NR-eGR]      M3 ( 3)      2600( 6.10%)        69( 0.16%)         1( 0.00%)   ( 6.26%) 
[NR-eGR]      M4 ( 4)       271( 0.64%)         3( 0.01%)         0( 0.00%)   ( 0.64%) 
[NR-eGR]      M5 ( 5)         8( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M6 ( 6)        18( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      3917( 1.53%)       178( 0.07%)         5( 0.00%)   ( 1.60%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.24% H + 0.07% V
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1V)             0  197945 
[NR-eGR]  M2   (2H)        174379  244022 
[NR-eGR]  M3   (3V)        288025   68270 
[NR-eGR]  M4   (4H)        206179   31828 
[NR-eGR]  M5   (5V)        214512   11926 
[NR-eGR]  M6   (6H)        133748    4382 
[NR-eGR]  M7   (7V)         91121       0 
[NR-eGR]  M8   (8H)             0       0 
[NR-eGR]  M9   (9V)             0       0 
[NR-eGR]  Pad  (10H)            0       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total      1107963  558373 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 921647um
[NR-eGR] Total length: 1107963um, number of vias: 558373
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.55 sec, Real: 2.21 sec, Curr Mem: 4370.20 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:03.6 real=0:00:02.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Route Remaining Unrouted Nets
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       282 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=282, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 65960 (unrouted=10395, trialRouted=55565, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=10395, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:02:35 real=0:00:16.4)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'flatFabric' of instances=69301 and nets=66242 using extraction engine 'pre_route' .
pre_route RC Extraction called for design flatFabric.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 4343.203M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock tree timing engine global stage delay update for tt_0p7v_25c_typ_25c:both.late...
  Clock tree timing engine global stage delay update for tt_0p7v_25c_typ_25c:both.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
    sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
    misc counts      : r=2, pp=0
    cell areas       : b=359.251um^2, i=0.000um^2, icg=395.410um^2, dcg=0.000um^2, l=0.000um^2, total=754.661um^2
    cell capacitance : b=155.024fF, i=0.000fF, icg=208.383fF, dcg=0.000fF, l=0.000fF, total=363.407fF
    sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
    wire capacitance : top=0.000fF, trunk=223.611fF, leaf=1131.110fF, total=1354.721fF
    wire lengths     : top=0.000um, trunk=9075.324um, leaf=42715.792um, total=51791.116um
    hp wire lengths  : top=0.000um, trunk=7878.816um, leaf=16091.028um, total=23969.844um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=320.0ps count=92 avg=25.1ps sd=12.7ps min=9.6ps max=92.9ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Leaf  : target=320.0ps count=190 avg=101.1ps sd=26.5ps min=35.8ps max=161.9ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 2 BUFx6f_ASAP7_75t_L: 47 BUFx5_ASAP7_75t_L: 57 BUFx4_ASAP7_75t_L: 28 BUFx3_ASAP7_75t_L: 42 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
     ICGs: ICGx8DC_ASAP7_75t_L: 7 ICGx4_ASAP7_75t_L: 3 ICGx3_ASAP7_75t_L: 2 ICGx2_ASAP7_75t_L: 14 ICGx1_ASAP7_75t_L: 19 ICGx1_ASAP7_75t_R: 36 
  Primary reporting skew groups after routing clock trees:
    skew_group conf_clk/func: insertion delay [min=164.4, max=200.6, avg=190.0, sd=5.4], skew [36.2 vs 32.9*], 99.8% {167.9, 200.6} (wid=84.9 ws=58.6) (gid=162.0 gs=53.0)
  Skew group summary after routing clock trees:
    skew_group clk/func: insertion delay [min=160.5, max=196.3, avg=183.1, sd=7.0], skew [35.8 vs 32.9*], 99.7% {163.6, 196.3} (wid=61.0 ws=40.8) (gid=167.6 gs=37.1)
    skew_group conf_clk/func: insertion delay [min=164.4, max=200.6, avg=190.0, sd=5.4], skew [36.2 vs 32.9*], 99.8% {167.9, 200.6} (wid=84.9 ws=58.6) (gid=162.0 gs=53.0)
  CCOpt::Phase::Routing done. (took cpu=0:02:36 real=0:00:17.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.1)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 282, tested: 282, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
        sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
        misc counts      : r=2, pp=0
        cell areas       : b=359.251um^2, i=0.000um^2, icg=395.410um^2, dcg=0.000um^2, l=0.000um^2, total=754.661um^2
        cell capacitance : b=155.024fF, i=0.000fF, icg=208.383fF, dcg=0.000fF, l=0.000fF, total=363.407fF
        sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
        wire capacitance : top=0.000fF, trunk=223.611fF, leaf=1131.110fF, total=1354.721fF
        wire lengths     : top=0.000um, trunk=9075.324um, leaf=42715.792um, total=51791.116um
        hp wire lengths  : top=0.000um, trunk=7878.816um, leaf=16091.028um, total=23969.844um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=320.0ps count=92 avg=25.1ps sd=12.7ps min=9.6ps max=92.9ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
        Leaf  : target=320.0ps count=190 avg=101.1ps sd=26.5ps min=35.8ps max=161.9ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 2 BUFx6f_ASAP7_75t_L: 47 BUFx5_ASAP7_75t_L: 57 BUFx4_ASAP7_75t_L: 28 BUFx3_ASAP7_75t_L: 42 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
         ICGs: ICGx8DC_ASAP7_75t_L: 7 ICGx4_ASAP7_75t_L: 3 ICGx3_ASAP7_75t_L: 2 ICGx2_ASAP7_75t_L: 14 ICGx1_ASAP7_75t_L: 19 ICGx1_ASAP7_75t_R: 36 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group conf_clk/func: insertion delay [min=164.4, max=200.6], skew [36.2 vs 32.9*]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/func: insertion delay [min=160.5, max=196.3], skew [35.8 vs 32.9*]
        skew_group conf_clk/func: insertion delay [min=164.4, max=200.6], skew [36.2 vs 32.9*]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Upsizing To Fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 282, tested: 282, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
        sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
        misc counts      : r=2, pp=0
        cell areas       : b=359.251um^2, i=0.000um^2, icg=395.410um^2, dcg=0.000um^2, l=0.000um^2, total=754.661um^2
        cell capacitance : b=155.024fF, i=0.000fF, icg=208.383fF, dcg=0.000fF, l=0.000fF, total=363.407fF
        sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
        wire capacitance : top=0.000fF, trunk=223.611fF, leaf=1131.110fF, total=1354.721fF
        wire lengths     : top=0.000um, trunk=9075.324um, leaf=42715.792um, total=51791.116um
        hp wire lengths  : top=0.000um, trunk=7878.816um, leaf=16091.028um, total=23969.844um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=320.0ps count=92 avg=25.1ps sd=12.7ps min=9.6ps max=92.9ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
        Leaf  : target=320.0ps count=190 avg=101.1ps sd=26.5ps min=35.8ps max=161.9ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 2 BUFx6f_ASAP7_75t_L: 47 BUFx5_ASAP7_75t_L: 57 BUFx4_ASAP7_75t_L: 28 BUFx3_ASAP7_75t_L: 42 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
         ICGs: ICGx8DC_ASAP7_75t_L: 7 ICGx4_ASAP7_75t_L: 3 ICGx3_ASAP7_75t_L: 2 ICGx2_ASAP7_75t_L: 14 ICGx1_ASAP7_75t_L: 19 ICGx1_ASAP7_75t_R: 36 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group conf_clk/func: insertion delay [min=164.4, max=200.6], skew [36.2 vs 33.0*]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/func: insertion delay [min=160.5, max=196.3], skew [35.8 vs 33.0*]
        skew_group conf_clk/func: insertion delay [min=164.4, max=200.6], skew [36.2 vs 33.0*]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing DRVs
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 282, nets tested: 282, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=359.251um^2, i=0.000um^2, icg=395.410um^2, dcg=0.000um^2, l=0.000um^2, total=754.661um^2
      cell capacitance : b=155.024fF, i=0.000fF, icg=208.383fF, dcg=0.000fF, l=0.000fF, total=363.407fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=223.611fF, leaf=1131.110fF, total=1354.721fF
      wire lengths     : top=0.000um, trunk=9075.324um, leaf=42715.792um, total=51791.116um
      hp wire lengths  : top=0.000um, trunk=7878.816um, leaf=16091.028um, total=23969.844um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=320.0ps count=92 avg=25.1ps sd=12.7ps min=9.6ps max=92.9ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=101.1ps sd=26.5ps min=35.8ps max=161.9ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 2 BUFx8_ASAP7_75t_L: 2 BUFx6f_ASAP7_75t_L: 47 BUFx5_ASAP7_75t_L: 57 BUFx4_ASAP7_75t_L: 28 BUFx3_ASAP7_75t_L: 42 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
       ICGs: ICGx8DC_ASAP7_75t_L: 7 ICGx4_ASAP7_75t_L: 3 ICGx3_ASAP7_75t_L: 2 ICGx2_ASAP7_75t_L: 14 ICGx1_ASAP7_75t_L: 19 ICGx1_ASAP7_75t_R: 36 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group conf_clk/func: insertion delay [min=164.4, max=200.6, avg=190.0, sd=5.4], skew [36.2 vs 33.0*], 99.8% {167.4, 200.4} (wid=84.9 ws=58.6) (gid=162.0 gs=53.0)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/func: insertion delay [min=160.5, max=196.3, avg=183.1, sd=7.0], skew [35.8 vs 33.0*], 99.7% {163.6, 196.3} (wid=61.0 ws=40.8) (gid=167.6 gs=37.1)
      skew_group conf_clk/func: insertion delay [min=164.4, max=200.6, avg=190.0, sd=5.4], skew [36.2 vs 33.0*], 99.8% {167.4, 200.4} (wid=84.9 ws=58.6) (gid=162.0 gs=53.0)
    Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Buffering to fix DRVs
    PostConditioning Fixing Skew by cell sizing...
      Resized 7 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      ---------------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized             Downsized          Swapped Same Size    Total Changed       Not Sized
      ---------------------------------------------------------------------------------------------------------------------------------
      top                0                    0                   0                  0                    0                   0
      trunk             16 [59.3%]            0                   1 (6.2%)           0                    1 (6.2%)           15 (93.8%)
      leaf              11 [40.7%]            6 (54.5%)           0                  0                    6 (54.5%)           5 (45.5%)
      ---------------------------------------------------------------------------------------------------------------------------------
      Total             27 [100.0%]           6 (22.2%)           1 (3.7%)           0                    7 (25.9%)          20 (74.1%)
      ---------------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 6, Downsized: 1, Sized but same area: 0, Unchanged: 20, Area change: 2.333um^2 (0.309%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
        sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
        misc counts      : r=2, pp=0
        cell areas       : b=361.584um^2, i=0.000um^2, icg=395.410um^2, dcg=0.000um^2, l=0.000um^2, total=756.994um^2
        cell capacitance : b=158.228fF, i=0.000fF, icg=208.383fF, dcg=0.000fF, l=0.000fF, total=366.611fF
        sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
        wire capacitance : top=0.000fF, trunk=223.611fF, leaf=1131.110fF, total=1354.721fF
        wire lengths     : top=0.000um, trunk=9075.324um, leaf=42715.792um, total=51791.116um
        hp wire lengths  : top=0.000um, trunk=7878.816um, leaf=16091.028um, total=23969.844um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=320.0ps count=92 avg=25.2ps sd=12.6ps min=9.6ps max=92.9ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
        Leaf  : target=320.0ps count=190 avg=100.7ps sd=26.6ps min=35.8ps max=161.9ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 1 BUFx8_ASAP7_75t_L: 3 BUFx6f_ASAP7_75t_L: 53 BUFx5_ASAP7_75t_L: 51 BUFx4_ASAP7_75t_L: 28 BUFx3_ASAP7_75t_L: 42 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
         ICGs: ICGx8DC_ASAP7_75t_L: 7 ICGx4_ASAP7_75t_L: 3 ICGx3_ASAP7_75t_L: 2 ICGx2_ASAP7_75t_L: 14 ICGx1_ASAP7_75t_L: 19 ICGx1_ASAP7_75t_R: 36 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group conf_clk/func: insertion delay [min=164.4, max=199.4, avg=189.8, sd=5.4], skew [35.0 vs 33.0*], 100% {166.8, 199.4} (wid=84.9 ws=58.6) (gid=162.0 gs=53.0)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/func: insertion delay [min=162.1, max=195.5, avg=184.2, sd=7.2], skew [33.4 vs 33.0*], 99.8% {162.7, 195.5} (wid=59.9 ws=40.8) (gid=170.3 gs=37.1)
        skew_group conf_clk/func: insertion delay [min=164.4, max=199.4, avg=189.8, sd=5.4], skew [35.0 vs 33.0*], 100% {166.8, 199.4} (wid=84.9 ws=58.6) (gid=162.0 gs=53.0)
      Legalizer API calls during this step: 63 succeeded with high effort: 63 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:01.1 real=0:00:01.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 280 clock instances.
    Performing Single Pass Refine Place.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Starting place_detail (0:30:51 mem=4474.1M) ***
Total net bbox length = 9.216e+05 (4.155e+05 5.062e+05) (ext = 3.657e+04)
Move report: Detail placement moves 3 insts, mean move: 0.36 um, max move: 0.43 um 
	Max move on inst (Tile_1_0_EMPTY/g4278): (174.27, 126.10) --> (174.70, 126.10)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:01.0 MEM: 4485.6MB
Summary Report:
Instances move: 3 (out of 55599 movable)
Instances flipped: 0
Mean displacement: 0.36 um
Max displacement: 0.43 um (Instance: Tile_1_0_EMPTY/g4278) (174.268, 126.1) -> (174.7, 126.1)
	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: OAI211xp5_ASAP7_75t_L
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 9.216e+05 (4.155e+05 5.062e+05) (ext = 3.657e+04)
Runtime: CPU: 0:00:02.6 REAL: 0:00:01.0 MEM: 4485.6MB
*** Finished place_detail (0:30:53 mem=4485.6M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 13490).
    Restoring place_status_cts on 280 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.9 real=0:00:00.7)
  PostConditioning done.
Net route status summary:
  Clock:       282 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=282, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 65960 (unrouted=10395, trialRouted=55565, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=10395, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for tt_0p7v_25c_typ_25c:both.late...
  Clock tree timing engine global stage delay update for tt_0p7v_25c_typ_25c:both.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
    sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
    misc counts      : r=2, pp=0
    cell areas       : b=361.584um^2, i=0.000um^2, icg=395.410um^2, dcg=0.000um^2, l=0.000um^2, total=756.994um^2
    cell capacitance : b=158.228fF, i=0.000fF, icg=208.383fF, dcg=0.000fF, l=0.000fF, total=366.611fF
    sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
    wire capacitance : top=0.000fF, trunk=223.611fF, leaf=1131.110fF, total=1354.721fF
    wire lengths     : top=0.000um, trunk=9075.324um, leaf=42715.792um, total=51791.116um
    hp wire lengths  : top=0.000um, trunk=7878.816um, leaf=16091.028um, total=23969.844um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=320.0ps count=92 avg=25.2ps sd=12.6ps min=9.6ps max=92.9ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Leaf  : target=320.0ps count=190 avg=100.7ps sd=26.6ps min=35.8ps max=161.9ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 1 BUFx8_ASAP7_75t_L: 3 BUFx6f_ASAP7_75t_L: 53 BUFx5_ASAP7_75t_L: 51 BUFx4_ASAP7_75t_L: 28 BUFx3_ASAP7_75t_L: 42 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
     ICGs: ICGx8DC_ASAP7_75t_L: 7 ICGx4_ASAP7_75t_L: 3 ICGx3_ASAP7_75t_L: 2 ICGx2_ASAP7_75t_L: 14 ICGx1_ASAP7_75t_L: 19 ICGx1_ASAP7_75t_R: 36 
  Primary reporting skew groups after post-conditioning:
    skew_group conf_clk/func: insertion delay [min=164.4, max=199.4, avg=189.8, sd=5.4], skew [35.0 vs 33.0*], 100% {166.8, 199.4} (wid=84.9 ws=58.6) (gid=162.0 gs=53.0)
  Skew group summary after post-conditioning:
    skew_group clk/func: insertion delay [min=162.1, max=195.5, avg=184.2, sd=7.2], skew [33.4 vs 33.0*], 99.8% {162.7, 195.5} (wid=59.9 ws=40.8) (gid=170.3 gs=37.1)
    skew_group conf_clk/func: insertion delay [min=164.4, max=199.4, avg=189.8, sd=5.4], skew [35.0 vs 33.0*], 100% {166.8, 199.4} (wid=84.9 ws=58.6) (gid=162.0 gs=53.0)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:06.1 real=0:00:03.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PostConditioning
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------
  Cell type                 Count    Area       Capacitance
  ---------------------------------------------------------
  Buffers                    199     361.584      158.228
  Inverters                    0       0.000        0.000
  Integrated Clock Gates      81     395.410      208.383
  Discrete Clock Gates         0       0.000        0.000
  Clock Logic                  0       0.000        0.000
  All                        280     756.994      366.611
  ---------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             13210
  Enable Latch            0
  Load Capacitance        0
  Antenna Diode           0
  Node Sink               0
  Total               13210
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      9075.324
  Leaf      42715.792
  Total     51791.116
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       7878.816
  Leaf       16091.028
  Total      23969.844
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------------
  Type     Gate        Wire        Total
  -----------------------------------------
  Top         0.000       0.000       0.000
  Trunk     366.589     223.611     590.200
  Leaf     6488.352    1131.110    7619.462
  Total    6854.942    1354.721    8209.663
  -----------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------
  Total       Average    Std. Dev.    Min      Max
  --------------------------------------------------
  6488.356     0.491       0.001      0.475    0.491
  --------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min     Max      Distribution                                                                Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       320.0       92       25.2       12.6        9.6     92.9    {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}          -
  Leaf        320.0      190      100.7       26.6       35.8    161.9    {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}         -
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------------------
  Name                   Type      Inst     Inst Area 
                                   Count    (um^2)
  ----------------------------------------------------
  BUFx12_ASAP7_75t_L     buffer      1         3.732
  BUFx10_ASAP7_75t_L     buffer      1         3.266
  BUFx8_ASAP7_75t_L      buffer      3         8.398
  BUFx6f_ASAP7_75t_L     buffer     53       123.638
  BUFx5_ASAP7_75t_L      buffer     51        95.178
  BUFx4_ASAP7_75t_L      buffer     28        45.723
  BUFx3_ASAP7_75t_L      buffer     42        58.787
  BUFx2_ASAP7_75t_L      buffer     18        20.995
  HB1xp67_ASAP7_75t_L    buffer      1         0.933
  HB1xp67_ASAP7_75t_R    buffer      1         0.933
  ICGx8DC_ASAP7_75t_L    icg         7        78.382
  ICGx4_ASAP7_75t_L      icg         3        14.697
  ICGx3_ASAP7_75t_L      icg         2         9.331
  ICGx2_ASAP7_75t_L      icg        14        62.052
  ICGx1_ASAP7_75t_L      icg        19        79.782
  ICGx1_ASAP7_75t_R      icg        36       151.165
  ----------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                      Skew Group       Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  tt_0p7v_25c_typ_25c:both.late    conf_clk/func    164.4     199.4     35.0       33.0*         58.6            30.7            189.8         5.4      100% {166.8, 199.4}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                      Skew Group       Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  tt_0p7v_25c_typ_25c:both.late    clk/func         162.1     195.5     33.4       33.0*         40.8            29.5            184.2         7.2      99.8% {162.7, 195.5}
  tt_0p7v_25c_typ_25c:both.late    conf_clk/func    164.4     199.4     35.0       33.0*         58.6            30.7            189.8         5.4      100% {166.8, 199.4}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                      Skew Group       Min/Max    Delay    Pin
  ----------------------------------------------------------------------------------------------------------------------------------------
  tt_0p7v_25c_typ_25c:both.late    clk/func         Min        162.1    Tile_2_2_clbalutile/logicBlock/BLE_1_bleFF_reg/CLK
  tt_0p7v_25c_typ_25c:both.late    clk/func         Max        195.5    Tile_4_2_iotile/SBMux_L2_C73_N2393_O_0_C_5_io_out_pb_SB_FF_reg/CLK
  tt_0p7v_25c_typ_25c:both.late    conf_clk/func    Min        164.4    Tile_1_3_clbalutile/configBlock/confReg_58_reg/CLK
  tt_0p7v_25c_typ_25c:both.late    conf_clk/func    Max        199.4    Tile_3_2_clbalutile/configBlock/confReg_481_reg/CLK
  ----------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: flatFabric
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=7149.93)
Total number of fetched objects 62192
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=7941.8 CPU=0:00:01.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=7941.8 CPU=0:00:03.2 REAL=0:00:01.0)
	Clock: clk, View: func_typ, Ideal Latency: 0, Propagated Latency: 184.076
	 Executing: set_clock_latency -source -early -max -rise -184.076 [get_pins clock]
	Clock: clk, View: func_typ, Ideal Latency: 0, Propagated Latency: 184.076
	 Executing: set_clock_latency -source -late -max -rise -184.076 [get_pins clock]
	Clock: clk, View: func_typ, Ideal Latency: 0, Propagated Latency: 181.247
	 Executing: set_clock_latency -source -early -max -fall -181.247 [get_pins clock]
	Clock: clk, View: func_typ, Ideal Latency: 0, Propagated Latency: 181.247
	 Executing: set_clock_latency -source -late -max -fall -181.247 [get_pins clock]
	Clock: conf_clk, View: func_typ, Ideal Latency: 0, Propagated Latency: 189.75
	 Executing: set_clock_latency -source -early -max -rise -189.75 [get_pins io_ctrlSignals_confClock]
	Clock: conf_clk, View: func_typ, Ideal Latency: 0, Propagated Latency: 189.75
	 Executing: set_clock_latency -source -late -max -rise -189.75 [get_pins io_ctrlSignals_confClock]
	Clock: conf_clk, View: func_typ, Ideal Latency: 0, Propagated Latency: 189.69
	 Executing: set_clock_latency -source -early -max -fall -189.69 [get_pins io_ctrlSignals_confClock]
	Clock: conf_clk, View: func_typ, Ideal Latency: 0, Propagated Latency: 189.69
	 Executing: set_clock_latency -source -late -max -fall -189.69 [get_pins io_ctrlSignals_confClock]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:08.7 real=0:00:02.0)
Clock DAG stats after update timingGraph:
  cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
  sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
  misc counts      : r=2, pp=0
  cell areas       : b=361.584um^2, i=0.000um^2, icg=395.410um^2, dcg=0.000um^2, l=0.000um^2, total=756.994um^2
  cell capacitance : b=158.228fF, i=0.000fF, icg=208.383fF, dcg=0.000fF, l=0.000fF, total=366.611fF
  sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
  wire capacitance : top=0.000fF, trunk=223.611fF, leaf=1131.110fF, total=1354.721fF
  wire lengths     : top=0.000um, trunk=9075.324um, leaf=42715.792um, total=51791.116um
  hp wire lengths  : top=0.000um, trunk=7878.816um, leaf=16091.028um, total=23969.844um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=320.0ps count=92 avg=25.2ps sd=12.6ps min=9.6ps max=92.9ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
  Leaf  : target=320.0ps count=190 avg=100.7ps sd=26.6ps min=35.8ps max=161.9ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 1 BUFx8_ASAP7_75t_L: 3 BUFx6f_ASAP7_75t_L: 53 BUFx5_ASAP7_75t_L: 51 BUFx4_ASAP7_75t_L: 28 BUFx3_ASAP7_75t_L: 42 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
   ICGs: ICGx8DC_ASAP7_75t_L: 7 ICGx4_ASAP7_75t_L: 3 ICGx3_ASAP7_75t_L: 2 ICGx2_ASAP7_75t_L: 14 ICGx1_ASAP7_75t_L: 19 ICGx1_ASAP7_75t_R: 36 
Primary reporting skew groups after update timingGraph:
  skew_group conf_clk/func: insertion delay [min=164.4, max=199.4, avg=189.8, sd=5.4], skew [35.0 vs 33.0*], 100% {166.8, 199.4} (wid=84.9 ws=58.6) (gid=162.0 gs=53.0)
Skew group summary after update timingGraph:
  skew_group clk/func: insertion delay [min=162.1, max=195.5, avg=184.2, sd=7.2], skew [33.4 vs 33.0*], 99.8% {162.7, 195.5} (wid=59.9 ws=40.8) (gid=170.3 gs=37.1)
  skew_group conf_clk/func: insertion delay [min=164.4, max=199.4, avg=189.8, sd=5.4], skew [35.0 vs 33.0*], 100% {166.8, 199.4} (wid=84.9 ws=58.6) (gid=162.0 gs=53.0)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:08.9 real=0:00:02.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Tidy Up And Update Timing
Runtime done. (took cpu=0:07:10 real=0:01:52)
Runtime Summary
===============
Clock Runtime:  (61%) Core CTS          65.29 (Init 9.73, Construction 20.56, Implementation 25.93, eGRPC 3.47, PostConditioning 2.58, Other 3.03)
Clock Runtime:  (17%) CTS services      19.11 (RefinePlace 2.63, EarlyGlobalClock 3.53, NanoRoute 11.88, ExtractRC 1.06, TimingAnalysis 0.00)
Clock Runtime:  (20%) Other CTS         21.84 (Init 1.75, CongRepair/EGR-DP 18.07, TimingUpdate 2.02, Other 0.00)
Clock Runtime: (100%) Total            106.24

Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2870.2M, totSessionCpu=0:31:04 **
GigaOpt running with 16 threads.
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** InitOpt #2 [begin] : totSession cpu/real = 0:31:04.0/0:05:53.8 (5.3), mem = 4591.6M
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
**opt_design ... cpu = 0:00:03, real = 0:00:01, mem = 2806.9M, totSessionCpu=0:31:07 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_useful_skew_eco_route false
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4423.6M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: flatFabric
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=4429.61)
Total number of fetched objects 62192
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=5191.32 CPU=0:00:10.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=5191.32 CPU=0:00:12.6 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:16.2 real=0:00:04.0 totSessionCpu=0:31:24 mem=5191.3M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 func_typ 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.012  |  0.012  |   N/A   |  0.884  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|  13246  |  12682  |   N/A   |  3014   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (5)       |   -0.050   |      1 (5)       |
|   max_fanout   |     93 (93)      |    -45     |    259 (259)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.294%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:21, real = 0:00:06, mem = 2837.7M, totSessionCpu=0:31:25 **
*** InitOpt #2 [finish] : cpu/real = 0:00:21.0/0:00:05.9 (3.6), totSession cpu/real = 0:31:25.0/0:05:59.7 (5.2), mem = 4508.9M
** INFO : this run is activating low effort ccoptDesign flow
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
OPTC: m1 20.0 20.0
#optDebug: fT-E <X 2 0 0 1>
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 16 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 13.0
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:31:29.2/0:06:00.4 (5.2), mem = 4482.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        282 | default  |
| M4 (z=4)  |          8 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.7/0:00:00.6 (1.1), totSession cpu/real = 0:31:29.8/0:06:01.0 (5.2), mem = 4643.3M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 4643.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4643.3M) ***
*** Starting optimizing excluded clock nets MEM= 4643.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4643.3M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 16 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #5 [begin] : totSession cpu/real = 0:31:29.9/0:06:01.1 (5.2), mem = 4643.3M
Info: 282 nets with fixed/cover wires excluded.
Info: 282 clock nets excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** DrvOpt #5 [finish] : cpu/real = 0:00:02.3/0:00:00.9 (2.6), totSession cpu/real = 0:31:32.2/0:06:02.0 (5.2), mem = 4582.5M
GigaOpt HFN: restore maxLocalDensity to 0.92
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.92 -numThreads 16 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
*** DrvOpt #6 [begin] : totSession cpu/real = 0:31:33.0/0:06:02.6 (5.2), mem = 4582.5M
Info: 282 nets with fixed/cover wires excluded.
Info: 282 clock nets excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    10|   121|    -0.11|     0|     0|     0.00|    93|    93|     0|     0|     0.01|     0.00|       0|       0|       0| 70.29%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|    93|    93|     0|     0|     0.01|     0.00|       6|       0|       6| 70.30%| 0:00:00.0|  5793.8M|
|     0|     0|     0.00|     0|     0|     0.00|    93|    93|     0|     0|     0.01|     0.00|       0|       0|       0| 70.30%| 0:00:00.0|  5793.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        282 | default  |
| M4 (z=4)  |         10 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:00.0 mem=5793.8M) ***

**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Starting place_detail (0:31:38 mem=5771.8M) ***
Total net bbox length = 9.222e+05 (4.157e+05 5.065e+05) (ext = 3.657e+04)
Move report: Detail placement moves 11 insts, mean move: 1.34 um, max move: 4.32 um 
	Max move on inst (FE_OFC20_io_ctrlSignals_pathBreak): (55.47, 180.10) --> (59.79, 180.10)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 5799.6MB
Summary Report:
Instances move: 11 (out of 55325 movable)
Instances flipped: 0
Mean displacement: 1.34 um
Max displacement: 4.32 um (Instance: FE_OFC20_io_ctrlSignals_pathBreak) (55.468, 180.1) -> (59.788, 180.1)
	Length: 18 sites, height: 1 rows, site name: asap7sc7p5t, cell type: BUFx12f_ASAP7_75t_L
Total net bbox length = 9.222e+05 (4.157e+05 5.065e+05) (ext = 3.657e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 5799.6MB
*** Finished place_detail (0:31:39 mem=5799.6M) ***
*** maximum move = 4.32 um ***
*** Finished re-routing un-routed nets (5774.6M) ***
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

*** Finish Physical Update (cpu=0:00:02.3 real=0:00:01.0 mem=5774.6M) ***
*** DrvOpt #6 [finish] : cpu/real = 0:00:07.3/0:00:03.2 (2.3), totSession cpu/real = 0:31:40.2/0:06:05.8 (5.2), mem = 4691.2M
End: GigaOpt DRV Optimization
**opt_design ... cpu = 0:00:36, real = 0:00:12, mem = 2970.7M, totSessionCpu=0:31:40 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 0.92 -numThreads 16 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 282 nets with fixed/cover wires excluded.
Info: 282 clock nets excluded from IPO operation.
*** GlobalOpt #2 [begin] : totSession cpu/real = 0:31:40.3/0:06:05.9 (5.2), mem = 4691.2M
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*info: 282 clock nets excluded
*info: 2978 no-driver nets excluded.
*info: 282 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|   70.30%|   0:00:00.0| 5464.0M|  func_typ|       NA| NA                                                 |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5464.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5464.0M) ***
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        282 | default  |
| M4 (z=4)  |         10 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #2 [finish] : cpu/real = 0:00:02.8/0:00:02.0 (1.4), totSession cpu/real = 0:31:43.1/0:06:07.9 (5.2), mem = 4717.6M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 16 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 282 nets with fixed/cover wires excluded.
Info: 282 clock nets excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 16 -postCTS
Info: 282 nets with fixed/cover wires excluded.
Info: 282 clock nets excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] : totSession cpu/real = 0:31:44.8/0:06:09.2 (5.2), mem = 5573.9M
Usable buffer cells for single buffer setup transform:
HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_L BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L 
Number of usable buffer cells above: 17
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.30
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.30%|        -|   0.000|   0.000|   0:00:00.0| 5577.9M|
|   70.29%|       33|   0.000|   0.000|   0:00:08.0| 6592.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.29
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        282 | default  |
| M4 (z=4)  |         43 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:01:11) (real = 0:00:10.0) **
*** AreaOpt #4 [finish] : cpu/real = 0:01:10.6/0:00:09.4 (7.5), totSession cpu/real = 0:32:55.4/0:06:18.6 (5.2), mem = 6592.7M
End: Area Reclaim Optimization (cpu=0:01:11, real=0:00:10, mem=4929.73M, totSessionCpu=0:32:56).
GigaOpt Checkpoint: Internal reclaim -numThreads 16 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 282 nets with fixed/cover wires excluded.
Info: 282 clock nets excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
Begin: Area Reclaim Optimization
*** AreaOpt #5 [begin] : totSession cpu/real = 0:32:56.2/0:06:19.0 (5.2), mem = 5660.5M
Usable buffer cells for single buffer setup transform:
HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_L BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L 
Number of usable buffer cells above: 17
Reclaim Optimization WNS Slack 0.002  TNS Slack 0.000 Density 70.29
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.29%|        -|   0.002|   0.000|   0:00:00.0| 5660.5M|
|   70.29%|        0|   0.002|   0.000|   0:00:00.0| 5660.5M|
|   70.29%|       30|   0.002|   0.000|   0:00:00.0| 5965.7M|
|   70.28%|       24|   0.002|   0.000|   0:00:01.0| 5965.7M|
|   70.28%|        0|   0.002|   0.000|   0:00:00.0| 5965.7M|
|   70.28%|        0|   0.002|   0.000|   0:00:00.0| 5965.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.002  TNS Slack 0.000 Density 70.28
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        282 | default  |
| M4 (z=4)  |         13 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:07.8) (real = 0:00:02.0) **
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Starting place_detail (0:33:04 mem=5954.7M) ***
Total net bbox length = 9.221e+05 (4.156e+05 5.065e+05) (ext = 3.657e+04)
Move report: Detail placement moves 54 insts, mean move: 0.83 um, max move: 2.38 um 
	Max move on inst (Tile_1_1_clbalutile/FE_OFC482_io_ctrlSignals_pathBreak): (135.17, 34.30) --> (136.47, 33.22)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 5991.4MB
Summary Report:
Instances move: 54 (out of 55291 movable)
Instances flipped: 0
Mean displacement: 0.83 um
Max displacement: 2.38 um (Instance: Tile_1_1_clbalutile/FE_OFC482_io_ctrlSignals_pathBreak) (135.172, 34.3) -> (136.468, 33.22)
	Length: 3 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx1_ASAP7_75t_R
Total net bbox length = 9.221e+05 (4.156e+05 5.065e+05) (ext = 3.657e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 5991.4MB
*** Finished place_detail (0:33:05 mem=5991.4M) ***
*** maximum move = 2.38 um ***
*** Finished re-routing un-routed nets (5909.4M) ***
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

*** Finish Physical Update (cpu=0:00:02.3 real=0:00:01.0 mem=5909.4M) ***
*** AreaOpt #5 [finish] : cpu/real = 0:00:10.1/0:00:03.1 (3.2), totSession cpu/real = 0:33:06.3/0:06:22.1 (5.2), mem = 5909.4M
End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:03, mem=4863.95M, totSessionCpu=0:33:06).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Starting place_detail (0:33:07 mem=5008.0M) ***
*** Finished SKP initialization (cpu=0:00:06.3, real=0:00:02.0)***
Timing cost in AAE based: 1894473.6239903261885047
Move report: Detail placement moves 15159 insts, mean move: 2.02 um, max move: 21.60 um 
	Max move on inst (Tile_1_0_EMPTY/configBlock/RC_CG_HIER_INST11/TIE_LTIELO): (100.61, 127.18) --> (120.05, 125.02)
	Runtime: CPU: 0:00:19.9 REAL: 0:00:07.0 MEM: 5229.4MB
Summary Report:
Instances move: 15159 (out of 55291 movable)
Instances flipped: 55
Mean displacement: 2.02 um
Max displacement: 21.60 um (Instance: Tile_1_0_EMPTY/configBlock/RC_CG_HIER_INST11/TIE_LTIELO) (100.612, 127.18) -> (120.052, 125.02)
	Length: 3 sites, height: 1 rows, site name: asap7sc7p5t, cell type: TIELOx1_ASAP7_75t_L
Runtime: CPU: 0:00:20.0 REAL: 0:00:07.0 MEM: 5229.4MB
*** Finished place_detail (0:33:27 mem=5229.4M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 29414 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40132
[NR-eGR] #PG Blockages       : 29414
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 282  Num Prerouted Wires = 39514
[NR-eGR] Read 55819 nets ( ignored 282 )
[NR-eGR] #standard cell terms   : 184468
[NR-eGR] #moved terms           : 108073
[NR-eGR] #off-track terms       : 57572
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 55537
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55537 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 1.008128e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1203( 2.82%)       128( 0.30%)         6( 0.01%)   ( 3.14%) 
[NR-eGR]      M3 ( 3)      2707( 6.35%)        97( 0.23%)         0( 0.00%)   ( 6.58%) 
[NR-eGR]      M4 ( 4)       299( 0.70%)         4( 0.01%)         0( 0.00%)   ( 0.71%) 
[NR-eGR]      M5 ( 5)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6 ( 6)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      4218( 1.65%)       229( 0.09%)         6( 0.00%)   ( 1.74%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.23% H + 0.07% V
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1V)             0  197889 
[NR-eGR]  M2   (2H)        170413  240259 
[NR-eGR]  M3   (3V)        284946   68593 
[NR-eGR]  M4   (4H)        207163   32113 
[NR-eGR]  M5   (5V)        215354   11983 
[NR-eGR]  M6   (6H)        133616    4459 
[NR-eGR]  M7   (7V)         90984       0 
[NR-eGR]  M8   (8H)             0       0 
[NR-eGR]  M9   (9V)             0       0 
[NR-eGR]  Pad  (10H)            0       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total      1102477  555296 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 916296um
[NR-eGR] Total length: 1102477um, number of vias: 555296
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.28 sec, Real: 2.92 sec, Curr Mem: 4770.89 MB )
Extraction called for design 'flatFabric' of instances=69273 and nets=58864 using extraction engine 'pre_route' .
pre_route RC Extraction called for design flatFabric.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 4741.891M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         35.15 |        871.48 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 35.15, normalized total congestion hotspot area = 871.48 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   303.22   346.42   320.50   363.70 |       13.70   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   355.06   277.30   372.34   294.58 |        7.74   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    18.10    44.02    35.38    61.30 |        6.95   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   268.66   260.02   285.94   277.30 |        6.69   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |    35.38   372.34    52.66   389.62 |        6.56   |
[hotspot] +-----+-------------------------------------+---------------+
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 16 -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:33:32.6/0:06:33.9 (5.1), mem = 4761.0M
Updated routing constraints on 1 nets.
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        282 | default  |
| M4 (z=4)  |         12 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.3), totSession cpu/real = 0:33:32.8/0:06:34.1 (5.1), mem = 4761.0M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: flatFabric
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=4777.04)
Total number of fetched objects 62215
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=5519.66 CPU=0:00:10.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=5519.66 CPU=0:00:12.6 REAL=0:00:03.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.92 -numThreads 16 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
*** DrvOpt #7 [begin] : totSession cpu/real = 0:33:50.3/0:06:38.5 (5.1), mem = 5519.7M
Info: 282 nets with fixed/cover wires excluded.
Info: 282 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    30|   509|    -0.05|     0|     0|     0.00|    93|    93|     0|     0|    -0.00|    -0.00|       0|       0|       0| 70.28%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|    93|    93|     0|     0|    -0.00|    -0.00|      13|       0|      15| 70.29%| 0:00:00.0|  6119.3M|
|     0|     0|     0.00|     0|     0|     0.00|    93|    93|     0|     0|    -0.00|    -0.00|       0|       0|       0| 70.29%| 0:00:00.0|  6119.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        282 | default  |
| M4 (z=4)  |         12 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:05.5 real=0:00:01.0 mem=6119.3M) ***

*** DrvOpt #7 [finish] : cpu/real = 0:00:07.8/0:00:01.9 (4.2), totSession cpu/real = 0:33:58.1/0:06:40.4 (5.1), mem = 4868.8M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.000 -> -0.001 (bump = 0.001)
GigaOpt: WNS bump threshold: -6.5
Begin: GigaOpt postEco optimization
GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 0.92 -numThreads 16  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
Info: 282 nets with fixed/cover wires excluded.
Info: 282 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] : totSession cpu/real = 0:33:58.7/0:06:40.9 (5.1), mem = 4868.8M
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*info: 282 clock nets excluded
*info: 2979 no-driver nets excluded.
*info: 282 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.001 Density 70.29
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.877| 0.000|
|reg2cgate | 0.000| 0.000|
|reg2reg   |-0.001|-0.001|
|HEPG      |-0.001|-0.001|
|All Paths |-0.001|-0.001|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS - TNS 0.0ps; reg2reg* WNS - TNS 0.0ps; HEPG WNS - TNS 0.0ps; all paths WNS 877.2ps TNS 0.0ps; Real time 0:02:41
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.001|   -0.001|  -0.001|   -0.001|   70.29%|   0:00:00.0| 5727.6M|  func_typ|  reg2reg| Tile_1_0_EMPTY/SBMux_L4g_C42_N2966_O_0_C_4_io_out_ |
|        |         |        |         |         |            |        |          |         | pb_SB_FF_reg/D                                     |
|   0.000|    0.001|   0.000|    0.000|   70.29%|   0:00:01.0| 6075.6M|  func_typ|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=6075.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=6075.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.877|0.000|
|reg2cgate |0.000|0.000|
|reg2reg   |0.001|0.000|
|HEPG      |0.001|0.000|
|All Paths |0.001|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS - TNS 0.0ps; reg2reg* WNS - TNS 0.0ps; HEPG WNS - TNS 0.0ps; all paths WNS 877.2ps TNS 0.0ps; Real time 0:02:42
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 70.29
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Starting place_detail (0:34:02 mem=6075.6M) ***
Total net bbox length = 9.165e+05 (4.124e+05 5.041e+05) (ext = 3.658e+04)
Move report: Detail placement moves 19 insts, mean move: 1.21 um, max move: 3.46 um 
	Max move on inst (Tile_3_2_clbalutile/g11696): (351.39, 164.98) --> (351.17, 168.22)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:00.0 MEM: 6126.0MB
Summary Report:
Instances move: 19 (out of 55304 movable)
Instances flipped: 0
Mean displacement: 1.21 um
Max displacement: 3.46 um (Instance: Tile_3_2_clbalutile/g11696) (351.388, 164.98) -> (351.172, 168.22)
	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: NAND2xp5_ASAP7_75t_L
Total net bbox length = 9.165e+05 (4.124e+05 5.042e+05) (ext = 3.658e+04)
Runtime: CPU: 0:00:02.5 REAL: 0:00:00.0 MEM: 6126.0MB
*** Finished place_detail (0:34:04 mem=6126.0M) ***
*** maximum move = 3.46 um ***
*** Finished re-routing un-routed nets (5959.0M) ***
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

*** Finish Physical Update (cpu=0:00:03.6 real=0:00:01.0 mem=6087.0M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 70.29
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.877|0.000|
|reg2cgate |0.000|0.000|
|reg2reg   |0.001|0.000|
|HEPG      |0.001|0.000|
|All Paths |0.001|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        282 | default  |
| M4 (z=4)  |         12 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:05.0 real=0:00:02.0 mem=6087.0M) ***

*** WnsOpt #1 [finish] : cpu/real = 0:00:06.6/0:00:03.1 (2.1), totSession cpu/real = 0:34:05.3/0:06:44.0 (5.1), mem = 4915.5M
End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.032%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
#optDebug: fT-D <X 1 0 0 0>
Register exp ratio and priority group on 12 nets on 55896 nets : 
z=4 : 12 nets

Active setup views:
 func_typ
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'flatFabric' of instances=69286 and nets=58877 using extraction engine 'pre_route' .
pre_route RC Extraction called for design flatFabric.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 4797.359M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: flatFabric
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=4852.84)
Total number of fetched objects 62288
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=5548.3 CPU=0:00:10.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=5548.3 CPU=0:00:12.5 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:17.3 real=0:00:04.0 totSessionCpu=0:34:24 mem=5548.3M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 29414 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40132
[NR-eGR] #PG Blockages       : 29414
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 282  Num Prerouted Wires = 39514
[NR-eGR] Read 55832 nets ( ignored 282 )
[NR-eGR] #standard cell terms   : 184494
[NR-eGR] #moved terms           : 108109
[NR-eGR] #off-track terms       : 57595
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 55550
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55550 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 1.008204e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1204( 2.82%)       127( 0.30%)         6( 0.01%)   ( 3.14%) 
[NR-eGR]      M3 ( 3)      2716( 6.37%)        91( 0.21%)         0( 0.00%)   ( 6.58%) 
[NR-eGR]      M4 ( 4)       302( 0.71%)         3( 0.01%)         0( 0.00%)   ( 0.72%) 
[NR-eGR]      M5 ( 5)         7( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M6 ( 6)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      4233( 1.65%)       221( 0.09%)         6( 0.00%)   ( 1.74%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.23% H + 0.07% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.58 sec, Real: 2.49 sec, Curr Mem: 5580.32 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         35.15 |        871.15 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 35.15, normalized total congestion hotspot area = 871.15 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   303.22   346.42   320.50   363.70 |       13.70   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   355.06   277.30   372.34   294.58 |        7.74   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    18.10    44.02    35.38    61.30 |        6.95   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   268.66   260.02   285.94   277.30 |        6.69   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |    35.38   372.34    52.66   389.62 |        6.56   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         38.75 |        907.74 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 38.75, normalized total congestion hotspot area = 907.74 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   303.22   337.78   320.50   363.70 |       19.34   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   355.06   277.30   372.34   294.58 |       14.30   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    18.10    44.02    35.38    61.30 |        6.95   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   268.66   260.02   285.94   277.30 |        6.69   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |    35.38   372.34    52.66   389.62 |        6.56   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:03:22, real = 0:00:58, mem = 3035.2M, totSessionCpu=0:34:26 **
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 func_typ 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |   N/A   |  0.878  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|  13246  |  12682  |   N/A   |  3014   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     93 (93)      |    -45     |    259 (259)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.286%
Routing Overflow: 0.23% H and 0.07% V
------------------------------------------------------------------
**opt_design ... cpu = 0:03:26, real = 0:01:00, mem = 3049.3M, totSessionCpu=0:34:30 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.001 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :        13210
Multi-Bit FF Count           :            0
Total Bit Count              :        13210
Total FF Count               :        13210
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :     6487.812
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops            13210                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         35.15 |        871.15 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 35.15, normalized total congestion hotspot area = 871.15 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   303.22   346.42   320.50   363.70 |       13.70   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   355.06   277.30   372.34   294.58 |        7.74   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    18.10    44.02    35.38    61.30 |        6.95   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   268.66   260.02   285.94   277.30 |        6.69   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |    35.38   372.34    52.66   389.62 |        6.56   |
[hotspot] +-----+-------------------------------------+---------------+
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         207.47             61          0.000 ns          0.001 ns  opt_design_postcts
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Clock tree timing engine global stage delay update for tt_0p7v_25c_typ_25c:both.early...
Clock tree timing engine global stage delay update for tt_0p7v_25c_typ_25c:both.early done. (took cpu=0:00:00.6 real=0:00:00.1)
Clock tree timing engine global stage delay update for tt_0p7v_25c_typ_25c:both.late...
Clock tree timing engine global stage delay update for tt_0p7v_25c_typ_25c:both.late done. (took cpu=0:00:00.3 real=0:00:00.0)
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :        13210
Multi-Bit FF Count           :            0
Total Bit Count              :        13210
Total FF Count               :        13210
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :     6487.812
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops            13210                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         35.15 |        871.15 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 35.15, normalized total congestion hotspot area = 871.15 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   303.22   346.42   320.50   363.70 |       13.70   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   355.06   277.30   372.34   294.58 |        7.74   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    18.10    44.02    35.38    61.30 |        6.95   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   268.66   260.02   285.94   277.30 |        6.69   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |    35.38   372.34    52.66   389.62 |        6.56   |
[hotspot] +-----+-------------------------------------+---------------+
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         633.55            170          0.000 ns          0.001 ns  ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-376           29  Library has same-mask rule, but tracks h...
WARNING   IMPSP-2041           2  Found %d fixed insts that could not be c...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 42 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:10:40.0/0:02:55.6 (3.6), totSession cpu/real = 0:34:33.9/0:06:57.0 (5.0), mem = 5590.9M
#% End ccopt_design (date=03/03 07:09:40, total cpu=0:10:40, real=0:02:56, peak res=4140.2M, current mem=2968.5M)
@file 157:
@file 158: report_clock_trees > reports/clock_tree.rpt
@file 159: #suspend
@file 160:
@file 161: write_db dbs/cts.db
tt_0p7v_25c_TYP
#% Begin save design ... (date=03/03 07:09:40, mem=2968.9M)
% Begin Save ccopt configuration ... (date=03/03 07:09:40, mem=2968.9M)
% End Save ccopt configuration ... (date=03/03 07:09:41, total cpu=0:00:00.1, real=0:00:01.0, peak res=2969.6M, current mem=2969.6M)
% Begin Save netlist data ... (date=03/03 07:09:41, mem=2969.6M)
Writing Binary DB to dbs/cts.db/vbin/flatFabric.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/03 07:09:41, total cpu=0:00:00.2, real=0:00:00.0, peak res=2971.5M, current mem=2971.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file dbs/cts.db/flatFabric.route.congmap.gz ...
% Begin Save AAE data ... (date=03/03 07:09:41, mem=2973.0M)
Saving AAE Data ...
% End Save AAE data ... (date=03/03 07:09:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=2973.0M, current mem=2973.0M)
Saving preference file dbs/cts.db/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file dbs/cts.db/flatFabric.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Sun Mar  3 07:09:42 2024)
Saving property file dbs/cts.db/flatFabric.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=4936.6M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:01.0 mem=4936.6M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=4920.6M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file dbs/cts.db/flatFabric.apa ...
#
Saving rc congestion map dbs/cts.db/flatFabric.congmap.gz ...
Saving preRoute extracted patterns in file 'dbs/cts.db/flatFabric.techData.gz' ...
Saving preRoute extraction data in directory 'dbs/cts.db/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/03 07:09:44, mem=3000.1M)
% End Save power constraints data ... (date=03/03 07:09:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=3000.1M, current mem=3000.1M)
rc_typ_25
rc_typ_25
rc_typ_25
Generated self-contained design cts.db
#% End save design ... (date=03/03 07:09:45, total cpu=0:00:02.3, real=0:00:05.0, peak res=3041.8M, current mem=3000.6M)
*** Message Summary: 0 warning(s), 0 error(s)

@file 162:
func
@file 163: set_interactive_constraint_modes [all_constraint_modes -active]
@file 164: reset_propagated_clock [all_clocks]
@file 165: set_propagated_clock [all_clocks]
@file 166:
@file 167: route_design
#% Begin route_design (date=03/03 07:09:45, mem=2804.0M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2804.05 (MB), peak = 4140.23 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
delaycal_enable_high_fanout                                   true
delaycal_ignore_net_load                                      false
delaycal_socv_accuracy_mode                                   low
setAnalysisMode -cts                                          postCTS
setDelayCalMode -engine                                       aae
design_bottom_routing_layer                                   2
design_process_node                                           7
design_tech_node                                              N7
design_top_routing_layer                                      7
extract_rc_coupling_cap_threshold                             0.1
extract_rc_engine                                             pre_route
extract_rc_relative_cap_threshold                             1.0
extract_rc_shrink_factor                                      1.0
extract_rc_total_cap_threshold                                0.0
route_design_detail_use_min_spacing_for_blockage              auto
route_design_extract_third_party_compatible                   false
route_design_global_exp_timing_driven_std_delay               6.5
route_design_strict_honor_route_rule                          false
getAnalysisMode -cts                                          postCTS
getDelayCalMode -engine                                       aae
getIlmMode -keepHighFanoutCriticalInsts                       false
get_power_analysis_mode -report_power_quiet                   false
getAnalysisMode -cts                                          postCTS
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
Begin checking placement ... (start mem=4776.2M, init mem=4904.3M)
*info: Placed = 69286          (Fixed = 13982)
*info: Unplaced = 0           
Placement Density:70.29%(128653/183041)
Placement Density (including fixed std cells):71.29%(135046/189434)
Finished check_place (total: cpu=0:00:00.7, real=0:00:00.0; vio checks: cpu=0:00:00.6, real=0:00:00.0; mem=4776.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (282) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4776.2M) ***
#Start route 282 clock and analog nets...

route_global_detail

#Start route_global_detail on Sun Mar  3 07:09:49 2024
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=58595
#need_extraction net=0 (total=58877)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 3045 (skipped).
#Total number of nets with skipped attribute = 55550 (skipped).
#Total number of routable nets = 282.
#Total number of nets in the design = 58877.
#4 routable nets do not have any wires.
#278 routable nets have routed wires.
#55550 skipped nets have only detail routed wires.
#4 nets will be global routed.
#4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#278 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 16 threads.
#Start routing data preparation on Sun Mar  3 07:09:50 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.700] has 58875 nets.
#Voltage range [0.700 - 0.700] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
#WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
#WARNING (NRDB-2322) There are no valid layer for shielding.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2744.98 (MB), peak = 4140.23 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2748.02 (MB), peak = 4140.23 (MB)
#Start instance access analysis using 16 threads...
#Set layer M2 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.09 (MB)
#Total memory = 2748.11 (MB)
#Peak memory = 4140.23 (MB)
#
#Finished routing data preparation on Sun Mar  3 07:09:50 2024
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = -67.57 (MB)
#Total memory = 2748.18 (MB)
#Peak memory = 4140.23 (MB)
#
#
#Start global routing on Sun Mar  3 07:09:50 2024
#
#
#Start global routing initialization on Sun Mar  3 07:09:50 2024
#
#Number of eco nets is 4
#
#Start global routing data preparation on Sun Mar  3 07:09:51 2024
#
#Start routing resource analysis on Sun Mar  3 07:09:51 2024
#
#Routing resource analysis is done on Sun Mar  3 07:09:51 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             H        2132         765       42849     0.00%
#  M3             V        2424         684       42849    16.11%
#  M4             H        2034         246       42849     0.00%
#  M5             V        2071           1       42849     0.00%
#  M6             H        1036           0       42849     0.00%
#  M7             V        1036           0       42849     0.00%
#  --------------------------------------------------------------
#  Total                  10733       9.87%      257094     2.68%
#
#  282 nets (0.48%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Mar  3 07:09:51 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2754.02 (MB), peak = 4140.23 (MB)
#
#
#Global routing initialization is done on Sun Mar  3 07:09:51 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2755.17 (MB), peak = 4140.23 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2756.33 (MB), peak = 4140.23 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2756.36 (MB), peak = 4140.23 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2757.88 (MB), peak = 4140.23 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3045 (skipped).
#Total number of nets with skipped attribute = 55550 (skipped).
#Total number of routable nets = 282.
#Total number of nets in the design = 58877.
#
#282 routable nets have routed wires.
#55550 skipped nets have only detail routed wires.
#4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#278 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  4               0  
#------------------------------------------------
#        Total                  4               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                282           12                12           55538  
#-------------------------------------------------------------------------------
#        Total                282           12                12           55538  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 51791 um.
#Total half perimeter of net bounding box = 24991 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 8201 um.
#Total wire length on LAYER M3 = 25935 um.
#Total wire length on LAYER M4 = 17225 um.
#Total wire length on LAYER M5 = 430 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 34187
#Up-Via Summary (total 34187):
#           
#-----------------------
# M1              13683
# M2              14174
# M3               6266
# M4                 64
#-----------------------
#                 34187 
#
#Total number of involved priority nets 4
#Maximum src to sink distance for priority net 120.1
#Average of max src_to_sink distance for priority net 115.1
#Average of ave src_to_sink distance for priority net 65.8
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.14 (MB)
#Total memory = 2755.31 (MB)
#Peak memory = 4140.23 (MB)
#
#Finished global routing on Sun Mar  3 07:09:51 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2750.97 (MB), peak = 4140.23 (MB)
#Start Track Assignment.
#Done with 0 horizontal wires in 7 hboxes and 0 vertical wires in 7 hboxes.
#Done with 0 horizontal wires in 7 hboxes and 0 vertical wires in 7 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 51791 um.
#Total half perimeter of net bounding box = 24991 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 8201 um.
#Total wire length on LAYER M3 = 25935 um.
#Total wire length on LAYER M4 = 17225 um.
#Total wire length on LAYER M5 = 430 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 34187
#Up-Via Summary (total 34187):
#           
#-----------------------
# M1              13683
# M2              14174
# M3               6266
# M4                 64
#-----------------------
#                 34187 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2749.92 (MB), peak = 4140.23 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:01
#Increased memory = -65.82 (MB)
#Total memory = 2749.93 (MB)
#Peak memory = 4140.23 (MB)
#Using multithreading with 16 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 99.0% of the total area was rechecked for DRC, and 0.3% required routing.
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   EOLSpc   NUTWre   Totals
#	M1            0        0        1        1
#	M2            1        1        0        2
#	Totals        1        1        1        3
#16205 out of 69286 instances (23.4%) need to be verified(marked ipoed), dirty area = 10.1%.
#92.8% of the total area is being checked for drcs
#92.8% of the total area was checked
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   EOLSpc   NUTWre   Totals
#	M1            0        0        1        1
#	M2            1        1        0        2
#	Totals        1        1        1        3
#cpu time = 00:01:30, elapsed time = 00:00:06, memory = 2762.12 (MB), peak = 4140.23 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2760.99 (MB), peak = 4140.23 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 51793 um.
#Total half perimeter of net bounding box = 24991 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 8200 um.
#Total wire length on LAYER M3 = 25937 um.
#Total wire length on LAYER M4 = 17225 um.
#Total wire length on LAYER M5 = 430 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 34190
#Up-Via Summary (total 34190):
#           
#-----------------------
# M1              13683
# M2              14174
# M3               6269
# M4                 64
#-----------------------
#                 34190 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:31
#Elapsed time = 00:00:06
#Increased memory = 10.98 (MB)
#Total memory = 2760.90 (MB)
#Peak memory = 4140.23 (MB)
#
#Start Fix Iteration ...
#
#   number of violations = 0
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 51793 um.
#Total half perimeter of net bounding box = 24991 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 8200 um.
#Total wire length on LAYER M3 = 25937 um.
#Total wire length on LAYER M4 = 17225 um.
#Total wire length on LAYER M5 = 430 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 34190
#Up-Via Summary (total 34190):
#           
#-----------------------
# M1              13683
# M2              14174
# M3               6269
# M4                 64
#-----------------------
#                 34190 
#
#Total number of DRC violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2753.59 (MB), peak = 4140.23 (MB)
#route_detail Statistics:
#Cpu time = 00:01:34
#Elapsed time = 00:00:06
#Increased memory = 3.68 (MB)
#Total memory = 2753.61 (MB)
#Peak memory = 4140.23 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#route_global_detail statistics:
#Cpu time = 00:01:40
#Elapsed time = 00:00:09
#Increased memory = -60.39 (MB)
#Total memory = 2746.65 (MB)
#Peak memory = 4140.23 (MB)
#Number of warnings = 5
#Total number of warnings = 21
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sun Mar  3 07:09:58 2024
#
#**INFO: auto set of droutePostRouteSwapVia to multiCut

route_global_detail

#Start route_global_detail on Sun Mar  3 07:09:58 2024
#
#Generating timing data, please wait...
#55896 total nets, 282 already routed, 282 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2713.60 (MB), peak = 4140.23 (MB)
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 21.13-s100_1
#  OS:                Linux x86_64(Host ID brooklyn.lan.local.cmu.edu)
#  Generated on:      Sun Mar  3 07:10:10 2024
#  Design:            flatFabric
#  Command:           route_design
###############################################################
#Normalized TNS: -0.001 -> -0.000, r2r -0.001 -> -0.000, unit 1.000, clk period 2.000 (ns)
#Stage 1: cpu time = 00:00:19, elapsed time = 00:00:05, memory = 3096.28 (MB), peak = 4140.23 (MB)
#Library Standard Delay: 6.50ps
#Slack threshold: 13.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3097.56 (MB), peak = 4140.23 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3118.18 (MB), peak = 4140.23 (MB)
#Default setup view is reset to func_typ.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3118.20 (MB), peak = 4140.23 (MB)
#Current view: func_typ 
#Current enabled view: func_typ 
#Generating timing data took: cpu time = 00:00:24, elapsed time = 00:00:12, memory = 3116.11 (MB), peak = 4140.23 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=58877)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Start routing data preparation on Sun Mar  3 07:10:12 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.700] has 58875 nets.
#Voltage range [0.700 - 0.700] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
#WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
#WARNING (NRDB-2322) There are no valid layer for shielding.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3128.80 (MB), peak = 4140.23 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3131.85 (MB), peak = 4140.23 (MB)
#Start instance access analysis using 16 threads...
#Set layer M2 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -1.68 (MB)
#Total memory = 3130.17 (MB)
#Peak memory = 4140.23 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 12
#	(M4)12 
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 12
#	net priority                  : 12
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Max Expansion Ratio      |        12 |
#| Preferred Layer Effort   |        12 |
#+--------------------------+-----------+
#  Bottom Preferred Layer
#+----------------+----------+
#|      Layer     | OPT_LA   |
#+----------------+----------+
#| M4 (4)         |       12 |
#+----------------+----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3142.57 (MB), peak = 4140.23 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 3045 (skipped).
#Total number of routable nets = 55832.
#Total number of nets in the design = 58877.
#55550 routable nets do not have any wires.
#282 routable nets have routed wires.
#55550 nets will be global routed.
#12 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#282 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 16 threads.
#
#Finished routing data preparation on Sun Mar  3 07:10:12 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.23 (MB)
#Total memory = 3143.43 (MB)
#Peak memory = 4140.23 (MB)
#
#
#Start global routing on Sun Mar  3 07:10:12 2024
#
#
#Start global routing initialization on Sun Mar  3 07:10:12 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun Mar  3 07:10:12 2024
#
#Start routing resource analysis on Sun Mar  3 07:10:12 2024
#
#Routing resource analysis is done on Sun Mar  3 07:10:13 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             H        2131         766       42849     0.00%
#  M3             V        2422         686       42849    16.11%
#  M4             H        2032         248       42849     0.00%
#  M5             V        2070           2       42849     0.00%
#  M6             H        1036           0       42849     0.00%
#  M7             V        1036           0       42849     0.00%
#  --------------------------------------------------------------
#  Total                  10728       9.90%      257094     2.68%
#
#  282 nets (0.48%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Mar  3 07:10:13 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3151.88 (MB), peak = 4140.23 (MB)
#
#
#Global routing initialization is done on Sun Mar  3 07:10:13 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3152.94 (MB), peak = 4140.23 (MB)
#
#Route nets in 1/2 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3153.93 (MB), peak = 4140.23 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3153.93 (MB), peak = 4140.23 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3157.48 (MB), peak = 4140.23 (MB)
#
#Route nets in 2/2 round...
#start global routing iteration 4...
#cpu time = 00:00:04, elapsed time = 00:00:02, memory = 3217.09 (MB), peak = 4140.23 (MB)
#
#start global routing iteration 5...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3216.73 (MB), peak = 4140.23 (MB)
#
#start global routing iteration 6...
#cpu time = 00:00:17, elapsed time = 00:00:09, memory = 3261.45 (MB), peak = 4140.23 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3045 (skipped).
#Total number of routable nets = 55832.
#Total number of nets in the design = 58877.
#
#55832 routable nets have routed wires.
#12 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#282 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           12                12           55538  
#------------------------------------------------------------
#        Total           12                12           55538  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                282           12                12           55538  
#-------------------------------------------------------------------------------
#        Total                282           12                12           55538  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M2            9(0.02%)      1(0.00%)   (0.02%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            1(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     10(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M1(V)    |         24.11 |       1168.78 |   311.04   414.72   328.32   440.64 |
[hotspot] |   M2(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M3(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M4(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M5(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M6(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M7(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    | (M1)    24.11 | (M1)  1168.78 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 1007390 um.
#Total half perimeter of net bounding box = 974206 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 136973 um.
#Total wire length on LAYER M3 = 144224 um.
#Total wire length on LAYER M4 = 285479 um.
#Total wire length on LAYER M5 = 302815 um.
#Total wire length on LAYER M6 = 69533 um.
#Total wire length on LAYER M7 = 68366 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 358840
#Up-Via Summary (total 358840):
#           
#-----------------------
# M1             186874
# M2              97038
# M3              41345
# M4              26113
# M5               5018
# M6               2452
#-----------------------
#                358840 
#
#Total number of involved regular nets 17095
#Maximum src to sink distance  534.9
#Average of max src_to_sink distance  41.9
#Average of ave src_to_sink distance  28.9
#Total number of involved priority nets 12
#Maximum src to sink distance for priority net 510.5
#Average of max src_to_sink distance for priority net 356.5
#Average of ave src_to_sink distance for priority net 212.1
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:13
#Increased memory = 97.83 (MB)
#Total memory = 3241.26 (MB)
#Peak memory = 4140.23 (MB)
#
#Finished global routing on Sun Mar  3 07:10:25 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3236.91 (MB), peak = 4140.23 (MB)
#Start Track Assignment.
#Done with 81326 horizontal wires in 7 hboxes and 58659 vertical wires in 7 hboxes.
#Done with 27317 horizontal wires in 7 hboxes and 7853 vertical wires in 7 hboxes.
#Done with 7 horizontal wires in 7 hboxes and 7 vertical wires in 7 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2        129158.61 	  0.10%  	  0.00% 	  0.01%
# M3        120261.25 	  0.05%  	  0.00% 	  0.01%
# M4        268525.19 	  0.03%  	  0.00% 	  0.01%
# M5        303314.81 	  0.01%  	  0.00% 	  0.00%
# M6         69561.77 	  0.01%  	  0.00% 	  0.00%
# M7         68532.84 	  0.02%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      959354.47  	  0.03% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 1005210 um.
#Total half perimeter of net bounding box = 974206 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 135236 um.
#Total wire length on LAYER M3 = 144756 um.
#Total wire length on LAYER M4 = 284662 um.
#Total wire length on LAYER M5 = 302868 um.
#Total wire length on LAYER M6 = 69276 um.
#Total wire length on LAYER M7 = 68412 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 358840
#Up-Via Summary (total 358840):
#           
#-----------------------
# M1             186874
# M2              97038
# M3              41345
# M4              26113
# M5               5018
# M6               2452
#-----------------------
#                358840 
#
#cpu time = 00:00:08, elapsed time = 00:00:03, memory = 3235.90 (MB), peak = 4140.23 (MB)
#
#number of short segments in preferred routing layers
#	M4        M5        M6        Total 
#	92        77        1         170       
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc_typ_25 /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#rc_typ_25 [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[7] tech spc 384 != ict spc 512.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech width 32000 != ict width 640.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [10, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
#number model r/c [1,1] [10,605] read
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 3238.05 (MB), peak = 4140.23 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.25 (MB)
#Total memory = 3242.34 (MB)
#Peak memory = 4140.23 (MB)
#Using multithreading with 16 threads.
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 16000 horizontal wires in 7 hboxes and 13898 vertical wires in 7 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#8x8 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 49 hboxes with 16 threads on machine with  3.80GHz 512KB Cache 16CPU...
#Process 0 special clock nets for rc extraction
#Total 55832 nets were built. 4236 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:11, elapsed time = 00:00:01 .
#   Increased memory =   415.94 (MB), total memory =  3657.75 (MB), peak memory =  4140.23 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3362.27 (MB), peak = 4140.23 (MB)
#RC Statistics: 230490 Res, 157635 Ground Cap, 22204 XCap (Edge to Edge)
#RC V/H edge ratio: 0.48, Avg V/H Edge Length: 7739.59 (158509), Avg L-Edge Length: 23987.02 (54446)
#Register nets and terms for rcdb /tmp/innovus_temp_5970_brooklyn.lan.local.cmu.edu_pmohan_WfgN0E/nr5970_oab24A.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 356340 nodes, 300508 edges, and 63298 xcaps
#4236 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_5970_brooklyn.lan.local.cmu.edu_pmohan_WfgN0E/nr5970_oab24A.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5518.191M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_5970_brooklyn.lan.local.cmu.edu_pmohan_WfgN0E/nr5970_oab24A.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell flatFabric has rcdb /tmp/innovus_temp_5970_brooklyn.lan.local.cmu.edu_pmohan_WfgN0E/nr5970_oab24A.rcdb.d specified
Cell flatFabric, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 5470.191M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:20
#Elapsed time = 00:00:07
#Increased memory = 76.99 (MB)
#Total memory = 3314.25 (MB)
#Peak memory = 4140.23 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 21.13-s100_1
#  OS:                Linux x86_64(Host ID brooklyn.lan.local.cmu.edu)
#  Generated on:      Sun Mar  3 07:10:43 2024
#  Design:            flatFabric
#  Command:           route_design
###############################################################
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1.000, clk period 2.000 (ns)
#Stage 1: cpu time = 00:00:29, elapsed time = 00:00:08, memory = 3437.47 (MB), peak = 4140.23 (MB)
#Library Standard Delay: 6.50ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3439.18 (MB), peak = 4140.23 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3439.82 (MB), peak = 4140.23 (MB)
Worst slack reported in the design = 3825.631836 (late)

*** writeDesignTiming (0:00:01.7) ***
#Stage 4: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3441.12 (MB), peak = 4140.23 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 55832
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Max Expansion Ratio      |        12 |
#| Preferred Layer Effort   |        12 |
#+--------------------------+-----------+
#  Bottom Preferred Layer
#+----------------+----------+
#|      Layer     | OPT_LA   |
#+----------------+----------+
#| M4 (4)         |       12 |
#+----------------+----------+
#
#----------------------------------------------------
Current (total cpu=0:38:20, real=0:08:05, peak res=4140.2M, current mem=2738.7M)
flatFabric
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2755.6M, current mem=2755.6M)
Current (total cpu=0:38:20, real=0:08:05, peak res=4140.2M, current mem=2755.6M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2755.70 (MB), peak = 4140.23 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 55832
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 2037 horizontal wires in 7 hboxes and 1716 vertical wires in 7 hboxes.
#Done with 248 horizontal wires in 7 hboxes and 228 vertical wires in 7 hboxes.
#Done with 7 horizontal wires in 7 hboxes and 7 vertical wires in 7 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2        128888.96 	  0.08%  	  0.00% 	  0.00%
# M3        120345.13 	  0.03%  	  0.00% 	  0.01%
# M4        268480.13 	  0.04%  	  0.00% 	  0.01%
# M5        303306.19 	  0.01%  	  0.00% 	  0.00%
# M6         69553.62 	  0.01%  	  0.00% 	  0.00%
# M7         68528.52 	  0.02%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      959102.54  	  0.03% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 1005016 um.
#Total half perimeter of net bounding box = 974206 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 134949 um.
#Total wire length on LAYER M3 = 144874 um.
#Total wire length on LAYER M4 = 284651 um.
#Total wire length on LAYER M5 = 302859 um.
#Total wire length on LAYER M6 = 69273 um.
#Total wire length on LAYER M7 = 68410 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 358840
#Up-Via Summary (total 358840):
#           
#-----------------------
# M1             186874
# M2              97038
# M3              41345
# M4              26113
# M5               5018
# M6               2452
#-----------------------
#                358840 
#
#cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2756.63 (MB), peak = 4140.23 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:36
#Elapsed time = 00:00:38
#Increased memory = -366.05 (MB)
#Total memory = 2756.34 (MB)
#Peak memory = 4140.23 (MB)
#Using multithreading with 16 threads.
#Start reading timing information from file .timing_file_5970.tif.gz ...
#Read in timing information for 441 ports, 55584 instances from timing file .timing_file_5970.tif.gz.
#
#Start Detail Routing...
#start initial detail routing ...
#   number of violations = 15191
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc    EolKO   NUTWre   Others   Totals
#	M1           59        0        0        0      508     6693        0     7260
#	M2          945      909     2140        0      528        0      326     4848
#	M3          249      136      199      257      187        0        1     1029
#	M4            0       12       33      588     1116        0       56     1805
#	M5            0        7        1       71        0        0       15       94
#	M6           64        0        0       32       21        0        0      117
#	M7           34        0        1        0        2        0        1       38
#	Totals     1351     1064     2374      948     2362     6693      399    15191
#cpu time = 00:07:35, elapsed time = 00:00:29, memory = 2936.80 (MB), peak = 4140.23 (MB)
#start 1st optimization iteration ...
#    completing 10% with 13571 violations
#    elapsed time = 00:00:03, memory = 3907.39 (MB)
#    completing 20% with 11905 violations
#    elapsed time = 00:00:06, memory = 3918.39 (MB)
#    completing 30% with 10482 violations
#    elapsed time = 00:00:09, memory = 3946.40 (MB)
#    completing 40% with 9363 violations
#    elapsed time = 00:00:11, memory = 3944.50 (MB)
#    completing 50% with 8194 violations
#    elapsed time = 00:00:14, memory = 3939.71 (MB)
#    completing 60% with 7106 violations
#    elapsed time = 00:00:16, memory = 3939.96 (MB)
#    completing 70% with 5856 violations
#    elapsed time = 00:00:19, memory = 3934.18 (MB)
#    completing 80% with 4826 violations
#    elapsed time = 00:00:22, memory = 3936.93 (MB)
#    completing 90% with 3914 violations
#    elapsed time = 00:00:24, memory = 3934.23 (MB)
#    completing 100% with 3148 violations
#    elapsed time = 00:00:26, memory = 3935.12 (MB)
#   number of violations = 3148
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc    EolKO   NUTWre   Others   Totals
#	M1            5        0        0        0        7     1311        1     1324
#	M2          240      420      262        0      201        0       27     1150
#	M3           49       34       28        7       31        0        0      149
#	M4            0        3        1       85      360        0       10      459
#	M5            0        1        0       23        0        0        3       27
#	M6           20        0        0       10        4        0        0       34
#	M7            4        0        0        0        0        0        1        5
#	Totals      318      458      291      125      603     1311       42     3148
#cpu time = 00:06:45, elapsed time = 00:00:26, memory = 2937.47 (MB), peak = 4140.23 (MB)
#start 2nd optimization iteration ...
#   number of violations = 832
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc    EolKO   NUTWre   Others   Totals
#	M1            1        0        0        0        4      196        0      201
#	M2           86      168      103        0       78        0        4      439
#	M3           18       11       27        3       17        0        2       78
#	M4            0        1        2        0      105        0        2      110
#	M5            0        0        0        0        0        0        0        0
#	M6            4        0        0        0        0        0        0        4
#	Totals      109      180      132        3      204      196        8      832
#cpu time = 00:01:54, elapsed time = 00:00:07, memory = 2936.36 (MB), peak = 4140.23 (MB)
#start 3rd optimization iteration ...
#   number of violations = 404
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   NUTWre   Others   Totals
#	M1            1        0        0        2        0       88        0       91
#	M2           50       89       55       30        3        0        2      229
#	M3           17       13        3       10        0        0        0       43
#	M4            0        1        0       35        0        0        2       38
#	M5            0        0        0        0        0        0        1        1
#	M6            2        0        0        0        0        0        0        2
#	Totals       70      103       58       77        3       88        5      404
#cpu time = 00:00:31, elapsed time = 00:00:02, memory = 2929.48 (MB), peak = 4140.23 (MB)
#start 4th optimization iteration ...
#   number of violations = 199
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   OffGrd   NUTWre   Others   Totals
#	M1            0        0        0        2        0       19        0       21
#	M2           32       51       38       17        5        0        3      146
#	M3            6        4        1        3        0        0        0       14
#	M4            0        1        0       16        0        0        1       18
#	Totals       38       56       39       38        5       19        4      199
#cpu time = 00:00:21, elapsed time = 00:00:01, memory = 2932.70 (MB), peak = 4140.23 (MB)
#start 5th optimization iteration ...
#   number of violations = 142
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   NUTWre   Totals
#	M1            0        0        0        0        0       14       14
#	M2           26       38       28        5        1        0       98
#	M3            8        6        0        3        0        0       17
#	M4            0        0        0       13        0        0       13
#	Totals       34       44       28       21        1       14      142
#cpu time = 00:00:13, elapsed time = 00:00:01, memory = 2929.90 (MB), peak = 4140.23 (MB)
#start 6th optimization iteration ...
#   number of violations = 117
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   OffGrd   NUTWre   Others   Totals
#	M1            0        0        0        0        0        7        0        7
#	M2           25       31       17        4        6        0        2       85
#	M3            4        3        4        2        0        0        0       13
#	M4            0        1        0       10        0        0        1       12
#	Totals       29       35       21       16        6        7        3      117
#cpu time = 00:00:12, elapsed time = 00:00:01, memory = 2930.84 (MB), peak = 4140.23 (MB)
#start 7th optimization iteration ...
#   number of violations = 100
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    Color    EolKO   NUTWre   Others   Totals
#	M1            0        0        0        0        0        7        0        7
#	M2           23       26       14        0        4        0        4       71
#	M3            4        4        0        0        4        0        0       12
#	M4            0        2        0        2        6        0        0       10
#	Totals       27       32       14        2       14        7        4      100
#cpu time = 00:00:11, elapsed time = 00:00:01, memory = 2929.44 (MB), peak = 4140.23 (MB)
#start 8th optimization iteration ...
#   number of violations = 74
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    Color    EolKO   NUTWre   Totals
#	M1            0        0        0        0        0        3        3
#	M2           21       27       12        0        1        0       61
#	M3            1        0        0        0        1        0        2
#	M4            0        1        0        1        6        0        8
#	Totals       22       28       12        1        8        3       74
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2930.18 (MB), peak = 4140.23 (MB)
#start 9th optimization iteration ...
#   number of violations = 56
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    Color    EolKO   NUTWre   Totals
#	M1            0        0        0        0        0        4        4
#	M2           13       16       15        0        1        0       45
#	M3            1        0        2        0        1        0        4
#	M4            0        1        0        1        1        0        3
#	Totals       14       17       17        1        3        4       56
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2928.72 (MB), peak = 4140.23 (MB)
#start 10th optimization iteration ...
#   number of violations = 62
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    Color    EolKO   NUTWre   Totals
#	M1            0        0        0        0        0        2        2
#	M2           19       21       14        0        1        0       55
#	M3            0        0        0        0        1        0        1
#	M4            0        1        0        1        2        0        4
#	Totals       19       22       14        1        4        2       62
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2929.66 (MB), peak = 4140.23 (MB)
#start 11th optimization iteration ...
#   number of violations = 72
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        3        3
#	M2           20       25       11        5        0       61
#	M3            3        0        0        3        0        6
#	M4            0        0        0        2        0        2
#	Totals       23       25       11       10        3       72
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2929.05 (MB), peak = 4140.23 (MB)
#start 12th optimization iteration ...
#   number of violations = 56
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2           16       18       12        3        0       49
#	M3            3        2        0        1        0        6
#	Totals       19       20       12        4        1       56
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 2930.16 (MB), peak = 4140.23 (MB)
#start 13th optimization iteration ...
#   number of violations = 44
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        2        2
#	M2            9       10       17        4        0       40
#	M3            0        0        1        0        0        1
#	M4            0        0        0        1        0        1
#	Totals        9       10       18        5        2       44
#cpu time = 00:00:06, elapsed time = 00:00:01, memory = 2930.37 (MB), peak = 4140.23 (MB)
#start 14th optimization iteration ...
#   number of violations = 56
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   OffGrd   NUTWre   Totals
#	M1            0        0        0        0        0        3        3
#	M2           12       13       14        2        1        0       42
#	M3            2        2        2        2        0        0        8
#	M4            0        0        0        3        0        0        3
#	Totals       14       15       16        7        1        3       56
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2928.89 (MB), peak = 4140.23 (MB)
#start 15th optimization iteration ...
#   number of violations = 49
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   NUTWre   Totals
#	M1            0        0        0        0        0        1        1
#	M2           11       13       16        2        1        0       43
#	M3            2        2        0        0        0        0        4
#	M4            0        0        0        1        0        0        1
#	Totals       13       15       16        3        1        1       49
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2929.99 (MB), peak = 4140.23 (MB)
#start 16th optimization iteration ...
#   number of violations = 51
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   CorSpc   OffGrd   NUTWre   Totals
#	M1            0        0        0        0        0        0        1        1
#	M2           11       13       12        3        1        4        0       44
#	M3            2        1        0        1        0        0        0        4
#	M4            0        0        0        2        0        0        0        2
#	Totals       13       14       12        6        1        4        1       51
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2929.36 (MB), peak = 4140.23 (MB)
#start 17th optimization iteration ...
#   number of violations = 59
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   OffGrd   NUTWre   Totals
#	M1            0        0        0        0        0        2        2
#	M2           17       19       10        2        1        0       49
#	M3            4        1        0        3        0        0        8
#	Totals       21       20       10        5        1        2       59
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2929.71 (MB), peak = 4140.23 (MB)
#start 18th optimization iteration ...
#   number of violations = 45
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        2        2
#	M2           10       13       11        4        0       38
#	M3            1        0        0        2        0        3
#	M4            0        0        0        2        0        2
#	Totals       11       13       11        8        2       45
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2930.30 (MB), peak = 4140.23 (MB)
#start 19th optimization iteration ...
#   number of violations = 46
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        2        2
#	M2           14       14        7        2        0       37
#	M3            1        0        2        1        0        4
#	M4            0        0        0        3        0        3
#	Totals       15       14        9        6        2       46
#cpu time = 00:00:05, elapsed time = 00:00:00, memory = 2930.28 (MB), peak = 4140.23 (MB)
#start 20th optimization iteration ...
#   number of violations = 41
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   OffGrd   NUTWre   Totals
#	M1            0        0        0        0        0        0        1        1
#	M2           10       10       10        2        1        1        0       34
#	M3            2        1        1        1        0        0        0        5
#	M4            0        0        0        1        0        0        0        1
#	Totals       12       11       11        4        1        1        1       41
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2928.56 (MB), peak = 4140.23 (MB)
#start 21th optimization iteration ...
#   number of violations = 45
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        4        4
#	M2           11       11       10        2        0       34
#	M3            3        2        0        1        0        6
#	M4            0        0        0        1        0        1
#	Totals       14       13       10        4        4       45
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2929.11 (MB), peak = 4140.23 (MB)
#start 22th optimization iteration ...
#   number of violations = 41
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   NUTWre   Totals
#	M1            0        0        0        0        0        2        2
#	M2           11       13        8        2        1        0       35
#	M3            2        0        0        2        0        0        4
#	Totals       13       13        8        4        1        2       41
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2928.77 (MB), peak = 4140.23 (MB)
#start 23th optimization iteration ...
#   number of violations = 49
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   OffGrd   NUTWre   Totals
#	M1            0        0        0        0        0        2        2
#	M2           11       11        6        2        1        0       31
#	M3            5        2        1        3        3        0       14
#	M4            0        0        0        2        0        0        2
#	Totals       16       13        7        7        4        2       49
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2929.98 (MB), peak = 4140.23 (MB)
#start 24th optimization iteration ...
#   number of violations = 36
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2           11       11        8        3        0       33
#	M3            0        0        0        0        0        0
#	M4            0        0        0        2        0        2
#	Totals       11       11        8        5        1       36
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2930.11 (MB), peak = 4140.23 (MB)
#start 25th optimization iteration ...
#   number of violations = 39
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   CorSpc   NUTWre   Totals
#	M1            0        0        0        0        0        0        2        2
#	M2            9        9        9        3        1        2        0       33
#	M3            2        1        0        1        0        0        0        4
#	Totals       11       10        9        4        1        2        2       39
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2929.93 (MB), peak = 4140.23 (MB)
#start 26th optimization iteration ...
#   number of violations = 33
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   NUTWre   Totals
#	M1            0        0        0        0        0        3        3
#	M2            8       11        8        0        1        0       28
#	M3            1        0        0        1        0        0        2
#	Totals        9       11        8        1        1        3       33
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2930.03 (MB), peak = 4140.23 (MB)
#start 27th optimization iteration ...
#   number of violations = 34
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        2        2
#	M2            9       11        7        0        0       27
#	M3            1        1        0        0        0        2
#	M4            0        0        0        3        0        3
#	Totals       10       12        7        3        2       34
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2929.30 (MB), peak = 4140.23 (MB)
#start 28th optimization iteration ...
#   number of violations = 34
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2           10       11        6        3        0       30
#	M3            1        0        0        1        0        2
#	M4            0        0        0        1        0        1
#	Totals       11       11        6        5        1       34
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2928.85 (MB), peak = 4140.23 (MB)
#start 29th optimization iteration ...
#   number of violations = 39
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2           12       16        6        2        0       36
#	M3            0        0        0        0        0        0
#	M4            0        0        0        2        0        2
#	Totals       12       16        6        4        1       39
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2929.85 (MB), peak = 4140.23 (MB)
#start 30th optimization iteration ...
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        3        3
#	M2           10       13        6        0        0       29
#	M3            2        1        1        2        0        6
#	Totals       12       14        7        2        3       38
#cpu time = 00:00:05, elapsed time = 00:00:00, memory = 2928.87 (MB), peak = 4140.23 (MB)
#start 31th optimization iteration ...
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2            7        9        9        3        0       28
#	M3            3        1        0        3        0        7
#	M4            0        0        0        2        0        2
#	Totals       10       10        9        8        1       38
#cpu time = 00:00:05, elapsed time = 00:00:00, memory = 2928.56 (MB), peak = 4140.23 (MB)
#start 32th optimization iteration ...
#   number of violations = 36
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   OffGrd   NUTWre   Totals
#	M1            0        0        0        0        0        0        1        1
#	M2            4        5       12        3        1        1        0       26
#	M3            4        4        0        1        0        0        0        9
#	Totals        8        9       12        4        1        1        1       36
#cpu time = 00:00:05, elapsed time = 00:00:00, memory = 2929.89 (MB), peak = 4140.23 (MB)
#start 33th optimization iteration ...
#   number of violations = 32
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        2        2
#	M2            9       12        7        1        0       29
#	M3            0        0        0        1        0        1
#	Totals        9       12        7        2        2       32
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 2930.71 (MB), peak = 4140.23 (MB)
#start 34th optimization iteration ...
#   number of violations = 34
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2            8       10        8        1        0       27
#	M3            2        1        0        1        0        4
#	M4            0        0        0        2        0        2
#	Totals       10       11        8        4        1       34
#cpu time = 00:00:06, elapsed time = 00:00:01, memory = 2930.56 (MB), peak = 4140.23 (MB)
#start 35th optimization iteration ...
#   number of violations = 45
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   NUTWre   Totals
#	M1            0        0        0        0        0        3        3
#	M2           12       13        6        3        1        0       35
#	M3            2        1        1        1        0        0        5
#	M4            0        0        0        2        0        0        2
#	Totals       14       14        7        6        1        3       45
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 2931.04 (MB), peak = 4140.23 (MB)
#start 36th optimization iteration ...
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   OffGrd   NUTWre   Totals
#	M1            0        0        0        0        0        0        2        2
#	M2           11       12        6        2        1        3        0       35
#	Totals       11       12        6        2        1        3        2       37
#cpu time = 00:00:07, elapsed time = 00:00:01, memory = 2929.45 (MB), peak = 4205.25 (MB)
#start 37th optimization iteration ...
#   number of violations = 35
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2           12       14        4        2        0       32
#	M3            0        0        0        0        0        0
#	M4            0        0        0        2        0        2
#	Totals       12       14        4        4        1       35
#cpu time = 00:00:07, elapsed time = 00:00:01, memory = 2930.11 (MB), peak = 4212.82 (MB)
#start 38th optimization iteration ...
#   number of violations = 30
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2            9       12        5        1        0       27
#	M3            1        1        0        0        0        2
#	Totals       10       13        5        1        1       30
#cpu time = 00:00:07, elapsed time = 00:00:01, memory = 2930.53 (MB), peak = 4224.80 (MB)
#start 39th optimization iteration ...
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2           12       14        4        3        0       33
#	M3            1        0        0        2        0        3
#	Totals       13       14        4        5        1       37
#cpu time = 00:00:08, elapsed time = 00:00:01, memory = 2931.79 (MB), peak = 4500.66 (MB)
#start 40th optimization iteration ...
#   number of violations = 31
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        2        2
#	M2            6        9        8        1        0       24
#	M3            1        0        2        1        0        4
#	M4            0        0        0        1        0        1
#	Totals        7        9       10        3        2       31
#cpu time = 00:00:07, elapsed time = 00:00:01, memory = 2931.11 (MB), peak = 4500.66 (MB)
#start 41th optimization iteration ...
#   number of violations = 26
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2            6        7        8        2        0       23
#	M3            1        1        0        0        0        2
#	Totals        7        8        8        2        1       26
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2930.82 (MB), peak = 4500.66 (MB)
#start 42th optimization iteration ...
#   number of violations = 24
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2            6        6        8        1        0       21
#	M3            1        1        0        0        0        2
#	Totals        7        7        8        1        1       24
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2930.16 (MB), peak = 4500.66 (MB)
#start 43th optimization iteration ...
#   number of violations = 26
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            6        8        9        1       24
#	M3            1        1        0        0        2
#	Totals        7        9        9        1       26
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2929.62 (MB), peak = 4500.66 (MB)
#start 44th optimization iteration ...
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            5        7       10        1       23
#	Totals        5        7       10        1       23
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2929.79 (MB), peak = 4500.66 (MB)
#start 45th optimization iteration ...
#   number of violations = 28
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            4        5       11        1       21
#	M3            3        1        1        2        7
#	Totals        7        6       12        3       28
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2929.88 (MB), peak = 4500.66 (MB)
#start 46th optimization iteration ...
#   number of violations = 24
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            3        6       11        0       20
#	M3            2        1        0        1        4
#	Totals        5        7       11        1       24
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2930.01 (MB), peak = 4500.66 (MB)
#start 47th optimization iteration ...
#   number of violations = 29
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2            9        9        6        0        0       24
#	M3            2        0        0        2        0        4
#	Totals       11        9        6        2        1       29
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2929.90 (MB), peak = 4500.66 (MB)
#start 48th optimization iteration ...
#   number of violations = 32
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            5        6        9        2       22
#	M3            4        3        1        1        9
#	M4            0        0        0        1        1
#	Totals        9        9       10        4       32
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2930.27 (MB), peak = 4500.66 (MB)
#start 49th optimization iteration ...
#   number of violations = 32
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2           11       13        5        1       30
#	M3            1        0        0        1        2
#	Totals       12       13        5        2       32
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2930.01 (MB), peak = 4500.66 (MB)
#start 50th optimization iteration ...
#   number of violations = 29
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            8        8        7        1       24
#	M3            2        1        1        1        5
#	Totals       10        9        8        2       29
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2929.41 (MB), peak = 4500.66 (MB)
#start 51th optimization iteration ...
#   number of violations = 25
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2            6        7        8        1        0       22
#	M3            1        1        0        0        0        2
#	Totals        7        8        8        1        1       25
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2927.94 (MB), peak = 4500.66 (MB)
#start 52th optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2            4        4       10        1        0       19
#	Totals        4        4       10        1        1       20
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2928.22 (MB), peak = 4500.66 (MB)
#start 53th optimization iteration ...
#   number of violations = 22
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            7        7        7       21
#	M3            0        0        1        1
#	Totals        7        7        8       22
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2930.10 (MB), peak = 4500.66 (MB)
#start 54th optimization iteration ...
#   number of violations = 24
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            5        5        9        0       19
#	M3            2        1        1        1        5
#	Totals        7        6       10        1       24
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2929.53 (MB), peak = 4500.66 (MB)
#start 55th optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   NUTWre   Totals
#	M1            0        0        0        1        1
#	M2            5        5        9        0       19
#	Totals        5        5        9        1       20
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2930.39 (MB), peak = 4500.66 (MB)
#start 56th optimization iteration ...
#   number of violations = 22
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            7        8        7       22
#	Totals        7        8        7       22
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2930.49 (MB), peak = 4500.66 (MB)
#start 57th optimization iteration ...
#   number of violations = 27
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	M1            0        0        0        0        0
#	M2            8       10        6        1       25
#	M3            1        1        0        0        2
#	Totals        9       11        6        1       27
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2930.37 (MB), peak = 4500.66 (MB)
#start 58th optimization iteration ...
#   number of violations = 27
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            8       10        6        1       25
#	M3            0        0        0        0        0
#	M4            0        0        0        2        2
#	Totals        8       10        6        3       27
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2929.99 (MB), peak = 4500.66 (MB)
#start 59th optimization iteration ...
#   number of violations = 28
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   OffGrd   Totals
#	M1            0        0        0        0        0
#	M2            9        9        5        1       24
#	M3            2        2        0        0        4
#	Totals       11       11        5        1       28
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2930.17 (MB), peak = 4500.66 (MB)
#start 60th optimization iteration ...
#   number of violations = 35
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   OffGrd   NUTWre   Totals
#	M1            0        0        0        0        0        1        1
#	M2           10       10        5        2        1        0       28
#	M3            3        0        0        3        0        0        6
#	Totals       13       10        5        5        1        1       35
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2929.69 (MB), peak = 4500.66 (MB)
#start 61th optimization iteration ...
#   number of violations = 27
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            7        9        7        1       24
#	M3            1        1        1        0        3
#	Totals        8       10        8        1       27
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2929.47 (MB), peak = 4500.66 (MB)
#start 62th optimization iteration ...
#   number of violations = 26
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            8        8        7        1       24
#	M3            1        1        0        0        2
#	Totals        9        9        7        1       26
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2930.45 (MB), peak = 4500.66 (MB)
#start 63th optimization iteration ...
#   number of violations = 25
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CorSpc   Totals
#	M1            0        0        0        0        0
#	M2            7        7        8        1       23
#	M3            1        1        0        0        2
#	Totals        8        8        8        1       25
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2930.21 (MB), peak = 4500.66 (MB)
#start 64th optimization iteration ...
#   number of violations = 26
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CorSpc   Totals
#	M1            0        0        0        0        0
#	M2            8        8        9        1       26
#	Totals        8        8        9        1       26
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2930.04 (MB), peak = 4500.66 (MB)
#start 65th optimization iteration ...
#   number of violations = 26
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CorSpc   Totals
#	M1            0        0        0        0        0
#	M2            9        9        7        1       26
#	Totals        9        9        7        1       26
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2929.61 (MB), peak = 4500.66 (MB)
#start 66th optimization iteration ...
#   number of violations = 24
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            8        9        7       24
#	Totals        8        9        7       24
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2929.55 (MB), peak = 4500.66 (MB)
#start 67th optimization iteration ...
#   number of violations = 24
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            6        7        9       22
#	M3            1        1        0        2
#	Totals        7        8        9       24
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2929.17 (MB), peak = 4500.66 (MB)
#start 68th optimization iteration ...
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            8        9        6       23
#	Totals        8        9        6       23
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2930.27 (MB), peak = 4500.66 (MB)
#start 69th optimization iteration ...
#   number of violations = 25
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            9        9        5        0       23
#	M3            1        0        0        1        2
#	Totals       10        9        5        1       25
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2930.20 (MB), peak = 4500.66 (MB)
#start 70th optimization iteration ...
#   number of violations = 26
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2            9       10        5        1        0       25
#	Totals        9       10        5        1        1       26
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2930.09 (MB), peak = 4500.66 (MB)
#start 71th optimization iteration ...
#   number of violations = 25
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   NUTWre   Totals
#	M1            0        0        0        1        1
#	M2           10       10        4        0       24
#	Totals       10       10        4        1       25
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2929.87 (MB), peak = 4500.66 (MB)
#start 72th optimization iteration ...
#   number of violations = 28
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            9        9        5        1       24
#	M3            2        1        0        1        4
#	Totals       11       10        5        2       28
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2930.04 (MB), peak = 4500.66 (MB)
#start 73th optimization iteration ...
#   number of violations = 25
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	M1            0        0        0        0        0
#	M2            7        8        7        1       23
#	M3            1        1        0        0        2
#	Totals        8        9        7        1       25
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2930.16 (MB), peak = 4500.66 (MB)
#start 74th optimization iteration ...
#   number of violations = 21
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            6        6        8        1       21
#	Totals        6        6        8        1       21
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2930.11 (MB), peak = 4500.66 (MB)
#start 75th optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            6        6        8       20
#	Totals        6        6        8       20
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2930.05 (MB), peak = 4500.66 (MB)
#start 76th optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            6        6        8       20
#	Totals        6        6        8       20
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2928.81 (MB), peak = 4500.66 (MB)
#start 77th optimization iteration ...
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            5        5        9       19
#	Totals        5        5        9       19
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2928.85 (MB), peak = 4500.66 (MB)
#start 78th optimization iteration ...
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            5        5        9       19
#	Totals        5        5        9       19
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2928.73 (MB), peak = 4500.66 (MB)
#start 79th optimization iteration ...
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            5        5        9       19
#	Totals        5        5        9       19
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2928.91 (MB), peak = 4500.66 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 1099816 um.
#Total half perimeter of net bounding box = 974206 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 191327 um.
#Total wire length on LAYER M3 = 220584 um.
#Total wire length on LAYER M4 = 264473 um.
#Total wire length on LAYER M5 = 283848 um.
#Total wire length on LAYER M6 = 71145 um.
#Total wire length on LAYER M7 = 68439 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 466896
#Up-Via Summary (total 466896):
#           
#-----------------------
# M1             200481
# M2             189227
# M3              43231
# M4              25418
# M5               5899
# M6               2640
#-----------------------
#                466896 
#
#Total number of DRC violations = 19
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 19
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#Cpu time = 00:22:26
#Elapsed time = 00:01:41
#Increased memory = 172.50 (MB)
#Total memory = 2928.83 (MB)
#Peak memory = 4500.66 (MB)
#
#Start Fix Iteration ...
#
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            5        5        9       19
#	Totals        5        5        9       19
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 1099816 um.
#Total half perimeter of net bounding box = 974206 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 191327 um.
#Total wire length on LAYER M3 = 220584 um.
#Total wire length on LAYER M4 = 264473 um.
#Total wire length on LAYER M5 = 283848 um.
#Total wire length on LAYER M6 = 71145 um.
#Total wire length on LAYER M7 = 68439 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 466896
#Up-Via Summary (total 466896):
#           
#-----------------------
# M1             200481
# M2             189227
# M3              43231
# M4              25418
# M5               5899
# M6               2640
#-----------------------
#                466896 
#
#Total number of DRC violations = 19
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 19
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#cpu time = 00:00:11, elapsed time = 00:00:01, memory = 2928.22 (MB), peak = 4500.66 (MB)
#
#Start Post Route via swapping...
#100.00% of area are rerouted by ECO routing.
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            5        5        9       19
#	Totals        5        5        9       19
#cpu time = 00:00:15, elapsed time = 00:00:01, memory = 2927.60 (MB), peak = 4500.66 (MB)
#CELL_VIEW flatFabric,init has 19 DRC violations
#Total number of DRC violations = 19
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 19
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 1099816 um.
#Total half perimeter of net bounding box = 974206 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 191327 um.
#Total wire length on LAYER M3 = 220584 um.
#Total wire length on LAYER M4 = 264473 um.
#Total wire length on LAYER M5 = 283848 um.
#Total wire length on LAYER M6 = 71145 um.
#Total wire length on LAYER M7 = 68439 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 466896
#Up-Via Summary (total 466896):
#           
#-----------------------
# M1             200481
# M2             189227
# M3              43231
# M4              25418
# M5               5899
# M6               2640
#-----------------------
#                466896 
#
#route_detail Statistics:
#Cpu time = 00:22:52
#Elapsed time = 00:01:43
#Increased memory = 171.27 (MB)
#Total memory = 2927.60 (MB)
#Peak memory = 4500.66 (MB)
#	no debugging net set
#
#route_global_detail statistics:
#Cpu time = 00:24:58
#Elapsed time = 00:02:36
#Increased memory = 155.00 (MB)
#Total memory = 2892.09 (MB)
#Peak memory = 4500.66 (MB)
#Number of warnings = 6
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sun Mar  3 07:12:34 2024
#
#Default setup view is reset to func_typ.
#Default setup view is reset to func_typ.
AAE_INFO: Post Route call back at the end of routeDesign
#route_design: cpu time = 00:26:43, elapsed time = 00:02:54, memory = 2821.51 (MB), peak = 4500.66 (MB)
#% End route_design (date=03/03 07:12:39, total cpu=0:26:43, real=0:02:54, peak res=4500.7M, current mem=2821.5M)
@file 168:
@file 169: # Enable SI
@file 170: set_db timing_analysis_type ocv
@file 171: set_db si_glitch_enable_report true
@file 172: set_db si_enable_glitch_propagation true
@file 173: set_db si_delay_enable_report true
@file 174: opt_design -post_route
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2821.5M, totSessionCpu=1:01:21 **
GigaOpt running with 16 threads.
**INFO: User settings:
delaycal_enable_high_fanout                                                                true
delaycal_ignore_net_load                                                                   false
delaycal_socv_accuracy_mode                                                                low
setAnalysisMode -cts                                                                       postCTS
setDelayCalMode -engine                                                                    aae
design_bottom_routing_layer                                                                2
design_process_node                                                                        7
design_tech_node                                                                           N7
design_top_routing_layer                                                                   7
extract_rc_coupling_cap_threshold                                                          0.1
extract_rc_engine                                                                          pre_route
extract_rc_relative_cap_threshold                                                          1.0
extract_rc_shrink_factor                                                                   1.0
extract_rc_total_cap_threshold                                                             0.0
opt_drv_margin                                                                             0.0
opt_fix_drv                                                                                true
opt_preserve_all_sequential                                                                false
opt_resize_flip_flops                                                                      true
opt_setup_target_slack                                                                     0.0
opt_useful_skew_ccopt                                                                      none
opt_useful_skew_delay_pre_cts                                                              false
opt_useful_skew_eco_route                                                                  false
opt_useful_skew_max_allowed_delay                                                          50.0
opt_useful_skew_no_boundary                                                                true
opt_useful_skew_pre_cts                                                                    false
opt_view_pruning_setup_views_active_list                                                   { func_typ }
opt_view_pruning_setup_views_persistent_list                                               { func_typ}
opt_view_pruning_tdgr_setup_views_persistent_list                                          { func_typ}
place_detail_dpt_flow                                                                      true
extract_rc_model_file                                                                      rc_model.bin
route_design_detail_use_lef_pin_taper_rule                                                 true
route_design_detail_use_min_spacing_for_blockage                                           auto
route_design_extract_third_party_compatible                                                false
route_design_global_exp_timing_driven_std_delay                                            6.5
route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
route_design_strict_honor_route_rule                                                       false
setNanoRouteMode -timingEngine                                                             .timing_file_5970.tif.gz
getAnalysisMode -cts                                                                       postCTS
getDelayCalMode -engine                                                                    aae
getIlmMode -keepHighFanoutCriticalInsts                                                    false
get_power_analysis_mode -report_power_quiet                                                false
getNanoRouteMode -timingEngine                                                             .timing_file_5970.tif.gz
getAnalysisMode -cts                                                                       postCTS
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** opt_design #1 [begin] : totSession cpu/real = 1:01:27.0/0:10:00.7 (6.1), mem = 5352.5M
*** InitOpt #3 [begin] : totSession cpu/real = 1:01:27.0/0:10:00.7 (6.1), mem = 5352.5M
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
**opt_design ... cpu = 0:00:08, real = 0:00:05, mem = 3191.4M, totSessionCpu=1:01:28 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
Begin checking placement ... (start mem=5309.5M, init mem=5437.5M)
*info: Placed = 69286          (Fixed = 13982)
*info: Unplaced = 0           
Placement Density:70.29%(128653/183041)
Placement Density (including fixed std cells):71.29%(135046/189434)
Finished check_place (total: cpu=0:00:04.3, real=0:00:01.0; vio checks: cpu=0:00:04.2, real=0:00:01.0; mem=5309.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** opt_design -post_route ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #3 [finish] : cpu/real = 0:00:06.0/0:00:01.3 (4.6), totSession cpu/real = 1:01:33.0/0:10:02.1 (6.1), mem = 5309.5M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=58877)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Sun Mar  3 07:12:46 2024
#
#WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3185.21 (MB), peak = 4500.66 (MB)
#Start routing data preparation on Sun Mar  3 07:12:46 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.700] has 58875 nets.
#Voltage range [0.700 - 0.700] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#WARNING (NRDB-2322) There are no valid layer for shielding.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3192.09 (MB), peak = 4500.66 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc_typ_25 /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV-On
# Corner(s) : 
#rc_typ_25 [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[7] tech spc 384 != ict spc 512.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech width 32000 != ict width 640.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [10, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
#number model r/c [1,1] [10,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3193.80 (MB), peak = 4500.66 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.37 (MB)
#Total memory = 3194.18 (MB)
#Peak memory = 4500.66 (MB)
#Using multithreading with 16 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#8x8 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 49 hboxes with 16 threads on machine with  3.80GHz 512KB Cache 16CPU...
#Process 0 special clock nets for rc extraction
#Total 55832 nets were built. 4446 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:16, elapsed time = 00:00:02 .
#   Increased memory =   474.75 (MB), total memory =  3669.11 (MB), peak memory =  4500.66 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_5970_brooklyn.lan.local.cmu.edu_pmohan_WfgN0E/nr5970_M2NZGn.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3351.71 (MB), peak = 4500.66 (MB)
#RC Statistics: 333730 Res, 190864 Ground Cap, 23948 XCap (Edge to Edge)
#RC V/H edge ratio: 0.66, Avg V/H Edge Length: 8689.81 (192652), Avg L-Edge Length: 12054.38 (70423)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_5970_brooklyn.lan.local.cmu.edu_pmohan_WfgN0E/nr5970_M2NZGn.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 389569 nodes, 333737 edges, and 69538 xcaps
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3341.77 (MB), peak = 4500.66 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_5970_brooklyn.lan.local.cmu.edu_pmohan_WfgN0E/nr5970_M2NZGn.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5645.316M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_5970_brooklyn.lan.local.cmu.edu_pmohan_WfgN0E/nr5970_M2NZGn.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell flatFabric has rcdb /tmp/innovus_temp_5970_brooklyn.lan.local.cmu.edu_pmohan_WfgN0E/nr5970_M2NZGn.rcdb.d specified
Cell flatFabric, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:00.0 mem: 5645.316M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:22
#Elapsed time = 00:00:05
#Increased memory = 150.85 (MB)
#Total memory = 3342.94 (MB)
#Peak memory = 4500.66 (MB)
#
#4446 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(12098218)
#Calculate SNet Signature in MT (32388075)
#Run time and memory report for RC extraction:
#RC extraction running on  3.80GHz 512KB Cache 16CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.66/16, scale score = 0.10.
#    Increased memory =     0.01 (MB), total memory =  3191.75 (MB), peak memory =  4500.66 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3191.74 (MB), peak memory =  4500.66 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor = 14.37/16, scale score = 0.90.
#    Increased memory =     0.01 (MB), total memory =  3191.74 (MB), peak memory =  4500.66 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3191.51 (MB), peak memory =  4500.66 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor = 11.98/16, scale score = 0.75.
#    Increased memory =     0.23 (MB), total memory =  3191.74 (MB), peak memory =  4500.66 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  7.82/16, scale score = 0.49.
#    Increased memory =    -0.37 (MB), total memory =  3191.51 (MB), peak memory =  4500.66 (MB)
Reading RCDB with compressed RC data.
AAE DB initialization (MEM=5410.41 CPU=0:00:00.0 REAL=0:00:00.0) 
*** BuildHoldData #1 [begin] : totSession cpu/real = 1:02:01.3/0:10:10.0 (6.1), mem = 5410.4M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=5410.41 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: flatFabric
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=5410.41)
Total number of fetched objects 62288
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=6556.34 CPU=0:00:10.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=6256.64 CPU=0:00:11.8 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:13.4 real=0:00:05.0 totSessionCpu=1:02:17 mem=6256.6M)
Done building cte hold timing graph (HoldAware) cpu=0:00:15.8 real=0:00:05.0 totSessionCpu=1:02:17 mem=6256.6M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: flatFabric
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=6267.44)
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 62288
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 58877,  96.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=6343.91 CPU=0:00:16.5 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=6343.91 CPU=0:00:17.7 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6343.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6343.9M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (16 T). (MEM=5885.14)
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View func_typ -- Total Number of Nets Skipped = 1146. 
Glitch Analysis: View func_typ -- Total Number of Nets Analyzed = 62288. 
Total number of fetched objects 62288
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 58877,  0.8 percent of the nets selected for SI analysis
Glitch Analysis: View func_typ -- Total Number of Nets Skipped = 1146. 
Glitch Analysis: View func_typ -- Total Number of Nets Analyzed = 62288. 
Total number of fetched objects 62288
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 58877,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6696.5 CPU=0:00:02.2 REAL=0:00:01.0)
End delay calculation. (MEM=6696.5 CPU=0:00:02.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6696.5 CPU=0:00:02.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:26.7 real=0:00:07.0 totSessionCpu=1:02:48 mem=6694.5M)
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 func_typ 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.008  |  0.008  |   N/A   |  1.055  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|  13246  |  12682  |   N/A   |  3014   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     93 (93)      |    -45     |    259 (259)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.286%
Total number of glitch violations: 4
------------------------------------------------------------------
*** BuildHoldData #1 [finish] : cpu/real = 0:00:47.8/0:00:14.1 (3.4), totSession cpu/real = 1:02:49.1/0:10:24.1 (6.0), mem = 6725.0M
**opt_design ... cpu = 0:01:28, real = 0:00:28, mem = 3751.8M, totSessionCpu=1:02:49 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] : totSession cpu/real = 1:02:52.0/0:10:24.4 (6.0), mem = 5949.5M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       282 (unrouted=0, trialRouted=0, noStatus=0, routed=282, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58595 (unrouted=3045, trialRouted=0, noStatus=0, routed=55550, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3045, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 280 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default attributes:
      Public non-default attributes:
        ccopt_auto_limit_insertion_delay_factor: 1.1 (default: 1.5)
        cts_adjacent_rows_legal: true (default: false)
        cts_cannot_merge_reasons is set for at least one object
        cts_cell_density is set for at least one object
        cts_cell_halo_rows: 0 (default: 1)
        cts_cell_halo_sites: 0 (default: 4)
        cts_primary_delay_corner: tt_0p7v_25c_typ_25c (default: )
        cts_route_type is set for at least one object
        cts_skew_group_target_insertion_delay is set for at least one object
        cts_target_max_transition_time_sdc is set for at least one object
        cts_target_skew is set for at least one object
        cts_target_skew_wire is set for at least one object
      Private non-default attributes:
        cts_allow_non_fterm_identical_swaps: false (default: true)
        cts_clock_nets_detailed_routed: true (default: false)
        cts_force_design_routing_status: 1 (default: auto)
        cts_post_route_enable_post_commit_delay_update: true (default: false)
    Route type trimming info:
      No route type modifications were made.
 Report initialization with DMUpdate ... (1, Worst)
    Clock tree balancer configuration for clock_trees clk conf_clk:
    Non-default attributes:
      Public non-default attributes:
        cts_cell_density: 1 (default: 0.75)
        cts_route_type (leaf): default_route_type_leaf (default: default)
        cts_route_type (top): default_route_type_nonleaf (default: default)
        cts_route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default attributes
    For power domain auto-default:
      Buffers:     {BUFx24_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx10_ASAP7_75t_L BUFx8_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx2_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R}
      Inverters:   {CKINVDCx20_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L INVx13_ASAP7_75t_L INVx11_ASAP7_75t_L INVx8_ASAP7_75t_L INVx6_ASAP7_75t_L INVx5_ASAP7_75t_L INVx4_ASAP7_75t_L INVx3_ASAP7_75t_L INVx2_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp33_ASAP7_75t_R}
      Clock gates: ICGx8DC_ASAP7_75t_L ICGx6p67DC_ASAP7_75t_L ICGx8DC_ASAP7_75t_R ICGx6p67DC_ASAP7_75t_R ICGx5p33DC_ASAP7_75t_L ICGx5_ASAP7_75t_L ICGx5p33DC_ASAP7_75t_R ICGx4DC_ASAP7_75t_L ICGx5_ASAP7_75t_R ICGx4_ASAP7_75t_L ICGx4DC_ASAP7_75t_R ICGx4_ASAP7_75t_R ICGx3_ASAP7_75t_L ICGx2p67DC_ASAP7_75t_L ICGx3_ASAP7_75t_R ICGx2p67DC_ASAP7_75t_R ICGx2_ASAP7_75t_L ICGx2_ASAP7_75t_R ICGx1_ASAP7_75t_L ICGx1_ASAP7_75t_R 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 185955.420um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: cts_route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
    For timing_corner tt_0p7v_25c_typ_25c:both, late and power domain auto-default:
      Slew time target (leaf):    350.0ps
      Slew time target (trunk):   350.0ps
      Slew time target (top):     350.0ps (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 32.9ps
      Buffer max distance: 764.012um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:BUFx6f_ASAP7_75t_L, fastest_considered_half_corner=tt_0p7v_25c_typ_25c:both.late, optimalDrivingDistance=342.225um, saturatedSlew=62.6ps, speed=6941.684um per ns, cellArea=6.817um^2 per 1000um}
      Inverter  : {lib_cell:INVx6_ASAP7_75t_L, fastest_considered_half_corner=tt_0p7v_25c_typ_25c:both.late, optimalDrivingDistance=189.675um, saturatedSlew=46.0ps, speed=7952.830um per ns, cellArea=9.839um^2 per 1000um}
      Clock gate: {lib_cell:ICGx4_ASAP7_75t_L, fastest_considered_half_corner=tt_0p7v_25c_typ_25c:both.late, optimalDrivingDistance=402.975um, saturatedSlew=99.1ps, speed=5699.788um per ns, cellArea=12.157um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/func:
      Sources:                     pin clock
      Total number of sinks:       2602
      Delay constrained sinks:     2602
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner tt_0p7v_25c_typ_25c:both.late:
      Skew target:                 32.9ps
    Clock tree balancer configuration for skew_group conf_clk/func:
      Sources:                     pin io_ctrlSignals_confClock
      Total number of sinks:       10608
      Delay constrained sinks:     10608
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner tt_0p7v_25c_typ_25c:both.late:
      Skew target:                 32.9ps
    Primary reporting skew groups are:
    skew_group conf_clk/func with 10608 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=361.584um^2, i=0.000um^2, icg=395.410um^2, dcg=0.000um^2, l=0.000um^2, total=756.994um^2
      hp wire lengths  : top=0.000um, trunk=7878.816um, leaf=16091.028um, total=23969.844um
    Clock DAG library cell distribution initial state {count}:
       Bufs: BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 1 BUFx8_ASAP7_75t_L: 3 BUFx6f_ASAP7_75t_L: 53 BUFx5_ASAP7_75t_L: 51 BUFx4_ASAP7_75t_L: 28 BUFx3_ASAP7_75t_L: 42 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
       ICGs: ICGx8DC_ASAP7_75t_L: 7 ICGx4_ASAP7_75t_L: 3 ICGx3_ASAP7_75t_L: 2 ICGx2_ASAP7_75t_L: 14 ICGx1_ASAP7_75t_L: 19 ICGx1_ASAP7_75t_R: 36 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ----------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ----------------------------------------------------------------------------
       0          0        234     [min=2, max=414, avg=83, sd=44, total=19509]
       0          1          5     [min=112, max=309, avg=185, sd=75, total=924]
       1          1         43     [min=6, max=453, avg=100, sd=82, total=4299]
    ----------------------------------------------------------------------------
    
    Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Checking for illegal sizes of clock logic instances
    Validating CTS configuration done. (took cpu=0:00:08.9 real=0:00:08.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Validating CTS configuration
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for tt_0p7v_25c_typ_25c:both.late...
  Clock tree timing engine global stage delay update for tt_0p7v_25c_typ_25c:both.late done. (took cpu=0:00:00.5 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
    sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
    misc counts      : r=2, pp=0
    cell areas       : b=361.584um^2, i=0.000um^2, icg=395.410um^2, dcg=0.000um^2, l=0.000um^2, total=756.994um^2
    cell capacitance : b=158.228fF, i=0.000fF, icg=208.383fF, dcg=0.000fF, l=0.000fF, total=366.611fF
    sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
    wire capacitance : top=0.000fF, trunk=249.324fF, leaf=1314.877fF, total=1564.201fF
    wire lengths     : top=0.000um, trunk=9097.428um, leaf=42788.672um, total=51886.100um
    hp wire lengths  : top=0.000um, trunk=7878.816um, leaf=16091.028um, total=23969.844um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=320.0ps count=92 avg=26.3ps sd=13.3ps min=9.8ps max=97.3ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Leaf  : target=320.0ps count=190 avg=104.2ps sd=27.7ps min=36.8ps max=170.6ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 1 BUFx8_ASAP7_75t_L: 3 BUFx6f_ASAP7_75t_L: 53 BUFx5_ASAP7_75t_L: 51 BUFx4_ASAP7_75t_L: 28 BUFx3_ASAP7_75t_L: 42 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
     ICGs: ICGx8DC_ASAP7_75t_L: 7 ICGx4_ASAP7_75t_L: 3 ICGx3_ASAP7_75t_L: 2 ICGx2_ASAP7_75t_L: 14 ICGx1_ASAP7_75t_L: 19 ICGx1_ASAP7_75t_R: 36 
  Primary reporting skew groups PRO initial state:
    skew_group default.conf_clk/func: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/func: insertion delay [min=166.0, max=207.2, avg=190.6, sd=7.8], skew [41.2 vs 33.0*], 98.7% {171.4, 204.4} (wid=66.9 ws=45.6) (gid=173.7 gs=40.0)
    skew_group conf_clk/func: insertion delay [min=168.8, max=209.9, avg=197.8, sd=5.9], skew [41.1 vs 33.0*], 99.7% {176.9, 209.9} (wid=93.5 ws=64.8) (gid=165.8 gs=55.0)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 282, tested: 282, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
      sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
      misc counts      : r=2, pp=0
      cell areas       : b=361.584um^2, i=0.000um^2, icg=395.410um^2, dcg=0.000um^2, l=0.000um^2, total=756.994um^2
      cell capacitance : b=158.228fF, i=0.000fF, icg=208.383fF, dcg=0.000fF, l=0.000fF, total=366.611fF
      sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
      wire capacitance : top=0.000fF, trunk=249.324fF, leaf=1314.877fF, total=1564.201fF
      wire lengths     : top=0.000um, trunk=9097.428um, leaf=42788.672um, total=51886.100um
      hp wire lengths  : top=0.000um, trunk=7878.816um, leaf=16091.028um, total=23969.844um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=320.0ps count=92 avg=26.3ps sd=13.3ps min=9.8ps max=97.3ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
      Leaf  : target=320.0ps count=190 avg=104.2ps sd=27.7ps min=36.8ps max=170.6ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 1 BUFx8_ASAP7_75t_L: 3 BUFx6f_ASAP7_75t_L: 53 BUFx5_ASAP7_75t_L: 51 BUFx4_ASAP7_75t_L: 28 BUFx3_ASAP7_75t_L: 42 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
       ICGs: ICGx8DC_ASAP7_75t_L: 7 ICGx4_ASAP7_75t_L: 3 ICGx3_ASAP7_75t_L: 2 ICGx2_ASAP7_75t_L: 14 ICGx1_ASAP7_75t_L: 19 ICGx1_ASAP7_75t_R: 36 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.conf_clk/func: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/func: insertion delay [min=166.0, max=207.2], skew [41.2 vs 33.0*]
      skew_group conf_clk/func: insertion delay [min=168.8, max=209.9], skew [41.1 vs 33.0*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PRO Fixing DRVs
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for tt_0p7v_25c_typ_25c:both.late...
 Report initialization with DMUpdate ... (1, Worst)
  Clock tree timing engine global stage delay update for tt_0p7v_25c_typ_25c:both.late done. (took cpu=0:00:00.5 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=199, i=0, icg=81, dcg=0, l=0, total=280
    sink counts      : regular=13210, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=13210
    misc counts      : r=2, pp=0
    cell areas       : b=361.584um^2, i=0.000um^2, icg=395.410um^2, dcg=0.000um^2, l=0.000um^2, total=756.994um^2
    cell capacitance : b=158.228fF, i=0.000fF, icg=208.383fF, dcg=0.000fF, l=0.000fF, total=366.611fF
    sink capacitance : total=6488.356fF, avg=0.491fF, sd=0.001fF, min=0.475fF, max=0.491fF
    wire capacitance : top=0.000fF, trunk=249.324fF, leaf=1314.877fF, total=1564.201fF
    wire lengths     : top=0.000um, trunk=9097.428um, leaf=42788.672um, total=51886.100um
    hp wire lengths  : top=0.000um, trunk=7878.816um, leaf=16091.028um, total=23969.844um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=320.0ps count=92 avg=26.3ps sd=13.3ps min=9.8ps max=97.3ps {92 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
    Leaf  : target=320.0ps count=190 avg=104.2ps sd=27.7ps min=36.8ps max=170.6ps {190 <= 192.0ps, 0 <= 256.0ps, 0 <= 288.0ps, 0 <= 304.0ps, 0 <= 320.0ps}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFx12_ASAP7_75t_L: 1 BUFx10_ASAP7_75t_L: 1 BUFx8_ASAP7_75t_L: 3 BUFx6f_ASAP7_75t_L: 53 BUFx5_ASAP7_75t_L: 51 BUFx4_ASAP7_75t_L: 28 BUFx3_ASAP7_75t_L: 42 BUFx2_ASAP7_75t_L: 18 HB1xp67_ASAP7_75t_L: 1 HB1xp67_ASAP7_75t_R: 1 
     ICGs: ICGx8DC_ASAP7_75t_L: 7 ICGx4_ASAP7_75t_L: 3 ICGx3_ASAP7_75t_L: 2 ICGx2_ASAP7_75t_L: 14 ICGx1_ASAP7_75t_L: 19 ICGx1_ASAP7_75t_R: 36 
  Primary reporting skew groups PRO final:
    skew_group default.conf_clk/func: unconstrained
  Skew group summary PRO final:
    skew_group clk/func: insertion delay [min=166.0, max=207.2, avg=190.6, sd=7.8], skew [41.2 vs 33.0*], 98.7% {171.4, 204.4} (wid=66.9 ws=45.6) (gid=173.7 gs=40.0)
    skew_group conf_clk/func: insertion delay [min=168.8, max=209.9, avg=197.8, sd=5.9], skew [41.1 vs 33.0*], 99.7% {176.9, 209.9} (wid=93.5 ws=64.8) (gid=165.8 gs=55.0)
PRO done.
Net route status summary:
  Clock:       282 (unrouted=0, trialRouted=0, noStatus=0, routed=282, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58595 (unrouted=3045, trialRouted=0, noStatus=0, routed=55550, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3045, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:12.1 real=0:00:10.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PRO
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.1)
*** ClockDrv #1 [finish] : cpu/real = 0:00:12.6/0:00:10.7 (1.2), totSession cpu/real = 1:03:04.5/0:10:35.1 (6.0), mem = 7965.2M
**INFO: Start fixing DRV (Mem = 6124.11M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.92 -numThreads 16  -glitch
*** DrvOpt #8 [begin] : totSession cpu/real = 1:03:05.9/0:10:35.4 (6.0), mem = 6124.1M
Info: 282 clock nets excluded from IPO operation.
 Report initialization with DMUpdate ... (1, Worst)
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|    93|    93|     0|     0|     4|    16|     0.01|     0.00|       0|       0|       0| 70.29%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|    93|    93|     0|     0|     0|     0|     0.01|     0.00|       2|       0|       2| 70.29%| 0:00:00.0|  7324.8M|
|     0|     0|     0.00|     0|     0|     0.00|    93|    93|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 70.29%| 0:00:00.0|  7324.8M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        282 | default  |
| M4 (z=4)  |         12 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:02.9 real=0:00:01.0 mem=7324.8M) ***

*** DrvOpt #8 [finish] : cpu/real = 0:00:04.8/0:00:02.5 (1.9), totSession cpu/real = 1:03:10.7/0:10:37.9 (5.9), mem = 6150.4M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt DRV Optimization
**opt_design ... cpu = 0:01:50, real = 0:00:42, mem = 3896.7M, totSessionCpu=1:03:11 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 6150.37M).
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

------------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.05min mem=6150.4M)
------------------------------------------------------------------

Setup views included:
 func_typ 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.008  |  0.008  |   N/A   |  1.054  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|  13246  |  12682  |   N/A   |  3014   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     93 (93)      |    -45     |    259 (259)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.287%
Total number of glitch violations: 0
------------------------------------------------------------------
**opt_design ... cpu = 0:01:51, real = 0:00:42, mem = 3894.4M, totSessionCpu=1:03:12 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**opt_design ... cpu = 0:01:53, real = 0:00:43, mem = 3894.4M, totSessionCpu=1:03:13 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=6153.22M, totSessionCpu=1:03:14).
**opt_design ... cpu = 0:01:53, real = 0:00:43, mem = 3894.4M, totSessionCpu=1:03:14 **

Skipping post route harden opt
Running refinePlace -preserveRouting true -hardFence false
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Starting place_detail (1:03:15 mem=6621.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:02.5 REAL: 0:00:00.0 MEM: 6621.6MB
Summary Report:
Instances move: 0 (out of 55306 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.5 REAL: 0:00:00.0 MEM: 6621.6MB
*** Finished place_detail (1:03:18 mem=6621.6M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 0.009 ns

Start Layer Assignment ...
WNS(0.009ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 58879.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 24 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 732 (1.2%)

Set Prefer Layer Routing Effort ...
Total Net(58877) IPOed(4) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 0.009 ns

Start Layer Assignment ...
WNS(0.009ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 58879.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 732 (1.2%)
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 func_typ 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.008  |  0.008  |   N/A   |  1.054  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|  13246  |  12682  |   N/A   |  3014   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     93 (93)      |    -45     |    259 (259)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.287%
Total number of glitch violations: 0
------------------------------------------------------------------
**opt_design ... cpu = 0:01:59, real = 0:00:46, mem = 3900.9M, totSessionCpu=1:03:20 **
**INFO: flowCheckPoint #4 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 4
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 4
*** EcoRoute #1 [begin] : totSession cpu/real = 1:03:20.0/0:10:41.7 (5.9), mem = 6109.2M

route_global_detail

#Start route_global_detail on Sun Mar  3 07:13:25 2024
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=58879)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 3045 (skipped).
#Total number of routable nets = 55834.
#Total number of nets in the design = 58879.
#4 routable nets do not have any wires.
#55830 routable nets have routed wires.
#4 nets will be global routed.
#4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#320 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 16 threads.
#Start routing data preparation on Sun Mar  3 07:13:25 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.700] has 58877 nets.
#Voltage range [0.700 - 0.700] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
#WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
#WARNING (NRDB-2322) There are no valid layer for shielding.
#Processed 4/0 dirty instances, 15/7 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(4 insts marked dirty, reset pre-exisiting dirty flag on 4 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3824.73 (MB), peak = 4500.66 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3827.77 (MB), peak = 4500.66 (MB)
#Start instance access analysis using 16 threads...
#Set layer M2 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3827.77 (MB)
#Peak memory = 4500.66 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Mar  3 07:13:27 2024
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = -69.59 (MB)
#Total memory = 3827.77 (MB)
#Peak memory = 4500.66 (MB)
#
#
#Start global routing on Sun Mar  3 07:13:27 2024
#
#
#Start global routing initialization on Sun Mar  3 07:13:27 2024
#
#Number of eco nets is 4
#
#Start global routing data preparation on Sun Mar  3 07:13:27 2024
#
#Start routing resource analysis on Sun Mar  3 07:13:27 2024
#
#Routing resource analysis is done on Sun Mar  3 07:13:27 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             H        1173        1724       42849     0.00%
#  M3             V        1618        1490       42849    16.11%
#  M4             H        1353         927       42849     0.00%
#  M5             V        1369         703       42849     0.00%
#  M6             H         727         309       42849     3.56%
#  M7             V         762         274       42849     4.60%
#  --------------------------------------------------------------
#  Total                   7003      39.71%      257094     4.04%
#
#  312 nets (0.53%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Mar  3 07:13:27 2024
#
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3833.80 (MB), peak = 4500.66 (MB)
#
#
#Global routing initialization is done on Sun Mar  3 07:13:27 2024
#
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3834.79 (MB), peak = 4500.66 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3835.19 (MB), peak = 4500.66 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3835.31 (MB), peak = 4500.66 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3836.41 (MB), peak = 4500.66 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3045 (skipped).
#Total number of routable nets = 55834.
#Total number of nets in the design = 58879.
#
#55834 routable nets have routed wires.
#4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#320 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  4               0  
#------------------------------------------------
#        Total                  4               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                312           12                12           55510  
#-------------------------------------------------------------------------------
#        Total                312           12                12           55510  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 312
#Total wire length = 1099826 um.
#Total half perimeter of net bounding box = 974212 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 191332 um.
#Total wire length on LAYER M3 = 220584 um.
#Total wire length on LAYER M4 = 264477 um.
#Total wire length on LAYER M5 = 283848 um.
#Total wire length on LAYER M6 = 71145 um.
#Total wire length on LAYER M7 = 68439 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 466906
#Up-Via Summary (total 466906):
#           
#-----------------------
# M1             200485
# M2             189229
# M3              43233
# M4              25420
# M5               5899
# M6               2640
#-----------------------
#                466906 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:02
#Increased memory = 7.76 (MB)
#Total memory = 3835.53 (MB)
#Peak memory = 4500.66 (MB)
#
#Finished global routing on Sun Mar  3 07:13:29 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3831.18 (MB), peak = 4500.66 (MB)
#Start Track Assignment.
#Done with 5 horizontal wires in 7 hboxes and 0 vertical wires in 7 hboxes.
#Done with 0 horizontal wires in 7 hboxes and 0 vertical wires in 7 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 312
#Total wire length = 1099826 um.
#Total half perimeter of net bounding box = 974212 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 191333 um.
#Total wire length on LAYER M3 = 220584 um.
#Total wire length on LAYER M4 = 264477 um.
#Total wire length on LAYER M5 = 283848 um.
#Total wire length on LAYER M6 = 71145 um.
#Total wire length on LAYER M7 = 68439 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 466906
#Up-Via Summary (total 466906):
#           
#-----------------------
# M1             200485
# M2             189229
# M3              43233
# M4              25420
# M5               5899
# M6               2640
#-----------------------
#                466906 
#
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3829.96 (MB), peak = 4500.66 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:06
#Increased memory = -66.06 (MB)
#Total memory = 3831.31 (MB)
#Peak memory = 4500.66 (MB)
#Using multithreading with 16 threads.
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 0.3% of the total area was rechecked for DRC, and 0.2% required routing.
#   number of violations = 21
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   NUTWre   Totals
#	M1            0        0        0        2        2
#	M2            5        5        9        0       19
#	Totals        5        5        9        2       21
#4 out of 69288 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 21
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   NUTWre   Totals
#	M1            0        0        0        2        2
#	M2            5        5        9        0       19
#	Totals        5        5        9        2       21
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3830.96 (MB), peak = 4500.66 (MB)
#start 1st optimization iteration ...
#   number of violations = 29
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   CorSpc   NUTWre   Totals
#	M1            0        0        0        0        0        0        2        2
#	M2            7        7        8        1        1        1        0       25
#	M3            1        1        0        0        0        0        0        2
#	Totals        8        8        8        1        1        1        2       29
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3828.77 (MB), peak = 4500.66 (MB)
#start 2nd optimization iteration ...
#   number of violations = 30
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2            7        8        7        3        0       25
#	M3            1        2        1        0        0        4
#	Totals        8       10        8        3        1       30
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3827.27 (MB), peak = 4500.66 (MB)
#start 3rd optimization iteration ...
#   number of violations = 39
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        3        3
#	M2           11       11        5        0        0       27
#	M3            3        1        2        2        0        8
#	M4            0        0        0        1        0        1
#	Totals       14       12        7        3        3       39
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3826.76 (MB), peak = 4500.66 (MB)
#start 4th optimization iteration ...
#   number of violations = 35
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   CorSpc   OffGrd   Totals
#	M1            0        0        0        0        0        0        0
#	M2           10       10        4        1        1        3       29
#	M3            3        1        0        2        0        0        6
#	Totals       13       11        4        3        1        3       35
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3827.21 (MB), peak = 4500.66 (MB)
#start 5th optimization iteration ...
#   number of violations = 32
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2           10       12        6        0       28
#	M3            2        0        0        2        4
#	Totals       12       12        6        2       32
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3826.28 (MB), peak = 4500.66 (MB)
#start 6th optimization iteration ...
#   number of violations = 36
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        2        2
#	M2           10       12        3        3        0       28
#	M3            3        2        0        1        0        6
#	Totals       13       14        3        4        2       36
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3838.41 (MB), peak = 4500.66 (MB)
#start 7th optimization iteration ...
#   number of violations = 30
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2           12       15        1        1       29
#	M3            0        0        0        0        0
#	M4            0        0        0        1        1
#	Totals       12       15        1        2       30
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3835.59 (MB), peak = 4500.66 (MB)
#start 8th optimization iteration ...
#   number of violations = 26
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2           10       10        4        1        0       25
#	Totals       10       10        4        1        1       26
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3834.20 (MB), peak = 4500.66 (MB)
#start 9th optimization iteration ...
#   number of violations = 35
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   OffGrd   Totals
#	M1            0        0        0        0        0        0
#	M2            9       15        4        3        1       32
#	M3            1        0        0        1        0        2
#	M4            0        0        0        1        0        1
#	Totals       10       15        4        5        1       35
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3831.74 (MB), peak = 4500.66 (MB)
#start 10th optimization iteration ...
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2           10       13        4        2        0       29
#	M3            3        1        0        2        0        6
#	M4            0        0        0        1        0        1
#	Totals       13       14        4        5        1       37
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3831.89 (MB), peak = 4500.66 (MB)
#start 11th optimization iteration ...
#   number of violations = 35
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2           13       14        3        2        0       32
#	M3            1        0        0        1        0        2
#	Totals       14       14        3        3        1       35
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3831.63 (MB), peak = 4500.66 (MB)
#start 12th optimization iteration ...
#   number of violations = 27
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            7       10        6        2       25
#	M3            1        1        0        0        2
#	Totals        8       11        6        2       27
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3836.30 (MB), peak = 4500.66 (MB)
#start 13th optimization iteration ...
#   number of violations = 33
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2           11       11        4        1       27
#	M3            3        1        0        2        6
#	Totals       14       12        4        3       33
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3835.16 (MB), peak = 4500.66 (MB)
#start 14th optimization iteration ...
#   number of violations = 32
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2           10       11        5        1        1       28
#	M3            2        2        0        0        0        4
#	Totals       12       13        5        1        1       32
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3834.34 (MB), peak = 4500.66 (MB)
#start 15th optimization iteration ...
#   number of violations = 32
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2           11       11        3        0        0       25
#	M3            2        1        2        1        0        6
#	Totals       13       12        5        1        1       32
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3833.27 (MB), peak = 4500.66 (MB)
#start 16th optimization iteration ...
#   number of violations = 30
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   OffGrd   Totals
#	M1            0        0        0        0        0        0
#	M2            9       11        5        1        1       27
#	M3            1        0        0        2        0        3
#	Totals       10       11        5        3        1       30
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3832.36 (MB), peak = 4500.66 (MB)
#start 17th optimization iteration ...
#   number of violations = 31
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            9       11        5        0       25
#	M3            3        1        0        2        6
#	Totals       12       12        5        2       31
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3832.10 (MB), peak = 4500.66 (MB)
#start 18th optimization iteration ...
#   number of violations = 39
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2           12       15        4        2       33
#	M3            3        2        0        1        6
#	Totals       15       17        4        3       39
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3831.25 (MB), peak = 4500.66 (MB)
#start 19th optimization iteration ...
#   number of violations = 43
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2           13       14        2        0        1       30
#	M3            6        4        0        3        0       13
#	Totals       19       18        2        3        1       43
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3829.91 (MB), peak = 4500.66 (MB)
#start 20th optimization iteration ...
#   number of violations = 29
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2           11       13        4        1       29
#	Totals       11       13        4        1       29
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3830.09 (MB), peak = 4500.66 (MB)
#start 21th optimization iteration ...
#   number of violations = 30
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2            9       11        5        1        0       26
#	M3            1        0        0        1        0        2
#	M4            0        0        0        1        0        1
#	Totals       10       11        5        3        1       30
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3828.79 (MB), peak = 4500.66 (MB)
#start 22th optimization iteration ...
#   number of violations = 32
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2           11       12        3        1        1       28
#	M3            2        1        0        1        0        4
#	Totals       13       13        3        2        1       32
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3828.95 (MB), peak = 4500.66 (MB)
#start 23th optimization iteration ...
#   number of violations = 33
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   OffGrd   Totals
#	M1            0        0        0        0        0        0
#	M2           12       10        4        1        1       28
#	M3            2        0        0        2        0        4
#	M4            0        0        0        1        0        1
#	Totals       14       10        4        4        1       33
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3829.56 (MB), peak = 4500.66 (MB)
#start 24th optimization iteration ...
#   number of violations = 27
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            8        9        5        0       22
#	M3            2        0        0        2        4
#	M4            0        0        0        1        1
#	Totals       10        9        5        3       27
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3833.83 (MB), peak = 4500.66 (MB)
#start 25th optimization iteration ...
#   number of violations = 30
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2           12       13        3        0       28
#	M3            1        0        0        1        2
#	Totals       13       13        3        1       30
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3831.59 (MB), peak = 4500.66 (MB)
#start 26th optimization iteration ...
#   number of violations = 30
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        2        2
#	M2            8       10        6        1        0       25
#	M3            1        0        0        1        0        2
#	M4            0        0        0        1        0        1
#	Totals        9       10        6        3        2       30
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3832.69 (MB), peak = 4500.66 (MB)
#start 27th optimization iteration ...
#   number of violations = 28
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   OffGrd   Totals
#	M1            0        0        0        0        0        0
#	M2           10       12        3        0        1       26
#	M3            0        0        0        0        0        0
#	M4            0        0        1        1        0        2
#	Totals       10       12        4        1        1       28
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3830.75 (MB), peak = 4500.66 (MB)
#start 28th optimization iteration ...
#   number of violations = 34
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   OffGrd   NUTWre   Totals
#	M1            0        0        0        0        0        1        1
#	M2            8       10        5        2        1        0       26
#	M3            3        1        0        2        0        0        6
#	M4            0        0        1        0        0        0        1
#	Totals       11       11        6        4        1        1       34
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3832.47 (MB), peak = 4500.66 (MB)
#start 29th optimization iteration ...
#   number of violations = 27
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            7        9        7        0       23
#	M3            2        0        0        2        4
#	Totals        9        9        7        2       27
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3832.48 (MB), peak = 4500.66 (MB)
#start 30th optimization iteration ...
#   number of violations = 35
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   NUTWre   Totals
#	M1            0        0        0        0        0        1        1
#	M2           12       14        3        0        1        0       30
#	M3            2        1        0        1        0        0        4
#	Totals       14       15        3        1        1        1       35
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3841.52 (MB), peak = 4500.66 (MB)
#start 31th optimization iteration ...
#   number of violations = 35
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   OffGrd   Totals
#	M1            0        0        0        0        0        0
#	M2           11       12        4        1        3       31
#	M3            1        0        1        1        0        3
#	M4            0        0        0        1        0        1
#	Totals       12       12        5        3        3       35
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3842.38 (MB), peak = 4500.66 (MB)
#start 32th optimization iteration ...
#   number of violations = 30
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2            9       10        6        1        0       26
#	M3            1        1        1        0        0        3
#	Totals       10       11        7        1        1       30
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3843.16 (MB), peak = 4500.66 (MB)
#start 33th optimization iteration ...
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   OffGrd   Totals
#	M1            0        0        0        0        0        0
#	M2           13       13        3        2        3       34
#	M3            2        0        0        2        0        4
#	Totals       15       13        3        4        3       38
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 3856.70 (MB), peak = 4667.61 (MB)
#start 34th optimization iteration ...
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   OffGrd   NUTWre   Others   Totals
#	M1            0        0        0        0        0        1        0        1
#	M2            9       10        7        2        2        0        2       32
#	M3            1        1        0        0        0        0        0        2
#	M4            0        0        0        2        0        0        0        2
#	Totals       10       11        7        4        2        1        2       37
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 3858.07 (MB), peak = 4686.05 (MB)
#start 35th optimization iteration ...
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2           11       13        4        4        0       32
#	M3            2        1        1        1        0        5
#	Totals       13       14        5        5        1       38
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 3857.18 (MB), peak = 4686.05 (MB)
#start 36th optimization iteration ...
#   number of violations = 33
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   OffGrd   Totals
#	M1            0        0        0        0        0        0
#	M2            7       10        8        2        1       28
#	M3            2        1        0        2        0        5
#	Totals        9       11        8        4        1       33
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 3873.46 (MB), peak = 4886.38 (MB)
#start 37th optimization iteration ...
#   number of violations = 30
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2           10       14        4       28
#	M3            1        1        0        2
#	Totals       11       15        4       30
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 3869.07 (MB), peak = 4896.93 (MB)
#start 38th optimization iteration ...
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   OffGrd   NUTWre   Totals
#	M1            0        0        0        0        0        0        1        1
#	M2            9       12        5        1        1        1        0       29
#	M3            3        1        0        2        0        0        0        6
#	M4            0        0        0        1        0        0        0        1
#	Totals       12       13        5        4        1        1        1       37
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 3870.80 (MB), peak = 4896.93 (MB)
#start 39th optimization iteration ...
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   OffGrd   NUTWre   Totals
#	M1            0        0        0        0        0        1        1
#	M2           12       11        3        1        2        0       29
#	M3            2        1        1        1        0        0        5
#	M4            0        0        0        2        0        0        2
#	Totals       14       12        4        4        2        1       37
#cpu time = 00:00:06, elapsed time = 00:00:01, memory = 3886.79 (MB), peak = 5180.79 (MB)
#start 40th optimization iteration ...
#   number of violations = 29
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2           10       10        5        2       27
#	M3            1        0        0        1        2
#	Totals       11       10        5        3       29
#cpu time = 00:00:06, elapsed time = 00:00:01, memory = 3881.89 (MB), peak = 5180.79 (MB)
#start 41th optimization iteration ...
#   number of violations = 26
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            8        9        6        1       24
#	M3            1        1        0        0        2
#	Totals        9       10        6        1       26
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3869.15 (MB), peak = 5180.79 (MB)
#start 42th optimization iteration ...
#   number of violations = 31
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	M1            0        0        0        0        0
#	M2            9       11        4        1       25
#	M3            2        2        2        0        6
#	Totals       11       13        6        1       31
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3859.62 (MB), peak = 5180.79 (MB)
#start 43th optimization iteration ...
#   number of violations = 26
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            8        9        5        0       22
#	M3            2        1        0        1        4
#	Totals       10       10        5        1       26
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3856.07 (MB), peak = 5180.79 (MB)
#start 44th optimization iteration ...
#   number of violations = 24
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            8        9        6        0       23
#	M3            0        0        0        0        0
#	M4            0        0        0        1        1
#	Totals        8        9        6        1       24
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3853.30 (MB), peak = 5180.79 (MB)
#start 45th optimization iteration ...
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   OffGrd   Totals
#	M1            0        0        0        0        0        0
#	M2            6        7        7        1        1       22
#	M3            0        0        1        0        0        1
#	Totals        6        7        8        1        1       23
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3850.53 (MB), peak = 5180.79 (MB)
#start 46th optimization iteration ...
#   number of violations = 25
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        2        2
#	M2            5        7        8        1        0       21
#	M3            1        0        0        1        0        2
#	Totals        6        7        8        2        2       25
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3849.64 (MB), peak = 5180.79 (MB)
#start 47th optimization iteration ...
#   number of violations = 24
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            7        8        6        2       23
#	M3            0        0        1        0        1
#	Totals        7        8        7        2       24
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3846.57 (MB), peak = 5180.79 (MB)
#start 48th optimization iteration ...
#   number of violations = 27
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            8       10        5        2       25
#	M3            0        0        1        0        1
#	M4            0        0        0        1        1
#	Totals        8       10        6        3       27
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3844.35 (MB), peak = 5180.79 (MB)
#start 49th optimization iteration ...
#   number of violations = 31
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2            6        7        8        2        1       24
#	M3            3        2        0        2        0        7
#	Totals        9        9        8        4        1       31
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3843.31 (MB), peak = 5180.79 (MB)
#start 50th optimization iteration ...
#   number of violations = 32
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2           12       12        3        1        0       28
#	M3            1        0        1        1        0        3
#	Totals       13       12        4        2        1       32
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3841.66 (MB), peak = 5180.79 (MB)
#start 51th optimization iteration ...
#   number of violations = 28
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2            7       10        7        1        0       25
#	M3            1        1        0        0        0        2
#	Totals        8       11        7        1        1       28
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3840.71 (MB), peak = 5180.79 (MB)
#start 52th optimization iteration ...
#   number of violations = 24
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            6        8        7        0       21
#	M3            1        0        0        1        2
#	M4            0        0        0        1        1
#	Totals        7        8        7        2       24
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3842.33 (MB), peak = 5180.79 (MB)
#start 53th optimization iteration ...
#   number of violations = 26
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            8        9        6        1       24
#	M3            1        0        0        1        2
#	Totals        9        9        6        2       26
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3842.80 (MB), peak = 5180.79 (MB)
#start 54th optimization iteration ...
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            6        6        7        0       19
#	M3            2        1        0        1        4
#	Totals        8        7        7        1       23
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3840.51 (MB), peak = 5180.79 (MB)
#start 55th optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            5        6        9       20
#	Totals        5        6        9       20
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3840.42 (MB), peak = 5180.79 (MB)
#start 56th optimization iteration ...
#   number of violations = 21
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            7        8        6       21
#	Totals        7        8        6       21
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3841.82 (MB), peak = 5180.79 (MB)
#start 57th optimization iteration ...
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2            5        7        8        0        1       21
#	M3            1        0        0        1        0        2
#	Totals        6        7        8        1        1       23
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3839.53 (MB), peak = 5180.79 (MB)
#start 58th optimization iteration ...
#   number of violations = 22
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2            5        7        8        1        0       21
#	Totals        5        7        8        1        1       22
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3840.91 (MB), peak = 5180.79 (MB)
#start 59th optimization iteration ...
#   number of violations = 31
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   CorSpc   NUTWre   Totals
#	M1            0        0        0        0        0        1        1
#	M2            7        7        7        0        2        0       23
#	M3            3        0        1        3        0        0        7
#	Totals       10        7        8        3        2        1       31
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3841.72 (MB), peak = 5180.79 (MB)
#start 60th optimization iteration ...
#   number of violations = 27
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2            9        9        5        2        2       27
#	Totals        9        9        5        2        2       27
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3840.18 (MB), peak = 5180.79 (MB)
#start 61th optimization iteration ...
#   number of violations = 27
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            6        7        8        2       23
#	M3            2        2        0        0        4
#	Totals        8        9        8        2       27
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3839.96 (MB), peak = 5180.79 (MB)
#start 62th optimization iteration ...
#   number of violations = 27
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2            6        7        8        1        1       23
#	M3            2        0        0        2        0        4
#	Totals        8        7        8        3        1       27
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3838.02 (MB), peak = 5180.79 (MB)
#start 63th optimization iteration ...
#   number of violations = 26
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            9        9        5        1       24
#	M3            1        0        0        1        2
#	Totals       10        9        5        2       26
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3839.56 (MB), peak = 5180.79 (MB)
#start 64th optimization iteration ...
#   number of violations = 27
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            8        8        6        1       23
#	M3            2        0        0        2        4
#	Totals       10        8        6        3       27
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3841.18 (MB), peak = 5180.79 (MB)
#start 65th optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            4        4       10        0       18
#	M3            1        0        0        1        2
#	Totals        5        4       10        1       20
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3842.98 (MB), peak = 5180.79 (MB)
#start 66th optimization iteration ...
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2            3        4       10        1        0       18
#	Totals        3        4       10        1        1       19
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3842.89 (MB), peak = 5180.79 (MB)
#start 67th optimization iteration ...
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            5        6        8       19
#	Totals        5        6        8       19
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3841.82 (MB), peak = 5180.79 (MB)
#start 68th optimization iteration ...
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            5        5        8       18
#	M3            0        0        1        1
#	Totals        5        5        9       19
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3842.20 (MB), peak = 5180.79 (MB)
#start 69th optimization iteration ...
#   number of violations = 21
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            7        7        6        1       21
#	Totals        7        7        6        1       21
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3840.95 (MB), peak = 5180.79 (MB)
#start 70th optimization iteration ...
#   number of violations = 22
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            7        7        6        2       22
#	Totals        7        7        6        2       22
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3841.20 (MB), peak = 5180.79 (MB)
#start 71th optimization iteration ...
#   number of violations = 24
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            8        8        5        1       22
#	M3            1        1        0        0        2
#	Totals        9        9        5        1       24
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3840.92 (MB), peak = 5180.79 (MB)
#start 72th optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            6        6        7       19
#	M3            0        0        1        1
#	Totals        6        6        8       20
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3843.04 (MB), peak = 5180.79 (MB)
#start 73th optimization iteration ...
#   number of violations = 17
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            4        4        9       17
#	Totals        4        4        9       17
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3845.82 (MB), peak = 5180.79 (MB)
#start 74th optimization iteration ...
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2            4        4        9        1        1       19
#	M3            2        2        0        0        0        4
#	Totals        6        6        9        1        1       23
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3842.54 (MB), peak = 5180.79 (MB)
#start 75th optimization iteration ...
#   number of violations = 21
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2            4        4        9        1        1       19
#	M3            1        1        0        0        0        2
#	Totals        5        5        9        1        1       21
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3840.91 (MB), peak = 5180.79 (MB)
#start 76th optimization iteration ...
#   number of violations = 21
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2            4        4        9        1        1       19
#	M3            1        1        0        0        0        2
#	Totals        5        5        9        1        1       21
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3838.98 (MB), peak = 5180.79 (MB)
#start 77th optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	M1            0        0        0        0        0
#	M2            4        4        9        1       18
#	M3            1        1        0        0        2
#	Totals        5        5        9        1       20
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3838.16 (MB), peak = 5180.79 (MB)
#start 78th optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	M1            0        0        0        0        0
#	M2            4        4        9        1       18
#	M3            1        1        0        0        2
#	Totals        5        5        9        1       20
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3840.25 (MB), peak = 5180.79 (MB)
#start 79th optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	M1            0        0        0        0        0
#	M2            4        4        9        1       18
#	M3            1        1        0        0        2
#	Totals        5        5        9        1       20
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3840.88 (MB), peak = 5180.79 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 312
#Total wire length = 1099815 um.
#Total half perimeter of net bounding box = 974212 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 191316 um.
#Total wire length on LAYER M3 = 220595 um.
#Total wire length on LAYER M4 = 264480 um.
#Total wire length on LAYER M5 = 283835 um.
#Total wire length on LAYER M6 = 71150 um.
#Total wire length on LAYER M7 = 68439 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 466907
#Up-Via Summary (total 466907):
#           
#-----------------------
# M1             200487
# M2             189234
# M3              43233
# M4              25411
# M5               5902
# M6               2640
#-----------------------
#                466907 
#
#Total number of DRC violations = 20
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 18
#Total number of violations on LAYER M3 = 2
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#Cpu time = 00:03:46
#Elapsed time = 00:00:30
#Increased memory = 9.48 (MB)
#Total memory = 3840.79 (MB)
#Peak memory = 5180.79 (MB)
#
#Start Fix Iteration ...
#
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            4        4        9       17
#	M3            1        1        0        2
#	Totals        5        5        9       19
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 312
#Total wire length = 1099815 um.
#Total half perimeter of net bounding box = 974212 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 191316 um.
#Total wire length on LAYER M3 = 220595 um.
#Total wire length on LAYER M4 = 264480 um.
#Total wire length on LAYER M5 = 283835 um.
#Total wire length on LAYER M6 = 71150 um.
#Total wire length on LAYER M7 = 68439 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 466907
#Up-Via Summary (total 466907):
#           
#-----------------------
# M1             200487
# M2             189234
# M3              43233
# M4              25411
# M5               5902
# M6               2640
#-----------------------
#                466907 
#
#Total number of DRC violations = 19
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 17
#Total number of violations on LAYER M3 = 2
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 3838.03 (MB), peak = 5180.79 (MB)
#route_detail Statistics:
#Cpu time = 00:03:51
#Elapsed time = 00:00:31
#Increased memory = 6.72 (MB)
#Total memory = 3838.03 (MB)
#Peak memory = 5180.79 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#route_global_detail statistics:
#Cpu time = 00:04:07
#Elapsed time = 00:00:38
#Increased memory = -753.73 (MB)
#Total memory = 3147.14 (MB)
#Peak memory = 5180.79 (MB)
#Number of warnings = 4
#Total number of warnings = 36
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sun Mar  3 07:14:03 2024
#
*** EcoRoute #1 [finish] : cpu/real = 0:04:07.4/0:00:38.4 (6.4), totSession cpu/real = 1:07:27.4/0:11:20.1 (6.0), mem = 5642.7M
**opt_design ... cpu = 0:06:07, real = 0:01:24, mem = 3132.7M, totSessionCpu=1:07:27 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #5 PostEcoSummary
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=58879)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Sun Mar  3 07:14:04 2024
#
#WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3147.60 (MB), peak = 5180.79 (MB)
#Start routing data preparation on Sun Mar  3 07:14:04 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.700] has 58877 nets.
#Voltage range [0.700 - 0.700] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#WARNING (NRDB-2322) There are no valid layer for shielding.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3154.45 (MB), peak = 5180.79 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc_typ_25 /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV-On
# Corner(s) : 
#rc_typ_25 [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[7] tech spc 384 != ict spc 512.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech width 32000 != ict width 640.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [10, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
#number model r/c [1,1] [10,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3154.87 (MB), peak = 5180.79 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3154.87 (MB)
#Peak memory = 5180.79 (MB)
#Using multithreading with 16 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#8x8 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 49 hboxes with 16 threads on machine with  3.80GHz 512KB Cache 16CPU...
#Process 0 special clock nets for rc extraction
#Total 55834 nets were built. 4445 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:16, elapsed time = 00:00:02 .
#   Increased memory =   559.21 (MB), total memory =  3714.84 (MB), peak memory =  5180.79 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_5970_brooklyn.lan.local.cmu.edu_pmohan_WfgN0E/nr5970_6U0AfX.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3374.35 (MB), peak = 5180.79 (MB)
#RC Statistics: 333728 Res, 190860 Ground Cap, 23925 XCap (Edge to Edge)
#RC V/H edge ratio: 0.66, Avg V/H Edge Length: 8690.44 (192632), Avg L-Edge Length: 12054.85 (70442)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_5970_brooklyn.lan.local.cmu.edu_pmohan_WfgN0E/nr5970_6U0AfX.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 389569 nodes, 333735 edges, and 69506 xcaps
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3365.38 (MB), peak = 5180.79 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_5970_brooklyn.lan.local.cmu.edu_pmohan_WfgN0E/nr5970_6U0AfX.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5926.566M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_5970_brooklyn.lan.local.cmu.edu_pmohan_WfgN0E/nr5970_6U0AfX.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell flatFabric has rcdb /tmp/innovus_temp_5970_brooklyn.lan.local.cmu.edu_pmohan_WfgN0E/nr5970_6U0AfX.rcdb.d specified
Cell flatFabric, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:00.0 mem: 5926.566M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:21
#Elapsed time = 00:00:05
#Increased memory = 211.16 (MB)
#Total memory = 3365.60 (MB)
#Peak memory = 5180.79 (MB)
#
#4445 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(46708525)
#Calculate SNet Signature in MT (73731481)
#Run time and memory report for RC extraction:
#RC extraction running on  3.80GHz 512KB Cache 16CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.61/16, scale score = 0.10.
#    Increased memory =     0.00 (MB), total memory =  3203.32 (MB), peak memory =  5180.79 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3203.32 (MB), peak memory =  5180.79 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor = 13.61/16, scale score = 0.85.
#    Increased memory =     0.00 (MB), total memory =  3203.32 (MB), peak memory =  5180.79 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3203.10 (MB), peak memory =  5180.79 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor = 11.39/16, scale score = 0.71.
#    Increased memory =     0.21 (MB), total memory =  3203.32 (MB), peak memory =  5180.79 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  7.56/16, scale score = 0.47.
#    Increased memory =    -1.09 (MB), total memory =  3203.10 (MB), peak memory =  5180.79 (MB)
**opt_design ... cpu = 0:06:35, real = 0:01:32, mem = 3203.3M, totSessionCpu=1:07:55 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: flatFabric
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=5821.01)
Initializing multi-corner resistance tables ...
 Report initialization with DMWrite ... (0, Worst)
Reading RCDB with compressed RC data.
AAE_INFO: 16 threads acquired from CTE.
Total number of fetched objects 62290
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 58879,  96.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=6678.2 CPU=0:00:17.0 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=6678.2 CPU=0:00:18.6 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6678.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6678.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (16 T). (MEM=6115.43)
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View func_typ -- Total Number of Nets Skipped = 1152. 
Glitch Analysis: View func_typ -- Total Number of Nets Analyzed = 62290. 
Total number of fetched objects 62290
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 58879,  0.8 percent of the nets selected for SI analysis
Glitch Analysis: View func_typ -- Total Number of Nets Skipped = 1152. 
Glitch Analysis: View func_typ -- Total Number of Nets Analyzed = 62290. 
Total number of fetched objects 62290
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 58879,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6922.71 CPU=0:00:02.2 REAL=0:00:01.0)
End delay calculation. (MEM=6922.71 CPU=0:00:02.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6922.71 CPU=0:00:02.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:30.5 real=0:00:09.0 totSessionCpu=1:08:26 mem=6920.7M)
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 func_typ 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.008  |  0.008  |   N/A   |  1.055  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|  13246  |  12682  |   N/A   |  3014   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     93 (93)      |    -45     |    259 (259)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.287%
Total number of glitch violations: 3
------------------------------------------------------------------
**opt_design ... cpu = 0:07:07, real = 0:01:41, mem = 3878.3M, totSessionCpu=1:08:27 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #6 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**opt_design ... cpu = 0:07:07, real = 0:01:41, mem = 3878.4M, totSessionCpu=1:08:27 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=6195.65M, totSessionCpu=1:08:29).
**opt_design ... cpu = 0:07:08, real = 0:01:42, mem = 3878.4M, totSessionCpu=1:08:29 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #7 FinalSummary
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:07:09, real = 0:01:42, mem = 3865.7M, totSessionCpu=1:08:30 **
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

------------------------------------------------------------------
     opt_design Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 func_typ 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.008  |  0.008  |   N/A   |  1.055  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|  13246  |  12682  |   N/A   |  3014   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     93 (93)      |    -45     |    259 (259)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.287%
Total number of glitch violations: 3
------------------------------------------------------------------
**opt_design ... cpu = 0:07:13, real = 0:01:45, mem = 3876.6M, totSessionCpu=1:08:34 **
 ReSet Options after AAE Based Opt flow 
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.008 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :        13210
Multi-Bit FF Count           :            0
Total Bit Count              :        13210
Total FF Count               :        13210
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :     6487.812
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops            13210                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         35.15 |        876.33 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 35.15, normalized total congestion hotspot area = 876.33 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   303.22   346.42   320.50   363.70 |       13.70   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   355.06   277.30   372.34   294.58 |        7.74   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    18.10    44.02    35.38    61.30 |        6.95   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   268.66   260.02   285.94   277.30 |        6.69   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |    35.38   372.34    52.66   389.62 |        6.56   |
[hotspot] +-----+-------------------------------------+---------------+
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         2041.4            285          0.000 ns          0.008 ns  opt_design_postroute
Info: Destroy the CCOpt slew target map.
*** opt_design #1 [finish] : cpu/real = 0:07:08.4/0:01:41.4 (4.2), totSession cpu/real = 1:08:35.3/0:11:42.1 (5.9), mem = 6203.0M
@file 175: opt_design -post_route -hold
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 3852.6M, totSessionCpu=1:08:35 **
GigaOpt running with 16 threads.
**INFO: User settings:
delaycal_enable_high_fanout                                                                true
delaycal_enable_si                                                                         true
delaycal_ignore_net_load                                                                   false
delaycal_socv_accuracy_mode                                                                low
setAnalysisMode -cts                                                                       postCTS
setDelayCalMode -engine                                                                    aae
design_bottom_routing_layer                                                                2
design_process_node                                                                        7
design_tech_node                                                                           N7
design_top_routing_layer                                                                   7
extract_rc_coupled                                                                         true
extract_rc_coupling_cap_threshold                                                          0.1
extract_rc_engine                                                                          post_route
extract_rc_net_count_in_memory                                                             100000
extract_rc_post_route_no_clean_rcdb                                                        true
extract_rc_relative_cap_threshold                                                          1.0
extract_rc_shrink_factor                                                                   1.0
extract_rc_total_cap_threshold                                                             0.0
opt_delete_insts                                                                           true
opt_drv_margin                                                                             0.0
opt_fix_drv                                                                                true
opt_hier_trial_route_honor_read_only                                                       false
opt_preserve_all_sequential                                                                false
opt_resize_flip_flops                                                                      true
opt_setup_target_slack                                                                     0.0
opt_useful_skew_ccopt                                                                      none
opt_useful_skew_delay_pre_cts                                                              false
opt_useful_skew_eco_route                                                                  false
opt_useful_skew_max_allowed_delay                                                          50.0
opt_useful_skew_no_boundary                                                                true
opt_useful_skew_pre_cts                                                                    false
opt_view_pruning_setup_views_active_list                                                   { func_typ }
opt_view_pruning_setup_views_persistent_list                                               { func_typ}
opt_view_pruning_tdgr_setup_views_persistent_list                                          { func_typ}
setHierMode -disableArt                                                                    false
setHierMode -reportPostRouteArtTiming                                                      false
place_detail_dpt_flow                                                                      true
extract_design_signature                                                                   120350093
extract_rc_model_file                                                                      rc_model.bin
route_design_detail_use_lef_pin_taper_rule                                                 true
route_design_detail_use_min_spacing_for_blockage                                           auto
route_design_extract_third_party_compatible                                                false
route_design_global_exp_timing_driven_std_delay                                            6.5
route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
route_design_strict_honor_route_rule                                                       false
route_design_with_si_post_route_fix                                                        false
setNanoRouteMode -drouteStartIteration                                                     0
setNanoRouteMode -timingEngine                                                             .timing_file_5970.tif.gz
getAnalysisMode -cts                                                                       postCTS
getDelayCalMode -engine                                                                    aae
getIlmMode -keepHighFanoutCriticalInsts                                                    false
getHierMode -disableArt                                                                    false
getHierMode -reportPostRouteArtTiming                                                      false
get_power_analysis_mode -report_power_quiet                                                false
getNanoRouteMode -drouteStartIteration                                                     0
getNanoRouteMode -timingEngine                                                             .timing_file_5970.tif.gz
getAnalysisMode -cts                                                                       postCTS
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** opt_design #2 [begin] : totSession cpu/real = 1:08:40.0/0:11:46.2 (5.8), mem = 6201.0M
*** InitOpt #4 [begin] : totSession cpu/real = 1:08:40.0/0:11:46.2 (5.8), mem = 6201.0M
**opt_design ... cpu = 0:00:05, real = 0:00:05, mem = 3880.1M, totSessionCpu=1:08:41 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
Begin checking placement ... (start mem=6203.0M, init mem=6331.1M)
*info: Placed = 69288          (Fixed = 13982)
*info: Unplaced = 0           
Placement Density:70.29%(128655/183041)
Placement Density (including fixed std cells):71.29%(135048/189434)
Finished check_place (total: cpu=0:00:04.3, real=0:00:00.0; vio checks: cpu=0:00:04.1, real=0:00:00.0; mem=6238.0M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** opt_design -post_route ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
*** InitOpt #4 [finish] : cpu/real = 0:00:05.3/0:00:01.3 (4.0), totSession cpu/real = 1:08:45.3/0:11:47.5 (5.8), mem = 6238.0M
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #8 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(46708525)
#Calculate SNet Signature in MT (73731481)
#Run time and memory report for RC extraction:
#RC extraction running on  3.80GHz 512KB Cache 16CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.59/16, scale score = 0.10.
#    Increased memory =     0.00 (MB), total memory =  3936.94 (MB), peak memory =  5180.79 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3936.94 (MB), peak memory =  5180.79 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor = 14.28/16, scale score = 0.89.
#    Increased memory =     0.00 (MB), total memory =  3936.94 (MB), peak memory =  5180.79 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3936.72 (MB), peak memory =  5180.79 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor = 11.70/16, scale score = 0.73.
#    Increased memory =     0.21 (MB), total memory =  3936.94 (MB), peak memory =  5180.79 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  7.35/16, scale score = 0.46.
#    Increased memory =   -10.98 (MB), total memory =  3936.72 (MB), peak memory =  5180.79 (MB)
The design is extracted. Skipping TQuantus.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
**INFO: flowCheckPoint #9 OptimizationHold
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
GigaOpt Hold Optimizer is used
Reading RCDB with compressed RC data.
 Report initialization with DMUpdate ... (1, Worst)
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:08:46 mem=6268.6M ***
*** BuildHoldData #2 [begin] : totSession cpu/real = 1:08:46.5/0:11:48.3 (5.8), mem = 6268.6M
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: flatFabric
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=6483.7)
 Report initialization with DMWrite ... (0, Best)
Total number of fetched objects 62290
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 58879,  96.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=6792.56 CPU=0:00:16.8 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=6792.56 CPU=0:00:18.0 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6792.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6792.6M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (16 T). (MEM=6168.79)
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View func_typ -- Total Number of Nets Skipped = 1152. 
Glitch Analysis: View func_typ -- Total Number of Nets Analyzed = 62290. 
Total number of fetched objects 62290
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 58879,  0.7 percent of the nets selected for SI analysis
Glitch Analysis: View func_typ -- Total Number of Nets Skipped = 1152. 
Glitch Analysis: View func_typ -- Total Number of Nets Analyzed = 62290. 
Total number of fetched objects 62290
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 58879,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6897.57 CPU=0:00:01.8 REAL=0:00:01.0)
End delay calculation. (MEM=6897.57 CPU=0:00:01.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6897.57 CPU=0:00:01.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:26.1 real=0:00:07.0 totSessionCpu=1:09:20 mem=6895.6M)

Active hold views:
 func_typ
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:34.7 real=0:00:10.0 totSessionCpu=1:09:21 mem=6926.1M ***
Done building hold timer [6119 node(s), 5347 edge(s), 1 view(s)] (fixHold) cpu=0:00:35.6 real=0:00:10.0 totSessionCpu=1:09:22 mem=6926.1M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:37.0 real=0:00:11.0 totSessionCpu=1:09:23 mem=7323.4M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 10.4 ps, libStdDelay = 6.5 ps, minBufSize = 14929920 (4.0)
*Info: worst delay setup view: func_typ
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 func_typ
Hold views included:
 func_typ

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.008  |  0.008  |   N/A   |  1.055  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|  13246  |  12682  |   N/A   |  3014   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.088  |  0.137  |   N/A   | -0.088  |
|           TNS (ns):| -38.391 |  0.000  |   N/A   | -38.391 |
|    Violating Paths:|   544   |    0    |   N/A   |   544   |
|          All Paths:|  13246  |  12682  |   N/A   |  3014   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     93 (93)      |    -45     |    259 (259)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.287%
Total number of glitch violations: 0
------------------------------------------------------------------
**opt_design ... cpu = 0:00:56, real = 0:00:20, mem = 4051.1M, totSessionCpu=1:09:32 **
*** BuildHoldData #2 [finish] : cpu/real = 0:00:45.1/0:00:14.1 (3.2), totSession cpu/real = 1:09:31.6/0:12:02.4 (5.8), mem = 6398.4M
*** HoldOpt #1 [begin] : totSession cpu/real = 1:09:31.6/0:12:02.4 (5.8), mem = 6398.4M
*info: Run opt_design holdfix with 16 threads.
Info: 282 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

*** Starting Core Fixing (fixHold) cpu=0:00:46.1 real=0:00:15.0 totSessionCpu=1:09:33 mem=7339.3M density=70.287% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.088|   -38.39|     544|          0|       0(     0)|   70.29%|   0:00:00.0|  7415.1M|
|   1|  -0.088|   -38.39|     544|          0|       0(     0)|   70.29%|   0:00:00.0|  7415.1M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.088|   -38.39|     544|          0|       0(     0)|   70.29%|   0:00:00.0|  7415.1M|
|   1|  -0.084|    -8.60|     467|        209|       0(     0)|   70.45%|   0:00:00.0|  7854.5M|
|   2|  -0.036|    -1.81|     128|        193|      14(     0)|   70.56%|   0:00:00.0|  7867.0M|
|   3|  -0.022|    -0.32|      25|         58|       0(     0)|   70.59%|   0:00:00.0|  7868.5M|
|   4|  -0.022|    -0.08|       7|         18|       0(     0)|   70.60%|   0:00:00.0|  7868.5M|
|   5|  -0.000|    -0.00|       1|          7|       0(     0)|   70.60%|   0:00:00.0|  7868.5M|
|   6|   0.000|     0.00|       0|          1|       0(     0)|   70.61%|   0:00:00.0|  7868.5M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 486 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 14 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:53.5 real=0:00:17.0 totSessionCpu=1:09:40 mem=7924.3M density=70.605% ***

*info:
*info: Added a total of 486 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          128 cells of type 'HB1xp67_ASAP7_75t_L' used
*info:          123 cells of type 'HB1xp67_ASAP7_75t_R' used
*info:           49 cells of type 'HB2xp67_ASAP7_75t_L' used
*info:           37 cells of type 'HB2xp67_ASAP7_75t_R' used
*info:            3 cells of type 'HB3xp67_ASAP7_75t_L' used
*info:          146 cells of type 'HB4xp67_ASAP7_75t_R' used
*info:
*info: Total 14 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:00:53.5 real=0:00:17.0 totSessionCpu=1:09:40 mem=7924.3M density=70.605%) ***
**INFO: total 486 insts, 0 nets marked don't touch
**INFO: total 486 insts, 0 nets marked don't touch DB property
**INFO: total 486 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] : cpu/real = 0:00:08.6/0:00:02.4 (3.7), totSession cpu/real = 1:09:40.2/0:12:04.7 (5.8), mem = 6574.8M
**INFO: Skipping refine place as no non-legal commits were detected
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
Running postRoute recovery in preEcoRoute mode
**opt_design ... cpu = 0:01:05, real = 0:00:23, mem = 4152.9M, totSessionCpu=1:09:40 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=6574.64M, totSessionCpu=1:09:41).
**opt_design ... cpu = 0:01:06, real = 0:00:23, mem = 4151.4M, totSessionCpu=1:09:41 **

Running refinePlace -preserveRouting true -hardFence false
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Starting place_detail (1:09:42 mem=7043.0M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:02.4 REAL: 0:00:00.0 MEM: 7043.0MB
Summary Report:
Instances move: 0 (out of 55792 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.5 REAL: 0:00:00.0 MEM: 7043.0MB
*** Finished place_detail (1:09:45 mem=7043.0M) ***
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 func_typ 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.008  |  0.008  |   N/A   |  1.055  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|  13246  |  12682  |   N/A   |  3014   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     93 (93)      |    -45     |    259 (259)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.605%
Total number of glitch violations: 0
------------------------------------------------------------------
**opt_design ... cpu = 0:01:11, real = 0:00:25, mem = 4149.9M, totSessionCpu=1:09:46 **
**INFO: flowCheckPoint #10 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 695
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 695
*** EcoRoute #2 [begin] : totSession cpu/real = 1:09:46.4/0:12:06.9 (5.8), mem = 6567.1M

route_global_detail

#Start route_global_detail on Sun Mar  3 07:14:50 2024
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=59365)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 3045 (skipped).
#Total number of routable nets = 56320.
#Total number of nets in the design = 59365.
#695 routable nets do not have any wires.
#55625 routable nets have routed wires.
#695 nets will be global routed.
#324 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 16 threads.
#Start routing data preparation on Sun Mar  3 07:14:51 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.700] has 59363 nets.
#Voltage range [0.700 - 0.700] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
#WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
#WARNING (NRDB-2322) There are no valid layer for shielding.
#Processed 486/0 dirty instances, 2087/141 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(486 insts marked dirty, reset pre-exisiting dirty flag on 486 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4083.84 (MB), peak = 5180.79 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4086.88 (MB), peak = 5180.79 (MB)
#Start instance access analysis using 16 threads...
#Set layer M2 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.61 (MB)
#Total memory = 4087.50 (MB)
#Peak memory = 5180.79 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Mar  3 07:14:52 2024
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -67.68 (MB)
#Total memory = 4087.50 (MB)
#Peak memory = 5180.79 (MB)
#
#
#Start global routing on Sun Mar  3 07:14:52 2024
#
#
#Start global routing initialization on Sun Mar  3 07:14:52 2024
#
#Number of eco nets is 394
#
#Start global routing data preparation on Sun Mar  3 07:14:52 2024
#
#Start routing resource analysis on Sun Mar  3 07:14:52 2024
#
#Routing resource analysis is done on Sun Mar  3 07:14:52 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             H        1176        1721       42849     0.00%
#  M3             V        1623        1485       42849    16.11%
#  M4             H        1369         911       42849     0.00%
#  M5             V        1402         670       42849     0.00%
#  M6             H         739         297       42849     3.40%
#  M7             V         809         227       42849     2.80%
#  --------------------------------------------------------------
#  Total                   7119      38.34%      257094     3.72%
#
#  312 nets (0.53%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Mar  3 07:14:53 2024
#
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4093.36 (MB), peak = 5180.79 (MB)
#
#
#Global routing initialization is done on Sun Mar  3 07:14:53 2024
#
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4094.35 (MB), peak = 5180.79 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4095.01 (MB), peak = 5180.79 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4095.12 (MB), peak = 5180.79 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4096.22 (MB), peak = 5180.79 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3045 (skipped).
#Total number of routable nets = 56320.
#Total number of nets in the design = 59365.
#
#56320 routable nets have routed wires.
#324 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             695  
#-----------------------------
#        Total             695  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                312           12                12           55996  
#-------------------------------------------------------------------------------
#        Total                312           12                12           55996  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 312
#Total wire length = 1100916 um.
#Total half perimeter of net bounding box = 977316 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 192027 um.
#Total wire length on LAYER M3 = 220880 um.
#Total wire length on LAYER M4 = 264668 um.
#Total wire length on LAYER M5 = 283778 um.
#Total wire length on LAYER M6 = 71139 um.
#Total wire length on LAYER M7 = 68423 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 468664
#Up-Via Summary (total 468664):
#           
#-----------------------
# M1             201317
# M2             189624
# M3              43531
# M4              25614
# M5               5922
# M6               2656
#-----------------------
#                468664 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:02
#Increased memory = 7.04 (MB)
#Total memory = 4094.54 (MB)
#Peak memory = 5180.79 (MB)
#
#Finished global routing on Sun Mar  3 07:14:54 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4089.75 (MB), peak = 5180.79 (MB)
#Start Track Assignment.
#Done with 432 horizontal wires in 7 hboxes and 140 vertical wires in 7 hboxes.
#Done with 66 horizontal wires in 7 hboxes and 11 vertical wires in 7 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 312
#Total wire length = 1100917 um.
#Total half perimeter of net bounding box = 977316 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 192022 um.
#Total wire length on LAYER M3 = 220886 um.
#Total wire length on LAYER M4 = 264668 um.
#Total wire length on LAYER M5 = 283779 um.
#Total wire length on LAYER M6 = 71139 um.
#Total wire length on LAYER M7 = 68423 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 468664
#Up-Via Summary (total 468664):
#           
#-----------------------
# M1             201317
# M2             189624
# M3              43531
# M4              25614
# M5               5922
# M6               2656
#-----------------------
#                468664 
#
#cpu time = 00:00:05, elapsed time = 00:00:02, memory = 4088.80 (MB), peak = 5180.79 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:07
#Increased memory = -65.01 (MB)
#Total memory = 4090.16 (MB)
#Peak memory = 5180.79 (MB)
#Using multithreading with 16 threads.
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 1.5% of the total area was rechecked for DRC, and 8.8% required routing.
#   number of violations = 337
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc    EolKO      Mar   NUTWre   Totals
#	M1            0        0        0        0        0        0      256      256
#	M2            7       10       49        0        1        1        0       68
#	M3            2        4        0        1        0        0        0        7
#	M4            0        0        0        1        5        0        0        6
#	Totals        9       14       49        2        6        1      256      337
#486 out of 69774 instances (0.7%) need to be verified(marked ipoed), dirty area = 0.3%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 337
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc    EolKO      Mar   NUTWre   Totals
#	M1            0        0        0        0        0        0      256      256
#	M2            7       10       49        0        1        1        0       68
#	M3            2        4        0        1        0        0        0        7
#	M4            0        0        0        1        5        0        0        6
#	Totals        9       14       49        2        6        1      256      337
#cpu time = 00:00:18, elapsed time = 00:00:02, memory = 4134.78 (MB), peak = 5180.79 (MB)
#start 1st optimization iteration ...
#   number of violations = 151
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0      115      115
#	M2           11       11        6        1        0       29
#	M3            0        0        1        0        0        1
#	M4            0        0        0        6        0        6
#	Totals       11       11        7        7      115      151
#cpu time = 00:00:11, elapsed time = 00:00:01, memory = 4144.42 (MB), peak = 5212.41 (MB)
#start 2nd optimization iteration ...
#   number of violations = 51
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   OffGrd   NUTWre   Totals
#	M1            0        0        0        0        0        9        9
#	M2           11       12        2        5        3        0       33
#	M3            3        2        1        1        0        0        7
#	M4            0        0        0        2        0        0        2
#	Totals       14       14        3        8        3        9       51
#cpu time = 00:00:05, elapsed time = 00:00:00, memory = 4139.04 (MB), peak = 5212.41 (MB)
#start 3rd optimization iteration ...
#   number of violations = 41
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        7        7
#	M2           12       16        2        2        0       32
#	M3            1        0        0        1        0        2
#	Totals       13       16        2        3        7       41
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4135.55 (MB), peak = 5212.41 (MB)
#start 4th optimization iteration ...
#   number of violations = 28
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2           10       11        4        1       26
#	M3            1        0        0        1        2
#	Totals       11       11        4        2       28
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4132.80 (MB), peak = 5212.41 (MB)
#start 5th optimization iteration ...
#   number of violations = 27
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            9       11        6        1       27
#	Totals        9       11        6        1       27
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4130.87 (MB), peak = 5212.41 (MB)
#start 6th optimization iteration ...
#   number of violations = 29
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2           12       12        3        1       28
#	M3            0        0        0        0        0
#	M4            0        0        0        1        1
#	Totals       12       12        3        2       29
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4134.95 (MB), peak = 5212.41 (MB)
#start 7th optimization iteration ...
#   number of violations = 29
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2           10       12        3        1        0       26
#	M3            1        0        0        1        0        2
#	Totals       11       12        3        2        1       29
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4130.01 (MB), peak = 5212.41 (MB)
#start 8th optimization iteration ...
#   number of violations = 32
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   CorSpc   Totals
#	M1            0        0        0        0        0        0
#	M2            7        9        6        1        1       24
#	M3            4        1        0        3        0        8
#	Totals       11       10        6        4        1       32
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4127.00 (MB), peak = 5212.41 (MB)
#start 9th optimization iteration ...
#   number of violations = 29
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            9       10        4        1       24
#	M3            2        1        0        1        4
#	M4            0        0        0        1        1
#	Totals       11       11        4        3       29
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4126.61 (MB), peak = 5212.41 (MB)
#start 10th optimization iteration ...
#   number of violations = 34
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   CorSpc   Totals
#	M1            0        0        0        0        0        0
#	M2            8        9        7        1        1       26
#	M3            4        3        0        1        0        8
#	Totals       12       12        7        2        1       34
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4124.49 (MB), peak = 5212.41 (MB)
#start 11th optimization iteration ...
#   number of violations = 27
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   NUTWre   Totals
#	M1            0        0        0        1        1
#	M2           10       10        6        0       26
#	Totals       10       10        6        1       27
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4124.77 (MB), peak = 5212.41 (MB)
#start 12th optimization iteration ...
#   number of violations = 29
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            9       11        4        0       24
#	M3            2        1        0        1        4
#	M4            0        0        0        1        1
#	Totals       11       12        4        2       29
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4131.73 (MB), peak = 5212.41 (MB)
#start 13th optimization iteration ...
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2           14       16        1        2        0       33
#	M3            1        1        0        0        0        2
#	M4            0        0        0        1        0        1
#	Totals       15       17        1        3        1       37
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4129.36 (MB), peak = 5212.41 (MB)
#start 14th optimization iteration ...
#   number of violations = 28
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2           10       11        4        1       26
#	M3            0        0        1        0        1
#	M4            0        0        0        1        1
#	Totals       10       11        5        2       28
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4127.15 (MB), peak = 5212.41 (MB)
#start 15th optimization iteration ...
#   number of violations = 29
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            9        9        5        3       26
#	M3            1        1        1        0        3
#	Totals       10       10        6        3       29
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4123.77 (MB), peak = 5212.41 (MB)
#start 16th optimization iteration ...
#   number of violations = 30
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2            6        8        8        2        0       24
#	M3            2        2        0        1        0        5
#	Totals        8       10        8        3        1       30
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4122.65 (MB), peak = 5212.41 (MB)
#start 17th optimization iteration ...
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2           10       13        4        2        1       30
#	M3            2        2        1        0        0        5
#	M4            0        0        0        2        0        2
#	Totals       12       15        5        4        1       37
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4124.59 (MB), peak = 5212.41 (MB)
#start 18th optimization iteration ...
#   number of violations = 30
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2           10       11        6        0       27
#	M3            1        1        0        1        3
#	Totals       11       12        6        1       30
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4127.75 (MB), peak = 5212.41 (MB)
#start 19th optimization iteration ...
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            5        7        8        0       20
#	M3            1        0        1        1        3
#	Totals        6        7        9        1       23
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4126.25 (MB), peak = 5212.41 (MB)
#start 20th optimization iteration ...
#   number of violations = 31
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   CorSpc   Totals
#	M1            0        0        0        0        0        0        0
#	M2            8       10        6        2        2        1       29
#	M3            0        1        1        0        0        0        2
#	Totals        8       11        7        2        2        1       31
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4125.13 (MB), peak = 5212.41 (MB)
#start 21th optimization iteration ...
#   number of violations = 34
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   OffGrd   NUTWre   Totals
#	M1            0        0        0        0        0        0        2        2
#	M2            9       10        6        2        1        1        0       29
#	M3            1        0        0        1        0        0        0        2
#	M4            0        0        0        1        0        0        0        1
#	Totals       10       10        6        4        1        1        2       34
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4124.75 (MB), peak = 5212.41 (MB)
#start 22th optimization iteration ...
#   number of violations = 29
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2            8        9        5        1        0       23
#	M3            2        1        1        1        0        5
#	Totals       10       10        6        2        1       29
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4122.79 (MB), peak = 5212.41 (MB)
#start 23th optimization iteration ...
#   number of violations = 29
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            7        8        7        3       25
#	M3            2        1        0        1        4
#	Totals        9        9        7        4       29
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4126.29 (MB), peak = 5212.41 (MB)
#start 24th optimization iteration ...
#   number of violations = 29
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            8       12        5        2       27
#	M3            1        0        0        1        2
#	Totals        9       12        5        3       29
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4131.77 (MB), peak = 5212.41 (MB)
#start 25th optimization iteration ...
#   number of violations = 33
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            9       10        4        2       25
#	M3            3        2        0        3        8
#	Totals       12       12        4        5       33
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4132.42 (MB), peak = 5212.41 (MB)
#start 26th optimization iteration ...
#   number of violations = 31
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2            8       13        5        2        0       28
#	M3            1        1        0        0        0        2
#	Totals        9       14        5        2        1       31
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4130.67 (MB), peak = 5212.41 (MB)
#start 27th optimization iteration ...
#   number of violations = 30
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   OffGrd   Totals
#	M1            0        0        0        0        0        0
#	M2            9       10        6        2        1       28
#	M3            1        0        0        1        0        2
#	Totals       10       10        6        3        1       30
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4132.18 (MB), peak = 5212.41 (MB)
#start 28th optimization iteration ...
#   number of violations = 30
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   CorSpc   Totals
#	M1            0        0        0        0        0        0
#	M2            8       10        5        2        1       26
#	M3            2        0        0        2        0        4
#	Totals       10       10        5        4        1       30
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4131.16 (MB), peak = 5212.41 (MB)
#start 29th optimization iteration ...
#   number of violations = 32
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            8       11        5        1       25
#	M3            3        2        1        1        7
#	Totals       11       13        6        2       32
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4136.16 (MB), peak = 5212.41 (MB)
#start 30th optimization iteration ...
#   number of violations = 34
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            9        9        6        2       26
#	M3            3        1        0        2        6
#	M4            0        0        0        2        2
#	Totals       12       10        6        6       34
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4143.85 (MB), peak = 5212.41 (MB)
#start 31th optimization iteration ...
#   number of violations = 29
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            8       11        5        2       26
#	M3            1        0        0        1        2
#	M4            0        0        0        1        1
#	Totals        9       11        5        4       29
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4143.65 (MB), peak = 5212.41 (MB)
#start 32th optimization iteration ...
#   number of violations = 33
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            9       10        5        3       27
#	M3            3        1        0        2        6
#	Totals       12       11        5        5       33
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4142.55 (MB), peak = 5212.41 (MB)
#start 33th optimization iteration ...
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   CorSpc   Totals
#	M1            0        0        0        0        0        0        0
#	M2            9       13        5        2        1        1       31
#	M3            3        2        0        1        0        0        6
#	Totals       12       15        5        3        1        1       37
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 4155.49 (MB), peak = 5212.41 (MB)
#start 34th optimization iteration ...
#   number of violations = 35
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2            9       13        6        2        1       31
#	M3            1        0        1        2        0        4
#	Totals       10       13        7        4        1       35
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 4154.59 (MB), peak = 5212.41 (MB)
#start 35th optimization iteration ...
#   number of violations = 35
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2           12       14        3        2        1       32
#	M3            1        1        0        1        0        3
#	Totals       13       15        3        3        1       35
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 4153.51 (MB), peak = 5212.41 (MB)
#start 36th optimization iteration ...
#   number of violations = 28
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2           11       13        3        0       27
#	M3            0        0        0        0        0
#	M4            0        0        0        1        1
#	Totals       11       13        3        1       28
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 4166.71 (MB), peak = 5212.41 (MB)
#start 37th optimization iteration ...
#   number of violations = 30
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   OffGrd   NUTWre   Totals
#	M1            0        0        0        0        0        1        1
#	M2            9       10        5        1        1        0       26
#	M3            1        1        1        0        0        0        3
#	Totals       10       11        6        1        1        1       30
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 4172.38 (MB), peak = 5233.25 (MB)
#start 38th optimization iteration ...
#   number of violations = 31
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   CorSpc   NUTWre   Totals
#	M1            0        0        0        0        0        1        1
#	M2            6        8        7        3        0        0       24
#	M3            1        2        1        0        1        0        5
#	M4            0        0        0        1        0        0        1
#	Totals        7       10        8        4        1        1       31
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 4169.31 (MB), peak = 5233.25 (MB)
#start 39th optimization iteration ...
#   number of violations = 30
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            8       10        6        2       26
#	M3            1        1        0        1        3
#	M4            0        0        0        1        1
#	Totals        9       11        6        4       30
#cpu time = 00:00:06, elapsed time = 00:00:01, memory = 4181.07 (MB), peak = 5467.53 (MB)
#start 40th optimization iteration ...
#   number of violations = 31
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   CorSpc   NUTWre   Totals
#	M1            0        0        0        0        0        1        1
#	M2            6        6        9        1        2        0       24
#	M3            3        1        0        2        0        0        6
#	Totals        9        7        9        3        2        1       31
#cpu time = 00:00:06, elapsed time = 00:00:01, memory = 4182.62 (MB), peak = 5467.53 (MB)
#start 41th optimization iteration ...
#   number of violations = 33
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort    EolKO      Mar   CorSpc   Totals
#	M1            0        0        0        0        0        0        0        0
#	M2            6        9        7        1        1        1        1       26
#	M3            3        2        1        0        1        0        0        7
#	Totals        9       11        8        1        2        1        1       33
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4169.42 (MB), peak = 5467.53 (MB)
#start 42th optimization iteration ...
#   number of violations = 29
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2            9       10        4        1        1       25
#	M3            2        2        0        0        0        4
#	Totals       11       12        4        1        1       29
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4154.92 (MB), peak = 5467.53 (MB)
#start 43th optimization iteration ...
#   number of violations = 31
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2           10       12        3        0        0       25
#	M3            2        1        0        2        0        5
#	Totals       12       13        3        2        1       31
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4148.77 (MB), peak = 5467.53 (MB)
#start 44th optimization iteration ...
#   number of violations = 25
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            6        6        7        1       20
#	M3            2        1        0        1        4
#	M4            0        0        0        1        1
#	Totals        8        7        7        3       25
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4146.08 (MB), peak = 5467.53 (MB)
#start 45th optimization iteration ...
#   number of violations = 24
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            7        9        6        0       22
#	M3            1        0        0        1        2
#	Totals        8        9        6        1       24
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4144.43 (MB), peak = 5467.53 (MB)
#start 46th optimization iteration ...
#   number of violations = 22
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2            4        4        9        3        1       21
#	M3            0        0        0        0        0        0
#	M4            0        0        0        1        0        1
#	Totals        4        4        9        4        1       22
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4145.93 (MB), peak = 5467.53 (MB)
#start 47th optimization iteration ...
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            6        7        7        1       21
#	M3            1        0        0        1        2
#	Totals        7        7        7        2       23
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4147.00 (MB), peak = 5467.53 (MB)
#start 48th optimization iteration ...
#   number of violations = 25
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            7        8        6        2       23
#	M3            1        1        0        0        2
#	Totals        8        9        6        2       25
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4144.23 (MB), peak = 5467.53 (MB)
#start 49th optimization iteration ...
#   number of violations = 28
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            6        6        7        2       21
#	M3            3        2        0        2        7
#	Totals        9        8        7        4       28
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4143.91 (MB), peak = 5467.53 (MB)
#start 50th optimization iteration ...
#   number of violations = 24
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            5        5        8        0       18
#	M3            3        0        0        3        6
#	Totals        8        5        8        3       24
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4144.74 (MB), peak = 5467.53 (MB)
#start 51th optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            5        5        8       18
#	Totals        5        5        8       18
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4145.17 (MB), peak = 5467.53 (MB)
#start 52th optimization iteration ...
#   number of violations = 21
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2            4        4        9        1        1       19
#	M3            1        0        0        1        0        2
#	Totals        5        4        9        2        1       21
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4147.25 (MB), peak = 5467.53 (MB)
#start 53th optimization iteration ...
#   number of violations = 21
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            6        7        7        1       21
#	Totals        6        7        7        1       21
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4146.41 (MB), peak = 5467.53 (MB)
#start 54th optimization iteration ...
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2            7        8        6        1        0       22
#	Totals        7        8        6        1        1       23
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4146.03 (MB), peak = 5467.53 (MB)
#start 55th optimization iteration ...
#   number of violations = 24
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            6        6        7        1       20
#	M3            2        1        0        1        4
#	Totals        8        7        7        2       24
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4144.18 (MB), peak = 5467.53 (MB)
#start 56th optimization iteration ...
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            6        6        7        2       21
#	M3            1        0        0        1        2
#	Totals        7        6        7        3       23
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4144.79 (MB), peak = 5467.53 (MB)
#start 57th optimization iteration ...
#   number of violations = 16
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            2        2       11        1       16
#	Totals        2        2       11        1       16
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4142.98 (MB), peak = 5467.53 (MB)
#start 58th optimization iteration ...
#   number of violations = 22
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            6        6        7        0       19
#	M3            1        0        1        1        3
#	Totals        7        6        8        1       22
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4144.12 (MB), peak = 5467.53 (MB)
#start 59th optimization iteration ...
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   NUTWre   Totals
#	M1            0        0        0        0        0        1        1
#	M2            6        7        7        1        1        0       22
#	Totals        6        7        7        1        1        1       23
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4146.11 (MB), peak = 5467.53 (MB)
#start 60th optimization iteration ...
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            7        7        6        0       20
#	M3            1        0        1        1        3
#	Totals        8        7        7        1       23
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4145.20 (MB), peak = 5467.53 (MB)
#start 61th optimization iteration ...
#   number of violations = 24
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            5        8        8        1       22
#	M3            1        0        0        1        2
#	Totals        6        8        8        2       24
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4145.70 (MB), peak = 5467.53 (MB)
#start 62th optimization iteration ...
#   number of violations = 25
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            5        6        8        1       20
#	M3            2        2        0        1        5
#	Totals        7        8        8        2       25
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4143.89 (MB), peak = 5467.53 (MB)
#start 63th optimization iteration ...
#   number of violations = 25
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2            7        8        7        2        1       25
#	Totals        7        8        7        2        1       25
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4144.01 (MB), peak = 5467.53 (MB)
#start 64th optimization iteration ...
#   number of violations = 22
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            5        5        9        0       19
#	M3            1        0        0        1        2
#	M4            0        0        0        1        1
#	Totals        6        5        9        2       22
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4144.72 (MB), peak = 5467.53 (MB)
#start 65th optimization iteration ...
#   number of violations = 21
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            7        7        7       21
#	Totals        7        7        7       21
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4144.31 (MB), peak = 5467.53 (MB)
#start 66th optimization iteration ...
#   number of violations = 22
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            7        7        7        1       22
#	Totals        7        7        7        1       22
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4141.98 (MB), peak = 5467.53 (MB)
#start 67th optimization iteration ...
#   number of violations = 28
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            9       10        4        0       23
#	M3            2        1        1        1        5
#	Totals       11       11        5        1       28
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4144.58 (MB), peak = 5467.53 (MB)
#start 68th optimization iteration ...
#   number of violations = 24
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            9        9        4       22
#	M3            0        0        2        2
#	Totals        9        9        6       24
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4143.01 (MB), peak = 5467.53 (MB)
#start 69th optimization iteration ...
#   number of violations = 26
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            8        8        6        1       23
#	M3            1        0        1        1        3
#	Totals        9        8        7        2       26
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4143.89 (MB), peak = 5467.53 (MB)
#start 70th optimization iteration ...
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            6        7        8        2       23
#	Totals        6        7        8        2       23
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4143.91 (MB), peak = 5467.53 (MB)
#start 71th optimization iteration ...
#   number of violations = 24
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            8        8        6        2       24
#	Totals        8        8        6        2       24
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4144.82 (MB), peak = 5467.53 (MB)
#start 72th optimization iteration ...
#   number of violations = 24
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        1        1
#	M2            6        7        7        2        0       22
#	M3            0        0        1        0        0        1
#	Totals        6        7        8        2        1       24
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4143.22 (MB), peak = 5467.53 (MB)
#start 73th optimization iteration ...
#   number of violations = 21
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            6        7        7        1       21
#	Totals        6        7        7        1       21
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4142.76 (MB), peak = 5467.53 (MB)
#start 74th optimization iteration ...
#   number of violations = 22
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   Totals
#	M1            0        0        0        0        0
#	M2            7        8        6        1       22
#	Totals        7        8        6        1       22
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4142.51 (MB), peak = 5467.53 (MB)
#start 75th optimization iteration ...
#   number of violations = 22
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2            6        7        7        1        1       22
#	Totals        6        7        7        1        1       22
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 4143.44 (MB), peak = 5467.53 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 312
#Total wire length = 1101348 um.
#Total half perimeter of net bounding box = 977316 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 192126 um.
#Total wire length on LAYER M3 = 221400 um.
#Total wire length on LAYER M4 = 264681 um.
#Total wire length on LAYER M5 = 283574 um.
#Total wire length on LAYER M6 = 71149 um.
#Total wire length on LAYER M7 = 68418 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 469306
#Up-Via Summary (total 469306):
#           
#-----------------------
# M1             201463
# M2             190139
# M3              43572
# M4              25552
# M5               5924
# M6               2656
#-----------------------
#                469306 
#
#Total number of DRC violations = 22
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 22
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#Cpu time = 00:04:05
#Elapsed time = 00:00:30
#Increased memory = 53.18 (MB)
#Total memory = 4143.34 (MB)
#Peak memory = 5467.53 (MB)
#
#Start Fix Iteration ...
#
#   number of violations = 22
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2            6        7        7        1        1       22
#	Totals        6        7        7        1        1       22
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 312
#Total wire length = 1101348 um.
#Total half perimeter of net bounding box = 977316 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 192126 um.
#Total wire length on LAYER M3 = 221400 um.
#Total wire length on LAYER M4 = 264681 um.
#Total wire length on LAYER M5 = 283574 um.
#Total wire length on LAYER M6 = 71149 um.
#Total wire length on LAYER M7 = 68418 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 469306
#Up-Via Summary (total 469306):
#           
#-----------------------
# M1             201463
# M2             190139
# M3              43572
# M4              25552
# M5               5924
# M6               2656
#-----------------------
#                469306 
#
#Total number of DRC violations = 22
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 22
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#cpu time = 00:00:08, elapsed time = 00:00:01, memory = 4139.66 (MB), peak = 5467.53 (MB)
#route_detail Statistics:
#Cpu time = 00:04:13
#Elapsed time = 00:00:31
#Increased memory = 49.50 (MB)
#Total memory = 4139.66 (MB)
#Peak memory = 5467.53 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#route_global_detail statistics:
#Cpu time = 00:04:31
#Elapsed time = 00:00:39
#Increased memory = -706.66 (MB)
#Total memory = 3443.22 (MB)
#Peak memory = 5467.53 (MB)
#Number of warnings = 4
#Total number of warnings = 44
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sun Mar  3 07:15:29 2024
#
*** EcoRoute #2 [finish] : cpu/real = 0:04:31.3/0:00:39.3 (6.9), totSession cpu/real = 1:14:17.7/0:12:46.2 (5.8), mem = 6103.4M
**opt_design ... cpu = 0:05:42, real = 0:01:04, mem = 3426.3M, totSessionCpu=1:14:18 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #11 PostEcoSummary
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=59365)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Sun Mar  3 07:15:30 2024
#
#WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3440.29 (MB), peak = 5467.53 (MB)
#Start routing data preparation on Sun Mar  3 07:15:30 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.700] has 59363 nets.
#Voltage range [0.700 - 0.700] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#WARNING (NRDB-2322) There are no valid layer for shielding.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3447.14 (MB), peak = 5467.53 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc_typ_25 /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV-On
# Corner(s) : 
#rc_typ_25 [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[7] tech spc 384 != ict spc 512.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech width 32000 != ict width 640.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [10, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /afs/ece.cmu.edu/project/km_group/.vol9/asap7/asap7sc7p5t_28/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
#number model r/c [1,1] [10,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3447.50 (MB), peak = 5467.53 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3447.50 (MB)
#Peak memory = 5467.53 (MB)
#Using multithreading with 16 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#8x8 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 49 hboxes with 16 threads on machine with  3.80GHz 512KB Cache 16CPU...
#Process 0 special clock nets for rc extraction
#Total 56320 nets were built. 4424 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:17, elapsed time = 00:00:02 .
#   Increased memory =   573.01 (MB), total memory =  4021.84 (MB), peak memory =  5467.53 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_5970_brooklyn.lan.local.cmu.edu_pmohan_WfgN0E/nr5970_IAsPym.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3689.22 (MB), peak = 5467.53 (MB)
#RC Statistics: 334757 Res, 191403 Ground Cap, 23736 XCap (Edge to Edge)
#RC V/H edge ratio: 0.66, Avg V/H Edge Length: 8675.05 (193034), Avg L-Edge Length: 12086.12 (70791)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_5970_brooklyn.lan.local.cmu.edu_pmohan_WfgN0E/nr5970_IAsPym.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 391084 nodes, 334764 edges, and 68962 xcaps
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3679.75 (MB), peak = 5467.53 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_5970_brooklyn.lan.local.cmu.edu_pmohan_WfgN0E/nr5970_IAsPym.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 6387.246M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_5970_brooklyn.lan.local.cmu.edu_pmohan_WfgN0E/nr5970_IAsPym.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell flatFabric has rcdb /tmp/innovus_temp_5970_brooklyn.lan.local.cmu.edu_pmohan_WfgN0E/nr5970_IAsPym.rcdb.d specified
Cell flatFabric, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 6387.246M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:23
#Elapsed time = 00:00:05
#Increased memory = 232.84 (MB)
#Total memory = 3679.98 (MB)
#Peak memory = 5467.53 (MB)
#
#4424 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(27703306)
#Calculate SNet Signature in MT (68664139)
#Run time and memory report for RC extraction:
#RC extraction running on  3.80GHz 512KB Cache 16CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.56/16, scale score = 0.10.
#    Increased memory =     0.00 (MB), total memory =  3499.19 (MB), peak memory =  5467.53 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3499.19 (MB), peak memory =  5467.53 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor = 14.25/16, scale score = 0.89.
#    Increased memory =     0.00 (MB), total memory =  3499.19 (MB), peak memory =  5467.53 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3498.97 (MB), peak memory =  5467.53 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor = 11.64/16, scale score = 0.73.
#    Increased memory =     0.22 (MB), total memory =  3499.19 (MB), peak memory =  5467.53 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  7.78/16, scale score = 0.49.
#    Increased memory =    -1.19 (MB), total memory =  3498.97 (MB), peak memory =  5467.53 (MB)
**opt_design ... cpu = 0:06:12, real = 0:01:13, mem = 3499.2M, totSessionCpu=1:14:47 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: flatFabric
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=6315.21)
Initializing multi-corner resistance tables ...
 Report initialization with DMWrite ... (0, Worst)
Reading RCDB with compressed RC data.
AAE_INFO: 16 threads acquired from CTE.
Total number of fetched objects 62684
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 59365,  96.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=7153.32 CPU=0:00:17.0 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=7153.32 CPU=0:00:18.6 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7153.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 7153.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (16 T). (MEM=6618.55)
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View func_typ -- Total Number of Nets Skipped = 1084. 
Glitch Analysis: View func_typ -- Total Number of Nets Analyzed = 62684. 
Total number of fetched objects 62684
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 59365,  0.8 percent of the nets selected for SI analysis
Glitch Analysis: View func_typ -- Total Number of Nets Skipped = 1084. 
Glitch Analysis: View func_typ -- Total Number of Nets Analyzed = 62684. 
Total number of fetched objects 62684
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 59365,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=7419.84 CPU=0:00:02.2 REAL=0:00:00.0)
End delay calculation. (MEM=7419.84 CPU=0:00:02.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=7419.84 CPU=0:00:02.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:30.5 real=0:00:08.0 totSessionCpu=1:15:18 mem=7417.8M)
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 func_typ 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.010  |  0.010  |   N/A   |  1.055  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|  13246  |  12682  |   N/A   |  3014   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     93 (93)      |    -45     |    259 (259)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.605%
Total number of glitch violations: 15
------------------------------------------------------------------
**opt_design ... cpu = 0:06:44, real = 0:01:22, mem = 4192.7M, totSessionCpu=1:15:19 **
Executing marking Critical Nets1
GigaOpt: LEF-safe TNS opt is disabled in the current flow
**INFO: flowCheckPoint #12 OptimizationRecovery
Running postRoute recovery in postEcoRoute mode
**opt_design ... cpu = 0:06:44, real = 0:01:22, mem = 4192.8M, totSessionCpu=1:15:19 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=6687.77M, totSessionCpu=1:15:20).
**opt_design ... cpu = 0:06:45, real = 0:01:22, mem = 4192.8M, totSessionCpu=1:15:20 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #13 FinalSummary
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:06:46, real = 0:01:22, mem = 4179.1M, totSessionCpu=1:15:22 **
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: flatFabric
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=6902.31)
 Report initialization with DMWrite ... (0, Best)
Total number of fetched objects 62684
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 59365,  96.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=7249.32 CPU=0:00:16.3 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=7249.32 CPU=0:00:17.5 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7249.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 7249.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (16 T). (MEM=6568.55)
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View func_typ -- Total Number of Nets Skipped = 1084. 
Glitch Analysis: View func_typ -- Total Number of Nets Analyzed = 62684. 
Total number of fetched objects 62684
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 59365,  0.8 percent of the nets selected for SI analysis
Glitch Analysis: View func_typ -- Total Number of Nets Skipped = 1084. 
Glitch Analysis: View func_typ -- Total Number of Nets Analyzed = 62684. 
Total number of fetched objects 62684
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 59365,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=7273.39 CPU=0:00:01.8 REAL=0:00:01.0)
End delay calculation. (MEM=7273.39 CPU=0:00:01.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=7273.39 CPU=0:00:01.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:25.7 real=0:00:07.0 totSessionCpu=1:15:53 mem=7271.4M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     opt_design Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 func_typ 
Hold views included:
 func_typ

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.010  |  0.010  |   N/A   |  1.055  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|  13246  |  12682  |   N/A   |  3014   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.003  |  0.137  |   N/A   | -0.003  |
|           TNS (ns):| -0.010  |  0.000  |   N/A   | -0.010  |
|    Violating Paths:|   14    |    0    |   N/A   |   14    |
|          All Paths:|  13246  |  12682  |   N/A   |  3014   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     93 (93)      |    -45     |    259 (259)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.605%
Total number of glitch violations: 0
------------------------------------------------------------------
**opt_design ... cpu = 0:07:25, real = 0:01:35, mem = 4090.4M, totSessionCpu=1:16:00 **
 ReSet Options after AAE Based Opt flow 
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.010 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :        13210
Multi-Bit FF Count           :            0
Total Bit Count              :        13210
Total FF Count               :        13210
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :     6487.812
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops            13210                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         35.15 |        876.33 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 35.15, normalized total congestion hotspot area = 876.33 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   303.22   346.42   320.50   363.70 |       13.70   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   355.06   277.30   372.34   294.58 |        7.74   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    18.10    44.02    35.38    61.30 |        6.95   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   268.66   260.02   285.94   277.30 |        6.69   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |    35.38   372.34    52.66   389.62 |        6.56   |
[hotspot] +-----+-------------------------------------+---------------+
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         445.97             96          0.000 ns          0.010 ns  opt_design_postroute_hold
Info: Destroy the CCOpt slew target map.
*** opt_design #2 [finish] : cpu/real = 0:07:21.4/0:01:32.4 (4.8), totSession cpu/real = 1:16:01.4/0:13:18.6 (5.7), mem = 6649.3M
@file 176:
@file 177: # Save postroute DB and netlist
@file 178: write_netlist outputs/[get_db designs .name].postroute.vg.gz
Writing Netlist "outputs/flatFabric.postroute.vg.gz" ...
@file 179: write_db -sdc dbs/[get_db designs .name].db
tt_0p7v_25c_TYP
The in-memory database contained RC information but was not saved. To save 
the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/03 07:16:02, mem=4006.6M)
% Begin Save ccopt configuration ... (date=03/03 07:16:02, mem=4006.6M)
% End Save ccopt configuration ... (date=03/03 07:16:02, total cpu=0:00:00.2, real=0:00:00.0, peak res=4007.0M, current mem=4007.0M)
% Begin Save netlist data ... (date=03/03 07:16:02, mem=4007.0M)
Writing Binary DB to dbs/flatFabric.db.tmp/vbin/flatFabric.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/03 07:16:03, total cpu=0:00:00.2, real=0:00:01.0, peak res=4008.3M, current mem=4008.3M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file dbs/flatFabric.db.tmp/flatFabric.route.congmap.gz ...
% Begin Save AAE data ... (date=03/03 07:16:03, mem=4009.4M)
Saving AAE Data ...
% End Save AAE data ... (date=03/03 07:16:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=4009.4M, current mem=4009.4M)
Saving preference file dbs/flatFabric.db.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
Saving Drc markers ...
... 22 markers are saved ...
... 22 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving property file dbs/flatFabric.db.tmp/flatFabric.prop
Saving PG file dbs/flatFabric.db.tmp/flatFabric.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Sun Mar  3 07:16:05 2024)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=6667.8M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=6667.8M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=6651.8M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file dbs/flatFabric.db.tmp/flatFabric.apa ...
#
Saving preRoute extracted patterns in file 'dbs/flatFabric.db.tmp/flatFabric.techData.gz' ...
Saving preRoute extraction data in directory 'dbs/flatFabric.db.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/03 07:16:07, mem=4017.8M)
% End Save power constraints data ... (date=03/03 07:16:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=4017.8M, current mem=4017.8M)
rc_typ_25
rc_typ_25
rc_typ_25
Generated self-contained design flatFabric.db.tmp
#% End save design ... (date=03/03 07:16:08, total cpu=0:00:03.0, real=0:00:06.0, peak res=4017.8M, current mem=4015.6M)
*** Message Summary: 0 warning(s), 0 error(s)

@file 180:
@file 181: exit

*** Memory Usage v#1 (Current mem = 6570.809M, initial mem = 396.363M) ***
*** Message Summary: 27544 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=1:16:05, real=0:13:26, mem=6570.8M) ---
