#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021dc71aee00 .scope module, "halfAdderTB" "halfAdderTB" 2 18;
 .timescale -9 -12;
v0000021dc71f5a80_0 .var "a", 0 0;
v0000021dc71ab840_0 .var "b", 0 0;
v0000021dc71ab8e0_0 .net "carry", 0 0, L_0000021dc71a73e0;  1 drivers
v0000021dc71ab980_0 .net "sum", 0 0, L_0000021dc71f5b20;  1 drivers
S_0000021dc71f5710 .scope module, "uut" "halfAdder" 2 28, 2 2 0, S_0000021dc71aee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
L_0000021dc71f5b20 .functor XOR 1, v0000021dc71f5a80_0, v0000021dc71ab840_0, C4<0>, C4<0>;
L_0000021dc71a73e0 .functor AND 1, v0000021dc71f5a80_0, v0000021dc71ab840_0, C4<1>, C4<1>;
v0000021dc71f58a0_0 .net "a", 0 0, v0000021dc71f5a80_0;  1 drivers
v0000021dc71a6f40_0 .net "b", 0 0, v0000021dc71ab840_0;  1 drivers
v0000021dc71f5940_0 .net "carry", 0 0, L_0000021dc71a73e0;  alias, 1 drivers
v0000021dc71f59e0_0 .net "sum", 0 0, L_0000021dc71f5b20;  alias, 1 drivers
    .scope S_0000021dc71aee00;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dc71f5a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dc71ab840_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021dc71f5a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dc71ab840_0, 0, 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "halfAdder.v";
