{
 "builder": {
  "_version": "2020.1",
  "_modelsim_ini": {
   "name": "d:\\Program\\ArduinoSketh\\PlatformIO\\Projects\\Rele_tester\\_hdl_checker\\modelsim.ini",
   "__class__": "Path"
  },
  "_logger": "hdl_checker.builders.msim",
  "_work_folder": "d:\\Program\\ArduinoSketh\\PlatformIO\\Projects\\Rele_tester\\_hdl_checker",
  "_builtin_libraries": [
   {
    "name": "arriavgz",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "maxii_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "fiftyfivenm_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "vital2000",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "twentynm_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneive_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclonev_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "twentynm_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "twentynm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "ieee",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriav_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclone10lp",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclonev_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "twentynm_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "sv_std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "lpm_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "sgate_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "std_developerskit",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriav",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "fiftyfivenm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclonev_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "twentynm_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_lnsim_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "twentynm_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriav_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriav_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "lpm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclonev",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "maxv_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneive",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_lnsim",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_mf",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "220model_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "verilog",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_mf_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "maxii",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "220model",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "synopsys",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "sgate",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclone10lp_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "maxv",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "modelsim_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "_added_libraries": [
   {
    "name": "not_in_project",
    "case_sensitive": true,
    "__class__": "Identifier"
   }
  ],
  "__class__": "MSim"
 },
 "config_file": [
  {
   "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\hdl_checker_project_pid13900_gettmh25.json",
   "__class__": "Path"
  },
  1702298253.959963,
  "generated"
 ],
 "database": {
  "sources": [],
  "inferred_libraries": [],
  "design_units": [
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp0zf2ecc3.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpoid9ovtw.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp8ak_bbl9.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp1yj52pys.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp22n27ohf.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp1x5dqijs.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmprjeg74rk.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp9z1bro_e.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpn0r8h5gs.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpfcxiwdw7.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpsqobus8j.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "transmitter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpgc7ogy26.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpjwpwbexy.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpv36m0xs2.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp9asx56sl.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmppaiz7yhz.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "transmitter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Program\\Quartus\\RISCV_Multicycle\\Testbench\\tb_core.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_core",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpni6sdofm.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpt26tlnt_.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpx87_92j8.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpyek1wyo1.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmphlh07b9s.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmppvcswzow.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpogi6rxqt.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp3x8ubl3g.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpyltv5eyt.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpnpwjjwsc.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpcxxwsrm0.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpjffq9fbr.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpce68bmxz.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp0fpj7525.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpmw_tv5aj.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp12ceqoos.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpqvtqz3di.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmph49gko0l.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpwy7z0csh.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp55mf3ixb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpcc3q0gdk.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp7bp0l6f4.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpmgy1bsav.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpbswcurey.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpen282v8o.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp3qas_zap.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpuk64grc6.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpb7v_fks2.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "receiver",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpesafywks.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpnzmznlo_.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp3yjmhdnv.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp_7j3618y.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp_xdxgntk.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpp2vti6q0.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmprau1elq2.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp_1g2tvqp.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpm__2ybvl.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpwqc87l7h.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpd99xmj31.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpe8jbm4og.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpwfdxzljs.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpzjezguhd.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "transmitter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp6cjbn68a.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp2_hle04v.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpra5lbaqm.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpc_cxlm_g.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp7yu5_pj1.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp48ik04ds.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpp870k7zu.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpzmqded0g.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp7_cfoja7.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpfwmirqn9.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "transmitter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp8nllz9j9.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "trans",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp6m8dnzlw.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Program\\Quartus\\Ethernet\\Verilog\\w5500_controller.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "receiver",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpmotdfh2d.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_co",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpro91esy_.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp9q97_y7q.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp4kkw05yn.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpw18wo2an.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp5w8l74sk.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmph5whrkur.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp442702bt.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp438629m5.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "transmi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp8bvswjln.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpdz2m_y6p.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpnrx53lao.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmps47qefgr.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpryzktbfg.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpg9ag2p4h.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpshmwye_n.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpa3nqxkfw.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpc8glt981.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpu58ii9mz.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpkwcsvzuh.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmplfqjlm1g.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpbd587a_h.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmplvb32f67.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpavj_vlky.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp5de61a4y.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmph5hu2h7n.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpj856fg7e.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp7zpndsfx.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp8eiljlmi.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpk7qhmhdm.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpy9vyjehg.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp8ohzhefm.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "receiver",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp1jon6si7.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp82ns1wqw.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpf25r17pq.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpb7v_fks2.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "transmitter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp74x80oo6.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpf_b941zz.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp3r69feo3.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpy4giasu3.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpl9xjq7xt.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpscgi8p1t.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpx03h25dh.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpauuh39g2.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpnk7n_mjz.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpe16839xg.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpw6ue49gp.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpibrx6t4a.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp2y4iio71.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp2br5jib_.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp7pk1b300.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp378z278c.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpovan2fut.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpj7eh8evk.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpg4dy_hum.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpguwwok54.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpx3yybv09.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpr3_q6p08.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "transmiter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp438629m5.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpn11ypyuz.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpflqtilq4.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp8lwlz3z2.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpwsjc74v6.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpga38li1x.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp8ld30tbs.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "transmitter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpof98atzx.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpcjmrn_65.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpig119g8i.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp82x2mtl3.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpvfqslsh2.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpr3_q6p08.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpwx9_o1n6.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpjln_bdvy.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Program\\Quartus\\RISCV_Multicycle\\RTL\\Components\\bus.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "addr_decoder",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      144,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpe0l7ff3q.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp10nk_724.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpr50482ue.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp4us4lx4p.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpzg7xy3z2.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp1f4ol087.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpcylw1e5c.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp0u_j49jo.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpja54fd1k.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmppd2rfinv.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp4q8_oipw.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tra",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpg1i58me9.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Program\\Quartus\\Ethernet\\Verilog\\w5500_controller.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "transmitter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpp_pzjruk.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp7_tbdnte.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpe53rs74p.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpkf86crr3.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp4p3zrkqm.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmphhqs5tqb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp8e9ayxnq.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmph1rpl4z5.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpxs60k5dw.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpqkj4uxsx.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp20fgttq0.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpn15k_dsb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpjce82wlc.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp9h07o2p3.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp6i595gv2.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp0kxrsyqf.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp50io91pl.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpzxv3dh72.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmps4ssz0uq.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpdhr00hf1.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp146_ie4n.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "transmitter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpz0ainosd.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmphv6oq_bj.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "transmitter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp4x6oituc.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpjja4oiic.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp0ut8tzrm.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp_d6s55xl.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpy1b20pxr.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_contr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpi93y_esg.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp8m947b4i.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpmjt6z72c.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpzn9uy5ul.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp5iv30o09.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp9jzxalj9.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpscdoxxjo.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp6onyaofb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp635zj8ac.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp8grushe8.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp0uwu5dtt.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpg0x00y3l.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmph6c_7smh.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpz40vyrkn.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpve83dgu7.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp9uipnjqi.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Program\\Quartus\\RISCV_Multicycle\\Testbench\\tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpixyb9ht9.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp6pjufprs.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpjrfgs_wd.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpxl7j8010.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp6cy8zn1j.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp542992_q.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpqzjh6iqq.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpns78y46_.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmppxw7p5jy.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp2bo76qj7.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp8ohzhefm.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpa6wb966q.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpj49eenyw.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpyby65giu.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpni5m40yg.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpbyxfwdg_.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpm02ku6xv.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpz6a6ev7b.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpzjezguhd.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpe9kuubjr.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpv9wb2ml0.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpj3f9v_qi.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpl355d74d.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpm8w39x99.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpyqnnplrg.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpoa2_wvm2.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp4k5r32zs.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp1_gk9d0x.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpzi8wwl42.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpwgh7js4h.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpi35yz1w5.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmprmz5hhg0.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmposg3r3cl.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmptu3r6mjv.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpgnujnurv.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpu58ii9mz.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "transmitter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpey1jl620.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpofntsx6s.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpoufn32ey.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp6kjv1067.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpz6f_fbxz.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp9uqeblxp.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpuftep5ue.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpdbsjecn0.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp0_stn0fx.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpkclx4gus.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpycaqnrs8.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp219x_w_w.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpwi7w8ssf.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpv4g6b1ek.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp4l3un2oi.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpkoap87vh.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp1_a7ojei.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpyb_yfbtl.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmplkh48vmu.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp7qweb_b0.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpf0vunnrr.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpgg6ldsjt.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp1o4719x1.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Program\\Quartus\\Ethernet\\Testbench\\spi_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpas4ov9k_.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp3ddbs3b4.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpakdwx1c2.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpmcc7hvws.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Program\\Quartus\\RISC_Single\\Testbench\\alu_test.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "alu_test",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpboyitxpa.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpfamv4xey.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpi4urlny_.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp67l5c9jz.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpy43p_iyb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp5nfgkv4u.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp_p_5irpx.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Program\\Quartus\\RISCV_Multicycle\\RTL\\Components\\bus.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "data_mux",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      189,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmprlyvgr2g.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp9ms3p3mr.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpqmhy9bb7.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpko6j4qs2.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpqf12ez8u.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp4cfwrgx5.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp7l5klydi.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmph6j34maq.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp8nllz9j9.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpwz48p2ml.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp624i_qpj.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp3neh_pbf.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpg_azdmym.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpzaqw3vn5.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp2tyym66g.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpdk5nxucg.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp1uxt52dg.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpbtrc00q0.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp_uiy4p7u.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp4q8_oipw.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpr0dkwfga.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpt4drbzq5.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpycu2hwdy.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Program\\Quartus\\Ethernet\\Verilog\\w5500_controller.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpb02vnjdn.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp4kv8dkqk.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp0gn3wshy.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpbgii3bqk.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp4mbmsry4.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp1du5jlaq.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpfsxdyqef.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpypg0kndp.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpsgdkv2xc.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpjrwdb4o2.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpba2bwq2z.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp1ufl4o__.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpvs9y1g7m.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmptwlgqd1v.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp629r61fk.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp3jupeham.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpwpz_t5zu.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Program\\Quartus\\Ethernet\\Verilog\\spi.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpr_jl2dlz.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp4wds1u3x.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpcac90cel.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpbgxt_66x.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpssso4atb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpva43if0k.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpm0o8_n0r.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpjtvm6k3i.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmphv4fa63f.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmplu8zdef7.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmph6c_7smh.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "transmitter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp8rve3t3e.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpkkbo7_c0.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp982y1pyj.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpjjm5arto.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpmv8pohum.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp7t77c97p.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp8ohzhefm.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "transmitter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Program\\Quartus\\Ethernet\\Testbench\\spi_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi_slave",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      121,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpja2x1g6n.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp7r188cca.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpn710e65o.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp0rs3s17o.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpst5k0yq_.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpvslroha9.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpopvidba5.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp_9nm0qjh.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp146_ie4n.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmprn1b9fr4.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpizb1xkqg.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp7mx_1j5l.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpeqkeqem4.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpzjezguhd.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "receiver",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Program\\Quartus\\RISCV_Multicycle\\Testbench\\tb_bus.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_bus",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp1vao34wy.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpxl89la38.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpupfvkola.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmphv6oq_bj.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpfia3ghvt.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmprnsxf3t1.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpfc76sguw.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpjhu1quhh.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp9o5mb2bz.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpq4wyrnvv.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpbvl2fcvn.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpy08ot_9_.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpikluo5uc.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmptr3h2cs1.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpoiyogpjy.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmps37qx538.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmplfcvp8z5.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpapfa2to8.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp8x23ekjb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp3hqce9ak.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpio8kcsls.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpb0_1p65_.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp8q9blb8n.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpea9hs7g1.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmptu3r6mjv.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "transmitter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpaks7ctnb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmphfcwi0q2.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp0x4ykivm.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp3z4ktamj.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmppaiz7yhz.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpc_uoi5sr.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpmr96u5uj.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpx420_rjr.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpcradgrmk.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpirtb9fo3.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpxsww5enl.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp_zvqa5vj.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpeb6sqbad.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpt21zuc4h.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp304jd0gm.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpabk2edwn.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp68c0oh_k.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp3githq_u.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpoclhoi9_.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp1ymwwhgm.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpgs11ok44.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp1w0o8nte.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp1i984g96.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpxl0pu8fq.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpul0hfau4.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpgfm9idig.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Program\\Quartus\\RISCV_Multicycle\\RTL\\Components\\bus.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "bus",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpnood0y9i.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpwmg9av_i.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp4e9gkazc.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmphw_0b279.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpjni73bik.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpsqobus8j.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp6ql63nus.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmppmct5by2.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp5tdexs81.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpic3rxij7.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpr2_n2a35.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpn9ndoupy.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpk47fsh8z.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpvn2lff0l.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp7sckq9fz.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpetbicvpv.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Program\\Quartus\\RISCV_Multicycle\\Testbench\\tb_ram.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_ram",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      137,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpyjgtzibt.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp1w2fqza3.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpcatnepph.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpmy8eynvh.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmprguk4nbv.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpjt3hv373.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmppq6q8p4a.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "transmitter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpcx47gyl0.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp5mz00ge9.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpyinzm2cv.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmppaiz7yhz.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "receiver",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmporsh0noc.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpp7p1v_3n.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpu0kg_q5z.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Program\\Quartus\\RISCV_Multicycle\\Testbench\\tb_core.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "memfile",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      120,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpez9ajgbs.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpzdcn93ty.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpeead0pmy.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpokumprnk.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmppes737xw.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp2gloo4dv.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpzx5wsalw.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpzd5ajkdn.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmphydzkryf.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpw42jkkeb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp31mcq08i.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmposp6xkkj.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmphv6oq_bj.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "receiver",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp4i5bb88l.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmphajghc4o.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpiadumiz1.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmppq6q8p4a.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpb9h2nqxh.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp2sh0wyvq.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpk56pym6x.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp18cblcrq.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp9mwl15vb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp6_9kf0ag.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpb1e_bf4j.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpyhrpkcq_.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp2d2zsokk.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpw0kx1g4p.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpqcn5t03n.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpn96p80v8.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp8ikuvjc1.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpfwmirqn9.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpc5_z1c3a.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpbykrkyzh.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpm4ubpdqx.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpquob9b8d.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpnxnhkjny.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp7codw8c9.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp146_ie4n.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "receiver",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpewy0r_et.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp0jbfy7z6.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp9tmfdct6.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpqdklpqb8.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpuoanaum1.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpm95v_70b.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Program\\Quartus\\Ethernet\\Verilog\\top.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "top",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpy08ot_9_.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "transmitter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmphqvyqldo.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpkdoyk7oj.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp8uy90doz.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp4ygzur6s.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpg3y6b78c.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpwh49cpag.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp7oyxx427.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpas9n4p_n.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpvnoohbhj.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w55",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpgw7_yvjw.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmps8w3pr41.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpl89vfyqz.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp8ld30tbs.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpkkinborw.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Program\\Quartus\\RISCV_Multicycle\\RTL\\riscv.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "riscv",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpgb5d571q.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp2oba242c.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpqg4yi7uw.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpix1mgcwn.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpb7v_fks2.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "w5500_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp1a8i54sx.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmprm96svek.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpajnettun.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpogja_xlk.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpaht5f1s2.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp0xmng9_c.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpvewvew8n.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpusdarf5x.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpzhg8dpn5.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpfggfbcxa.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmp2bk9d1eu.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Xiaomi\\AppData\\Local\\Temp\\tmpfsghpdo8.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}