#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Apr 23 11:56:18 2018
# Process ID: 2723
# Current directory: /home/mohamad/Documents/CSE599/lab1/build/vivado
# Command line: vivado -mode tcl -source /home/mohamad/Documents/CSE599/lab1/scripts/vivado.tcl
# Log file: /home/mohamad/Documents/CSE599/lab1/build/vivado/vivado.log
# Journal file: /home/mohamad/Documents/CSE599/lab1/build/vivado/vivado.jou
#-----------------------------------------------------------
source /home/mohamad/Documents/CSE599/lab1/scripts/vivado.tcl
# set scripts_vivado_version 2017.1
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set proj_name vta
# set proj_path "."
# set ip_path "./ip_repo"
# set hls_ip "../hls/vta/solution0/impl/ip/xilinx_com_hls_vta_1_0.zip"
# create_project $proj_name $proj_path -part xc7z020clg484-1 -force
# file mkdir $ip_path
# set_property ip_repo_paths $ip_path [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mohamad/Documents/CSE599/lab1/build/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mohamad/Xilinx/Vivado/2017.1/data/ip'.
# update_ip_catalog -add_ip $hls_ip -repo_path $ip_path
INFO: [IP_Flow 19-949] Unzipped '../hls/vta/solution0/impl/ip/xilinx_com_hls_vta_1_0.zip' into repository '/home/mohamad/Documents/CSE599/lab1/build/vivado/ip_repo'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/mohamad/Documents/CSE599/lab1/build/vivado/ip_repo'
# set design_name $proj_name
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD_TCL-3] Currently there is no design <vta> in project, so creating one...
Wrote  : </home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/vta.bd> 
INFO: [BD_TCL-4] Making design <vta> as current_bd_design.
# common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "vta".
# if { $nRet != 0 } {
#    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
#    return $nRet
# }
# proc create_root_design { parentCell } {
# 
#   variable script_folder
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
#   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
#   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
# 
#   # Create ports
# 
#   # Create instance: vta_0, and set properties
#   set vta_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:vta:1.0 vta_0 ]
#   set_property -dict [ list \
# CONFIG.C_M_AXI_INS_PORT_CACHE_VALUE {"1111"} \
# CONFIG.C_M_AXI_NARROW_PORT_CACHE_VALUE {"1111"} \
# CONFIG.C_M_AXI_UOP_PORT_CACHE_VALUE {"1111"} \
# CONFIG.C_M_AXI_WIDE_PORT_CACHE_VALUE {"1111"} \
#  ] $vta_0
# 
#   set_property -dict [ list \
# CONFIG.NUM_READ_OUTSTANDING {1} \
# CONFIG.NUM_WRITE_OUTSTANDING {1} \
#  ] [get_bd_intf_pins /vta_0/s_axi_CONTROL_BUS]
# 
#   # Create instance: axi_interconnect_1, and set properties
#   set axi_interconnect_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1 ]
#   set_property -dict [ list \
# CONFIG.NUM_MI {2} \
#  ] $axi_interconnect_1
# 
#   # Create instance: axi_smc, and set properties
#   set axi_smc [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_smc ]
#   set_property -dict [ list \
# CONFIG.NUM_SI {4} \
#  ] $axi_smc
# 
#   # Create instance: axi_timer_1, and set properties
#   set axi_timer_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_1 ]
# 
#   # Create instance: proc_sys_reset, and set properties
#   set proc_sys_reset [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset ]
# 
#   # Create instance: processing_system7_1, and set properties
#   set processing_system7_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_1 ]
#   set_property -dict [ list \
# CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \
# CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} \
# CONFIG.PCW_EN_CLK0_PORT {1} \
# CONFIG.PCW_EN_CLK1_PORT {1} \
# CONFIG.PCW_EN_CLK2_PORT {1} \
# CONFIG.PCW_EN_CLK3_PORT {1} \
# CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
# CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {142.86} \
# CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {200} \
# CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {167} \
# CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0} \
# CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} \
# CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
# CONFIG.PCW_IRQ_F2P_INTR {1} \
# CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {0} \
# CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} \
# CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0} \
# CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} \
# CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {1} \
# CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
# CONFIG.PCW_USE_HIGH_OCM {1} \
# CONFIG.PCW_USE_S_AXI_ACP {1} \
# CONFIG.PCW_USE_S_AXI_HP0 {0} \
# CONFIG.PCW_USE_S_AXI_HP1 {0} \
# CONFIG.PCW_USE_S_AXI_HP2 {0} \
# CONFIG.PCW_USE_S_AXI_HP3 {0} \
# CONFIG.preset {ZC702} \
#  ] $processing_system7_1
# 
#   # Create instance: xlconcat_1, and set properties
#   set xlconcat_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1 ]
#   set_property -dict [ list \
# CONFIG.NUM_PORTS {2} \
#  ] $xlconcat_1
# 
#   # Create interface connections
#   connect_bd_intf_net -intf_net vta_0_m_axi_ins_port [get_bd_intf_pins vta_0/m_axi_ins_port] [get_bd_intf_pins axi_smc/S00_AXI]
#   connect_bd_intf_net -intf_net vta_0_m_axi_narrow_port [get_bd_intf_pins vta_0/m_axi_narrow_port] [get_bd_intf_pins axi_smc/S02_AXI]
#   connect_bd_intf_net -intf_net vta_0_m_axi_uop_port [get_bd_intf_pins vta_0/m_axi_uop_port] [get_bd_intf_pins axi_smc/S01_AXI]
#   connect_bd_intf_net -intf_net vta_0_m_axi_wide_port [get_bd_intf_pins vta_0/m_axi_wide_port] [get_bd_intf_pins axi_smc/S03_AXI]
#   connect_bd_intf_net -intf_net axi_interconnect_1_M01_AXI [get_bd_intf_pins vta_0/s_axi_CONTROL_BUS] [get_bd_intf_pins axi_interconnect_1/M01_AXI]
#   connect_bd_intf_net -intf_net axi_smc_M00_AXI [get_bd_intf_pins axi_smc/M00_AXI] [get_bd_intf_pins processing_system7_1/S_AXI_ACP]
#   connect_bd_intf_net -intf_net processing_system7_1_axi_periph_m00_axi [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins axi_timer_1/S_AXI]
#   connect_bd_intf_net -intf_net processing_system7_1_ddr [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_1/DDR]
#   connect_bd_intf_net -intf_net processing_system7_1_fixed_io [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_1/FIXED_IO]
#   connect_bd_intf_net -intf_net processing_system7_1_m_axi_gp0 [get_bd_intf_pins axi_interconnect_1/S00_AXI] [get_bd_intf_pins processing_system7_1/M_AXI_GP0]
# 
#   # Create port connections
#   connect_bd_net -net vta_0_interrupt [get_bd_pins vta_0/interrupt] [get_bd_pins xlconcat_1/In1]
#   connect_bd_net -net axi_timer_1_interrupt [get_bd_pins axi_timer_1/interrupt] [get_bd_pins xlconcat_1/In0]
#   connect_bd_net -net proc_sys_reset_interconnect_aresetn [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins proc_sys_reset/interconnect_aresetn]
#   connect_bd_net -net proc_sys_reset_peripheral_aresetn [get_bd_pins vta_0/ap_rst_n] [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins axi_interconnect_1/M01_ARESETN] [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins axi_smc/aresetn] [get_bd_pins axi_timer_1/s_axi_aresetn] [get_bd_pins proc_sys_reset/peripheral_aresetn]
#   connect_bd_net -net processing_system7_1_FCLK_CLK [get_bd_pins vta_0/ap_clk] [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins axi_interconnect_1/M01_ACLK] [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins axi_smc/aclk] [get_bd_pins axi_timer_1/s_axi_aclk] [get_bd_pins proc_sys_reset/slowest_sync_clk] [get_bd_pins processing_system7_1/FCLK_CLK0] [get_bd_pins processing_system7_1/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_1/S_AXI_ACP_ACLK]
#   connect_bd_net -net processing_system7_1_fclk_reset0_n [get_bd_pins proc_sys_reset/ext_reset_in] [get_bd_pins processing_system7_1/FCLK_RESET0_N]
#   connect_bd_net -net xlconcat_1_dout [get_bd_pins processing_system7_1/IRQ_F2P] [get_bd_pins xlconcat_1/dout]
# 
#   # Create address segments
#   create_bd_addr_seg -range 0x40000000 -offset 0x00000000 [get_bd_addr_spaces vta_0/Data_m_axi_ins_port] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_DDR_LOWOCM] SEG_processing_system7_1_ACP_DDR_LOWOCM
#   create_bd_addr_seg -range 0x40000000 -offset 0x00000000 [get_bd_addr_spaces vta_0/Data_m_axi_uop_port] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_DDR_LOWOCM] SEG_processing_system7_1_ACP_DDR_LOWOCM
#   create_bd_addr_seg -range 0x40000000 -offset 0x00000000 [get_bd_addr_spaces vta_0/Data_m_axi_narrow_port] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_DDR_LOWOCM] SEG_processing_system7_1_ACP_DDR_LOWOCM
#   create_bd_addr_seg -range 0x40000000 -offset 0x00000000 [get_bd_addr_spaces vta_0/Data_m_axi_wide_port] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_DDR_LOWOCM] SEG_processing_system7_1_ACP_DDR_LOWOCM
#   create_bd_addr_seg -range 0x00040000 -offset 0xFFFC0000 [get_bd_addr_spaces vta_0/Data_m_axi_ins_port] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_HIGH_OCM] SEG_processing_system7_1_ACP_HIGH_OCM
#   create_bd_addr_seg -range 0x00040000 -offset 0xFFFC0000 [get_bd_addr_spaces vta_0/Data_m_axi_uop_port] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_HIGH_OCM] SEG_processing_system7_1_ACP_HIGH_OCM
#   create_bd_addr_seg -range 0x00040000 -offset 0xFFFC0000 [get_bd_addr_spaces vta_0/Data_m_axi_narrow_port] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_HIGH_OCM] SEG_processing_system7_1_ACP_HIGH_OCM
#   create_bd_addr_seg -range 0x00040000 -offset 0xFFFC0000 [get_bd_addr_spaces vta_0/Data_m_axi_wide_port] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_HIGH_OCM] SEG_processing_system7_1_ACP_HIGH_OCM
#   create_bd_addr_seg -range 0x00400000 -offset 0xE0000000 [get_bd_addr_spaces vta_0/Data_m_axi_ins_port] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_IOP] SEG_processing_system7_1_ACP_IOP
#   create_bd_addr_seg -range 0x00400000 -offset 0xE0000000 [get_bd_addr_spaces vta_0/Data_m_axi_uop_port] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_IOP] SEG_processing_system7_1_ACP_IOP
#   create_bd_addr_seg -range 0x00400000 -offset 0xE0000000 [get_bd_addr_spaces vta_0/Data_m_axi_narrow_port] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_IOP] SEG_processing_system7_1_ACP_IOP
#   create_bd_addr_seg -range 0x00400000 -offset 0xE0000000 [get_bd_addr_spaces vta_0/Data_m_axi_wide_port] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_IOP] SEG_processing_system7_1_ACP_IOP
#   create_bd_addr_seg -range 0x40000000 -offset 0x40000000 [get_bd_addr_spaces vta_0/Data_m_axi_ins_port] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_M_AXI_GP0] SEG_processing_system7_1_ACP_M_AXI_GP0
#   create_bd_addr_seg -range 0x40000000 -offset 0x40000000 [get_bd_addr_spaces vta_0/Data_m_axi_uop_port] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_M_AXI_GP0] SEG_processing_system7_1_ACP_M_AXI_GP0
#   create_bd_addr_seg -range 0x40000000 -offset 0x40000000 [get_bd_addr_spaces vta_0/Data_m_axi_narrow_port] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_M_AXI_GP0] SEG_processing_system7_1_ACP_M_AXI_GP0
#   create_bd_addr_seg -range 0x40000000 -offset 0x40000000 [get_bd_addr_spaces vta_0/Data_m_axi_wide_port] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_M_AXI_GP0] SEG_processing_system7_1_ACP_M_AXI_GP0
#   create_bd_addr_seg -range 0x00010000 -offset 0x43C00000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs vta_0/s_axi_CONTROL_BUS/Reg] SEG_vta_0_Reg
#   create_bd_addr_seg -range 0x00010000 -offset 0x42800000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs axi_timer_1/S_AXI/Reg] SEG_axi_timer_1_Reg
# 
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   save_bd_design
# }
# create_root_design ""
WARNING: [BD 41-1282] Ignoring parameter LAYERED_METADATA
WARNING: [BD 41-1281] Parameter LAYERED_METADATA is not defined on /vta_0/s_axi_CONTROL_BUS. Setting parameter on /vta_0/s_axi_CONTROL_BUS failed
WARNING: [BD 41-1282] Ignoring parameter LAYERED_METADATA
WARNING: [BD 41-1281] Parameter LAYERED_METADATA is not defined on /vta_0/s_axi_CONTROL_BUS. Setting parameter on /vta_0/s_axi_CONTROL_BUS failed
WARNING: [PS7-6] The applied preset does not match with  board preset. You may not get expected settings for  board. The ZC702 preset is designed for ZC702 board.
Wrote  : </home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/vta.bd> 
# make_wrapper -files \
#   [get_files $proj_path/$proj_name.srcs/sources_1/bd/$proj_name/$proj_name.bd] -top
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1340.750 ; gain = 4.000 ; free physical = 724 ; free virtual = 10226
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_1/S_AXI_ACP(5) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_1/S_AXI_ACP(5) and /axi_smc/M00_AXI(0)
Wrote  : </home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/vta.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'vta_0_m_axi_ins_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'vta_0_m_axi_ins_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S02_AXI_arlock'(1) to net 'vta_0_m_axi_narrow_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S02_AXI_awlock'(1) to net 'vta_0_m_axi_narrow_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S01_AXI_arlock'(1) to net 'vta_0_m_axi_uop_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S01_AXI_awlock'(1) to net 'vta_0_m_axi_uop_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S03_AXI_arlock'(1) to net 'vta_0_m_axi_wide_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S03_AXI_awlock'(1) to net 'vta_0_m_axi_wide_port_AWLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/hdl/vta.v
Verilog Output written to : /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/hdl/vta_wrapper.v
make_wrapper: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1403.578 ; gain = 133.824 ; free physical = 649 ; free virtual = 10165
# add_files -norecurse $proj_path/$proj_name.srcs/sources_1/bd/$proj_name/hdl/${proj_name}_wrapper.v
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'vta.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'vta_0_m_axi_ins_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'vta_0_m_axi_ins_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S02_AXI_arlock'(1) to net 'vta_0_m_axi_narrow_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S02_AXI_awlock'(1) to net 'vta_0_m_axi_narrow_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S01_AXI_arlock'(1) to net 'vta_0_m_axi_uop_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S01_AXI_awlock'(1) to net 'vta_0_m_axi_uop_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S03_AXI_arlock'(1) to net 'vta_0_m_axi_wide_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S03_AXI_awlock'(1) to net 'vta_0_m_axi_wide_port_AWLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/hdl/vta.v
Verilog Output written to : /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/hdl/vta_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block vta_0 .
Exporting to file /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_axi_smc_0/bd_0/hw_handoff/vta_axi_smc_0.hwh
Generated Block Design Tcl file /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_axi_smc_0/bd_0/hw_handoff/vta_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_axi_smc_0/bd_0/hdl/vta_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_auto_pc_0/vta_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
Exporting to file /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/hw_handoff/vta.hwh
Generated Block Design Tcl file /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/hw_handoff/vta_bd.tcl
Generated Hardware Definition File /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/hdl/vta.hwdef
[Mon Apr 23 11:57:27 2018] Launched vta_xlconcat_1_0_synth_1, vta_xbar_0_synth_1, vta_processing_system7_1_0_synth_1, vta_proc_sys_reset_0_synth_1, vta_auto_pc_0_synth_1, vta_axi_timer_1_0_synth_1, vta_vta_0_0_synth_1, vta_axi_smc_0_synth_1, synth_1...
Run output will be captured here:
vta_xlconcat_1_0_synth_1: /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/vta_xlconcat_1_0_synth_1/runme.log
vta_xbar_0_synth_1: /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/vta_xbar_0_synth_1/runme.log
vta_processing_system7_1_0_synth_1: /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/vta_processing_system7_1_0_synth_1/runme.log
vta_proc_sys_reset_0_synth_1: /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/vta_proc_sys_reset_0_synth_1/runme.log
vta_auto_pc_0_synth_1: /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/vta_auto_pc_0_synth_1/runme.log
vta_axi_timer_1_0_synth_1: /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/vta_axi_timer_1_0_synth_1/runme.log
vta_vta_0_0_synth_1: /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/vta_vta_0_0_synth_1/runme.log
vta_axi_smc_0_synth_1: /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/vta_axi_smc_0_synth_1/runme.log
synth_1: /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/synth_1/runme.log
[Mon Apr 23 11:57:27 2018] Launched impl_1...
Run output will be captured here: /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1616.352 ; gain = 212.766 ; free physical = 394 ; free virtual = 9993
# wait_on_run impl_1
[Mon Apr 23 11:57:27 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log vta_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source vta_wrapper.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source vta_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mohamad/Documents/CSE599/lab1/build/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mohamad/Xilinx/Vivado/2017.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1129.133 ; gain = 37.883 ; free physical = 2234 ; free virtual = 9589
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_axi_smc_0/vta_axi_smc_0.dcp' for cell 'vta_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_axi_timer_1_0/vta_axi_timer_1_0.dcp' for cell 'vta_i/axi_timer_1'
INFO: [Project 1-454] Reading design checkpoint '/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_proc_sys_reset_0/vta_proc_sys_reset_0.dcp' for cell 'vta_i/proc_sys_reset'
INFO: [Project 1-454] Reading design checkpoint '/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_processing_system7_1_0/vta_processing_system7_1_0.dcp' for cell 'vta_i/processing_system7_1'
INFO: [Project 1-454] Reading design checkpoint '/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_vta_0_0/vta_vta_0_0.dcp' for cell 'vta_i/vta_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_xlconcat_1_0/vta_xlconcat_1_0.dcp' for cell 'vta_i/xlconcat_1'
INFO: [Project 1-454] Reading design checkpoint '/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_xbar_0/vta_xbar_0.dcp' for cell 'vta_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_auto_pc_0/vta_auto_pc_0.dcp' for cell 'vta_i/axi_interconnect_1/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 3352 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_axi_smc_0/bd_0/ip/ip_1/bd_ee49_psr_aclk_0_board.xdc] for cell 'vta_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_axi_smc_0/bd_0/ip/ip_1/bd_ee49_psr_aclk_0_board.xdc] for cell 'vta_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_axi_smc_0/bd_0/ip/ip_1/bd_ee49_psr_aclk_0.xdc] for cell 'vta_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_axi_smc_0/bd_0/ip/ip_1/bd_ee49_psr_aclk_0.xdc] for cell 'vta_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_axi_timer_1_0/vta_axi_timer_1_0.xdc] for cell 'vta_i/axi_timer_1/U0'
Finished Parsing XDC File [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_axi_timer_1_0/vta_axi_timer_1_0.xdc] for cell 'vta_i/axi_timer_1/U0'
Parsing XDC File [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_proc_sys_reset_0/vta_proc_sys_reset_0_board.xdc] for cell 'vta_i/proc_sys_reset/U0'
Finished Parsing XDC File [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_proc_sys_reset_0/vta_proc_sys_reset_0_board.xdc] for cell 'vta_i/proc_sys_reset/U0'
Parsing XDC File [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_proc_sys_reset_0/vta_proc_sys_reset_0.xdc] for cell 'vta_i/proc_sys_reset/U0'
Finished Parsing XDC File [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_proc_sys_reset_0/vta_proc_sys_reset_0.xdc] for cell 'vta_i/proc_sys_reset/U0'
Parsing XDC File [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_processing_system7_1_0/vta_processing_system7_1_0.xdc] for cell 'vta_i/processing_system7_1/inst'
Finished Parsing XDC File [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_processing_system7_1_0/vta_processing_system7_1_0.xdc] for cell 'vta_i/processing_system7_1/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1289 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1274 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 11 instances

link_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1672.648 ; gain = 543.516 ; free physical = 1707 ; free virtual = 9075
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1713.656 ; gain = 41.008 ; free physical = 1687 ; free virtual = 9111
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 37 inverter(s) to 132 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1669bdff2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2264.148 ; gain = 0.000 ; free physical = 1296 ; free virtual = 8717
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 376 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 24 load pin(s).
Phase 2 Constant propagation | Checksum: 193e8fc91

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 2264.148 ; gain = 0.000 ; free physical = 1272 ; free virtual = 8706
INFO: [Opt 31-389] Phase Constant propagation created 1057 cells and removed 10047 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1fc5353c1

Time (s): cpu = 00:00:51 ; elapsed = 00:00:47 . Memory (MB): peak = 2264.148 ; gain = 0.000 ; free physical = 1230 ; free virtual = 8714
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1748 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1fc5353c1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 2264.148 ; gain = 0.000 ; free physical = 1244 ; free virtual = 8732
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1fc5353c1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 2264.148 ; gain = 0.000 ; free physical = 1243 ; free virtual = 8732
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2264.148 ; gain = 0.000 ; free physical = 1239 ; free virtual = 8731
Ending Logic Optimization Task | Checksum: 1fc5353c1

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 2264.148 ; gain = 0.000 ; free physical = 1225 ; free virtual = 8728

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 125 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 31 newly gated: 20 Total Ports: 250
Ending PowerOpt Patch Enables Task | Checksum: 19a19ce4d

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 1065 ; free virtual = 8571
Ending Power Optimization Task | Checksum: 19a19ce4d

Time (s): cpu = 00:00:59 ; elapsed = 00:00:30 . Memory (MB): peak = 2887.605 ; gain = 623.457 ; free physical = 1126 ; free virtual = 8632
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:21 ; elapsed = 00:01:41 . Memory (MB): peak = 2887.605 ; gain = 1214.957 ; free physical = 1126 ; free virtual = 8632
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 1124 ; free virtual = 8633
INFO: [Common 17-1381] The checkpoint '/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/impl_1/vta_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 1111 ; free virtual = 8629
Command: report_drc -file vta_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/impl_1/vta_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 1096 ; free virtual = 8633
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 1093 ; free virtual = 8651
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12c095b57

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 1093 ; free virtual = 8651
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 1063 ; free virtual = 8667

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cb48c2de

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 934 ; free virtual = 8559

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c87c113a

Time (s): cpu = 00:01:12 ; elapsed = 00:00:41 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 787 ; free virtual = 8433

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c87c113a

Time (s): cpu = 00:01:12 ; elapsed = 00:00:41 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 784 ; free virtual = 8433
Phase 1 Placer Initialization | Checksum: c87c113a

Time (s): cpu = 00:01:12 ; elapsed = 00:00:41 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 785 ; free virtual = 8433

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: b9cef67e

Time (s): cpu = 00:03:37 ; elapsed = 00:02:02 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 763 ; free virtual = 8453

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b9cef67e

Time (s): cpu = 00:03:38 ; elapsed = 00:02:03 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 762 ; free virtual = 8453

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16cbf753b

Time (s): cpu = 00:04:21 ; elapsed = 00:02:22 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 725 ; free virtual = 8424

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 104138474

Time (s): cpu = 00:04:23 ; elapsed = 00:02:23 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 726 ; free virtual = 8423

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a9704114

Time (s): cpu = 00:04:23 ; elapsed = 00:02:23 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 725 ; free virtual = 8423

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1506a8594

Time (s): cpu = 00:04:38 ; elapsed = 00:02:29 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 695 ; free virtual = 8400

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 17a609e83

Time (s): cpu = 00:04:59 ; elapsed = 00:02:50 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 642 ; free virtual = 8350

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 179631e22

Time (s): cpu = 00:05:02 ; elapsed = 00:02:52 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 646 ; free virtual = 8353

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 179631e22

Time (s): cpu = 00:05:02 ; elapsed = 00:02:52 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 646 ; free virtual = 8353
Phase 3 Detail Placement | Checksum: 179631e22

Time (s): cpu = 00:05:03 ; elapsed = 00:02:53 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 646 ; free virtual = 8353

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16e469b23

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-38] Processed net vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net vta_i/vta_0/inst/inp_mem_0_V_U/vta_inp_mem_0_V_ram_U/ram_reg_7_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 2 candidate nets, 0 success, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16e469b23

Time (s): cpu = 00:05:51 ; elapsed = 00:03:11 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 684 ; free virtual = 8391
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.534. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12c07bf05

Time (s): cpu = 00:05:52 ; elapsed = 00:03:12 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 684 ; free virtual = 8391
Phase 4.1 Post Commit Optimization | Checksum: 12c07bf05

Time (s): cpu = 00:05:53 ; elapsed = 00:03:13 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 684 ; free virtual = 8391

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12c07bf05

Time (s): cpu = 00:05:54 ; elapsed = 00:03:14 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 681 ; free virtual = 8393

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12c07bf05

Time (s): cpu = 00:05:54 ; elapsed = 00:03:15 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 686 ; free virtual = 8397

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: c0c115c0

Time (s): cpu = 00:05:55 ; elapsed = 00:03:15 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 688 ; free virtual = 8396
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c0c115c0

Time (s): cpu = 00:05:55 ; elapsed = 00:03:15 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 688 ; free virtual = 8396
Ending Placer Task | Checksum: 7fd368bd

Time (s): cpu = 00:05:55 ; elapsed = 00:03:15 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 734 ; free virtual = 8443
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:06 ; elapsed = 00:03:22 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 734 ; free virtual = 8443
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 640 ; free virtual = 8417
INFO: [Common 17-1381] The checkpoint '/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/impl_1/vta_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 704 ; free virtual = 8433
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 698 ; free virtual = 8424
report_utilization: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 706 ; free virtual = 8432
report_control_sets: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 706 ; free virtual = 8431
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 3b8ad3e3 ConstDB: 0 ShapeSum: 444894da RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15483cd09

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 555 ; free virtual = 8287

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15483cd09

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 551 ; free virtual = 8279

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15483cd09

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 534 ; free virtual = 8262

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15483cd09

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 531 ; free virtual = 8263
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c6167aff

Time (s): cpu = 00:01:40 ; elapsed = 00:00:48 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 491 ; free virtual = 8220
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.616  | TNS=0.000  | WHS=-0.361 | THS=-1496.351|

Phase 2 Router Initialization | Checksum: 168c9a128

Time (s): cpu = 00:02:08 ; elapsed = 00:00:58 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 468 ; free virtual = 8207

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18781c3e8

Time (s): cpu = 00:03:24 ; elapsed = 00:01:22 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 464 ; free virtual = 8197

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7996
 Number of Nodes with overlaps = 1386
 Number of Nodes with overlaps = 441
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.119  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19cf7a804

Time (s): cpu = 00:16:58 ; elapsed = 00:06:17 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 260 ; free virtual = 8195

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.119  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 108a0931a

Time (s): cpu = 00:17:04 ; elapsed = 00:06:22 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 266 ; free virtual = 8201

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.119  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 9067f5b9

Time (s): cpu = 00:17:07 ; elapsed = 00:06:24 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 266 ; free virtual = 8200
Phase 4 Rip-up And Reroute | Checksum: 9067f5b9

Time (s): cpu = 00:17:07 ; elapsed = 00:06:25 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 266 ; free virtual = 8200

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 9067f5b9

Time (s): cpu = 00:17:08 ; elapsed = 00:06:25 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 266 ; free virtual = 8200

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9067f5b9

Time (s): cpu = 00:17:08 ; elapsed = 00:06:25 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 266 ; free virtual = 8200
Phase 5 Delay and Skew Optimization | Checksum: 9067f5b9

Time (s): cpu = 00:17:08 ; elapsed = 00:06:25 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 266 ; free virtual = 8200

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 67d00916

Time (s): cpu = 00:17:19 ; elapsed = 00:06:29 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 266 ; free virtual = 8200
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.119  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 134484cd2

Time (s): cpu = 00:17:19 ; elapsed = 00:06:30 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 266 ; free virtual = 8200
Phase 6 Post Hold Fix | Checksum: 134484cd2

Time (s): cpu = 00:17:19 ; elapsed = 00:06:30 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 266 ; free virtual = 8200

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 51.7546 %
  Global Horizontal Routing Utilization  = 42.9943 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d9fe7a78

Time (s): cpu = 00:17:20 ; elapsed = 00:06:30 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 265 ; free virtual = 8200

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d9fe7a78

Time (s): cpu = 00:17:20 ; elapsed = 00:06:31 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 264 ; free virtual = 8199

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f0474cb4

Time (s): cpu = 00:17:25 ; elapsed = 00:06:35 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 259 ; free virtual = 8195

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.119  | TNS=0.000  | WHS=0.008  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f0474cb4

Time (s): cpu = 00:17:25 ; elapsed = 00:06:35 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 260 ; free virtual = 8196
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:17:25 ; elapsed = 00:06:35 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 307 ; free virtual = 8243

Routing Is Done.
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:17:39 ; elapsed = 00:06:42 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 307 ; free virtual = 8243
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 193 ; free virtual = 8217
INFO: [Common 17-1381] The checkpoint '/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/impl_1/vta_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2887.605 ; gain = 0.000 ; free physical = 287 ; free virtual = 8245
Command: report_drc -file vta_wrapper_drc_routed.rpt -pb vta_wrapper_drc_routed.pb -rpx vta_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/impl_1/vta_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 2933.426 ; gain = 45.820 ; free physical = 241 ; free virtual = 8199
Command: report_methodology -file vta_wrapper_methodology_drc_routed.rpt -rpx vta_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/impl_1/vta_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:27 ; elapsed = 00:00:27 . Memory (MB): peak = 3028.398 ; gain = 94.973 ; free physical = 136 ; free virtual = 7856
Command: report_power -file vta_wrapper_power_routed.rpt -pb vta_wrapper_power_summary_routed.pb -rpx vta_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 3135.059 ; gain = 106.660 ; free physical = 123 ; free virtual = 7820
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block vta_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
Command: write_bitstream -force vta_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp114_reg_12406_reg input vta_i/vta_0/inst/tmp114_reg_12406_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp114_reg_12406_reg input vta_i/vta_0/inst/tmp114_reg_12406_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp129_reg_12431_reg input vta_i/vta_0/inst/tmp129_reg_12431_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp129_reg_12431_reg input vta_i/vta_0/inst/tmp129_reg_12431_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp12_fu_6688_p2 input vta_i/vta_0/inst/tmp12_fu_6688_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp12_fu_6688_p2 input vta_i/vta_0/inst/tmp12_fu_6688_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp140_reg_12451_reg input vta_i/vta_0/inst/tmp140_reg_12451_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp140_reg_12451_reg input vta_i/vta_0/inst/tmp140_reg_12451_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp144_reg_12456_reg input vta_i/vta_0/inst/tmp144_reg_12456_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp144_reg_12456_reg input vta_i/vta_0/inst/tmp144_reg_12456_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp155_reg_12476_reg input vta_i/vta_0/inst/tmp155_reg_12476_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp155_reg_12476_reg input vta_i/vta_0/inst/tmp155_reg_12476_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp159_reg_12481_reg input vta_i/vta_0/inst/tmp159_reg_12481_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp159_reg_12481_reg input vta_i/vta_0/inst/tmp159_reg_12481_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp162_fu_6938_p2 input vta_i/vta_0/inst/tmp162_fu_6938_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp162_fu_6938_p2 input vta_i/vta_0/inst/tmp162_fu_6938_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp170_reg_12501_reg input vta_i/vta_0/inst/tmp170_reg_12501_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp170_reg_12501_reg input vta_i/vta_0/inst/tmp170_reg_12501_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp174_reg_12506_reg input vta_i/vta_0/inst/tmp174_reg_12506_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp174_reg_12506_reg input vta_i/vta_0/inst/tmp174_reg_12506_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp177_fu_6963_p2 input vta_i/vta_0/inst/tmp177_fu_6963_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp177_fu_6963_p2 input vta_i/vta_0/inst/tmp177_fu_6963_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp185_reg_12526_reg input vta_i/vta_0/inst/tmp185_reg_12526_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp185_reg_12526_reg input vta_i/vta_0/inst/tmp185_reg_12526_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp189_reg_12531_reg input vta_i/vta_0/inst/tmp189_reg_12531_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp189_reg_12531_reg input vta_i/vta_0/inst/tmp189_reg_12531_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp192_fu_6988_p2 input vta_i/vta_0/inst/tmp192_fu_6988_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp192_fu_6988_p2 input vta_i/vta_0/inst/tmp192_fu_6988_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp200_reg_12551_reg input vta_i/vta_0/inst/tmp200_reg_12551_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp200_reg_12551_reg input vta_i/vta_0/inst/tmp200_reg_12551_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp204_reg_12556_reg input vta_i/vta_0/inst/tmp204_reg_12556_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp204_reg_12556_reg input vta_i/vta_0/inst/tmp204_reg_12556_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp207_fu_7013_p2 input vta_i/vta_0/inst/tmp207_fu_7013_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp207_fu_7013_p2 input vta_i/vta_0/inst/tmp207_fu_7013_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp215_reg_12576_reg input vta_i/vta_0/inst/tmp215_reg_12576_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp215_reg_12576_reg input vta_i/vta_0/inst/tmp215_reg_12576_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp219_reg_12581_reg input vta_i/vta_0/inst/tmp219_reg_12581_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp219_reg_12581_reg input vta_i/vta_0/inst/tmp219_reg_12581_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp222_fu_7038_p2 input vta_i/vta_0/inst/tmp222_fu_7038_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp222_fu_7038_p2 input vta_i/vta_0/inst/tmp222_fu_7038_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp230_reg_12601_reg input vta_i/vta_0/inst/tmp230_reg_12601_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp230_reg_12601_reg input vta_i/vta_0/inst/tmp230_reg_12601_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp234_reg_12606_reg input vta_i/vta_0/inst/tmp234_reg_12606_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp234_reg_12606_reg input vta_i/vta_0/inst/tmp234_reg_12606_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp24_reg_12256_reg input vta_i/vta_0/inst/tmp24_reg_12256_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp24_reg_12256_reg input vta_i/vta_0/inst/tmp24_reg_12256_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp39_reg_12281_reg input vta_i/vta_0/inst/tmp39_reg_12281_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp39_reg_12281_reg input vta_i/vta_0/inst/tmp39_reg_12281_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp54_reg_12306_reg input vta_i/vta_0/inst/tmp54_reg_12306_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp54_reg_12306_reg input vta_i/vta_0/inst/tmp54_reg_12306_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp5_fu_6046_p2 input vta_i/vta_0/inst/tmp5_fu_6046_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp5_fu_6046_p2 input vta_i/vta_0/inst/tmp5_fu_6046_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp69_reg_12331_reg input vta_i/vta_0/inst/tmp69_reg_12331_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp69_reg_12331_reg input vta_i/vta_0/inst/tmp69_reg_12331_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp84_reg_12356_reg input vta_i/vta_0/inst/tmp84_reg_12356_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp84_reg_12356_reg input vta_i/vta_0/inst/tmp84_reg_12356_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp99_reg_12381_reg input vta_i/vta_0/inst/tmp99_reg_12381_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp99_reg_12381_reg input vta_i/vta_0/inst/tmp99_reg_12381_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp9_reg_12231_reg input vta_i/vta_0/inst/tmp9_reg_12231_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vta_i/vta_0/inst/tmp9_reg_12231_reg input vta_i/vta_0/inst/tmp9_reg_12231_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/vta_0/inst/tmp12_fu_6688_p2 output vta_i/vta_0/inst/tmp12_fu_6688_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/vta_0/inst/tmp162_fu_6938_p2 output vta_i/vta_0/inst/tmp162_fu_6938_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/vta_0/inst/tmp177_fu_6963_p2 output vta_i/vta_0/inst/tmp177_fu_6963_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/vta_0/inst/tmp192_fu_6988_p2 output vta_i/vta_0/inst/tmp192_fu_6988_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/vta_0/inst/tmp207_fu_7013_p2 output vta_i/vta_0/inst/tmp207_fu_7013_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/vta_0/inst/tmp222_fu_7038_p2 output vta_i/vta_0/inst/tmp222_fu_7038_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp108_reg_10796_reg multiplier stage vta_i/vta_0/inst/tmp108_reg_10796_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp109_reg_11911_reg multiplier stage vta_i/vta_0/inst/tmp109_reg_11911_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp123_reg_10831_reg multiplier stage vta_i/vta_0/inst/tmp123_reg_10831_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp124_reg_11946_reg multiplier stage vta_i/vta_0/inst/tmp124_reg_11946_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp138_reg_10866_reg multiplier stage vta_i/vta_0/inst/tmp138_reg_10866_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp153_reg_10901_reg multiplier stage vta_i/vta_0/inst/tmp153_reg_10901_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp168_reg_10936_reg multiplier stage vta_i/vta_0/inst/tmp168_reg_10936_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp183_reg_10971_reg multiplier stage vta_i/vta_0/inst/tmp183_reg_10971_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp18_reg_10586_reg multiplier stage vta_i/vta_0/inst/tmp18_reg_10586_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp198_reg_11006_reg multiplier stage vta_i/vta_0/inst/tmp198_reg_11006_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp19_reg_11701_reg multiplier stage vta_i/vta_0/inst/tmp19_reg_11701_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp213_reg_11041_reg multiplier stage vta_i/vta_0/inst/tmp213_reg_11041_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp228_reg_11076_reg multiplier stage vta_i/vta_0/inst/tmp228_reg_11076_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp33_reg_10621_reg multiplier stage vta_i/vta_0/inst/tmp33_reg_10621_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp34_reg_11736_reg multiplier stage vta_i/vta_0/inst/tmp34_reg_11736_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp3_reg_10551_reg multiplier stage vta_i/vta_0/inst/tmp3_reg_10551_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp48_reg_10656_reg multiplier stage vta_i/vta_0/inst/tmp48_reg_10656_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp49_reg_11771_reg multiplier stage vta_i/vta_0/inst/tmp49_reg_11771_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp4_reg_11666_reg multiplier stage vta_i/vta_0/inst/tmp4_reg_11666_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp63_reg_10691_reg multiplier stage vta_i/vta_0/inst/tmp63_reg_10691_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp64_reg_11806_reg multiplier stage vta_i/vta_0/inst/tmp64_reg_11806_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp78_reg_10726_reg multiplier stage vta_i/vta_0/inst/tmp78_reg_10726_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp79_reg_11841_reg multiplier stage vta_i/vta_0/inst/tmp79_reg_11841_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp93_reg_10761_reg multiplier stage vta_i/vta_0/inst/tmp93_reg_10761_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/vta_0/inst/tmp94_reg_11876_reg multiplier stage vta_i/vta_0/inst/tmp94_reg_11876_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 91 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./vta_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Apr 23 12:38:26 2018. For additional details about this file, please refer to the WebTalk help file at /home/mohamad/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
90 Infos, 142 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:29 ; elapsed = 00:00:45 . Memory (MB): peak = 3532.180 ; gain = 397.121 ; free physical = 471 ; free virtual = 7762
INFO: [Common 17-206] Exiting Vivado at Mon Apr 23 12:38:26 2018...
[Mon Apr 23 12:38:33 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:22:43 ; elapsed = 00:41:06 . Memory (MB): peak = 1616.352 ; gain = 0.000 ; free physical = 2463 ; free virtual = 9776
# if {[file exist $proj_path/$proj_name.runs/impl_1/${proj_name}_wrapper.bit]} {
#   file mkdir $proj_path/export
#   file copy -force $proj_path/$proj_name.runs/impl_1/${proj_name}_wrapper.sysdef \
#     $proj_path/export/vta.hdf
#   file copy -force $proj_path/$proj_name.runs/impl_1/${proj_name}_wrapper.bit \
#     $proj_path/export/vta.bit
# }
# exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 23 12:39:09 2018...
