# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: D:\FPGA\Altera\quartus-13.0\pdp11-20190702\pdp11\de1dram\pdp11d.csv
# Generated on: Sat Aug 24 20:44:33 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
clkin,Input,PIN_L1,2,B2_N1,PIN_L1,,,,
cts,Input,,,,PIN_E9,,,,
dram_addr[12],Output,,,,PIN_E8,,,,
dram_addr[11],Output,PIN_N6,1,B1_N0,PIN_N6,,,,
dram_addr[10],Output,PIN_W3,1,B1_N1,PIN_W3,,,,
dram_addr[9],Output,PIN_N4,1,B1_N0,PIN_N4,,,,
dram_addr[8],Output,PIN_P3,1,B1_N0,PIN_P3,,,,
dram_addr[7],Output,PIN_P5,1,B1_N0,PIN_P5,,,,
dram_addr[6],Output,PIN_P6,1,B1_N0,PIN_P6,,,,
dram_addr[5],Output,PIN_R5,1,B1_N1,PIN_R5,,,,
dram_addr[4],Output,PIN_R6,1,B1_N1,PIN_R6,,,,
dram_addr[3],Output,PIN_Y4,1,B1_N1,PIN_Y4,,,,
dram_addr[2],Output,PIN_Y3,1,B1_N1,PIN_Y3,,,,
dram_addr[1],Output,PIN_W5,1,B1_N1,PIN_W5,,,,
dram_addr[0],Output,PIN_W4,1,B1_N1,PIN_W4,,,,
dram_ba_0,Output,PIN_U3,1,B1_N1,PIN_U3,,,,
dram_ba_1,Output,PIN_V4,1,B1_N1,PIN_V4,,,,
dram_cas_n,Output,PIN_T3,1,B1_N1,PIN_T3,,,,
dram_cke,Output,PIN_N3,1,B1_N0,PIN_N3,,,,
dram_clk,Output,PIN_U4,1,B1_N1,PIN_U4,,,,
dram_cs_n,Output,PIN_T6,1,B1_N1,PIN_T6,,,,
dram_dq[15],Bidir,PIN_T2,1,B1_N0,PIN_T2,,,,
dram_dq[14],Bidir,PIN_T1,1,B1_N0,PIN_T1,,,,
dram_dq[13],Bidir,PIN_R2,1,B1_N0,PIN_R2,,,,
dram_dq[12],Bidir,PIN_R1,1,B1_N0,PIN_R1,,,,
dram_dq[11],Bidir,PIN_P2,1,B1_N0,PIN_P2,,,,
dram_dq[10],Bidir,PIN_P1,1,B1_N0,PIN_P1,,,,
dram_dq[9],Bidir,PIN_N2,1,B1_N0,PIN_N2,,,,
dram_dq[8],Bidir,PIN_N1,1,B1_N0,PIN_N1,,,,
dram_dq[7],Bidir,PIN_Y2,1,B1_N1,PIN_Y2,,,,
dram_dq[6],Bidir,PIN_Y1,1,B1_N1,PIN_Y1,,,,
dram_dq[5],Bidir,PIN_W2,1,B1_N1,PIN_W2,,,,
dram_dq[4],Bidir,PIN_W1,1,B1_N1,PIN_W1,,,,
dram_dq[3],Bidir,PIN_V2,1,B1_N1,PIN_V2,,,,
dram_dq[2],Bidir,PIN_V1,1,B1_N1,PIN_V1,,,,
dram_dq[1],Bidir,PIN_U2,1,B1_N1,PIN_U2,,,,
dram_dq[0],Bidir,PIN_U1,1,B1_N1,PIN_U1,,,,
dram_ldqm,Output,PIN_R7,1,B1_N0,PIN_R7,,,,
dram_ras_n,Output,PIN_T5,1,B1_N1,PIN_T5,,,,
dram_udqm,Output,PIN_M5,1,B1_N0,PIN_M5,,,,
dram_we_n,Output,PIN_R8,1,B1_N0,PIN_R8,,,,
greenled[7],Output,PIN_Y21,6,B6_N1,PIN_Y21,,,,
greenled[6],Output,PIN_Y22,6,B6_N1,PIN_Y22,,,,
greenled[5],Output,PIN_W21,6,B6_N1,PIN_W21,,,,
greenled[4],Output,PIN_W22,6,B6_N1,PIN_W22,,,,
greenled[3],Output,PIN_V21,6,B6_N1,PIN_V21,,,,
greenled[2],Output,PIN_V22,6,B6_N1,PIN_V22,,,,
greenled[1],Output,PIN_U21,6,B6_N1,PIN_U21,,,,
greenled[0],Output,PIN_U22,6,B6_N1,PIN_U22,,,,
panel_col[11],Bidir,PIN_J15,5,B5_N1,PIN_J15,,,,
panel_col[10],Bidir,PIN_H17,5,B5_N0,PIN_H17,,,,
panel_col[9],Bidir,PIN_E20,5,B5_N0,PIN_E20,,,,
panel_col[8],Bidir,PIN_C17,4,B4_N0,PIN_C17,,,,
panel_col[7],Bidir,PIN_E19,5,B5_N0,PIN_E19,,,,
panel_col[6],Bidir,PIN_F20,5,B5_N0,PIN_F20,,,,
panel_col[5],Bidir,PIN_E18,5,B5_N0,PIN_E18,,,,
panel_col[4],Bidir,PIN_G17,5,B5_N0,PIN_G17,,,,
panel_col[3],Bidir,PIN_G20,5,B5_N0,PIN_G20,,,,
panel_col[2],Bidir,PIN_F15,4,B4_N0,PIN_F15,,,,
panel_col[1],Bidir,PIN_C14,4,B4_N0,PIN_C14,,,,
panel_col[0],Bidir,PIN_P15,6,B6_N0,PIN_P15,,,,
panel_row[2],Output,PIN_E15,4,B4_N0,PIN_E15,,,,
panel_row[1],Output,PIN_E14,4,B4_N1,PIN_E14,,,,
panel_row[0],Output,PIN_N21,6,B6_N0,PIN_N21,,,,
panel_xled[5],Output,PIN_D20,5,B5_N0,PIN_D20,,,,
panel_xled[4],Output,PIN_C18,4,B4_N0,PIN_C18,,,,
panel_xled[3],Output,PIN_D16,4,B4_N0,PIN_D16,,,,
panel_xled[2],Output,PIN_D15,4,B4_N0,PIN_D15,,,,
panel_xled[1],Output,PIN_P18,6,B6_N0,PIN_P18,,,,
panel_xled[0],Output,PIN_N15,6,B6_N0,PIN_N15,,,,
redled[9],Output,PIN_R17,6,B6_N1,PIN_R17,,,,
redled[8],Output,PIN_R18,6,B6_N0,PIN_R18,,,,
redled[7],Output,PIN_U18,6,B6_N1,PIN_U18,,,,
redled[6],Output,PIN_Y18,6,B6_N1,PIN_Y18,,,,
redled[5],Output,PIN_V19,6,B6_N1,PIN_V19,,,,
redled[4],Output,PIN_T18,6,B6_N1,PIN_T18,,,,
redled[3],Output,PIN_Y19,6,B6_N1,PIN_Y19,,,,
redled[2],Output,PIN_U19,6,B6_N1,PIN_U19,,,,
redled[1],Output,PIN_R19,6,B6_N0,PIN_R19,,,,
redled[0],Output,PIN_R20,6,B6_N0,PIN_R20,,,,
resetbtn,Input,PIN_R22,6,B6_N0,PIN_R22,,,,
rts,Output,,,,PIN_C9,,,,
rx,Input,PIN_F14,4,B4_N1,PIN_F14,,,,
rx1,Input,,,,PIN_T22,,,,
sdcard_cs,Output,PIN_U20,6,B6_N1,PIN_U20,,,,
sdcard_miso,Input,PIN_W20,6,B6_N1,PIN_W20,,,,
sdcard_mosi,Output,PIN_Y20,6,B6_N1,PIN_Y20,,,,
sdcard_sclk,Output,PIN_V20,6,B6_N1,PIN_V20,,,,
sseg0[6],Output,PIN_E2,2,B2_N1,PIN_E2,,,,
sseg0[5],Output,PIN_F1,2,B2_N1,PIN_F1,,,,
sseg0[4],Output,PIN_F2,2,B2_N1,PIN_F2,,,,
sseg0[3],Output,PIN_H1,2,B2_N1,PIN_H1,,,,
sseg0[2],Output,PIN_H2,2,B2_N1,PIN_H2,,,,
sseg0[1],Output,PIN_J1,2,B2_N1,PIN_J1,,,,
sseg0[0],Output,PIN_J2,2,B2_N1,PIN_J2,,,,
sseg1[6],Output,PIN_D1,2,B2_N0,PIN_D1,,,,
sseg1[5],Output,PIN_D2,2,B2_N0,PIN_D2,,,,
sseg1[4],Output,PIN_G3,2,B2_N0,PIN_G3,,,,
sseg1[3],Output,PIN_H4,2,B2_N0,PIN_H4,,,,
sseg1[2],Output,PIN_H5,2,B2_N0,PIN_H5,,,,
sseg1[1],Output,PIN_H6,2,B2_N0,PIN_H6,,,,
sseg1[0],Output,PIN_E1,2,B2_N1,PIN_E1,,,,
sseg2[6],Output,PIN_D3,2,B2_N0,PIN_D3,,,,
sseg2[5],Output,PIN_E4,2,B2_N0,PIN_E4,,,,
sseg2[4],Output,PIN_E3,2,B2_N0,PIN_E3,,,,
sseg2[3],Output,PIN_C1,2,B2_N0,PIN_C1,,,,
sseg2[2],Output,PIN_C2,2,B2_N0,PIN_C2,,,,
sseg2[1],Output,PIN_G6,2,B2_N0,PIN_G6,,,,
sseg2[0],Output,PIN_G5,2,B2_N0,PIN_G5,,,,
sseg3[6],Output,PIN_D4,2,B2_N0,PIN_D4,,,,
sseg3[5],Output,PIN_F3,2,B2_N0,PIN_F3,,,,
sseg3[4],Output,PIN_L8,2,B2_N1,PIN_L8,,,,
sseg3[3],Output,PIN_J4,2,B2_N1,PIN_J4,,,,
sseg3[2],Output,PIN_D6,2,B2_N0,PIN_D6,,,,
sseg3[1],Output,PIN_D5,2,B2_N0,PIN_D5,,,,
sseg3[0],Output,PIN_F4,2,B2_N0,PIN_F4,,,,
sw[9],Input,PIN_L2,2,B2_N1,PIN_L2,,,,
sw[8],Input,PIN_M1,1,B1_N0,PIN_M1,,,,
sw[7],Input,PIN_M2,1,B1_N0,PIN_M2,,,,
sw[6],Input,PIN_U11,8,B8_N0,PIN_U11,,,,
sw[5],Input,PIN_U12,8,B8_N0,PIN_U12,,,,
sw[4],Input,PIN_W12,7,B7_N1,PIN_W12,,,,
sw[3],Input,PIN_V12,7,B7_N1,PIN_V12,,,,
sw[2],Input,PIN_M22,6,B6_N0,PIN_M22,,,,
sw[1],Input,PIN_L21,5,B5_N1,PIN_L21,,,,
sw[0],Input,PIN_L22,5,B5_N1,PIN_L22,,,,
tx,Output,PIN_G12,4,B4_N1,PIN_G12,,,,
tx1,Output,,,,PIN_R21,,,,
xu_cs,Output,PIN_H18,5,B5_N0,PIN_H18,,,,
xu_debug_tx,Output,PIN_F12,4,B4_N1,PIN_F12,,,,
xu_miso,Input,PIN_N22,6,B6_N0,PIN_N22,,,,
xu_mosi,Output,PIN_G18,5,B5_N0,PIN_G18,,,,
xu_sclk,Output,PIN_P17,6,B6_N0,PIN_P17,,,,
vgab[3],Unknown,PIN_B10,3,B3_N0,,,,,
vgab[2],Unknown,PIN_A10,3,B3_N0,,,,,
vgab[1],Unknown,PIN_D11,3,B3_N0,,,,,
vgab[0],Unknown,PIN_A9,3,B3_N0,,,,,
vgag[3],Unknown,PIN_A8,3,B3_N0,,,,,
vgag[2],Unknown,PIN_B9,3,B3_N0,,,,,
vgag[1],Unknown,PIN_C10,3,B3_N0,,,,,
vgag[0],Unknown,PIN_B8,3,B3_N0,,,,,
vgah,Unknown,PIN_A11,3,B3_N0,,,,,
vgar[3],Unknown,PIN_B7,3,B3_N1,,,,,
vgar[2],Unknown,PIN_A7,3,B3_N1,,,,,
vgar[1],Unknown,PIN_C9,3,B3_N1,,,,,
vgar[0],Unknown,PIN_D9,3,B3_N0,,,,,
vgav,Unknown,PIN_B11,3,B3_N0,,,,,
