INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aa409t/Desktop/GitHub/Recap-VHDL/FullAdder/project_1/project_1.srcs/sources_1/new/FullAdder_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_1bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aa409t/Desktop/GitHub/Recap-VHDL/FullAdder/project_1/project_1.srcs/sources_1/new/FullAdder_2bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_2bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aa409t/Desktop/GitHub/Recap-VHDL/FullAdder/project_1/project_1.srcs/sources_1/new/FullAdder_4bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_4bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aa409t/Desktop/GitHub/Recap-VHDL/FullAdder/project_1/project_1.srcs/sim_4bits/new/FullAdder_4bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_4bits_tb'
