{"vcs1":{"timestamp_begin":1760772578.322872151, "rt":1.01, "ut":0.49, "st":0.15}}
{"vcselab":{"timestamp_begin":1760772579.386158037, "rt":0.55, "ut":0.17, "st":0.07}}
{"link":{"timestamp_begin":1760772579.984851390, "rt":0.19, "ut":0.08, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1760772577.969753372}
{"VCS_COMP_START_TIME": 1760772577.969753372}
{"VCS_COMP_END_TIME": 1760772581.153975341}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./sim +define+prog0 +define+CYCLE=1.02 +define+MAX=300000 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 371348}}
{"vcselab": {"peak_mem": 246308}}
