--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\xlinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1L
-n 3 -fastpaths -xml sd_test.twx sd_test.ncd -o sd_test.twr sd_test.pcf

Design file:              sd_test.ncd
Physical constraint file: sd_test.pcf
Device,package,speed:     xc6slx45l,csg324,C,-1L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: DCM_SP_inst/CLKIN
  Logical resource: DCM_SP_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_o
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: DCM_SP_inst/CLKIN
  Logical resource: DCM_SP_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_o
--------------------------------------------------------------------------------
Slack: 14.280ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.720ns (174.825MHz) (Tdcmper_CLKIN)
  Physical resource: DCM_SP_inst/CLKIN
  Logical resource: DCM_SP_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLKDV = PERIOD TIMEGRP "CLKDV" TS_sys_clk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 22878 paths analyzed, 3949 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.626ns.
--------------------------------------------------------------------------------

Paths for end point sd_initial_inst/cnt_0 (SLICE_X38Y34.CE), 155 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sd_initial_inst/rx_42 (FF)
  Destination:          sd_initial_inst/cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.972ns (Levels of Logic = 5)
  Clock Path Skew:      -0.106ns (0.707 - 0.813)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    SD_clk_OBUF falling at 20.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sd_initial_inst/rx_42 to sd_initial_inst/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.CQ      Tcko                  0.732   sd_initial_inst/rx<43>
                                                       sd_initial_inst/rx_42
    SLICE_X44Y33.B1      net (fanout=2)        1.176   sd_initial_inst/rx<42>
    SLICE_X44Y33.B       Tilo                  0.454   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv11_SW0
    SLICE_X44Y33.D1      net (fanout=1)        0.923   N0
    SLICE_X44Y33.D       Tilo                  0.454   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv11
    SLICE_X44Y33.C6      net (fanout=3)        0.219   sd_initial_inst/_n0261_inv11
    SLICE_X44Y33.C       Tilo                  0.455   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv3
    SLICE_X40Y31.B5      net (fanout=1)        1.114   sd_initial_inst/_n0261_inv3
    SLICE_X40Y31.B       Tilo                  0.426   sd_initial_inst/_n0261_inv1
                                                       sd_initial_inst/_n0261_inv5_SW0
    SLICE_X40Y31.A5      net (fanout=1)        0.349   N16
    SLICE_X40Y31.A       Tilo                  0.426   sd_initial_inst/_n0261_inv1
                                                       sd_initial_inst/_n0261_inv5
    SLICE_X38Y34.CE      net (fanout=3)        1.429   sd_initial_inst/_n0261_inv
    SLICE_X38Y34.CLK     Tceck                 0.815   sd_initial_inst/cnt<2>
                                                       sd_initial_inst/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      8.972ns (3.762ns logic, 5.210ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sd_initial_inst/rx_43 (FF)
  Destination:          sd_initial_inst/cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.955ns (Levels of Logic = 5)
  Clock Path Skew:      -0.106ns (0.707 - 0.813)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    SD_clk_OBUF falling at 20.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sd_initial_inst/rx_43 to sd_initial_inst/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.DQ      Tcko                  0.732   sd_initial_inst/rx<43>
                                                       sd_initial_inst/rx_43
    SLICE_X44Y33.B2      net (fanout=2)        1.159   sd_initial_inst/rx<43>
    SLICE_X44Y33.B       Tilo                  0.454   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv11_SW0
    SLICE_X44Y33.D1      net (fanout=1)        0.923   N0
    SLICE_X44Y33.D       Tilo                  0.454   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv11
    SLICE_X44Y33.C6      net (fanout=3)        0.219   sd_initial_inst/_n0261_inv11
    SLICE_X44Y33.C       Tilo                  0.455   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv3
    SLICE_X40Y31.B5      net (fanout=1)        1.114   sd_initial_inst/_n0261_inv3
    SLICE_X40Y31.B       Tilo                  0.426   sd_initial_inst/_n0261_inv1
                                                       sd_initial_inst/_n0261_inv5_SW0
    SLICE_X40Y31.A5      net (fanout=1)        0.349   N16
    SLICE_X40Y31.A       Tilo                  0.426   sd_initial_inst/_n0261_inv1
                                                       sd_initial_inst/_n0261_inv5
    SLICE_X38Y34.CE      net (fanout=3)        1.429   sd_initial_inst/_n0261_inv
    SLICE_X38Y34.CLK     Tceck                 0.815   sd_initial_inst/cnt<2>
                                                       sd_initial_inst/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      8.955ns (3.762ns logic, 5.193ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sd_initial_inst/rx_41 (FF)
  Destination:          sd_initial_inst/cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.746ns (Levels of Logic = 5)
  Clock Path Skew:      -0.106ns (0.707 - 0.813)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    SD_clk_OBUF falling at 20.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sd_initial_inst/rx_41 to sd_initial_inst/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.BQ      Tcko                  0.732   sd_initial_inst/rx<43>
                                                       sd_initial_inst/rx_41
    SLICE_X44Y33.B3      net (fanout=2)        0.950   sd_initial_inst/rx<41>
    SLICE_X44Y33.B       Tilo                  0.454   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv11_SW0
    SLICE_X44Y33.D1      net (fanout=1)        0.923   N0
    SLICE_X44Y33.D       Tilo                  0.454   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv11
    SLICE_X44Y33.C6      net (fanout=3)        0.219   sd_initial_inst/_n0261_inv11
    SLICE_X44Y33.C       Tilo                  0.455   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv3
    SLICE_X40Y31.B5      net (fanout=1)        1.114   sd_initial_inst/_n0261_inv3
    SLICE_X40Y31.B       Tilo                  0.426   sd_initial_inst/_n0261_inv1
                                                       sd_initial_inst/_n0261_inv5_SW0
    SLICE_X40Y31.A5      net (fanout=1)        0.349   N16
    SLICE_X40Y31.A       Tilo                  0.426   sd_initial_inst/_n0261_inv1
                                                       sd_initial_inst/_n0261_inv5
    SLICE_X38Y34.CE      net (fanout=3)        1.429   sd_initial_inst/_n0261_inv
    SLICE_X38Y34.CLK     Tceck                 0.815   sd_initial_inst/cnt<2>
                                                       sd_initial_inst/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      8.746ns (3.762ns logic, 4.984ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point sd_initial_inst/cnt_1 (SLICE_X38Y34.CE), 155 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sd_initial_inst/rx_42 (FF)
  Destination:          sd_initial_inst/cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.965ns (Levels of Logic = 5)
  Clock Path Skew:      -0.106ns (0.707 - 0.813)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    SD_clk_OBUF falling at 20.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sd_initial_inst/rx_42 to sd_initial_inst/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.CQ      Tcko                  0.732   sd_initial_inst/rx<43>
                                                       sd_initial_inst/rx_42
    SLICE_X44Y33.B1      net (fanout=2)        1.176   sd_initial_inst/rx<42>
    SLICE_X44Y33.B       Tilo                  0.454   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv11_SW0
    SLICE_X44Y33.D1      net (fanout=1)        0.923   N0
    SLICE_X44Y33.D       Tilo                  0.454   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv11
    SLICE_X44Y33.C6      net (fanout=3)        0.219   sd_initial_inst/_n0261_inv11
    SLICE_X44Y33.C       Tilo                  0.455   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv3
    SLICE_X40Y31.B5      net (fanout=1)        1.114   sd_initial_inst/_n0261_inv3
    SLICE_X40Y31.B       Tilo                  0.426   sd_initial_inst/_n0261_inv1
                                                       sd_initial_inst/_n0261_inv5_SW0
    SLICE_X40Y31.A5      net (fanout=1)        0.349   N16
    SLICE_X40Y31.A       Tilo                  0.426   sd_initial_inst/_n0261_inv1
                                                       sd_initial_inst/_n0261_inv5
    SLICE_X38Y34.CE      net (fanout=3)        1.429   sd_initial_inst/_n0261_inv
    SLICE_X38Y34.CLK     Tceck                 0.808   sd_initial_inst/cnt<2>
                                                       sd_initial_inst/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      8.965ns (3.755ns logic, 5.210ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sd_initial_inst/rx_43 (FF)
  Destination:          sd_initial_inst/cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.948ns (Levels of Logic = 5)
  Clock Path Skew:      -0.106ns (0.707 - 0.813)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    SD_clk_OBUF falling at 20.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sd_initial_inst/rx_43 to sd_initial_inst/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.DQ      Tcko                  0.732   sd_initial_inst/rx<43>
                                                       sd_initial_inst/rx_43
    SLICE_X44Y33.B2      net (fanout=2)        1.159   sd_initial_inst/rx<43>
    SLICE_X44Y33.B       Tilo                  0.454   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv11_SW0
    SLICE_X44Y33.D1      net (fanout=1)        0.923   N0
    SLICE_X44Y33.D       Tilo                  0.454   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv11
    SLICE_X44Y33.C6      net (fanout=3)        0.219   sd_initial_inst/_n0261_inv11
    SLICE_X44Y33.C       Tilo                  0.455   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv3
    SLICE_X40Y31.B5      net (fanout=1)        1.114   sd_initial_inst/_n0261_inv3
    SLICE_X40Y31.B       Tilo                  0.426   sd_initial_inst/_n0261_inv1
                                                       sd_initial_inst/_n0261_inv5_SW0
    SLICE_X40Y31.A5      net (fanout=1)        0.349   N16
    SLICE_X40Y31.A       Tilo                  0.426   sd_initial_inst/_n0261_inv1
                                                       sd_initial_inst/_n0261_inv5
    SLICE_X38Y34.CE      net (fanout=3)        1.429   sd_initial_inst/_n0261_inv
    SLICE_X38Y34.CLK     Tceck                 0.808   sd_initial_inst/cnt<2>
                                                       sd_initial_inst/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      8.948ns (3.755ns logic, 5.193ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sd_initial_inst/rx_41 (FF)
  Destination:          sd_initial_inst/cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.739ns (Levels of Logic = 5)
  Clock Path Skew:      -0.106ns (0.707 - 0.813)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    SD_clk_OBUF falling at 20.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sd_initial_inst/rx_41 to sd_initial_inst/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.BQ      Tcko                  0.732   sd_initial_inst/rx<43>
                                                       sd_initial_inst/rx_41
    SLICE_X44Y33.B3      net (fanout=2)        0.950   sd_initial_inst/rx<41>
    SLICE_X44Y33.B       Tilo                  0.454   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv11_SW0
    SLICE_X44Y33.D1      net (fanout=1)        0.923   N0
    SLICE_X44Y33.D       Tilo                  0.454   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv11
    SLICE_X44Y33.C6      net (fanout=3)        0.219   sd_initial_inst/_n0261_inv11
    SLICE_X44Y33.C       Tilo                  0.455   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv3
    SLICE_X40Y31.B5      net (fanout=1)        1.114   sd_initial_inst/_n0261_inv3
    SLICE_X40Y31.B       Tilo                  0.426   sd_initial_inst/_n0261_inv1
                                                       sd_initial_inst/_n0261_inv5_SW0
    SLICE_X40Y31.A5      net (fanout=1)        0.349   N16
    SLICE_X40Y31.A       Tilo                  0.426   sd_initial_inst/_n0261_inv1
                                                       sd_initial_inst/_n0261_inv5
    SLICE_X38Y34.CE      net (fanout=3)        1.429   sd_initial_inst/_n0261_inv
    SLICE_X38Y34.CLK     Tceck                 0.808   sd_initial_inst/cnt<2>
                                                       sd_initial_inst/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      8.739ns (3.755ns logic, 4.984ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point sd_initial_inst/cnt_2 (SLICE_X38Y34.CE), 155 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sd_initial_inst/rx_42 (FF)
  Destination:          sd_initial_inst/cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.906ns (Levels of Logic = 5)
  Clock Path Skew:      -0.106ns (0.707 - 0.813)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    SD_clk_OBUF falling at 20.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sd_initial_inst/rx_42 to sd_initial_inst/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.CQ      Tcko                  0.732   sd_initial_inst/rx<43>
                                                       sd_initial_inst/rx_42
    SLICE_X44Y33.B1      net (fanout=2)        1.176   sd_initial_inst/rx<42>
    SLICE_X44Y33.B       Tilo                  0.454   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv11_SW0
    SLICE_X44Y33.D1      net (fanout=1)        0.923   N0
    SLICE_X44Y33.D       Tilo                  0.454   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv11
    SLICE_X44Y33.C6      net (fanout=3)        0.219   sd_initial_inst/_n0261_inv11
    SLICE_X44Y33.C       Tilo                  0.455   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv3
    SLICE_X40Y31.B5      net (fanout=1)        1.114   sd_initial_inst/_n0261_inv3
    SLICE_X40Y31.B       Tilo                  0.426   sd_initial_inst/_n0261_inv1
                                                       sd_initial_inst/_n0261_inv5_SW0
    SLICE_X40Y31.A5      net (fanout=1)        0.349   N16
    SLICE_X40Y31.A       Tilo                  0.426   sd_initial_inst/_n0261_inv1
                                                       sd_initial_inst/_n0261_inv5
    SLICE_X38Y34.CE      net (fanout=3)        1.429   sd_initial_inst/_n0261_inv
    SLICE_X38Y34.CLK     Tceck                 0.749   sd_initial_inst/cnt<2>
                                                       sd_initial_inst/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      8.906ns (3.696ns logic, 5.210ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sd_initial_inst/rx_43 (FF)
  Destination:          sd_initial_inst/cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.889ns (Levels of Logic = 5)
  Clock Path Skew:      -0.106ns (0.707 - 0.813)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    SD_clk_OBUF falling at 20.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sd_initial_inst/rx_43 to sd_initial_inst/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.DQ      Tcko                  0.732   sd_initial_inst/rx<43>
                                                       sd_initial_inst/rx_43
    SLICE_X44Y33.B2      net (fanout=2)        1.159   sd_initial_inst/rx<43>
    SLICE_X44Y33.B       Tilo                  0.454   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv11_SW0
    SLICE_X44Y33.D1      net (fanout=1)        0.923   N0
    SLICE_X44Y33.D       Tilo                  0.454   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv11
    SLICE_X44Y33.C6      net (fanout=3)        0.219   sd_initial_inst/_n0261_inv11
    SLICE_X44Y33.C       Tilo                  0.455   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv3
    SLICE_X40Y31.B5      net (fanout=1)        1.114   sd_initial_inst/_n0261_inv3
    SLICE_X40Y31.B       Tilo                  0.426   sd_initial_inst/_n0261_inv1
                                                       sd_initial_inst/_n0261_inv5_SW0
    SLICE_X40Y31.A5      net (fanout=1)        0.349   N16
    SLICE_X40Y31.A       Tilo                  0.426   sd_initial_inst/_n0261_inv1
                                                       sd_initial_inst/_n0261_inv5
    SLICE_X38Y34.CE      net (fanout=3)        1.429   sd_initial_inst/_n0261_inv
    SLICE_X38Y34.CLK     Tceck                 0.749   sd_initial_inst/cnt<2>
                                                       sd_initial_inst/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      8.889ns (3.696ns logic, 5.193ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sd_initial_inst/rx_41 (FF)
  Destination:          sd_initial_inst/cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.680ns (Levels of Logic = 5)
  Clock Path Skew:      -0.106ns (0.707 - 0.813)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    SD_clk_OBUF falling at 20.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sd_initial_inst/rx_41 to sd_initial_inst/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.BQ      Tcko                  0.732   sd_initial_inst/rx<43>
                                                       sd_initial_inst/rx_41
    SLICE_X44Y33.B3      net (fanout=2)        0.950   sd_initial_inst/rx<41>
    SLICE_X44Y33.B       Tilo                  0.454   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv11_SW0
    SLICE_X44Y33.D1      net (fanout=1)        0.923   N0
    SLICE_X44Y33.D       Tilo                  0.454   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv11
    SLICE_X44Y33.C6      net (fanout=3)        0.219   sd_initial_inst/_n0261_inv11
    SLICE_X44Y33.C       Tilo                  0.455   sd_initial_inst/rx<47>
                                                       sd_initial_inst/_n0261_inv3
    SLICE_X40Y31.B5      net (fanout=1)        1.114   sd_initial_inst/_n0261_inv3
    SLICE_X40Y31.B       Tilo                  0.426   sd_initial_inst/_n0261_inv1
                                                       sd_initial_inst/_n0261_inv5_SW0
    SLICE_X40Y31.A5      net (fanout=1)        0.349   N16
    SLICE_X40Y31.A       Tilo                  0.426   sd_initial_inst/_n0261_inv1
                                                       sd_initial_inst/_n0261_inv5
    SLICE_X38Y34.CE      net (fanout=3)        1.429   sd_initial_inst/_n0261_inv
    SLICE_X38Y34.CLK     Tceck                 0.749   sd_initial_inst/cnt<2>
                                                       sd_initial_inst/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      8.680ns (3.696ns logic, 4.984ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLKDV = PERIOD TIMEGRP "CLKDV" TS_sys_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila_filter_debug/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[159].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X26Y61.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.216ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila_filter_debug/U0/I_TQ0.G_TW[159].U_TQ (FF)
  Destination:          ila_filter_debug/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[159].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.189 - 0.100)
  Source Clock:         SD_clk_OBUF rising at 40.000ns
  Destination Clock:    SD_clk_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ila_filter_debug/U0/I_TQ0.G_TW[159].U_TQ to ila_filter_debug/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[159].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y61.DQ      Tcko                  0.203   ila_filter_debug/U0/iTRIG_IN<159>
                                                       ila_filter_debug/U0/I_TQ0.G_TW[159].U_TQ
    SLICE_X26Y61.BI      net (fanout=2)        0.104   ila_filter_debug/U0/iTRIG_IN<159>
    SLICE_X26Y61.CLK     Tdh         (-Th)     0.002   ila_filter_debug/U0/I_NO_D.U_ILA/iDATA<159>
                                                       ila_filter_debug/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[159].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (0.201ns logic, 0.104ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------

Paths for end point ila_filter_debug/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X48Y56.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.224ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila_filter_debug/U0/I_TQ0.G_TW[111].U_TQ (FF)
  Destination:          ila_filter_debug/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.315ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.178 - 0.087)
  Source Clock:         SD_clk_OBUF rising at 40.000ns
  Destination Clock:    SD_clk_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ila_filter_debug/U0/I_TQ0.G_TW[111].U_TQ to ila_filter_debug/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y56.DQ      Tcko                  0.203   ila_filter_debug/U0/iTRIG_IN<111>
                                                       ila_filter_debug/U0/I_TQ0.G_TW[111].U_TQ
    SLICE_X48Y56.DI      net (fanout=2)        0.115   ila_filter_debug/U0/iTRIG_IN<111>
    SLICE_X48Y56.CLK     Tdh         (-Th)     0.003   ila_filter_debug/U0/I_NO_D.U_ILA/iDATA<111>
                                                       ila_filter_debug/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.315ns (0.200ns logic, 0.115ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Paths for end point ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (RAMB16_X2Y32.ADDRB6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila_filter_debug/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR (FF)
  Destination:          ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.187 - 0.098)
  Source Clock:         SD_clk_OBUF rising at 40.000ns
  Destination Clock:    SD_clk_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ila_filter_debug/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR to ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y66.CMUX    Tshcko                0.233   ila_filter_debug/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       ila_filter_debug/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR
    RAMB16_X2Y32.ADDRB6  net (fanout=15)       0.124   ila_filter_debug/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<2>
    RAMB16_X2Y32.CLKB    Trckc_ADDRB (-Th)     0.033   ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
                                                       ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.200ns logic, 0.124ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKDV = PERIOD TIMEGRP "CLKDV" TS_sys_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 33.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 6.666ns (150.015MHz) (Trper_CLKB(Fmax))
  Physical resource: ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKB
  Logical resource: ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X2Y42.CLKB
  Clock network: SD_clk_OBUF
--------------------------------------------------------------------------------
Slack: 33.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 6.666ns (150.015MHz) (Trper_CLKB(Fmax))
  Physical resource: ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKB
  Logical resource: ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X2Y30.CLKB
  Clock network: SD_clk_OBUF
--------------------------------------------------------------------------------
Slack: 33.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 6.666ns (150.015MHz) (Trper_CLKB(Fmax))
  Physical resource: ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X2Y18.CLKB
  Clock network: SD_clk_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk                     |     20.000ns|      8.000ns|      9.313ns|            0|            0|            0|        22878|
| TS_CLKDV                      |     40.000ns|     18.626ns|          N/A|            0|            0|        22878|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.090|    7.427|    9.313|   10.262|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 22878 paths, 0 nets, and 4923 connections

Design statistics:
   Minimum period:  18.626ns{1}   (Maximum frequency:  53.688MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 08 15:03:26 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 318 MB



