Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Apr 24 09:13:10 2018
| Host         : dsk-g432-p15l running 64-bit CentOS release 6.9 (Final)
| Command      : report_control_sets -verbose -file counter_control_sets_placed.rpt
| Design       : counter
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              32 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+----------------------+------------------+------------------+----------------+
|   Clock Signal   |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+----------------------+------------------+------------------+----------------+
|  clock_IBUF_BUFG |                      |                  |                1 |              1 |
|  clock_IBUF_BUFG | enable_count_reg_n_0 | reset_IBUF       |                1 |              4 |
|  clock_IBUF_BUFG |                      | reset_IBUF       |               12 |             32 |
+------------------+----------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


