

================================================================
== Vivado HLS Report for 'app_to_eth'
================================================================
* Date:           Sun Jun 17 22:50:50 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        ethernet_bridge
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      1.77|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|      26|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|      99|
|Register             |        -|      -|      380|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      380|     125|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_100                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_193                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op34_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op59_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op9_read_state1      |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |storemerge3_i_fu_337_p3           |  select  |      0|  0|   4|           1|           1|
    |storemerge_i_fu_323_p3            |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  26|          11|          12|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done                  |   9|          2|    1|          2|
    |app_packet_in_data_V     |   9|          2|   64|        128|
    |from_app_V_blk_n         |   9|          2|    1|          2|
    |src_mac_address_V_blk_n  |   9|          2|    1|          2|
    |state_V                  |  27|          5|    3|         15|
    |to_eth_V_blk_n           |   9|          2|    1|          2|
    |to_eth_V_din             |  27|          5|   73|        365|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         20|  144|        516|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   1|   0|    1|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |app_packet_in_data_V           |  64|   0|   64|          0|
    |app_packet_in_last_V           |   1|   0|    1|          0|
    |app_packet_in_tdest_s          |   8|   0|    8|          0|
    |app_packet_in_tkeep_1_reg_596  |   8|   0|    8|          0|
    |app_packet_in_tkeep_s          |   8|   0|    8|          0|
    |dest_mac_address_V             |  48|   0|   48|          0|
    |eth_dst_src_V                  |  96|   0|   96|          0|
    |lhs_V_reg_584                  |  64|   0|   64|          0|
    |state_V                        |   3|   0|    3|          0|
    |state_V_load_reg_580           |   3|   0|    3|          0|
    |tmp_27_reg_610                 |   8|   0|    8|          0|
    |tmp_28_reg_615                 |   8|   0|    8|          0|
    |tmp_29_reg_620                 |   8|   0|    8|          0|
    |tmp_30_reg_625                 |   8|   0|    8|          0|
    |tmp_31_reg_630                 |   8|   0|    8|          0|
    |tmp_32_reg_635                 |   8|   0|    8|          0|
    |tmp_33_reg_640                 |   8|   0|    8|          0|
    |tmp_34_reg_645                 |   8|   0|    8|          0|
    |tmp_43_reg_605                 |   8|   0|    8|          0|
    |tmp_4_reg_601                  |   1|   0|    1|          0|
    |tmp_reg_650                    |   1|   0|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 380|   0|  380|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |     app_to_eth    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |     app_to_eth    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |     app_to_eth    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |     app_to_eth    | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |     app_to_eth    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |     app_to_eth    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |     app_to_eth    | return value |
|from_app_V_dout            |  in |   81|   ap_fifo  |     from_app_V    |    pointer   |
|from_app_V_empty_n         |  in |    1|   ap_fifo  |     from_app_V    |    pointer   |
|from_app_V_read            | out |    1|   ap_fifo  |     from_app_V    |    pointer   |
|src_mac_address_V_dout     |  in |   48|   ap_fifo  | src_mac_address_V |    pointer   |
|src_mac_address_V_empty_n  |  in |    1|   ap_fifo  | src_mac_address_V |    pointer   |
|src_mac_address_V_read     | out |    1|   ap_fifo  | src_mac_address_V |    pointer   |
|to_eth_V_din               | out |   73|   ap_fifo  |      to_eth_V     |    pointer   |
|to_eth_V_full_n            |  in |    1|   ap_fifo  |      to_eth_V     |    pointer   |
|to_eth_V_write             | out |    1|   ap_fifo  |      to_eth_V     |    pointer   |
|mac_table_V_address0       | out |    8|  ap_memory |    mac_table_V    |     array    |
|mac_table_V_ce0            | out |    1|  ap_memory |    mac_table_V    |     array    |
|mac_table_V_q0             |  in |   48|  ap_memory |    mac_table_V    |     array    |
+---------------------------+-----+-----+------------+-------------------+--------------+

