[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 134 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0127] Reading DEF file: reg6.def
[INFO ODB-0128] Design: reg1
[INFO ODB-0130]     Created 3 pins.
[INFO ODB-0131]     Created 8 components and 39 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 16 connections.
[INFO ODB-0133]     Created 10 nets and 20 connections.
[INFO ODB-0134] Finished DEF file: reg6.def
Startpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ c2/Z (BUF_X1)
   0.00    0.03 ^ r2/CK (DFF_X1)
   0.11    0.14 ^ r2/Q (DFF_X1)
   0.09    0.23 ^ u1/Z (BUF_X1)
   0.11    0.35 ^ u2/ZN (AND2_X1)
   0.01    0.35 ^ r3/D (DFF_X1)
           0.35   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.04   10.04 ^ c3/Z (BUF_X1)
   0.00   10.04 ^ r3/CK (DFF_X1)
   0.00   10.04   clock reconvergence pessimism
  -0.04   10.00   library setup time
          10.00   data required time
---------------------------------------------------------
          10.00   data required time
          -0.35   data arrival time
---------------------------------------------------------
           9.65   slack (MET)


