module and_gate_1bit(
    input a,
    input b,
    output out
);
    and and_gate(out, a, b);
endmodule
