   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"MPU9150.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  20              		.align	2
  21              		.thumb
  22              		.thumb_func
  24              	NVIC_EnableIRQ:
  25              	.LFB97:
  26              		.file 1 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cm4.h"
   1:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @version  V3.20
   5:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @date     25. February 2013
   6:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *
   7:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @note
   8:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *
   9:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  10:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Copyright (c) 2009 - 2013 ARM LIMITED
  11:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  12:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    All rights reserved.
  13:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  14:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  15:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  16:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  17:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  18:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  19:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  20:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      to endorse or promote products derived from this software without
  22:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      specific prior written permission.
  23:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    *
  24:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ---------------------------------------------------------------------------*/
  36:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  37:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  38:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined ( __ICCARM__ )
  39:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
  41:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  42:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  43:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  extern "C" {
  44:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
  45:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  46:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  47:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  48:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  49:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  52:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  54:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  55:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  57:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  58:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  60:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
  61:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  62:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  63:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
  64:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  65:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  66:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup Cortex_M4
  67:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
  68:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
  69:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  70:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  71:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  72:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x20)                                   /*!< [15:0]  CMSIS HAL s
  73:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  74:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  76:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  77:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  78:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  79:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if   defined ( __CC_ARM )
  80:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  83:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  84:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  85:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  86:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  87:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  88:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  89:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
  90:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  91:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  92:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  93:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  94:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  95:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  96:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  97:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  98:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
  99:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 102:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 103:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 104:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 105:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked p
 106:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 107:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
 108:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 109:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 110:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 111:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 112:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 113:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 114:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 115:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 116:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 117:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 118:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 119:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 120:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 121:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 122:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 123:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 124:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 125:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 126:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 127:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 128:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 129:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 130:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 131:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 132:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 133:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 134:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 135:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 136:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 137:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 138:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 139:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 140:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 141:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 142:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 143:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 144:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 145:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 146:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 147:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 148:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 149:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 150:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 151:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 152:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 153:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 154:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 155:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 156:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 157:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 158:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 159:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 160:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 161:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 162:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 163:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 164:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 165:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 166:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 167:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 168:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 169:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 170:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 171:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cm4_simd.h>               /* Compiler specific SIMD Intrinsics               */
 172:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 173:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 174:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 175:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 176:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 177:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 178:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 179:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 180:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000
 184:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 186:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 187:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0
 189:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 191:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 192:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0
 194:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 196:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 197:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 199:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 201:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 202:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0
 204:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 206:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 207:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 208:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /**
 210:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 212:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 214:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 216:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 217:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 218:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 219:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 220:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 221:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 222:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 223:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 224:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 225:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 226:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 227:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 228:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
 229:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 230:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Core Register contain:
 231:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Register
 232:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 233:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SCB Register
 234:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 235:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Debug Register
 236:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core MPU Register
 237:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core FPU Register
 238:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 239:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 240:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 241:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 242:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 243:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 244:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 245:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief  Core Register type definitions.
 246:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 247:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 248:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 249:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 250:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 251:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 252:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 253:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 254:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 255:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 256:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 257:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 258:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 259:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 260:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 261:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 262:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 263:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 264:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 265:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 266:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 267:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 268:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 269:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } APSR_Type;
 270:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 271:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 272:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 273:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 274:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 275:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 276:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 277:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 278:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 279:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 280:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 281:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 282:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } IPSR_Type;
 283:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 284:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 285:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 286:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 287:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 288:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 289:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 290:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 291:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 292:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 293:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 294:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 295:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 296:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 297:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 298:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 299:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 300:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 301:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 302:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 303:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 304:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 305:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 306:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 307:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 308:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } xPSR_Type;
 309:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 310:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 311:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 312:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 313:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 314:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 315:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 316:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 317:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 318:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 319:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 320:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 321:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 322:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 323:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 324:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 325:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 326:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 327:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 328:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 329:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 330:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 331:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 332:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 333:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 334:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 335:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 336:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 337:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 338:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 339:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[24];
 340:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 341:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RSERVED1[24];
 342:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 343:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[24];
 344:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 345:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[24];
 346:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 347:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[56];
 348:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 349:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[644];
 350:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 351:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 352:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 353:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 354:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 355:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 356:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 357:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 358:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 359:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 360:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 361:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 362:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 363:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 364:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 365:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 366:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 367:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 368:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 369:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 370:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 371:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 372:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 373:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 374:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 375:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 376:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 377:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 378:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 379:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 380:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 381:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 382:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 383:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 384:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 385:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 386:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 387:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 388:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 389:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[5];
 390:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 391:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SCB_Type;
 392:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 393:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 394:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 395:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 396:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 397:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 398:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 399:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 400:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 401:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 402:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 403:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 404:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 405:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 406:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 407:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 408:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 409:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 410:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 411:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 412:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 413:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 414:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 415:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 416:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 417:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 418:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 419:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 420:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 421:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 422:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 423:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 424:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 425:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 426:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 427:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 428:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 429:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 430:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 431:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 432:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 433:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 434:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 435:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 436:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 437:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 438:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 439:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 440:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 441:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 442:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 443:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 444:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 445:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 446:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 447:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 448:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 449:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 450:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 451:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 452:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 453:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 454:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 455:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 456:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 457:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 458:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 459:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 460:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 461:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 462:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 463:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 464:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 465:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 466:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 467:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 468:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 469:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 470:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 471:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 472:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 473:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 474:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 475:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 476:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 477:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 478:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 479:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 480:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 481:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 482:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 483:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 484:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 485:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 486:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 487:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 488:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 489:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 490:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 491:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 492:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 493:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 494:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 495:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 496:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 497:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 498:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 499:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 500:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 501:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 502:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 503:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 504:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 505:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 506:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 507:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 508:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 509:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 510:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 511:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 512:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 513:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 514:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 515:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 516:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 517:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 518:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 519:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 520:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 521:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 522:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 523:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 524:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 525:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 526:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 527:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 528:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 529:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 530:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 531:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 532:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 533:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 534:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 535:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 536:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 537:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 538:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 539:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 540:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 541:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 542:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 543:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 544:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 545:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 546:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 547:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 548:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 549:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 550:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 551:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 552:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 553:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 554:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 555:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 556:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 557:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 558:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 559:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 560:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 561:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 562:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 563:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 564:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 565:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 566:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 567:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 568:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 569:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 570:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 571:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 572:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 573:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 574:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 575:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 576:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 577:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 578:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 579:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 580:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 581:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 582:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 583:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 584:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 585:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 586:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 587:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
 588:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 589:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 590:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 591:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 592:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 593:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 594:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 595:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 596:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 597:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 598:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 599:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 600:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 601:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 602:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 603:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 604:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 605:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 606:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 607:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 608:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 609:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 610:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 611:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 612:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 613:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 614:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 615:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 616:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 617:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 618:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 619:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 620:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 621:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 622:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 623:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 624:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 625:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 626:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 627:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 628:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 629:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SysTick_Type;
 630:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 631:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 632:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 633:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 634:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 635:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 636:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 637:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 638:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 639:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 640:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 641:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 642:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 643:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 644:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 645:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 646:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 647:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 648:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 649:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 650:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 651:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 652:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 653:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 654:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 655:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 656:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 657:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 658:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 659:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 660:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 661:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 662:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 663:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 664:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 665:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 666:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 667:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 668:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 669:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 670:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 671:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 672:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 673:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 674:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 675:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  union
 676:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 677:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 678:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 679:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 680:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 681:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[864];
 682:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 683:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[15];
 684:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 685:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[15];
 686:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 687:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[29];
 688:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 689:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 690:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 691:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[43];
 692:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 693:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 694:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[6];
 695:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 696:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 697:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 698:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 699:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 700:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 701:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 702:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 703:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 704:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 705:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 706:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 707:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } ITM_Type;
 708:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 709:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 710:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 711:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 712:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 713:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 714:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 715:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 716:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 717:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 718:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 719:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 720:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 721:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 722:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 723:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 724:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 725:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 726:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 727:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 728:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 729:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 730:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 731:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 732:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 733:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 734:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 735:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 736:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 737:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 738:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 739:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 740:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 741:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 742:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 743:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 744:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 745:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 746:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 747:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 748:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 749:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 750:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 751:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 752:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 753:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 754:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 755:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 756:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 757:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 758:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 759:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 760:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 761:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 762:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 763:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 764:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 765:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 766:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 767:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 768:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 769:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 770:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 771:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 772:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 773:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 774:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 775:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 776:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 777:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 778:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 779:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 780:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 781:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 782:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 783:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 784:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 785:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 786:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 787:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
 788:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 789:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 790:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 791:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[1];
 792:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 793:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 794:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 795:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[1];
 796:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 797:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 798:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 799:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } DWT_Type;
 800:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 801:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 802:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 803:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 804:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 805:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 806:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 807:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 808:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 809:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 810:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 811:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 812:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 813:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 814:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 815:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 816:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 817:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 818:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 819:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 820:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 821:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 822:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 823:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 824:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 825:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 826:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 827:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 828:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 829:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 830:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 831:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 832:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 833:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 834:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 835:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 836:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 837:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 838:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 839:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 840:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 841:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 842:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 843:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 844:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 845:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 846:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 847:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 848:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 849:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 850:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 851:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 852:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 853:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 854:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 855:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 856:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 857:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 858:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 859:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 860:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 861:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 862:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 863:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 864:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 865:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 866:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 867:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 868:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 869:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 870:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 871:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 872:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 873:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 874:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 875:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 876:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 877:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 878:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 879:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 880:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
 881:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 882:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 883:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 884:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 885:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 886:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 887:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 888:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 889:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 890:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 891:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 892:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 893:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 894:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 895:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 896:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 897:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 898:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 899:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 900:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 901:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 902:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 903:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 904:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 905:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 906:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 907:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 908:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 909:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 910:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 911:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 912:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 913:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 914:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 915:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 916:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 917:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 918:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 919:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 920:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 921:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 922:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 923:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[2];
 924:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 925:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[55];
 926:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 927:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[131];
 928:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 929:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 930:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 931:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[759];
 932:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 933:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 934:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 935:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[1];
 936:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 937:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 938:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 939:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[39];
 940:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 941:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 942:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED7[8];
 943:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 944:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 945:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } TPI_Type;
 946:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 947:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 948:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 949:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 950:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 951:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
 952:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 953:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 954:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 955:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
 956:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 957:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 958:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 959:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 960:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 961:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 962:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 963:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 964:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 965:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 966:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 967:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 968:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
 969:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 970:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 971:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 972:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 973:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 974:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 975:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
 976:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 977:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 978:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 979:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 980:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 981:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 982:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 983:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 984:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 985:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 986:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 987:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 988:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 989:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 990:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 991:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 992:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 993:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 994:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 995:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 996:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 997:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 998:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 999:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
1000:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1001:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1002:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1003:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
1004:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1005:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1006:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1007:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1008:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1009:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1010:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1011:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1012:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1013:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1014:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1015:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1016:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1017:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1018:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1019:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1020:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1021:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1022:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1023:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1024:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1025:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
1026:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1027:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1028:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1029:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
1030:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1031:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1032:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1033:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
1034:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1035:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1036:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1037:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1038:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1039:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1040:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1041:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1042:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1043:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1044:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1045:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1046:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1047:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1048:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1049:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1050:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1051:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1052:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1053:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1054:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1055:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1056:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1057:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1058:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1059:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1060:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1061:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1062:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1063:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1064:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1065:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1066:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1067:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1068:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1069:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1070:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1071:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1072:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1073:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1074:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1075:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1076:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1077:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1078:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1079:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1080:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1081:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1082:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1083:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1084:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1085:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1086:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } MPU_Type;
1087:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1088:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Type Register */
1089:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1090:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1091:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1092:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1093:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1094:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1095:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1096:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1097:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1098:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Control Register */
1099:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1100:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1101:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1102:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1103:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1104:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1105:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1106:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1107:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1108:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Number Register */
1109:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1110:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1111:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1112:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register */
1113:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1114:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1115:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1116:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1117:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1118:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1119:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1120:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1121:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1122:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register */
1123:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1124:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1125:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1126:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1127:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1128:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1129:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1130:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1131:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1132:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1133:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1134:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1135:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1136:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1137:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1138:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1139:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1140:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1141:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1142:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1143:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1144:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1145:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1146:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1147:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1148:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1149:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1150:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1151:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1152:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1153:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1154:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1155:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1156:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1157:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1158:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1159:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1160:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1161:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1162:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1163:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1164:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1165:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1166:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1167:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1168:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
1169:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1170:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1171:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1172:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1173:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1174:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } FPU_Type;
1175:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1176:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register */
1177:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1178:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1179:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1180:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1181:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1182:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1183:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1184:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1185:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1186:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1187:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1188:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1189:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1190:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1191:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1192:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1193:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1194:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1195:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1196:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1197:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1198:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1199:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1200:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1201:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1202:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
1203:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1204:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register */
1205:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1206:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1207:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1208:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register */
1209:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1210:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1211:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1212:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1213:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1214:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1215:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1216:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1217:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1218:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1219:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1220:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1221:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 */
1222:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1223:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1224:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1225:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1226:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1227:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1228:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1229:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1230:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1231:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1232:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1233:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1234:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1235:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1236:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1237:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1238:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1239:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1240:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1241:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1242:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1243:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1244:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
1245:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1246:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 */
1247:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1248:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1249:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1250:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1251:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1252:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1253:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1254:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1255:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1256:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1257:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
1258:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1259:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1260:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1261:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1262:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1263:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1264:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1265:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1266:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1267:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1268:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1269:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1270:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1271:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1272:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1273:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1274:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1275:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1276:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1277:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1278:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1279:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register */
1280:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1281:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1282:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1283:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1284:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1285:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1286:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1287:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1288:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1289:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1290:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1291:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1292:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1293:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1294:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1295:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1296:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1297:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1298:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1299:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1300:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1301:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1302:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1303:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1304:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1305:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1306:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1307:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1308:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1309:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1310:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1311:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1312:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1313:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1314:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1315:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1316:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register */
1317:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1318:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1319:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1320:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1321:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1322:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1323:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register */
1324:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1325:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1326:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1327:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1328:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1329:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1330:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1331:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1332:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1333:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1334:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1335:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1336:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1337:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1338:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1339:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1340:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1341:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1342:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1343:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1344:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1345:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1346:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1347:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1348:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1349:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1350:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1351:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1352:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1353:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1354:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1355:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1356:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1357:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1358:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1359:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1360:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1361:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1362:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1363:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1364:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1365:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1366:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
1367:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1368:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1369:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1370:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1371:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1372:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1373:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1374:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1375:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1376:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1377:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1378:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1379:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1380:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1381:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1382:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1383:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1384:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1385:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1386:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1387:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1388:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1389:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1390:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1391:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1392:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1393:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1394:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1395:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1396:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1397:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1398:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1399:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1400:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1401:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} */
1402:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1403:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1404:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1405:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
1406:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1407:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1408:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1409:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1410:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1411:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1412:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1413:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1414:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
1415:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1416:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1417:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1418:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1419:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1420:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1421:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1422:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     @{
1423:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1424:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1425:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Priority Grouping
1426:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1427:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1428:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1429:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Only values from 0..7 are used.
1430:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   In case of a conflict between priority grouping and available
1431:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1432:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1433:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1434:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1435:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1436:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1437:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1438:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1439:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1440:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1441:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1442:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                 |
1443:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1444:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1445:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1446:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1447:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1448:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1449:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Priority Grouping
1450:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1451:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1452:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1453:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1454:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1455:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1456:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1457:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1458:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1459:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1460:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1461:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Enable External Interrupt
1462:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1463:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1464:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1465:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1466:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1467:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1468:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
  27              		.loc 1 1468 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 0346     		mov	r3, r0
  43 0008 FB71     		strb	r3, [r7, #7]
1469:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1470:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
  44              		.loc 1 1470 0
  45 000a 4FF46143 		mov	r3, #57600
  46 000e CEF20003 		movt	r3, 57344
  47 0012 97F90720 		ldrsb	r2, [r7, #7]
  48 0016 4FEA5212 		lsr	r2, r2, #5
  49 001a F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
  50 001c 01F01F01 		and	r1, r1, #31
  51 0020 4FF00100 		mov	r0, #1
  52 0024 00FA01F1 		lsl	r1, r0, r1
  53 0028 43F82210 		str	r1, [r3, r2, lsl #2]
1471:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
  54              		.loc 1 1471 0
  55 002c 07F10C07 		add	r7, r7, #12
  56 0030 BD46     		mov	sp, r7
  57 0032 80BC     		pop	{r7}
  58 0034 7047     		bx	lr
  59              		.cfi_endproc
  60              	.LFE97:
  62 0036 00BF     		.section	.text.NVIC002_EnableIRQ,"ax",%progbits
  63              		.align	2
  64              		.thumb
  65              		.thumb_func
  67              	NVIC002_EnableIRQ:
  68              	.LFB115:
  69              		.file 2 "C:\\DAVE3_workspace\\ws3.1.10\\CORE_Larix_V1.0\\Dave\\Generated\\inc\\DAVESupport/../../i
   1:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /*CODE_BLOCK_BEGIN[NVIC002.h]*/
   2:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**************************************************************************//**
   3:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
   4:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * Copyright (C) 2014 Infineon Technologies AG. All rights reserved.
   5:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
   6:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * Infineon Technologies AG (Infineon) is supplying this software for use with 
   7:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * Infineon's microcontrollers.  
   8:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * This file can be freely distributed within development tools that are 
   9:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * supporting such microcontrollers. 
  10:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
  11:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  12:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  13:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  14:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, 
  15:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  16:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
  17:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ********************************************************************************
  18:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                                                                            **
  19:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                                                                            **
  20:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** PLATFORM : Infineon XMC4000/XMC1000 Series                                 **
  21:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                                                                            **
  22:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** COMPILER : Compiler Independent                                            **
  23:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                                                                            **
  24:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** AUTHOR   : App Developer                                                   **
  25:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                                                                            **
  26:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** MAY BE CHANGED BY USER [yes/no]: Yes                                       **
  27:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                                                                            **
  28:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** MODIFICATION DATE : July 17, 2014                                          **
  29:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** *******************************************************************************/
  30:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  31:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /*******************************************************************************
  32:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                       Author(s) Identity                                   **
  33:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ********************************************************************************
  34:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                                                                            **
  35:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** Initials     Name                                                          ** 
  36:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** ---------------------------------------------------------------------------**
  37:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** SNR          App Developer                                                 **
  38:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** *******************************************************************************/
  39:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**
  40:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @file NVIC002.h
  41:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
  42:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @brief  Header file for NVIC SRGeneral (NVIC002) App.
  43:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
  44:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  */
  45:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  /* Revision History
  46:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   * 18  Feb 2013   v1.0.12  Comments are added.
  47:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   * 28  Nov 2013   v1.0.20  Updated as per coding guidelines
  48:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   * 24  Feb 2014   v1.0.24  Modified all macros to STATIC INLINE
  49:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   * 28  Feb 2014   v1.0.26  Reverted uc_id header file inclusion for backward 
  50:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****                             compatibility with DAVE
  51:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   * 17  Jul 2014   v1.0.28  Typecasted all the NodeIDs with IRQn_Type                            
  52:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   */
  53:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  54:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #ifndef NVIC002_H_
  55:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #define NVIC002_H_
  56:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  57:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #ifdef __cplusplus
  58:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** extern "C" {
  59:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #endif
  60:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /******************************************************************************
  61:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                      Include Files                                        **
  62:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ******************************************************************************/
  63:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  64:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include <uc_id.h>
  65:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  66:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #if (__TARGET_DEVICE__ == XMC45)
  67:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include <XMC4500.h>
  68:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #elif (__TARGET_DEVICE__ == XMC44)
  69:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include <XMC4400.h>
  70:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #elif ((__TARGET_DEVICE__ == XMC42)||(__TARGET_DEVICE__ == XMC41))
  71:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include <XMC4200.h>
  72:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #elif (__TARGET_DEVICE__ == XMC13)
  73:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include <XMC1300.h>
  74:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #elif (__TARGET_DEVICE__ == XMC12)
  75:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include <XMC1200.h>
  76:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #elif (__TARGET_DEVICE__ == XMC11)
  77:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include <XMC1100.h>
  78:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #endif
  79:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  80:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  81:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /* Include App config file */
  82:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #ifdef DAVE_CE
  83:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include "NVIC002_Conf.h"
  84:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #endif 
  85:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /******************************************************************************
  86:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                      Global Macro Definitions                             **
  87:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ******************************************************************************/
  88:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  89:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /******************************************************************************
  90:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                      Global Type Definitions                              **
  91:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ******************************************************************************/
  92:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**
  93:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @ingroup NVIC002_datastructures
  94:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @{
  95:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  */
  96:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  97:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**
  98:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * Structure which holds the UI configuration mapped for the App
  99:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *        instance.
 100:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  Note: Sub-Priority is not available for TIMM Devices
 101:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  */
 102:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 103:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** typedef struct NVIC002_HandleType
 104:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** {
 105:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   /** Mapped NVIC Node */
 106:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   uint8_t NodeID;     
 107:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   /**  Node Interrupt Priority */
 108:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   uint8_t Priority;    
 109:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   /**  Node Interrupt SubPriority */
 110:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   uint8_t SubPriority;  
 111:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   /* Interrupt enable for Node */
 112:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   uint8_t InterruptEnable;
 113:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** }NVIC002_HandleType;
 114:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 115:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**
 116:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @}
 117:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  */
 118:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 119:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /*******************************************************************************
 120:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                      Global Constant Declarations                          **
 121:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** *******************************************************************************/
 122:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 123:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 124:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /*******************************************************************************
 125:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                      Extern Variables                                      **
 126:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** *******************************************************************************/
 127:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 128:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 129:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /*******************************************************************************
 130:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** FUNCTION PROTOTYPES                                                        **
 131:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** *******************************************************************************/
 132:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 133:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**
 134:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @ingroup NVIC002_apidoc
 135:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @{
 136:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  */
 137:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 138:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**
 139:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * This function is used to configure and initialize the NVIC002 App instances
 140:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 141:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 142:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @param[in] None
 143:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 144:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @return     void
 145:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 146:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * <BR><P ALIGN="LEFT"><B>Example:</B>
 147:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @code
 148:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  #include <DAVE3.h>
 149:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 150:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  int main(void)
 151:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  {
 152:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *    DAVE_Init(); // NVIC002_Init() is called within DAVE_Init()
 153:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *    return 0;
 154:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  }
 155:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @endcode<BR> </p>
 156:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 157:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  */
 158:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** void  NVIC002_Init(void);
 159:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 160:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**
 161:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * This function is used to enable the IRQ
 162:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 163:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @param[in]  Handle Instance Handle
 164:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 165:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @return     void
 166:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 167:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * <BR><P ALIGN="LEFT"><B>Example:</B>
 168:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @code
 169:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  #include <DAVE3.h>
 170:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 171:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  int main(void)
 172:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  {
 173:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *    DAVE_Init(); // NVIC002_Init() is called within DAVE_Init()
 174:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 175:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *    return 0;
 176:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  }
 177:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @endcode<BR> </p>
 178:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  */
 179:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** __STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
  70              		.loc 2 179 0
  71              		.cfi_startproc
  72              		@ args = 0, pretend = 0, frame = 8
  73              		@ frame_needed = 1, uses_anonymous_args = 0
  74 0000 80B5     		push	{r7, lr}
  75              	.LCFI3:
  76              		.cfi_def_cfa_offset 8
  77              		.cfi_offset 7, -8
  78              		.cfi_offset 14, -4
  79 0002 82B0     		sub	sp, sp, #8
  80              	.LCFI4:
  81              		.cfi_def_cfa_offset 16
  82 0004 00AF     		add	r7, sp, #0
  83              	.LCFI5:
  84              		.cfi_def_cfa_register 7
  85 0006 7860     		str	r0, [r7, #4]
 180:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****     NVIC_EnableIRQ((IRQn_Type)(Handle->NodeID));
  86              		.loc 2 180 0
  87 0008 7B68     		ldr	r3, [r7, #4]
  88 000a 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
  89 000c DBB2     		uxtb	r3, r3
  90 000e 5BB2     		sxtb	r3, r3
  91 0010 1846     		mov	r0, r3
  92 0012 FFF7FEFF 		bl	NVIC_EnableIRQ
 181:C:\DAVE3_workspace\ws3.1.10\CORE_Larix_V1.0\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** }
  93              		.loc 2 181 0
  94 0016 07F10807 		add	r7, r7, #8
  95 001a BD46     		mov	sp, r7
  96 001c 80BD     		pop	{r7, pc}
  97              		.cfi_endproc
  98              	.LFE115:
 100              		.global	Gscale
 101 001e 00BF     		.bss
 104              	Gscale:
 105 0000 00       		.space	1
 106              		.global	Ascale
 109              	Ascale:
 110 0001 00       		.space	1
 111              		.comm	aRes,4,4
 112              		.comm	gRes,4,4
 113              		.comm	mRes,4,4
 114              		.comm	accRaw,6,4
 115              		.comm	gyroRaw,6,4
 116              		.comm	magRaw,6,4
 117              		.global	acc
 118 0002 0000     		.align	2
 121              	acc:
 122 0004 00000000 		.space	12
 122      00000000 
 122      00000000 
 123              		.global	gyro
 124              		.align	2
 127              	gyro:
 128 0010 00000000 		.space	12
 128      00000000 
 128      00000000 
 129              		.global	mag
 130              		.align	2
 133              	mag:
 134 001c 00000000 		.space	12
 134      00000000 
 134      00000000 
 135              		.global	magCalibration
 136              		.align	2
 139              	magCalibration:
 140 0028 00000000 		.space	12
 140      00000000 
 140      00000000 
 141              		.global	magbias
 142              		.align	2
 145              	magbias:
 146 0034 00000000 		.space	12
 146      00000000 
 146      00000000 
 147              		.global	q
 148              		.data
 149              		.align	2
 152              	q:
 153 0000 0000803F 		.word	1065353216
 154 0004 00000000 		.word	0
 155 0008 00000000 		.word	0
 156 000c 00000000 		.word	0
 157              		.global	eInt
 158              		.bss
 159              		.align	2
 162              	eInt:
 163 0040 00000000 		.space	12
 163      00000000 
 163      00000000 
 164              		.global	YAW_OFFSET
 165              		.align	2
 168              	YAW_OFFSET:
 169 004c 00000000 		.space	4
 170              		.global	lastUpdate
 171              		.align	2
 174              	lastUpdate:
 175 0050 00000000 		.space	4
 176              		.global	counterSensor
 177              		.align	1
 180              	counterSensor:
 181 0054 0000     		.space	2
 182 0056 0000     		.section	.text.MPU9150_Setup,"ax",%progbits
 183              		.align	2
 184              		.global	MPU9150_Setup
 185              		.thumb
 186              		.thumb_func
 188              	MPU9150_Setup:
 189              	.LFB153:
 190              		.file 3 "../MPU9150.c"
   1:../MPU9150.c  **** /*
   2:../MPU9150.c  ****  * MPU9150.c
   3:../MPU9150.c  ****  *
   4:../MPU9150.c  ****  *  Created on: 03.04.2015
   5:../MPU9150.c  ****  *      Author: maan
   6:../MPU9150.c  ****  */
   7:../MPU9150.c  **** 
   8:../MPU9150.c  **** #include "MPU9150.h"
   9:../MPU9150.c  **** 
  10:../MPU9150.c  **** // Specify sensor full scale
  11:../MPU9150.c  **** uint8_t Gscale = GFS_250DPS;
  12:../MPU9150.c  **** uint8_t Ascale = AFS_2G;
  13:../MPU9150.c  **** float aRes, gRes, mRes; // scale resolutions per LSB for the sensors
  14:../MPU9150.c  **** 
  15:../MPU9150.c  **** int16_t accRaw[3];
  16:../MPU9150.c  **** int16_t gyroRaw[3];
  17:../MPU9150.c  **** int16_t magRaw[3];
  18:../MPU9150.c  **** 
  19:../MPU9150.c  **** float acc[3] = {0};
  20:../MPU9150.c  **** float gyro[3] = {0};
  21:../MPU9150.c  **** float mag[3] = {0};
  22:../MPU9150.c  **** 
  23:../MPU9150.c  **** float magCalibration[3] = {0, 0, 0}, magbias[3] = {0, 0, 0};  // Factory mag calibration and mag bi
  24:../MPU9150.c  **** #if ATTITUDEALGORITHM == 1
  25:../MPU9150.c  **** KALMAN_t kalmanX, kalmanY, kalmanZ;
  26:../MPU9150.c  **** float kalAngleX, kalAngleY, kalAngleZ;
  27:../MPU9150.c  **** #elif ATTITUDEALGORITHM == 2
  28:../MPU9150.c  **** float q[4] = {1.0f, 0.0f, 0.0f, 0.0f};    // vector to hold quaternion
  29:../MPU9150.c  **** float eInt[3] = {0.0f, 0.0f, 0.0f};       // vector to hold integral error for Mahony method
  30:../MPU9150.c  **** #endif
  31:../MPU9150.c  **** 
  32:../MPU9150.c  **** float YAW_OFFSET = 0.0;
  33:../MPU9150.c  **** 
  34:../MPU9150.c  **** uint32_t lastUpdate = 0; // used to calculate integration interval
  35:../MPU9150.c  **** uint16_t counterSensor = 0;
  36:../MPU9150.c  **** 
  37:../MPU9150.c  **** void MPU9150_Setup()
  38:../MPU9150.c  **** {
 191              		.loc 3 38 0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 8
 194              		@ frame_needed = 1, uses_anonymous_args = 0
 195 0000 80B5     		push	{r7, lr}
 196              	.LCFI6:
 197              		.cfi_def_cfa_offset 8
 198              		.cfi_offset 7, -8
 199              		.cfi_offset 14, -4
 200 0002 82B0     		sub	sp, sp, #8
 201              	.LCFI7:
 202              		.cfi_def_cfa_offset 16
 203 0004 00AF     		add	r7, sp, #0
 204              	.LCFI8:
 205              		.cfi_def_cfa_register 7
  39:../MPU9150.c  **** 	// Read the WHO_AM_I register, this is a good test of communication
  40:../MPU9150.c  **** 	uint8_t c = I2Cdev_readByte(MPU9150_ADDRESS, WHO_AM_I_MPU9150);  // Read WHO_AM_I register for MPU
 206              		.loc 3 40 0
 207 0006 4FF0D000 		mov	r0, #208
 208 000a 4FF07501 		mov	r1, #117
 209 000e FFF7FEFF 		bl	I2Cdev_readByte
 210 0012 0346     		mov	r3, r0
 211 0014 FB71     		strb	r3, [r7, #7]
  41:../MPU9150.c  **** 
  42:../MPU9150.c  **** 	if (c == 0x68 || c == 0x71) // WHO_AM_I should always be 0x68 (MPU9150 or MPU9250)
 212              		.loc 3 42 0
 213 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 214 0018 682B     		cmp	r3, #104
 215 001a 02D0     		beq	.L4
 216              		.loc 3 42 0 is_stmt 0 discriminator 1
 217 001c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 218 001e 712B     		cmp	r3, #113
 219 0020 12D1     		bne	.L3
 220              	.L4:
  43:../MPU9150.c  **** 	{
  44:../MPU9150.c  **** 		if (MPU9150_SelfTest())
 221              		.loc 3 44 0 is_stmt 1
 222 0022 FFF7FEFF 		bl	MPU9150_SelfTest
 223 0026 0346     		mov	r3, r0
 224 0028 002B     		cmp	r3, #0
 225 002a 0DD0     		beq	.L3
  45:../MPU9150.c  **** 		{
  46:../MPU9150.c  **** 			MPU9150_Calibrate(); // Calibrate gyro and accelerometers, load biases in bias registers
 226              		.loc 3 46 0
 227 002c FFF7FEFF 		bl	MPU9150_Calibrate
  47:../MPU9150.c  **** 			delay(1000);
 228              		.loc 3 47 0
 229 0030 4FF47A70 		mov	r0, #1000
 230 0034 FFF7FEFF 		bl	delay
  48:../MPU9150.c  **** 			MPU9150_Init(); // Inititalize and configure accelerometer and gyroscope
 231              		.loc 3 48 0
 232 0038 FFF7FEFF 		bl	MPU9150_Init
  49:../MPU9150.c  **** 
  50:../MPU9150.c  **** 			NVIC002_EnableIRQ(&NVIC002_Handle3);
 233              		.loc 3 50 0
 234 003c 40F20000 		movw	r0, #:lower16:NVIC002_Handle3
 235 0040 C0F20000 		movt	r0, #:upper16:NVIC002_Handle3
 236 0044 FFF7FEFF 		bl	NVIC002_EnableIRQ
 237              	.L3:
  51:../MPU9150.c  **** 		}
  52:../MPU9150.c  **** 	}
  53:../MPU9150.c  **** }
 238              		.loc 3 53 0
 239 0048 07F10807 		add	r7, r7, #8
 240 004c BD46     		mov	sp, r7
 241 004e 80BD     		pop	{r7, pc}
 242              		.cfi_endproc
 243              	.LFE153:
 245              		.section	.text.MPU9150_Init,"ax",%progbits
 246              		.align	2
 247              		.global	MPU9150_Init
 248              		.thumb
 249              		.thumb_func
 251              	MPU9150_Init:
 252              	.LFB154:
  54:../MPU9150.c  **** 
  55:../MPU9150.c  **** void MPU9150_Init()
  56:../MPU9150.c  **** {
 253              		.loc 3 56 0
 254              		.cfi_startproc
 255              		@ args = 0, pretend = 0, frame = 8
 256              		@ frame_needed = 1, uses_anonymous_args = 0
 257 0000 80B5     		push	{r7, lr}
 258              	.LCFI9:
 259              		.cfi_def_cfa_offset 8
 260              		.cfi_offset 7, -8
 261              		.cfi_offset 14, -4
 262 0002 82B0     		sub	sp, sp, #8
 263              	.LCFI10:
 264              		.cfi_def_cfa_offset 16
 265 0004 00AF     		add	r7, sp, #0
 266              	.LCFI11:
 267              		.cfi_def_cfa_register 7
  57:../MPU9150.c  **** 	// wake up device
  58:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, PWR_MGMT_1, 0x00); // Clear sleep mode bit (6), enable all senso
 268              		.loc 3 58 0
 269 0006 4FF0D000 		mov	r0, #208
 270 000a 4FF06B01 		mov	r1, #107
 271 000e 4FF00002 		mov	r2, #0
 272 0012 FFF7FEFF 		bl	I2Cdev_writeByte
  59:../MPU9150.c  **** 	delay(100); // Delay 100 ms for PLL to get established on x-axis gyro; should check for PLL ready 
 273              		.loc 3 59 0
 274 0016 4FF06400 		mov	r0, #100
 275 001a FFF7FEFF 		bl	delay
  60:../MPU9150.c  **** 
  61:../MPU9150.c  **** 	// get stable time source
  62:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, PWR_MGMT_1, 0x01);  // Set clock source to be PLL with x-axis gy
 276              		.loc 3 62 0
 277 001e 4FF0D000 		mov	r0, #208
 278 0022 4FF06B01 		mov	r1, #107
 279 0026 4FF00102 		mov	r2, #1
 280 002a FFF7FEFF 		bl	I2Cdev_writeByte
  63:../MPU9150.c  **** 	delay(200);
 281              		.loc 3 63 0
 282 002e 4FF0C800 		mov	r0, #200
 283 0032 FFF7FEFF 		bl	delay
  64:../MPU9150.c  **** 
  65:../MPU9150.c  **** 	// Configure Gyro and Accelerometer
  66:../MPU9150.c  **** 	// Disable FSYNC and set accelerometer and gyro bandwidth to 44 and 42 Hz, respectively;
  67:../MPU9150.c  **** 	// DLPF_CFG = bits 2:0 = 010; this sets the sample rate at 1 kHz for both
  68:../MPU9150.c  **** 	// Minimum delay time is 4.9 ms which sets the fastest rate at ~200 Hz
  69:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, CONFIG, 0x01);
 284              		.loc 3 69 0
 285 0036 4FF0D000 		mov	r0, #208
 286 003a 4FF01A01 		mov	r1, #26
 287 003e 4FF00102 		mov	r2, #1
 288 0042 FFF7FEFF 		bl	I2Cdev_writeByte
  70:../MPU9150.c  **** 
  71:../MPU9150.c  **** 	// Set sample rate = gyroscope output rate/(1 + SMPLRT_DIV)
  72:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, SMPLRT_DIV, 0x01);  // Use a 200 Hz rate; the same rate set in C
 289              		.loc 3 72 0
 290 0046 4FF0D000 		mov	r0, #208
 291 004a 4FF01901 		mov	r1, #25
 292 004e 4FF00102 		mov	r2, #1
 293 0052 FFF7FEFF 		bl	I2Cdev_writeByte
  73:../MPU9150.c  **** 
  74:../MPU9150.c  **** 	// Set gyroscope full scale range
  75:../MPU9150.c  **** 	// Range selects FS_SEL and AFS_SEL are 0 - 3, so 2-bit values are left-shifted into positions 4:3
  76:../MPU9150.c  **** 	uint8_t c =  I2Cdev_readByte(MPU9150_ADDRESS, GYRO_CONFIG);
 294              		.loc 3 76 0
 295 0056 4FF0D000 		mov	r0, #208
 296 005a 4FF01B01 		mov	r1, #27
 297 005e FFF7FEFF 		bl	I2Cdev_readByte
 298 0062 0346     		mov	r3, r0
 299 0064 FB71     		strb	r3, [r7, #7]
  77:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, GYRO_CONFIG, c & ~0xE0); // Clear self-test bits [7:5]
 300              		.loc 3 77 0
 301 0066 FB79     		ldrb	r3, [r7, #7]
 302 0068 03F01F03 		and	r3, r3, #31
 303 006c DBB2     		uxtb	r3, r3
 304 006e 4FF0D000 		mov	r0, #208
 305 0072 4FF01B01 		mov	r1, #27
 306 0076 1A46     		mov	r2, r3
 307 0078 FFF7FEFF 		bl	I2Cdev_writeByte
  78:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, GYRO_CONFIG, c & ~0x18); // Clear AFS bits [4:3]
 308              		.loc 3 78 0
 309 007c FB79     		ldrb	r3, [r7, #7]
 310 007e 23F01803 		bic	r3, r3, #24
 311 0082 DBB2     		uxtb	r3, r3
 312 0084 4FF0D000 		mov	r0, #208
 313 0088 4FF01B01 		mov	r1, #27
 314 008c 1A46     		mov	r2, r3
 315 008e FFF7FEFF 		bl	I2Cdev_writeByte
  79:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, GYRO_CONFIG, c | Gscale << 3); // Set full scale range for the g
 316              		.loc 3 79 0
 317 0092 40F20003 		movw	r3, #:lower16:Gscale
 318 0096 C0F20003 		movt	r3, #:upper16:Gscale
 319 009a 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 320 009c 4FEAC303 		lsl	r3, r3, #3
 321 00a0 DAB2     		uxtb	r2, r3
 322 00a2 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 323 00a4 1343     		orrs	r3, r3, r2
 324 00a6 DBB2     		uxtb	r3, r3
 325 00a8 DBB2     		uxtb	r3, r3
 326 00aa 4FF0D000 		mov	r0, #208
 327 00ae 4FF01B01 		mov	r1, #27
 328 00b2 1A46     		mov	r2, r3
 329 00b4 FFF7FEFF 		bl	I2Cdev_writeByte
  80:../MPU9150.c  **** 
  81:../MPU9150.c  **** 	// Set accelerometer configuration
  82:../MPU9150.c  **** 	c =  I2Cdev_readByte(MPU9150_ADDRESS, ACCEL_CONFIG);
 330              		.loc 3 82 0
 331 00b8 4FF0D000 		mov	r0, #208
 332 00bc 4FF01C01 		mov	r1, #28
 333 00c0 FFF7FEFF 		bl	I2Cdev_readByte
 334 00c4 0346     		mov	r3, r0
 335 00c6 FB71     		strb	r3, [r7, #7]
  83:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, ACCEL_CONFIG, c & ~0xE0); // Clear self-test bits [7:5]
 336              		.loc 3 83 0
 337 00c8 FB79     		ldrb	r3, [r7, #7]
 338 00ca 03F01F03 		and	r3, r3, #31
 339 00ce DBB2     		uxtb	r3, r3
 340 00d0 4FF0D000 		mov	r0, #208
 341 00d4 4FF01C01 		mov	r1, #28
 342 00d8 1A46     		mov	r2, r3
 343 00da FFF7FEFF 		bl	I2Cdev_writeByte
  84:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, ACCEL_CONFIG, c & ~0x18); // Clear AFS bits [4:3]
 344              		.loc 3 84 0
 345 00de FB79     		ldrb	r3, [r7, #7]
 346 00e0 23F01803 		bic	r3, r3, #24
 347 00e4 DBB2     		uxtb	r3, r3
 348 00e6 4FF0D000 		mov	r0, #208
 349 00ea 4FF01C01 		mov	r1, #28
 350 00ee 1A46     		mov	r2, r3
 351 00f0 FFF7FEFF 		bl	I2Cdev_writeByte
  85:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, ACCEL_CONFIG, c | Ascale << 3); // Set full scale range for the 
 352              		.loc 3 85 0
 353 00f4 40F20003 		movw	r3, #:lower16:Ascale
 354 00f8 C0F20003 		movt	r3, #:upper16:Ascale
 355 00fc 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 356 00fe 4FEAC303 		lsl	r3, r3, #3
 357 0102 DAB2     		uxtb	r2, r3
 358 0104 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 359 0106 1343     		orrs	r3, r3, r2
 360 0108 DBB2     		uxtb	r3, r3
 361 010a DBB2     		uxtb	r3, r3
 362 010c 4FF0D000 		mov	r0, #208
 363 0110 4FF01C01 		mov	r1, #28
 364 0114 1A46     		mov	r2, r3
 365 0116 FFF7FEFF 		bl	I2Cdev_writeByte
  86:../MPU9150.c  **** 
  87:../MPU9150.c  **** 	// Configure FIFO
  88:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, INT_ENABLE, 0x00); // Disable all interrupts
 366              		.loc 3 88 0
 367 011a 4FF0D000 		mov	r0, #208
 368 011e 4FF03801 		mov	r1, #56
 369 0122 4FF00002 		mov	r2, #0
 370 0126 FFF7FEFF 		bl	I2Cdev_writeByte
  89:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, FIFO_EN, 0x00);    // Disable FIFO
 371              		.loc 3 89 0
 372 012a 4FF0D000 		mov	r0, #208
 373 012e 4FF02301 		mov	r1, #35
 374 0132 4FF00002 		mov	r2, #0
 375 0136 FFF7FEFF 		bl	I2Cdev_writeByte
  90:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, USER_CTRL, 0x02);  // Reset I2C master and FIFO and DMP
 376              		.loc 3 90 0
 377 013a 4FF0D000 		mov	r0, #208
 378 013e 4FF06A01 		mov	r1, #106
 379 0142 4FF00202 		mov	r2, #2
 380 0146 FFF7FEFF 		bl	I2Cdev_writeByte
  91:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, USER_CTRL, 0x00);  // Disable FIFO
 381              		.loc 3 91 0
 382 014a 4FF0D000 		mov	r0, #208
 383 014e 4FF06A01 		mov	r1, #106
 384 0152 4FF00002 		mov	r2, #0
 385 0156 FFF7FEFF 		bl	I2Cdev_writeByte
  92:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, INT_PIN_CFG, 0x02);
 386              		.loc 3 92 0
 387 015a 4FF0D000 		mov	r0, #208
 388 015e 4FF03701 		mov	r1, #55
 389 0162 4FF00202 		mov	r2, #2
 390 0166 FFF7FEFF 		bl	I2Cdev_writeByte
  93:../MPU9150.c  **** 	delay(100);
 391              		.loc 3 93 0
 392 016a 4FF06400 		mov	r0, #100
 393 016e FFF7FEFF 		bl	delay
  94:../MPU9150.c  **** 
  95:../MPU9150.c  **** 	// Read the WHO_AM_I register of the magnetometer, this is a good test of communication
  96:../MPU9150.c  **** 	c = I2Cdev_readByte(AK8975A_ADDRESS, WHO_AM_I_AK8975A);  // Read WHO_AM_I register for AK8975A
 394              		.loc 3 96 0
 395 0172 4FF01800 		mov	r0, #24
 396 0176 4FF00001 		mov	r1, #0
 397 017a FFF7FEFF 		bl	I2Cdev_readByte
 398 017e 0346     		mov	r3, r0
 399 0180 FB71     		strb	r3, [r7, #7]
  97:../MPU9150.c  **** 	if (c == 0x48)
 400              		.loc 3 97 0
 401 0182 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 402 0184 482B     		cmp	r3, #72
 403 0186 05D1     		bne	.L7
  98:../MPU9150.c  **** 		MPU9150_InitAK8975A(magCalibration);
 404              		.loc 3 98 0
 405 0188 40F20000 		movw	r0, #:lower16:magCalibration
 406 018c C0F20000 		movt	r0, #:upper16:magCalibration
 407 0190 FFF7FEFF 		bl	MPU9150_InitAK8975A
 408              	.L7:
  99:../MPU9150.c  **** 
 100:../MPU9150.c  **** 	// Configure Magnetometer for FIFO
 101:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, FIFO_EN, 0x79); // Enable all sensors for FIFO
 409              		.loc 3 101 0
 410 0194 4FF0D000 		mov	r0, #208
 411 0198 4FF02301 		mov	r1, #35
 412 019c 4FF07902 		mov	r2, #121
 413 01a0 FFF7FEFF 		bl	I2Cdev_writeByte
 102:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, I2C_MST_CTRL, 0x5D);
 414              		.loc 3 102 0
 415 01a4 4FF0D000 		mov	r0, #208
 416 01a8 4FF02401 		mov	r1, #36
 417 01ac 4FF05D02 		mov	r2, #93
 418 01b0 FFF7FEFF 		bl	I2Cdev_writeByte
 103:../MPU9150.c  **** 	// Set up auxilliary communication with AK8975A for FIFO read
 104:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, I2C_SLV0_ADDR, 0x8C); // Enable and read address (0x0C) of the A
 419              		.loc 3 104 0
 420 01b4 4FF0D000 		mov	r0, #208
 421 01b8 4FF02501 		mov	r1, #37
 422 01bc 4FF08C02 		mov	r2, #140
 423 01c0 FFF7FEFF 		bl	I2Cdev_writeByte
 105:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, I2C_SLV0_REG, 0x02);  // Register within AK8975A from which to s
 424              		.loc 3 105 0
 425 01c4 4FF0D000 		mov	r0, #208
 426 01c8 4FF02601 		mov	r1, #38
 427 01cc 4FF00202 		mov	r2, #2
 428 01d0 FFF7FEFF 		bl	I2Cdev_writeByte
 106:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, I2C_SLV0_CTRL, 0xD7); // Read six bytes and swap bytes
 429              		.loc 3 106 0
 430 01d4 4FF0D000 		mov	r0, #208
 431 01d8 4FF02701 		mov	r1, #39
 432 01dc 4FF0D702 		mov	r2, #215
 433 01e0 FFF7FEFF 		bl	I2Cdev_writeByte
 107:../MPU9150.c  **** 	// Initialize AK8975A for write
 108:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, I2C_SLV1_ADDR, 0x0C);  // Write address of AK8975A
 434              		.loc 3 108 0
 435 01e4 4FF0D000 		mov	r0, #208
 436 01e8 4FF02801 		mov	r1, #40
 437 01ec 4FF00C02 		mov	r2, #12
 438 01f0 FFF7FEFF 		bl	I2Cdev_writeByte
 109:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, I2C_SLV1_REG, 0x0A);   // Register from within the AK8975 to whi
 439              		.loc 3 109 0
 440 01f4 4FF0D000 		mov	r0, #208
 441 01f8 4FF02901 		mov	r1, #41
 442 01fc 4FF00A02 		mov	r2, #10
 443 0200 FFF7FEFF 		bl	I2Cdev_writeByte
 110:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, I2C_SLV1_DO, 0x01);    // Register that holds output data writte
 444              		.loc 3 110 0
 445 0204 4FF0D000 		mov	r0, #208
 446 0208 4FF06401 		mov	r1, #100
 447 020c 4FF00102 		mov	r2, #1
 448 0210 FFF7FEFF 		bl	I2Cdev_writeByte
 111:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, I2C_SLV1_CTRL, 0x81);  // Enable Slave 1
 449              		.loc 3 111 0
 450 0214 4FF0D000 		mov	r0, #208
 451 0218 4FF02A01 		mov	r1, #42
 452 021c 4FF08102 		mov	r2, #129
 453 0220 FFF7FEFF 		bl	I2Cdev_writeByte
 112:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, I2C_SLV4_CTRL, 0x04);
 454              		.loc 3 112 0
 455 0224 4FF0D000 		mov	r0, #208
 456 0228 4FF03401 		mov	r1, #52
 457 022c 4FF00402 		mov	r2, #4
 458 0230 FFF7FEFF 		bl	I2Cdev_writeByte
 113:../MPU9150.c  **** 
 114:../MPU9150.c  **** 	// Configure Interrupts and Bypass Enable
 115:../MPU9150.c  **** 	// Set interrupt pin active high, push-pull, and clear on read of INT_STATUS, enable I2C_BYPASS_EN
 116:../MPU9150.c  **** 	// can join the I2C bus and all can be controlled by the Arduino as master
 117:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, INT_PIN_CFG, 0x00);
 459              		.loc 3 117 0
 460 0234 4FF0D000 		mov	r0, #208
 461 0238 4FF03701 		mov	r1, #55
 462 023c 4FF00002 		mov	r2, #0
 463 0240 FFF7FEFF 		bl	I2Cdev_writeByte
 118:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, INT_ENABLE, 0x11);  // Enable data ready (bit 0) interrupt
 464              		.loc 3 118 0
 465 0244 4FF0D000 		mov	r0, #208
 466 0248 4FF03801 		mov	r1, #56
 467 024c 4FF01102 		mov	r2, #17
 468 0250 FFF7FEFF 		bl	I2Cdev_writeByte
 119:../MPU9150.c  **** 
 120:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, I2C_MST_DELAY_CTRL, 0x83); // Enable delay of external sensor da
 469              		.loc 3 120 0
 470 0254 4FF0D000 		mov	r0, #208
 471 0258 4FF06701 		mov	r1, #103
 472 025c 4FF08302 		mov	r2, #131
 473 0260 FFF7FEFF 		bl	I2Cdev_writeByte
 121:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, USER_CTRL, 0x64);
 474              		.loc 3 121 0
 475 0264 4FF0D000 		mov	r0, #208
 476 0268 4FF06A01 		mov	r1, #106
 477 026c 4FF06402 		mov	r2, #100
 478 0270 FFF7FEFF 		bl	I2Cdev_writeByte
 122:../MPU9150.c  **** 
 123:../MPU9150.c  **** #if ATTITUDEALGORITHM == 1
 124:../MPU9150.c  **** 	KALMAN_Init(&kalmanX, 0.01, 0.03, 0.3);
 125:../MPU9150.c  **** 	KALMAN_Init(&kalmanY, 0.01, 0.03, 0.3);
 126:../MPU9150.c  **** 	KALMAN_Init(&kalmanZ, 0.01, 0.03, 0.3);
 127:../MPU9150.c  **** #endif
 128:../MPU9150.c  **** }
 479              		.loc 3 128 0
 480 0274 07F10807 		add	r7, r7, #8
 481 0278 BD46     		mov	sp, r7
 482 027a 80BD     		pop	{r7, pc}
 483              		.cfi_endproc
 484              	.LFE154:
 486              		.global	__aeabi_f2d
 487              		.global	__aeabi_ddiv
 488              		.global	__aeabi_dadd
 489              		.global	__aeabi_d2f
 490              		.section	.text.MPU9150_InitAK8975A,"ax",%progbits
 491              		.align	2
 492              		.global	MPU9150_InitAK8975A
 493              		.thumb
 494              		.thumb_func
 496              	MPU9150_InitAK8975A:
 497              	.LFB155:
 129:../MPU9150.c  **** 
 130:../MPU9150.c  **** void MPU9150_InitAK8975A(float * destination)
 131:../MPU9150.c  **** {
 498              		.loc 3 131 0
 499              		.cfi_startproc
 500              		@ args = 0, pretend = 0, frame = 16
 501              		@ frame_needed = 1, uses_anonymous_args = 0
 502 0000 90B5     		push	{r4, r7, lr}
 503              	.LCFI12:
 504              		.cfi_def_cfa_offset 12
 505              		.cfi_offset 4, -12
 506              		.cfi_offset 7, -8
 507              		.cfi_offset 14, -4
 508 0002 85B0     		sub	sp, sp, #20
 509              	.LCFI13:
 510              		.cfi_def_cfa_offset 32
 511 0004 00AF     		add	r7, sp, #0
 512              	.LCFI14:
 513              		.cfi_def_cfa_register 7
 514 0006 7860     		str	r0, [r7, #4]
 132:../MPU9150.c  ****   uint8_t rawData[3];  // x/y/z gyro register data stored here
 133:../MPU9150.c  ****   I2Cdev_writeByte(AK8975A_ADDRESS, AK8975A_CNTL, 0x00); // Power down
 515              		.loc 3 133 0
 516 0008 4FF01800 		mov	r0, #24
 517 000c 4FF00A01 		mov	r1, #10
 518 0010 4FF00002 		mov	r2, #0
 519 0014 FFF7FEFF 		bl	I2Cdev_writeByte
 134:../MPU9150.c  ****   delay(10);
 520              		.loc 3 134 0
 521 0018 4FF00A00 		mov	r0, #10
 522 001c FFF7FEFF 		bl	delay
 135:../MPU9150.c  ****   I2Cdev_writeByte(AK8975A_ADDRESS, AK8975A_CNTL, 0x0F); // Enter Fuse ROM access mode
 523              		.loc 3 135 0
 524 0020 4FF01800 		mov	r0, #24
 525 0024 4FF00A01 		mov	r1, #10
 526 0028 4FF00F02 		mov	r2, #15
 527 002c FFF7FEFF 		bl	I2Cdev_writeByte
 136:../MPU9150.c  ****   delay(10);
 528              		.loc 3 136 0
 529 0030 4FF00A00 		mov	r0, #10
 530 0034 FFF7FEFF 		bl	delay
 137:../MPU9150.c  ****   I2Cdev_readBytes(AK8975A_ADDRESS, AK8975A_ASAX, 3, &rawData[0]);  // Read the x-, y-, and z-axis 
 531              		.loc 3 137 0
 532 0038 07F10C03 		add	r3, r7, #12
 533 003c 4FF01800 		mov	r0, #24
 534 0040 4FF01001 		mov	r1, #16
 535 0044 4FF00302 		mov	r2, #3
 536 0048 FFF7FEFF 		bl	I2Cdev_readBytes
 138:../MPU9150.c  ****   destination[0] =  (float)(rawData[0] - 128)/256. + 1.; // Return x-axis sensitivity adjustment va
 537              		.loc 3 138 0
 538 004c 3B7B     		ldrb	r3, [r7, #12]	@ zero_extendqisi2
 539 004e A3F18003 		sub	r3, r3, #128
 540 0052 07EE103A 		fmsr	s14, r3	@ int
 541 0056 F8EEC77A 		fsitos	s15, s14
 542 005a 17EE900A 		fmrs	r0, s15
 543 005e FFF7FEFF 		bl	__aeabi_f2d
 544 0062 0246     		mov	r2, r0
 545 0064 0B46     		mov	r3, r1
 546 0066 1046     		mov	r0, r2
 547 0068 1946     		mov	r1, r3
 548 006a 4FF00002 		mov	r2, #0
 549 006e 4FF00003 		mov	r3, #0
 550 0072 C4F27003 		movt	r3, 16496
 551 0076 FFF7FEFF 		bl	__aeabi_ddiv
 552 007a 0246     		mov	r2, r0
 553 007c 0B46     		mov	r3, r1
 554 007e 1046     		mov	r0, r2
 555 0080 1946     		mov	r1, r3
 556 0082 4FF00002 		mov	r2, #0
 557 0086 4FF00003 		mov	r3, #0
 558 008a C3F6F073 		movt	r3, 16368
 559 008e FFF7FEFF 		bl	__aeabi_dadd
 560 0092 0246     		mov	r2, r0
 561 0094 0B46     		mov	r3, r1
 562 0096 1046     		mov	r0, r2
 563 0098 1946     		mov	r1, r3
 564 009a FFF7FEFF 		bl	__aeabi_d2f
 565 009e 0246     		mov	r2, r0	@ float
 566 00a0 7B68     		ldr	r3, [r7, #4]
 567 00a2 1A60     		str	r2, [r3, #0]	@ float
 139:../MPU9150.c  ****   destination[1] =  (float)(rawData[1] - 128)/256. + 1.;
 568              		.loc 3 139 0
 569 00a4 7B68     		ldr	r3, [r7, #4]
 570 00a6 03F10404 		add	r4, r3, #4
 571 00aa 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 572 00ac A3F18003 		sub	r3, r3, #128
 573 00b0 07EE103A 		fmsr	s14, r3	@ int
 574 00b4 F8EEC77A 		fsitos	s15, s14
 575 00b8 17EE900A 		fmrs	r0, s15
 576 00bc FFF7FEFF 		bl	__aeabi_f2d
 577 00c0 0246     		mov	r2, r0
 578 00c2 0B46     		mov	r3, r1
 579 00c4 1046     		mov	r0, r2
 580 00c6 1946     		mov	r1, r3
 581 00c8 4FF00002 		mov	r2, #0
 582 00cc 4FF00003 		mov	r3, #0
 583 00d0 C4F27003 		movt	r3, 16496
 584 00d4 FFF7FEFF 		bl	__aeabi_ddiv
 585 00d8 0246     		mov	r2, r0
 586 00da 0B46     		mov	r3, r1
 587 00dc 1046     		mov	r0, r2
 588 00de 1946     		mov	r1, r3
 589 00e0 4FF00002 		mov	r2, #0
 590 00e4 4FF00003 		mov	r3, #0
 591 00e8 C3F6F073 		movt	r3, 16368
 592 00ec FFF7FEFF 		bl	__aeabi_dadd
 593 00f0 0246     		mov	r2, r0
 594 00f2 0B46     		mov	r3, r1
 595 00f4 1046     		mov	r0, r2
 596 00f6 1946     		mov	r1, r3
 597 00f8 FFF7FEFF 		bl	__aeabi_d2f
 598 00fc 0346     		mov	r3, r0	@ float
 599 00fe 2360     		str	r3, [r4, #0]	@ float
 140:../MPU9150.c  ****   destination[2] =  (float)(rawData[2] - 128)/256. + 1.;
 600              		.loc 3 140 0
 601 0100 7B68     		ldr	r3, [r7, #4]
 602 0102 03F10804 		add	r4, r3, #8
 603 0106 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 604 0108 A3F18003 		sub	r3, r3, #128
 605 010c 07EE103A 		fmsr	s14, r3	@ int
 606 0110 F8EEC77A 		fsitos	s15, s14
 607 0114 17EE900A 		fmrs	r0, s15
 608 0118 FFF7FEFF 		bl	__aeabi_f2d
 609 011c 0246     		mov	r2, r0
 610 011e 0B46     		mov	r3, r1
 611 0120 1046     		mov	r0, r2
 612 0122 1946     		mov	r1, r3
 613 0124 4FF00002 		mov	r2, #0
 614 0128 4FF00003 		mov	r3, #0
 615 012c C4F27003 		movt	r3, 16496
 616 0130 FFF7FEFF 		bl	__aeabi_ddiv
 617 0134 0246     		mov	r2, r0
 618 0136 0B46     		mov	r3, r1
 619 0138 1046     		mov	r0, r2
 620 013a 1946     		mov	r1, r3
 621 013c 4FF00002 		mov	r2, #0
 622 0140 4FF00003 		mov	r3, #0
 623 0144 C3F6F073 		movt	r3, 16368
 624 0148 FFF7FEFF 		bl	__aeabi_dadd
 625 014c 0246     		mov	r2, r0
 626 014e 0B46     		mov	r3, r1
 627 0150 1046     		mov	r0, r2
 628 0152 1946     		mov	r1, r3
 629 0154 FFF7FEFF 		bl	__aeabi_d2f
 630 0158 0346     		mov	r3, r0	@ float
 631 015a 2360     		str	r3, [r4, #0]	@ float
 141:../MPU9150.c  **** }
 632              		.loc 3 141 0
 633 015c 07F11407 		add	r7, r7, #20
 634 0160 BD46     		mov	sp, r7
 635 0162 90BD     		pop	{r4, r7, pc}
 636              		.cfi_endproc
 637              	.LFE155:
 639              		.section	.text.MPU9150_Calibrate,"ax",%progbits
 640              		.align	2
 641              		.global	MPU9150_Calibrate
 642              		.thumb
 643              		.thumb_func
 645              	MPU9150_Calibrate:
 646              	.LFB156:
 142:../MPU9150.c  **** 
 143:../MPU9150.c  **** // Function which accumulates gyro and accelerometer data after device initialization. It calculate
 144:../MPU9150.c  **** // of the at-rest readings and then loads the resulting offsets into accelerometer and gyro bias re
 145:../MPU9150.c  **** void MPU9150_Calibrate()
 146:../MPU9150.c  **** {
 647              		.loc 3 146 0
 648              		.cfi_startproc
 649              		@ args = 0, pretend = 0, frame = 80
 650              		@ frame_needed = 1, uses_anonymous_args = 0
 651 0000 80B5     		push	{r7, lr}
 652              	.LCFI15:
 653              		.cfi_def_cfa_offset 8
 654              		.cfi_offset 7, -8
 655              		.cfi_offset 14, -4
 656 0002 94B0     		sub	sp, sp, #80
 657              	.LCFI16:
 658              		.cfi_def_cfa_offset 88
 659 0004 00AF     		add	r7, sp, #0
 660              	.LCFI17:
 661              		.cfi_def_cfa_register 7
 147:../MPU9150.c  **** 	uint8_t data[12]; // data array to hold accelerometer and gyro x, y, z, data
 148:../MPU9150.c  **** 	uint16_t ii, packet_count, fifo_count;
 149:../MPU9150.c  **** 	int32_t gyro_bias[3]  = {0, 0, 0}, accel_bias[3] = {0, 0, 0};
 662              		.loc 3 149 0
 663 0006 4FF00003 		mov	r3, #0
 664 000a FB62     		str	r3, [r7, #44]
 665 000c 4FF00003 		mov	r3, #0
 666 0010 3B63     		str	r3, [r7, #48]
 667 0012 4FF00003 		mov	r3, #0
 668 0016 7B63     		str	r3, [r7, #52]
 669 0018 4FF00003 		mov	r3, #0
 670 001c 3B62     		str	r3, [r7, #32]
 671 001e 4FF00003 		mov	r3, #0
 672 0022 7B62     		str	r3, [r7, #36]
 673 0024 4FF00003 		mov	r3, #0
 674 0028 BB62     		str	r3, [r7, #40]
 150:../MPU9150.c  **** 
 151:../MPU9150.c  **** 	// reset device, reset all registers, clear gyro and accelerometer bias registers
 152:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, PWR_MGMT_1, 0x80); // Write a one to bit 7 reset bit; toggle res
 675              		.loc 3 152 0
 676 002a 4FF0D000 		mov	r0, #208
 677 002e 4FF06B01 		mov	r1, #107
 678 0032 4FF08002 		mov	r2, #128
 679 0036 FFF7FEFF 		bl	I2Cdev_writeByte
 153:../MPU9150.c  **** 	delay(100);
 680              		.loc 3 153 0
 681 003a 4FF06400 		mov	r0, #100
 682 003e FFF7FEFF 		bl	delay
 154:../MPU9150.c  **** 
 155:../MPU9150.c  **** 	// get stable time source
 156:../MPU9150.c  **** 	// Set clock source to be PLL with x-axis gyroscope reference, bits 2:0 = 001
 157:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, PWR_MGMT_1, 0x01);
 683              		.loc 3 157 0
 684 0042 4FF0D000 		mov	r0, #208
 685 0046 4FF06B01 		mov	r1, #107
 686 004a 4FF00102 		mov	r2, #1
 687 004e FFF7FEFF 		bl	I2Cdev_writeByte
 158:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, PWR_MGMT_2, 0x00);
 688              		.loc 3 158 0
 689 0052 4FF0D000 		mov	r0, #208
 690 0056 4FF06C01 		mov	r1, #108
 691 005a 4FF00002 		mov	r2, #0
 692 005e FFF7FEFF 		bl	I2Cdev_writeByte
 159:../MPU9150.c  **** 	delay(200);
 693              		.loc 3 159 0
 694 0062 4FF0C800 		mov	r0, #200
 695 0066 FFF7FEFF 		bl	delay
 160:../MPU9150.c  **** 
 161:../MPU9150.c  **** 	// Configure device for bias calculation
 162:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, INT_ENABLE, 0x00);   // Disable all interrupts
 696              		.loc 3 162 0
 697 006a 4FF0D000 		mov	r0, #208
 698 006e 4FF03801 		mov	r1, #56
 699 0072 4FF00002 		mov	r2, #0
 700 0076 FFF7FEFF 		bl	I2Cdev_writeByte
 163:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, FIFO_EN, 0x00);      // Disable FIFO
 701              		.loc 3 163 0
 702 007a 4FF0D000 		mov	r0, #208
 703 007e 4FF02301 		mov	r1, #35
 704 0082 4FF00002 		mov	r2, #0
 705 0086 FFF7FEFF 		bl	I2Cdev_writeByte
 164:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, PWR_MGMT_1, 0x00);   // Turn on internal clock source
 706              		.loc 3 164 0
 707 008a 4FF0D000 		mov	r0, #208
 708 008e 4FF06B01 		mov	r1, #107
 709 0092 4FF00002 		mov	r2, #0
 710 0096 FFF7FEFF 		bl	I2Cdev_writeByte
 165:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, I2C_MST_CTRL, 0x00); // Disable I2C master
 711              		.loc 3 165 0
 712 009a 4FF0D000 		mov	r0, #208
 713 009e 4FF02401 		mov	r1, #36
 714 00a2 4FF00002 		mov	r2, #0
 715 00a6 FFF7FEFF 		bl	I2Cdev_writeByte
 166:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, USER_CTRL, 0x00);    // Disable FIFO and I2C master modes
 716              		.loc 3 166 0
 717 00aa 4FF0D000 		mov	r0, #208
 718 00ae 4FF06A01 		mov	r1, #106
 719 00b2 4FF00002 		mov	r2, #0
 720 00b6 FFF7FEFF 		bl	I2Cdev_writeByte
 167:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, USER_CTRL, 0x0C);    // Reset FIFO and DMP
 721              		.loc 3 167 0
 722 00ba 4FF0D000 		mov	r0, #208
 723 00be 4FF06A01 		mov	r1, #106
 724 00c2 4FF00C02 		mov	r2, #12
 725 00c6 FFF7FEFF 		bl	I2Cdev_writeByte
 168:../MPU9150.c  **** 	delay(15);
 726              		.loc 3 168 0
 727 00ca 4FF00F00 		mov	r0, #15
 728 00ce FFF7FEFF 		bl	delay
 169:../MPU9150.c  **** 
 170:../MPU9150.c  **** 	// Configure MPU6050 gyro and accelerometer for bias calculation
 171:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, CONFIG, 0x01);      // Set low-pass filter to 188 Hz
 729              		.loc 3 171 0
 730 00d2 4FF0D000 		mov	r0, #208
 731 00d6 4FF01A01 		mov	r1, #26
 732 00da 4FF00102 		mov	r2, #1
 733 00de FFF7FEFF 		bl	I2Cdev_writeByte
 172:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, SMPLRT_DIV, 0x00);  // Set sample rate to 1 kHz
 734              		.loc 3 172 0
 735 00e2 4FF0D000 		mov	r0, #208
 736 00e6 4FF01901 		mov	r1, #25
 737 00ea 4FF00002 		mov	r2, #0
 738 00ee FFF7FEFF 		bl	I2Cdev_writeByte
 173:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, GYRO_CONFIG, 0x00);  // Set gyro full-scale to 250 degrees per s
 739              		.loc 3 173 0
 740 00f2 4FF0D000 		mov	r0, #208
 741 00f6 4FF01B01 		mov	r1, #27
 742 00fa 4FF00002 		mov	r2, #0
 743 00fe FFF7FEFF 		bl	I2Cdev_writeByte
 174:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, ACCEL_CONFIG, 0x00); // Set accelerometer full-scale to 2 g, max
 744              		.loc 3 174 0
 745 0102 4FF0D000 		mov	r0, #208
 746 0106 4FF01C01 		mov	r1, #28
 747 010a 4FF00002 		mov	r2, #0
 748 010e FFF7FEFF 		bl	I2Cdev_writeByte
 175:../MPU9150.c  **** 
 176:../MPU9150.c  **** 	uint16_t  accelsensitivity = 16384;  // = 16384 LSB/g
 749              		.loc 3 176 0
 750 0112 4FF48043 		mov	r3, #16384
 751 0116 A7F84C30 		strh	r3, [r7, #76]	@ movhi
 177:../MPU9150.c  **** 
 178:../MPU9150.c  **** 	// Configure FIFO to capture accelerometer and gyro data for bias calculation
 179:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, USER_CTRL, 0x40);   // Enable FIFO
 752              		.loc 3 179 0
 753 011a 4FF0D000 		mov	r0, #208
 754 011e 4FF06A01 		mov	r1, #106
 755 0122 4FF04002 		mov	r2, #64
 756 0126 FFF7FEFF 		bl	I2Cdev_writeByte
 180:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, FIFO_EN, 0x78);     // Enable gyro and accelerometer sensors for
 757              		.loc 3 180 0
 758 012a 4FF0D000 		mov	r0, #208
 759 012e 4FF02301 		mov	r1, #35
 760 0132 4FF07802 		mov	r2, #120
 761 0136 FFF7FEFF 		bl	I2Cdev_writeByte
 181:../MPU9150.c  **** 	delay(80); // accumulate 80 samples in 80 milliseconds = 960 bytes
 762              		.loc 3 181 0
 763 013a 4FF05000 		mov	r0, #80
 764 013e FFF7FEFF 		bl	delay
 182:../MPU9150.c  **** 
 183:../MPU9150.c  **** 	// At end of sample accumulation, turn off FIFO sensor read
 184:../MPU9150.c  **** 	I2Cdev_writeByte(MPU9150_ADDRESS, FIFO_EN, 0x00);        // Disable gyro and accelerometer sensors
 765              		.loc 3 184 0
 766 0142 4FF0D000 		mov	r0, #208
 767 0146 4FF02301 		mov	r1, #35
 768 014a 4FF00002 		mov	r2, #0
 769 014e FFF7FEFF 		bl	I2Cdev_writeByte
 185:../MPU9150.c  **** 	I2Cdev_readBytes(MPU9150_ADDRESS, FIFO_COUNTH, 2, &data[0]); // read FIFO sample count
 770              		.loc 3 185 0
 771 0152 07F13803 		add	r3, r7, #56
 772 0156 4FF0D000 		mov	r0, #208
 773 015a 4FF07201 		mov	r1, #114
 774 015e 4FF00202 		mov	r2, #2
 775 0162 FFF7FEFF 		bl	I2Cdev_readBytes
 186:../MPU9150.c  **** 	fifo_count = ((uint16_t)data[0] << 8) | data[1];
 776              		.loc 3 186 0
 777 0166 97F83830 		ldrb	r3, [r7, #56]	@ zero_extendqisi2
 778 016a 4FEA0323 		lsl	r3, r3, #8
 779 016e 9AB2     		uxth	r2, r3
 780 0170 97F83930 		ldrb	r3, [r7, #57]	@ zero_extendqisi2
 781 0174 1343     		orrs	r3, r3, r2
 782 0176 9BB2     		uxth	r3, r3
 783 0178 A7F84A30 		strh	r3, [r7, #74]	@ movhi
 187:../MPU9150.c  **** 	packet_count = fifo_count/12;// How many sets of full gyro and accelerometer data for averaging
 784              		.loc 3 187 0
 785 017c B7F84A20 		ldrh	r2, [r7, #74]
 786 0180 4AF6AB23 		movw	r3, #43691
 787 0184 CAF6AA23 		movt	r3, 43690
 788 0188 A3FB0213 		umull	r1, r3, r3, r2
 789 018c 4FEAD303 		lsr	r3, r3, #3
 790 0190 A7F84830 		strh	r3, [r7, #72]	@ movhi
 188:../MPU9150.c  **** 
 189:../MPU9150.c  **** 	for (ii = 0; ii < packet_count; ii++)
 791              		.loc 3 189 0
 792 0194 4FF00003 		mov	r3, #0
 793 0198 A7F84E30 		strh	r3, [r7, #78]	@ movhi
 794 019c 7BE0     		b	.L10
 795              	.L11:
 796              	.LBB2:
 190:../MPU9150.c  **** 	{
 191:../MPU9150.c  **** 		int16_t accel_temp[3] = {0, 0, 0}, gyro_temp[3] = {0, 0, 0};
 797              		.loc 3 191 0 discriminator 2
 798 019e 4FF00003 		mov	r3, #0
 799 01a2 3B81     		strh	r3, [r7, #8]	@ movhi
 800 01a4 4FF00003 		mov	r3, #0
 801 01a8 7B81     		strh	r3, [r7, #10]	@ movhi
 802 01aa 4FF00003 		mov	r3, #0
 803 01ae BB81     		strh	r3, [r7, #12]	@ movhi
 804 01b0 4FF00003 		mov	r3, #0
 805 01b4 3B80     		strh	r3, [r7, #0]	@ movhi
 806 01b6 4FF00003 		mov	r3, #0
 807 01ba 7B80     		strh	r3, [r7, #2]	@ movhi
 808 01bc 4FF00003 		mov	r3, #0
 809 01c0 BB80     		strh	r3, [r7, #4]	@ movhi
 192:../MPU9150.c  **** 		I2Cdev_readBytes(MPU9150_ADDRESS, FIFO_R_W, 12, &data[0]); // read data for averaging
 810              		.loc 3 192 0 discriminator 2
 811 01c2 07F13803 		add	r3, r7, #56
 812 01c6 4FF0D000 		mov	r0, #208
 813 01ca 4FF07401 		mov	r1, #116
 814 01ce 4FF00C02 		mov	r2, #12
 815 01d2 FFF7FEFF 		bl	I2Cdev_readBytes
 193:../MPU9150.c  **** 		accel_temp[0] = (int16_t) (((int16_t)data[0] << 8) | data[1]  ) ;  // Form signed 16-bit integer 
 816              		.loc 3 193 0 discriminator 2
 817 01d6 97F83830 		ldrb	r3, [r7, #56]	@ zero_extendqisi2
 818 01da 4FEA0323 		lsl	r3, r3, #8
 819 01de 9AB2     		uxth	r2, r3
 820 01e0 97F83930 		ldrb	r3, [r7, #57]	@ zero_extendqisi2
 821 01e4 1343     		orrs	r3, r3, r2
 822 01e6 9BB2     		uxth	r3, r3
 823 01e8 3B81     		strh	r3, [r7, #8]	@ movhi
 194:../MPU9150.c  **** 		accel_temp[1] = (int16_t) (((int16_t)data[2] << 8) | data[3]  ) ;
 824              		.loc 3 194 0 discriminator 2
 825 01ea 97F83A30 		ldrb	r3, [r7, #58]	@ zero_extendqisi2
 826 01ee 4FEA0323 		lsl	r3, r3, #8
 827 01f2 9AB2     		uxth	r2, r3
 828 01f4 97F83B30 		ldrb	r3, [r7, #59]	@ zero_extendqisi2
 829 01f8 1343     		orrs	r3, r3, r2
 830 01fa 9BB2     		uxth	r3, r3
 831 01fc 7B81     		strh	r3, [r7, #10]	@ movhi
 195:../MPU9150.c  **** 		accel_temp[2] = (int16_t) (((int16_t)data[4] << 8) | data[5]  ) ;
 832              		.loc 3 195 0 discriminator 2
 833 01fe 97F83C30 		ldrb	r3, [r7, #60]	@ zero_extendqisi2
 834 0202 4FEA0323 		lsl	r3, r3, #8
 835 0206 9AB2     		uxth	r2, r3
 836 0208 97F83D30 		ldrb	r3, [r7, #61]	@ zero_extendqisi2
 837 020c 1343     		orrs	r3, r3, r2
 838 020e 9BB2     		uxth	r3, r3
 839 0210 BB81     		strh	r3, [r7, #12]	@ movhi
 196:../MPU9150.c  **** 		gyro_temp[0]  = (int16_t) (((int16_t)data[6] << 8) | data[7]  ) ;
 840              		.loc 3 196 0 discriminator 2
 841 0212 97F83E30 		ldrb	r3, [r7, #62]	@ zero_extendqisi2
 842 0216 4FEA0323 		lsl	r3, r3, #8
 843 021a 9AB2     		uxth	r2, r3
 844 021c 97F83F30 		ldrb	r3, [r7, #63]	@ zero_extendqisi2
 845 0220 1343     		orrs	r3, r3, r2
 846 0222 9BB2     		uxth	r3, r3
 847 0224 3B80     		strh	r3, [r7, #0]	@ movhi
 197:../MPU9150.c  **** 		gyro_temp[1]  = (int16_t) (((int16_t)data[8] << 8) | data[9]  ) ;
 848              		.loc 3 197 0 discriminator 2
 849 0226 97F84030 		ldrb	r3, [r7, #64]	@ zero_extendqisi2
 850 022a 4FEA0323 		lsl	r3, r3, #8
 851 022e 9AB2     		uxth	r2, r3
 852 0230 97F84130 		ldrb	r3, [r7, #65]	@ zero_extendqisi2
 853 0234 1343     		orrs	r3, r3, r2
 854 0236 9BB2     		uxth	r3, r3
 855 0238 7B80     		strh	r3, [r7, #2]	@ movhi
 198:../MPU9150.c  **** 		gyro_temp[2]  = (int16_t) (((int16_t)data[10] << 8) | data[11]) ;
 856              		.loc 3 198 0 discriminator 2
 857 023a 97F84230 		ldrb	r3, [r7, #66]	@ zero_extendqisi2
 858 023e 4FEA0323 		lsl	r3, r3, #8
 859 0242 9AB2     		uxth	r2, r3
 860 0244 97F84330 		ldrb	r3, [r7, #67]	@ zero_extendqisi2
 861 0248 1343     		orrs	r3, r3, r2
 862 024a 9BB2     		uxth	r3, r3
 863 024c BB80     		strh	r3, [r7, #4]	@ movhi
 199:../MPU9150.c  **** 
 200:../MPU9150.c  **** 		accel_bias[0] += (int32_t) accel_temp[0]; // Sum individual signed 16-bit biases to get accumulat
 864              		.loc 3 200 0 discriminator 2
 865 024e 3A6A     		ldr	r2, [r7, #32]
 866 0250 3B89     		ldrh	r3, [r7, #8]
 867 0252 1BB2     		sxth	r3, r3
 868 0254 D318     		adds	r3, r2, r3
 869 0256 3B62     		str	r3, [r7, #32]
 201:../MPU9150.c  **** 		accel_bias[1] += (int32_t) accel_temp[1];
 870              		.loc 3 201 0 discriminator 2
 871 0258 7A6A     		ldr	r2, [r7, #36]
 872 025a 7B89     		ldrh	r3, [r7, #10]
 873 025c 1BB2     		sxth	r3, r3
 874 025e D318     		adds	r3, r2, r3
 875 0260 7B62     		str	r3, [r7, #36]
 202:../MPU9150.c  **** 		accel_bias[2] += (int32_t) accel_temp[2];
 876              		.loc 3 202 0 discriminator 2
 877 0262 BA6A     		ldr	r2, [r7, #40]
 878 0264 BB89     		ldrh	r3, [r7, #12]
 879 0266 1BB2     		sxth	r3, r3
 880 0268 D318     		adds	r3, r2, r3
 881 026a BB62     		str	r3, [r7, #40]
 203:../MPU9150.c  **** 		gyro_bias[0]  += (int32_t) gyro_temp[0];
 882              		.loc 3 203 0 discriminator 2
 883 026c FA6A     		ldr	r2, [r7, #44]
 884 026e 3B88     		ldrh	r3, [r7, #0]
 885 0270 1BB2     		sxth	r3, r3
 886 0272 D318     		adds	r3, r2, r3
 887 0274 FB62     		str	r3, [r7, #44]
 204:../MPU9150.c  **** 		gyro_bias[1]  += (int32_t) gyro_temp[1];
 888              		.loc 3 204 0 discriminator 2
 889 0276 3A6B     		ldr	r2, [r7, #48]
 890 0278 7B88     		ldrh	r3, [r7, #2]
 891 027a 1BB2     		sxth	r3, r3
 892 027c D318     		adds	r3, r2, r3
 893 027e 3B63     		str	r3, [r7, #48]
 205:../MPU9150.c  **** 		gyro_bias[2]  += (int32_t) gyro_temp[2];
 894              		.loc 3 205 0 discriminator 2
 895 0280 7A6B     		ldr	r2, [r7, #52]
 896 0282 BB88     		ldrh	r3, [r7, #4]
 897 0284 1BB2     		sxth	r3, r3
 898 0286 D318     		adds	r3, r2, r3
 899 0288 7B63     		str	r3, [r7, #52]
 900              	.LBE2:
 189:../MPU9150.c  **** 	for (ii = 0; ii < packet_count; ii++)
 901              		.loc 3 189 0 discriminator 2
 902 028a B7F84E30 		ldrh	r3, [r7, #78]	@ movhi
 903 028e 03F10103 		add	r3, r3, #1
 904 0292 A7F84E30 		strh	r3, [r7, #78]	@ movhi
 905              	.L10:
 189:../MPU9150.c  **** 	for (ii = 0; ii < packet_count; ii++)
 906              		.loc 3 189 0 is_stmt 0 discriminator 1
 907 0296 B7F84E20 		ldrh	r2, [r7, #78]
 908 029a B7F84830 		ldrh	r3, [r7, #72]
 909 029e 9A42     		cmp	r2, r3
 910 02a0 FFF47DAF 		bcc	.L11
 206:../MPU9150.c  **** 	}
 207:../MPU9150.c  **** 
 208:../MPU9150.c  **** 	accel_bias[0] /= (int32_t) packet_count; // Normalize sums to get average count biases
 911              		.loc 3 208 0 is_stmt 1
 912 02a4 3A6A     		ldr	r2, [r7, #32]
 913 02a6 B7F84830 		ldrh	r3, [r7, #72]
 914 02aa 92FBF3F3 		sdiv	r3, r2, r3
 915 02ae 3B62     		str	r3, [r7, #32]
 209:../MPU9150.c  ****     accel_bias[1] /= (int32_t) packet_count;
 916              		.loc 3 209 0
 917 02b0 7A6A     		ldr	r2, [r7, #36]
 918 02b2 B7F84830 		ldrh	r3, [r7, #72]
 919 02b6 92FBF3F3 		sdiv	r3, r2, r3
 920 02ba 7B62     		str	r3, [r7, #36]
 210:../MPU9150.c  ****     accel_bias[2] /= (int32_t) packet_count;
 921              		.loc 3 210 0
 922 02bc BA6A     		ldr	r2, [r7, #40]
 923 02be B7F84830 		ldrh	r3, [r7, #72]
 924 02c2 92FBF3F3 		sdiv	r3, r2, r3
 925 02c6 BB62     		str	r3, [r7, #40]
 211:../MPU9150.c  ****     gyro_bias[0]  /= (int32_t) packet_count;
 926              		.loc 3 211 0
 927 02c8 FA6A     		ldr	r2, [r7, #44]
 928 02ca B7F84830 		ldrh	r3, [r7, #72]
 929 02ce 92FBF3F3 		sdiv	r3, r2, r3
 930 02d2 FB62     		str	r3, [r7, #44]
 212:../MPU9150.c  ****     gyro_bias[1]  /= (int32_t) packet_count;
 931              		.loc 3 212 0
 932 02d4 3A6B     		ldr	r2, [r7, #48]
 933 02d6 B7F84830 		ldrh	r3, [r7, #72]
 934 02da 92FBF3F3 		sdiv	r3, r2, r3
 935 02de 3B63     		str	r3, [r7, #48]
 213:../MPU9150.c  ****     gyro_bias[2]  /= (int32_t) packet_count;
 936              		.loc 3 213 0
 937 02e0 7A6B     		ldr	r2, [r7, #52]
 938 02e2 B7F84830 		ldrh	r3, [r7, #72]
 939 02e6 92FBF3F3 		sdiv	r3, r2, r3
 940 02ea 7B63     		str	r3, [r7, #52]
 214:../MPU9150.c  **** 
 215:../MPU9150.c  ****     if(accel_bias[2] > 0L)
 941              		.loc 3 215 0
 942 02ec BB6A     		ldr	r3, [r7, #40]
 943 02ee 002B     		cmp	r3, #0
 944 02f0 05DD     		ble	.L12
 216:../MPU9150.c  ****     	accel_bias[2] -= (int32_t) accelsensitivity;  // Remove gravity from the z-axis accelerometer 
 945              		.loc 3 216 0
 946 02f2 BA6A     		ldr	r2, [r7, #40]
 947 02f4 B7F84C30 		ldrh	r3, [r7, #76]
 948 02f8 D31A     		subs	r3, r2, r3
 949 02fa BB62     		str	r3, [r7, #40]
 950 02fc 04E0     		b	.L13
 951              	.L12:
 217:../MPU9150.c  ****     else
 218:../MPU9150.c  ****     	accel_bias[2] += (int32_t) accelsensitivity;
 952              		.loc 3 218 0
 953 02fe BA6A     		ldr	r2, [r7, #40]
 954 0300 B7F84C30 		ldrh	r3, [r7, #76]
 955 0304 D318     		adds	r3, r2, r3
 956 0306 BB62     		str	r3, [r7, #40]
 957              	.L13:
 219:../MPU9150.c  **** 
 220:../MPU9150.c  ****     // Construct the gyro biases for push to the hardware gyro bias registers, which are reset to z
 221:../MPU9150.c  ****     data[0] = (-gyro_bias[0]/4  >> 8) & 0xFF; // Divide by 4 to get 32.9 LSB per deg/s to conform t
 958              		.loc 3 221 0
 959 0308 FB6A     		ldr	r3, [r7, #44]
 960 030a C3F10003 		rsb	r3, r3, #0
 961 030e 002B     		cmp	r3, #0
 962 0310 01DA     		bge	.L14
 963 0312 03F10303 		add	r3, r3, #3
 964              	.L14:
 965 0316 4FEAA303 		asr	r3, r3, #2
 966 031a 4FEA2323 		asr	r3, r3, #8
 967 031e DBB2     		uxtb	r3, r3
 968 0320 87F83830 		strb	r3, [r7, #56]
 222:../MPU9150.c  ****     data[1] = (-gyro_bias[0]/4)       & 0xFF; // Biases are additive, so change sign on calculated 
 969              		.loc 3 222 0
 970 0324 FB6A     		ldr	r3, [r7, #44]
 971 0326 C3F10003 		rsb	r3, r3, #0
 972 032a 002B     		cmp	r3, #0
 973 032c 01DA     		bge	.L15
 974 032e 03F10303 		add	r3, r3, #3
 975              	.L15:
 976 0332 4FEAA303 		asr	r3, r3, #2
 977 0336 DBB2     		uxtb	r3, r3
 978 0338 87F83930 		strb	r3, [r7, #57]
 223:../MPU9150.c  ****     data[2] = (-gyro_bias[1]/4  >> 8) & 0xFF;
 979              		.loc 3 223 0
 980 033c 3B6B     		ldr	r3, [r7, #48]
 981 033e C3F10003 		rsb	r3, r3, #0
 982 0342 002B     		cmp	r3, #0
 983 0344 01DA     		bge	.L16
 984 0346 03F10303 		add	r3, r3, #3
 985              	.L16:
 986 034a 4FEAA303 		asr	r3, r3, #2
 987 034e 4FEA2323 		asr	r3, r3, #8
 988 0352 DBB2     		uxtb	r3, r3
 989 0354 87F83A30 		strb	r3, [r7, #58]
 224:../MPU9150.c  ****     data[3] = (-gyro_bias[1]/4)       & 0xFF;
 990              		.loc 3 224 0
 991 0358 3B6B     		ldr	r3, [r7, #48]
 992 035a C3F10003 		rsb	r3, r3, #0
 993 035e 002B     		cmp	r3, #0
 994 0360 01DA     		bge	.L17
 995 0362 03F10303 		add	r3, r3, #3
 996              	.L17:
 997 0366 4FEAA303 		asr	r3, r3, #2
 998 036a DBB2     		uxtb	r3, r3
 999 036c 87F83B30 		strb	r3, [r7, #59]
 225:../MPU9150.c  ****     data[4] = (-gyro_bias[2]/4  >> 8) & 0xFF;
 1000              		.loc 3 225 0
 1001 0370 7B6B     		ldr	r3, [r7, #52]
 1002 0372 C3F10003 		rsb	r3, r3, #0
 1003 0376 002B     		cmp	r3, #0
 1004 0378 01DA     		bge	.L18
 1005 037a 03F10303 		add	r3, r3, #3
 1006              	.L18:
 1007 037e 4FEAA303 		asr	r3, r3, #2
 1008 0382 4FEA2323 		asr	r3, r3, #8
 1009 0386 DBB2     		uxtb	r3, r3
 1010 0388 87F83C30 		strb	r3, [r7, #60]
 226:../MPU9150.c  ****     data[5] = (-gyro_bias[2]/4)       & 0xFF;
 1011              		.loc 3 226 0
 1012 038c 7B6B     		ldr	r3, [r7, #52]
 1013 038e C3F10003 		rsb	r3, r3, #0
 1014 0392 002B     		cmp	r3, #0
 1015 0394 01DA     		bge	.L19
 1016 0396 03F10303 		add	r3, r3, #3
 1017              	.L19:
 1018 039a 4FEAA303 		asr	r3, r3, #2
 1019 039e DBB2     		uxtb	r3, r3
 1020 03a0 87F83D30 		strb	r3, [r7, #61]
 227:../MPU9150.c  **** 
 228:../MPU9150.c  ****     // Push gyro biases to hardware registers
 229:../MPU9150.c  ****     I2Cdev_writeByte(MPU9150_ADDRESS, XG_OFFS_USRH, data[0]);
 1021              		.loc 3 229 0
 1022 03a4 97F83830 		ldrb	r3, [r7, #56]	@ zero_extendqisi2
 1023 03a8 4FF0D000 		mov	r0, #208
 1024 03ac 4FF01301 		mov	r1, #19
 1025 03b0 1A46     		mov	r2, r3
 1026 03b2 FFF7FEFF 		bl	I2Cdev_writeByte
 230:../MPU9150.c  ****     I2Cdev_writeByte(MPU9150_ADDRESS, XG_OFFS_USRL, data[1]);
 1027              		.loc 3 230 0
 1028 03b6 97F83930 		ldrb	r3, [r7, #57]	@ zero_extendqisi2
 1029 03ba 4FF0D000 		mov	r0, #208
 1030 03be 4FF01401 		mov	r1, #20
 1031 03c2 1A46     		mov	r2, r3
 1032 03c4 FFF7FEFF 		bl	I2Cdev_writeByte
 231:../MPU9150.c  ****     I2Cdev_writeByte(MPU9150_ADDRESS, YG_OFFS_USRH, data[2]);
 1033              		.loc 3 231 0
 1034 03c8 97F83A30 		ldrb	r3, [r7, #58]	@ zero_extendqisi2
 1035 03cc 4FF0D000 		mov	r0, #208
 1036 03d0 4FF01501 		mov	r1, #21
 1037 03d4 1A46     		mov	r2, r3
 1038 03d6 FFF7FEFF 		bl	I2Cdev_writeByte
 232:../MPU9150.c  ****     I2Cdev_writeByte(MPU9150_ADDRESS, YG_OFFS_USRL, data[3]);
 1039              		.loc 3 232 0
 1040 03da 97F83B30 		ldrb	r3, [r7, #59]	@ zero_extendqisi2
 1041 03de 4FF0D000 		mov	r0, #208
 1042 03e2 4FF01601 		mov	r1, #22
 1043 03e6 1A46     		mov	r2, r3
 1044 03e8 FFF7FEFF 		bl	I2Cdev_writeByte
 233:../MPU9150.c  ****     I2Cdev_writeByte(MPU9150_ADDRESS, ZG_OFFS_USRH, data[4]);
 1045              		.loc 3 233 0
 1046 03ec 97F83C30 		ldrb	r3, [r7, #60]	@ zero_extendqisi2
 1047 03f0 4FF0D000 		mov	r0, #208
 1048 03f4 4FF01701 		mov	r1, #23
 1049 03f8 1A46     		mov	r2, r3
 1050 03fa FFF7FEFF 		bl	I2Cdev_writeByte
 234:../MPU9150.c  ****     I2Cdev_writeByte(MPU9150_ADDRESS, ZG_OFFS_USRL, data[5]);
 1051              		.loc 3 234 0
 1052 03fe 97F83D30 		ldrb	r3, [r7, #61]	@ zero_extendqisi2
 1053 0402 4FF0D000 		mov	r0, #208
 1054 0406 4FF01801 		mov	r1, #24
 1055 040a 1A46     		mov	r2, r3
 1056 040c FFF7FEFF 		bl	I2Cdev_writeByte
 235:../MPU9150.c  **** 
 236:../MPU9150.c  ****     // Construct the accelerometer biases for push to the hardware accelerometer bias registers. Th
 237:../MPU9150.c  ****     // factory trim values which must be added to the calculated accelerometer biases; on boot up t
 238:../MPU9150.c  ****     // non-zero values. In addition, bit 0 of the lower byte must be preserved since it is used for
 239:../MPU9150.c  ****     // compensation calculations. Accelerometer bias registers expect bias input as 2048 LSB per g,
 240:../MPU9150.c  ****     // the accelerometer biases calculated above must be divided by 8.
 241:../MPU9150.c  **** 
 242:../MPU9150.c  ****     int32_t accel_bias_reg[3] = {0, 0, 0}; // A place to hold the factory accelerometer trim biases
 1057              		.loc 3 242 0
 1058 0410 4FF00003 		mov	r3, #0
 1059 0414 7B61     		str	r3, [r7, #20]
 1060 0416 4FF00003 		mov	r3, #0
 1061 041a BB61     		str	r3, [r7, #24]
 1062 041c 4FF00003 		mov	r3, #0
 1063 0420 FB61     		str	r3, [r7, #28]
 243:../MPU9150.c  ****     I2Cdev_readBytes(MPU9150_ADDRESS, XA_OFFSET_H, 2, &data[0]); // Read factory accelerometer trim
 1064              		.loc 3 243 0
 1065 0422 07F13803 		add	r3, r7, #56
 1066 0426 4FF0D000 		mov	r0, #208
 1067 042a 4FF00601 		mov	r1, #6
 1068 042e 4FF00202 		mov	r2, #2
 1069 0432 FFF7FEFF 		bl	I2Cdev_readBytes
 244:../MPU9150.c  ****     accel_bias_reg[0] = (int16_t) ((int16_t)data[0] << 8) | data[1];
 1070              		.loc 3 244 0
 1071 0436 97F83830 		ldrb	r3, [r7, #56]	@ zero_extendqisi2
 1072 043a 4FEA0323 		lsl	r3, r3, #8
 1073 043e 9BB2     		uxth	r3, r3
 1074 0440 1AB2     		sxth	r2, r3
 1075 0442 97F83930 		ldrb	r3, [r7, #57]	@ zero_extendqisi2
 1076 0446 1343     		orrs	r3, r3, r2
 1077 0448 7B61     		str	r3, [r7, #20]
 245:../MPU9150.c  ****     I2Cdev_readBytes(MPU9150_ADDRESS, YA_OFFSET_H, 2, &data[0]);
 1078              		.loc 3 245 0
 1079 044a 07F13803 		add	r3, r7, #56
 1080 044e 4FF0D000 		mov	r0, #208
 1081 0452 4FF00801 		mov	r1, #8
 1082 0456 4FF00202 		mov	r2, #2
 1083 045a FFF7FEFF 		bl	I2Cdev_readBytes
 246:../MPU9150.c  ****     accel_bias_reg[1] = (int16_t) ((int16_t)data[0] << 8) | data[1];
 1084              		.loc 3 246 0
 1085 045e 97F83830 		ldrb	r3, [r7, #56]	@ zero_extendqisi2
 1086 0462 4FEA0323 		lsl	r3, r3, #8
 1087 0466 9BB2     		uxth	r3, r3
 1088 0468 1AB2     		sxth	r2, r3
 1089 046a 97F83930 		ldrb	r3, [r7, #57]	@ zero_extendqisi2
 1090 046e 1343     		orrs	r3, r3, r2
 1091 0470 BB61     		str	r3, [r7, #24]
 247:../MPU9150.c  ****     I2Cdev_readBytes(MPU9150_ADDRESS, ZA_OFFSET_H, 2, &data[0]);
 1092              		.loc 3 247 0
 1093 0472 07F13803 		add	r3, r7, #56
 1094 0476 4FF0D000 		mov	r0, #208
 1095 047a 4FF00A01 		mov	r1, #10
 1096 047e 4FF00202 		mov	r2, #2
 1097 0482 FFF7FEFF 		bl	I2Cdev_readBytes
 248:../MPU9150.c  ****     accel_bias_reg[2] = (int16_t) ((int16_t)data[0] << 8) | data[1];
 1098              		.loc 3 248 0
 1099 0486 97F83830 		ldrb	r3, [r7, #56]	@ zero_extendqisi2
 1100 048a 4FEA0323 		lsl	r3, r3, #8
 1101 048e 9BB2     		uxth	r3, r3
 1102 0490 1AB2     		sxth	r2, r3
 1103 0492 97F83930 		ldrb	r3, [r7, #57]	@ zero_extendqisi2
 1104 0496 1343     		orrs	r3, r3, r2
 1105 0498 FB61     		str	r3, [r7, #28]
 249:../MPU9150.c  **** 
 250:../MPU9150.c  ****     uint32_t mask = 1uL; // Define mask for temperature compensation bit 0 of lower byte of acceler
 1106              		.loc 3 250 0
 1107 049a 4FF00103 		mov	r3, #1
 1108 049e 7B64     		str	r3, [r7, #68]
 251:../MPU9150.c  ****     uint8_t mask_bit[3] = {0, 0, 0}; // Define array to hold mask bit for each accelerometer bias a
 1109              		.loc 3 251 0
 1110 04a0 4FF00003 		mov	r3, #0
 1111 04a4 3B74     		strb	r3, [r7, #16]
 1112 04a6 4FF00003 		mov	r3, #0
 1113 04aa 7B74     		strb	r3, [r7, #17]
 1114 04ac 4FF00003 		mov	r3, #0
 1115 04b0 BB74     		strb	r3, [r7, #18]
 252:../MPU9150.c  **** 
 253:../MPU9150.c  ****     for(ii = 0; ii < 3; ii++)
 1116              		.loc 3 253 0
 1117 04b2 4FF00003 		mov	r3, #0
 1118 04b6 A7F84E30 		strh	r3, [r7, #78]	@ movhi
 1119 04ba 1CE0     		b	.L20
 1120              	.L22:
 254:../MPU9150.c  ****     {
 255:../MPU9150.c  ****     	if(accel_bias_reg[ii] & mask)
 1121              		.loc 3 255 0
 1122 04bc B7F84E30 		ldrh	r3, [r7, #78]
 1123 04c0 4FEA8303 		lsl	r3, r3, #2
 1124 04c4 07F15002 		add	r2, r7, #80
 1125 04c8 D318     		adds	r3, r2, r3
 1126 04ca 53F83C3C 		ldr	r3, [r3, #-60]
 1127 04ce 1A46     		mov	r2, r3
 1128 04d0 7B6C     		ldr	r3, [r7, #68]
 1129 04d2 1340     		ands	r3, r3, r2
 1130 04d4 002B     		cmp	r3, #0
 1131 04d6 08D0     		beq	.L21
 256:../MPU9150.c  ****     		mask_bit[ii] = 0x01; // If temperature compensation bit is set, record that fact in mask_bit
 1132              		.loc 3 256 0
 1133 04d8 B7F84E30 		ldrh	r3, [r7, #78]
 1134 04dc 07F15001 		add	r1, r7, #80
 1135 04e0 CB18     		adds	r3, r1, r3
 1136 04e2 4FF00102 		mov	r2, #1
 1137 04e6 03F8402C 		strb	r2, [r3, #-64]
 1138              	.L21:
 253:../MPU9150.c  ****     for(ii = 0; ii < 3; ii++)
 1139              		.loc 3 253 0
 1140 04ea B7F84E30 		ldrh	r3, [r7, #78]	@ movhi
 1141 04ee 03F10103 		add	r3, r3, #1
 1142 04f2 A7F84E30 		strh	r3, [r7, #78]	@ movhi
 1143              	.L20:
 253:../MPU9150.c  ****     for(ii = 0; ii < 3; ii++)
 1144              		.loc 3 253 0 is_stmt 0 discriminator 1
 1145 04f6 B7F84E30 		ldrh	r3, [r7, #78]
 1146 04fa 022B     		cmp	r3, #2
 1147 04fc DED9     		bls	.L22
 257:../MPU9150.c  ****     }
 258:../MPU9150.c  **** 
 259:../MPU9150.c  ****     // Construct total accelerometer bias, including calculated average accelerometer bias from abo
 260:../MPU9150.c  ****     accel_bias_reg[0] -= (accel_bias[0]/8); // Subtract calculated averaged accelerometer bias scal
 1148              		.loc 3 260 0 is_stmt 1
 1149 04fe 7A69     		ldr	r2, [r7, #20]
 1150 0500 3B6A     		ldr	r3, [r7, #32]
 1151 0502 002B     		cmp	r3, #0
 1152 0504 01DA     		bge	.L23
 1153 0506 03F10703 		add	r3, r3, #7
 1154              	.L23:
 1155 050a 4FEAE303 		asr	r3, r3, #3
 1156 050e D31A     		subs	r3, r2, r3
 1157 0510 7B61     		str	r3, [r7, #20]
 261:../MPU9150.c  ****     accel_bias_reg[1] -= (accel_bias[1]/8);
 1158              		.loc 3 261 0
 1159 0512 BA69     		ldr	r2, [r7, #24]
 1160 0514 7B6A     		ldr	r3, [r7, #36]
 1161 0516 002B     		cmp	r3, #0
 1162 0518 01DA     		bge	.L24
 1163 051a 03F10703 		add	r3, r3, #7
 1164              	.L24:
 1165 051e 4FEAE303 		asr	r3, r3, #3
 1166 0522 D31A     		subs	r3, r2, r3
 1167 0524 BB61     		str	r3, [r7, #24]
 262:../MPU9150.c  ****     accel_bias_reg[2] -= (accel_bias[2]/8);
 1168              		.loc 3 262 0
 1169 0526 FA69     		ldr	r2, [r7, #28]
 1170 0528 BB6A     		ldr	r3, [r7, #40]
 1171 052a 002B     		cmp	r3, #0
 1172 052c 01DA     		bge	.L25
 1173 052e 03F10703 		add	r3, r3, #7
 1174              	.L25:
 1175 0532 4FEAE303 		asr	r3, r3, #3
 1176 0536 D31A     		subs	r3, r2, r3
 1177 0538 FB61     		str	r3, [r7, #28]
 263:../MPU9150.c  **** 
 264:../MPU9150.c  ****     data[0] = (accel_bias_reg[0] >> 8) & 0xFF;
 1178              		.loc 3 264 0
 1179 053a 7B69     		ldr	r3, [r7, #20]
 1180 053c 4FEA2323 		asr	r3, r3, #8
 1181 0540 DBB2     		uxtb	r3, r3
 1182 0542 87F83830 		strb	r3, [r7, #56]
 265:../MPU9150.c  ****     data[1] = (accel_bias_reg[0])      & 0xFF;
 1183              		.loc 3 265 0
 1184 0546 7B69     		ldr	r3, [r7, #20]
 1185 0548 DBB2     		uxtb	r3, r3
 1186 054a 87F83930 		strb	r3, [r7, #57]
 266:../MPU9150.c  ****     data[1] = data[1] | mask_bit[0]; // preserve temperature compensation bit when writing back to 
 1187              		.loc 3 266 0
 1188 054e 97F83920 		ldrb	r2, [r7, #57]	@ zero_extendqisi2
 1189 0552 3B7C     		ldrb	r3, [r7, #16]	@ zero_extendqisi2
 1190 0554 1343     		orrs	r3, r3, r2
 1191 0556 DBB2     		uxtb	r3, r3
 1192 0558 87F83930 		strb	r3, [r7, #57]
 267:../MPU9150.c  ****     data[2] = (accel_bias_reg[1] >> 8) & 0xFF;
 1193              		.loc 3 267 0
 1194 055c BB69     		ldr	r3, [r7, #24]
 1195 055e 4FEA2323 		asr	r3, r3, #8
 1196 0562 DBB2     		uxtb	r3, r3
 1197 0564 87F83A30 		strb	r3, [r7, #58]
 268:../MPU9150.c  ****     data[3] = (accel_bias_reg[1])      & 0xFF;
 1198              		.loc 3 268 0
 1199 0568 BB69     		ldr	r3, [r7, #24]
 1200 056a DBB2     		uxtb	r3, r3
 1201 056c 87F83B30 		strb	r3, [r7, #59]
 269:../MPU9150.c  ****     data[3] = data[3] | mask_bit[1]; // preserve temperature compensation bit when writing back to 
 1202              		.loc 3 269 0
 1203 0570 97F83B20 		ldrb	r2, [r7, #59]	@ zero_extendqisi2
 1204 0574 7B7C     		ldrb	r3, [r7, #17]	@ zero_extendqisi2
 1205 0576 1343     		orrs	r3, r3, r2
 1206 0578 DBB2     		uxtb	r3, r3
 1207 057a 87F83B30 		strb	r3, [r7, #59]
 270:../MPU9150.c  ****     data[4] = (accel_bias_reg[2] >> 8) & 0xFF;
 1208              		.loc 3 270 0
 1209 057e FB69     		ldr	r3, [r7, #28]
 1210 0580 4FEA2323 		asr	r3, r3, #8
 1211 0584 DBB2     		uxtb	r3, r3
 1212 0586 87F83C30 		strb	r3, [r7, #60]
 271:../MPU9150.c  ****     data[5] = (accel_bias_reg[2])      & 0xFF;
 1213              		.loc 3 271 0
 1214 058a FB69     		ldr	r3, [r7, #28]
 1215 058c DBB2     		uxtb	r3, r3
 1216 058e 87F83D30 		strb	r3, [r7, #61]
 272:../MPU9150.c  ****     data[5] = data[5] | mask_bit[2]; // preserve temperature compensation bit when writing back to 
 1217              		.loc 3 272 0
 1218 0592 97F83D20 		ldrb	r2, [r7, #61]	@ zero_extendqisi2
 1219 0596 BB7C     		ldrb	r3, [r7, #18]	@ zero_extendqisi2
 1220 0598 1343     		orrs	r3, r3, r2
 1221 059a DBB2     		uxtb	r3, r3
 1222 059c 87F83D30 		strb	r3, [r7, #61]
 273:../MPU9150.c  **** 
 274:../MPU9150.c  ****     // Push accelerometer biases to hardware registers
 275:../MPU9150.c  ****     I2Cdev_writeByte(MPU9150_ADDRESS, XA_OFFSET_H, data[0]);
 1223              		.loc 3 275 0
 1224 05a0 97F83830 		ldrb	r3, [r7, #56]	@ zero_extendqisi2
 1225 05a4 4FF0D000 		mov	r0, #208
 1226 05a8 4FF00601 		mov	r1, #6
 1227 05ac 1A46     		mov	r2, r3
 1228 05ae FFF7FEFF 		bl	I2Cdev_writeByte
 276:../MPU9150.c  ****     I2Cdev_writeByte(MPU9150_ADDRESS, XA_OFFSET_L_TC, data[1]);
 1229              		.loc 3 276 0
 1230 05b2 97F83930 		ldrb	r3, [r7, #57]	@ zero_extendqisi2
 1231 05b6 4FF0D000 		mov	r0, #208
 1232 05ba 4FF00701 		mov	r1, #7
 1233 05be 1A46     		mov	r2, r3
 1234 05c0 FFF7FEFF 		bl	I2Cdev_writeByte
 277:../MPU9150.c  ****     I2Cdev_writeByte(MPU9150_ADDRESS, YA_OFFSET_H, data[2]);
 1235              		.loc 3 277 0
 1236 05c4 97F83A30 		ldrb	r3, [r7, #58]	@ zero_extendqisi2
 1237 05c8 4FF0D000 		mov	r0, #208
 1238 05cc 4FF00801 		mov	r1, #8
 1239 05d0 1A46     		mov	r2, r3
 1240 05d2 FFF7FEFF 		bl	I2Cdev_writeByte
 278:../MPU9150.c  ****     I2Cdev_writeByte(MPU9150_ADDRESS, YA_OFFSET_L_TC, data[3]);
 1241              		.loc 3 278 0
 1242 05d6 97F83B30 		ldrb	r3, [r7, #59]	@ zero_extendqisi2
 1243 05da 4FF0D000 		mov	r0, #208
 1244 05de 4FF00901 		mov	r1, #9
 1245 05e2 1A46     		mov	r2, r3
 1246 05e4 FFF7FEFF 		bl	I2Cdev_writeByte
 279:../MPU9150.c  ****     I2Cdev_writeByte(MPU9150_ADDRESS, ZA_OFFSET_H, data[4]);
 1247              		.loc 3 279 0
 1248 05e8 97F83C30 		ldrb	r3, [r7, #60]	@ zero_extendqisi2
 1249 05ec 4FF0D000 		mov	r0, #208
 1250 05f0 4FF00A01 		mov	r1, #10
 1251 05f4 1A46     		mov	r2, r3
 1252 05f6 FFF7FEFF 		bl	I2Cdev_writeByte
 280:../MPU9150.c  ****     I2Cdev_writeByte(MPU9150_ADDRESS, ZA_OFFSET_L_TC, data[5]);
 1253              		.loc 3 280 0
 1254 05fa 97F83D30 		ldrb	r3, [r7, #61]	@ zero_extendqisi2
 1255 05fe 4FF0D000 		mov	r0, #208
 1256 0602 4FF00B01 		mov	r1, #11
 1257 0606 1A46     		mov	r2, r3
 1258 0608 FFF7FEFF 		bl	I2Cdev_writeByte
 281:../MPU9150.c  **** }
 1259              		.loc 3 281 0
 1260 060c 07F15007 		add	r7, r7, #80
 1261 0610 BD46     		mov	sp, r7
 1262 0612 80BD     		pop	{r7, pc}
 1263              		.cfi_endproc
 1264              	.LFE156:
 1266              		.global	__aeabi_dsub
 1267              		.global	__aeabi_dmul
 1268              		.section	.text.MPU9150_SelfTest,"ax",%progbits
 1269              		.align	2
 1270              		.global	MPU9150_SelfTest
 1271              		.thumb
 1272              		.thumb_func
 1274              	MPU9150_SelfTest:
 1275              	.LFB157:
 282:../MPU9150.c  **** 
 283:../MPU9150.c  **** // Accelerometer and gyroscope self test; check calibration wrt factory settings
 284:../MPU9150.c  **** bool MPU9150_SelfTest() // Should return percent deviation from factory trim values, +/- 14 or less
 285:../MPU9150.c  **** {
 1276              		.loc 3 285 0
 1277              		.cfi_startproc
 1278              		@ args = 0, pretend = 0, frame = 64
 1279              		@ frame_needed = 1, uses_anonymous_args = 0
 1280 0000 B0B5     		push	{r4, r5, r7, lr}
 1281              	.LCFI18:
 1282              		.cfi_def_cfa_offset 16
 1283              		.cfi_offset 4, -16
 1284              		.cfi_offset 5, -12
 1285              		.cfi_offset 7, -8
 1286              		.cfi_offset 14, -4
 1287 0002 90B0     		sub	sp, sp, #64
 1288              	.LCFI19:
 1289              		.cfi_def_cfa_offset 80
 1290 0004 00AF     		add	r7, sp, #0
 1291              	.LCFI20:
 1292              		.cfi_def_cfa_register 7
 286:../MPU9150.c  ****    uint8_t rawData[4];
 287:../MPU9150.c  ****    uint8_t selfTest[6];
 288:../MPU9150.c  ****    float factoryTrim[6];
 289:../MPU9150.c  ****    float result[6];
 290:../MPU9150.c  **** 
 291:../MPU9150.c  ****    // Configure the accelerometer for self-test
 292:../MPU9150.c  ****    I2Cdev_writeByte(MPU9150_ADDRESS, ACCEL_CONFIG, 0xF0); // Enable self test on all three axes and
 1293              		.loc 3 292 0
 1294 0006 4FF0D000 		mov	r0, #208
 1295 000a 4FF01C01 		mov	r1, #28
 1296 000e 4FF0F002 		mov	r2, #240
 1297 0012 FFF7FEFF 		bl	I2Cdev_writeByte
 293:../MPU9150.c  ****    I2Cdev_writeByte(MPU9150_ADDRESS, GYRO_CONFIG,  0xE0); // Enable self test on all three axes and
 1298              		.loc 3 293 0
 1299 0016 4FF0D000 		mov	r0, #208
 1300 001a 4FF01B01 		mov	r1, #27
 1301 001e 4FF0E002 		mov	r2, #224
 1302 0022 FFF7FEFF 		bl	I2Cdev_writeByte
 294:../MPU9150.c  ****    delay(250);  // Delay a while to let the device execute the self-test
 1303              		.loc 3 294 0
 1304 0026 4FF0FA00 		mov	r0, #250
 1305 002a FFF7FEFF 		bl	delay
 295:../MPU9150.c  ****    rawData[0] = I2Cdev_readByte(MPU9150_ADDRESS, SELF_TEST_X); // X-axis self-test results
 1306              		.loc 3 295 0
 1307 002e 4FF0D000 		mov	r0, #208
 1308 0032 4FF00D01 		mov	r1, #13
 1309 0036 FFF7FEFF 		bl	I2Cdev_readByte
 1310 003a 0346     		mov	r3, r0
 1311 003c 87F83830 		strb	r3, [r7, #56]
 296:../MPU9150.c  ****    rawData[1] = I2Cdev_readByte(MPU9150_ADDRESS, SELF_TEST_Y); // Y-axis self-test results
 1312              		.loc 3 296 0
 1313 0040 4FF0D000 		mov	r0, #208
 1314 0044 4FF00E01 		mov	r1, #14
 1315 0048 FFF7FEFF 		bl	I2Cdev_readByte
 1316 004c 0346     		mov	r3, r0
 1317 004e 87F83930 		strb	r3, [r7, #57]
 297:../MPU9150.c  ****    rawData[2] = I2Cdev_readByte(MPU9150_ADDRESS, SELF_TEST_Z); // Z-axis self-test results
 1318              		.loc 3 297 0
 1319 0052 4FF0D000 		mov	r0, #208
 1320 0056 4FF00F01 		mov	r1, #15
 1321 005a FFF7FEFF 		bl	I2Cdev_readByte
 1322 005e 0346     		mov	r3, r0
 1323 0060 87F83A30 		strb	r3, [r7, #58]
 298:../MPU9150.c  ****    rawData[3] = I2Cdev_readByte(MPU9150_ADDRESS, SELF_TEST_A); // Mixed-axis self-test results
 1324              		.loc 3 298 0
 1325 0064 4FF0D000 		mov	r0, #208
 1326 0068 4FF01001 		mov	r1, #16
 1327 006c FFF7FEFF 		bl	I2Cdev_readByte
 1328 0070 0346     		mov	r3, r0
 1329 0072 87F83B30 		strb	r3, [r7, #59]
 299:../MPU9150.c  ****    // Extract the acceleration test results first
 300:../MPU9150.c  ****    selfTest[0] = (rawData[0] >> 3) | (rawData[3] & 0x30) >> 4 ; // XA_TEST result is a five-bit uns
 1330              		.loc 3 300 0
 1331 0076 97F83830 		ldrb	r3, [r7, #56]	@ zero_extendqisi2
 1332 007a 4FEAD303 		lsr	r3, r3, #3
 1333 007e DBB2     		uxtb	r3, r3
 1334 0080 DAB2     		uxtb	r2, r3
 1335 0082 97F83B30 		ldrb	r3, [r7, #59]	@ zero_extendqisi2
 1336 0086 03F03003 		and	r3, r3, #48
 1337 008a 4FEA2313 		asr	r3, r3, #4
 1338 008e DBB2     		uxtb	r3, r3
 1339 0090 1343     		orrs	r3, r3, r2
 1340 0092 DBB2     		uxtb	r3, r3
 1341 0094 DBB2     		uxtb	r3, r3
 1342 0096 87F83030 		strb	r3, [r7, #48]
 301:../MPU9150.c  ****    selfTest[1] = (rawData[1] >> 3) | (rawData[3] & 0x0C) >> 4 ; // YA_TEST result is a five-bit uns
 1343              		.loc 3 301 0
 1344 009a 97F83930 		ldrb	r3, [r7, #57]	@ zero_extendqisi2
 1345 009e 4FEAD303 		lsr	r3, r3, #3
 1346 00a2 DBB2     		uxtb	r3, r3
 1347 00a4 87F83130 		strb	r3, [r7, #49]
 302:../MPU9150.c  ****    selfTest[2] = (rawData[2] >> 3) | (rawData[3] & 0x03) >> 4 ; // ZA_TEST result is a five-bit uns
 1348              		.loc 3 302 0
 1349 00a8 97F83A30 		ldrb	r3, [r7, #58]	@ zero_extendqisi2
 1350 00ac 4FEAD303 		lsr	r3, r3, #3
 1351 00b0 DBB2     		uxtb	r3, r3
 1352 00b2 87F83230 		strb	r3, [r7, #50]
 303:../MPU9150.c  ****    // Extract the gyration test results first
 304:../MPU9150.c  ****    selfTest[3] = rawData[0]  & 0x1F ; // XG_TEST result is a five-bit unsigned integer
 1353              		.loc 3 304 0
 1354 00b6 97F83830 		ldrb	r3, [r7, #56]	@ zero_extendqisi2
 1355 00ba 03F01F03 		and	r3, r3, #31
 1356 00be DBB2     		uxtb	r3, r3
 1357 00c0 87F83330 		strb	r3, [r7, #51]
 305:../MPU9150.c  ****    selfTest[4] = rawData[1]  & 0x1F ; // YG_TEST result is a five-bit unsigned integer
 1358              		.loc 3 305 0
 1359 00c4 97F83930 		ldrb	r3, [r7, #57]	@ zero_extendqisi2
 1360 00c8 03F01F03 		and	r3, r3, #31
 1361 00cc DBB2     		uxtb	r3, r3
 1362 00ce 87F83430 		strb	r3, [r7, #52]
 306:../MPU9150.c  ****    selfTest[5] = rawData[2]  & 0x1F ; // ZG_TEST result is a five-bit unsigned integer
 1363              		.loc 3 306 0
 1364 00d2 97F83A30 		ldrb	r3, [r7, #58]	@ zero_extendqisi2
 1365 00d6 03F01F03 		and	r3, r3, #31
 1366 00da DBB2     		uxtb	r3, r3
 1367 00dc 87F83530 		strb	r3, [r7, #53]
 307:../MPU9150.c  ****    // Process results to allow final comparison with factory set values
 308:../MPU9150.c  ****    factoryTrim[0] = (4096.0*0.34)*(pow( (0.92/0.34) , (((float)selfTest[0] - 1.0)/30.0))); // FT[Xa
 1368              		.loc 3 308 0
 1369 00e0 97F83030 		ldrb	r3, [r7, #48]	@ zero_extendqisi2
 1370 00e4 07EE103A 		fmsr	s14, r3	@ int
 1371 00e8 F8EE477A 		fuitos	s15, s14
 1372 00ec 17EE900A 		fmrs	r0, s15
 1373 00f0 FFF7FEFF 		bl	__aeabi_f2d
 1374 00f4 0246     		mov	r2, r0
 1375 00f6 0B46     		mov	r3, r1
 1376 00f8 1046     		mov	r0, r2
 1377 00fa 1946     		mov	r1, r3
 1378 00fc 4FF00002 		mov	r2, #0
 1379 0100 4FF00003 		mov	r3, #0
 1380 0104 C3F6F073 		movt	r3, 16368
 1381 0108 FFF7FEFF 		bl	__aeabi_dsub
 1382 010c 0246     		mov	r2, r0
 1383 010e 0B46     		mov	r3, r1
 1384 0110 1046     		mov	r0, r2
 1385 0112 1946     		mov	r1, r3
 1386 0114 4FF00002 		mov	r2, #0
 1387 0118 4FF00003 		mov	r3, #0
 1388 011c C4F23E03 		movt	r3, 16446
 1389 0120 FFF7FEFF 		bl	__aeabi_ddiv
 1390 0124 0246     		mov	r2, r0
 1391 0126 0B46     		mov	r3, r1
 1392 0128 D9A1     		adr	r1, .L44
 1393 012a D1E90001 		ldrd	r0, [r1]
 1394 012e FFF7FEFF 		bl	pow
 1395 0132 0246     		mov	r2, r0
 1396 0134 0B46     		mov	r3, r1
 1397 0136 1046     		mov	r0, r2
 1398 0138 1946     		mov	r1, r3
 1399 013a D7A3     		adr	r3, .L44+8
 1400 013c D3E90023 		ldrd	r2, [r3]
 1401 0140 FFF7FEFF 		bl	__aeabi_dmul
 1402 0144 0246     		mov	r2, r0
 1403 0146 0B46     		mov	r3, r1
 1404 0148 1046     		mov	r0, r2
 1405 014a 1946     		mov	r1, r3
 1406 014c FFF7FEFF 		bl	__aeabi_d2f
 1407 0150 0346     		mov	r3, r0	@ float
 1408 0152 BB61     		str	r3, [r7, #24]	@ float
 309:../MPU9150.c  ****    factoryTrim[1] = (4096.0*0.34)*(pow( (0.92/0.34) , (((float)selfTest[1] - 1.0)/30.0))); // FT[Ya
 1409              		.loc 3 309 0
 1410 0154 97F83130 		ldrb	r3, [r7, #49]	@ zero_extendqisi2
 1411 0158 07EE103A 		fmsr	s14, r3	@ int
 1412 015c F8EE477A 		fuitos	s15, s14
 1413 0160 17EE900A 		fmrs	r0, s15
 1414 0164 FFF7FEFF 		bl	__aeabi_f2d
 1415 0168 0246     		mov	r2, r0
 1416 016a 0B46     		mov	r3, r1
 1417 016c 1046     		mov	r0, r2
 1418 016e 1946     		mov	r1, r3
 1419 0170 4FF00002 		mov	r2, #0
 1420 0174 4FF00003 		mov	r3, #0
 1421 0178 C3F6F073 		movt	r3, 16368
 1422 017c FFF7FEFF 		bl	__aeabi_dsub
 1423 0180 0246     		mov	r2, r0
 1424 0182 0B46     		mov	r3, r1
 1425 0184 1046     		mov	r0, r2
 1426 0186 1946     		mov	r1, r3
 1427 0188 4FF00002 		mov	r2, #0
 1428 018c 4FF00003 		mov	r3, #0
 1429 0190 C4F23E03 		movt	r3, 16446
 1430 0194 FFF7FEFF 		bl	__aeabi_ddiv
 1431 0198 0246     		mov	r2, r0
 1432 019a 0B46     		mov	r3, r1
 1433 019c BCA1     		adr	r1, .L44
 1434 019e D1E90001 		ldrd	r0, [r1]
 1435 01a2 FFF7FEFF 		bl	pow
 1436 01a6 0246     		mov	r2, r0
 1437 01a8 0B46     		mov	r3, r1
 1438 01aa 1046     		mov	r0, r2
 1439 01ac 1946     		mov	r1, r3
 1440 01ae BAA3     		adr	r3, .L44+8
 1441 01b0 D3E90023 		ldrd	r2, [r3]
 1442 01b4 FFF7FEFF 		bl	__aeabi_dmul
 1443 01b8 0246     		mov	r2, r0
 1444 01ba 0B46     		mov	r3, r1
 1445 01bc 1046     		mov	r0, r2
 1446 01be 1946     		mov	r1, r3
 1447 01c0 FFF7FEFF 		bl	__aeabi_d2f
 1448 01c4 0346     		mov	r3, r0	@ float
 1449 01c6 FB61     		str	r3, [r7, #28]	@ float
 310:../MPU9150.c  ****    factoryTrim[2] = (4096.0*0.34)*(pow( (0.92/0.34) , (((float)selfTest[2] - 1.0)/30.0))); // FT[Za
 1450              		.loc 3 310 0
 1451 01c8 97F83230 		ldrb	r3, [r7, #50]	@ zero_extendqisi2
 1452 01cc 07EE103A 		fmsr	s14, r3	@ int
 1453 01d0 F8EE477A 		fuitos	s15, s14
 1454 01d4 17EE900A 		fmrs	r0, s15
 1455 01d8 FFF7FEFF 		bl	__aeabi_f2d
 1456 01dc 0246     		mov	r2, r0
 1457 01de 0B46     		mov	r3, r1
 1458 01e0 1046     		mov	r0, r2
 1459 01e2 1946     		mov	r1, r3
 1460 01e4 4FF00002 		mov	r2, #0
 1461 01e8 4FF00003 		mov	r3, #0
 1462 01ec C3F6F073 		movt	r3, 16368
 1463 01f0 FFF7FEFF 		bl	__aeabi_dsub
 1464 01f4 0246     		mov	r2, r0
 1465 01f6 0B46     		mov	r3, r1
 1466 01f8 1046     		mov	r0, r2
 1467 01fa 1946     		mov	r1, r3
 1468 01fc 4FF00002 		mov	r2, #0
 1469 0200 4FF00003 		mov	r3, #0
 1470 0204 C4F23E03 		movt	r3, 16446
 1471 0208 FFF7FEFF 		bl	__aeabi_ddiv
 1472 020c 0246     		mov	r2, r0
 1473 020e 0B46     		mov	r3, r1
 1474 0210 9FA1     		adr	r1, .L44
 1475 0212 D1E90001 		ldrd	r0, [r1]
 1476 0216 FFF7FEFF 		bl	pow
 1477 021a 0246     		mov	r2, r0
 1478 021c 0B46     		mov	r3, r1
 1479 021e 1046     		mov	r0, r2
 1480 0220 1946     		mov	r1, r3
 1481 0222 9DA3     		adr	r3, .L44+8
 1482 0224 D3E90023 		ldrd	r2, [r3]
 1483 0228 FFF7FEFF 		bl	__aeabi_dmul
 1484 022c 0246     		mov	r2, r0
 1485 022e 0B46     		mov	r3, r1
 1486 0230 1046     		mov	r0, r2
 1487 0232 1946     		mov	r1, r3
 1488 0234 FFF7FEFF 		bl	__aeabi_d2f
 1489 0238 0346     		mov	r3, r0	@ float
 1490 023a 3B62     		str	r3, [r7, #32]	@ float
 311:../MPU9150.c  ****    factoryTrim[3] =  ( 25.0*131.0)*(pow( 1.046 , ((float)selfTest[3] - 1.0) ));             // FT[X
 1491              		.loc 3 311 0
 1492 023c 97F83330 		ldrb	r3, [r7, #51]	@ zero_extendqisi2
 1493 0240 07EE103A 		fmsr	s14, r3	@ int
 1494 0244 F8EE477A 		fuitos	s15, s14
 1495 0248 17EE900A 		fmrs	r0, s15
 1496 024c FFF7FEFF 		bl	__aeabi_f2d
 1497 0250 0246     		mov	r2, r0
 1498 0252 0B46     		mov	r3, r1
 1499 0254 1046     		mov	r0, r2
 1500 0256 1946     		mov	r1, r3
 1501 0258 4FF00002 		mov	r2, #0
 1502 025c 4FF00003 		mov	r3, #0
 1503 0260 C3F6F073 		movt	r3, 16368
 1504 0264 FFF7FEFF 		bl	__aeabi_dsub
 1505 0268 0246     		mov	r2, r0
 1506 026a 0B46     		mov	r3, r1
 1507 026c 8CA1     		adr	r1, .L44+16
 1508 026e D1E90001 		ldrd	r0, [r1]
 1509 0272 FFF7FEFF 		bl	pow
 1510 0276 0246     		mov	r2, r0
 1511 0278 0B46     		mov	r3, r1
 1512 027a 1046     		mov	r0, r2
 1513 027c 1946     		mov	r1, r3
 1514 027e 8AA3     		adr	r3, .L44+24
 1515 0280 D3E90023 		ldrd	r2, [r3]
 1516 0284 FFF7FEFF 		bl	__aeabi_dmul
 1517 0288 0246     		mov	r2, r0
 1518 028a 0B46     		mov	r3, r1
 1519 028c 1046     		mov	r0, r2
 1520 028e 1946     		mov	r1, r3
 1521 0290 FFF7FEFF 		bl	__aeabi_d2f
 1522 0294 0346     		mov	r3, r0	@ float
 1523 0296 7B62     		str	r3, [r7, #36]	@ float
 312:../MPU9150.c  ****    factoryTrim[4] =  (-25.0*131.0)*(pow( 1.046 , ((float)selfTest[4] - 1.0) ));             // FT[Y
 1524              		.loc 3 312 0
 1525 0298 97F83430 		ldrb	r3, [r7, #52]	@ zero_extendqisi2
 1526 029c 07EE103A 		fmsr	s14, r3	@ int
 1527 02a0 F8EE477A 		fuitos	s15, s14
 1528 02a4 17EE900A 		fmrs	r0, s15
 1529 02a8 FFF7FEFF 		bl	__aeabi_f2d
 1530 02ac 0246     		mov	r2, r0
 1531 02ae 0B46     		mov	r3, r1
 1532 02b0 1046     		mov	r0, r2
 1533 02b2 1946     		mov	r1, r3
 1534 02b4 4FF00002 		mov	r2, #0
 1535 02b8 4FF00003 		mov	r3, #0
 1536 02bc C3F6F073 		movt	r3, 16368
 1537 02c0 FFF7FEFF 		bl	__aeabi_dsub
 1538 02c4 0246     		mov	r2, r0
 1539 02c6 0B46     		mov	r3, r1
 1540 02c8 75A1     		adr	r1, .L44+16
 1541 02ca D1E90001 		ldrd	r0, [r1]
 1542 02ce FFF7FEFF 		bl	pow
 1543 02d2 0246     		mov	r2, r0
 1544 02d4 0B46     		mov	r3, r1
 1545 02d6 1046     		mov	r0, r2
 1546 02d8 1946     		mov	r1, r3
 1547 02da 75A3     		adr	r3, .L44+32
 1548 02dc D3E90023 		ldrd	r2, [r3]
 1549 02e0 FFF7FEFF 		bl	__aeabi_dmul
 1550 02e4 0246     		mov	r2, r0
 1551 02e6 0B46     		mov	r3, r1
 1552 02e8 1046     		mov	r0, r2
 1553 02ea 1946     		mov	r1, r3
 1554 02ec FFF7FEFF 		bl	__aeabi_d2f
 1555 02f0 0346     		mov	r3, r0	@ float
 1556 02f2 BB62     		str	r3, [r7, #40]	@ float
 313:../MPU9150.c  ****    factoryTrim[5] =  ( 25.0*131.0)*(pow( 1.046 , ((float)selfTest[5] - 1.0) ));             // FT[Z
 1557              		.loc 3 313 0
 1558 02f4 97F83530 		ldrb	r3, [r7, #53]	@ zero_extendqisi2
 1559 02f8 07EE103A 		fmsr	s14, r3	@ int
 1560 02fc F8EE477A 		fuitos	s15, s14
 1561 0300 17EE900A 		fmrs	r0, s15
 1562 0304 FFF7FEFF 		bl	__aeabi_f2d
 1563 0308 0246     		mov	r2, r0
 1564 030a 0B46     		mov	r3, r1
 1565 030c 1046     		mov	r0, r2
 1566 030e 1946     		mov	r1, r3
 1567 0310 4FF00002 		mov	r2, #0
 1568 0314 4FF00003 		mov	r3, #0
 1569 0318 C3F6F073 		movt	r3, 16368
 1570 031c FFF7FEFF 		bl	__aeabi_dsub
 1571 0320 0246     		mov	r2, r0
 1572 0322 0B46     		mov	r3, r1
 1573 0324 5EA1     		adr	r1, .L44+16
 1574 0326 D1E90001 		ldrd	r0, [r1]
 1575 032a FFF7FEFF 		bl	pow
 1576 032e 0246     		mov	r2, r0
 1577 0330 0B46     		mov	r3, r1
 1578 0332 1046     		mov	r0, r2
 1579 0334 1946     		mov	r1, r3
 1580 0336 5CA3     		adr	r3, .L44+24
 1581 0338 D3E90023 		ldrd	r2, [r3]
 1582 033c FFF7FEFF 		bl	__aeabi_dmul
 1583 0340 0246     		mov	r2, r0
 1584 0342 0B46     		mov	r3, r1
 1585 0344 1046     		mov	r0, r2
 1586 0346 1946     		mov	r1, r3
 1587 0348 FFF7FEFF 		bl	__aeabi_d2f
 1588 034c 0346     		mov	r3, r0	@ float
 1589 034e FB62     		str	r3, [r7, #44]	@ float
 1590              	.LBB3:
 314:../MPU9150.c  **** 
 315:../MPU9150.c  ****    // Report results as a ratio of (STR - FT)/FT; the change from Factory Trim of the Self-Test Res
 316:../MPU9150.c  ****    // To get to percent, must multiply by 100 and subtract result from 100
 317:../MPU9150.c  ****    for (int i = 0; i < 6; i++)
 1591              		.loc 3 317 0
 1592 0350 4FF00003 		mov	r3, #0
 1593 0354 FB63     		str	r3, [r7, #60]
 1594 0356 56E0     		b	.L27
 1595              	.L28:
 318:../MPU9150.c  **** 	   result[i] = 100.0 + 100.0*((float)selfTest[i] - factoryTrim[i])/factoryTrim[i]; // Report perce
 1596              		.loc 3 318 0 discriminator 2
 1597 0358 07F13002 		add	r2, r7, #48
 1598 035c FB6B     		ldr	r3, [r7, #60]
 1599 035e D318     		adds	r3, r2, r3
 1600 0360 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1601 0362 07EE903A 		fmsr	s15, r3	@ int
 1602 0366 B8EE677A 		fuitos	s14, s15
 1603 036a FB6B     		ldr	r3, [r7, #60]
 1604 036c 4FEA8303 		lsl	r3, r3, #2
 1605 0370 07F14001 		add	r1, r7, #64
 1606 0374 CB18     		adds	r3, r1, r3
 1607 0376 53ED0A7A 		flds	s15, [r3, #-40]
 1608 037a 77EE677A 		fsubs	s15, s14, s15
 1609 037e 17EE900A 		fmrs	r0, s15
 1610 0382 FFF7FEFF 		bl	__aeabi_f2d
 1611 0386 0246     		mov	r2, r0
 1612 0388 0B46     		mov	r3, r1
 1613 038a 1046     		mov	r0, r2
 1614 038c 1946     		mov	r1, r3
 1615 038e 4FF00002 		mov	r2, #0
 1616 0392 4FF00003 		mov	r3, #0
 1617 0396 C4F25903 		movt	r3, 16473
 1618 039a FFF7FEFF 		bl	__aeabi_dmul
 1619 039e 0246     		mov	r2, r0
 1620 03a0 0B46     		mov	r3, r1
 1621 03a2 1446     		mov	r4, r2
 1622 03a4 1D46     		mov	r5, r3
 1623 03a6 FB6B     		ldr	r3, [r7, #60]
 1624 03a8 4FEA8303 		lsl	r3, r3, #2
 1625 03ac 07F14002 		add	r2, r7, #64
 1626 03b0 D318     		adds	r3, r2, r3
 1627 03b2 53F8283C 		ldr	r3, [r3, #-40]	@ float
 1628 03b6 1846     		mov	r0, r3	@ float
 1629 03b8 FFF7FEFF 		bl	__aeabi_f2d
 1630 03bc 0246     		mov	r2, r0
 1631 03be 0B46     		mov	r3, r1
 1632 03c0 2046     		mov	r0, r4
 1633 03c2 2946     		mov	r1, r5
 1634 03c4 FFF7FEFF 		bl	__aeabi_ddiv
 1635 03c8 0246     		mov	r2, r0
 1636 03ca 0B46     		mov	r3, r1
 1637 03cc 1046     		mov	r0, r2
 1638 03ce 1946     		mov	r1, r3
 1639 03d0 4FF00002 		mov	r2, #0
 1640 03d4 4FF00003 		mov	r3, #0
 1641 03d8 C4F25903 		movt	r3, 16473
 1642 03dc FFF7FEFF 		bl	__aeabi_dadd
 1643 03e0 0246     		mov	r2, r0
 1644 03e2 0B46     		mov	r3, r1
 1645 03e4 1046     		mov	r0, r2
 1646 03e6 1946     		mov	r1, r3
 1647 03e8 FFF7FEFF 		bl	__aeabi_d2f
 1648 03ec 0246     		mov	r2, r0	@ float
 1649 03ee FB6B     		ldr	r3, [r7, #60]
 1650 03f0 4FEA8303 		lsl	r3, r3, #2
 1651 03f4 07F14001 		add	r1, r7, #64
 1652 03f8 CB18     		adds	r3, r1, r3
 1653 03fa 43F8402C 		str	r2, [r3, #-64]	@ float
 317:../MPU9150.c  ****    for (int i = 0; i < 6; i++)
 1654              		.loc 3 317 0 discriminator 2
 1655 03fe FB6B     		ldr	r3, [r7, #60]
 1656 0400 03F10103 		add	r3, r3, #1
 1657 0404 FB63     		str	r3, [r7, #60]
 1658              	.L27:
 317:../MPU9150.c  ****    for (int i = 0; i < 6; i++)
 1659              		.loc 3 317 0 is_stmt 0 discriminator 1
 1660 0406 FB6B     		ldr	r3, [r7, #60]
 1661 0408 052B     		cmp	r3, #5
 1662 040a A5DD     		ble	.L28
 1663              	.LBE3:
 319:../MPU9150.c  **** 
 320:../MPU9150.c  ****    if(result[0] < 1.0f && result[1] < 1.0f && result[2] < 1.0f && result[3] < 1.0f && result[4] < 1
 1664              		.loc 3 320 0 is_stmt 1
 1665 040c 97ED007A 		flds	s14, [r7, #0]
 1666 0410 F7EE007A 		fconsts	s15, #112
 1667 0414 B4EEE77A 		fcmpes	s14, s15
 1668 0418 F1EE10FA 		fmstat
 1669 041c 2FD5     		bpl	.L29
 1670              	.L38:
 1671              		.loc 3 320 0 is_stmt 0 discriminator 1
 1672 041e 97ED017A 		flds	s14, [r7, #4]
 1673 0422 F7EE007A 		fconsts	s15, #112
 1674 0426 B4EEE77A 		fcmpes	s14, s15
 1675 042a F1EE10FA 		fmstat
 1676 042e 26D5     		bpl	.L29
 1677              	.L39:
 1678 0430 97ED027A 		flds	s14, [r7, #8]
 1679 0434 F7EE007A 		fconsts	s15, #112
 1680 0438 B4EEE77A 		fcmpes	s14, s15
 1681 043c F1EE10FA 		fmstat
 1682 0440 1DD5     		bpl	.L29
 1683              	.L40:
 1684 0442 97ED037A 		flds	s14, [r7, #12]
 1685 0446 F7EE007A 		fconsts	s15, #112
 1686 044a B4EEE77A 		fcmpes	s14, s15
 1687 044e F1EE10FA 		fmstat
 1688 0452 14D5     		bpl	.L29
 1689              	.L41:
 1690 0454 97ED047A 		flds	s14, [r7, #16]
 1691 0458 F7EE007A 		fconsts	s15, #112
 1692 045c B4EEE77A 		fcmpes	s14, s15
 1693 0460 F1EE10FA 		fmstat
 1694 0464 0BD5     		bpl	.L29
 1695              	.L42:
 1696 0466 97ED057A 		flds	s14, [r7, #20]
 1697 046a F7EE007A 		fconsts	s15, #112
 1698 046e B4EEE77A 		fcmpes	s14, s15
 1699 0472 F1EE10FA 		fmstat
 1700 0476 02D5     		bpl	.L29
 1701              	.L43:
 321:../MPU9150.c  **** 	   return TRUE;
 1702              		.loc 3 321 0 is_stmt 1
 1703 0478 4FF00103 		mov	r3, #1
 1704 047c 01E0     		b	.L37
 1705              	.L29:
 322:../MPU9150.c  ****    else
 323:../MPU9150.c  **** 	   return FALSE;
 1706              		.loc 3 323 0
 1707 047e 4FF00003 		mov	r3, #0
 1708              	.L37:
 324:../MPU9150.c  **** }
 1709              		.loc 3 324 0
 1710 0482 1846     		mov	r0, r3
 1711 0484 07F14007 		add	r7, r7, #64
 1712 0488 BD46     		mov	sp, r7
 1713 048a B0BD     		pop	{r4, r5, r7, pc}
 1714              	.L45:
 1715 048c AFF30080 		.align	3
 1716              	.L44:
 1717 0490 A5A5A5A5 		.word	-1515870811
 1718 0494 A5A50540 		.word	1074111909
 1719 0498 C3F5285C 		.word	1546188227
 1720 049c 8FC29540 		.word	1083556495
 1721 04a0 23DBF97E 		.word	2130303779
 1722 04a4 6ABCF03F 		.word	1072741482
 1723 04a8 00000000 		.word	0
 1724 04ac 0096A940 		.word	1084855808
 1725 04b0 00000000 		.word	0
 1726 04b4 0096A9C0 		.word	-1062627840
 1727              		.cfi_endproc
 1728              	.LFE157:
 1730              		.section	.text.getGres,"ax",%progbits
 1731              		.align	2
 1732              		.global	getGres
 1733              		.thumb
 1734              		.thumb_func
 1736              	getGres:
 1737              	.LFB158:
 325:../MPU9150.c  **** 
 326:../MPU9150.c  **** void getGres()
 327:../MPU9150.c  **** {
 1738              		.loc 3 327 0
 1739              		.cfi_startproc
 1740              		@ args = 0, pretend = 0, frame = 0
 1741              		@ frame_needed = 1, uses_anonymous_args = 0
 1742              		@ link register save eliminated.
 1743 0000 80B4     		push	{r7}
 1744              	.LCFI21:
 1745              		.cfi_def_cfa_offset 4
 1746              		.cfi_offset 7, -4
 1747 0002 00AF     		add	r7, sp, #0
 1748              	.LCFI22:
 1749              		.cfi_def_cfa_register 7
 328:../MPU9150.c  **** 	switch (Gscale)
 1750              		.loc 3 328 0
 1751 0004 40F20003 		movw	r3, #:lower16:Gscale
 1752 0008 C0F20003 		movt	r3, #:upper16:Gscale
 1753 000c 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1754 000e 032B     		cmp	r3, #3
 1755 0010 32D8     		bhi	.L46
 1756 0012 01A2     		adr	r2, .L52
 1757 0014 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1758              		.align	2
 1759              	.L52:
 1760 0018 29000000 		.word	.L48+1
 1761 001c 3D000000 		.word	.L49+1
 1762 0020 51000000 		.word	.L50+1
 1763 0024 65000000 		.word	.L51+1
 1764              	.L48:
 329:../MPU9150.c  **** 	{
 330:../MPU9150.c  **** 		// Possible gyro scales (and their register bit settings) are:
 331:../MPU9150.c  **** 		// 250 DPS (00), 500 DPS (01), 1000 DPS (10), and 2000 DPS  (11).
 332:../MPU9150.c  ****         // Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
 333:../MPU9150.c  ****     	case GFS_250DPS:
 334:../MPU9150.c  ****     		gRes = 250.0/32768.0;
 1765              		.loc 3 334 0
 1766 0028 40F20003 		movw	r3, #:lower16:gRes
 1767 002c C0F20003 		movt	r3, #:upper16:gRes
 1768 0030 4FF00002 		mov	r2, #0
 1769 0034 C3F6FA32 		movt	r2, 15354
 1770 0038 1A60     		str	r2, [r3, #0]	@ float
 335:../MPU9150.c  ****     		break;
 1771              		.loc 3 335 0
 1772 003a 1DE0     		b	.L46
 1773              	.L49:
 336:../MPU9150.c  ****     	case GFS_500DPS:
 337:../MPU9150.c  ****     		gRes = 500.0/32768.0;
 1774              		.loc 3 337 0
 1775 003c 40F20003 		movw	r3, #:lower16:gRes
 1776 0040 C0F20003 		movt	r3, #:upper16:gRes
 1777 0044 4FF00002 		mov	r2, #0
 1778 0048 C3F67A42 		movt	r2, 15482
 1779 004c 1A60     		str	r2, [r3, #0]	@ float
 338:../MPU9150.c  ****     		break;
 1780              		.loc 3 338 0
 1781 004e 13E0     		b	.L46
 1782              	.L50:
 339:../MPU9150.c  ****     	case GFS_1000DPS:
 340:../MPU9150.c  ****     		gRes = 1000.0/32768.0;
 1783              		.loc 3 340 0
 1784 0050 40F20003 		movw	r3, #:lower16:gRes
 1785 0054 C0F20003 		movt	r3, #:upper16:gRes
 1786 0058 4FF00002 		mov	r2, #0
 1787 005c C3F6FA42 		movt	r2, 15610
 1788 0060 1A60     		str	r2, [r3, #0]	@ float
 341:../MPU9150.c  ****     		break;
 1789              		.loc 3 341 0
 1790 0062 09E0     		b	.L46
 1791              	.L51:
 342:../MPU9150.c  ****     	case GFS_2000DPS:
 343:../MPU9150.c  ****     		gRes = 2000.0/32768.0;
 1792              		.loc 3 343 0
 1793 0064 40F20003 		movw	r3, #:lower16:gRes
 1794 0068 C0F20003 		movt	r3, #:upper16:gRes
 1795 006c 4FF00002 		mov	r2, #0
 1796 0070 C3F67A52 		movt	r2, 15738
 1797 0074 1A60     		str	r2, [r3, #0]	@ float
 344:../MPU9150.c  ****     		break;
 1798              		.loc 3 344 0
 1799 0076 00BF     		nop
 1800              	.L46:
 345:../MPU9150.c  **** 	}
 346:../MPU9150.c  **** }
 1801              		.loc 3 346 0
 1802 0078 BD46     		mov	sp, r7
 1803 007a 80BC     		pop	{r7}
 1804 007c 7047     		bx	lr
 1805              		.cfi_endproc
 1806              	.LFE158:
 1808 007e 00BF     		.section	.text.getAres,"ax",%progbits
 1809              		.align	2
 1810              		.global	getAres
 1811              		.thumb
 1812              		.thumb_func
 1814              	getAres:
 1815              	.LFB159:
 347:../MPU9150.c  **** 
 348:../MPU9150.c  **** void getAres()
 349:../MPU9150.c  **** {
 1816              		.loc 3 349 0
 1817              		.cfi_startproc
 1818              		@ args = 0, pretend = 0, frame = 0
 1819              		@ frame_needed = 1, uses_anonymous_args = 0
 1820              		@ link register save eliminated.
 1821 0000 80B4     		push	{r7}
 1822              	.LCFI23:
 1823              		.cfi_def_cfa_offset 4
 1824              		.cfi_offset 7, -4
 1825 0002 00AF     		add	r7, sp, #0
 1826              	.LCFI24:
 1827              		.cfi_def_cfa_register 7
 350:../MPU9150.c  **** 	switch (Ascale)
 1828              		.loc 3 350 0
 1829 0004 40F20003 		movw	r3, #:lower16:Ascale
 1830 0008 C0F20003 		movt	r3, #:upper16:Ascale
 1831 000c 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1832 000e 032B     		cmp	r3, #3
 1833 0010 2AD8     		bhi	.L53
 1834 0012 01A2     		adr	r2, .L59
 1835 0014 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1836              		.align	2
 1837              	.L59:
 1838 0018 29000000 		.word	.L55+1
 1839 001c 39000000 		.word	.L56+1
 1840 0020 49000000 		.word	.L57+1
 1841 0024 59000000 		.word	.L58+1
 1842              	.L55:
 351:../MPU9150.c  **** 	{
 352:../MPU9150.c  **** 		// Possible accelerometer scales (and their register bit settings) are:
 353:../MPU9150.c  **** 		// 2 Gs (00), 4 Gs (01), 8 Gs (10), and 16 Gs  (11).
 354:../MPU9150.c  ****         // Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
 355:../MPU9150.c  ****     	case AFS_2G:
 356:../MPU9150.c  ****     		aRes = 2.0/32768.0;
 1843              		.loc 3 356 0
 1844 0028 40F20003 		movw	r3, #:lower16:aRes
 1845 002c C0F20003 		movt	r3, #:upper16:aRes
 1846 0030 4FF06252 		mov	r2, #947912704
 1847 0034 1A60     		str	r2, [r3, #0]	@ float
 357:../MPU9150.c  ****     		break;
 1848              		.loc 3 357 0
 1849 0036 17E0     		b	.L53
 1850              	.L56:
 358:../MPU9150.c  ****     	case AFS_4G:
 359:../MPU9150.c  ****     		aRes = 4.0/32768.0;
 1851              		.loc 3 359 0
 1852 0038 40F20003 		movw	r3, #:lower16:aRes
 1853 003c C0F20003 		movt	r3, #:upper16:aRes
 1854 0040 4FF06452 		mov	r2, #956301312
 1855 0044 1A60     		str	r2, [r3, #0]	@ float
 360:../MPU9150.c  ****     		break;
 1856              		.loc 3 360 0
 1857 0046 0FE0     		b	.L53
 1858              	.L57:
 361:../MPU9150.c  ****     	case AFS_8G:
 362:../MPU9150.c  ****     		aRes = 8.0/32768.0;
 1859              		.loc 3 362 0
 1860 0048 40F20003 		movw	r3, #:lower16:aRes
 1861 004c C0F20003 		movt	r3, #:upper16:aRes
 1862 0050 4FF06652 		mov	r2, #964689920
 1863 0054 1A60     		str	r2, [r3, #0]	@ float
 363:../MPU9150.c  ****     		break;
 1864              		.loc 3 363 0
 1865 0056 07E0     		b	.L53
 1866              	.L58:
 364:../MPU9150.c  ****     	case AFS_16G:
 365:../MPU9150.c  ****     		aRes = 16.0/32768.0;
 1867              		.loc 3 365 0
 1868 0058 40F20003 		movw	r3, #:lower16:aRes
 1869 005c C0F20003 		movt	r3, #:upper16:aRes
 1870 0060 4FF06852 		mov	r2, #973078528
 1871 0064 1A60     		str	r2, [r3, #0]	@ float
 366:../MPU9150.c  ****     		break;
 1872              		.loc 3 366 0
 1873 0066 00BF     		nop
 1874              	.L53:
 367:../MPU9150.c  **** 	}
 368:../MPU9150.c  **** }
 1875              		.loc 3 368 0
 1876 0068 BD46     		mov	sp, r7
 1877 006a 80BC     		pop	{r7}
 1878 006c 7047     		bx	lr
 1879              		.cfi_endproc
 1880              	.LFE159:
 1882 006e 00BF     		.section	.text.GetSensorCount,"ax",%progbits
 1883              		.align	2
 1884              		.global	GetSensorCount
 1885              		.thumb
 1886              		.thumb_func
 1888              	GetSensorCount:
 1889              	.LFB160:
 369:../MPU9150.c  **** 
 370:../MPU9150.c  **** uint16_t GetSensorCount()
 371:../MPU9150.c  **** {
 1890              		.loc 3 371 0
 1891              		.cfi_startproc
 1892              		@ args = 0, pretend = 0, frame = 0
 1893              		@ frame_needed = 1, uses_anonymous_args = 0
 1894              		@ link register save eliminated.
 1895 0000 80B4     		push	{r7}
 1896              	.LCFI25:
 1897              		.cfi_def_cfa_offset 4
 1898              		.cfi_offset 7, -4
 1899 0002 00AF     		add	r7, sp, #0
 1900              	.LCFI26:
 1901              		.cfi_def_cfa_register 7
 372:../MPU9150.c  **** 	return counterSensor;
 1902              		.loc 3 372 0
 1903 0004 40F20003 		movw	r3, #:lower16:counterSensor
 1904 0008 C0F20003 		movt	r3, #:upper16:counterSensor
 1905 000c 1B88     		ldrh	r3, [r3, #0]
 373:../MPU9150.c  **** }
 1906              		.loc 3 373 0
 1907 000e 1846     		mov	r0, r3
 1908 0010 BD46     		mov	sp, r7
 1909 0012 80BC     		pop	{r7}
 1910 0014 7047     		bx	lr
 1911              		.cfi_endproc
 1912              	.LFE160:
 1914 0016 00BF     		.section	.text.GetAngles,"ax",%progbits
 1915              		.align	2
 1916              		.global	GetAngles
 1917              		.thumb
 1918              		.thumb_func
 1920              	GetAngles:
 1921              	.LFB161:
 374:../MPU9150.c  **** 
 375:../MPU9150.c  **** void GetAngles(float* angles)
 376:../MPU9150.c  **** {
 1922              		.loc 3 376 0
 1923              		.cfi_startproc
 1924              		@ args = 0, pretend = 0, frame = 8
 1925              		@ frame_needed = 1, uses_anonymous_args = 0
 1926 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 1927              	.LCFI27:
 1928              		.cfi_def_cfa_offset 28
 1929              		.cfi_offset 4, -28
 1930              		.cfi_offset 5, -24
 1931              		.cfi_offset 6, -20
 1932              		.cfi_offset 7, -16
 1933              		.cfi_offset 8, -12
 1934              		.cfi_offset 9, -8
 1935              		.cfi_offset 14, -4
 1936 0004 83B0     		sub	sp, sp, #12
 1937              	.LCFI28:
 1938              		.cfi_def_cfa_offset 40
 1939 0006 00AF     		add	r7, sp, #0
 1940              	.LCFI29:
 1941              		.cfi_def_cfa_register 7
 1942 0008 7860     		str	r0, [r7, #4]
 377:../MPU9150.c  **** 
 378:../MPU9150.c  **** #if ATTITUDEALGORITHM == 1
 379:../MPU9150.c  **** 	if (YAW_OFFSET == 0.0)
 380:../MPU9150.c  **** 		YAW_OFFSET = kalAngleZ;
 381:../MPU9150.c  **** 	angles[0]=kalAngleZ-YAW_OFFSET;
 382:../MPU9150.c  **** 	angles[1]=kalAngleY;
 383:../MPU9150.c  **** 	angles[2]=kalAngleX;
 384:../MPU9150.c  **** #elif ATTITUDEALGORITHM == 2
 385:../MPU9150.c  **** 	if (YAW_OFFSET == 0.0)
 1943              		.loc 3 385 0
 1944 000a 40F20003 		movw	r3, #:lower16:YAW_OFFSET
 1945 000e C0F20003 		movt	r3, #:upper16:YAW_OFFSET
 1946 0012 D3ED007A 		flds	s15, [r3, #0]
 1947 0016 F5EE407A 		fcmpzs	s15
 1948 001a F1EE10FA 		fmstat
 1949 001e 40F08380 		bne	.L63
 386:../MPU9150.c  **** 		YAW_OFFSET = atan2(2.0f * (q[1] * q[2] + q[0] * q[3]), q[0] * q[0] + q[1] * q[1] - q[2] * q[2] - 
 1950              		.loc 3 386 0
 1951 0022 40F20003 		movw	r3, #:lower16:q
 1952 0026 C0F20003 		movt	r3, #:upper16:q
 1953 002a 93ED017A 		flds	s14, [r3, #4]
 1954 002e 40F20003 		movw	r3, #:lower16:q
 1955 0032 C0F20003 		movt	r3, #:upper16:q
 1956 0036 D3ED027A 		flds	s15, [r3, #8]
 1957 003a 27EE277A 		fmuls	s14, s14, s15
 1958 003e 40F20003 		movw	r3, #:lower16:q
 1959 0042 C0F20003 		movt	r3, #:upper16:q
 1960 0046 D3ED006A 		flds	s13, [r3, #0]
 1961 004a 40F20003 		movw	r3, #:lower16:q
 1962 004e C0F20003 		movt	r3, #:upper16:q
 1963 0052 D3ED037A 		flds	s15, [r3, #12]
 1964 0056 66EEA77A 		fmuls	s15, s13, s15
 1965 005a 77EE277A 		fadds	s15, s14, s15
 1966 005e 77EEA77A 		fadds	s15, s15, s15
 1967 0062 17EE900A 		fmrs	r0, s15
 1968 0066 FFF7FEFF 		bl	__aeabi_f2d
 1969 006a 8046     		mov	r8, r0
 1970 006c 8946     		mov	r9, r1
 1971 006e 40F20003 		movw	r3, #:lower16:q
 1972 0072 C0F20003 		movt	r3, #:upper16:q
 1973 0076 93ED007A 		flds	s14, [r3, #0]
 1974 007a 40F20003 		movw	r3, #:lower16:q
 1975 007e C0F20003 		movt	r3, #:upper16:q
 1976 0082 D3ED007A 		flds	s15, [r3, #0]
 1977 0086 27EE277A 		fmuls	s14, s14, s15
 1978 008a 40F20003 		movw	r3, #:lower16:q
 1979 008e C0F20003 		movt	r3, #:upper16:q
 1980 0092 D3ED016A 		flds	s13, [r3, #4]
 1981 0096 40F20003 		movw	r3, #:lower16:q
 1982 009a C0F20003 		movt	r3, #:upper16:q
 1983 009e D3ED017A 		flds	s15, [r3, #4]
 1984 00a2 66EEA77A 		fmuls	s15, s13, s15
 1985 00a6 37EE277A 		fadds	s14, s14, s15
 1986 00aa 40F20003 		movw	r3, #:lower16:q
 1987 00ae C0F20003 		movt	r3, #:upper16:q
 1988 00b2 D3ED026A 		flds	s13, [r3, #8]
 1989 00b6 40F20003 		movw	r3, #:lower16:q
 1990 00ba C0F20003 		movt	r3, #:upper16:q
 1991 00be D3ED027A 		flds	s15, [r3, #8]
 1992 00c2 66EEA77A 		fmuls	s15, s13, s15
 1993 00c6 37EE677A 		fsubs	s14, s14, s15
 1994 00ca 40F20003 		movw	r3, #:lower16:q
 1995 00ce C0F20003 		movt	r3, #:upper16:q
 1996 00d2 D3ED036A 		flds	s13, [r3, #12]
 1997 00d6 40F20003 		movw	r3, #:lower16:q
 1998 00da C0F20003 		movt	r3, #:upper16:q
 1999 00de D3ED037A 		flds	s15, [r3, #12]
 2000 00e2 66EEA77A 		fmuls	s15, s13, s15
 2001 00e6 77EE677A 		fsubs	s15, s14, s15
 2002 00ea 17EE900A 		fmrs	r0, s15
 2003 00ee FFF7FEFF 		bl	__aeabi_f2d
 2004 00f2 0246     		mov	r2, r0
 2005 00f4 0B46     		mov	r3, r1
 2006 00f6 4046     		mov	r0, r8
 2007 00f8 4946     		mov	r1, r9
 2008 00fa FFF7FEFF 		bl	atan2
 2009 00fe 0246     		mov	r2, r0
 2010 0100 0B46     		mov	r3, r1
 2011 0102 1046     		mov	r0, r2
 2012 0104 1946     		mov	r1, r3
 2013 0106 B6A3     		adr	r3, .L64
 2014 0108 D3E90023 		ldrd	r2, [r3]
 2015 010c FFF7FEFF 		bl	__aeabi_dmul
 2016 0110 0246     		mov	r2, r0
 2017 0112 0B46     		mov	r3, r1
 2018 0114 1046     		mov	r0, r2
 2019 0116 1946     		mov	r1, r3
 2020 0118 FFF7FEFF 		bl	__aeabi_d2f
 2021 011c 0246     		mov	r2, r0	@ float
 2022 011e 40F20003 		movw	r3, #:lower16:YAW_OFFSET
 2023 0122 C0F20003 		movt	r3, #:upper16:YAW_OFFSET
 2024 0126 1A60     		str	r2, [r3, #0]	@ float
 2025              	.L63:
 387:../MPU9150.c  **** 	angles[0]=atan2(2.0f * (q[1] * q[2] + q[0] * q[3]), q[0] * q[0] + q[1] * q[1] - q[2] * q[2] - q[3]
 2026              		.loc 3 387 0
 2027 0128 40F20003 		movw	r3, #:lower16:q
 2028 012c C0F20003 		movt	r3, #:upper16:q
 2029 0130 93ED017A 		flds	s14, [r3, #4]
 2030 0134 40F20003 		movw	r3, #:lower16:q
 2031 0138 C0F20003 		movt	r3, #:upper16:q
 2032 013c D3ED027A 		flds	s15, [r3, #8]
 2033 0140 27EE277A 		fmuls	s14, s14, s15
 2034 0144 40F20003 		movw	r3, #:lower16:q
 2035 0148 C0F20003 		movt	r3, #:upper16:q
 2036 014c D3ED006A 		flds	s13, [r3, #0]
 2037 0150 40F20003 		movw	r3, #:lower16:q
 2038 0154 C0F20003 		movt	r3, #:upper16:q
 2039 0158 D3ED037A 		flds	s15, [r3, #12]
 2040 015c 66EEA77A 		fmuls	s15, s13, s15
 2041 0160 77EE277A 		fadds	s15, s14, s15
 2042 0164 77EEA77A 		fadds	s15, s15, s15
 2043 0168 17EE900A 		fmrs	r0, s15
 2044 016c FFF7FEFF 		bl	__aeabi_f2d
 2045 0170 8046     		mov	r8, r0
 2046 0172 8946     		mov	r9, r1
 2047 0174 40F20003 		movw	r3, #:lower16:q
 2048 0178 C0F20003 		movt	r3, #:upper16:q
 2049 017c 93ED007A 		flds	s14, [r3, #0]
 2050 0180 40F20003 		movw	r3, #:lower16:q
 2051 0184 C0F20003 		movt	r3, #:upper16:q
 2052 0188 D3ED007A 		flds	s15, [r3, #0]
 2053 018c 27EE277A 		fmuls	s14, s14, s15
 2054 0190 40F20003 		movw	r3, #:lower16:q
 2055 0194 C0F20003 		movt	r3, #:upper16:q
 2056 0198 D3ED016A 		flds	s13, [r3, #4]
 2057 019c 40F20003 		movw	r3, #:lower16:q
 2058 01a0 C0F20003 		movt	r3, #:upper16:q
 2059 01a4 D3ED017A 		flds	s15, [r3, #4]
 2060 01a8 66EEA77A 		fmuls	s15, s13, s15
 2061 01ac 37EE277A 		fadds	s14, s14, s15
 2062 01b0 40F20003 		movw	r3, #:lower16:q
 2063 01b4 C0F20003 		movt	r3, #:upper16:q
 2064 01b8 D3ED026A 		flds	s13, [r3, #8]
 2065 01bc 40F20003 		movw	r3, #:lower16:q
 2066 01c0 C0F20003 		movt	r3, #:upper16:q
 2067 01c4 D3ED027A 		flds	s15, [r3, #8]
 2068 01c8 66EEA77A 		fmuls	s15, s13, s15
 2069 01cc 37EE677A 		fsubs	s14, s14, s15
 2070 01d0 40F20003 		movw	r3, #:lower16:q
 2071 01d4 C0F20003 		movt	r3, #:upper16:q
 2072 01d8 D3ED036A 		flds	s13, [r3, #12]
 2073 01dc 40F20003 		movw	r3, #:lower16:q
 2074 01e0 C0F20003 		movt	r3, #:upper16:q
 2075 01e4 D3ED037A 		flds	s15, [r3, #12]
 2076 01e8 66EEA77A 		fmuls	s15, s13, s15
 2077 01ec 77EE677A 		fsubs	s15, s14, s15
 2078 01f0 17EE900A 		fmrs	r0, s15
 2079 01f4 FFF7FEFF 		bl	__aeabi_f2d
 2080 01f8 0246     		mov	r2, r0
 2081 01fa 0B46     		mov	r3, r1
 2082 01fc 4046     		mov	r0, r8
 2083 01fe 4946     		mov	r1, r9
 2084 0200 FFF7FEFF 		bl	atan2
 2085 0204 0246     		mov	r2, r0
 2086 0206 0B46     		mov	r3, r1
 2087 0208 1046     		mov	r0, r2
 2088 020a 1946     		mov	r1, r3
 2089 020c 74A3     		adr	r3, .L64
 2090 020e D3E90023 		ldrd	r2, [r3]
 2091 0212 FFF7FEFF 		bl	__aeabi_dmul
 2092 0216 0246     		mov	r2, r0
 2093 0218 0B46     		mov	r3, r1
 2094 021a 9046     		mov	r8, r2
 2095 021c 9946     		mov	r9, r3
 2096 021e 40F20003 		movw	r3, #:lower16:YAW_OFFSET
 2097 0222 C0F20003 		movt	r3, #:upper16:YAW_OFFSET
 2098 0226 1B68     		ldr	r3, [r3, #0]	@ float
 2099 0228 1846     		mov	r0, r3	@ float
 2100 022a FFF7FEFF 		bl	__aeabi_f2d
 2101 022e 0246     		mov	r2, r0
 2102 0230 0B46     		mov	r3, r1
 2103 0232 4046     		mov	r0, r8
 2104 0234 4946     		mov	r1, r9
 2105 0236 FFF7FEFF 		bl	__aeabi_dsub
 2106 023a 0246     		mov	r2, r0
 2107 023c 0B46     		mov	r3, r1
 2108 023e 1046     		mov	r0, r2
 2109 0240 1946     		mov	r1, r3
 2110 0242 FFF7FEFF 		bl	__aeabi_d2f
 2111 0246 0246     		mov	r2, r0	@ float
 2112 0248 7B68     		ldr	r3, [r7, #4]
 2113 024a 1A60     		str	r2, [r3, #0]	@ float
 388:../MPU9150.c  **** 	angles[1]=-asin(2.0f * (q[1] * q[3] - q[0] * q[2])) * RAD_TO_DEG;
 2114              		.loc 3 388 0
 2115 024c 7B68     		ldr	r3, [r7, #4]
 2116 024e 03F10406 		add	r6, r3, #4
 2117 0252 40F20003 		movw	r3, #:lower16:q
 2118 0256 C0F20003 		movt	r3, #:upper16:q
 2119 025a 93ED017A 		flds	s14, [r3, #4]
 2120 025e 40F20003 		movw	r3, #:lower16:q
 2121 0262 C0F20003 		movt	r3, #:upper16:q
 2122 0266 D3ED037A 		flds	s15, [r3, #12]
 2123 026a 27EE277A 		fmuls	s14, s14, s15
 2124 026e 40F20003 		movw	r3, #:lower16:q
 2125 0272 C0F20003 		movt	r3, #:upper16:q
 2126 0276 D3ED006A 		flds	s13, [r3, #0]
 2127 027a 40F20003 		movw	r3, #:lower16:q
 2128 027e C0F20003 		movt	r3, #:upper16:q
 2129 0282 D3ED027A 		flds	s15, [r3, #8]
 2130 0286 66EEA77A 		fmuls	s15, s13, s15
 2131 028a 77EE677A 		fsubs	s15, s14, s15
 2132 028e 77EEA77A 		fadds	s15, s15, s15
 2133 0292 17EE900A 		fmrs	r0, s15
 2134 0296 FFF7FEFF 		bl	__aeabi_f2d
 2135 029a 0246     		mov	r2, r0
 2136 029c 0B46     		mov	r3, r1
 2137 029e 1046     		mov	r0, r2
 2138 02a0 1946     		mov	r1, r3
 2139 02a2 FFF7FEFF 		bl	asin
 2140 02a6 0246     		mov	r2, r0
 2141 02a8 0B46     		mov	r3, r1
 2142 02aa 1446     		mov	r4, r2
 2143 02ac 83F00045 		eor	r5, r3, #-2147483648
 2144 02b0 2046     		mov	r0, r4
 2145 02b2 2946     		mov	r1, r5
 2146 02b4 4AA3     		adr	r3, .L64
 2147 02b6 D3E90023 		ldrd	r2, [r3]
 2148 02ba FFF7FEFF 		bl	__aeabi_dmul
 2149 02be 0246     		mov	r2, r0
 2150 02c0 0B46     		mov	r3, r1
 2151 02c2 1046     		mov	r0, r2
 2152 02c4 1946     		mov	r1, r3
 2153 02c6 FFF7FEFF 		bl	__aeabi_d2f
 2154 02ca 0346     		mov	r3, r0	@ float
 2155 02cc 3360     		str	r3, [r6, #0]	@ float
 389:../MPU9150.c  **** 	angles[2]=atan2(2.0f * (q[0] * q[1] + q[2] * q[3]), q[0] * q[0] - q[1] * q[1] - q[2] * q[2] + q[3]
 2156              		.loc 3 389 0
 2157 02ce 7B68     		ldr	r3, [r7, #4]
 2158 02d0 03F10806 		add	r6, r3, #8
 2159 02d4 40F20003 		movw	r3, #:lower16:q
 2160 02d8 C0F20003 		movt	r3, #:upper16:q
 2161 02dc 93ED007A 		flds	s14, [r3, #0]
 2162 02e0 40F20003 		movw	r3, #:lower16:q
 2163 02e4 C0F20003 		movt	r3, #:upper16:q
 2164 02e8 D3ED017A 		flds	s15, [r3, #4]
 2165 02ec 27EE277A 		fmuls	s14, s14, s15
 2166 02f0 40F20003 		movw	r3, #:lower16:q
 2167 02f4 C0F20003 		movt	r3, #:upper16:q
 2168 02f8 D3ED026A 		flds	s13, [r3, #8]
 2169 02fc 40F20003 		movw	r3, #:lower16:q
 2170 0300 C0F20003 		movt	r3, #:upper16:q
 2171 0304 D3ED037A 		flds	s15, [r3, #12]
 2172 0308 66EEA77A 		fmuls	s15, s13, s15
 2173 030c 77EE277A 		fadds	s15, s14, s15
 2174 0310 77EEA77A 		fadds	s15, s15, s15
 2175 0314 17EE900A 		fmrs	r0, s15
 2176 0318 FFF7FEFF 		bl	__aeabi_f2d
 2177 031c 0446     		mov	r4, r0
 2178 031e 0D46     		mov	r5, r1
 2179 0320 40F20003 		movw	r3, #:lower16:q
 2180 0324 C0F20003 		movt	r3, #:upper16:q
 2181 0328 93ED007A 		flds	s14, [r3, #0]
 2182 032c 40F20003 		movw	r3, #:lower16:q
 2183 0330 C0F20003 		movt	r3, #:upper16:q
 2184 0334 D3ED007A 		flds	s15, [r3, #0]
 2185 0338 27EE277A 		fmuls	s14, s14, s15
 2186 033c 40F20003 		movw	r3, #:lower16:q
 2187 0340 C0F20003 		movt	r3, #:upper16:q
 2188 0344 D3ED016A 		flds	s13, [r3, #4]
 2189 0348 40F20003 		movw	r3, #:lower16:q
 2190 034c C0F20003 		movt	r3, #:upper16:q
 2191 0350 D3ED017A 		flds	s15, [r3, #4]
 2192 0354 66EEA77A 		fmuls	s15, s13, s15
 2193 0358 37EE677A 		fsubs	s14, s14, s15
 2194 035c 40F20003 		movw	r3, #:lower16:q
 2195 0360 C0F20003 		movt	r3, #:upper16:q
 2196 0364 D3ED026A 		flds	s13, [r3, #8]
 2197 0368 40F20003 		movw	r3, #:lower16:q
 2198 036c C0F20003 		movt	r3, #:upper16:q
 2199 0370 D3ED027A 		flds	s15, [r3, #8]
 2200 0374 66EEA77A 		fmuls	s15, s13, s15
 2201 0378 37EE677A 		fsubs	s14, s14, s15
 2202 037c 40F20003 		movw	r3, #:lower16:q
 2203 0380 C0F20003 		movt	r3, #:upper16:q
 2204 0384 D3ED036A 		flds	s13, [r3, #12]
 2205 0388 40F20003 		movw	r3, #:lower16:q
 2206 038c C0F20003 		movt	r3, #:upper16:q
 2207 0390 D3ED037A 		flds	s15, [r3, #12]
 2208 0394 66EEA77A 		fmuls	s15, s13, s15
 2209 0398 77EE277A 		fadds	s15, s14, s15
 2210 039c 17EE900A 		fmrs	r0, s15
 2211 03a0 FFF7FEFF 		bl	__aeabi_f2d
 2212 03a4 0246     		mov	r2, r0
 2213 03a6 0B46     		mov	r3, r1
 2214 03a8 2046     		mov	r0, r4
 2215 03aa 2946     		mov	r1, r5
 2216 03ac FFF7FEFF 		bl	atan2
 2217 03b0 0246     		mov	r2, r0
 2218 03b2 0B46     		mov	r3, r1
 2219 03b4 1046     		mov	r0, r2
 2220 03b6 1946     		mov	r1, r3
 2221 03b8 09A3     		adr	r3, .L64
 2222 03ba D3E90023 		ldrd	r2, [r3]
 2223 03be FFF7FEFF 		bl	__aeabi_dmul
 2224 03c2 0246     		mov	r2, r0
 2225 03c4 0B46     		mov	r3, r1
 2226 03c6 1046     		mov	r0, r2
 2227 03c8 1946     		mov	r1, r3
 2228 03ca FFF7FEFF 		bl	__aeabi_d2f
 2229 03ce 0346     		mov	r3, r0	@ float
 2230 03d0 3360     		str	r3, [r6, #0]	@ float
 390:../MPU9150.c  **** #endif
 391:../MPU9150.c  **** }
 2231              		.loc 3 391 0
 2232 03d2 07F10C07 		add	r7, r7, #12
 2233 03d6 BD46     		mov	sp, r7
 2234 03d8 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 2235              	.L65:
 2236 03dc AFF30080 		.align	3
 2237              	.L64:
 2238 03e0 00000020 		.word	536870912
 2239 03e4 DCA54C40 		.word	1078765020
 2240              		.cfi_endproc
 2241              	.LFE161:
 2243              		.section	.text.GetMagData,"ax",%progbits
 2244              		.align	2
 2245              		.global	GetMagData
 2246              		.thumb
 2247              		.thumb_func
 2249              	GetMagData:
 2250              	.LFB162:
 392:../MPU9150.c  **** 
 393:../MPU9150.c  **** void GetMagData(float* pt)
 394:../MPU9150.c  **** {
 2251              		.loc 3 394 0
 2252              		.cfi_startproc
 2253              		@ args = 0, pretend = 0, frame = 8
 2254              		@ frame_needed = 1, uses_anonymous_args = 0
 2255              		@ link register save eliminated.
 2256 0000 80B4     		push	{r7}
 2257              	.LCFI30:
 2258              		.cfi_def_cfa_offset 4
 2259              		.cfi_offset 7, -4
 2260 0002 83B0     		sub	sp, sp, #12
 2261              	.LCFI31:
 2262              		.cfi_def_cfa_offset 16
 2263 0004 00AF     		add	r7, sp, #0
 2264              	.LCFI32:
 2265              		.cfi_def_cfa_register 7
 2266 0006 7860     		str	r0, [r7, #4]
 395:../MPU9150.c  **** 	pt[0] = mag[0];
 2267              		.loc 3 395 0
 2268 0008 40F20003 		movw	r3, #:lower16:mag
 2269 000c C0F20003 		movt	r3, #:upper16:mag
 2270 0010 1A68     		ldr	r2, [r3, #0]	@ float
 2271 0012 7B68     		ldr	r3, [r7, #4]
 2272 0014 1A60     		str	r2, [r3, #0]	@ float
 396:../MPU9150.c  **** 	pt[1] = mag[1];
 2273              		.loc 3 396 0
 2274 0016 7B68     		ldr	r3, [r7, #4]
 2275 0018 03F10402 		add	r2, r3, #4
 2276 001c 40F20003 		movw	r3, #:lower16:mag
 2277 0020 C0F20003 		movt	r3, #:upper16:mag
 2278 0024 5B68     		ldr	r3, [r3, #4]	@ float
 2279 0026 1360     		str	r3, [r2, #0]	@ float
 397:../MPU9150.c  **** 	pt[2] = mag[2];
 2280              		.loc 3 397 0
 2281 0028 7B68     		ldr	r3, [r7, #4]
 2282 002a 03F10802 		add	r2, r3, #8
 2283 002e 40F20003 		movw	r3, #:lower16:mag
 2284 0032 C0F20003 		movt	r3, #:upper16:mag
 2285 0036 9B68     		ldr	r3, [r3, #8]	@ float
 2286 0038 1360     		str	r3, [r2, #0]	@ float
 398:../MPU9150.c  **** }
 2287              		.loc 3 398 0
 2288 003a 07F10C07 		add	r7, r7, #12
 2289 003e BD46     		mov	sp, r7
 2290 0040 80BC     		pop	{r7}
 2291 0042 7047     		bx	lr
 2292              		.cfi_endproc
 2293              	.LFE162:
 2295              		.section	.text.ERU1_0_IRQHandler,"ax",%progbits
 2296              		.align	2
 2297              		.global	ERU1_0_IRQHandler
 2298              		.thumb
 2299              		.thumb_func
 2301              	ERU1_0_IRQHandler:
 2302              	.LFB163:
 399:../MPU9150.c  **** 
 400:../MPU9150.c  **** void ERU_Event_Handler(void)
 401:../MPU9150.c  **** {
 2303              		.loc 3 401 0
 2304              		.cfi_startproc
 2305              		@ args = 0, pretend = 0, frame = 40
 2306              		@ frame_needed = 1, uses_anonymous_args = 0
 2307 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2308              	.LCFI33:
 2309              		.cfi_def_cfa_offset 20
 2310              		.cfi_offset 4, -20
 2311              		.cfi_offset 5, -16
 2312              		.cfi_offset 6, -12
 2313              		.cfi_offset 7, -8
 2314              		.cfi_offset 14, -4
 2315 0002 93B0     		sub	sp, sp, #76
 2316              	.LCFI34:
 2317              		.cfi_def_cfa_offset 96
 2318 0004 08AF     		add	r7, sp, #32
 2319              	.LCFI35:
 2320              		.cfi_def_cfa 7, 64
 402:../MPU9150.c  **** 	uint32_t status;
 403:../MPU9150.c  **** 	uint8_t data[19];
 404:../MPU9150.c  **** 	uint8_t mpuIntStatus;
 405:../MPU9150.c  **** 	uint8_t magDRDY;
 406:../MPU9150.c  **** 
 407:../MPU9150.c  **** 	//Reads Status Flag
 408:../MPU9150.c  **** 	status = RD_REG(ERU001_Handle0.ERURegs->EXICON[ERU001_Handle0.InputChannel],ERU_EXICON_FL_Msk , ER
 2321              		.loc 3 408 0
 2322 0006 40F20003 		movw	r3, #:lower16:ERU001_Handle0
 2323 000a C0F20003 		movt	r3, #:upper16:ERU001_Handle0
 2324 000e 1A68     		ldr	r2, [r3, #0]
 2325 0010 40F20003 		movw	r3, #:lower16:ERU001_Handle0
 2326 0014 C0F20003 		movt	r3, #:upper16:ERU001_Handle0
 2327 0018 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 2328 001a 03F10403 		add	r3, r3, #4
 2329 001e 52F82330 		ldr	r3, [r2, r3, lsl #2]
 2330 0022 03F08003 		and	r3, r3, #128
 2331 0026 4FEAD313 		lsr	r3, r3, #7
 2332 002a 7B62     		str	r3, [r7, #36]
 409:../MPU9150.c  **** 
 410:../MPU9150.c  **** 	if (status)
 2333              		.loc 3 410 0
 2334 002c 7B6A     		ldr	r3, [r7, #36]
 2335 002e 002B     		cmp	r3, #0
 2336 0030 00F04382 		beq	.L67
 2337              	.LBB4:
 411:../MPU9150.c  **** 	{
 412:../MPU9150.c  **** 		mpuIntStatus = I2Cdev_readByte(MPU9150_ADDRESS, INT_STATUS);
 2338              		.loc 3 412 0
 2339 0034 4FF0D000 		mov	r0, #208
 2340 0038 4FF03A01 		mov	r1, #58
 2341 003c FFF7FEFF 		bl	I2Cdev_readByte
 2342 0040 0346     		mov	r3, r0
 2343 0042 87F82330 		strb	r3, [r7, #35]
 413:../MPU9150.c  **** 
 414:../MPU9150.c  **** 		//FIFO-Count
 415:../MPU9150.c  **** 		I2Cdev_readBytes(MPU9150_ADDRESS, FIFO_COUNTH, 2, data);
 2344              		.loc 3 415 0
 2345 0046 3B46     		mov	r3, r7
 2346 0048 4FF0D000 		mov	r0, #208
 2347 004c 4FF07201 		mov	r1, #114
 2348 0050 4FF00202 		mov	r2, #2
 2349 0054 FFF7FEFF 		bl	I2Cdev_readBytes
 416:../MPU9150.c  **** 		uint16_t fifoCount = (((uint16_t)data[0]) << 8) | data[1];
 2350              		.loc 3 416 0
 2351 0058 3B78     		ldrb	r3, [r7, #0]	@ zero_extendqisi2
 2352 005a 4FEA0323 		lsl	r3, r3, #8
 2353 005e 9AB2     		uxth	r2, r3
 2354 0060 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 2355 0062 1343     		orrs	r3, r3, r2
 2356 0064 9BB2     		uxth	r3, r3
 2357 0066 3B84     		strh	r3, [r7, #32]	@ movhi
 417:../MPU9150.c  **** 
 418:../MPU9150.c  **** 		if ((mpuIntStatus & 0x10) || fifoCount == 1024)
 2358              		.loc 3 418 0
 2359 0068 97F82330 		ldrb	r3, [r7, #35]	@ zero_extendqisi2
 2360 006c 03F01003 		and	r3, r3, #16
 2361 0070 002B     		cmp	r3, #0
 2362 0072 03D1     		bne	.L69
 2363              		.loc 3 418 0 is_stmt 0 discriminator 1
 2364 0074 3B8C     		ldrh	r3, [r7, #32]
 2365 0076 B3F5806F 		cmp	r3, #1024
 2366 007a 08D1     		bne	.L70
 2367              	.L69:
 419:../MPU9150.c  **** 		{
 420:../MPU9150.c  **** 			//Reset FIFO
 421:../MPU9150.c  **** 			I2Cdev_writeByte(MPU9150_ADDRESS, USER_CTRL, 0x64);
 2368              		.loc 3 421 0 is_stmt 1
 2369 007c 4FF0D000 		mov	r0, #208
 2370 0080 4FF06A01 		mov	r1, #106
 2371 0084 4FF06402 		mov	r2, #100
 2372 0088 FFF7FEFF 		bl	I2Cdev_writeByte
 2373 008c 0DE2     		b	.L71
 2374              	.L70:
 422:../MPU9150.c  **** 		}
 423:../MPU9150.c  **** 		else if (mpuIntStatus & 0x01)
 2375              		.loc 3 423 0
 2376 008e 97F82330 		ldrb	r3, [r7, #35]	@ zero_extendqisi2
 2377 0092 03F00103 		and	r3, r3, #1
 2378 0096 002B     		cmp	r3, #0
 2379 0098 00F00782 		beq	.L71
 424:../MPU9150.c  **** 		{
 425:../MPU9150.c  **** 			//Read from FIFO
 426:../MPU9150.c  **** 			if (I2Cdev_readBytes(MPU9150_ADDRESS, FIFO_R_W, 19, data))
 2380              		.loc 3 426 0
 2381 009c 3B46     		mov	r3, r7
 2382 009e 4FF0D000 		mov	r0, #208
 2383 00a2 4FF07401 		mov	r1, #116
 2384 00a6 4FF01302 		mov	r2, #19
 2385 00aa FFF7FEFF 		bl	I2Cdev_readBytes
 2386 00ae 0346     		mov	r3, r0
 2387 00b0 002B     		cmp	r3, #0
 2388 00b2 00F0FA81 		beq	.L71
 2389              	.LBB5:
 427:../MPU9150.c  **** 			{
 428:../MPU9150.c  **** 				// Read the x/y/z adc values
 429:../MPU9150.c  **** 				accRaw[0]=((int16_t)data[0] << 8) | data[1];
 2390              		.loc 3 429 0
 2391 00b6 3B78     		ldrb	r3, [r7, #0]	@ zero_extendqisi2
 2392 00b8 4FEA0323 		lsl	r3, r3, #8
 2393 00bc 9AB2     		uxth	r2, r3
 2394 00be 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 2395 00c0 1343     		orrs	r3, r3, r2
 2396 00c2 9AB2     		uxth	r2, r3
 2397 00c4 40F20003 		movw	r3, #:lower16:accRaw
 2398 00c8 C0F20003 		movt	r3, #:upper16:accRaw
 2399 00cc 1A80     		strh	r2, [r3, #0]	@ movhi
 430:../MPU9150.c  **** 				accRaw[1]=((int16_t)data[2] << 8) | data[3];
 2400              		.loc 3 430 0
 2401 00ce BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 2402 00d0 4FEA0323 		lsl	r3, r3, #8
 2403 00d4 9AB2     		uxth	r2, r3
 2404 00d6 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2405 00d8 1343     		orrs	r3, r3, r2
 2406 00da 9AB2     		uxth	r2, r3
 2407 00dc 40F20003 		movw	r3, #:lower16:accRaw
 2408 00e0 C0F20003 		movt	r3, #:upper16:accRaw
 2409 00e4 5A80     		strh	r2, [r3, #2]	@ movhi
 431:../MPU9150.c  **** 				accRaw[2]=((int16_t)data[4] << 8) | data[5];
 2410              		.loc 3 431 0
 2411 00e6 3B79     		ldrb	r3, [r7, #4]	@ zero_extendqisi2
 2412 00e8 4FEA0323 		lsl	r3, r3, #8
 2413 00ec 9AB2     		uxth	r2, r3
 2414 00ee 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 2415 00f0 1343     		orrs	r3, r3, r2
 2416 00f2 9AB2     		uxth	r2, r3
 2417 00f4 40F20003 		movw	r3, #:lower16:accRaw
 2418 00f8 C0F20003 		movt	r3, #:upper16:accRaw
 2419 00fc 9A80     		strh	r2, [r3, #4]	@ movhi
 432:../MPU9150.c  **** 
 433:../MPU9150.c  **** 				getAres();
 2420              		.loc 3 433 0
 2421 00fe FFF7FEFF 		bl	getAres
 434:../MPU9150.c  **** 
 435:../MPU9150.c  **** 				// Now we'll calculate the accleration value into actual g's
 436:../MPU9150.c  **** 				acc[0] = (float)accRaw[0]*aRes;  // get actual g value, this depends on scale being set
 2422              		.loc 3 436 0
 2423 0102 40F20003 		movw	r3, #:lower16:accRaw
 2424 0106 C0F20003 		movt	r3, #:upper16:accRaw
 2425 010a 1B88     		ldrh	r3, [r3, #0]
 2426 010c 1BB2     		sxth	r3, r3
 2427 010e 07EE903A 		fmsr	s15, r3	@ int
 2428 0112 B8EEE77A 		fsitos	s14, s15
 2429 0116 40F20003 		movw	r3, #:lower16:aRes
 2430 011a C0F20003 		movt	r3, #:upper16:aRes
 2431 011e D3ED007A 		flds	s15, [r3, #0]
 2432 0122 67EE277A 		fmuls	s15, s14, s15
 2433 0126 40F20003 		movw	r3, #:lower16:acc
 2434 012a C0F20003 		movt	r3, #:upper16:acc
 2435 012e C3ED007A 		fsts	s15, [r3, #0]
 437:../MPU9150.c  **** 				acc[1] = (float)accRaw[1]*aRes;
 2436              		.loc 3 437 0
 2437 0132 40F20003 		movw	r3, #:lower16:accRaw
 2438 0136 C0F20003 		movt	r3, #:upper16:accRaw
 2439 013a 5B88     		ldrh	r3, [r3, #2]
 2440 013c 1BB2     		sxth	r3, r3
 2441 013e 07EE903A 		fmsr	s15, r3	@ int
 2442 0142 B8EEE77A 		fsitos	s14, s15
 2443 0146 40F20003 		movw	r3, #:lower16:aRes
 2444 014a C0F20003 		movt	r3, #:upper16:aRes
 2445 014e D3ED007A 		flds	s15, [r3, #0]
 2446 0152 67EE277A 		fmuls	s15, s14, s15
 2447 0156 40F20003 		movw	r3, #:lower16:acc
 2448 015a C0F20003 		movt	r3, #:upper16:acc
 2449 015e C3ED017A 		fsts	s15, [r3, #4]
 438:../MPU9150.c  **** 				acc[2] = (float)accRaw[2]*aRes;
 2450              		.loc 3 438 0
 2451 0162 40F20003 		movw	r3, #:lower16:accRaw
 2452 0166 C0F20003 		movt	r3, #:upper16:accRaw
 2453 016a 9B88     		ldrh	r3, [r3, #4]
 2454 016c 1BB2     		sxth	r3, r3
 2455 016e 07EE903A 		fmsr	s15, r3	@ int
 2456 0172 B8EEE77A 		fsitos	s14, s15
 2457 0176 40F20003 		movw	r3, #:lower16:aRes
 2458 017a C0F20003 		movt	r3, #:upper16:aRes
 2459 017e D3ED007A 		flds	s15, [r3, #0]
 2460 0182 67EE277A 		fmuls	s15, s14, s15
 2461 0186 40F20003 		movw	r3, #:lower16:acc
 2462 018a C0F20003 		movt	r3, #:upper16:acc
 2463 018e C3ED027A 		fsts	s15, [r3, #8]
 439:../MPU9150.c  **** 				transformation(acc);
 2464              		.loc 3 439 0
 2465 0192 40F20000 		movw	r0, #:lower16:acc
 2466 0196 C0F20000 		movt	r0, #:upper16:acc
 2467 019a FFF7FEFF 		bl	transformation
 440:../MPU9150.c  **** 
 441:../MPU9150.c  **** 				// Read the x/y/z adc values
 442:../MPU9150.c  **** 				gyroRaw[0]=((int16_t)data[6] << 8) | data[7];
 2468              		.loc 3 442 0
 2469 019e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 2470 01a0 4FEA0323 		lsl	r3, r3, #8
 2471 01a4 9AB2     		uxth	r2, r3
 2472 01a6 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2473 01a8 1343     		orrs	r3, r3, r2
 2474 01aa 9AB2     		uxth	r2, r3
 2475 01ac 40F20003 		movw	r3, #:lower16:gyroRaw
 2476 01b0 C0F20003 		movt	r3, #:upper16:gyroRaw
 2477 01b4 1A80     		strh	r2, [r3, #0]	@ movhi
 443:../MPU9150.c  **** 				gyroRaw[1]=((int16_t)data[8] << 8) | data[9];
 2478              		.loc 3 443 0
 2479 01b6 3B7A     		ldrb	r3, [r7, #8]	@ zero_extendqisi2
 2480 01b8 4FEA0323 		lsl	r3, r3, #8
 2481 01bc 9AB2     		uxth	r2, r3
 2482 01be 7B7A     		ldrb	r3, [r7, #9]	@ zero_extendqisi2
 2483 01c0 1343     		orrs	r3, r3, r2
 2484 01c2 9AB2     		uxth	r2, r3
 2485 01c4 40F20003 		movw	r3, #:lower16:gyroRaw
 2486 01c8 C0F20003 		movt	r3, #:upper16:gyroRaw
 2487 01cc 5A80     		strh	r2, [r3, #2]	@ movhi
 444:../MPU9150.c  **** 				gyroRaw[2]=((int16_t)data[10] << 8) | data[11];
 2488              		.loc 3 444 0
 2489 01ce BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 2490 01d0 4FEA0323 		lsl	r3, r3, #8
 2491 01d4 9AB2     		uxth	r2, r3
 2492 01d6 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 2493 01d8 1343     		orrs	r3, r3, r2
 2494 01da 9AB2     		uxth	r2, r3
 2495 01dc 40F20003 		movw	r3, #:lower16:gyroRaw
 2496 01e0 C0F20003 		movt	r3, #:upper16:gyroRaw
 2497 01e4 9A80     		strh	r2, [r3, #4]	@ movhi
 445:../MPU9150.c  **** 				getGres();
 2498              		.loc 3 445 0
 2499 01e6 FFF7FEFF 		bl	getGres
 446:../MPU9150.c  **** 
 447:../MPU9150.c  **** 				// Calculate the gyro value into actual degrees per rad
 448:../MPU9150.c  **** 				gyro[0] = (float)gyroRaw[0]*gRes * DEG_TO_RAD;  // get actual gyro value, this depends on scale
 2500              		.loc 3 448 0
 2501 01ea 40F20003 		movw	r3, #:lower16:gyroRaw
 2502 01ee C0F20003 		movt	r3, #:upper16:gyroRaw
 2503 01f2 1B88     		ldrh	r3, [r3, #0]
 2504 01f4 1BB2     		sxth	r3, r3
 2505 01f6 07EE903A 		fmsr	s15, r3	@ int
 2506 01fa B8EEE77A 		fsitos	s14, s15
 2507 01fe 40F20003 		movw	r3, #:lower16:gRes
 2508 0202 C0F20003 		movt	r3, #:upper16:gRes
 2509 0206 D3ED007A 		flds	s15, [r3, #0]
 2510 020a 27EE277A 		fmuls	s14, s14, s15
 2511 020e DFEDAD7A 		flds	s15, .L74
 2512 0212 67EE277A 		fmuls	s15, s14, s15
 2513 0216 40F20003 		movw	r3, #:lower16:gyro
 2514 021a C0F20003 		movt	r3, #:upper16:gyro
 2515 021e C3ED007A 		fsts	s15, [r3, #0]
 449:../MPU9150.c  **** 				gyro[1] = (float)gyroRaw[1]*gRes * DEG_TO_RAD;
 2516              		.loc 3 449 0
 2517 0222 40F20003 		movw	r3, #:lower16:gyroRaw
 2518 0226 C0F20003 		movt	r3, #:upper16:gyroRaw
 2519 022a 5B88     		ldrh	r3, [r3, #2]
 2520 022c 1BB2     		sxth	r3, r3
 2521 022e 07EE903A 		fmsr	s15, r3	@ int
 2522 0232 B8EEE77A 		fsitos	s14, s15
 2523 0236 40F20003 		movw	r3, #:lower16:gRes
 2524 023a C0F20003 		movt	r3, #:upper16:gRes
 2525 023e D3ED007A 		flds	s15, [r3, #0]
 2526 0242 27EE277A 		fmuls	s14, s14, s15
 2527 0246 DFED9F7A 		flds	s15, .L74
 2528 024a 67EE277A 		fmuls	s15, s14, s15
 2529 024e 40F20003 		movw	r3, #:lower16:gyro
 2530 0252 C0F20003 		movt	r3, #:upper16:gyro
 2531 0256 C3ED017A 		fsts	s15, [r3, #4]
 450:../MPU9150.c  **** 				gyro[2] = (float)gyroRaw[2]*gRes * DEG_TO_RAD;
 2532              		.loc 3 450 0
 2533 025a 40F20003 		movw	r3, #:lower16:gyroRaw
 2534 025e C0F20003 		movt	r3, #:upper16:gyroRaw
 2535 0262 9B88     		ldrh	r3, [r3, #4]
 2536 0264 1BB2     		sxth	r3, r3
 2537 0266 07EE903A 		fmsr	s15, r3	@ int
 2538 026a B8EEE77A 		fsitos	s14, s15
 2539 026e 40F20003 		movw	r3, #:lower16:gRes
 2540 0272 C0F20003 		movt	r3, #:upper16:gRes
 2541 0276 D3ED007A 		flds	s15, [r3, #0]
 2542 027a 27EE277A 		fmuls	s14, s14, s15
 2543 027e DFED917A 		flds	s15, .L74
 2544 0282 67EE277A 		fmuls	s15, s14, s15
 2545 0286 40F20003 		movw	r3, #:lower16:gyro
 2546 028a C0F20003 		movt	r3, #:upper16:gyro
 2547 028e C3ED027A 		fsts	s15, [r3, #8]
 451:../MPU9150.c  **** 				transformation(gyro);
 2548              		.loc 3 451 0
 2549 0292 40F20000 		movw	r0, #:lower16:gyro
 2550 0296 C0F20000 		movt	r0, #:upper16:gyro
 2551 029a FFF7FEFF 		bl	transformation
 452:../MPU9150.c  **** 
 453:../MPU9150.c  **** 				//Magnetometer
 454:../MPU9150.c  **** 				magDRDY = data[12];
 2552              		.loc 3 454 0
 2553 029e 3B7B     		ldrb	r3, [r7, #12]
 2554 02a0 FB77     		strb	r3, [r7, #31]
 455:../MPU9150.c  **** 				if (magDRDY & 0x01)
 2555              		.loc 3 455 0
 2556 02a2 FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 2557 02a4 03F00103 		and	r3, r3, #1
 2558 02a8 002B     		cmp	r3, #0
 2559 02aa 00F09480 		beq	.L72
 456:../MPU9150.c  **** 				{
 457:../MPU9150.c  **** 					// Read the x/y/z adc values
 458:../MPU9150.c  **** 					magRaw[0]=(((int16_t)data[13] << 8) | data[14]);
 2560              		.loc 3 458 0
 2561 02ae 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 2562 02b0 4FEA0323 		lsl	r3, r3, #8
 2563 02b4 9AB2     		uxth	r2, r3
 2564 02b6 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 2565 02b8 1343     		orrs	r3, r3, r2
 2566 02ba 9AB2     		uxth	r2, r3
 2567 02bc 40F20003 		movw	r3, #:lower16:magRaw
 2568 02c0 C0F20003 		movt	r3, #:upper16:magRaw
 2569 02c4 1A80     		strh	r2, [r3, #0]	@ movhi
 459:../MPU9150.c  **** 					magRaw[1]=(((int16_t)data[15] << 8) | data[16]);
 2570              		.loc 3 459 0
 2571 02c6 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2572 02c8 4FEA0323 		lsl	r3, r3, #8
 2573 02cc 9AB2     		uxth	r2, r3
 2574 02ce 3B7C     		ldrb	r3, [r7, #16]	@ zero_extendqisi2
 2575 02d0 1343     		orrs	r3, r3, r2
 2576 02d2 9AB2     		uxth	r2, r3
 2577 02d4 40F20003 		movw	r3, #:lower16:magRaw
 2578 02d8 C0F20003 		movt	r3, #:upper16:magRaw
 2579 02dc 5A80     		strh	r2, [r3, #2]	@ movhi
 460:../MPU9150.c  **** 					magRaw[2]=(((int16_t)data[17] << 8) | data[18]);
 2580              		.loc 3 460 0
 2581 02de 7B7C     		ldrb	r3, [r7, #17]	@ zero_extendqisi2
 2582 02e0 4FEA0323 		lsl	r3, r3, #8
 2583 02e4 9AB2     		uxth	r2, r3
 2584 02e6 BB7C     		ldrb	r3, [r7, #18]	@ zero_extendqisi2
 2585 02e8 1343     		orrs	r3, r3, r2
 2586 02ea 9AB2     		uxth	r2, r3
 2587 02ec 40F20003 		movw	r3, #:lower16:magRaw
 2588 02f0 C0F20003 		movt	r3, #:upper16:magRaw
 2589 02f4 9A80     		strh	r2, [r3, #4]	@ movhi
 461:../MPU9150.c  **** 
 462:../MPU9150.c  **** 					mRes = 10.*1229./4096.; // Conversion from 1229 microTesla full scale (4096) to 12.29 Gauss fu
 2590              		.loc 3 462 0
 2591 02f6 40F20003 		movw	r3, #:lower16:mRes
 2592 02fa C0F20003 		movt	r3, #:upper16:mRes
 2593 02fe 4FF40062 		mov	r2, #2048
 2594 0302 C4F24002 		movt	r2, 16448
 2595 0306 1A60     		str	r2, [r3, #0]	@ float
 463:../MPU9150.c  **** 
 464:../MPU9150.c  **** 					// Calculate the magnetometer values in milliGauss
 465:../MPU9150.c  **** 					// Include factory calibration per data sheet and user environmental corrections
 466:../MPU9150.c  **** 					mag[0] = (float)magRaw[0]*mRes*magCalibration[0];
 2596              		.loc 3 466 0
 2597 0308 40F20003 		movw	r3, #:lower16:magRaw
 2598 030c C0F20003 		movt	r3, #:upper16:magRaw
 2599 0310 1B88     		ldrh	r3, [r3, #0]
 2600 0312 1BB2     		sxth	r3, r3
 2601 0314 07EE903A 		fmsr	s15, r3	@ int
 2602 0318 B8EEE77A 		fsitos	s14, s15
 2603 031c 40F20003 		movw	r3, #:lower16:mRes
 2604 0320 C0F20003 		movt	r3, #:upper16:mRes
 2605 0324 D3ED007A 		flds	s15, [r3, #0]
 2606 0328 27EE277A 		fmuls	s14, s14, s15
 2607 032c 40F20003 		movw	r3, #:lower16:magCalibration
 2608 0330 C0F20003 		movt	r3, #:upper16:magCalibration
 2609 0334 D3ED007A 		flds	s15, [r3, #0]
 2610 0338 67EE277A 		fmuls	s15, s14, s15
 2611 033c 40F20003 		movw	r3, #:lower16:mag
 2612 0340 C0F20003 		movt	r3, #:upper16:mag
 2613 0344 C3ED007A 		fsts	s15, [r3, #0]
 467:../MPU9150.c  **** 					mag[1] = (float)magRaw[1]*mRes*magCalibration[1];
 2614              		.loc 3 467 0
 2615 0348 40F20003 		movw	r3, #:lower16:magRaw
 2616 034c C0F20003 		movt	r3, #:upper16:magRaw
 2617 0350 5B88     		ldrh	r3, [r3, #2]
 2618 0352 1BB2     		sxth	r3, r3
 2619 0354 07EE903A 		fmsr	s15, r3	@ int
 2620 0358 B8EEE77A 		fsitos	s14, s15
 2621 035c 40F20003 		movw	r3, #:lower16:mRes
 2622 0360 C0F20003 		movt	r3, #:upper16:mRes
 2623 0364 D3ED007A 		flds	s15, [r3, #0]
 2624 0368 27EE277A 		fmuls	s14, s14, s15
 2625 036c 40F20003 		movw	r3, #:lower16:magCalibration
 2626 0370 C0F20003 		movt	r3, #:upper16:magCalibration
 2627 0374 D3ED017A 		flds	s15, [r3, #4]
 2628 0378 67EE277A 		fmuls	s15, s14, s15
 2629 037c 40F20003 		movw	r3, #:lower16:mag
 2630 0380 C0F20003 		movt	r3, #:upper16:mag
 2631 0384 C3ED017A 		fsts	s15, [r3, #4]
 468:../MPU9150.c  **** 					mag[2] = (float)magRaw[2]*mRes*magCalibration[2];
 2632              		.loc 3 468 0
 2633 0388 40F20003 		movw	r3, #:lower16:magRaw
 2634 038c C0F20003 		movt	r3, #:upper16:magRaw
 2635 0390 9B88     		ldrh	r3, [r3, #4]
 2636 0392 1BB2     		sxth	r3, r3
 2637 0394 07EE903A 		fmsr	s15, r3	@ int
 2638 0398 B8EEE77A 		fsitos	s14, s15
 2639 039c 40F20003 		movw	r3, #:lower16:mRes
 2640 03a0 C0F20003 		movt	r3, #:upper16:mRes
 2641 03a4 D3ED007A 		flds	s15, [r3, #0]
 2642 03a8 27EE277A 		fmuls	s14, s14, s15
 2643 03ac 40F20003 		movw	r3, #:lower16:magCalibration
 2644 03b0 C0F20003 		movt	r3, #:upper16:magCalibration
 2645 03b4 D3ED027A 		flds	s15, [r3, #8]
 2646 03b8 67EE277A 		fmuls	s15, s14, s15
 2647 03bc 40F20003 		movw	r3, #:lower16:mag
 2648 03c0 C0F20003 		movt	r3, #:upper16:mag
 2649 03c4 C3ED027A 		fsts	s15, [r3, #8]
 469:../MPU9150.c  **** 					transformation_mag(mag);
 2650              		.loc 3 469 0
 2651 03c8 40F20000 		movw	r0, #:lower16:mag
 2652 03cc C0F20000 		movt	r0, #:upper16:mag
 2653 03d0 FFF7FEFF 		bl	transformation_mag
 2654 03d4 02E0     		b	.L73
 2655              	.L72:
 470:../MPU9150.c  **** 				}
 471:../MPU9150.c  **** 				else
 472:../MPU9150.c  **** 					magDRDY = 0x00;
 2656              		.loc 3 472 0
 2657 03d6 4FF00003 		mov	r3, #0
 2658 03da FB77     		strb	r3, [r7, #31]
 2659              	.L73:
 473:../MPU9150.c  **** 
 474:../MPU9150.c  **** 				uint32_t Now = millis();
 2660              		.loc 3 474 0
 2661 03dc FFF7FEFF 		bl	millis
 2662 03e0 B861     		str	r0, [r7, #24]
 475:../MPU9150.c  **** 				float dt = ((Now - lastUpdate)/1000.0f); // set integration time by time elapsed since last fil
 2663              		.loc 3 475 0
 2664 03e2 40F20003 		movw	r3, #:lower16:lastUpdate
 2665 03e6 C0F20003 		movt	r3, #:upper16:lastUpdate
 2666 03ea 1B68     		ldr	r3, [r3, #0]
 2667 03ec BA69     		ldr	r2, [r7, #24]
 2668 03ee D31A     		subs	r3, r2, r3
 2669 03f0 07EE903A 		fmsr	s15, r3	@ int
 2670 03f4 B8EE677A 		fuitos	s14, s15
 2671 03f8 DFED337A 		flds	s15, .L74+4
 2672 03fc C7EE277A 		fdivs	s15, s14, s15
 2673 0400 C7ED057A 		fsts	s15, [r7, #20]
 476:../MPU9150.c  **** 				lastUpdate = Now;
 2674              		.loc 3 476 0
 2675 0404 40F20003 		movw	r3, #:lower16:lastUpdate
 2676 0408 C0F20003 		movt	r3, #:upper16:lastUpdate
 2677 040c BA69     		ldr	r2, [r7, #24]
 2678 040e 1A60     		str	r2, [r3, #0]
 477:../MPU9150.c  **** 
 478:../MPU9150.c  **** #if ATTITUDEALGORITHM == 1
 479:../MPU9150.c  **** 
 480:../MPU9150.c  **** 				float roll = atan2(acc[1], acc[2]) * RAD_TO_DEG;
 481:../MPU9150.c  **** 				float pitch = atan(-acc[0] / sqrt(acc[1] * acc[1] + acc[2] * acc[2])) * RAD_TO_DEG;
 482:../MPU9150.c  **** 
 483:../MPU9150.c  **** 				// This fixes the transition problem when the accelerometer angle jumps between -180 and 180 de
 484:../MPU9150.c  **** 				if ((roll < -90 && kalAngleX > 90) || (roll > 90 && kalAngleX < -90))
 485:../MPU9150.c  **** 				{
 486:../MPU9150.c  **** 					KALMAN_setAngle(&kalmanX, roll);
 487:../MPU9150.c  **** 					kalAngleX = roll;
 488:../MPU9150.c  **** 				}
 489:../MPU9150.c  **** 				else
 490:../MPU9150.c  **** 					kalAngleX = KALMAN_getAngle(&kalmanX, roll, gyro[0], dt); // Calculate the angle using a Kalma
 491:../MPU9150.c  **** 
 492:../MPU9150.c  **** 				if (abs(kalAngleX) > 90)
 493:../MPU9150.c  **** 					gyro[1] = -gyro[1]; // Invert rate, so it fits the restricted accelerometer reading
 494:../MPU9150.c  **** 
 495:../MPU9150.c  **** 				kalAngleY = KALMAN_getAngle(&kalmanY, pitch, gyro[1], dt);
 496:../MPU9150.c  **** 
 497:../MPU9150.c  **** 				//Tilt compensation
 498:../MPU9150.c  **** 				if (magDRDY & 0x01)
 499:../MPU9150.c  **** 				{
 500:../MPU9150.c  **** 					float magX, magY, magZ;
 501:../MPU9150.c  **** 					float magNorm = sqrt(mag[0]*mag[0]+mag[1]*mag[1]+mag[2]*mag[2]);
 502:../MPU9150.c  **** 					magX=mag[1]/magNorm;
 503:../MPU9150.c  **** 					magY=mag[0]/magNorm;
 504:../MPU9150.c  **** 					magZ=-mag[2]/magNorm;
 505:../MPU9150.c  **** 
 506:../MPU9150.c  **** 					float MY=magZ*sin(kalAngleX*DEG_TO_RAD)-magY*cos(kalAngleX*DEG_TO_RAD);
 507:../MPU9150.c  **** 					float MX=magX*cos(kalAngleY*DEG_TO_RAD)+magY*sin(kalAngleY*DEG_TO_RAD)*sin(kalAngleX*DEG_TO_RA
 508:../MPU9150.c  **** 
 509:../MPU9150.c  **** 					float yaw = atan2(MY,MX)*RAD_TO_DEG;
 510:../MPU9150.c  **** 
 511:../MPU9150.c  **** 					// This fixes the transition problem when the yaw angle jumps between -180 and 180 degrees
 512:../MPU9150.c  **** 					if ((yaw < -90 && kalAngleZ > 90) || (yaw > 90 && kalAngleZ < -90))
 513:../MPU9150.c  **** 					{
 514:../MPU9150.c  **** 						KALMAN_setAngle(&kalmanZ, yaw);
 515:../MPU9150.c  **** 						kalAngleZ = yaw;
 516:../MPU9150.c  **** 					}
 517:../MPU9150.c  **** 					else
 518:../MPU9150.c  **** 						kalAngleZ = KALMAN_getAngle(&kalmanZ, yaw, gyro[2], dt); // Calculate the angle using a Kalma
 519:../MPU9150.c  **** 				}
 520:../MPU9150.c  **** 
 521:../MPU9150.c  **** #elif ATTITUDEALGORITHM == 2
 522:../MPU9150.c  **** 
 523:../MPU9150.c  **** 				// Sensors x (y)-axis of the accelerometer is aligned with the y (x)-axis of the magnetometer;
 524:../MPU9150.c  **** 				// the magnetometer z-axis (+ down) is opposite to z-axis (+ up) of accelerometer and gyro!
 525:../MPU9150.c  **** 				// We have to make some allowance for this orientation mismatch in feeding the output to the qu
 526:../MPU9150.c  **** 				// For the MPU-9150, we have chosen a magnetic rotation that keeps the sensor forward along the
 527:../MPU9150.c  **** 				// in the LSM9DS0 sensor. This rotation can be modified to allow any convenient orientation con
 528:../MPU9150.c  **** 				// This is ok by aircraft orientation standards!
 529:../MPU9150.c  **** 				// Pass gyro rate as rad/s
 530:../MPU9150.c  **** 				MadgwickQuaternionUpdate(q, dt, acc[0], acc[1], acc[2], gyro[0], gyro[1], gyro[2], mag[0], mag[
 2679              		.loc 3 530 0
 2680 0410 40F20003 		movw	r3, #:lower16:acc
 2681 0414 C0F20003 		movt	r3, #:upper16:acc
 2682 0418 1A68     		ldr	r2, [r3, #0]	@ float
 2683 041a 40F20003 		movw	r3, #:lower16:acc
 2684 041e C0F20003 		movt	r3, #:upper16:acc
 2685 0422 5C68     		ldr	r4, [r3, #4]	@ float
 2686 0424 40F20003 		movw	r3, #:lower16:acc
 2687 0428 C0F20003 		movt	r3, #:upper16:acc
 2688 042c D3F808C0 		ldr	ip, [r3, #8]	@ float
 2689 0430 40F20003 		movw	r3, #:lower16:gyro
 2690 0434 C0F20003 		movt	r3, #:upper16:gyro
 2691 0438 D3F800E0 		ldr	lr, [r3, #0]	@ float
 2692 043c 40F20003 		movw	r3, #:lower16:gyro
 2693 0440 C0F20003 		movt	r3, #:upper16:gyro
 2694 0444 5E68     		ldr	r6, [r3, #4]	@ float
 2695 0446 40F20003 		movw	r3, #:lower16:gyro
 2696 044a C0F20003 		movt	r3, #:upper16:gyro
 2697 044e 9D68     		ldr	r5, [r3, #8]	@ float
 2698 0450 40F20003 		movw	r3, #:lower16:mag
 2699 0454 C0F20003 		movt	r3, #:upper16:mag
 2700 0458 1868     		ldr	r0, [r3, #0]	@ float
 2701 045a 40F20003 		movw	r3, #:lower16:mag
 2702 045e C0F20003 		movt	r3, #:upper16:mag
 2703 0462 5968     		ldr	r1, [r3, #4]	@ float
 2704 0464 40F20003 		movw	r3, #:lower16:mag
 2705 0468 C0F20003 		movt	r3, #:upper16:mag
 2706 046c 9B68     		ldr	r3, [r3, #8]	@ float
 2707 046e CDF800C0 		str	ip, [sp, #0]	@ float
 2708 0472 CDF804E0 		str	lr, [sp, #4]	@ float
 2709 0476 0296     		str	r6, [sp, #8]	@ float
 2710 0478 0395     		str	r5, [sp, #12]	@ float
 2711 047a 0490     		str	r0, [sp, #16]	@ float
 2712 047c 0591     		str	r1, [sp, #20]	@ float
 2713 047e 0693     		str	r3, [sp, #24]	@ float
 2714 0480 40F20000 		movw	r0, #:lower16:q
 2715 0484 C0F20000 		movt	r0, #:upper16:q
 2716 0488 7969     		ldr	r1, [r7, #20]	@ float
 2717 048a 2346     		mov	r3, r4	@ float
 2718 048c FFF7FEFF 		bl	MadgwickQuaternionUpdate
 531:../MPU9150.c  **** 				//MahonyQuaternionUpdate(q, eInt, dt, acc[0], acc[1], acc[2], gyro[0], gyro[1], gyro[2], mag[0]
 532:../MPU9150.c  **** 
 533:../MPU9150.c  **** #endif
 534:../MPU9150.c  **** 				counterSensor++;
 2719              		.loc 3 534 0
 2720 0490 40F20003 		movw	r3, #:lower16:counterSensor
 2721 0494 C0F20003 		movt	r3, #:upper16:counterSensor
 2722 0498 1B88     		ldrh	r3, [r3, #0]
 2723 049a 03F10103 		add	r3, r3, #1
 2724 049e 9AB2     		uxth	r2, r3
 2725 04a0 40F20003 		movw	r3, #:lower16:counterSensor
 2726 04a4 C0F20003 		movt	r3, #:upper16:counterSensor
 2727 04a8 1A80     		strh	r2, [r3, #0]	@ movhi
 2728              	.L71:
 2729              	.LBE5:
 535:../MPU9150.c  **** 			}
 536:../MPU9150.c  **** 		}
 537:../MPU9150.c  **** 		ERU001_ClearFlag(ERU001_Handle0);	// Clears the Status Flag
 2730              		.loc 3 537 0
 2731 04aa 40F20003 		movw	r3, #:lower16:ERU001_Handle0
 2732 04ae C0F20003 		movt	r3, #:upper16:ERU001_Handle0
 2733 04b2 93E80700 		ldmia	r3, {r0, r1, r2}
 2734 04b6 FFF7FEFF 		bl	ERU001_ClearFlag
 2735              	.L67:
 2736              	.LBE4:
 538:../MPU9150.c  **** 	}
 539:../MPU9150.c  **** }
 2737              		.loc 3 539 0
 2738 04ba 07F12C07 		add	r7, r7, #44
 2739 04be BD46     		mov	sp, r7
 2740 04c0 F0BD     		pop	{r4, r5, r6, r7, pc}
 2741              	.L75:
 2742 04c2 00BF     		.align	2
 2743              	.L74:
 2744 04c4 35FA8E3C 		.word	1016003125
 2745 04c8 00007A44 		.word	1148846080
 2746              		.cfi_endproc
 2747              	.LFE163:
 2749              		.text
 2750              	.Letext0:
 2751              		.file 4 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
 2752              		.file 5 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 2753              		.file 6 "C:\\DAVE3_workspace\\ws3.1.10\\CORE_Larix_V1.0\\Dave\\Generated\\inc\\DAVESupport/../../i
 2754              		.file 7 "C:\\DAVE3_workspace\\ws3.1.10\\CORE_Larix_V1.0\\Dave\\Generated\\inc\\DAVESupport/../../i
 2755              		.file 8 "C:\\DAVE3_workspace\\ws3.1.10\\CORE_Larix_V1.0\\Dave\\Generated\\inc\\DAVESupport/../../i
 2756              		.file 9 "../MPU9150.h"
 2757              		.file 10 "C:\\DAVE3_workspace\\ws3.1.10\\CORE_Larix_V1.0\\Dave\\Generated\\inc\\DAVESupport/../../
 2758              		.file 11 "C:\\DAVE3_workspace\\ws3.1.10\\CORE_Larix_V1.0\\Dave\\Generated\\inc\\DAVESupport/../../
DEFINED SYMBOLS
                            *ABS*:00000000 MPU9150.c
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:20     .text.NVIC_EnableIRQ:00000000 $t
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:24     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:63     .text.NVIC002_EnableIRQ:00000000 $t
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:67     .text.NVIC002_EnableIRQ:00000000 NVIC002_EnableIRQ
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:104    .bss:00000000 Gscale
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:105    .bss:00000000 $d
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:109    .bss:00000001 Ascale
                            *COM*:00000004 aRes
                            *COM*:00000004 gRes
                            *COM*:00000004 mRes
                            *COM*:00000006 accRaw
                            *COM*:00000006 gyroRaw
                            *COM*:00000006 magRaw
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:121    .bss:00000004 acc
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:127    .bss:00000010 gyro
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:133    .bss:0000001c mag
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:139    .bss:00000028 magCalibration
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:145    .bss:00000034 magbias
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:152    .data:00000000 q
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:149    .data:00000000 $d
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:162    .bss:00000040 eInt
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:168    .bss:0000004c YAW_OFFSET
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:174    .bss:00000050 lastUpdate
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:180    .bss:00000054 counterSensor
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:183    .text.MPU9150_Setup:00000000 $t
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:188    .text.MPU9150_Setup:00000000 MPU9150_Setup
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:1274   .text.MPU9150_SelfTest:00000000 MPU9150_SelfTest
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:645    .text.MPU9150_Calibrate:00000000 MPU9150_Calibrate
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:251    .text.MPU9150_Init:00000000 MPU9150_Init
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:246    .text.MPU9150_Init:00000000 $t
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:496    .text.MPU9150_InitAK8975A:00000000 MPU9150_InitAK8975A
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:491    .text.MPU9150_InitAK8975A:00000000 $t
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:640    .text.MPU9150_Calibrate:00000000 $t
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:1269   .text.MPU9150_SelfTest:00000000 $t
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:1717   .text.MPU9150_SelfTest:00000490 $d
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:1731   .text.getGres:00000000 $t
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:1736   .text.getGres:00000000 getGres
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:1760   .text.getGres:00000018 $d
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:1766   .text.getGres:00000028 $t
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:1809   .text.getAres:00000000 $t
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:1814   .text.getAres:00000000 getAres
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:1838   .text.getAres:00000018 $d
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:1844   .text.getAres:00000028 $t
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:1883   .text.GetSensorCount:00000000 $t
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:1888   .text.GetSensorCount:00000000 GetSensorCount
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:1915   .text.GetAngles:00000000 $t
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:1920   .text.GetAngles:00000000 GetAngles
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:2238   .text.GetAngles:000003e0 $d
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:2244   .text.GetMagData:00000000 $t
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:2249   .text.GetMagData:00000000 GetMagData
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:2296   .text.ERU1_0_IRQHandler:00000000 $t
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:2301   .text.ERU1_0_IRQHandler:00000000 ERU1_0_IRQHandler
C:\Users\maan\AppData\Local\Temp\cc2vpUHk.s:2744   .text.ERU1_0_IRQHandler:000004c4 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.84cfd71c6d2dc0bd4021712beaa9efd8
                           .group:00000000 wm4.XMC4500.h.45.215f4b8c79f46c7645c15373868d08c0
                           .group:00000000 wm4.core_cm4.h.47.41af406cb4cda82c972f112a9cd0a024
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.3d3d1b4a79aef37532666dc6ee87c6ac
                           .group:00000000 wm4.core_cm4_simd.h.43.b5d1d38735af6366227b4256d330cf13
                           .group:00000000 wm4.core_cm4.h.178.e5ef5ce66d198d7f00f9d0076e267c41
                           .group:00000000 wm4.system_XMC4500.h.29.827f68baa362c84f2abae4ab67dde7c9
                           .group:00000000 wm4.XMC4500.h.198.8e022f279ff353ed081df898dc7b9cf3
                           .group:00000000 wm4.stddef.h.40.50cf36416e06376af8a9dca28536f2e4
                           .group:00000000 wm4.types.h.60.e75c47576398c648cdcf9000ace5e3d8
                           .group:00000000 wm4.MULTIPLEXER.h.46.4a863fbae1c79f0db26da3ce2dc30d02
                           .group:00000000 wm4.CCU8PWMLIB.h.74.725ec81203769525cc7a424597055f47
                           .group:00000000 wm4.MOTORLIB.h.62.951091d95913dd2ff36d761323a1771d
                           .group:00000000 wm4.DBG001.h.116.d6d9e7459a0faa3905c97c1d2edb339d
                           .group:00000000 wm4.uc_id.h.35.fa57ecd9f559d2767f56c96da2848c12
                           .group:00000000 wm4.CLK001_Const.h.50.e5e9c2ddc89f4cc9e7b93e9648fa94e4
                           .group:00000000 wm4.CLK001_Conf.h.81.851ac7a1268528f4d6739384c2f248a5
                           .group:00000000 wm4._default_types.h.6.5e12cd604db8ce00b62bb2f02708eaf3
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4.stddef.h.161.c6104a0666cf681b6269ddc9b4f516d4
                           .group:00000000 wm4.types.h.2.e9cec8c90ab35f77d9f499e06ae02400
                           .group:00000000 wm4.types.h.80.1f2c84c0d57dd52dd9936095d9ac218e
                           .group:00000000 wm4.time.h.16.a4579e68956d2601c6113814b546764b
                           .group:00000000 wm4.RTC001.h.113.715d6fcab1863c6656b238bddd304166
                           .group:00000000 wm4.lmm001_debuglog.h.40.8031299705ecf04ad726bd19baff976d
                           .group:00000000 wm4.reent.h.11.a39e4126dcf3c6afd3054e0622577bae
                           .group:00000000 wm4.stddef.h.161.e50ff8a9d5d1abbc15641da28ac571bf
                           .group:00000000 wm4.string.h.86.d5c872ff52e2712c985b588a0ef39f3c
                           .group:00000000 wm4.LMM001.h.45.fa2df8bae969f45df5071221ac433ffa
                           .group:00000000 wm4.stdio.h.27.f2ac352bab34f31f9f478442827b2ba6
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.63.dfdea6580b080784d08faace69b6ed76
                           .group:00000000 wm4.stdlib.h.13.603ed7eb09a1561ab06840b7c0fcff58
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.53.c69c7609933ff56d59c757cec2d13230
                           .group:00000000 wm4.time.h.2.9857e62ad6ac99431e29d58067232314
                           .group:00000000 wm4.time.h.24.c499d4c1915694df17abb795fd34b719
                           .group:00000000 wm4.time.h.124.10ced469f846269cafc58b59c853e1bb
                           .group:00000000 wm4.errno.h.2.ba016d646105af6cad23be83630b6a3f
                           .group:00000000 wm4.errno.h.9.65044c2b5d8494e43f5986ab0a1d770f
                           .group:00000000 wm4.unistd.h.2.6ce1b91c4223f6078c1b210c7538c1d2
                           .group:00000000 wm4.unistd.h.251.605bc560cdc6c3b07b599bb71ac4e425
                           .group:00000000 wm4.malloc.h.4.62bd13b8107d5245f60bd92bb5994838
                           .group:00000000 wm4.malloc.h.148.73b7de3bd065dafbd594b04197a9466e
                           .group:00000000 wm4.reent.h.91.faac4d0ac97c0fcf23d10d0786197642
                           .group:00000000 wm4.SLTHA003.h.104.05371e300b30617373255b3cdb4765a2
                           .group:00000000 wm4.SYSTM001.h.64.6ecb31c49bc3e7691644fdcdfc11b5cd
                           .group:00000000 wm4.stdarg.h.31.fa591a4b1df9e413e9f5b8097f9ae89d
                           .group:00000000 wm4.Type_CM.h.61.3660c940695d7d5fef91de9c4081d0f0
                           .group:00000000 wm4.dwc_os.h.82.db2ca40c41e2f648d146b8942e5157d9
                           .group:00000000 wm4.dwc_otg_core_if.h.95.37e41eee47e9a4502e4044edf60ea92d
                           .group:00000000 wm4.usbcore001_device.h.107.6c032c9c28ac6c3f4e5e24a068720cd7
                           .group:00000000 wm4.USB.h.399.44a2bec94122294f06c4d854450494d3
                           .group:00000000 wm4.Common.h.102.bc881ac788d1d7ce84e651cbaa40f2c2
                           .group:00000000 wm4.Common.h.134.5069b632a0407201156f18fde915b80c
                           .group:00000000 wm4.USBMode.h.234.0cc9e23131c025605bb7c0db3ebb8ac9
                           .group:00000000 wm4.StdRequestType.h.93.4e19c7c655f990c2abedbb76a546fcde
                           .group:00000000 wm4.Endpoint.h.116.4ef46b127c9047ed49fe1e0df19e09b8
                           .group:00000000 wm4.StdDescriptors.h.120.0ce817e16dcc91b8cf4a79ba0e0e19b6
                           .group:00000000 wm4.CDC.h.103.7ce3e4692dde29e827f8736493eef7ef
                           .group:00000000 wm4.CDC.h.115.c83a7d6c5b6c8644b3dec6212d4ced09
                           .group:00000000 wm4.Descriptors.h.91.5cf84c2489ee54d154cabfe9e14b5c19
                           .group:00000000 wm4.Usic.h.54.8af9f733ba5771eeb374435d205ea54b
                           .group:00000000 wm4.UART001_Conf.h.53.2bb5ea9bb71ee763bf6e76b6ab83e6b4
                           .group:00000000 wm4.UART001.h.109.3e835815a7a59791d8bd39655f4d4cc9
                           .group:00000000 wm4.CCU4Global_Conf.h.63.a52fac0daa39b5f58343578312b4eb54
                           .group:00000000 wm4.PWMSP001.h.57.29b732b86baf3e81f49153f5f495912e
                           .group:00000000 wm4.NVIC002_Conf.h.63.1c36d067cc7a6ac3b9658ba6083fe89f
                           .group:00000000 wm4.I2C001.h.97.5277d52889d6c741e048ea45ee1277b5
                           .group:00000000 wm4.I2C001_Conf.h.58.e471e519f7471a50493b6f4fe912ee0d
                           .group:00000000 wm4.ERU001_Conf.h.69.6d7c31a774e428b1dc8770c7c31047dd
                           .group:00000000 wm4.ERU002_Conf.h.49.47045c766c6d22ab1185285e9d568758
                           .group:00000000 wm4.IO002_Conf.h.51.be0baad511cf66771895fab0bf90f390
                           .group:00000000 wm4.arm_math.h.258.4f811f2034dd4ca295ea6f28c00c3d1e
                           .group:00000000 wm4.math.h.35.cc9264b0ced3bd063c5784e64e89cf51
                           .group:00000000 wm4.arm_math.h.290.40597f98fb862d9752cedcde2b37d26a
                           .group:00000000 wm4.I2Cdev.h.9.0c53dd4a5da59984f976e15a9652714d
                           .group:00000000 wm4.QuaternionFilters.h.9.8d6677ee602ddf2a66354108c84046ca
                           .group:00000000 wm4.MPU9150.h.24.16f5a6eff446695172c3f21781dbc08f

UNDEFINED SYMBOLS
I2Cdev_readByte
delay
NVIC002_Handle3
I2Cdev_writeByte
__aeabi_f2d
__aeabi_ddiv
__aeabi_dadd
__aeabi_d2f
I2Cdev_readBytes
__aeabi_dsub
__aeabi_dmul
pow
atan2
asin
ERU001_Handle0
transformation
transformation_mag
millis
MadgwickQuaternionUpdate
ERU001_ClearFlag
