Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\ianku\OneDrive\Documents\Github\cs701-recop\recop\NOC.qsys --block-symbol-file --output-directory=C:\Users\ianku\OneDrive\Documents\Github\cs701-recop\recop\NOC --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading recop/NOC.qsys
Progress: Reading input file
Progress: Adding DPCR_IO [altera_avalon_pio 18.1]
Progress: Parameterizing module DPCR_IO
Progress: Adding SignalIO [altera_avalon_pio 18.1]
Progress: Parameterizing module SignalIO
Progress: Adding buttons_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module buttons_pio
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding display0_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module display0_pio
Progress: Adding display1_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module display1_pio
Progress: Adding display2_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module display2_pio
Progress: Adding display3_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module display3_pio
Progress: Adding display4_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module display4_pio
Progress: Adding display5_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module display5_pio
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding switches_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module switches_pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NOC.DPCR_IO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NOC.SignalIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NOC.buttons_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NOC.display0_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NOC.display1_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NOC.display2_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NOC.display3_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NOC.display4_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NOC.display5_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NOC.switches_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\ianku\OneDrive\Documents\Github\cs701-recop\recop\NOC.qsys --synthesis=VHDL --output-directory=C:\Users\ianku\OneDrive\Documents\Github\cs701-recop\recop\NOC\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading recop/NOC.qsys
Progress: Reading input file
Progress: Adding DPCR_IO [altera_avalon_pio 18.1]
Progress: Parameterizing module DPCR_IO
Progress: Adding SignalIO [altera_avalon_pio 18.1]
Progress: Parameterizing module SignalIO
Progress: Adding buttons_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module buttons_pio
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding display0_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module display0_pio
Progress: Adding display1_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module display1_pio
Progress: Adding display2_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module display2_pio
Progress: Adding display3_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module display3_pio
Progress: Adding display4_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module display4_pio
Progress: Adding display5_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module display5_pio
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding switches_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module switches_pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NOC.DPCR_IO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NOC.SignalIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NOC.buttons_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NOC.display0_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NOC.display1_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NOC.display2_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NOC.display3_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NOC.display4_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NOC.display5_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NOC.switches_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NOC: Generating NOC "NOC" for QUARTUS_SYNTH
Info: DPCR_IO: Starting RTL generation for module 'NOC_DPCR_IO'
Info: DPCR_IO:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NOC_DPCR_IO --dir=C:/Users/ianku/AppData/Local/Temp/alt9861_377428684214953070.dir/0002_DPCR_IO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ianku/AppData/Local/Temp/alt9861_377428684214953070.dir/0002_DPCR_IO_gen//NOC_DPCR_IO_component_configuration.pl  --do_build_sim=0  ]
Info: DPCR_IO: Done RTL generation for module 'NOC_DPCR_IO'
Info: DPCR_IO: "NOC" instantiated altera_avalon_pio "DPCR_IO"
Info: SignalIO: Starting RTL generation for module 'NOC_SignalIO'
Info: SignalIO:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NOC_SignalIO --dir=C:/Users/ianku/AppData/Local/Temp/alt9861_377428684214953070.dir/0003_SignalIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ianku/AppData/Local/Temp/alt9861_377428684214953070.dir/0003_SignalIO_gen//NOC_SignalIO_component_configuration.pl  --do_build_sim=0  ]
Info: SignalIO: Done RTL generation for module 'NOC_SignalIO'
Info: SignalIO: "NOC" instantiated altera_avalon_pio "SignalIO"
Info: buttons_pio: Starting RTL generation for module 'NOC_buttons_pio'
Info: buttons_pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NOC_buttons_pio --dir=C:/Users/ianku/AppData/Local/Temp/alt9861_377428684214953070.dir/0004_buttons_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ianku/AppData/Local/Temp/alt9861_377428684214953070.dir/0004_buttons_pio_gen//NOC_buttons_pio_component_configuration.pl  --do_build_sim=0  ]
Info: buttons_pio: Done RTL generation for module 'NOC_buttons_pio'
Info: buttons_pio: "NOC" instantiated altera_avalon_pio "buttons_pio"
Info: cpu: "NOC" instantiated altera_nios2_gen2 "cpu"
Info: display0_pio: Starting RTL generation for module 'NOC_display0_pio'
Info: display0_pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NOC_display0_pio --dir=C:/Users/ianku/AppData/Local/Temp/alt9861_377428684214953070.dir/0005_display0_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ianku/AppData/Local/Temp/alt9861_377428684214953070.dir/0005_display0_pio_gen//NOC_display0_pio_component_configuration.pl  --do_build_sim=0  ]
Info: display0_pio: Done RTL generation for module 'NOC_display0_pio'
Info: display0_pio: "NOC" instantiated altera_avalon_pio "display0_pio"
Info: onchip_memory: Starting RTL generation for module 'NOC_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NOC_onchip_memory --dir=C:/Users/ianku/AppData/Local/Temp/alt9861_377428684214953070.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ianku/AppData/Local/Temp/alt9861_377428684214953070.dir/0006_onchip_memory_gen//NOC_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'NOC_onchip_memory'
Info: onchip_memory: "NOC" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "NOC" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "NOC" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "NOC" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'NOC_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NOC_cpu_cpu --dir=C:/Users/ianku/AppData/Local/Temp/alt9861_377428684214953070.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/ianku/AppData/Local/Temp/alt9861_377428684214953070.dir/0009_cpu_gen//NOC_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.05.18 16:43:35 (*) Starting Nios II generation
Info: cpu: # 2024.05.18 16:43:35 (*)   Checking for plaintext license.
Info: cpu: # 2024.05.18 16:43:35 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.05.18 16:43:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.05.18 16:43:36 (*)   Plaintext license not found.
Info: cpu: # 2024.05.18 16:43:36 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2024.05.18 16:43:37 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.05.18 16:43:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.05.18 16:43:37 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2024.05.18 16:43:37 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.05.18 16:43:37 (*)   Creating all objects for CPU
Info: cpu: # 2024.05.18 16:43:37 (*)     Testbench
Info: cpu: # 2024.05.18 16:43:37 (*)     Instruction decoding
Info: cpu: # 2024.05.18 16:43:37 (*)       Instruction fields
Info: cpu: # 2024.05.18 16:43:37 (*)       Instruction decodes
Info: cpu: # 2024.05.18 16:43:38 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.05.18 16:43:38 (*)       Instruction controls
Info: cpu: # 2024.05.18 16:43:38 (*)     Pipeline frontend
Info: cpu: # 2024.05.18 16:43:38 (*)     Pipeline backend
Info: cpu: # 2024.05.18 16:43:40 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.05.18 16:43:41 (*)   Creating encrypted RTL
Info: cpu: # 2024.05.18 16:43:42 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'NOC_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: cpu_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu_debug_mem_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: cpu_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu_debug_mem_slave_agent"
Info: cpu_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: NOC: Done "NOC" with 31 modules, 51 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
