Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Dec 17 23:18:30 2021
| Host         : DESKTOP-HSAJ1AE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/debounce/O0_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/flag_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.081        0.000                      0                  188        0.037        0.000                      0                  188        3.000        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
VGA_inst/divider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0           {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0           {0.000 5.000}      10.000          100.000         
sys_clk_pin                    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA_inst/divider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                23.707        0.000                      0                   70        0.212        0.000                      0                   70       19.500        0.000                       0                    33  
  clkfbout_clk_wiz_0                                                                                                                                                             7.845        0.000                       0                     3  
sys_clk_pin                          2.819        0.000                      0                  118        0.037        0.000                      0                  118        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0        0.081        0.000                      0                    6        1.629        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA_inst/divider/inst/clk_in1
  To Clock:  VGA_inst/divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_inst/divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.707ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.071ns  (logic 1.882ns (11.710%)  route 14.189ns (88.290%))
  Logic Levels:           11  (LUT2=2 LUT6=9)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 41.587 - 40.000 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.791     1.793    VGA_inst/clk_25
    SLICE_X60Y166        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y166        FDRE (Prop_fdre_C_Q)         0.518     2.311 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=232, routed)         7.371     9.683    VGA_inst/p_m_inst/out[0]
    SLICE_X80Y162        LUT6 (Prop_lut6_I2_O)        0.124     9.807 r  VGA_inst/p_m_inst/red[0]_i_237/O
                         net (fo=2, routed)           1.222    11.028    VGA_inst/p_m_inst/red[0]_i_237_n_0
    SLICE_X80Y150        LUT6 (Prop_lut6_I5_O)        0.124    11.152 f  VGA_inst/p_m_inst/red[0]_i_174/O
                         net (fo=4, routed)           1.175    12.327    VGA_inst/p_m_inst/red_reg[0]_24
    SLICE_X77Y145        LUT2 (Prop_lut2_I0_O)        0.124    12.451 f  VGA_inst/p_m_inst/red[0]_i_77/O
                         net (fo=7, routed)           1.506    13.957    keyboard_inst/hcount_reg[3]_2
    SLICE_X81Y143        LUT6 (Prop_lut6_I0_O)        0.124    14.081 f  keyboard_inst/red[0]_i_271/O
                         net (fo=1, routed)           0.580    14.661    keyboard_inst/red[0]_i_271_n_0
    SLICE_X79Y143        LUT2 (Prop_lut2_I0_O)        0.124    14.785 r  keyboard_inst/red[0]_i_265/O
                         net (fo=2, routed)           0.887    15.672    keyboard_inst/red_reg[3]_1
    SLICE_X75Y145        LUT6 (Prop_lut6_I2_O)        0.124    15.796 r  keyboard_inst/red[3]_i_205/O
                         net (fo=1, routed)           0.151    15.947    keyboard_inst/red[3]_i_205_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I0_O)        0.124    16.071 f  keyboard_inst/red[3]_i_113/O
                         net (fo=1, routed)           0.351    16.422    keyboard_inst/red[3]_i_113_n_0
    SLICE_X74Y145        LUT6 (Prop_lut6_I4_O)        0.124    16.546 r  keyboard_inst/red[3]_i_48/O
                         net (fo=1, routed)           0.302    16.848    VGA_inst/p_m_inst/note_reg[2]_0
    SLICE_X74Y144        LUT6 (Prop_lut6_I2_O)        0.124    16.972 f  VGA_inst/p_m_inst/red[3]_i_14/O
                         net (fo=1, routed)           0.338    17.310    VGA_inst/p_m_inst/red[3]_i_14_n_0
    SLICE_X75Y144        LUT6 (Prop_lut6_I3_O)        0.124    17.434 r  VGA_inst/p_m_inst/red[3]_i_4/O
                         net (fo=1, routed)           0.306    17.741    VGA_inst/p_m_inst/red[3]_i_4_n_0
    SLICE_X74Y143        LUT6 (Prop_lut6_I2_O)        0.124    17.865 r  VGA_inst/p_m_inst/red[3]_i_1/O
                         net (fo=1, routed)           0.000    17.865    VGA_inst/p_m_inst/red[3]_i_1_n_0
    SLICE_X74Y143        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584    41.587    VGA_inst/p_m_inst/clk_out1
    SLICE_X74Y143        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.006    41.593    
                         clock uncertainty           -0.098    41.495    
    SLICE_X74Y143        FDRE (Setup_fdre_C_D)        0.077    41.572    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.572    
                         arrival time                         -17.865    
  -------------------------------------------------------------------
                         slack                                 23.707    

Slack (MET) :             23.725ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.057ns  (logic 2.099ns (13.072%)  route 13.958ns (86.928%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT6=8)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 41.587 - 40.000 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.791     1.793    VGA_inst/clk_25
    SLICE_X60Y166        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y166        FDRE (Prop_fdre_C_Q)         0.518     2.311 f  VGA_inst/hcount_reg[0]/Q
                         net (fo=232, routed)         6.968     9.280    VGA_inst/p_m_inst/out[0]
    SLICE_X80Y162        LUT3 (Prop_lut3_I1_O)        0.117     9.397 f  VGA_inst/p_m_inst/red[0]_i_126/O
                         net (fo=6, routed)           1.185    10.581    VGA_inst/p_m_inst/red[0]_i_126_n_0
    SLICE_X78Y158        LUT6 (Prop_lut6_I4_O)        0.348    10.929 r  VGA_inst/p_m_inst/red[0]_i_160/O
                         net (fo=4, routed)           1.178    12.107    VGA_inst/p_m_inst/red[0]_i_160_n_0
    SLICE_X78Y149        LUT2 (Prop_lut2_I0_O)        0.124    12.231 r  VGA_inst/p_m_inst/red[0]_i_70/O
                         net (fo=4, routed)           1.265    13.496    VGA_inst/p_m_inst/red[0]_i_70_n_0
    SLICE_X77Y144        LUT3 (Prop_lut3_I0_O)        0.124    13.620 r  VGA_inst/p_m_inst/green[3]_i_53/O
                         net (fo=1, routed)           0.990    14.610    VGA_inst/p_m_inst/green[3]_i_53_n_0
    SLICE_X80Y144        LUT6 (Prop_lut6_I3_O)        0.124    14.734 f  VGA_inst/p_m_inst/green[3]_i_35/O
                         net (fo=1, routed)           0.607    15.342    VGA_inst/p_m_inst/green[3]_i_35_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I3_O)        0.124    15.466 f  VGA_inst/p_m_inst/green[3]_i_17/O
                         net (fo=1, routed)           0.700    16.166    VGA_inst/p_m_inst/green[3]_i_17_n_0
    SLICE_X75Y143        LUT6 (Prop_lut6_I2_O)        0.124    16.290 r  VGA_inst/p_m_inst/green[3]_i_8/O
                         net (fo=1, routed)           0.303    16.593    VGA_inst/p_m_inst/green[3]_i_8_n_0
    SLICE_X74Y144        LUT6 (Prop_lut6_I4_O)        0.124    16.717 r  VGA_inst/p_m_inst/green[3]_i_4/O
                         net (fo=1, routed)           0.298    17.015    VGA_inst/p_m_inst/green[3]_i_4_n_0
    SLICE_X75Y142        LUT6 (Prop_lut6_I3_O)        0.124    17.139 f  VGA_inst/p_m_inst/green[3]_i_3/O
                         net (fo=1, routed)           0.302    17.441    VGA_inst/p_m_inst/green[3]_i_3_n_0
    SLICE_X74Y143        LUT6 (Prop_lut6_I2_O)        0.124    17.565 r  VGA_inst/p_m_inst/green[3]_i_2/O
                         net (fo=1, routed)           0.162    17.727    VGA_inst/p_m_inst/green[3]_i_2_n_0
    SLICE_X74Y143        LUT6 (Prop_lut6_I3_O)        0.124    17.851 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000    17.851    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X74Y143        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584    41.587    VGA_inst/p_m_inst/clk_out1
    SLICE_X74Y143        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.006    41.593    
                         clock uncertainty           -0.098    41.495    
    SLICE_X74Y143        FDRE (Setup_fdre_C_D)        0.081    41.576    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.576    
                         arrival time                         -17.851    
  -------------------------------------------------------------------
                         slack                                 23.725    

Slack (MET) :             24.135ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.375ns  (logic 1.740ns (11.317%)  route 13.635ns (88.683%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.791     1.793    VGA_inst/clk_25
    SLICE_X58Y166        FDRE                                         r  VGA_inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y166        FDRE (Prop_fdre_C_Q)         0.518     2.311 r  VGA_inst/hcount_reg[3]/Q
                         net (fo=244, routed)         6.471     8.782    VGA_inst/p_m_inst/out[3]
    SLICE_X79Y154        LUT4 (Prop_lut4_I3_O)        0.124     8.906 f  VGA_inst/p_m_inst/green[0]_i_23/O
                         net (fo=2, routed)           1.252    10.158    VGA_inst/p_m_inst/green[0]_i_23_n_0
    SLICE_X76Y159        LUT6 (Prop_lut6_I5_O)        0.124    10.282 f  VGA_inst/p_m_inst/red[0]_i_117/O
                         net (fo=3, routed)           1.861    12.144    VGA_inst/p_m_inst/red[0]_i_117_n_0
    SLICE_X78Y145        LUT2 (Prop_lut2_I0_O)        0.152    12.296 f  VGA_inst/p_m_inst/red[0]_i_46/O
                         net (fo=6, routed)           1.603    13.899    VGA_inst/p_m_inst/red_reg[0]_6
    SLICE_X78Y147        LUT2 (Prop_lut2_I1_O)        0.370    14.269 r  VGA_inst/p_m_inst/red[0]_i_13/O
                         net (fo=1, routed)           0.815    15.083    VGA_inst/p_m_inst/red[0]_i_13_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I1_O)        0.328    15.411 r  VGA_inst/p_m_inst/red[0]_i_3/O
                         net (fo=1, routed)           0.404    15.815    VGA_inst/p_m_inst/red[0]_i_3_n_0
    SLICE_X79Y149        LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=6, routed)           1.229    17.168    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X82Y146        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.597    41.600    VGA_inst/p_m_inst/clk_out1
    SLICE_X82Y146        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.006    41.606    
                         clock uncertainty           -0.098    41.508    
    SLICE_X82Y146        FDRE (Setup_fdre_C_CE)      -0.205    41.303    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         41.303    
                         arrival time                         -17.168    
  -------------------------------------------------------------------
                         slack                                 24.135    

Slack (MET) :             24.213ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.320ns  (logic 1.740ns (11.358%)  route 13.580ns (88.642%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 41.587 - 40.000 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.791     1.793    VGA_inst/clk_25
    SLICE_X58Y166        FDRE                                         r  VGA_inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y166        FDRE (Prop_fdre_C_Q)         0.518     2.311 r  VGA_inst/hcount_reg[3]/Q
                         net (fo=244, routed)         6.471     8.782    VGA_inst/p_m_inst/out[3]
    SLICE_X79Y154        LUT4 (Prop_lut4_I3_O)        0.124     8.906 f  VGA_inst/p_m_inst/green[0]_i_23/O
                         net (fo=2, routed)           1.252    10.158    VGA_inst/p_m_inst/green[0]_i_23_n_0
    SLICE_X76Y159        LUT6 (Prop_lut6_I5_O)        0.124    10.282 f  VGA_inst/p_m_inst/red[0]_i_117/O
                         net (fo=3, routed)           1.861    12.144    VGA_inst/p_m_inst/red[0]_i_117_n_0
    SLICE_X78Y145        LUT2 (Prop_lut2_I0_O)        0.152    12.296 f  VGA_inst/p_m_inst/red[0]_i_46/O
                         net (fo=6, routed)           1.603    13.899    VGA_inst/p_m_inst/red_reg[0]_6
    SLICE_X78Y147        LUT2 (Prop_lut2_I1_O)        0.370    14.269 r  VGA_inst/p_m_inst/red[0]_i_13/O
                         net (fo=1, routed)           0.815    15.083    VGA_inst/p_m_inst/red[0]_i_13_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I1_O)        0.328    15.411 r  VGA_inst/p_m_inst/red[0]_i_3/O
                         net (fo=1, routed)           0.404    15.815    VGA_inst/p_m_inst/red[0]_i_3_n_0
    SLICE_X79Y149        LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=6, routed)           1.174    17.113    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X74Y143        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584    41.587    VGA_inst/p_m_inst/clk_out1
    SLICE_X74Y143        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.006    41.593    
                         clock uncertainty           -0.098    41.495    
    SLICE_X74Y143        FDRE (Setup_fdre_C_CE)      -0.169    41.326    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.326    
                         arrival time                         -17.113    
  -------------------------------------------------------------------
                         slack                                 24.213    

Slack (MET) :             24.213ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.320ns  (logic 1.740ns (11.358%)  route 13.580ns (88.642%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 41.587 - 40.000 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.791     1.793    VGA_inst/clk_25
    SLICE_X58Y166        FDRE                                         r  VGA_inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y166        FDRE (Prop_fdre_C_Q)         0.518     2.311 r  VGA_inst/hcount_reg[3]/Q
                         net (fo=244, routed)         6.471     8.782    VGA_inst/p_m_inst/out[3]
    SLICE_X79Y154        LUT4 (Prop_lut4_I3_O)        0.124     8.906 f  VGA_inst/p_m_inst/green[0]_i_23/O
                         net (fo=2, routed)           1.252    10.158    VGA_inst/p_m_inst/green[0]_i_23_n_0
    SLICE_X76Y159        LUT6 (Prop_lut6_I5_O)        0.124    10.282 f  VGA_inst/p_m_inst/red[0]_i_117/O
                         net (fo=3, routed)           1.861    12.144    VGA_inst/p_m_inst/red[0]_i_117_n_0
    SLICE_X78Y145        LUT2 (Prop_lut2_I0_O)        0.152    12.296 f  VGA_inst/p_m_inst/red[0]_i_46/O
                         net (fo=6, routed)           1.603    13.899    VGA_inst/p_m_inst/red_reg[0]_6
    SLICE_X78Y147        LUT2 (Prop_lut2_I1_O)        0.370    14.269 r  VGA_inst/p_m_inst/red[0]_i_13/O
                         net (fo=1, routed)           0.815    15.083    VGA_inst/p_m_inst/red[0]_i_13_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I1_O)        0.328    15.411 r  VGA_inst/p_m_inst/red[0]_i_3/O
                         net (fo=1, routed)           0.404    15.815    VGA_inst/p_m_inst/red[0]_i_3_n_0
    SLICE_X79Y149        LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=6, routed)           1.174    17.113    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X74Y143        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584    41.587    VGA_inst/p_m_inst/clk_out1
    SLICE_X74Y143        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.006    41.593    
                         clock uncertainty           -0.098    41.495    
    SLICE_X74Y143        FDRE (Setup_fdre_C_CE)      -0.169    41.326    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.326    
                         arrival time                         -17.113    
  -------------------------------------------------------------------
                         slack                                 24.213    

Slack (MET) :             24.224ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.520ns  (logic 1.882ns (12.126%)  route 13.638ns (87.874%))
  Logic Levels:           11  (LUT2=2 LUT6=9)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.791     1.793    VGA_inst/clk_25
    SLICE_X60Y166        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y166        FDRE (Prop_fdre_C_Q)         0.518     2.311 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=232, routed)         7.371     9.683    VGA_inst/p_m_inst/out[0]
    SLICE_X80Y162        LUT6 (Prop_lut6_I2_O)        0.124     9.807 r  VGA_inst/p_m_inst/red[0]_i_237/O
                         net (fo=2, routed)           1.222    11.028    VGA_inst/p_m_inst/red[0]_i_237_n_0
    SLICE_X80Y150        LUT6 (Prop_lut6_I5_O)        0.124    11.152 f  VGA_inst/p_m_inst/red[0]_i_174/O
                         net (fo=4, routed)           1.175    12.327    VGA_inst/p_m_inst/red_reg[0]_24
    SLICE_X77Y145        LUT2 (Prop_lut2_I0_O)        0.124    12.451 f  VGA_inst/p_m_inst/red[0]_i_77/O
                         net (fo=7, routed)           1.506    13.957    keyboard_inst/hcount_reg[3]_2
    SLICE_X81Y143        LUT6 (Prop_lut6_I0_O)        0.124    14.081 f  keyboard_inst/red[0]_i_271/O
                         net (fo=1, routed)           0.580    14.661    keyboard_inst/red[0]_i_271_n_0
    SLICE_X79Y143        LUT2 (Prop_lut2_I0_O)        0.124    14.785 r  keyboard_inst/red[0]_i_265/O
                         net (fo=2, routed)           0.623    15.408    VGA_inst/p_m_inst/ena_reg_9
    SLICE_X80Y147        LUT6 (Prop_lut6_I3_O)        0.124    15.532 r  VGA_inst/p_m_inst/red[0]_i_251/O
                         net (fo=1, routed)           0.161    15.693    VGA_inst/p_m_inst/red[0]_i_251_n_0
    SLICE_X80Y147        LUT6 (Prop_lut6_I5_O)        0.124    15.817 f  VGA_inst/p_m_inst/red[0]_i_196/O
                         net (fo=1, routed)           0.381    16.198    VGA_inst/p_m_inst/red[0]_i_196_n_0
    SLICE_X83Y147        LUT6 (Prop_lut6_I2_O)        0.124    16.322 r  VGA_inst/p_m_inst/red[0]_i_102/O
                         net (fo=1, routed)           0.300    16.622    VGA_inst/p_m_inst/red[0]_i_102_n_0
    SLICE_X82Y146        LUT6 (Prop_lut6_I2_O)        0.124    16.746 r  VGA_inst/p_m_inst/red[0]_i_40/O
                         net (fo=1, routed)           0.158    16.904    VGA_inst/p_m_inst/red[0]_i_40_n_0
    SLICE_X82Y146        LUT6 (Prop_lut6_I4_O)        0.124    17.028 f  VGA_inst/p_m_inst/red[0]_i_9/O
                         net (fo=1, routed)           0.162    17.190    VGA_inst/p_m_inst/red[0]_i_9_n_0
    SLICE_X82Y146        LUT6 (Prop_lut6_I3_O)        0.124    17.314 r  VGA_inst/p_m_inst/red[0]_i_2/O
                         net (fo=1, routed)           0.000    17.314    VGA_inst/p_m_inst/red[0]_i_2_n_0
    SLICE_X82Y146        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.597    41.600    VGA_inst/p_m_inst/clk_out1
    SLICE_X82Y146        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.006    41.606    
                         clock uncertainty           -0.098    41.508    
    SLICE_X82Y146        FDRE (Setup_fdre_C_D)        0.029    41.537    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         41.537    
                         arrival time                         -17.314    
  -------------------------------------------------------------------
                         slack                                 24.224    

Slack (MET) :             24.254ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.525ns  (logic 2.134ns (13.745%)  route 13.391ns (86.255%))
  Logic Levels:           11  (LUT2=1 LUT4=2 LUT6=8)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.791     1.793    VGA_inst/clk_25
    SLICE_X58Y166        FDRE                                         r  VGA_inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y166        FDRE (Prop_fdre_C_Q)         0.518     2.311 r  VGA_inst/hcount_reg[3]/Q
                         net (fo=244, routed)         6.471     8.782    VGA_inst/p_m_inst/out[3]
    SLICE_X79Y154        LUT4 (Prop_lut4_I3_O)        0.124     8.906 f  VGA_inst/p_m_inst/green[0]_i_23/O
                         net (fo=2, routed)           1.252    10.158    VGA_inst/p_m_inst/green[0]_i_23_n_0
    SLICE_X76Y159        LUT6 (Prop_lut6_I5_O)        0.124    10.282 f  VGA_inst/p_m_inst/red[0]_i_117/O
                         net (fo=3, routed)           1.861    12.144    VGA_inst/p_m_inst/red[0]_i_117_n_0
    SLICE_X78Y145        LUT2 (Prop_lut2_I0_O)        0.152    12.296 f  VGA_inst/p_m_inst/red[0]_i_46/O
                         net (fo=6, routed)           1.888    14.184    VGA_inst/p_m_inst/red_reg[0]_6
    SLICE_X74Y146        LUT6 (Prop_lut6_I5_O)        0.348    14.532 r  VGA_inst/p_m_inst/red[2]_i_139/O
                         net (fo=1, routed)           0.298    14.830    VGA_inst/p_m_inst/red[2]_i_139_n_0
    SLICE_X77Y147        LUT4 (Prop_lut4_I2_O)        0.124    14.954 r  VGA_inst/p_m_inst/red[2]_i_93/O
                         net (fo=1, routed)           0.517    15.471    VGA_inst/p_m_inst/red[2]_i_93_n_0
    SLICE_X76Y147        LUT6 (Prop_lut6_I5_O)        0.124    15.595 r  VGA_inst/p_m_inst/red[2]_i_56/O
                         net (fo=1, routed)           0.162    15.757    VGA_inst/p_m_inst/red[2]_i_56_n_0
    SLICE_X76Y147        LUT6 (Prop_lut6_I1_O)        0.124    15.881 f  VGA_inst/p_m_inst/red[2]_i_40/O
                         net (fo=1, routed)           0.313    16.194    VGA_inst/p_m_inst/red[2]_i_40_n_0
    SLICE_X74Y146        LUT6 (Prop_lut6_I3_O)        0.124    16.318 f  VGA_inst/p_m_inst/red[2]_i_24/O
                         net (fo=1, routed)           0.303    16.621    VGA_inst/p_m_inst/red[2]_i_24_n_0
    SLICE_X74Y147        LUT6 (Prop_lut6_I2_O)        0.124    16.745 f  VGA_inst/p_m_inst/red[2]_i_11/O
                         net (fo=1, routed)           0.161    16.906    VGA_inst/p_m_inst/red[2]_i_11_n_0
    SLICE_X74Y147        LUT6 (Prop_lut6_I1_O)        0.124    17.030 f  VGA_inst/p_m_inst/red[2]_i_3/O
                         net (fo=1, routed)           0.165    17.195    VGA_inst/p_m_inst/red[2]_i_3_n_0
    SLICE_X74Y147        LUT6 (Prop_lut6_I1_O)        0.124    17.319 r  VGA_inst/p_m_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000    17.319    VGA_inst/p_m_inst/red[2]_i_1_n_0
    SLICE_X74Y147        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.585    41.588    VGA_inst/p_m_inst/clk_out1
    SLICE_X74Y147        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.006    41.594    
                         clock uncertainty           -0.098    41.496    
    SLICE_X74Y147        FDRE (Setup_fdre_C_D)        0.077    41.573    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.573    
                         arrival time                         -17.319    
  -------------------------------------------------------------------
                         slack                                 24.254    

Slack (MET) :             24.363ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.372ns  (logic 2.134ns (13.883%)  route 13.238ns (86.117%))
  Logic Levels:           11  (LUT2=2 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 41.591 - 40.000 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.791     1.793    VGA_inst/clk_25
    SLICE_X58Y166        FDRE                                         r  VGA_inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y166        FDRE (Prop_fdre_C_Q)         0.518     2.311 r  VGA_inst/hcount_reg[3]/Q
                         net (fo=244, routed)         6.471     8.782    VGA_inst/p_m_inst/out[3]
    SLICE_X79Y154        LUT4 (Prop_lut4_I3_O)        0.124     8.906 f  VGA_inst/p_m_inst/green[0]_i_23/O
                         net (fo=2, routed)           1.252    10.158    VGA_inst/p_m_inst/green[0]_i_23_n_0
    SLICE_X76Y159        LUT6 (Prop_lut6_I5_O)        0.124    10.282 f  VGA_inst/p_m_inst/red[0]_i_117/O
                         net (fo=3, routed)           1.861    12.144    VGA_inst/p_m_inst/red[0]_i_117_n_0
    SLICE_X78Y145        LUT2 (Prop_lut2_I0_O)        0.152    12.296 f  VGA_inst/p_m_inst/red[0]_i_46/O
                         net (fo=6, routed)           1.145    13.440    keyboard_inst/hcount_reg[6]_0
    SLICE_X77Y144        LUT6 (Prop_lut6_I5_O)        0.348    13.788 r  keyboard_inst/green[0]_i_30/O
                         net (fo=3, routed)           0.750    14.538    keyboard_inst/green_reg[0]_1
    SLICE_X80Y145        LUT2 (Prop_lut2_I1_O)        0.124    14.662 r  keyboard_inst/green[0]_i_24/O
                         net (fo=2, routed)           0.694    15.356    VGA_inst/p_m_inst/note_reg[2]
    SLICE_X78Y146        LUT6 (Prop_lut6_I0_O)        0.124    15.480 r  VGA_inst/p_m_inst/green[2]_i_149/O
                         net (fo=1, routed)           0.304    15.784    VGA_inst/p_m_inst/green[2]_i_149_n_0
    SLICE_X78Y148        LUT6 (Prop_lut6_I4_O)        0.124    15.908 r  VGA_inst/p_m_inst/green[2]_i_76/O
                         net (fo=1, routed)           0.165    16.073    VGA_inst/p_m_inst/green[2]_i_76_n_0
    SLICE_X78Y148        LUT6 (Prop_lut6_I1_O)        0.124    16.197 r  VGA_inst/p_m_inst/green[2]_i_34/O
                         net (fo=1, routed)           0.292    16.490    VGA_inst/p_m_inst/green[2]_i_34_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I4_O)        0.124    16.614 r  VGA_inst/p_m_inst/green[2]_i_12/O
                         net (fo=1, routed)           0.149    16.763    VGA_inst/p_m_inst/green[2]_i_12_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I2_O)        0.124    16.887 r  VGA_inst/p_m_inst/green[2]_i_3/O
                         net (fo=1, routed)           0.154    17.041    VGA_inst/p_m_inst/green[2]_i_3_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I1_O)        0.124    17.165 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000    17.165    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X79Y148        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.588    41.591    VGA_inst/p_m_inst/clk_out1
    SLICE_X79Y148        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.006    41.597    
                         clock uncertainty           -0.098    41.499    
    SLICE_X79Y148        FDRE (Setup_fdre_C_D)        0.029    41.528    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.528    
                         arrival time                         -17.165    
  -------------------------------------------------------------------
                         slack                                 24.363    

Slack (MET) :             24.502ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.032ns  (logic 1.740ns (11.575%)  route 13.292ns (88.425%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.791     1.793    VGA_inst/clk_25
    SLICE_X58Y166        FDRE                                         r  VGA_inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y166        FDRE (Prop_fdre_C_Q)         0.518     2.311 r  VGA_inst/hcount_reg[3]/Q
                         net (fo=244, routed)         6.471     8.782    VGA_inst/p_m_inst/out[3]
    SLICE_X79Y154        LUT4 (Prop_lut4_I3_O)        0.124     8.906 f  VGA_inst/p_m_inst/green[0]_i_23/O
                         net (fo=2, routed)           1.252    10.158    VGA_inst/p_m_inst/green[0]_i_23_n_0
    SLICE_X76Y159        LUT6 (Prop_lut6_I5_O)        0.124    10.282 f  VGA_inst/p_m_inst/red[0]_i_117/O
                         net (fo=3, routed)           1.861    12.144    VGA_inst/p_m_inst/red[0]_i_117_n_0
    SLICE_X78Y145        LUT2 (Prop_lut2_I0_O)        0.152    12.296 f  VGA_inst/p_m_inst/red[0]_i_46/O
                         net (fo=6, routed)           1.603    13.899    VGA_inst/p_m_inst/red_reg[0]_6
    SLICE_X78Y147        LUT2 (Prop_lut2_I1_O)        0.370    14.269 r  VGA_inst/p_m_inst/red[0]_i_13/O
                         net (fo=1, routed)           0.815    15.083    VGA_inst/p_m_inst/red[0]_i_13_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I1_O)        0.328    15.411 r  VGA_inst/p_m_inst/red[0]_i_3/O
                         net (fo=1, routed)           0.404    15.815    VGA_inst/p_m_inst/red[0]_i_3_n_0
    SLICE_X79Y149        LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=6, routed)           0.886    16.825    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X74Y147        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.585    41.588    VGA_inst/p_m_inst/clk_out1
    SLICE_X74Y147        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.006    41.594    
                         clock uncertainty           -0.098    41.496    
    SLICE_X74Y147        FDRE (Setup_fdre_C_CE)      -0.169    41.327    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.327    
                         arrival time                         -16.825    
  -------------------------------------------------------------------
                         slack                                 24.502    

Slack (MET) :             24.644ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.860ns  (logic 1.740ns (11.710%)  route 13.120ns (88.290%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 41.594 - 40.000 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.791     1.793    VGA_inst/clk_25
    SLICE_X58Y166        FDRE                                         r  VGA_inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y166        FDRE (Prop_fdre_C_Q)         0.518     2.311 r  VGA_inst/hcount_reg[3]/Q
                         net (fo=244, routed)         6.471     8.782    VGA_inst/p_m_inst/out[3]
    SLICE_X79Y154        LUT4 (Prop_lut4_I3_O)        0.124     8.906 f  VGA_inst/p_m_inst/green[0]_i_23/O
                         net (fo=2, routed)           1.252    10.158    VGA_inst/p_m_inst/green[0]_i_23_n_0
    SLICE_X76Y159        LUT6 (Prop_lut6_I5_O)        0.124    10.282 f  VGA_inst/p_m_inst/red[0]_i_117/O
                         net (fo=3, routed)           1.861    12.144    VGA_inst/p_m_inst/red[0]_i_117_n_0
    SLICE_X78Y145        LUT2 (Prop_lut2_I0_O)        0.152    12.296 f  VGA_inst/p_m_inst/red[0]_i_46/O
                         net (fo=6, routed)           1.603    13.899    VGA_inst/p_m_inst/red_reg[0]_6
    SLICE_X78Y147        LUT2 (Prop_lut2_I1_O)        0.370    14.269 r  VGA_inst/p_m_inst/red[0]_i_13/O
                         net (fo=1, routed)           0.815    15.083    VGA_inst/p_m_inst/red[0]_i_13_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I1_O)        0.328    15.411 r  VGA_inst/p_m_inst/red[0]_i_3/O
                         net (fo=1, routed)           0.404    15.815    VGA_inst/p_m_inst/red[0]_i_3_n_0
    SLICE_X79Y149        LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=6, routed)           0.714    16.653    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X81Y148        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.591    41.594    VGA_inst/p_m_inst/clk_out1
    SLICE_X81Y148        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.006    41.600    
                         clock uncertainty           -0.098    41.502    
    SLICE_X81Y148        FDRE (Setup_fdre_C_CE)      -0.205    41.297    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         41.297    
                         arrival time                         -16.653    
  -------------------------------------------------------------------
                         slack                                 24.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.977%)  route 0.108ns (34.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.640     0.642    VGA_inst/clk_25
    SLICE_X58Y163        FDRE                                         r  VGA_inst/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y163        FDRE (Prop_fdre_C_Q)         0.164     0.806 r  VGA_inst/vcount_reg[6]/Q
                         net (fo=17, routed)          0.108     0.914    VGA_inst/vcount[6]
    SLICE_X59Y163        LUT4 (Prop_lut4_I2_O)        0.045     0.959 r  VGA_inst/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.959    VGA_inst/vcount[8]_i_1_n_0
    SLICE_X59Y163        FDRE                                         r  VGA_inst/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.914     0.916    VGA_inst/clk_25
    SLICE_X59Y163        FDRE                                         r  VGA_inst/vcount_reg[8]/C
                         clock pessimism             -0.261     0.655    
    SLICE_X59Y163        FDRE (Hold_fdre_C_D)         0.092     0.747    VGA_inst/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.018%)  route 0.135ns (41.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.662     0.664    VGA_inst/clk_25
    SLICE_X72Y165        FDRE                                         r  VGA_inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y165        FDRE (Prop_fdre_C_Q)         0.141     0.805 r  VGA_inst/hcount_reg[8]/Q
                         net (fo=139, routed)         0.135     0.940    VGA_inst/hcount[8]
    SLICE_X73Y165        LUT6 (Prop_lut6_I4_O)        0.045     0.985 r  VGA_inst/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000     0.985    VGA_inst/hcount[10]_i_2_n_0
    SLICE_X73Y165        FDRE                                         r  VGA_inst/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.936     0.938    VGA_inst/clk_25
    SLICE_X73Y165        FDRE                                         r  VGA_inst/hcount_reg[10]/C
                         clock pessimism             -0.261     0.677    
    SLICE_X73Y165        FDRE (Hold_fdre_C_D)         0.091     0.768    VGA_inst/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.017%)  route 0.164ns (43.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.639     0.641    VGA_inst/clk_25
    SLICE_X58Y166        FDRE                                         r  VGA_inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y166        FDRE (Prop_fdre_C_Q)         0.164     0.805 r  VGA_inst/hcount_reg[3]/Q
                         net (fo=244, routed)         0.164     0.969    VGA_inst/hcount[3]
    SLICE_X60Y166        LUT6 (Prop_lut6_I4_O)        0.045     1.014 r  VGA_inst/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.014    VGA_inst/hcount[5]_i_1_n_0
    SLICE_X60Y166        FDRE                                         r  VGA_inst/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.912     0.914    VGA_inst/clk_25
    SLICE_X60Y166        FDRE                                         r  VGA_inst/hcount_reg[5]/C
                         clock pessimism             -0.259     0.655    
    SLICE_X60Y166        FDRE (Hold_fdre_C_D)         0.120     0.775    VGA_inst/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.022%)  route 0.193ns (50.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.640     0.642    VGA_inst/clk_25
    SLICE_X59Y163        FDRE                                         r  VGA_inst/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y163        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  VGA_inst/vcount_reg[7]/Q
                         net (fo=14, routed)          0.193     0.977    VGA_inst/vcount[7]
    SLICE_X60Y163        LUT5 (Prop_lut5_I3_O)        0.045     1.022 r  VGA_inst/vcount[9]_i_1/O
                         net (fo=1, routed)           0.000     1.022    VGA_inst/vcount[9]_i_1_n_0
    SLICE_X60Y163        FDRE                                         r  VGA_inst/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.914     0.916    VGA_inst/clk_25
    SLICE_X60Y163        FDRE                                         r  VGA_inst/vcount_reg[9]/C
                         clock pessimism             -0.259     0.657    
    SLICE_X60Y163        FDRE (Hold_fdre_C_D)         0.120     0.777    VGA_inst/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.511%)  route 0.197ns (51.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.640     0.642    VGA_inst/clk_25
    SLICE_X59Y163        FDRE                                         r  VGA_inst/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y163        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  VGA_inst/vcount_reg[7]/Q
                         net (fo=14, routed)          0.197     0.981    VGA_inst/vcount[7]
    SLICE_X60Y163        LUT6 (Prop_lut6_I1_O)        0.045     1.026 r  VGA_inst/vcount[10]_i_2/O
                         net (fo=1, routed)           0.000     1.026    VGA_inst/vcount[10]_i_2_n_0
    SLICE_X60Y163        FDRE                                         r  VGA_inst/vcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.914     0.916    VGA_inst/clk_25
    SLICE_X60Y163        FDRE                                         r  VGA_inst/vcount_reg[10]/C
                         clock pessimism             -0.259     0.657    
    SLICE_X60Y163        FDRE (Hold_fdre_C_D)         0.121     0.778    VGA_inst/vcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.408%)  route 0.162ns (43.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.639     0.641    VGA_inst/clk_25
    SLICE_X58Y166        FDRE                                         r  VGA_inst/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y166        FDRE (Prop_fdre_C_Q)         0.164     0.805 r  VGA_inst/hcount_reg[4]/Q
                         net (fo=235, routed)         0.162     0.967    VGA_inst/hcount[4]
    SLICE_X58Y166        LUT5 (Prop_lut5_I4_O)        0.045     1.012 r  VGA_inst/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.012    VGA_inst/hcount[4]_i_1_n_0
    SLICE_X58Y166        FDRE                                         r  VGA_inst/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.912     0.914    VGA_inst/clk_25
    SLICE_X58Y166        FDRE                                         r  VGA_inst/hcount_reg[4]/C
                         clock pessimism             -0.273     0.641    
    SLICE_X58Y166        FDRE (Hold_fdre_C_D)         0.121     0.762    VGA_inst/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.424%)  route 0.182ns (46.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.640     0.642    VGA_inst/clk_25
    SLICE_X58Y165        FDRE                                         r  VGA_inst/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y165        FDRE (Prop_fdre_C_Q)         0.164     0.806 r  VGA_inst/vcount_reg[2]/Q
                         net (fo=31, routed)          0.182     0.988    VGA_inst/vcount[2]
    SLICE_X58Y163        LUT6 (Prop_lut6_I3_O)        0.045     1.033 r  VGA_inst/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000     1.033    VGA_inst/vcount[6]_i_1_n_0
    SLICE_X58Y163        FDRE                                         r  VGA_inst/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.914     0.916    VGA_inst/clk_25
    SLICE_X58Y163        FDRE                                         r  VGA_inst/vcount_reg[6]/C
                         clock pessimism             -0.259     0.657    
    SLICE_X58Y163        FDRE (Hold_fdre_C_D)         0.121     0.778    VGA_inst/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.153%)  route 0.184ns (46.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.640     0.642    VGA_inst/clk_25
    SLICE_X58Y165        FDRE                                         r  VGA_inst/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y165        FDRE (Prop_fdre_C_Q)         0.164     0.806 r  VGA_inst/vcount_reg[2]/Q
                         net (fo=31, routed)          0.184     0.990    VGA_inst/vcount[2]
    SLICE_X58Y163        LUT6 (Prop_lut6_I1_O)        0.045     1.035 r  VGA_inst/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.035    VGA_inst/vcount[5]_i_1_n_0
    SLICE_X58Y163        FDRE                                         r  VGA_inst/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.914     0.916    VGA_inst/clk_25
    SLICE_X58Y163        FDRE                                         r  VGA_inst/vcount_reg[5]/C
                         clock pessimism             -0.259     0.657    
    SLICE_X58Y163        FDRE (Hold_fdre_C_D)         0.120     0.777    VGA_inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.642     0.644    VGA_inst/clk_25
    SLICE_X63Y164        FDRE                                         r  VGA_inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y164        FDRE (Prop_fdre_C_Q)         0.141     0.785 f  VGA_inst/vcount_reg[0]/Q
                         net (fo=78, routed)          0.168     0.953    VGA_inst/vcount[0]
    SLICE_X63Y164        LUT1 (Prop_lut1_I0_O)        0.045     0.998 r  VGA_inst/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.998    VGA_inst/red5[0]
    SLICE_X63Y164        FDRE                                         r  VGA_inst/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.916     0.918    VGA_inst/clk_25
    SLICE_X63Y164        FDRE                                         r  VGA_inst/vcount_reg[0]/C
                         clock pessimism             -0.274     0.644    
    SLICE_X63Y164        FDRE (Hold_fdre_C_D)         0.091     0.735    VGA_inst/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.242%)  route 0.199ns (48.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.639     0.641    VGA_inst/clk_25
    SLICE_X60Y166        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y166        FDRE (Prop_fdre_C_Q)         0.164     0.805 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=232, routed)         0.199     1.004    VGA_inst/hcount[0]
    SLICE_X58Y166        LUT4 (Prop_lut4_I1_O)        0.045     1.049 r  VGA_inst/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.049    VGA_inst/hcount[3]_i_1_n_0
    SLICE_X58Y166        FDRE                                         r  VGA_inst/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.912     0.914    VGA_inst/clk_25
    SLICE_X58Y166        FDRE                                         r  VGA_inst/hcount_reg[3]/C
                         clock pessimism             -0.259     0.655    
    SLICE_X58Y166        FDRE (Hold_fdre_C_D)         0.121     0.776    VGA_inst/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    VGA_inst/divider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y166    VGA_inst/hcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X73Y165    VGA_inst/hcount_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X82Y145    VGA_inst/p_m_inst/is_display_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X74Y163    VGA_inst/hcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y166    VGA_inst/hcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y166    VGA_inst/hcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y166    VGA_inst/hcount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y166    VGA_inst/hcount_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y145    VGA_inst/p_m_inst/is_display_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y144    VGA_inst/hsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y163    VGA_inst/vcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y165    VGA_inst/vcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y165    VGA_inst/vcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y163    VGA_inst/vcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y163    VGA_inst/vcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y163    VGA_inst/vcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y163    VGA_inst/vcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y163    VGA_inst/vcount_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y166    VGA_inst/hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y165    VGA_inst/hcount_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y145    VGA_inst/p_m_inst/is_display_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y163    VGA_inst/hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y166    VGA_inst/hcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y166    VGA_inst/hcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y166    VGA_inst/hcount_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y166    VGA_inst/hcount_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y166    VGA_inst/hcount_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y166    VGA_inst/hcount_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    VGA_inst/divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 1.887ns (28.188%)  route 4.807ns (71.812%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.077ns = ( 15.077 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.704     5.306    keyboard_inst/clk_100
    SLICE_X79Y142        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDRE (Prop_fdre_C_Q)         0.456     5.762 f  keyboard_inst/ena_reg/Q
                         net (fo=57, routed)          1.538     7.301    keyboard_inst/ena_reg_0
    SLICE_X75Y146        LUT4 (Prop_lut4_I2_O)        0.150     7.451 f  keyboard_inst/lut_addr0_carry_i_20/O
                         net (fo=1, routed)           0.735     8.186    keyboard_inst/lut_addr0_carry_i_20_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I2_O)        0.326     8.512 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=2, routed)           0.471     8.983    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X73Y146        LUT6 (Prop_lut6_I3_O)        0.124     9.107 r  keyboard_inst/lut_addr0_carry_i_9/O
                         net (fo=1, routed)           0.548     9.655    keyboard_inst/lut_addr0_carry_i_9_n_0
    SLICE_X73Y148        LUT6 (Prop_lut6_I0_O)        0.124     9.779 r  keyboard_inst/lut_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.779    Single_Note_Inst/S[1]
    SLICE_X73Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.329 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.329    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X73Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.486 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          1.515    12.001    Single_Note_Inst/sel
    SLICE_X67Y176        FDRE                                         r  Single_Note_Inst/lut_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.655    15.077    Single_Note_Inst/clk_100
    SLICE_X67Y176        FDRE                                         r  Single_Note_Inst/lut_addr_reg[1]/C
                         clock pessimism              0.188    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X67Y176        FDRE (Setup_fdre_C_CE)      -0.410    14.820    Single_Note_Inst/lut_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 1.887ns (28.188%)  route 4.807ns (71.812%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.077ns = ( 15.077 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.704     5.306    keyboard_inst/clk_100
    SLICE_X79Y142        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDRE (Prop_fdre_C_Q)         0.456     5.762 f  keyboard_inst/ena_reg/Q
                         net (fo=57, routed)          1.538     7.301    keyboard_inst/ena_reg_0
    SLICE_X75Y146        LUT4 (Prop_lut4_I2_O)        0.150     7.451 f  keyboard_inst/lut_addr0_carry_i_20/O
                         net (fo=1, routed)           0.735     8.186    keyboard_inst/lut_addr0_carry_i_20_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I2_O)        0.326     8.512 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=2, routed)           0.471     8.983    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X73Y146        LUT6 (Prop_lut6_I3_O)        0.124     9.107 r  keyboard_inst/lut_addr0_carry_i_9/O
                         net (fo=1, routed)           0.548     9.655    keyboard_inst/lut_addr0_carry_i_9_n_0
    SLICE_X73Y148        LUT6 (Prop_lut6_I0_O)        0.124     9.779 r  keyboard_inst/lut_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.779    Single_Note_Inst/S[1]
    SLICE_X73Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.329 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.329    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X73Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.486 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          1.515    12.001    Single_Note_Inst/sel
    SLICE_X67Y176        FDRE                                         r  Single_Note_Inst/lut_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.655    15.077    Single_Note_Inst/clk_100
    SLICE_X67Y176        FDRE                                         r  Single_Note_Inst/lut_addr_reg[2]/C
                         clock pessimism              0.188    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X67Y176        FDRE (Setup_fdre_C_CE)      -0.410    14.820    Single_Note_Inst/lut_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 1.887ns (28.188%)  route 4.807ns (71.812%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.077ns = ( 15.077 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.704     5.306    keyboard_inst/clk_100
    SLICE_X79Y142        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDRE (Prop_fdre_C_Q)         0.456     5.762 f  keyboard_inst/ena_reg/Q
                         net (fo=57, routed)          1.538     7.301    keyboard_inst/ena_reg_0
    SLICE_X75Y146        LUT4 (Prop_lut4_I2_O)        0.150     7.451 f  keyboard_inst/lut_addr0_carry_i_20/O
                         net (fo=1, routed)           0.735     8.186    keyboard_inst/lut_addr0_carry_i_20_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I2_O)        0.326     8.512 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=2, routed)           0.471     8.983    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X73Y146        LUT6 (Prop_lut6_I3_O)        0.124     9.107 r  keyboard_inst/lut_addr0_carry_i_9/O
                         net (fo=1, routed)           0.548     9.655    keyboard_inst/lut_addr0_carry_i_9_n_0
    SLICE_X73Y148        LUT6 (Prop_lut6_I0_O)        0.124     9.779 r  keyboard_inst/lut_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.779    Single_Note_Inst/S[1]
    SLICE_X73Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.329 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.329    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X73Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.486 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          1.515    12.001    Single_Note_Inst/sel
    SLICE_X67Y176        FDRE                                         r  Single_Note_Inst/lut_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.655    15.077    Single_Note_Inst/clk_100
    SLICE_X67Y176        FDRE                                         r  Single_Note_Inst/lut_addr_reg[6]/C
                         clock pessimism              0.188    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X67Y176        FDRE (Setup_fdre_C_CE)      -0.410    14.820    Single_Note_Inst/lut_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 1.887ns (28.188%)  route 4.807ns (71.812%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.077ns = ( 15.077 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.704     5.306    keyboard_inst/clk_100
    SLICE_X79Y142        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDRE (Prop_fdre_C_Q)         0.456     5.762 f  keyboard_inst/ena_reg/Q
                         net (fo=57, routed)          1.538     7.301    keyboard_inst/ena_reg_0
    SLICE_X75Y146        LUT4 (Prop_lut4_I2_O)        0.150     7.451 f  keyboard_inst/lut_addr0_carry_i_20/O
                         net (fo=1, routed)           0.735     8.186    keyboard_inst/lut_addr0_carry_i_20_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I2_O)        0.326     8.512 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=2, routed)           0.471     8.983    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X73Y146        LUT6 (Prop_lut6_I3_O)        0.124     9.107 r  keyboard_inst/lut_addr0_carry_i_9/O
                         net (fo=1, routed)           0.548     9.655    keyboard_inst/lut_addr0_carry_i_9_n_0
    SLICE_X73Y148        LUT6 (Prop_lut6_I0_O)        0.124     9.779 r  keyboard_inst/lut_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.779    Single_Note_Inst/S[1]
    SLICE_X73Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.329 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.329    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X73Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.486 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          1.515    12.001    Single_Note_Inst/sel
    SLICE_X67Y176        FDRE                                         r  Single_Note_Inst/lut_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.655    15.077    Single_Note_Inst/clk_100
    SLICE_X67Y176        FDRE                                         r  Single_Note_Inst/lut_addr_reg[7]/C
                         clock pessimism              0.188    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X67Y176        FDRE (Setup_fdre_C_CE)      -0.410    14.820    Single_Note_Inst/lut_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 1.887ns (28.188%)  route 4.807ns (71.812%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.077ns = ( 15.077 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.704     5.306    keyboard_inst/clk_100
    SLICE_X79Y142        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDRE (Prop_fdre_C_Q)         0.456     5.762 f  keyboard_inst/ena_reg/Q
                         net (fo=57, routed)          1.538     7.301    keyboard_inst/ena_reg_0
    SLICE_X75Y146        LUT4 (Prop_lut4_I2_O)        0.150     7.451 f  keyboard_inst/lut_addr0_carry_i_20/O
                         net (fo=1, routed)           0.735     8.186    keyboard_inst/lut_addr0_carry_i_20_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I2_O)        0.326     8.512 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=2, routed)           0.471     8.983    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X73Y146        LUT6 (Prop_lut6_I3_O)        0.124     9.107 r  keyboard_inst/lut_addr0_carry_i_9/O
                         net (fo=1, routed)           0.548     9.655    keyboard_inst/lut_addr0_carry_i_9_n_0
    SLICE_X73Y148        LUT6 (Prop_lut6_I0_O)        0.124     9.779 r  keyboard_inst/lut_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.779    Single_Note_Inst/S[1]
    SLICE_X73Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.329 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.329    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X73Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.486 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          1.515    12.001    Single_Note_Inst/sel
    SLICE_X67Y176        FDRE                                         r  Single_Note_Inst/lut_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.655    15.077    Single_Note_Inst/clk_100
    SLICE_X67Y176        FDRE                                         r  Single_Note_Inst/lut_addr_reg[8]/C
                         clock pessimism              0.188    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X67Y176        FDRE (Setup_fdre_C_CE)      -0.410    14.820    Single_Note_Inst/lut_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 1.887ns (28.188%)  route 4.807ns (71.812%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.077ns = ( 15.077 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.704     5.306    keyboard_inst/clk_100
    SLICE_X79Y142        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDRE (Prop_fdre_C_Q)         0.456     5.762 f  keyboard_inst/ena_reg/Q
                         net (fo=57, routed)          1.538     7.301    keyboard_inst/ena_reg_0
    SLICE_X75Y146        LUT4 (Prop_lut4_I2_O)        0.150     7.451 f  keyboard_inst/lut_addr0_carry_i_20/O
                         net (fo=1, routed)           0.735     8.186    keyboard_inst/lut_addr0_carry_i_20_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I2_O)        0.326     8.512 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=2, routed)           0.471     8.983    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X73Y146        LUT6 (Prop_lut6_I3_O)        0.124     9.107 r  keyboard_inst/lut_addr0_carry_i_9/O
                         net (fo=1, routed)           0.548     9.655    keyboard_inst/lut_addr0_carry_i_9_n_0
    SLICE_X73Y148        LUT6 (Prop_lut6_I0_O)        0.124     9.779 r  keyboard_inst/lut_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.779    Single_Note_Inst/S[1]
    SLICE_X73Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.329 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.329    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X73Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.486 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          1.515    12.001    Single_Note_Inst/sel
    SLICE_X67Y176        FDRE                                         r  Single_Note_Inst/lut_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.655    15.077    Single_Note_Inst/clk_100
    SLICE_X67Y176        FDRE                                         r  Single_Note_Inst/lut_addr_reg[9]/C
                         clock pessimism              0.188    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X67Y176        FDRE (Setup_fdre_C_CE)      -0.410    14.820    Single_Note_Inst/lut_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 1.887ns (28.641%)  route 4.701ns (71.359%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.075ns = ( 15.075 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.704     5.306    keyboard_inst/clk_100
    SLICE_X79Y142        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDRE (Prop_fdre_C_Q)         0.456     5.762 f  keyboard_inst/ena_reg/Q
                         net (fo=57, routed)          1.538     7.301    keyboard_inst/ena_reg_0
    SLICE_X75Y146        LUT4 (Prop_lut4_I2_O)        0.150     7.451 f  keyboard_inst/lut_addr0_carry_i_20/O
                         net (fo=1, routed)           0.735     8.186    keyboard_inst/lut_addr0_carry_i_20_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I2_O)        0.326     8.512 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=2, routed)           0.471     8.983    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X73Y146        LUT6 (Prop_lut6_I3_O)        0.124     9.107 r  keyboard_inst/lut_addr0_carry_i_9/O
                         net (fo=1, routed)           0.548     9.655    keyboard_inst/lut_addr0_carry_i_9_n_0
    SLICE_X73Y148        LUT6 (Prop_lut6_I0_O)        0.124     9.779 r  keyboard_inst/lut_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.779    Single_Note_Inst/S[1]
    SLICE_X73Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.329 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.329    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X73Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.486 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          1.409    11.895    Single_Note_Inst/sel
    SLICE_X70Y175        FDRE                                         r  Single_Note_Inst/lut_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.653    15.075    Single_Note_Inst/clk_100
    SLICE_X70Y175        FDRE                                         r  Single_Note_Inst/lut_addr_reg[0]/C
                         clock pessimism              0.188    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X70Y175        FDRE (Setup_fdre_C_CE)      -0.374    14.854    Single_Note_Inst/lut_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 1.887ns (28.641%)  route 4.701ns (71.359%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.075ns = ( 15.075 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.704     5.306    keyboard_inst/clk_100
    SLICE_X79Y142        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDRE (Prop_fdre_C_Q)         0.456     5.762 f  keyboard_inst/ena_reg/Q
                         net (fo=57, routed)          1.538     7.301    keyboard_inst/ena_reg_0
    SLICE_X75Y146        LUT4 (Prop_lut4_I2_O)        0.150     7.451 f  keyboard_inst/lut_addr0_carry_i_20/O
                         net (fo=1, routed)           0.735     8.186    keyboard_inst/lut_addr0_carry_i_20_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I2_O)        0.326     8.512 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=2, routed)           0.471     8.983    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X73Y146        LUT6 (Prop_lut6_I3_O)        0.124     9.107 r  keyboard_inst/lut_addr0_carry_i_9/O
                         net (fo=1, routed)           0.548     9.655    keyboard_inst/lut_addr0_carry_i_9_n_0
    SLICE_X73Y148        LUT6 (Prop_lut6_I0_O)        0.124     9.779 r  keyboard_inst/lut_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.779    Single_Note_Inst/S[1]
    SLICE_X73Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.329 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.329    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X73Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.486 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          1.409    11.895    Single_Note_Inst/sel
    SLICE_X70Y175        FDRE                                         r  Single_Note_Inst/lut_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.653    15.075    Single_Note_Inst/clk_100
    SLICE_X70Y175        FDRE                                         r  Single_Note_Inst/lut_addr_reg[3]/C
                         clock pessimism              0.188    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X70Y175        FDRE (Setup_fdre_C_CE)      -0.374    14.854    Single_Note_Inst/lut_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 1.887ns (28.641%)  route 4.701ns (71.359%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.075ns = ( 15.075 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.704     5.306    keyboard_inst/clk_100
    SLICE_X79Y142        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDRE (Prop_fdre_C_Q)         0.456     5.762 f  keyboard_inst/ena_reg/Q
                         net (fo=57, routed)          1.538     7.301    keyboard_inst/ena_reg_0
    SLICE_X75Y146        LUT4 (Prop_lut4_I2_O)        0.150     7.451 f  keyboard_inst/lut_addr0_carry_i_20/O
                         net (fo=1, routed)           0.735     8.186    keyboard_inst/lut_addr0_carry_i_20_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I2_O)        0.326     8.512 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=2, routed)           0.471     8.983    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X73Y146        LUT6 (Prop_lut6_I3_O)        0.124     9.107 r  keyboard_inst/lut_addr0_carry_i_9/O
                         net (fo=1, routed)           0.548     9.655    keyboard_inst/lut_addr0_carry_i_9_n_0
    SLICE_X73Y148        LUT6 (Prop_lut6_I0_O)        0.124     9.779 r  keyboard_inst/lut_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.779    Single_Note_Inst/S[1]
    SLICE_X73Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.329 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.329    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X73Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.486 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          1.409    11.895    Single_Note_Inst/sel
    SLICE_X70Y175        FDRE                                         r  Single_Note_Inst/lut_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.653    15.075    Single_Note_Inst/clk_100
    SLICE_X70Y175        FDRE                                         r  Single_Note_Inst/lut_addr_reg[4]/C
                         clock pessimism              0.188    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X70Y175        FDRE (Setup_fdre_C_CE)      -0.374    14.854    Single_Note_Inst/lut_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 1.887ns (28.641%)  route 4.701ns (71.359%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.075ns = ( 15.075 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.704     5.306    keyboard_inst/clk_100
    SLICE_X79Y142        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDRE (Prop_fdre_C_Q)         0.456     5.762 f  keyboard_inst/ena_reg/Q
                         net (fo=57, routed)          1.538     7.301    keyboard_inst/ena_reg_0
    SLICE_X75Y146        LUT4 (Prop_lut4_I2_O)        0.150     7.451 f  keyboard_inst/lut_addr0_carry_i_20/O
                         net (fo=1, routed)           0.735     8.186    keyboard_inst/lut_addr0_carry_i_20_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I2_O)        0.326     8.512 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=2, routed)           0.471     8.983    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X73Y146        LUT6 (Prop_lut6_I3_O)        0.124     9.107 r  keyboard_inst/lut_addr0_carry_i_9/O
                         net (fo=1, routed)           0.548     9.655    keyboard_inst/lut_addr0_carry_i_9_n_0
    SLICE_X73Y148        LUT6 (Prop_lut6_I0_O)        0.124     9.779 r  keyboard_inst/lut_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.779    Single_Note_Inst/S[1]
    SLICE_X73Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.329 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.329    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X73Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.486 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          1.409    11.895    Single_Note_Inst/sel
    SLICE_X70Y175        FDRE                                         r  Single_Note_Inst/lut_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.653    15.075    Single_Note_Inst/clk_100
    SLICE_X70Y175        FDRE                                         r  Single_Note_Inst/lut_addr_reg[5]/C
                         clock pessimism              0.188    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X70Y175        FDRE (Setup_fdre_C_CE)      -0.374    14.854    Single_Note_Inst/lut_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                  2.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.590     1.509    Single_Note_Inst/clk_100
    SLICE_X72Y149        FDRE                                         r  Single_Note_Inst/sine_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  Single_Note_Inst/sine_count_reg[14]/Q
                         net (fo=2, routed)           0.133     1.783    Single_Note_Inst/sine_count_reg[14]
    SLICE_X72Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.943 r  Single_Note_Inst/sine_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    Single_Note_Inst/sine_count_reg[12]_i_1_n_0
    SLICE_X72Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.998 r  Single_Note_Inst/sine_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.998    Single_Note_Inst/sine_count_reg[16]_i_1_n_7
    SLICE_X72Y150        FDRE                                         r  Single_Note_Inst/sine_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.941     2.106    Single_Note_Inst/clk_100
    SLICE_X72Y150        FDRE                                         r  Single_Note_Inst/sine_count_reg[16]/C
                         clock pessimism             -0.250     1.856    
    SLICE_X72Y150        FDRE (Hold_fdre_C_D)         0.105     1.961    Single_Note_Inst/sine_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.590     1.509    Single_Note_Inst/clk_100
    SLICE_X72Y149        FDRE                                         r  Single_Note_Inst/sine_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  Single_Note_Inst/sine_count_reg[14]/Q
                         net (fo=2, routed)           0.133     1.783    Single_Note_Inst/sine_count_reg[14]
    SLICE_X72Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.943 r  Single_Note_Inst/sine_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    Single_Note_Inst/sine_count_reg[12]_i_1_n_0
    SLICE_X72Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.034 r  Single_Note_Inst/sine_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.034    Single_Note_Inst/sine_count_reg[16]_i_1_n_6
    SLICE_X72Y150        FDRE                                         r  Single_Note_Inst/sine_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.941     2.106    Single_Note_Inst/clk_100
    SLICE_X72Y150        FDRE                                         r  Single_Note_Inst/sine_count_reg[17]/C
                         clock pessimism             -0.250     1.856    
    SLICE_X72Y150        FDRE (Hold_fdre_C_D)         0.105     1.961    Single_Note_Inst/sine_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.292%)  route 0.120ns (38.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.600     1.519    keyboard_inst/PS2/debounce/clk_100
    SLICE_X86Y140        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  keyboard_inst/PS2/debounce/cnt0_reg[0]/Q
                         net (fo=7, routed)           0.120     1.780    keyboard_inst/PS2/debounce/cnt0_reg[0]
    SLICE_X87Y140        LUT5 (Prop_lut5_I2_O)        0.049     1.829 r  keyboard_inst/PS2/debounce/cnt0[4]_i_1/O
                         net (fo=1, routed)           0.000     1.829    keyboard_inst/PS2/debounce/cnt0[4]_i_1_n_0
    SLICE_X87Y140        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.037    keyboard_inst/PS2/debounce/clk_100
    SLICE_X87Y140        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[4]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X87Y140        FDRE (Hold_fdre_C_D)         0.107     1.639    keyboard_inst/PS2/debounce/cnt0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.786%)  route 0.120ns (39.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.600     1.519    keyboard_inst/PS2/debounce/clk_100
    SLICE_X86Y140        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  keyboard_inst/PS2/debounce/cnt0_reg[0]/Q
                         net (fo=7, routed)           0.120     1.780    keyboard_inst/PS2/debounce/cnt0_reg[0]
    SLICE_X87Y140        LUT5 (Prop_lut5_I0_O)        0.045     1.825 r  keyboard_inst/PS2/debounce/cnt0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.825    keyboard_inst/PS2/debounce/cnt0[1]_i_1_n_0
    SLICE_X87Y140        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.037    keyboard_inst/PS2/debounce/clk_100
    SLICE_X87Y140        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[1]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X87Y140        FDRE (Hold_fdre_C_D)         0.092     1.624    keyboard_inst/PS2/debounce/cnt0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.212ns (64.534%)  route 0.117ns (35.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.599     1.518    keyboard_inst/PS2/debounce/clk_100
    SLICE_X88Y138        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.164     1.682 r  keyboard_inst/PS2/debounce/cnt1_reg[2]/Q
                         net (fo=5, routed)           0.117     1.799    keyboard_inst/PS2/debounce/cnt1_reg__0[2]
    SLICE_X89Y138        LUT5 (Prop_lut5_I0_O)        0.048     1.847 r  keyboard_inst/PS2/debounce/cnt1[4]_i_2/O
                         net (fo=1, routed)           0.000     1.847    keyboard_inst/PS2/debounce/p_0_in[4]
    SLICE_X89Y138        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.036    keyboard_inst/PS2/debounce/clk_100
    SLICE_X89Y138        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[4]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X89Y138        FDRE (Hold_fdre_C_D)         0.107     1.638    keyboard_inst/PS2/debounce/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.599     1.518    keyboard_inst/PS2/debounce/clk_100
    SLICE_X88Y138        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.164     1.682 r  keyboard_inst/PS2/debounce/cnt1_reg[2]/Q
                         net (fo=5, routed)           0.117     1.799    keyboard_inst/PS2/debounce/cnt1_reg__0[2]
    SLICE_X89Y138        LUT4 (Prop_lut4_I2_O)        0.045     1.844 r  keyboard_inst/PS2/debounce/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.844    keyboard_inst/PS2/debounce/p_0_in[3]
    SLICE_X89Y138        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.036    keyboard_inst/PS2/debounce/clk_100
    SLICE_X89Y138        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[3]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X89Y138        FDRE (Hold_fdre_C_D)         0.091     1.622    keyboard_inst/PS2/debounce/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Single_Note_Inst/driver_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.635     1.555    Single_Note_Inst/driver_inst/clk_100
    SLICE_X62Y179        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y179        FDRE (Prop_fdre_C_Q)         0.164     1.719 r  Single_Note_Inst/driver_inst/count_reg[6]/Q
                         net (fo=8, routed)           0.138     1.857    Single_Note_Inst/driver_inst/count[6]
    SLICE_X62Y179        LUT6 (Prop_lut6_I0_O)        0.045     1.902 r  Single_Note_Inst/driver_inst/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.902    Single_Note_Inst/driver_inst/count[6]_i_1_n_0
    SLICE_X62Y179        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.908     2.073    Single_Note_Inst/driver_inst/clk_100
    SLICE_X62Y179        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[6]/C
                         clock pessimism             -0.518     1.555    
    SLICE_X62Y179        FDRE (Hold_fdre_C_D)         0.121     1.676    Single_Note_Inst/driver_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Single_Note_Inst/driver_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.825%)  route 0.179ns (46.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.634     1.554    Single_Note_Inst/driver_inst/clk_100
    SLICE_X62Y178        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y178        FDRE (Prop_fdre_C_Q)         0.164     1.718 r  Single_Note_Inst/driver_inst/count_reg[2]/Q
                         net (fo=11, routed)          0.179     1.897    Single_Note_Inst/driver_inst/count[2]
    SLICE_X62Y179        LUT6 (Prop_lut6_I4_O)        0.045     1.942 r  Single_Note_Inst/driver_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.942    Single_Note_Inst/driver_inst/count[5]_i_1_n_0
    SLICE_X62Y179        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.908     2.073    Single_Note_Inst/driver_inst/clk_100
    SLICE_X62Y179        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[5]/C
                         clock pessimism             -0.504     1.569    
    SLICE_X62Y179        FDRE (Hold_fdre_C_D)         0.121     1.690    Single_Note_Inst/driver_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/Iv0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.134%)  route 0.178ns (48.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.599     1.518    keyboard_inst/PS2/debounce/clk_100
    SLICE_X86Y139        FDRE                                         r  keyboard_inst/PS2/debounce/Iv0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y139        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  keyboard_inst/PS2/debounce/Iv0_reg/Q
                         net (fo=3, routed)           0.178     1.837    keyboard_inst/PS2/debounce/Iv0
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.045     1.882 r  keyboard_inst/PS2/debounce/cnt0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.882    keyboard_inst/PS2/debounce/cnt0[0]_i_1_n_0
    SLICE_X86Y140        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.037    keyboard_inst/PS2/debounce/clk_100
    SLICE_X86Y140        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[0]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X86Y140        FDRE (Hold_fdre_C_D)         0.091     1.626    keyboard_inst/PS2/debounce/cnt0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Single_Note_Inst/lut_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.631     1.551    Single_Note_Inst/clk_100
    SLICE_X70Y175        FDRE                                         r  Single_Note_Inst/lut_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y175        FDRE (Prop_fdre_C_Q)         0.164     1.715 r  Single_Note_Inst/lut_addr_reg[3]/Q
                         net (fo=110, routed)         0.187     1.902    Single_Note_Inst/lut_addr_reg__0[3]
    SLICE_X70Y175        LUT5 (Prop_lut5_I3_O)        0.043     1.945 r  Single_Note_Inst/lut_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.945    Single_Note_Inst/p_0_in[4]
    SLICE_X70Y175        FDRE                                         r  Single_Note_Inst/lut_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.904     2.069    Single_Note_Inst/clk_100
    SLICE_X70Y175        FDRE                                         r  Single_Note_Inst/lut_addr_reg[4]/C
                         clock pessimism             -0.518     1.551    
    SLICE_X70Y175        FDRE (Hold_fdre_C_D)         0.131     1.682    Single_Note_Inst/lut_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y178   Single_Note_Inst/driver_inst/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y178   Single_Note_Inst/driver_inst/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y178   Single_Note_Inst/driver_inst/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y179   Single_Note_Inst/driver_inst/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y179   Single_Note_Inst/driver_inst/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y179   Single_Note_Inst/driver_inst/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y179   Single_Note_Inst/driver_inst/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y179   Single_Note_Inst/driver_inst/count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y179   Single_Note_Inst/driver_inst/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y143   keyboard_inst/note_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y143   keyboard_inst/note_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y142   keyboard_inst/note_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y178   Single_Note_Inst/driver_inst/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y178   Single_Note_Inst/driver_inst/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y178   Single_Note_Inst/driver_inst/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y179   Single_Note_Inst/driver_inst/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y179   Single_Note_Inst/driver_inst/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y179   Single_Note_Inst/driver_inst/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y179   Single_Note_Inst/driver_inst/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y139   keyboard_inst/PS2/debounce/Iv0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y141   keyboard_inst/PS2/debounce/O0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y139   keyboard_inst/PS2/debounce/O1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y140   keyboard_inst/PS2/debounce/cnt0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y140   keyboard_inst/PS2/debounce/cnt0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y140   keyboard_inst/PS2/debounce/cnt0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y140   keyboard_inst/PS2/debounce/cnt0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y140   keyboard_inst/PS2/debounce/cnt0_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y138   keyboard_inst/PS2/debounce/cnt1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y138   keyboard_inst/PS2/debounce/cnt1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.629ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 keyboard_inst/octave_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        6.031ns  (logic 1.955ns (32.418%)  route 4.076ns (67.582%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        -3.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 41.591 - 40.000 ) 
    Source Clock Delay      (SCD):    5.306ns = ( 35.306 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.704    35.306    keyboard_inst/clk_100
    SLICE_X79Y142        FDRE                                         r  keyboard_inst/octave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDRE (Prop_fdre_C_Q)         0.419    35.725 f  keyboard_inst/octave_reg[0]/Q
                         net (fo=40, routed)          0.968    36.694    keyboard_inst/octave_reg[0]_0
    SLICE_X79Y142        LUT6 (Prop_lut6_I0_O)        0.296    36.990 f  keyboard_inst/green[0]_i_43/O
                         net (fo=2, routed)           0.307    37.296    VGA_inst/p_m_inst/octave_reg[0]_8
    SLICE_X79Y143        LUT5 (Prop_lut5_I4_O)        0.124    37.420 f  VGA_inst/p_m_inst/green[0]_i_38/O
                         net (fo=3, routed)           0.541    37.961    VGA_inst/p_m_inst/green[0]_i_38_n_0
    SLICE_X78Y143        LUT5 (Prop_lut5_I0_O)        0.124    38.085 f  VGA_inst/p_m_inst/green[2]_i_340/O
                         net (fo=1, routed)           0.438    38.523    VGA_inst/p_m_inst/green[2]_i_340_n_0
    SLICE_X79Y144        LUT6 (Prop_lut6_I2_O)        0.124    38.647 r  VGA_inst/p_m_inst/green[2]_i_293/O
                         net (fo=1, routed)           0.406    39.054    VGA_inst/p_m_inst/green[2]_i_293_n_0
    SLICE_X79Y146        LUT6 (Prop_lut6_I1_O)        0.124    39.178 r  VGA_inst/p_m_inst/green[2]_i_242/O
                         net (fo=1, routed)           0.351    39.528    VGA_inst/p_m_inst/green[2]_i_242_n_0
    SLICE_X78Y146        LUT6 (Prop_lut6_I1_O)        0.124    39.652 r  VGA_inst/p_m_inst/green[2]_i_149/O
                         net (fo=1, routed)           0.304    39.956    VGA_inst/p_m_inst/green[2]_i_149_n_0
    SLICE_X78Y148        LUT6 (Prop_lut6_I4_O)        0.124    40.080 r  VGA_inst/p_m_inst/green[2]_i_76/O
                         net (fo=1, routed)           0.165    40.245    VGA_inst/p_m_inst/green[2]_i_76_n_0
    SLICE_X78Y148        LUT6 (Prop_lut6_I1_O)        0.124    40.369 r  VGA_inst/p_m_inst/green[2]_i_34/O
                         net (fo=1, routed)           0.292    40.662    VGA_inst/p_m_inst/green[2]_i_34_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I4_O)        0.124    40.786 r  VGA_inst/p_m_inst/green[2]_i_12/O
                         net (fo=1, routed)           0.149    40.935    VGA_inst/p_m_inst/green[2]_i_12_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I2_O)        0.124    41.059 r  VGA_inst/p_m_inst/green[2]_i_3/O
                         net (fo=1, routed)           0.154    41.213    VGA_inst/p_m_inst/green[2]_i_3_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I1_O)        0.124    41.337 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000    41.337    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X79Y148        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.588    41.591    VGA_inst/p_m_inst/clk_out1
    SLICE_X79Y148        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.000    41.591    
                         clock uncertainty           -0.202    41.389    
    SLICE_X79Y148        FDRE (Setup_fdre_C_D)        0.029    41.418    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.418    
                         arrival time                         -41.337    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 keyboard_inst/octave_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        6.043ns  (logic 1.831ns (30.299%)  route 4.212ns (69.701%))
  Logic Levels:           10  (LUT4=1 LUT6=9)
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    5.306ns = ( 35.306 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.704    35.306    keyboard_inst/clk_100
    SLICE_X79Y142        FDRE                                         r  keyboard_inst/octave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDRE (Prop_fdre_C_Q)         0.419    35.725 r  keyboard_inst/octave_reg[0]/Q
                         net (fo=40, routed)          1.067    36.792    keyboard_inst/octave_reg[0]_0
    SLICE_X76Y143        LUT6 (Prop_lut6_I0_O)        0.296    37.088 f  keyboard_inst/red[0]_i_272/O
                         net (fo=4, routed)           0.457    37.545    VGA_inst/p_m_inst/octave_reg[0]_0
    SLICE_X77Y145        LUT4 (Prop_lut4_I1_O)        0.124    37.669 r  VGA_inst/p_m_inst/red[2]_i_162/O
                         net (fo=1, routed)           0.878    38.547    VGA_inst/p_m_inst/red[2]_i_162_n_0
    SLICE_X76Y146        LUT6 (Prop_lut6_I3_O)        0.124    38.671 r  VGA_inst/p_m_inst/red[2]_i_134/O
                         net (fo=1, routed)           0.412    39.083    VGA_inst/p_m_inst/red[2]_i_134_n_0
    SLICE_X75Y147        LUT6 (Prop_lut6_I2_O)        0.124    39.207 r  VGA_inst/p_m_inst/red[2]_i_90/O
                         net (fo=1, routed)           0.294    39.501    VGA_inst/p_m_inst/red[2]_i_90_n_0
    SLICE_X76Y147        LUT6 (Prop_lut6_I2_O)        0.124    39.625 r  VGA_inst/p_m_inst/red[2]_i_56/O
                         net (fo=1, routed)           0.162    39.787    VGA_inst/p_m_inst/red[2]_i_56_n_0
    SLICE_X76Y147        LUT6 (Prop_lut6_I1_O)        0.124    39.911 f  VGA_inst/p_m_inst/red[2]_i_40/O
                         net (fo=1, routed)           0.313    40.225    VGA_inst/p_m_inst/red[2]_i_40_n_0
    SLICE_X74Y146        LUT6 (Prop_lut6_I3_O)        0.124    40.349 f  VGA_inst/p_m_inst/red[2]_i_24/O
                         net (fo=1, routed)           0.303    40.652    VGA_inst/p_m_inst/red[2]_i_24_n_0
    SLICE_X74Y147        LUT6 (Prop_lut6_I2_O)        0.124    40.776 f  VGA_inst/p_m_inst/red[2]_i_11/O
                         net (fo=1, routed)           0.161    40.937    VGA_inst/p_m_inst/red[2]_i_11_n_0
    SLICE_X74Y147        LUT6 (Prop_lut6_I1_O)        0.124    41.061 f  VGA_inst/p_m_inst/red[2]_i_3/O
                         net (fo=1, routed)           0.165    41.225    VGA_inst/p_m_inst/red[2]_i_3_n_0
    SLICE_X74Y147        LUT6 (Prop_lut6_I1_O)        0.124    41.349 r  VGA_inst/p_m_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000    41.349    VGA_inst/p_m_inst/red[2]_i_1_n_0
    SLICE_X74Y147        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.585    41.588    VGA_inst/p_m_inst/clk_out1
    SLICE_X74Y147        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.000    41.588    
                         clock uncertainty           -0.202    41.386    
    SLICE_X74Y147        FDRE (Setup_fdre_C_D)        0.077    41.463    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.463    
                         arrival time                         -41.349    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 keyboard_inst/note_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        6.034ns  (logic 1.572ns (26.054%)  route 4.462ns (73.946%))
  Logic Levels:           9  (LUT2=1 LUT6=8)
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 41.587 - 40.000 ) 
    Source Clock Delay      (SCD):    5.307ns = ( 35.307 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.705    35.307    keyboard_inst/clk_100
    SLICE_X79Y143        FDRE                                         r  keyboard_inst/note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y143        FDRE (Prop_fdre_C_Q)         0.456    35.763 f  keyboard_inst/note_reg[1]/Q
                         net (fo=46, routed)          0.774    36.537    keyboard_inst/note_reg_n_0_[1]
    SLICE_X81Y143        LUT2 (Prop_lut2_I1_O)        0.124    36.661 f  keyboard_inst/lut_addr0_carry_i_22/O
                         net (fo=12, routed)          0.974    37.636    keyboard_inst/note_out[1]
    SLICE_X78Y144        LUT6 (Prop_lut6_I4_O)        0.124    37.760 r  keyboard_inst/green[0]_i_37/O
                         net (fo=4, routed)           0.341    38.101    VGA_inst/p_m_inst/hcount_reg[8]_0
    SLICE_X80Y144        LUT6 (Prop_lut6_I5_O)        0.124    38.225 f  VGA_inst/p_m_inst/green[3]_i_35/O
                         net (fo=1, routed)           0.607    38.832    VGA_inst/p_m_inst/green[3]_i_35_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I3_O)        0.124    38.956 f  VGA_inst/p_m_inst/green[3]_i_17/O
                         net (fo=1, routed)           0.700    39.656    VGA_inst/p_m_inst/green[3]_i_17_n_0
    SLICE_X75Y143        LUT6 (Prop_lut6_I2_O)        0.124    39.780 r  VGA_inst/p_m_inst/green[3]_i_8/O
                         net (fo=1, routed)           0.303    40.083    VGA_inst/p_m_inst/green[3]_i_8_n_0
    SLICE_X74Y144        LUT6 (Prop_lut6_I4_O)        0.124    40.207 r  VGA_inst/p_m_inst/green[3]_i_4/O
                         net (fo=1, routed)           0.298    40.505    VGA_inst/p_m_inst/green[3]_i_4_n_0
    SLICE_X75Y142        LUT6 (Prop_lut6_I3_O)        0.124    40.629 f  VGA_inst/p_m_inst/green[3]_i_3/O
                         net (fo=1, routed)           0.302    40.931    VGA_inst/p_m_inst/green[3]_i_3_n_0
    SLICE_X74Y143        LUT6 (Prop_lut6_I2_O)        0.124    41.055 r  VGA_inst/p_m_inst/green[3]_i_2/O
                         net (fo=1, routed)           0.162    41.217    VGA_inst/p_m_inst/green[3]_i_2_n_0
    SLICE_X74Y143        LUT6 (Prop_lut6_I3_O)        0.124    41.341 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000    41.341    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X74Y143        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584    41.587    VGA_inst/p_m_inst/clk_out1
    SLICE_X74Y143        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.000    41.587    
                         clock uncertainty           -0.202    41.385    
    SLICE_X74Y143        FDRE (Setup_fdre_C_D)        0.081    41.466    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.466    
                         arrival time                         -41.341    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 keyboard_inst/octave_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        6.020ns  (logic 1.707ns (28.357%)  route 4.313ns (71.643%))
  Logic Levels:           9  (LUT6=9)
  Clock Path Skew:        -3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 41.587 - 40.000 ) 
    Source Clock Delay      (SCD):    5.306ns = ( 35.306 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.704    35.306    keyboard_inst/clk_100
    SLICE_X79Y142        FDRE                                         r  keyboard_inst/octave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDRE (Prop_fdre_C_Q)         0.419    35.725 r  keyboard_inst/octave_reg[0]/Q
                         net (fo=40, routed)          1.164    36.890    keyboard_inst/octave_reg[0]_0
    SLICE_X76Y144        LUT6 (Prop_lut6_I0_O)        0.296    37.186 f  keyboard_inst/red[3]_i_351/O
                         net (fo=1, routed)           0.493    37.679    VGA_inst/p_m_inst/octave_reg[0]_11
    SLICE_X76Y144        LUT6 (Prop_lut6_I1_O)        0.124    37.803 r  VGA_inst/p_m_inst/red[3]_i_342/O
                         net (fo=1, routed)           0.810    38.613    VGA_inst/p_m_inst/red[3]_i_342_n_0
    SLICE_X76Y145        LUT6 (Prop_lut6_I5_O)        0.124    38.737 r  VGA_inst/p_m_inst/red[3]_i_280/O
                         net (fo=1, routed)           0.396    39.133    keyboard_inst/hcount_reg[2]_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I5_O)        0.124    39.257 r  keyboard_inst/red[3]_i_205/O
                         net (fo=1, routed)           0.151    39.408    keyboard_inst/red[3]_i_205_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I0_O)        0.124    39.532 f  keyboard_inst/red[3]_i_113/O
                         net (fo=1, routed)           0.351    39.883    keyboard_inst/red[3]_i_113_n_0
    SLICE_X74Y145        LUT6 (Prop_lut6_I4_O)        0.124    40.007 r  keyboard_inst/red[3]_i_48/O
                         net (fo=1, routed)           0.302    40.309    VGA_inst/p_m_inst/note_reg[2]_0
    SLICE_X74Y144        LUT6 (Prop_lut6_I2_O)        0.124    40.433 f  VGA_inst/p_m_inst/red[3]_i_14/O
                         net (fo=1, routed)           0.338    40.772    VGA_inst/p_m_inst/red[3]_i_14_n_0
    SLICE_X75Y144        LUT6 (Prop_lut6_I3_O)        0.124    40.896 r  VGA_inst/p_m_inst/red[3]_i_4/O
                         net (fo=1, routed)           0.306    41.202    VGA_inst/p_m_inst/red[3]_i_4_n_0
    SLICE_X74Y143        LUT6 (Prop_lut6_I2_O)        0.124    41.326 r  VGA_inst/p_m_inst/red[3]_i_1/O
                         net (fo=1, routed)           0.000    41.326    VGA_inst/p_m_inst/red[3]_i_1_n_0
    SLICE_X74Y143        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584    41.587    VGA_inst/p_m_inst/clk_out1
    SLICE_X74Y143        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.000    41.587    
                         clock uncertainty           -0.202    41.385    
    SLICE_X74Y143        FDRE (Setup_fdre_C_D)        0.077    41.462    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.462    
                         arrival time                         -41.326    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 keyboard_inst/note_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.743ns  (logic 1.572ns (27.373%)  route 4.171ns (72.627%))
  Logic Levels:           9  (LUT3=2 LUT6=7)
  Clock Path Skew:        -3.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 41.594 - 40.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 35.309 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.707    35.309    keyboard_inst/clk_100
    SLICE_X81Y142        FDRE                                         r  keyboard_inst/note_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y142        FDRE (Prop_fdre_C_Q)         0.456    35.765 f  keyboard_inst/note_reg[3]/Q
                         net (fo=33, routed)          0.894    36.659    keyboard_inst/note_reg_n_0_[3]
    SLICE_X79Y143        LUT3 (Prop_lut3_I0_O)        0.124    36.783 f  keyboard_inst/red[0]_i_246/O
                         net (fo=10, routed)          0.521    37.305    keyboard_inst/red[0]_i_246_n_0
    SLICE_X80Y143        LUT6 (Prop_lut6_I1_O)        0.124    37.429 r  keyboard_inst/green[0]_i_40/O
                         net (fo=1, routed)           0.425    37.853    VGA_inst/p_m_inst/ena_reg_14
    SLICE_X78Y144        LUT3 (Prop_lut3_I2_O)        0.124    37.977 f  VGA_inst/p_m_inst/green[0]_i_36/O
                         net (fo=2, routed)           0.440    38.417    VGA_inst/p_m_inst/green[0]_i_36_n_0
    SLICE_X78Y145        LUT6 (Prop_lut6_I0_O)        0.124    38.541 f  VGA_inst/p_m_inst/green[0]_i_34/O
                         net (fo=1, routed)           0.448    38.989    VGA_inst/p_m_inst/green[0]_i_34_n_0
    SLICE_X80Y144        LUT6 (Prop_lut6_I4_O)        0.124    39.113 f  VGA_inst/p_m_inst/green[0]_i_25/O
                         net (fo=1, routed)           0.590    39.703    VGA_inst/p_m_inst/green[0]_i_25_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I1_O)        0.124    39.827 r  VGA_inst/p_m_inst/green[0]_i_18/O
                         net (fo=1, routed)           0.291    40.118    VGA_inst/p_m_inst/green[0]_i_18_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I3_O)        0.124    40.242 r  VGA_inst/p_m_inst/green[0]_i_11/O
                         net (fo=1, routed)           0.298    40.540    VGA_inst/p_m_inst/green[0]_i_11_n_0
    SLICE_X81Y148        LUT6 (Prop_lut6_I3_O)        0.124    40.664 f  VGA_inst/p_m_inst/green[0]_i_4/O
                         net (fo=1, routed)           0.264    40.928    VGA_inst/p_m_inst/green[0]_i_4_n_0
    SLICE_X81Y148        LUT6 (Prop_lut6_I3_O)        0.124    41.052 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000    41.052    VGA_inst/p_m_inst/green[0]_i_1_n_0
    SLICE_X81Y148        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.591    41.594    VGA_inst/p_m_inst/clk_out1
    SLICE_X81Y148        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.000    41.594    
                         clock uncertainty           -0.202    41.392    
    SLICE_X81Y148        FDRE (Setup_fdre_C_D)        0.031    41.423    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         41.423    
                         arrival time                         -41.052    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 keyboard_inst/octave_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.701ns  (logic 1.707ns (29.941%)  route 3.994ns (70.059%))
  Logic Levels:           9  (LUT3=1 LUT6=8)
  Clock Path Skew:        -3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    5.306ns = ( 35.306 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.704    35.306    keyboard_inst/clk_100
    SLICE_X79Y142        FDRE                                         r  keyboard_inst/octave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDRE (Prop_fdre_C_Q)         0.419    35.725 r  keyboard_inst/octave_reg[0]/Q
                         net (fo=40, routed)          1.067    36.792    keyboard_inst/octave_reg[0]_0
    SLICE_X76Y143        LUT6 (Prop_lut6_I0_O)        0.296    37.088 f  keyboard_inst/red[0]_i_272/O
                         net (fo=4, routed)           0.458    37.546    VGA_inst/p_m_inst/octave_reg[0]_0
    SLICE_X77Y145        LUT3 (Prop_lut3_I1_O)        0.124    37.670 r  VGA_inst/p_m_inst/red[0]_i_267/O
                         net (fo=2, routed)           0.714    38.384    VGA_inst/p_m_inst/red[0]_i_267_n_0
    SLICE_X79Y147        LUT6 (Prop_lut6_I0_O)        0.124    38.508 f  VGA_inst/p_m_inst/red[0]_i_263/O
                         net (fo=1, routed)           0.594    39.102    VGA_inst/p_m_inst/red[0]_i_263_n_0
    SLICE_X80Y147        LUT6 (Prop_lut6_I1_O)        0.124    39.226 r  VGA_inst/p_m_inst/red[0]_i_251/O
                         net (fo=1, routed)           0.161    39.387    VGA_inst/p_m_inst/red[0]_i_251_n_0
    SLICE_X80Y147        LUT6 (Prop_lut6_I5_O)        0.124    39.511 f  VGA_inst/p_m_inst/red[0]_i_196/O
                         net (fo=1, routed)           0.381    39.892    VGA_inst/p_m_inst/red[0]_i_196_n_0
    SLICE_X83Y147        LUT6 (Prop_lut6_I2_O)        0.124    40.016 r  VGA_inst/p_m_inst/red[0]_i_102/O
                         net (fo=1, routed)           0.300    40.316    VGA_inst/p_m_inst/red[0]_i_102_n_0
    SLICE_X82Y146        LUT6 (Prop_lut6_I2_O)        0.124    40.440 r  VGA_inst/p_m_inst/red[0]_i_40/O
                         net (fo=1, routed)           0.158    40.598    VGA_inst/p_m_inst/red[0]_i_40_n_0
    SLICE_X82Y146        LUT6 (Prop_lut6_I4_O)        0.124    40.722 f  VGA_inst/p_m_inst/red[0]_i_9/O
                         net (fo=1, routed)           0.162    40.884    VGA_inst/p_m_inst/red[0]_i_9_n_0
    SLICE_X82Y146        LUT6 (Prop_lut6_I3_O)        0.124    41.008 r  VGA_inst/p_m_inst/red[0]_i_2/O
                         net (fo=1, routed)           0.000    41.008    VGA_inst/p_m_inst/red[0]_i_2_n_0
    SLICE_X82Y146        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.597    41.600    VGA_inst/p_m_inst/clk_out1
    SLICE_X82Y146        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.000    41.600    
                         clock uncertainty           -0.202    41.398    
    SLICE_X82Y146        FDRE (Setup_fdre_C_D)        0.029    41.427    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         41.427    
                         arrival time                         -41.008    
  -------------------------------------------------------------------
                         slack                                  0.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.629ns  (arrival time - required time)
  Source:                 keyboard_inst/note_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.321ns (25.008%)  route 0.963ns (74.992%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.594     1.513    keyboard_inst/clk_100
    SLICE_X79Y143        FDRE                                         r  keyboard_inst/note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y143        FDRE (Prop_fdre_C_Q)         0.141     1.654 f  keyboard_inst/note_reg[1]/Q
                         net (fo=46, routed)          0.483     2.137    keyboard_inst/note_reg_n_0_[1]
    SLICE_X81Y146        LUT6 (Prop_lut6_I2_O)        0.045     2.182 f  keyboard_inst/red[0]_i_104/O
                         net (fo=1, routed)           0.363     2.545    VGA_inst/p_m_inst/ena_reg_6
    SLICE_X82Y146        LUT6 (Prop_lut6_I4_O)        0.045     2.590 r  VGA_inst/p_m_inst/red[0]_i_40/O
                         net (fo=1, routed)           0.058     2.648    VGA_inst/p_m_inst/red[0]_i_40_n_0
    SLICE_X82Y146        LUT6 (Prop_lut6_I4_O)        0.045     2.693 f  VGA_inst/p_m_inst/red[0]_i_9/O
                         net (fo=1, routed)           0.059     2.752    VGA_inst/p_m_inst/red[0]_i_9_n_0
    SLICE_X82Y146        LUT6 (Prop_lut6_I3_O)        0.045     2.797 r  VGA_inst/p_m_inst/red[0]_i_2/O
                         net (fo=1, routed)           0.000     2.797    VGA_inst/p_m_inst/red[0]_i_2_n_0
    SLICE_X82Y146        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.873     0.875    VGA_inst/p_m_inst/clk_out1
    SLICE_X82Y146        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.000     0.875    
                         clock uncertainty            0.202     1.077    
    SLICE_X82Y146        FDRE (Hold_fdre_C_D)         0.091     1.168    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.690ns  (arrival time - required time)
  Source:                 keyboard_inst/note_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.366ns (27.253%)  route 0.977ns (72.747%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.594     1.513    keyboard_inst/clk_100
    SLICE_X79Y143        FDRE                                         r  keyboard_inst/note_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y143        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  keyboard_inst/note_reg[0]/Q
                         net (fo=46, routed)          0.293     1.947    keyboard_inst/note_reg_n_0_[0]
    SLICE_X78Y145        LUT2 (Prop_lut2_I1_O)        0.045     1.992 r  keyboard_inst/lut_addr0_carry_i_21/O
                         net (fo=12, routed)          0.245     2.237    keyboard_inst/note_out[0]
    SLICE_X80Y146        LUT6 (Prop_lut6_I3_O)        0.045     2.282 f  keyboard_inst/green[0]_i_17/O
                         net (fo=3, routed)           0.246     2.527    VGA_inst/p_m_inst/ena_reg
    SLICE_X81Y146        LUT6 (Prop_lut6_I2_O)        0.045     2.572 r  VGA_inst/p_m_inst/green[0]_i_11/O
                         net (fo=1, routed)           0.112     2.684    VGA_inst/p_m_inst/green[0]_i_11_n_0
    SLICE_X81Y148        LUT6 (Prop_lut6_I3_O)        0.045     2.729 f  VGA_inst/p_m_inst/green[0]_i_4/O
                         net (fo=1, routed)           0.082     2.811    VGA_inst/p_m_inst/green[0]_i_4_n_0
    SLICE_X81Y148        LUT6 (Prop_lut6_I3_O)        0.045     2.856 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000     2.856    VGA_inst/p_m_inst/green[0]_i_1_n_0
    SLICE_X81Y148        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.870     0.872    VGA_inst/p_m_inst/clk_out1
    SLICE_X81Y148        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.000     0.872    
                         clock uncertainty            0.202     1.074    
    SLICE_X81Y148        FDRE (Hold_fdre_C_D)         0.092     1.166    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.699ns  (arrival time - required time)
  Source:                 keyboard_inst/note_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.411ns (29.888%)  route 0.964ns (70.112%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.594     1.513    keyboard_inst/clk_100
    SLICE_X79Y143        FDRE                                         r  keyboard_inst/note_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y143        FDRE (Prop_fdre_C_Q)         0.141     1.654 f  keyboard_inst/note_reg[0]/Q
                         net (fo=46, routed)          0.307     1.962    keyboard_inst/note_reg_n_0_[0]
    SLICE_X81Y145        LUT6 (Prop_lut6_I3_O)        0.045     2.007 r  keyboard_inst/red[3]_i_200/O
                         net (fo=1, routed)           0.050     2.057    keyboard_inst/red[3]_i_200_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I0_O)        0.045     2.102 r  keyboard_inst/red[3]_i_110/O
                         net (fo=1, routed)           0.279     2.381    keyboard_inst/red[3]_i_110_n_0
    SLICE_X74Y145        LUT6 (Prop_lut6_I0_O)        0.045     2.426 r  keyboard_inst/red[3]_i_48/O
                         net (fo=1, routed)           0.108     2.534    VGA_inst/p_m_inst/note_reg[2]_0
    SLICE_X74Y144        LUT6 (Prop_lut6_I2_O)        0.045     2.579 f  VGA_inst/p_m_inst/red[3]_i_14/O
                         net (fo=1, routed)           0.109     2.688    VGA_inst/p_m_inst/red[3]_i_14_n_0
    SLICE_X75Y144        LUT6 (Prop_lut6_I3_O)        0.045     2.733 r  VGA_inst/p_m_inst/red[3]_i_4/O
                         net (fo=1, routed)           0.110     2.844    VGA_inst/p_m_inst/red[3]_i_4_n_0
    SLICE_X74Y143        LUT6 (Prop_lut6_I2_O)        0.045     2.889 r  VGA_inst/p_m_inst/red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.889    VGA_inst/p_m_inst/red[3]_i_1_n_0
    SLICE_X74Y143        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866     0.868    VGA_inst/p_m_inst/clk_out1
    SLICE_X74Y143        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.202     1.069    
    SLICE_X74Y143        FDRE (Hold_fdre_C_D)         0.120     1.189    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.772ns  (arrival time - required time)
  Source:                 keyboard_inst/note_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.411ns (28.369%)  route 1.038ns (71.631%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.594     1.513    keyboard_inst/clk_100
    SLICE_X79Y143        FDRE                                         r  keyboard_inst/note_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y143        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  keyboard_inst/note_reg[0]/Q
                         net (fo=46, routed)          0.401     2.056    keyboard_inst/note_reg_n_0_[0]
    SLICE_X79Y147        LUT6 (Prop_lut6_I4_O)        0.045     2.101 f  keyboard_inst/red[2]_i_54/O
                         net (fo=1, routed)           0.173     2.274    VGA_inst/p_m_inst/octave_reg[0]_15
    SLICE_X78Y146        LUT5 (Prop_lut5_I4_O)        0.045     2.319 f  VGA_inst/p_m_inst/red[2]_i_39/O
                         net (fo=1, routed)           0.245     2.564    VGA_inst/p_m_inst/red[2]_i_39_n_0
    SLICE_X74Y146        LUT6 (Prop_lut6_I2_O)        0.045     2.609 f  VGA_inst/p_m_inst/red[2]_i_24/O
                         net (fo=1, routed)           0.108     2.717    VGA_inst/p_m_inst/red[2]_i_24_n_0
    SLICE_X74Y147        LUT6 (Prop_lut6_I2_O)        0.045     2.762 f  VGA_inst/p_m_inst/red[2]_i_11/O
                         net (fo=1, routed)           0.054     2.816    VGA_inst/p_m_inst/red[2]_i_11_n_0
    SLICE_X74Y147        LUT6 (Prop_lut6_I1_O)        0.045     2.861 f  VGA_inst/p_m_inst/red[2]_i_3/O
                         net (fo=1, routed)           0.056     2.917    VGA_inst/p_m_inst/red[2]_i_3_n_0
    SLICE_X74Y147        LUT6 (Prop_lut6_I1_O)        0.045     2.962 r  VGA_inst/p_m_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000     2.962    VGA_inst/p_m_inst/red[2]_i_1_n_0
    SLICE_X74Y147        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.867     0.868    VGA_inst/p_m_inst/clk_out1
    SLICE_X74Y147        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.202     1.070    
    SLICE_X74Y147        FDRE (Hold_fdre_C_D)         0.120     1.190    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.868ns  (arrival time - required time)
  Source:                 keyboard_inst/note_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.476ns (31.366%)  route 1.042ns (68.634%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.594     1.513    keyboard_inst/clk_100
    SLICE_X79Y143        FDRE                                         r  keyboard_inst/note_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y143        FDRE (Prop_fdre_C_Q)         0.141     1.654 f  keyboard_inst/note_reg[0]/Q
                         net (fo=46, routed)          0.487     2.142    keyboard_inst/note_reg_n_0_[0]
    SLICE_X79Y147        LUT6 (Prop_lut6_I3_O)        0.045     2.187 f  keyboard_inst/green[2]_i_152/O
                         net (fo=2, routed)           0.143     2.329    VGA_inst/p_m_inst/ena_reg_5
    SLICE_X79Y147        LUT4 (Prop_lut4_I3_O)        0.048     2.377 f  VGA_inst/p_m_inst/green[2]_i_77/O
                         net (fo=1, routed)           0.207     2.584    VGA_inst/p_m_inst/green[2]_i_77_n_0
    SLICE_X78Y148        LUT6 (Prop_lut6_I2_O)        0.107     2.691 r  VGA_inst/p_m_inst/green[2]_i_34/O
                         net (fo=1, routed)           0.104     2.796    VGA_inst/p_m_inst/green[2]_i_34_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I4_O)        0.045     2.841 r  VGA_inst/p_m_inst/green[2]_i_12/O
                         net (fo=1, routed)           0.049     2.890    VGA_inst/p_m_inst/green[2]_i_12_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I2_O)        0.045     2.935 r  VGA_inst/p_m_inst/green[2]_i_3/O
                         net (fo=1, routed)           0.051     2.986    VGA_inst/p_m_inst/green[2]_i_3_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I1_O)        0.045     3.031 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000     3.031    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X79Y148        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.868     0.870    VGA_inst/p_m_inst/clk_out1
    SLICE_X79Y148        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.202     1.072    
    SLICE_X79Y148        FDRE (Hold_fdre_C_D)         0.091     1.163    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.954ns  (arrival time - required time)
  Source:                 keyboard_inst/note_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.456ns (27.969%)  route 1.174ns (72.031%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.595     1.514    keyboard_inst/clk_100
    SLICE_X81Y142        FDRE                                         r  keyboard_inst/note_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y142        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  keyboard_inst/note_reg[3]/Q
                         net (fo=33, routed)          0.191     1.846    keyboard_inst/note_reg_n_0_[3]
    SLICE_X81Y143        LUT3 (Prop_lut3_I2_O)        0.045     1.891 f  keyboard_inst/red[3]_i_283/O
                         net (fo=6, routed)           0.318     2.209    VGA_inst/p_m_inst/note_reg[2]_1
    SLICE_X74Y145        LUT6 (Prop_lut6_I4_O)        0.045     2.254 r  VGA_inst/p_m_inst/green[3]_i_18/O
                         net (fo=1, routed)           0.284     2.538    VGA_inst/p_m_inst/green[3]_i_18_n_0
    SLICE_X75Y143        LUT6 (Prop_lut6_I3_O)        0.045     2.583 r  VGA_inst/p_m_inst/green[3]_i_8/O
                         net (fo=1, routed)           0.108     2.691    VGA_inst/p_m_inst/green[3]_i_8_n_0
    SLICE_X74Y144        LUT6 (Prop_lut6_I4_O)        0.045     2.736 r  VGA_inst/p_m_inst/green[3]_i_4/O
                         net (fo=1, routed)           0.112     2.848    VGA_inst/p_m_inst/green[3]_i_4_n_0
    SLICE_X75Y142        LUT6 (Prop_lut6_I3_O)        0.045     2.893 f  VGA_inst/p_m_inst/green[3]_i_3/O
                         net (fo=1, routed)           0.108     3.001    VGA_inst/p_m_inst/green[3]_i_3_n_0
    SLICE_X74Y143        LUT6 (Prop_lut6_I2_O)        0.045     3.046 r  VGA_inst/p_m_inst/green[3]_i_2/O
                         net (fo=1, routed)           0.054     3.100    VGA_inst/p_m_inst/green[3]_i_2_n_0
    SLICE_X74Y143        LUT6 (Prop_lut6_I3_O)        0.045     3.145 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000     3.145    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X74Y143        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866     0.868    VGA_inst/p_m_inst/clk_out1
    SLICE_X74Y143        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.202     1.069    
    SLICE_X74Y143        FDRE (Hold_fdre_C_D)         0.121     1.190    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           3.145    
  -------------------------------------------------------------------
                         slack                                  1.954    





