module xnorg(A, B, Y);
input A, B;
output Y;
assign bbar = ~B;
supply0 gnd;
supply1 Vdd;
pmos p1(Y, bbar, A);
pmos p2(Y, A, bbar);
nmos n1(Y, B, A);
nmos n2(Y, A, B);
endmodule