ISim log file
Running: C:\Users\xi b_ReAL ix\Documents\Dropbox\EE Major\EE 361L\PMIPSL\Subproject1\testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbench_isim_beh.wdb 
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IO[xxxxxxx,1,0] IMEM[    x,xxxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[1,1,1]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,2]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,3]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,4]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[1,0,5]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[0,0,6]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[1,0,7]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[0,0,8]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,9]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,10]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,11]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,12]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,13]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,14]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[1,0,15]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[0,0,16]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,17]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,18]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,19]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,20]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,21]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,22]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[1,0,23]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[0,0,24]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[1,0,29]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[0,0,30]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[1,0,31]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[0,0,32]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,33]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,34]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[1,0,35]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[0,0,36]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[1,0,37]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[0,0,38]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[1,0,39]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[0,0,40]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,41]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,42]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,43]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,44]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[1,0,45]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[0,0,46]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[1,0,47]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[0,0,48]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[1,0,49]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[0,0,50]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[1,0,51]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[0,0,52]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[1,0,53]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[0,0,54]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[1,0,55]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[0,0,56]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,57]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,58]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,59]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,60]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[1,0,61]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[0,0,62]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[1,0,63]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[0,0,64]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,65]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,66]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[1,0,67]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[0,0,68]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[1,0,69]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[0,0,70]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[1,0,71]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[0,0,72]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,73]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,74]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,75]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,76]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,77]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,78]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[1,0,79]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[0,0,80]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,81]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,82]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,83]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,84]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[1,0,85]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[0,0,86]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[1,0,87]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[0,0,88]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,89]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,90]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,91]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,92]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,93]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,94]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[1,0,95]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[0,0,96]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,97]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,98]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,99]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,100]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[1,0,101]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[0,0,102]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[1,0,103]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[0,0,104]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,105]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,106]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,107]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,108]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,109]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,110]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,111]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,112]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,113]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,114]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,115]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,116]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,117]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,118]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[1,0,119]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[0,0,120]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,121]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,122]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[1,0,123]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[0,0,124]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,125]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,126]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,127]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,128]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,129]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,130]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,131]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,132]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,133]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,134]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,135]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,136]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,137]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,138]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,139]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,140]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,141]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,142]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,143]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,144]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,145]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,146]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,147]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,148]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,149]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,150]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,151]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,152]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,153]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,154]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,155]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,156]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,157]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,158]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,159]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,160]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,161]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,162]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,163]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,164]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,165]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,166]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,167]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,168]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,169]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,170]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,171]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,172]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,173]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,174]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,175]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,176]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,177]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,178]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,179]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,180]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,181]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,182]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,183]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,184]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,185]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,186]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,187]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,188]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,189]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,190]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,191]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,192]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,193]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,194]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,195]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,196]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,197]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,198]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,199]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,200]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,201]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,202]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,203]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,204]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,205]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,206]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,207]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,208]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,209]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,210]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,211]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,212]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,213]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,214]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,215]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,216]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,217]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,218]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,219]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,220]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,221]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,222]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,223]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,224]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,225]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,226]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,227]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,228]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,229]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,230]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,231]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,232]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,233]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,234]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,235]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,236]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,237]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,238]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,239]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,240]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,241]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,242]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,243]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,244]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,245]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,246]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,247]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,248]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,249]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,250]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,251]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,252]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,253]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,254]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,255]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,256]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,257]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,258]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,259]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,260]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,261]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,262]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,263]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,264]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,265]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,266]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,267]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,268]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,269]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,270]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,271]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,272]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,273]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,274]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,275]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,276]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,277]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,278]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,279]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,280]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,281]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,282]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,283]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,284]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,285]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,286]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,287]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,288]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,289]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,290]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,291]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,292]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,293]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,294]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,295]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,296]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,297]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,298]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,299]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,300]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,301]
Stopped at time : 302 ns : File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchSubproject2.V" Line 51
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchSubproject2.V" Line 90.  For instance testbench/comp/, width 16 of formal port probe1 is not equal to width 1 of actual signal probe1.
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchSubproject2.V" Line 91.  For instance testbench/comp/, width 16 of formal port probe2 is not equal to width 1 of actual signal probe2.
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchSubproject2.V" Line 92.  For instance testbench/comp/, width 16 of formal port probe3 is not equal to width 1 of actual signal probe3.
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IO[xxxxxxx,1,0] IMEM[    x,xxxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[1,1,1]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,2]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,3]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,4]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[1,0,5]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[0,0,6]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[1,0,7]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[0,0,8]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,9]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,10]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,11]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,12]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,13]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,14]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[1,0,15]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[0,0,16]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,17]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,18]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,19]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,20]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,21]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,22]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[1,0,23]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[0,0,24]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[1,0,29]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[0,0,30]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[1,0,31]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[0,0,32]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,33]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,34]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[1,0,35]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[0,0,36]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[1,0,37]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[0,0,38]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[1,0,39]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[0,0,40]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,41]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,42]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,43]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,44]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[1,0,45]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[0,0,46]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[1,0,47]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[0,0,48]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[1,0,49]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[0,0,50]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[1,0,51]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[0,0,52]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[1,0,53]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[0,0,54]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[1,0,55]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[0,0,56]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,57]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,58]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,59]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,60]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[1,0,61]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[0,0,62]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[1,0,63]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[0,0,64]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,65]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,66]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[1,0,67]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[0,0,68]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[1,0,69]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[0,0,70]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[1,0,71]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[0,0,72]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,73]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,74]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,75]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,76]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,77]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,78]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[1,0,79]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[0,0,80]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,81]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,82]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,83]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,84]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[1,0,85]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[0,0,86]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[1,0,87]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[0,0,88]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,89]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,90]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,91]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,92]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,93]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,94]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[1,0,95]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[0,0,96]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,97]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,98]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,99]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,100]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[1,0,101]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[0,0,102]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[1,0,103]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[0,0,104]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,105]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,106]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,107]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,108]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,109]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,110]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,111]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,112]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,113]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,114]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,115]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,116]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,117]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,118]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[1,0,119]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[0,0,120]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,121]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,122]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[1,0,123]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[0,0,124]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,125]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,126]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,127]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,128]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,129]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,130]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,131]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,132]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,133]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,134]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,135]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,136]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,137]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,138]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,139]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,140]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,141]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,142]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,143]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,144]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,145]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,146]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,147]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,148]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,149]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,150]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,151]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,152]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,153]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,154]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,155]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,156]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,157]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,158]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,159]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,160]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,161]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,162]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,163]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,164]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,165]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,166]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,167]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,168]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,169]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,170]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,171]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,172]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,173]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,174]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,175]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,176]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,177]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,178]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,179]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,180]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,181]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,182]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,183]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,184]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,185]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,186]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,187]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,188]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,189]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,190]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,191]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,192]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,193]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,194]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,195]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,196]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,197]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,198]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,199]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,200]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,201]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,202]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,203]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,204]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,205]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,206]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,207]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,208]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,209]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,210]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,211]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,212]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,213]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,214]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,215]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,216]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,217]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,218]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,219]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,220]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,221]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,222]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,223]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,224]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,225]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,226]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,227]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,228]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,229]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,230]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,231]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,232]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,233]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,234]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,235]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,236]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,237]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,238]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,239]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,240]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,241]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,242]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,243]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,244]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,245]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,246]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,247]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,248]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,249]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,250]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,251]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,252]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,253]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,254]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,255]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,256]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,257]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,258]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,259]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,260]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,261]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,262]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,263]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,264]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,265]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,266]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,267]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,268]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,269]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,270]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,271]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,272]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,273]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,274]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,275]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,276]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,277]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,278]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,279]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,280]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,281]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,282]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,283]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,284]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,285]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,286]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,287]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,288]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,289]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,290]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,291]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,292]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,293]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,294]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,295]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,296]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,297]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,298]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,299]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,300]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,301]
Stopped at time : 302 ns : File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchSubproject2.V" Line 51
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IO[xxxxxxx,1,0] IMEM[    x,xxxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[1,1,1]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,2]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,3]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,4]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[1,0,5]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[0,0,6]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[1,0,7]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[0,0,8]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,9]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,10]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,11]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,12]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,13]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,14]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[1,0,15]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[0,0,16]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,17]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,18]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,19]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,20]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,21]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,22]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[1,0,23]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[0,0,24]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[1,0,29]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[0,0,30]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[1,0,31]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[0,0,32]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,33]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,34]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[1,0,35]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[0,0,36]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[1,0,37]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[0,0,38]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[1,0,39]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[0,0,40]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,41]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,42]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,43]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,44]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[1,0,45]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[0,0,46]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[1,0,47]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[0,0,48]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[1,0,49]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[0,0,50]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[1,0,51]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[0,0,52]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[1,0,53]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[0,0,54]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[1,0,55]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[0,0,56]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,57]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,58]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,59]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,60]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[1,0,61]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[0,0,62]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[1,0,63]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[0,0,64]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,65]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,66]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[1,0,67]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[0,0,68]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[1,0,69]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[0,0,70]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[1,0,71]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[0,0,72]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,73]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,74]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,75]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,76]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,77]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,78]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[1,0,79]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[0,0,80]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,81]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,82]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,83]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,84]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[1,0,85]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[0,0,86]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[1,0,87]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[0,0,88]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,89]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,90]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,91]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,92]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,93]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,94]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[1,0,95]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[0,0,96]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,97]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,98]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,99]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,100]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[1,0,101]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[0,0,102]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[1,0,103]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[0,0,104]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,105]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,106]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,107]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,108]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,109]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,110]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,111]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,112]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,113]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,114]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,115]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,116]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,117]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,118]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[1,0,119]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[0,0,120]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,121]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,122]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[1,0,123]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[0,0,124]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,125]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,126]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,127]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,128]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,129]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,130]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,131]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,132]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,133]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,134]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,135]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,136]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,137]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,138]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,139]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,140]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,141]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,142]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,143]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,144]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,145]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,146]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,147]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,148]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,149]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,150]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,151]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,152]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,153]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,154]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,155]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,156]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,157]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,158]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,159]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,160]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,161]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,162]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,163]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,164]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,165]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,166]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,167]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,168]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,169]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,170]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,171]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,172]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,173]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,174]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,175]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,176]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,177]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,178]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,179]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,180]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,181]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,182]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,183]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,184]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,185]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,186]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,187]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,188]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,189]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,190]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,191]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,192]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,193]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,194]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,195]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,196]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,197]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,198]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,199]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,200]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,201]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,202]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,203]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,204]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,205]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,206]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,207]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,208]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,209]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,210]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,211]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,212]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,213]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,214]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,215]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,216]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,217]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,218]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,219]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,220]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,221]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,222]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,223]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,224]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,225]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,226]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,227]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,228]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,229]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,230]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,231]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,232]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,233]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,234]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,235]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,236]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,237]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,238]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,239]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,240]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,241]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,242]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,243]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,244]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,245]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,246]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,247]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,248]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,249]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,250]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,251]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,252]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,253]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,254]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,255]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,256]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,257]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,258]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,259]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,260]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,261]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,262]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,263]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,264]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,265]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,266]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,267]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,268]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,269]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,270]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,271]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,272]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,273]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,274]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,275]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,276]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,277]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,278]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,279]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,280]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,281]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,282]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,283]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,284]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,285]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,286]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,287]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,288]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,289]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,290]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,291]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,292]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,293]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,294]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,295]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,296]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,297]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,298]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,299]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,300]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,301]
Stopped at time : 302 ns : File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchSubproject2.V" Line 54
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IO[xxxxxxx,1,0] IMEM[    x,xxxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[1,1,1]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,2]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,3]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,4]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[1,0,5]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[0,0,6]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[1,0,7]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[0,0,8]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,9]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,10]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,11]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,12]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,13]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,14]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[1,0,15]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[0,0,16]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,17]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,18]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,19]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,20]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,21]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,22]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[1,0,23]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[0,0,24]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[1,0,29]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[0,0,30]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[1,0,31]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[0,0,32]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,33]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,34]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[1,0,35]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[0,0,36]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[1,0,37]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[0,0,38]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[1,0,39]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[0,0,40]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,41]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,42]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,43]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,44]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[1,0,45]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[0,0,46]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[1,0,47]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[0,0,48]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[1,0,49]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[0,0,50]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[1,0,51]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[0,0,52]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[1,0,53]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[0,0,54]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[1,0,55]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[0,0,56]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,57]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,58]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,59]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,60]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[1,0,61]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[0,0,62]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[1,0,63]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[0,0,64]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,65]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,66]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[1,0,67]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[0,0,68]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[1,0,69]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[0,0,70]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[1,0,71]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[0,0,72]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,73]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,74]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,75]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,76]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,77]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,78]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[1,0,79]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[0,0,80]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,81]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,82]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,83]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,84]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[1,0,85]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[0,0,86]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[1,0,87]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[0,0,88]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,89]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,90]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,91]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,92]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,93]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,94]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[1,0,95]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[0,0,96]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,97]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,98]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,99]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,100]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[1,0,101]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[0,0,102]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[1,0,103]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[0,0,104]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,105]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,106]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,107]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,108]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,109]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,110]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,111]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,112]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,113]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,114]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,115]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,116]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,117]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,118]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[1,0,119]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[0,0,120]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,121]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,122]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[1,0,123]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[0,0,124]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,125]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,126]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,127]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,128]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,129]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,130]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,131]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,132]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,133]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,134]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,135]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,136]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,137]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,138]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,139]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,140]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,141]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,142]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,143]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,144]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,145]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,146]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,147]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,148]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,149]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,150]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,151]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,152]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,153]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,154]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,155]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,156]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,157]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,158]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,159]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,160]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,161]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,162]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,163]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,164]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,165]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,166]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,167]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,168]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,169]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,170]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,171]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,172]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,173]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,174]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,175]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,176]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,177]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,178]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,179]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,180]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,181]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,182]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,183]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,184]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,185]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,186]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,187]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,188]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,189]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,190]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,191]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,192]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,193]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,194]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,195]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,196]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,197]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,198]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,199]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,200]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,201]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,202]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,203]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,204]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,205]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,206]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,207]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,208]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,209]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,210]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,211]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,212]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,213]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,214]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,215]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,216]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,217]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,218]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,219]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,220]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,221]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,222]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,223]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,224]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,225]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,226]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,227]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,228]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,229]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,230]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,231]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,232]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,233]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,234]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,235]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,236]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,237]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,238]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,239]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,240]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,241]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,242]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,243]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,244]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,245]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,246]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,247]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,248]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,249]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,250]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,251]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,252]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,253]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,254]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,255]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,256]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,257]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,258]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,259]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,260]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,261]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,262]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,263]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,264]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,265]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,266]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,267]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,268]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,269]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,270]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,271]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,272]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,273]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,274]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,275]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,276]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,277]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,278]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,279]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,280]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,281]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,282]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,283]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,284]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,285]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,286]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,287]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,288]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,289]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,290]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,291]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,292]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,293]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,294]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,295]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,296]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,297]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,298]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,299]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,300]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,301]
Stopped at time : 302 ns : File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchSubproject2.V" Line 54
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IO[xxxxxxx,1,0] IMEM[    x,xxxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[1,1,1]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,2]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,3]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,4]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[1,0,5]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[0,0,6]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[1,0,7]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[0,0,8]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,9]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,10]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,11]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,12]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,13]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,14]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[1,0,15]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[0,0,16]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,17]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,18]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,19]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,20]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,21]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,22]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[1,0,23]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[0,0,24]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[1,0,29]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[0,0,30]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[1,0,31]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[0,0,32]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,33]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,34]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[1,0,35]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[0,0,36]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[1,0,37]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[0,0,38]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[1,0,39]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[0,0,40]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,41]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,42]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,43]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,44]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[1,0,45]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[0,0,46]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[1,0,47]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[0,0,48]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[1,0,49]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[0,0,50]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[1,0,51]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[0,0,52]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[1,0,53]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[0,0,54]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[1,0,55]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[0,0,56]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,57]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,58]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,59]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,60]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[1,0,61]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[0,0,62]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[1,0,63]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[0,0,64]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,65]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,66]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[1,0,67]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[0,0,68]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[1,0,69]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[0,0,70]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[1,0,71]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[0,0,72]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,73]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,74]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,75]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,76]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,77]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,78]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[1,0,79]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[0,0,80]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,81]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,82]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,83]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,84]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[1,0,85]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[0,0,86]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[1,0,87]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[0,0,88]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,89]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,90]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,91]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,92]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,93]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,94]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[1,0,95]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[0,0,96]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,97]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,98]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,99]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,100]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[1,0,101]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[0,0,102]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[1,0,103]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[0,0,104]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,105]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,106]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,107]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,108]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,109]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,110]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,111]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,112]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,113]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,114]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,115]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,116]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,117]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,118]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[1,0,119]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[0,0,120]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,121]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,122]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[1,0,123]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[0,0,124]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,125]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,126]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,127]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,128]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,129]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,130]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,131]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,132]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,133]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,134]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,135]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,136]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,137]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,138]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,139]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,140]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,141]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,142]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,143]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,144]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,145]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,146]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,147]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,148]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,149]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,150]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,151]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,152]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,153]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,154]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,155]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,156]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,157]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,158]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,159]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,160]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,161]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,162]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,163]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,164]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,165]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,166]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,167]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,168]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,169]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,170]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,171]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,172]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,173]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,174]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,175]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,176]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,177]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,178]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,179]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,180]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,181]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,182]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,183]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,184]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,185]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,186]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,187]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,188]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,189]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,190]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,191]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,192]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,193]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,194]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,195]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,196]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,197]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,198]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,199]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,200]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,201]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,202]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,203]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,204]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,205]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,206]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,207]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,208]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,209]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,210]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,211]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,212]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,213]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,214]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,215]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,216]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,217]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,218]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,219]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,220]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,221]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,222]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,223]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,224]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,225]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,226]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,227]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,228]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,229]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,230]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,231]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,232]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,233]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,234]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,235]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,236]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,237]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,238]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,239]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,240]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,241]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,242]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,243]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,244]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,245]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,246]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,247]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,248]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,249]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,250]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,251]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,252]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,253]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,254]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,255]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,256]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,257]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,258]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,259]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,260]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,261]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,262]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,263]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,264]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,265]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,266]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,267]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,268]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,269]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,270]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,271]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,272]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,273]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,274]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,275]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,276]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,277]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,278]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,279]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,280]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,281]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,282]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,283]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,284]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,285]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,286]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,287]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,288]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,289]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,290]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,291]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,292]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,293]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,294]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,295]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,296]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,297]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,298]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,299]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,300]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,301]
Stopped at time : 302 ns : File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchSubproject2.V" Line 54
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IO[xxxxxxx,1,0] IMEM[    x,xxxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[1,1,1]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,2]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,3]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,4]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[1,0,5]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[0,0,6]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[1,0,7]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[0,0,8]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,9]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,10]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,11]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,12]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,13]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,14]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[1,0,15]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[0,0,16]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,17]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,18]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,19]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,20]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,21]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,22]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[1,0,23]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[0,0,24]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[1,0,29]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[0,0,30]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[1,0,31]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[0,0,32]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,33]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,34]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[1,0,35]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[0,0,36]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[1,0,37]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[0,0,38]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[1,0,39]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[0,0,40]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,41]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,42]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,43]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,44]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[1,0,45]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[0,0,46]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[1,0,47]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[0,0,48]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[1,0,49]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[0,0,50]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[1,0,51]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[0,0,52]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[1,0,53]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[0,0,54]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[1,0,55]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[0,0,56]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,57]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,58]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,59]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,60]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[1,0,61]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[0,0,62]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[1,0,63]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[0,0,64]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,65]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,66]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[1,0,67]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[0,0,68]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[1,0,69]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[0,0,70]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[1,0,71]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[0,0,72]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,73]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,74]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,75]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,76]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,77]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,78]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[1,0,79]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[0,0,80]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,81]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,82]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,83]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,84]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[1,0,85]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[0,0,86]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[1,0,87]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[0,0,88]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,89]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,90]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,91]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,92]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,93]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,94]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[1,0,95]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[0,0,96]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,97]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,98]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,99]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,100]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[1,0,101]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[0,0,102]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[1,0,103]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[0,0,104]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,105]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,106]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,107]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,108]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,109]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,110]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,111]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,112]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,113]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,114]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,115]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,116]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,117]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,118]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[1,0,119]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[0,0,120]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,121]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,122]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[1,0,123]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[0,0,124]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,125]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,126]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,127]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,128]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,129]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,130]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,131]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,132]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,133]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,134]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,135]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,136]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,137]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,138]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,139]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,140]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,141]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,142]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,143]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,144]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,145]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,146]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,147]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,148]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,149]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,150]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,151]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,152]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,153]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,154]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,155]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,156]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,157]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,158]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,159]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,160]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,161]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,162]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,163]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,164]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,165]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,166]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,167]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,168]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,169]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,170]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,171]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,172]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,173]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,174]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,175]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,176]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,177]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,178]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,179]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,180]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,181]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,182]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,183]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,184]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,185]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,186]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,187]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,188]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,189]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,190]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,191]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,192]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,193]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,194]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,195]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,196]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,197]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,198]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,199]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,200]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,201]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,202]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,203]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,204]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,205]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,206]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,207]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,208]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,209]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,210]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,211]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,212]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,213]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,214]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,215]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,216]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,217]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,218]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,219]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,220]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,221]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,222]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,223]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,224]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,225]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,226]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,227]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,228]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,229]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,230]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,231]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,232]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,233]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,234]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,235]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,236]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,237]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,238]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,239]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,240]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,241]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,242]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,243]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,244]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,245]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,246]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,247]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,248]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,249]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,250]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,251]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,252]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,253]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,254]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,255]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,256]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,257]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,258]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,259]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,260]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,261]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,262]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,263]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,264]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,265]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,266]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,267]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,268]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,269]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,270]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,271]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,272]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,273]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,274]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,275]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,276]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,277]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,278]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,279]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,280]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,281]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,282]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,283]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,284]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,285]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,286]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,287]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,288]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,289]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,290]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,291]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,292]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,293]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,294]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,295]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,296]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,297]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,298]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,299]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,300]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,301]
Stopped at time : 302 ns : File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchSubproject2.V" Line 54
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IO[xxxxxxx,1,0] IMEM[    x,xxxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[1,1,1]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,2]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,3]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,4]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[1,0,5]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[0,0,6]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[1,0,7]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[0,0,8]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,9]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,10]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,11]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,12]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,13]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,14]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[1,0,15]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[0,0,16]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,17]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,18]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,19]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,20]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,21]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,22]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[1,0,23]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[0,0,24]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[1,0,29]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[0,0,30]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[1,0,31]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[0,0,32]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,33]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,34]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[1,0,35]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[0,0,36]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[1,0,37]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[0,0,38]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[1,0,39]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[0,0,40]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,41]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,42]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,43]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,44]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[1,0,45]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[0,0,46]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[1,0,47]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[0,0,48]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[1,0,49]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[0,0,50]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[1,0,51]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[0,0,52]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[1,0,53]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[0,0,54]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[1,0,55]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[0,0,56]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,57]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,58]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,59]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,60]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[1,0,61]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[0,0,62]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[1,0,63]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[0,0,64]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,65]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,66]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[1,0,67]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[0,0,68]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[1,0,69]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[0,0,70]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[1,0,71]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[0,0,72]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,73]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,74]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,75]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,76]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,77]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,78]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[1,0,79]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[0,0,80]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,81]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,82]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,83]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,84]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[1,0,85]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[0,0,86]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[1,0,87]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[0,0,88]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,89]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,90]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,91]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,92]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,93]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,94]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[1,0,95]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[0,0,96]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,97]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,98]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,99]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,100]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[1,0,101]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[0,0,102]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[1,0,103]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[0,0,104]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,105]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,106]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,107]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,108]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,109]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,110]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,111]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,112]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,113]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,114]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,115]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,116]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,117]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,118]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[1,0,119]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[0,0,120]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,121]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,122]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[1,0,123]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[0,0,124]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,125]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,126]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,127]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,128]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,129]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,130]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,131]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,132]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,133]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,134]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,135]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,136]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,137]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,138]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,139]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,140]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,141]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,142]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,143]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,144]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,145]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,146]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,147]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,148]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,149]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,150]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,151]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,152]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,153]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,154]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,155]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,156]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,157]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,158]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,159]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,160]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,161]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,162]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,163]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,164]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,165]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,166]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,167]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,168]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,169]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,170]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,171]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,172]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,173]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,174]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,175]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,176]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,177]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,178]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,179]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,180]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,181]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,182]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,183]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,184]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,185]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,186]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,187]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,188]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,189]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,190]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,191]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,192]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,193]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,194]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,195]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,196]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,197]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,198]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,199]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,200]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,201]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,202]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,203]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,204]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,205]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,206]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,207]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,208]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,209]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,210]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,211]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,212]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,213]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,214]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,215]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,216]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,217]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,218]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,219]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,220]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,221]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,222]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,223]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,224]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,225]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,226]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,227]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,228]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,229]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,230]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,231]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,232]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,233]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,234]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,235]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,236]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,237]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,238]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,239]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,240]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,241]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,242]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,243]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,244]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,245]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,246]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,247]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,248]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,249]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,250]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,251]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,252]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,253]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,254]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,255]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,256]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,257]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,258]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,259]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,260]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,261]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,262]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,263]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,264]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,265]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,266]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,267]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,268]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,269]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,270]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,271]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,272]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,273]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,274]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,275]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,276]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,277]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,278]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,279]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,280]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,281]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,282]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,283]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,284]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,285]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,286]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,287]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,288]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,289]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,290]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,291]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,292]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,293]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,294]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,295]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,296]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,297]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,298]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,299]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,300]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,301]
Stopped at time : 302 ns : File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchSubproject2.V" Line 54
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IO[xxxxxxx,1,0] IMEM[    x,xxxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[1,1,1]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,2]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,3]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,4]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[1,0,5]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[0,0,6]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[1,0,7]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[0,0,8]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,9]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,10]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,11]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,12]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,13]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,14]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[1,0,15]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[0,0,16]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,17]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,18]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,19]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,20]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,21]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,22]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[1,0,23]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[0,0,24]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[1,0,29]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[0,0,30]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[1,0,31]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[0,0,32]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,33]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,34]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[1,0,35]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[0,0,36]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[1,0,37]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[0,0,38]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[1,0,39]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[0,0,40]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,41]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,42]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,43]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,44]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[1,0,45]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[0,0,46]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[1,0,47]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[0,0,48]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[1,0,49]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[0,0,50]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[1,0,51]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[0,0,52]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[1,0,53]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[0,0,54]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[1,0,55]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[0,0,56]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,57]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,58]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,59]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,60]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[1,0,61]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[0,0,62]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[1,0,63]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[0,0,64]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,65]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,66]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[1,0,67]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[0,0,68]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[1,0,69]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[0,0,70]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[1,0,71]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[0,0,72]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,73]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,74]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,75]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,76]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,77]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,78]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[1,0,79]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[0,0,80]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,81]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,82]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,83]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,84]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[1,0,85]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[0,0,86]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[1,0,87]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[0,0,88]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,89]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,90]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,91]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,92]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,93]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,94]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[1,0,95]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[0,0,96]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,97]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,98]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,99]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,100]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[1,0,101]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[0,0,102]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[1,0,103]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[0,0,104]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,105]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,106]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,107]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,108]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,109]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,110]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,111]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,112]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,113]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,114]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,115]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,116]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,117]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,118]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[1,0,119]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[0,0,120]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,121]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,122]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[1,0,123]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[0,0,124]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,125]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,126]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,127]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,128]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,129]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,130]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,131]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,132]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,133]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,134]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,135]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,136]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,137]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,138]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,139]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,140]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,141]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,142]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,143]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,144]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,145]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,146]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,147]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,148]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,149]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,150]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,151]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,152]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,153]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,154]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,155]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,156]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,157]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,158]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,159]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,160]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,161]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,162]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,163]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,164]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,165]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,166]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,167]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,168]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,169]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,170]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,171]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,172]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,173]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,174]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,175]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,176]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,177]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,178]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,179]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,180]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,181]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,182]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,183]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,184]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,185]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,186]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,187]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,188]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,189]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,190]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,191]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,192]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,193]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,194]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,195]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,196]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,197]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,198]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,199]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,200]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,201]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,202]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,203]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,204]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,205]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,206]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,207]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,208]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,209]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,210]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,211]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,212]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,213]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,214]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,215]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,216]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,217]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,218]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,219]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,220]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,221]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,222]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,223]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,224]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,225]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,226]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,227]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,228]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,229]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,230]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,231]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,232]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,233]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,234]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,235]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,236]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,237]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,238]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,239]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,240]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,241]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,242]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,243]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,244]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,245]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,246]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,247]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,248]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,249]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,250]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,251]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,252]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,253]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,254]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,255]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,256]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,257]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,258]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,259]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,260]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,261]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,262]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,263]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,264]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,265]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,266]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,267]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,268]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,269]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,270]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,271]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,272]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,273]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,274]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,275]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,276]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,277]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,278]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,279]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,280]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,281]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,282]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,283]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,284]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,285]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,286]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,287]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,288]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,289]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,290]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,291]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,292]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,293]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,294]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,295]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,296]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,297]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,298]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,299]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,300]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,301]
Stopped at time : 302 ns : File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchSubproject2.V" Line 54
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IO[xxxxxxx,1,0] IMEM[    x,xxxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[1,1,1]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,2]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,3]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,4]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[1,0,5]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[0,0,6]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[1,0,7]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[0,0,8]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,9]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,10]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,11]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,12]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,13]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,14]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[1,0,15]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[0,0,16]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,17]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,18]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,19]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,20]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,21]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,22]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[1,0,23]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[0,0,24]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[1,0,29]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[0,0,30]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[1,0,31]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[0,0,32]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,33]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,34]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[1,0,35]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[0,0,36]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[1,0,37]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[0,0,38]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[1,0,39]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[0,0,40]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,41]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,42]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,43]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,44]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[1,0,45]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[0,0,46]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[1,0,47]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[0,0,48]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[1,0,49]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[0,0,50]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[1,0,51]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[0,0,52]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[1,0,53]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[0,0,54]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[1,0,55]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[0,0,56]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,57]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,58]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,59]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,60]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[1,0,61]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[0,0,62]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[1,0,63]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[0,0,64]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,65]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,66]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[1,0,67]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[0,0,68]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[1,0,69]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[0,0,70]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[1,0,71]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[0,0,72]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,73]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,74]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,75]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,76]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,77]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,78]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[1,0,79]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[0,0,80]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,81]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,82]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,83]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,84]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[1,0,85]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[0,0,86]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[1,0,87]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[0,0,88]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,89]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,90]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,91]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,92]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,93]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,94]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[1,0,95]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[0,0,96]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,97]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,98]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,99]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,100]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[1,0,101]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[0,0,102]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[1,0,103]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[0,0,104]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,105]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,106]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,107]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,108]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,109]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,110]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,111]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,112]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,113]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,114]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,115]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,116]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,117]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,118]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[1,0,119]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[0,0,120]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,121]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,122]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[1,0,123]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[0,0,124]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,125]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,126]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,127]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,128]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,129]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,130]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,131]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,132]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,133]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,134]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,135]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,136]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,137]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,138]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,139]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,140]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,141]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,142]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,143]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,144]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,145]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,146]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,147]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,148]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,149]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,150]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,151]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,152]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,153]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,154]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,155]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,156]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,157]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,158]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,159]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,160]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,161]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,162]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,163]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,164]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,165]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,166]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,167]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,168]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,169]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,170]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,171]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,172]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,173]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,174]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,175]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,176]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,177]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,178]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,179]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,180]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,181]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,182]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,183]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,184]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,185]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,186]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,187]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,188]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,189]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,190]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,191]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,192]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,193]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,194]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,195]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,196]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,197]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,198]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,199]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,200]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,201]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,202]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,203]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,204]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,205]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,206]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,207]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,208]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,209]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,210]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,211]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,212]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,213]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,214]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,215]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,216]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,217]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,218]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,219]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,220]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,221]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,222]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,223]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,224]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,225]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,226]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,227]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,228]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,229]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,230]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,231]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,232]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,233]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,234]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,235]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,236]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,237]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,238]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,239]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,240]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,241]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,242]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,243]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,244]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,245]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,246]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,247]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,248]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,249]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,250]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,251]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,252]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,253]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,254]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,255]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,256]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,257]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,258]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,259]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,260]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,261]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,262]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,263]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,264]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,265]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,266]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,267]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,268]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,269]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,270]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,271]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,272]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,273]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,274]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,275]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,276]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,277]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,278]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,279]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,280]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,281]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,282]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,283]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,284]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,285]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,286]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,287]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,288]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,289]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,290]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,291]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,292]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,293]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,294]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,295]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,296]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,297]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,298]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,299]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,300]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,301]
Stopped at time : 302 ns : File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchSubproject2.V" Line 54
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IO[xxxxxxx,1,0] IMEM[    x,xxxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[1,1,1]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,2]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,3]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,4]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[1,0,5]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[0,0,6]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[1,0,7]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[0,0,8]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,9]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,10]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,11]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,12]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,13]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,14]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[1,0,15]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[0,0,16]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,17]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,18]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,19]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,20]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,21]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,22]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[1,0,23]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[0,0,24]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[1,0,29]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[0,0,30]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[1,0,31]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[0,0,32]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,33]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,34]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[1,0,35]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[0,0,36]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[1,0,37]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[0,0,38]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[1,0,39]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[0,0,40]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,41]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,42]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,43]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,44]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[1,0,45]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[0,0,46]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[1,0,47]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[0,0,48]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[1,0,49]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[0,0,50]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[1,0,51]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[0,0,52]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[1,0,53]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[0,0,54]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[1,0,55]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[0,0,56]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,57]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,58]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,59]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,60]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[1,0,61]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[0,0,62]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[1,0,63]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[0,0,64]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,65]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,66]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[1,0,67]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[0,0,68]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[1,0,69]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[0,0,70]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[1,0,71]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[0,0,72]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,73]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,74]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,75]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,76]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,77]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,78]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[1,0,79]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[0,0,80]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,81]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,82]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,83]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,84]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[1,0,85]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[0,0,86]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[1,0,87]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[0,0,88]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,89]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,90]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,91]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,92]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,93]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,94]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[1,0,95]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[0,0,96]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,97]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,98]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,99]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,100]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[1,0,101]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[0,0,102]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[1,0,103]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[0,0,104]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,105]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,106]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,107]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,108]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,109]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,110]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,111]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,112]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,113]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,114]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,115]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,116]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,117]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,118]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[1,0,119]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[0,0,120]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,121]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,122]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[1,0,123]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[0,0,124]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,125]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,126]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,127]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,128]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,129]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,130]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,131]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,132]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,133]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,134]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,135]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,136]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,137]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,138]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,139]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,140]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,141]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,142]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,143]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,144]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,145]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,146]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,147]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,148]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,149]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,150]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,151]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,152]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,153]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,154]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,155]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,156]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,157]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,158]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,159]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,160]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,161]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,162]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,163]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,164]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,165]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,166]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,167]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,168]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,169]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,170]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,171]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,172]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,173]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,174]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,175]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,176]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,177]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,178]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,179]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,180]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,181]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,182]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,183]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,184]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,185]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,186]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,187]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,188]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,189]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,190]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,191]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,192]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,193]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,194]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,195]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,196]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,197]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,198]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,199]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,200]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,201]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,202]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,203]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,204]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,205]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,206]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,207]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,208]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,209]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,210]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,211]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,212]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,213]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,214]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,215]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,216]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,217]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,218]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,219]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,220]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,221]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,222]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,223]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,224]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,225]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,226]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,227]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,228]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,229]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,230]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,231]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,232]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,233]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,234]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,235]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,236]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,237]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,238]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,239]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,240]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,241]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,242]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,243]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,244]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,245]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,246]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,247]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,248]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,249]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,250]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,251]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,252]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,253]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,254]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,255]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,256]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,257]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,258]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,259]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,260]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,261]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,262]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,263]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,264]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,265]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,266]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,267]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,268]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,269]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,270]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,271]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,272]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,273]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,274]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,275]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,276]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,277]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,278]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,279]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,280]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,281]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,282]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,283]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,284]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,285]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,286]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,287]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,288]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,289]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,290]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,291]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,292]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,293]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,294]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,295]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,296]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,297]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,298]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,299]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,300]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,301]
Stopped at time : 302 ns : File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchSubproject2.V" Line 54
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IO[xxxxxxx,1,0] IMEM[    x,xxxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[1,1,1]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,2]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,3]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,4]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[1,0,5]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[0,0,6]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[1,0,7]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[0,0,8]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,9]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,10]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,11]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,12]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,13]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,14]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[1,0,15]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[0,0,16]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,17]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,18]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,19]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,20]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,21]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,22]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[1,0,23]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[0,0,24]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[1,0,29]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[0,0,30]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[1,0,31]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[0,0,32]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,33]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,34]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[1,0,35]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[0,0,36]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[1,0,37]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[0,0,38]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[1,0,39]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[0,0,40]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,41]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,42]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,43]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,44]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[1,0,45]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[0,0,46]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[1,0,47]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[0,0,48]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[1,0,49]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[0,0,50]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[1,0,51]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[0,0,52]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[1,0,53]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[0,0,54]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[1,0,55]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[0,0,56]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,57]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,58]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,59]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,60]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[1,0,61]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[0,0,62]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[1,0,63]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[0,0,64]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,65]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,66]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[1,0,67]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[0,0,68]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[1,0,69]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[0,0,70]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[1,0,71]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[0,0,72]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,73]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,74]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,75]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,76]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,77]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,78]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[1,0,79]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[0,0,80]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,81]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,82]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,83]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,84]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[1,0,85]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[0,0,86]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[1,0,87]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[0,0,88]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,89]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,90]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,91]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,92]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,93]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,94]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[1,0,95]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[0,0,96]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,97]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,98]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,99]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,100]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[1,0,101]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[0,0,102]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[1,0,103]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[0,0,104]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,105]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,106]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,107]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,108]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,109]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,110]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,111]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,112]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,113]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,114]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,115]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,116]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,117]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,118]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[1,0,119]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[0,0,120]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,121]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,122]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[1,0,123]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[0,0,124]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,125]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,126]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,127]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,128]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,129]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,130]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,131]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,132]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,133]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,134]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,135]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,136]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,137]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,138]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,139]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,140]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,141]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,142]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,143]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,144]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,145]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,146]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,147]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,148]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,149]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,150]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,151]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,152]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,153]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,154]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,155]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,156]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,157]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,158]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,159]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,160]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,161]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,162]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,163]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,164]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,165]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,166]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,167]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,168]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,169]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,170]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,171]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,172]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,173]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,174]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,175]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,176]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,177]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,178]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,179]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,180]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,181]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,182]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,183]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,184]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,185]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,186]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,187]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,188]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,189]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,190]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,191]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,192]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,193]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,194]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,195]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,196]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,197]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,198]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,199]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,200]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,201]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,202]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,203]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,204]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,205]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,206]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,207]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,208]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,209]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,210]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,211]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,212]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,213]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,214]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,215]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,216]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,217]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,218]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,219]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,220]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,221]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,222]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,223]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,224]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,225]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,226]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,227]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,228]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,229]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,230]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,231]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,232]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,233]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,234]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,235]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,236]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,237]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,238]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,239]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,240]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,241]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,242]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,243]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,244]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,245]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,246]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,247]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,248]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,249]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,250]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,251]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,252]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,253]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,254]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,255]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,256]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,257]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,258]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,259]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,260]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,261]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,262]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,263]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,264]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,265]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,266]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,267]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,268]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,269]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,270]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,271]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,272]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,273]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,274]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,275]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,276]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,277]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,278]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,279]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,280]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,281]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,282]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,283]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,284]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,285]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,286]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,287]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,288]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,289]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,290]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,291]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,292]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,293]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,294]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,295]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,296]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,297]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,298]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,299]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,300]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,301]
Stopped at time : 302 ns : File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchSubproject2.V" Line 54
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IO[xxxxxxx,1,0] IMEM[    x,xxxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[1,1,1]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,2]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,3]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,4]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[1,0,5]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[0,0,6]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[1,0,7]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[0,0,8]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,9]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,10]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,11]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,12]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,13]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,14]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[1,0,15]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[0,0,16]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,17]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,18]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,19]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,20]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,21]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,22]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[1,0,23]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[0,0,24]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[1,0,29]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[0,0,30]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[1,0,31]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[0,0,32]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,33]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,34]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[1,0,35]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[0,0,36]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[1,0,37]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[0,0,38]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[1,0,39]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[0,0,40]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,41]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,42]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,43]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,44]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[1,0,45]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[0,0,46]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[1,0,47]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[0,0,48]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[1,0,49]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[0,0,50]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[1,0,51]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[0,0,52]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[1,0,53]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[0,0,54]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[1,0,55]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[0,0,56]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,57]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,58]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,59]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,60]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[1,0,61]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[0,0,62]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[1,0,63]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[0,0,64]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,65]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,66]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[1,0,67]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[0,0,68]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[1,0,69]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[0,0,70]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[1,0,71]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[0,0,72]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,73]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,74]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,75]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,76]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,77]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,78]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[1,0,79]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[0,0,80]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,81]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,82]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,83]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,84]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[1,0,85]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[0,0,86]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[1,0,87]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[0,0,88]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,89]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,90]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,91]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,92]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,93]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,94]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[1,0,95]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[0,0,96]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,97]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,98]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,99]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,100]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[1,0,101]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[0,0,102]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[1,0,103]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[0,0,104]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,105]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,106]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,107]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,108]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,109]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,110]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,111]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,112]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,113]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,114]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,115]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,116]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,117]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,118]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[1,0,119]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[0,0,120]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,121]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,122]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[1,0,123]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[0,0,124]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,125]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,126]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,127]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,128]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,129]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,130]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,131]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,132]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,133]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,134]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,135]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,136]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,137]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,138]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,139]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,140]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,141]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,142]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,143]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,144]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,145]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,146]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,147]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,148]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,149]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,150]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,151]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,152]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,153]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,154]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,155]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,156]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,157]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,158]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,159]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,160]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,161]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,162]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,163]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,164]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,165]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,166]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,167]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,168]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,169]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,170]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,171]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,172]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,173]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,174]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,175]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,176]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,177]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,178]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,179]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,180]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,181]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,182]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,183]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,184]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,185]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,186]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,187]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,188]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,189]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,190]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,191]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,192]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,193]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,194]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,195]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,196]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,197]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,198]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,199]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,200]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,201]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,202]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,203]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,204]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,205]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,206]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,207]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,208]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,209]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,210]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,211]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,212]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,213]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,214]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,215]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,216]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,217]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,218]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,219]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,220]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,221]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,222]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,223]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,224]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,225]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,226]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,227]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,228]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,229]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,230]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,231]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,232]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,233]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,234]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,235]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,236]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,237]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,238]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,239]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,240]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,241]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,242]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,243]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,244]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,245]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,246]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,247]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,248]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,249]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,250]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,251]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,252]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,253]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,254]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,255]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,256]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,257]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,258]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,259]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,260]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,261]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,262]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,263]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,264]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,265]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,266]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,267]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,268]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,269]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,270]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,271]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,272]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,273]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,274]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,275]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,276]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,277]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,278]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,279]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,280]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,281]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,282]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,283]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,284]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,285]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,286]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,287]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,288]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,289]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,290]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,291]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,292]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,293]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,294]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,295]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,296]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,297]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,298]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,299]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,300]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,301]
Stopped at time : 302 ns : File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchSubproject2.V" Line 54
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IO[xxxxxxx,1,0] IMEM[    x,xxxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[1,1,1]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,2]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,3]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,4]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[1,0,5]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[0,0,6]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[1,0,7]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[0,0,8]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,9]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,10]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,11]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,12]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,13]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,14]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[1,0,15]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[0,0,16]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,17]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,18]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,19]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,20]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,21]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,22]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[1,0,23]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[0,0,24]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[1,0,29]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[0,0,30]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[1,0,31]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[0,0,32]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,33]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,34]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[1,0,35]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[0,0,36]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[1,0,37]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[0,0,38]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[1,0,39]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[0,0,40]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,41]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,42]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,43]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,44]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[1,0,45]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[0,0,46]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[1,0,47]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[0,0,48]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[1,0,49]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[0,0,50]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[1,0,51]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[0,0,52]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[1,0,53]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[0,0,54]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[1,0,55]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[0,0,56]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,57]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,58]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,59]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,60]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[1,0,61]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[0,0,62]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[1,0,63]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[0,0,64]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,65]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,66]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[1,0,67]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[0,0,68]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[1,0,69]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[0,0,70]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[1,0,71]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[0,0,72]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,73]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,74]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,75]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,76]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,77]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,78]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[1,0,79]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[0,0,80]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,81]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,82]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,83]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,84]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[1,0,85]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[0,0,86]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[1,0,87]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[0,0,88]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,89]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,90]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,91]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,92]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,93]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,94]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[1,0,95]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[0,0,96]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,97]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,98]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,99]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,100]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[1,0,101]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[0,0,102]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[1,0,103]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[0,0,104]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,105]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,106]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,107]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,108]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,109]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,110]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,111]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,112]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,113]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,114]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,115]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,116]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,117]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,118]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[1,0,119]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[0,0,120]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,121]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,122]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[1,0,123]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[0,0,124]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,125]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,126]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,127]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,128]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,129]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,130]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,131]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,132]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,133]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,134]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,135]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,136]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,137]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,138]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,139]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,140]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,141]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,142]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,143]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,144]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,145]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,146]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,147]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,148]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,149]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,150]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,151]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,152]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,153]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,154]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,155]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,156]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,157]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,158]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,159]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,160]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,161]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,162]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,163]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,164]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,165]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,166]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,167]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,168]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,169]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,170]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,171]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,172]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,173]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,174]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,175]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,176]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,177]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,178]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,179]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,180]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,181]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,182]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,183]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,184]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,185]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,186]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,187]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,188]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,189]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,190]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,191]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,192]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,193]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,194]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,195]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,196]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,197]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,198]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,199]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,200]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,201]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,202]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,203]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,204]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,205]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,206]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,207]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,208]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,209]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,210]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,211]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,212]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,213]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,214]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,215]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,216]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,217]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,218]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,219]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,220]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,221]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,222]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,223]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,224]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,225]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,226]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,227]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,228]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,229]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,230]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,231]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,232]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,233]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,234]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,235]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,236]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,237]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,238]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,239]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,240]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,241]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,242]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,243]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,244]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,245]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,246]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,247]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,248]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,249]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,250]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,251]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,252]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,253]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,254]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,255]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,256]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,257]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,258]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,259]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,260]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,261]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,262]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,263]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,264]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,265]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,266]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,267]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,268]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,269]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,270]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,271]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,272]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,273]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,274]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,275]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,276]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,277]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,278]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,279]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,280]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,281]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,282]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,283]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,284]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,285]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,286]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,287]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,288]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,289]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,290]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,291]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,292]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,293]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,294]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,295]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,296]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,297]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,298]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,299]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,300]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,301]
Stopped at time : 302 ns : File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchSubproject2.V" Line 54
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IO[xxxxxxx,1,0] IMEM[    x,xxxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[1,1,1]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,2]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,3]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,4]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[1,0,5]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[0,0,6]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[1,0,7]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[0,0,8]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,9]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,10]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,11]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,12]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,13]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,14]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[1,0,15]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[0,0,16]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,17]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,18]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,19]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,20]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,21]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,22]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[1,0,23]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[0,0,24]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[1,0,29]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[0,0,30]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[1,0,31]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[0,0,32]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,33]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,34]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[1,0,35]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[0,0,36]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[1,0,37]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[0,0,38]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[1,0,39]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[0,0,40]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,41]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,42]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,43]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,44]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[1,0,45]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[0,0,46]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[1,0,47]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[0,0,48]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[1,0,49]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[0,0,50]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[1,0,51]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[0,0,52]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[1,0,53]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[0,0,54]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[1,0,55]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[0,0,56]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,57]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,58]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,59]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,60]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[1,0,61]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[0,0,62]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[1,0,63]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[0,0,64]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,65]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,66]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[1,0,67]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[0,0,68]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[1,0,69]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[0,0,70]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[1,0,71]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[0,0,72]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,73]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,74]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,75]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,76]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,77]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,78]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[1,0,79]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[0,0,80]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,81]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,82]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,83]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,84]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[1,0,85]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[0,0,86]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[1,0,87]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[0,0,88]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,89]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,90]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,91]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,92]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,93]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,94]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[1,0,95]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[0,0,96]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,97]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,98]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,99]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,100]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[1,0,101]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[0,0,102]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[1,0,103]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[0,0,104]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,105]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,106]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,107]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,108]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,109]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,110]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,111]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,112]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,113]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,114]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,115]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,116]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,117]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,118]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[1,0,119]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[0,0,120]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,121]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,122]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[1,0,123]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[0,0,124]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,125]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,126]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,127]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,128]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,129]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,130]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,131]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,132]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,133]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,134]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,135]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,136]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,137]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,138]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,139]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,140]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,141]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,142]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,143]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,144]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,145]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,146]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,147]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,148]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,149]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,150]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,151]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,152]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,153]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,154]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,155]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,156]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,157]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,158]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,159]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,160]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,161]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,162]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,163]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,164]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,165]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,166]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,167]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,168]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,169]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,170]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,171]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,172]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,173]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,174]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,175]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,176]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,177]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,178]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,179]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,180]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,181]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,182]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,183]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,184]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,185]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,186]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,187]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,188]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,189]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,190]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,191]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,192]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,193]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,194]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,195]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,196]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,197]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,198]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,199]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,200]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,201]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,202]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,203]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,204]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,205]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,206]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,207]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,208]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,209]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,210]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,211]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,212]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,213]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,214]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,215]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,216]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,217]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,218]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,219]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,220]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,221]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,222]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,223]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,224]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,225]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,226]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,227]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,228]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,229]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,230]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,231]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,232]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,233]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,234]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,235]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,236]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,237]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,238]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,239]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,240]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,241]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,242]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,243]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,244]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,245]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,246]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,247]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,248]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,249]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,250]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,251]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,252]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,253]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,254]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,255]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,256]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,257]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,258]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,259]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,260]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,261]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,262]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,263]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,264]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,265]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,266]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,267]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,268]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,269]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,270]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,271]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,272]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,273]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,274]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,275]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,276]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,277]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,278]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,279]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,280]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,281]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,282]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,283]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,284]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,285]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,286]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,287]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,288]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,289]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,290]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,291]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,292]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,293]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,294]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,295]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,296]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,297]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,298]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,299]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,300]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,301]
Stopped at time : 302 ns : File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchSubproject2.V" Line 54
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IO[xxxxxxx,1,0] IMEM[    x,xxxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[1,1,1]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,2]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,3]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,4]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[1,0,5]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[0,0,6]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[1,0,7]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[0,0,8]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,9]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,10]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,11]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,12]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,13]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,14]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[1,0,15]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[0,0,16]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,17]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,18]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,19]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,20]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,21]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,22]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[1,0,23]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[0,0,24]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[1,0,29]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[0,0,30]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[1,0,31]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[0,0,32]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,33]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,34]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[1,0,35]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[0,0,36]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[1,0,37]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[0,0,38]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[1,0,39]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[0,0,40]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,41]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,42]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,43]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,44]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[1,0,45]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[0,0,46]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[1,0,47]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[0,0,48]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[1,0,49]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[0,0,50]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[1,0,51]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[0,0,52]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[1,0,53]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[0,0,54]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[1,0,55]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[0,0,56]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,57]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,58]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,59]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,60]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[1,0,61]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[0,0,62]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[1,0,63]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[0,0,64]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,65]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,66]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[1,0,67]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[0,0,68]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[1,0,69]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[0,0,70]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[1,0,71]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[0,0,72]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,73]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,74]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,75]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,76]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,77]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,78]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[1,0,79]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[0,0,80]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,81]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,82]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,83]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,84]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[1,0,85]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[0,0,86]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[1,0,87]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[0,0,88]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,89]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,90]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,91]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,92]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,93]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,94]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[1,0,95]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[0,0,96]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,97]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,98]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,99]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,100]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[1,0,101]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[0,0,102]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[1,0,103]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[0,0,104]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,105]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,106]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,107]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,108]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,109]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,110]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,111]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,112]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,113]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,114]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,115]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,116]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,117]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,118]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[1,0,119]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[0,0,120]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,121]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,122]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[1,0,123]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[0,0,124]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,125]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,126]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,127]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,128]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,129]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,130]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,131]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,132]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,133]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,134]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,135]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,136]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,137]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,138]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,139]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,140]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,141]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,142]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,143]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,144]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,145]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,146]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,147]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,148]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,149]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,150]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,151]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,152]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,153]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,154]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,155]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,156]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,157]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,158]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,159]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,160]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,161]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,162]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,163]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,164]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,165]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,166]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,167]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,168]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,169]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,170]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,171]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,172]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,173]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,174]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,175]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,176]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,177]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,178]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,179]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,180]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,181]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,182]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,183]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,184]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,185]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,186]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,187]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,188]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,189]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,190]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,191]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,192]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,193]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,194]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,195]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,196]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,197]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,198]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,199]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,200]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,201]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,202]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,203]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,204]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,205]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,206]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,207]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,208]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,209]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,210]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,211]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,212]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,213]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,214]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,215]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,216]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,217]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,218]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,219]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,220]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,221]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,222]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,223]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,224]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,225]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,226]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,227]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,228]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,229]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,230]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,231]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,232]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,233]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,234]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,235]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,236]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,237]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,238]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,239]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,240]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,241]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,242]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,243]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,244]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,245]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,246]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,247]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,248]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,249]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,250]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,251]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,252]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,253]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,254]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,255]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,256]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,257]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,258]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,259]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,260]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,261]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,262]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,263]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,264]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,265]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,266]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,267]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,268]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,269]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,270]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,271]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,272]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,273]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,274]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,275]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,276]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,277]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,278]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,279]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,280]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,281]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,282]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,283]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,284]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,285]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,286]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,287]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,288]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,289]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,290]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,291]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,292]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,293]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,294]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,295]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,296]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,297]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,298]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,299]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,300]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,301]
Stopped at time : 302 ns : File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchSubproject2.V" Line 54
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IO[xxxxxxx,1,0] IMEM[    x,xxxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[1,1,1]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,2]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,3]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,4]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[1,0,5]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[0,0,6]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[1,0,7]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[0,0,8]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,9]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,10]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,11]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,12]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,13]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,14]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[1,0,15]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[0,0,16]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,17]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,18]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,19]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,20]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,21]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,22]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[1,0,23]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[0,0,24]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[1,0,29]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[0,0,30]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[1,0,31]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[0,0,32]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,33]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,34]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[1,0,35]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[0,0,36]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[1,0,37]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[0,0,38]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[1,0,39]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[0,0,40]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,41]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,42]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,43]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,44]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[1,0,45]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[0,0,46]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[1,0,47]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[0,0,48]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[1,0,49]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[0,0,50]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[1,0,51]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[0,0,52]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[1,0,53]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[0,0,54]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[1,0,55]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[0,0,56]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,57]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,58]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,59]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,60]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[1,0,61]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[0,0,62]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[1,0,63]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[0,0,64]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,65]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,66]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[1,0,67]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[0,0,68]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[1,0,69]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[0,0,70]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[1,0,71]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[0,0,72]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,73]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,74]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,75]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,76]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,77]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,78]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[1,0,79]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[0,0,80]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,81]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,82]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,83]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,84]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[1,0,85]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[0,0,86]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[1,0,87]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[0,0,88]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,89]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,90]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,91]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,92]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,93]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,94]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[1,0,95]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[0,0,96]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,97]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,98]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,99]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,100]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[1,0,101]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[0,0,102]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[1,0,103]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[0,0,104]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,105]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,106]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,107]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,108]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,109]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,110]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,111]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,112]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,113]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,114]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,115]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,116]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,117]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,118]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[1,0,119]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[0,0,120]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,121]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,122]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[1,0,123]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[0,0,124]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,125]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,126]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,127]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,128]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,129]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,130]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,131]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,132]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,133]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,134]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,135]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,136]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,137]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,138]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,139]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,140]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,141]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,142]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,143]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,144]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,145]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,146]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,147]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,148]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,149]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,150]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,151]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,152]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,153]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,154]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,155]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,156]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,157]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,158]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,159]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,160]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,161]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,162]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,163]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,164]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,165]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,166]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,167]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,168]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,169]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,170]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,171]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,172]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,173]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,174]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,175]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,176]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,177]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,178]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,179]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,180]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,181]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,182]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,183]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,184]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,185]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,186]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,187]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,188]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,189]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,190]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,191]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,192]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,193]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,194]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,195]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,196]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,197]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,198]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,199]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,200]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,201]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,202]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,203]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,204]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,205]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,206]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,207]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,208]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,209]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,210]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,211]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,212]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,213]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,214]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,215]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,216]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,217]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,218]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,219]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,220]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,221]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,222]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,223]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,224]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,225]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,226]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,227]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,228]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,229]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,230]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,231]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,232]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,233]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,234]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,235]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,236]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,237]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,238]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,239]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,240]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,241]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,242]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,243]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,244]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,245]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,246]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,247]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,248]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,249]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,250]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,251]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,252]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,253]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,254]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,255]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,256]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,257]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,258]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,259]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,260]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,261]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,262]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,263]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,264]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,265]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,266]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,267]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,268]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,269]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,270]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,271]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,272]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,273]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,274]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,275]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,276]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,277]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,278]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,279]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,280]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,281]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,282]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,283]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,284]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,285]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,286]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,287]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,288]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,289]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,290]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,291]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,292]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,293]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,294]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,295]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,296]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,297]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,298]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,299]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,300]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,301]
Stopped at time : 302 ns : File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchSubproject2.V" Line 54
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IO[xxxxxxx,1,0] IMEM[    x,xxxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[1,1,1]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,2]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,3]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,4]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[1,0,5]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[0,0,6]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[1,0,7]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[0,0,8]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,9]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,10]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,11]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,12]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,13]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,14]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[1,0,15]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[0,0,16]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,17]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,18]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,19]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,20]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,21]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,22]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[1,0,23]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[0,0,24]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[1,0,29]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[0,0,30]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[1,0,31]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[0,0,32]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,33]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,34]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[1,0,35]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[0,0,36]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[1,0,37]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[0,0,38]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[1,0,39]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[0,0,40]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,41]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,42]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,43]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,44]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[1,0,45]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[0,0,46]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[1,0,47]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[0,0,48]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[1,0,49]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[0,0,50]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[1,0,51]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[0,0,52]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[1,0,53]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[0,0,54]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[1,0,55]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[0,0,56]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,57]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,58]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,59]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,60]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[1,0,61]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[0,0,62]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[1,0,63]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[0,0,64]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,65]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,66]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[1,0,67]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[0,0,68]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[1,0,69]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[0,0,70]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[1,0,71]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[0,0,72]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,73]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,74]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,75]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,76]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,77]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,78]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[1,0,79]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[0,0,80]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,81]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,82]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,83]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,84]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[1,0,85]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[0,0,86]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[1,0,87]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[0,0,88]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,89]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,90]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,91]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,92]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,93]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,94]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[1,0,95]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[0,0,96]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,97]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,98]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,99]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,100]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[1,0,101]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[0,0,102]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[1,0,103]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[0,0,104]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,105]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,106]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,107]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,108]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,109]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,110]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,111]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,112]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,113]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,114]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,115]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,116]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,117]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,118]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[1,0,119]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[0,0,120]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,121]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,122]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[1,0,123]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[0,0,124]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,125]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,126]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,127]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,128]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,129]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,130]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,131]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,132]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,133]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,134]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,135]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,136]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,137]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,138]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,139]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,140]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,141]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,142]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,143]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,144]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,145]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,146]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,147]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,148]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,149]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,150]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,151]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,152]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,153]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,154]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,155]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,156]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,157]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,158]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,159]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,160]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,161]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,162]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,163]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,164]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,165]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,166]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,167]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,168]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,169]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,170]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,171]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,172]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,173]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,174]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,175]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,176]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,177]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,178]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,179]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,180]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,181]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,182]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,183]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,184]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,185]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,186]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,187]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,188]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,189]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,190]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,191]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,192]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,193]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,194]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,195]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,196]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,197]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,198]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,199]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,200]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,201]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,202]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,203]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,204]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,205]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,206]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,207]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,208]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,209]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,210]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,211]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,212]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,213]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,214]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,215]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,216]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,217]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,218]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,219]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,220]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,221]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,222]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,223]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,224]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,225]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,226]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,227]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,228]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,229]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,230]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,231]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,232]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,233]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,234]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,235]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,236]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,237]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,238]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,239]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,240]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,241]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,242]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,243]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,244]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,245]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,246]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,247]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,248]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,249]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,250]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,251]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,252]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,253]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,254]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,255]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,256]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,257]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,258]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,259]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,260]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,261]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,262]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,263]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,264]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,265]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,266]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,267]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,268]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,269]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,270]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,271]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,272]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,273]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,274]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,275]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,276]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,277]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,278]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,279]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,280]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,281]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,282]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,283]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,284]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,285]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,286]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,287]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,288]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,289]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,290]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,291]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,292]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,293]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,294]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,295]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,296]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,297]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,298]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,299]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,300]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,301]
Stopped at time : 302 ns : File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchSubproject2.V" Line 54
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IO[xxxxxxx,1,0] IMEM[    x,xxxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[1,1,1]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,2]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,3]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,4]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[1,0,5]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[0,0,6]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[1,0,7]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[0,0,8]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,9]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,10]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,11]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,12]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,13]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,14]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[1,0,15]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[0,0,16]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,17]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,18]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,19]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,20]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,21]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,22]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[1,0,23]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[0,0,24]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[1,0,29]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[0,0,30]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[1,0,31]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[0,0,32]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,33]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,34]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[1,0,35]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[0,0,36]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[1,0,37]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[0,0,38]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[1,0,39]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[0,0,40]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,41]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,42]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,43]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,44]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[1,0,45]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[0,0,46]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[1,0,47]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[0,0,48]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[1,0,49]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[0,0,50]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[1,0,51]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[0,0,52]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[1,0,53]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[0,0,54]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[1,0,55]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[0,0,56]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,57]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,58]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,59]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,60]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[1,0,61]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[0,0,62]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[1,0,63]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[0,0,64]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,65]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,66]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[1,0,67]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[0,0,68]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[1,0,69]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[0,0,70]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[1,0,71]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[0,0,72]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,73]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,74]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,75]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,76]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,77]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,78]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[1,0,79]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[0,0,80]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,81]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,82]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,83]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,84]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[1,0,85]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[0,0,86]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[1,0,87]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[0,0,88]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,89]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,90]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,91]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,92]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,93]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,94]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[1,0,95]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[0,0,96]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,97]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,98]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,99]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,100]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[1,0,101]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[0,0,102]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[1,0,103]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[0,0,104]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,105]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,106]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,107]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,108]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,109]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,110]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,111]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,112]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,113]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,114]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,115]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,116]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,117]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,118]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[1,0,119]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[0,0,120]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,121]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,122]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[1,0,123]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[0,0,124]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,125]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,126]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,127]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,128]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,129]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,130]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,131]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,132]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,133]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,134]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,135]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,136]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,137]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,138]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,139]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,140]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,141]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,142]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,143]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,144]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,145]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,146]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,147]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,148]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,149]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,150]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,151]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,152]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,153]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,154]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,155]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,156]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,157]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,158]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,159]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,160]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,161]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,162]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,163]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,164]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,165]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,166]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,167]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,168]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,169]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,170]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,171]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,172]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,173]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,174]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,175]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,176]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,177]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,178]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,179]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,180]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,181]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,182]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,183]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,184]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,185]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,186]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,187]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,188]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,189]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,190]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,191]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,192]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,193]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,194]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,195]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,196]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,197]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,198]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,199]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,200]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,201]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,202]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,203]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,204]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,205]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,206]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,207]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,208]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,209]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,210]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,211]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,212]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,213]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,214]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,215]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,216]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,217]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,218]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,219]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,220]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,221]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,222]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,223]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,224]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,225]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,226]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,227]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,228]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,229]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,230]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,231]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,232]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,233]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,234]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,235]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,236]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,237]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,238]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,239]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,240]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,241]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,242]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,243]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,244]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,245]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,246]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,247]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,248]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,249]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,250]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,251]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,252]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,253]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,254]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,255]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,256]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,257]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,258]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,259]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,260]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,261]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,262]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,263]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,264]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,265]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,266]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,267]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,268]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,269]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,270]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,271]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,272]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,273]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,274]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,275]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,276]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,277]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,278]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,279]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,280]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,281]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,282]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,283]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,284]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,285]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,286]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,287]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,288]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,289]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,290]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,291]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,292]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,293]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,294]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,295]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,296]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,297]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,298]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,299]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,300]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,301]
Stopped at time : 302 ns : File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchSubproject2.V" Line 54
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IO[xxxxxxx,1,0] IMEM[    x,xxxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[1,1,1]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,2]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,3]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,4]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[1,0,5]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[0,0,6]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[1,0,7]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[0,0,8]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,9]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,10]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,11]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,12]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,13]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,14]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[1,0,15]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[0,0,16]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,17]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,18]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,19]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,20]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,21]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,22]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[1,0,23]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[0,0,24]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[1,0,29]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[0,0,30]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[1,0,31]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[0,0,32]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,33]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,34]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[1,0,35]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[0,0,36]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[1,0,37]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[0,0,38]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[1,0,39]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[0,0,40]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,41]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,42]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,43]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,44]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[1,0,45]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[0,0,46]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[1,0,47]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[0,0,48]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[1,0,49]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[0,0,50]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[1,0,51]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[0,0,52]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[1,0,53]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[0,0,54]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[1,0,55]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[0,0,56]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,57]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,58]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,59]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,60]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[1,0,61]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[0,0,62]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[1,0,63]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[0,0,64]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,65]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,66]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[1,0,67]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[0,0,68]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[1,0,69]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[0,0,70]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[1,0,71]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[0,0,72]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,73]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,74]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,75]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,76]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,77]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,78]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[1,0,79]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[0,0,80]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,81]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,82]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,83]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,84]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[1,0,85]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[0,0,86]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[1,0,87]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[0,0,88]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,89]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,90]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,91]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,92]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,93]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,94]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[1,0,95]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[0,0,96]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,97]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,98]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,99]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,100]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[1,0,101]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[0,0,102]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[1,0,103]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[0,0,104]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,105]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,106]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,107]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,108]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,109]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,110]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,111]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,112]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,113]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,114]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,115]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,116]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,117]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,118]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[1,0,119]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[0,0,120]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,121]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,122]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[1,0,123]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[0,0,124]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,125]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,126]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,127]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,128]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,129]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,130]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,131]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,132]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,133]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,134]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,135]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,136]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,137]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,138]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,139]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,140]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,141]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,142]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,143]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,144]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,145]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,146]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,147]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,148]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,149]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,150]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,151]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,152]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,153]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,154]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,155]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,156]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,157]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,158]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,159]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,160]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,161]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,162]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,163]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,164]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,165]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,166]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,167]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,168]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,169]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,170]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,171]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,172]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,173]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,174]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,175]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,176]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,177]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,178]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,179]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,180]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,181]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,182]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,183]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,184]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,185]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,186]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,187]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,188]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,189]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,190]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,191]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,192]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,193]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,194]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,195]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,196]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,197]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,198]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,199]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,200]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,201]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,202]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,203]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,204]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,205]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,206]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,207]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,208]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,209]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,210]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,211]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,212]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,213]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,214]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,215]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,216]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,217]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,218]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,219]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,220]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,221]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,222]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,223]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,224]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,225]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,226]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,227]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,228]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,229]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,230]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,231]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,232]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,233]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,234]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,235]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,236]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,237]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,238]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,239]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,240]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,241]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,242]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,243]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,244]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,245]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,246]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,247]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,248]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,249]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,250]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,251]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,252]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,253]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,254]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,255]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,256]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,257]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,258]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,259]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,260]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,261]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,262]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,263]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,264]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,265]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,266]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,267]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,268]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,269]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,270]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,271]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,272]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,273]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,274]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,275]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,276]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,277]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,278]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,279]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,280]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,281]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,282]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,283]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,284]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,285]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,286]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,287]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,288]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,289]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,290]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,291]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,292]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,293]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,294]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,295]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,296]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,297]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,298]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,299]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,300]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,301]
Stopped at time : 302 ns : File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchSubproject2.V" Line 54
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IO[xxxxxxx,1,0] IMEM[    x,xxxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[1,1,1]
IO[xxxxxxx,1,0] IMEM[    0,01100000100000001] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,2]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,3]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,4]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[1,0,5]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    1] Signals[0,0,6]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[1,0,7]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    1,    0,    0] ALU[    0] Signals[0,0,8]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,9]
IO[xxxxxxx,1,0] IMEM[    2,01100000111110000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,10]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,11]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,12]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,13]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,14]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[1,0,15]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[65520,    0,    0] ALU[    0] Signals[0,0,16]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,17]
IO[xxxxxxx,1,0] IMEM[    4,01100001000010000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,18]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,19]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,20]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,21]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,22]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[1,0,23]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[   16,    0,    0] ALU[    0] Signals[0,0,24]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25]
IO[xxxxxxx,1,0] IMEM[    6,01100001011111110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[1,0,29]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[    0,    0,    0] ALU[65534] Signals[0,0,30]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[1,0,31]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[65534,    0,    0] ALU[   16] Signals[0,0,32]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,33]
IO[xxxxxxx,1,0] IMEM[    8,01001001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,34]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[1,0,35]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   16,    0,    0] ALU[   14] Signals[0,0,36]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[1,0,37]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   14,    0,65534] ALU[   22] Signals[0,0,38]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[1,0,39]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[   22,    0,65534] ALU[65534] Signals[0,0,40]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,41]
IO[xxxxxxx,1,0] IMEM[   10,01100001010110000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,42]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[1,0,43]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[65534] Signals[0,0,44]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[1,0,45]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[65534,    0,65534] ALU[   48] Signals[0,0,46]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[1,0,47]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   48,    0,65534] ALU[   14] Signals[0,0,48]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[1,0,49]
IO[xxxxxxx,1,0] IMEM[   12,01001001010001000] DMEM[   14,    0,65534] ALU[   14] Signals[0,0,50]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[1,0,51]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   14,    0,65534] ALU[   64] Signals[0,0,52]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[1,0,53]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   64,    0,   48] ALU[   24] Signals[0,0,54]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[1,0,55]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   24,    0,   48] ALU[   32] Signals[0,0,56]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,57]
IO[xxxxxxx,1,0] IMEM[   14,00110111010000000] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,58]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[1,0,59]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[   32] Signals[0,0,60]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[1,0,61]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   32,    0,   48] ALU[65520] Signals[0,0,62]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[1,0,63]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[65520,    1,   48] ALU[   96] Signals[0,0,64]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,65]
IO[xxxxxxx,1,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,66]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[1,0,67]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    2] Signals[0,0,68]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[1,0,69]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    2,    0,    1] ALU[    1] Signals[0,0,70]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[1,0,71]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    1] ALU[    1] Signals[0,0,72]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,73]
IO[xxxxxxx,1,0] IMEM[   18,01011010000000010] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,74]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,75]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,76]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[1,0,77]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[    1] Signals[0,0,78]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[1,0,79]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[    1,    0,    0] ALU[   17] Signals[0,0,80]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,81]
IO[xxxxxxx,1,0] IMEM[   20,00111001010001000] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,82]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[1,0,83]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   17] Signals[0,0,84]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[1,0,85]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   17,    0,    1] ALU[   24] Signals[0,0,86]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[1,0,87]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[   24,   48,    1] ALU[    0] Signals[0,0,88]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,89]
IO[xxxxxxx,1,0] IMEM[   22,10000000000001101] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,90]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,91]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,92]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,93]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,94]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[1,0,95]
IO[xxxxxxx,1,0] IMEM[   24,00111001010000110] DMEM[    0,    0,    0] ALU[   64] Signals[0,0,96]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,97]
IO[xxxxxxx,1,0] IMEM[   26,01000111010001010] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,98]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[1,0,99]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[   64] Signals[0,0,100]
IO[xxxxxxx,1,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[1,0,101]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[   64,    0,   48] ALU[65530] Signals[0,0,102]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[1,0,103]
IO[xxxxxxx,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,   48] ALU[    0] Signals[0,0,104]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,105]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,106]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,107]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,108]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,109]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,110]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,111]
IO[0110000,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,112]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,113]
IO[0110000,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,114]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,115]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,116]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,117]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,118]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[1,0,119]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,   48] ALU[   96] Signals[0,0,120]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[1,0,121]
IO[0110000,0,0] IMEM[   16,01111011010000001] DMEM[   96,    0,   48] ALU[   96] Signals[0,0,122]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[1,0,123]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[   96,    0,   48] ALU[    0] Signals[0,0,124]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,125]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,126]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,127]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,128]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,129]
IO[0110000,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,130]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,131]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,132]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,133]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,134]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,135]
IO[0110000,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,136]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,137]
IO[0110000,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,138]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,139]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,140]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,141]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,142]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,143]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,144]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,145]
IO[0110000,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,146]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,147]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,148]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,149]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,150]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,151]
IO[0110000,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,152]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,153]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,154]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,155]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,156]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,157]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,158]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,159]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,160]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,161]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,162]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,163]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,164]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,165]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,166]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,167]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,168]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,169]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,170]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,171]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,172]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,173]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,174]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,175]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,176]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,177]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,178]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,179]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,180]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,181]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,182]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,183]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,184]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,185]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,186]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,187]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,188]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,189]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,190]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,191]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,192]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,193]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,194]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,195]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,196]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,197]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,198]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,199]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,200]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,201]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,202]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,203]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,204]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,205]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,206]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,207]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,208]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,209]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,210]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,211]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,212]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,213]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,214]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,215]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,216]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,217]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,218]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,219]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,220]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,221]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,222]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,223]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,224]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,225]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,226]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,227]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,228]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,229]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,230]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,231]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,232]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,233]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,234]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,235]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,236]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,237]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,238]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,239]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,240]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,241]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,242]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,243]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,244]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,245]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,246]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,247]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,248]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,249]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,250]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,251]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,252]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,253]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,254]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,255]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,256]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,257]
IO[1111110,0,0] IMEM[   14,00110111010000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,258]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,259]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,260]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[1,0,261]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[    0,    0,    0] ALU[65520] Signals[0,0,262]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[1,0,263]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65520,    0,65534] ALU[65532] Signals[0,0,264]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[1,0,265]
IO[1111110,0,0] IMEM[   16,01111011010000001] DMEM[65532,    0,65534] ALU[65532] Signals[0,0,266]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[1,0,267]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[65532,    0,65534] ALU[    0] Signals[0,0,268]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,269]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,270]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,271]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,272]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,273]
IO[1111110,0,0] IMEM[   18,01011010000000010] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,274]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,275]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,276]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,277]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,278]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[1,0,279]
IO[1111110,0,0] IMEM[   20,00111001010001000] DMEM[    0,    0,    0] ALU[   16] Signals[0,0,280]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,281]
IO[1111110,0,0] IMEM[   24,00111001010000110] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,282]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[1,0,283]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   16] Signals[0,0,284]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[1,0,285]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   16,    0,    0] ALU[   22] Signals[0,0,286]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[1,0,287]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[   22,65534,    0] ALU[65520] Signals[0,0,288]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[1,0,289]
IO[1111110,0,0] IMEM[   26,01000111010001010] DMEM[65520,    0,    0] ALU[65520] Signals[0,0,290]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[1,0,291]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65520,    0,    0] ALU[65518] Signals[0,0,292]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[1,0,293]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65518,    0,65534] ALU[65530] Signals[0,0,294]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[1,0,295]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[65530,    0,65534] ALU[    0] Signals[0,0,296]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,297]
IO[1111110,0,0] IMEM[   28,10000000000000111] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,298]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,299]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,300]
IO[1111110,0,0] IMEM[   30,00000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,301]
Stopped at time : 302 ns : File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchSubproject2.V" Line 54
