<def f='llvm/llvm/include/llvm/ADT/IntEqClasses.h' l='71' type='unsigned int llvm::IntEqClasses::getNumClasses() const'/>
<doc f='llvm/llvm/include/llvm/ADT/IntEqClasses.h' l='69'>/// getNumClasses - Return the number of equivalence classes after compress()
  /// was called.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/EdgeBundles.h' l='44' u='c' c='_ZNK4llvm11EdgeBundles13getNumBundlesEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1358' u='c' c='_ZN4llvm24ConnectedVNInfoEqClasses8ClassifyERKNS_9LiveRangeE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1391' u='c' c='_ZN4llvm24ConnectedVNInfoEqClasses10DistributeERNS_12LiveIntervalEPPS1_RNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='140' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs16renameComponentsERN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='207' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs14findComponentsERN4llvm12IntEqClassesERNS1_15SmallVectorImplINS0_12SubRangeInfoEEERNS1_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='268' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs10distributeERKN4llvm12IntEqClassesERKNS1_15SmallVectorImplINS0_12SubRangeInfoEEERKNS5_IPNS1_12LiveIntervalEEE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1327' u='c' c='_ZN4llvm12SchedDFSImpl8finalizeEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1340' u='c' c='_ZN4llvm12SchedDFSImpl8finalizeEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1341' u='c' c='_ZN4llvm12SchedDFSImpl8finalizeEv'/>
<use f='llvm/llvm/unittests/ADT/IntEqClassesTest.cpp' l='79' u='c' c='_ZN12_GLOBAL__N_124IntEqClasses_Simple_Test8TestBodyEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1644' u='c' c='_ZL15computeUberSetsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERS_IPS1_SaIS5_EERN4llvm14CodeGenRegBankE'/>
