module SR2MUX(	logic input SR2MUX,
					logic input [15:0] IR, SR2_out,
					logic output [15:0]ALU_B);
					
					unique case(SR2MUX)
						1'b0:	ALU_B = SR2_out;
						1'b1: ALU_B = {{11{IR[4]}},IR[4:0]};
					endcase
					endmodule
