<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1199' ll='1203' type='bool llvm::TargetInstrInfo::getRegSequenceLikeInputs(const llvm::MachineInstr &amp; MI, unsigned int DefIdx, SmallVectorImpl&lt;llvm::TargetInstrInfo::RegSubRegPairAndIdx&gt; &amp; InputRegs) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1191'>/// Target-dependent implementation of getRegSequenceInputs.
  ///
  /// \returns true if it is possible to build the equivalent
  /// REG_SEQUENCE inputs with the pair \p MI, \p DefIdx. False otherwise.
  ///
  /// \pre MI.isRegSequenceLike().
  ///
  /// \see TargetInstrInfo::getRegSequenceInputs.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='1293' u='c' c='_ZNK4llvm15TargetInstrInfo20getRegSequenceInputsERKNS_12MachineInstrEjRNS_15SmallVectorImplINS0_19RegSubRegPairAndIdxEEE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='5336' c='_ZNK4llvm16ARMBaseInstrInfo24getRegSequenceLikeInputsERKNS_12MachineInstrEjRNS_15SmallVectorImplINS_15TargetInstrInfo19RegSubRegPairAndIdxEEE'/>
