[VHDL-AMS Entity]
NAME = test_sample_hold
SOURCE = C:\stanek\NCAD\MiAS\lab3\122352\genhdl\test_sample_hold\test_sample_hold.vhd
LINE = 16
[Generics]
[VHDL-AMS Architecture]
NAME = arch_test_sample_hold
SOURCE = C:\stanek\NCAD\MiAS\lab3\122352\genhdl\test_sample_hold\test_sample_hold.vhd
LINE = 19
[Declarations]
(TERMINAL vin)
(SIGNAL z0 real)
(SIGNAL z1 real)
(SIGNAL z2 real)
(SIGNAL clk std_ulogic)

