// As simple as it gets: 1-core system with 2 short processes

sys = {

    cores = {
        myCore = {
            type = "OOO";
            cores = 8
            dcache = "l1d";
            icache = "l1i";
        };
    };

    lineSize = 64;

    caches = {
        l1d = {
            caches = 8;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 8;
            }
            latency = 3;
        };
        l1i = {
            size = 32768;
            caches = 8;
            array = {
                type = "SetAssoc";
                ways = 4;
            }
            latency = 3;
        };
        l2 = {
            caches = 8;
            size = 262144;
            latency = 7;
            array = {
                type = "SetAssoc";
                ways = 8;
            }
            children = "l1i|l1d";  // interleave
	    repl = {
	      type = "LRU";
	    };
        };
        l3 = {
            caches = 1;
            banks = 8;
            size = 2097152;
            latency = 27
            array = {
                type = "SetAssoc";
                ways = 16;
            }
            children = "l2";
            repl = {
	      type = "SRRIP";
	    };
        }
    };

    mem = {
        type = "DDR";
        controllers = 4;
        tech = "DDR3-1066-CL8";
    }
};

sim = {
    phaseLength = 10000;
    // attachDebugger = True;
    schedQuantum = 50;  // switch threads frequently
    procStatsFilter = "l1.*|l2.*";
};

process0 = {
  command = "./tests/scan";
}

# process0 = {
#     command = "ls -alh --color tests/";
# };


# process1 = {
#     command = "cat tests/simple.cfg";
# };

