// Seed: 2450804858
module module_0;
  wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd49
) (
    id_1,
    _id_2,
    id_3
);
  output wire id_3;
  inout wire _id_2;
  input wire id_1;
  module_0 modCall_1 ();
  logic [7:0] id_4;
  assign id_4[id_2] = 1;
endmodule
macromodule module_2 #(
    parameter id_1 = 32'd38,
    parameter id_5 = 32'd6
) (
    input  wand id_0,
    output wand _id_1
);
  wire id_3;
  module_0 modCall_1 ();
  assign id_1 = id_3;
  assign id_3 = id_0;
  wire id_4;
  wire _id_5;
  wire id_6;
  logic [id_5 : id_1] id_7;
endmodule
