// Seed: 3299463384
module module_0;
  logic [-1 : 1] module_0;
  assign module_2.id_3 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd53
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  input wire _id_6;
  module_0 modCall_1 ();
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  wire id_8;
  logic [-1 : id_6] id_9, id_10 = -1;
endmodule
module module_2 (
    input uwire id_0,
    input supply0 id_1,
    output supply0 id_2,
    output tri id_3
);
  always @(1) begin : LABEL_0
    assume (-1);
  end
  module_0 modCall_1 ();
endmodule
