#ifndef __REG_BASE_MT6290_H__
#define __REG_BASE_MT6290_H__

#define BASE_ADDR_IDMA (0xB2000000)
#define BASE_ADDR_DPRAM_CPU (0xB2200000)
#define BASE_ADDR_AHB2DSPIO (0xB2800000)
#define BASE_ADDR_MD2G_CONFG (0xB2C00000)
#define BASE_ADDR_APC (0xB2C30000)
#define BASE_ADDR_CSD_ACC (0xB2C70000)
#define BASE_ADDR_SHARE_D1 (0xB2CA0000)
#define BASE_ADDR_IRDMA (0xB2CB0000)
#define BASE_ADDR_PATCH (0xB2CC0000)
#define BASE_ADDR_MDAFE (0xB2CD0000)
#define BASE_ADDR_BFE (0xB2CE0000)
#define BASE_ADDR_MODEM2G_CONFG (0xB3000000)
#define BASE_ADDR_MODEM2G_TOPSM (0xB3010000)
#define BASE_ADDR_TDMA (0xB3020000)
#define BASE_ADDR_DIVIDER2G (0xB3040000)
#define BASE_ADDR_FCS2G (0xB3050000)
#define BASE_ADDR_GCU2G (0xB3060000)
#define BASE_ADDR_BSI2G (0xB3070000)
#define BASE_ADDR_BPI2G (0xB3080000)
#define BASE_ADDR_AFC2G (0xB3090000)
#define BASE_ADDR_MODEM_CONFG (0xB1000000)
#define BASE_ADDR_MODEM_TOPSM (0xB1010000)
#define BASE_ADDR_DIVIDER (0xB1040000)
#define BASE_ADDR_FCS (0xB1050000)
#define BASE_ADDR_GCU (0xB1060000)
#define BASE_ADDR_BSI (0xB1070000)
#define BASE_ADDR_BPI (0xB1080000)
#define BASE_ADDR_AFC (0xB1090000)
#define BASE_ADDR_WCDMA_TIMER (0xB10A0000)
#define BASE_ADDR_DPA_BC (0xB10B0000)
#define BASE_ADDR_HSPASYS_1_CONFG (0xB1200000)
#define BASE_ADDR_HSEQ (0xB1210000)
#define BASE_ADDR_HSCE (0xB1220000)
#define BASE_ADDR_HSPASYS_1_MBIST (0xB1230000)
#define BASE_ADDR_HSPASYS_2_CONFG (0xB1400000)
#define BASE_ADDR_HSEQ_DC (0xB1410000)
#define BASE_ADDR_HSCE_DC (0xB1420000)
#define BASE_ADDR_RAKE_DC (0xB1430000)
#define BASE_ADDR_HSPASYS_2_MBIST (0xB1440000)
#define BASE_ADDR_UEA_UIA_U0 (0xB1600000)
#define BASE_ADDR_UEA_UIA_U1 (0xB1610000)
#define BASE_ADDR_DPA_RLC (0xB1620000)
#define BASE_ADDR_DPA_MAC (0xB1630000)
#define BASE_ADDR_UPA (0xB1640000)
#define BASE_ADDR_UPA_SRAM (0xB1E00000)
#define BASE_ADDR_H_RXBRP (0xB1650000)
#define BASE_ADDR_RXBRP (0xB1660000)
#define BASE_ADDR_HSPASYS_3_CONFG (0xB1670000)
#define BASE_ADDR_TXBRP (0xB1680000)
#define BASE_ADDR_TXCRP (0xB1690000)
#define BASE_ADDR_H_TXBRP (0xB16A0000)
#define BASE_ADDR_TXUPC (0xB16B0000)
#define BASE_ADDR_BC (0xB16C0000)
#define BASE_ADDR_DBG_TX (0xB16D0000)
#define BASE_ADDR_HSPASYS_3_MBIST (0xB16E0000)
#define BASE_ADDR_RXSRP (0xB1800000)
#define BASE_ADDR_INDEC (0xB1810000)
#define BASE_ADDR_RAKE_0 (0xB1820000)
#define BASE_ADDR_RAKE_1 (0xB1830000)
#define BASE_ADDR_RAKE_2 (0xB1840000)
#define BASE_ADDR_SEARCHER (0xB1850000)
#define BASE_ADDR_RXDFE (0xB1860000)
#define BASE_ADDR_HSPASYS_4_CONFG (0xB1870000)
#define BASE_ADDR_DBG (0xB1880000)
#define BASE_ADDR_DWRAP0 (0xB1890000)
#define BASE_ADDR_LOG3G (0xB18A0000)
#define BASE_ADDR_HSPASYS_4_MBIST (0xB18B0000)
#define BASE_ADDR_DWRAP1 (0xB18C0000)
#define BASE_ADDR_EXTRAM0 (0x00000000)
#define BASE_ADDR_EXTRAM1 (0x10000000)
#define BASE_ADDR_EXTRAM2 (0x20000000)
#define BASE_ADDR_EXTRAM3 (0x30000000)
#define BASE_ADDR_EXTRAM4 (0x40000000)
#define BASE_ADDR_EXTRAM5 (0x50000000)
#define BASE_ADDR_EXTRAM6 (0x60000000)
#define BASE_ADDR_EXTRAM7 (0x70000000)
#define BASE_ADDR_ALC (0x90000000)
#define BASE_ADDR_SPI (0xA0000000)
#define BASE_ADDR_AXI (0xB0000000)
#define BASE_ADDR_3GMODEM (0xB1000000)
#define BASE_ADDR_2GMODEM (0xB2000000)
#define BASE_ADDR_TDDSYS (0xB5000000)
#define BASE_ADDR_BSI_MAC_PMIC (0xB6F20000)
#define BASE_ADDR_BSI_APB2CRF_PMIC (0xB6F21000)
#define BASE_ADDR_BSISPI_PMIC (0xB6F24000)
#define BASE_ADDR_MIX_ABB (0xB6F2C000)
#define BASE_ADDR_AUXADC  (0xB6F2F000)
#define BASE_ADDR_LTEL2 (0xB7000000)
#define BASE_ADDR_APDBGAPB (0xB8000000)
#define BASE_ADDR_MDDBGAPB (0xB9000000)
#define BASE_ADDR_CORE_DEM (0xB900A000)
#define BASE_ADDR_MDCACHE (0xBC000000)
#define BASE_ADDR_APAHB (0xBE000000)
#define BASE_ADDR_MDAHB (0xBF000000)
#define BASE_ADDR_APPERIAPB (0xBE200000)
#define BASE_ADDR_APEHPI (0xBE300000)
#define BASE_ADDR_APMCUAPB (0xBE400000)
#define BASE_ADDR_U3MAC (0xBE600000)
#define BASE_ADDR_U3PHY (0xBE700000)
#define BASE_ADDR_SPI_REG (0xBE900000)
#define BASE_ADDR_SPI_AHB (0xBE900000)
#define BASE_ADDR_SPI_SF (0xBE940000)
#define BASE_ADDR_U2MAC (0xBEA00000)
#define BASE_ADDR_U2PHY (0xBEB00000)
#define BASE_ADDR_MSDC_0 (0xBEC00000)
#define BASE_ADDR_MSDC_1 (0xBED00000)
#define BASE_ADDR_APVPORT (0xBEE00000)
#define BASE_ADDR_MDTCM (0xBF000000)
#define BASE_ADDR_MDPERIAPB (0xBF200000)
#define BASE_ADDR_MDINFRAAPB (0xBF300000)
#define BASE_ADDR_MDMCUAPB (0xBF400000)
#define BASE_ADDR_MDCFGAPB (0xBF800000)
#define BASE_ADDR_MEMAPB (0xBF900000)
#define BASE_ADDR_SDIO (0xBFC00000)
#define BASE_ADDR_MDVPORT (0xBFE00000)
#define BASE_ADDR_BOOTROM (0xBFF00000)
#define BASE_ADDR_HIF0 (0xBE200000)
#define BASE_ADDR_APNFI (0xBE230000)
#define BASE_ADDR_NFI_AP (0xBE230000)
#define BASE_ADDR_NFIECC_AP (0xBE230000)
#define BASE_ADDR_MDNFI (0xBE240000)
#define BASE_ADDR_NFI_MD (0xBE240000)
#define BASE_ADDR_NFIECC_MD (0xBE240000)
#define BASE_ADDR_NLI_ARB (0xBE250000)
#define BASE_ADDR_IPSEC (0xBE260000)
#define BASE_ADDR_NIC (0xBE270000)
#define BASE_ADDR_TZCCIF (0xBE280000)
#define BASE_ADDR_APCCIF (0xBE290000)
#define BASE_ADDR_MDCCIF (0xBE2A0000)
#define BASE_ADDR_APCLDMAIN (0xBE2B0000)
#define BASE_ADDR_APCLDMAOUT (0xBE2B1000)
#define BASE_ADDR_APCLDMAMISC (0xBE2B2000)
#define BASE_ADDR_MDCLDMAIN (0xBE2C0000)
#define BASE_ADDR_MDCLDMAOUT (0xBE2C1000)
#define BASE_ADDR_MDCLDMAMISC (0xBE2C2000)
#define BASE_ADDR_PFC (0xBE2D0000)
#define BASE_ADDR_PFCEN (0xBE2D0000)
#define BASE_ADDR_PFCDE (0xBE2D4000)
#define BASE_ADDR_PFCMISC (0xBE2D8000)
#define BASE_ADDR_APRSTCTL (0xBE2E0000)
#define BASE_ADDR_APPERI_MBIST (0xBE2F0000)
#define BASE_ADDR_APGPTM (0xBE410000)
#define BASE_ADDR_APGDMA (0xBE430000)
#define BASE_ADDR_APUART (0xBE440000)
#define BASE_ADDR_APMCUBUSMON (0xBE450000)
#define BASE_ADDR_APMISC (0xBE460000)
#define BASE_ADDR_APDBGMON (0xBE470000)
#define BASE_ADDR_APTZCTL (0xBE490000)
#define BASE_ADDR_APPERIBUSMON (0xBE4A0000)
#define BASE_ADDR_APMCU_MISC (0xBE4E0000)
#define BASE_ADDR_APMCU_MBIST (0xBE4F0000)
#define BASE_ADDR_MDPERIMISC (0xBF200000)
#define BASE_ADDR_MDPERIDBGMON (0xBF210000)
#define BASE_ADDR_USIM0 (0xBF220000)
#define BASE_ADDR_USIM1 (0xBF230000)
#define BASE_ADDR_MDUART (0xBF240000)
#define BASE_ADDR_UART0 (0xBF250000)
#define BASE_ADDR_UART1 (0xBF260000)
#define BASE_ADDR_SDCTL_CISCC (0xBF270000)
#define BASE_ADDR_APLED (0xBF280000)
#define BASE_ADDR_MDLED (0xBF290000)
#define BASE_ADDR_MDGPTM (0xBF2A0000)
#define BASE_ADDR_I2C (0xBF2B0000)
#define BASE_ADDR_MDGDMA (0xBF2C0000)
#define BASE_ADDR_MDCIRQ (0xBF2D0000)
#define BASE_ADDR_RTC (0xBF2E0000)
#define BASE_ADDR_MDPERI_MBIST (0xBF2F0000)
#define BASE_ADDR_MDINFRAMISC (0xBF300000)
#define BASE_ADDR_MDINFRADBGMON (0xBF310000)
#define BASE_ADDR_MDINFRABUSMON (0xBF320000)
#define BASE_ADDR_MDABM (0xBF330000)
#define BASE_ADDR_MDADOE (0xBF340000)
#define BASE_ADDR_CA7MDM (0xBF3D0000)
#define BASE_ADDR_ARM7MDM (0xBF3E0000)
#define BASE_ADDR_MDM (0xBF3F0000)
#define BASE_ADDR_MDMCUMISC (0xBF400000)
#define BASE_ADDR_MDMCUDBGMON (0xBF410000)
#define BASE_ADDR_MDMCUBUSMON (0xBF420000)
#define BASE_ADDR_MDPCMON (0xBF430000)
#define BASE_ADDR_MDCAIF (0xBF440000)
#define BASE_ADDR_MDMCU_MBIST (0xBF4F0000)
#define BASE_ADDR_MDCFGCTL (0xBF800000)
#define BASE_ADDR_MDCLKCTL (0xBF810000)
#define BASE_ADDR_MDRSTCTL (0xBF820000)
#define BASE_ADDR_MDTOPSM (0xBF830000)
#define BASE_ADDR_MDOSTIMER (0xBF840000)
#define BASE_ADDR_DBGSYS (0xBF850000)
#define BASE_ADDR_MDDBGMON (0xBF860000)
#define BASE_ADDR_MDGPIOMUX (0xBF870000)
#define BASE_ADDR_APCFGCTL (0xBF880000)
#define BASE_ADDR_APCLKCTL (0xBF890000)
#define BASE_ADDR_TOPMISC (0xBF8A0000)
#define BASE_ADDR_APTOPSM (0xBF8B0000)
#define BASE_ADDR_APOSTIMER (0xBF8C0000)
#define BASE_ADDR_PLLCTL (0xBF8D0000)
#define BASE_ADDR_EFUSE (0xBF8E0000)
#define BASE_ADDR_APGPIOMUX (0xBF8F0000)
#define BASE_ADDR_EMIARB (0xBF900000)
#define BASE_ADDR_EMIARB_PD (0xBF900000)
#define BASE_ADDR_DRAMC (0xBF910000)
#define BASE_ADDR_MEMDBGMON (0xBF920000)
#define BASE_ADDR_L2ULSBDMA (0xB7000000)
#define BASE_ADDR_L2ULHBDMA (0xB7010000)
#define BASE_ADDR_L2DLSBDMA (0xB7020000)
#define BASE_ADDR_L2DLHBDMA (0xB7030000)
#define BASE_ADDR_L2MBIST (0xB7040000)
#define BASE_ADDR_L2PSEUPHY (0xB7050000)
#define BASE_ADDR_L2HWLOG (0xB7058000)
#define BASE_ADDR_L2SOINDMA (0xB7060000)
#define BASE_ADDR_L2SOOUTDMA (0xB7070000)
#define BASE_ADDR_L2ULLMAC (0xB7080000)
#define BASE_ADDR_L2DLLMAC (0xB7090000)
#define BASE_ADDR_L2CALMAC (0xB7098000)
#define BASE_ADDR_L2ULFIFOMNG (0xB70A0000)
#define BASE_ADDR_L2DLFIFOMNG (0xB70A4000)
#define BASE_ADDR_L2SOFIFOMNG (0xB70A8000)
#define BASE_ADDR_L2SEC (0xB70B0000)
#define BASE_ADDR_L2ULSECCTL (0xB70B4000)
#define BASE_ADDR_L2DLSECCTL (0xB70B8000)
#define BASE_ADDR_L2SOSECCTL (0xB70BC000)
#define BASE_ADDR_L2MISC (0xB70C0000)
#define BASE_ADDR_L2DBGMON (0xB70D0000)
#define BASE_ADDR_L2ULBUFMNG (0xB70E0000)
#define BASE_ADDR_L2DLBUFMNG (0xB70F0000)
#define BASE_ADDR_MDMAXIMON0 (0xBF420000)
#define BASE_ADDR_MDMAXIMON1 (0xBF424000)
#define BASE_ADDR_MDPAXIMON0 (0xBF320000)
#define BASE_ADDR_MDPAHBMON0 (0xBF324000)
#define BASE_ADDR_MDPAHBMON1 (0xBF328000)
#define BASE_ADDR_MDPMISC (0xBF32c000)
#define BASE_ADDR_APMAXIMON0 (0xBE450000)
#define BASE_ADDR_APMAXIMON1 (0xBE454000)
#define BASE_ADDR_APPAXIMON0 (0xBE4A0000)
#define BASE_ADDR_APPAHBMON0 (0xBE4A4000)
#define BASE_MADDR_3GMODEM (0xF1000000)
#define BASE_MADDR_2GMODEM (0xF2000000)
#define BASE_MADDR_TDDSYS (0xF5000000)
#define BASE_MADDR_BSI_MAC_PMIC (0xF6F20000)
#define BASE_MADDR_BSI_APB2CRF_PMIC (0xF6F21000)
#define BASE_MADDR_BSISPI_PMIC (0xF6F24000)
#define BASE_MADDR_MIX_ABB (0xF6F2C000)
#define BASE_MADDR_AUXADC  (0xF6F2F000)
#define BASE_MADDR_LTEL2 (0xF7000000)
#define BASE_MADDR_APDBGAPB (0xF8000000)
#define BASE_MADDR_MDDBGAPB (0xF9000000)
#define BASE_MADDR_MDCACHE (0xFC000000)
#define BASE_MADDR_APAHB (0xFE000000)
#define BASE_MADDR_MDAHB (0xFF000000)
#define BASE_MADDR_APPERIAPB (0xFE200000)
#define BASE_MADDR_APEHPI (0xFE300000)
#define BASE_MADDR_APMCUAPB (0xFE400000)
#define BASE_MADDR_U3MAC (0xFE600000)
#define BASE_MADDR_U3PHY (0xFE700000)
#define BASE_MADDR_SPI_REG (0xFE900000)
#define BASE_MADDR_SPI_AHB (0xFE900000)
#define BASE_MADDR_SPI_SF (0xFE940000)
#define BASE_MADDR_U2MAC (0xFEA00000)
#define BASE_MADDR_U2PHY (0xFEB00000)
#define BASE_MADDR_MSDC_0 (0xFEC00000)
#define BASE_MADDR_MSDC_1 (0xFED00000)
#define BASE_MADDR_APVPORT (0xFEE00000)
#define BASE_MADDR_MDTCM (0xFF000000)
#define BASE_MADDR_MDPERIAPB (0xFF200000)
#define BASE_MADDR_MDINFRAAPB (0xFF300000)
#define BASE_MADDR_MDMCUAPB (0xFF400000)
#define BASE_MADDR_MDCFGAPB (0xFF800000)
#define BASE_MADDR_MEMAPB (0xFF900000)
#define BASE_MADDR_SDIO (0xFFC00000)
#define BASE_MADDR_MDVPORT (0xFFE00000)
#define BASE_MADDR_BOOTROM (0xFFF00000)
#define BASE_MADDR_HIF (0xFE200000)
#define BASE_MADDR_APNFI (0xFE230000)
#define BASE_MADDR_NFI_AP (0xFE230000)
#define BASE_MADDR_NFIECC_AP (0xFE230000)
#define BASE_MADDR_MDNFI (0xFE240000)
#define BASE_MADDR_NFI_MD (0xFE240000)
#define BASE_MADDR_NFIECC_MD (0xFE240000)
#define BASE_MADDR_NLI_ARB (0xFE250000)
#define BASE_MADDR_IPSEC (0xFE260000)
#define BASE_MADDR_NIC (0xFE270000)
#define BASE_MADDR_TZCCIF (0xFE280000)
#define BASE_MADDR_APCCIF (0xFE290000)
#define BASE_MADDR_MDCCIF (0xFE2A0000)
#define BASE_MADDR_APCLDMAIN (0xFE2B0000)
#define BASE_MADDR_APCLDMAOUT (0xFE2B1000)
#define BASE_MADDR_APCLDMAMISC (0xFE2B2000)
#define BASE_MADDR_MDCLDMAIN (0xFE2C0000)
#define BASE_MADDR_MDCLDMAOUT (0xFE2C1000)
#define BASE_MADDR_MDCLDMAMISC (0xFE2C2000)
#define BASE_MADDR_PFC (0xFE2D0000)
#define BASE_MADDR_PFCEN (0xFE2D0000)
#define BASE_MADDR_PFCDE (0xFE2D4000)
#define BASE_MADDR_PFCMISC (0xFE2D8000)
#define BASE_MADDR_APRSTCTL (0xFE2E0000)
#define BASE_MADDR_APPERI_MBIST (0xFE2F0000)
#define BASE_MADDR_APGPTM (0xFE410000)
#define BASE_MADDR_APGDMA (0xFE430000)
#define BASE_MADDR_APUART (0xFE440000)
#define BASE_MADDR_APMCUBUSMON (0xFE450000)
#define BASE_MADDR_APMISC (0xFE460000)
#define BASE_MADDR_APDBGMON (0xFE470000)
#define BASE_MADDR_APTZCTL (0xFE490000)
#define BASE_MADDR_APPERIBUSMON (0xFE4A0000)
#define BASE_MADDR_APMCU_MISC (0xFE4E0000)
#define BASE_MADDR_APMCU_MBIST (0xFE4F0000)
#define BASE_MADDR_MDPERIMISC (0xFF200000)
#define BASE_MADDR_MDPERIDBGMON (0xFF210000)
#define BASE_MADDR_USIM0 (0xFF220000)
#define BASE_MADDR_USIM1 (0xFF230000)
#define BASE_MADDR_MDUART (0xFF240000)
#define BASE_MADDR_UART0 (0xFF250000)
#define BASE_MADDR_UART1 (0xFF260000)
#define BASE_MADDR_SDCTL_CISCC (0xFF270000)
#define BASE_MADDR_APLED (0xFF280000)
#define BASE_MADDR_MDLED (0xFF290000)
#define BASE_MADDR_MDGPTM (0xFF2A0000)
#define BASE_MADDR_I2C (0xFF2B0000)
#define BASE_MADDR_MDGDMA (0xFF2C0000)
#define BASE_MADDR_MDCIRQ (0xFF2D0000)
#define BASE_MADDR_RTC (0xFF2E0000)
#define BASE_MADDR_MDPERI_MBIST (0xFF2F0000)
#define BASE_MADDR_MDINFRAMISC (0xFF300000)
#define BASE_MADDR_MDINFRADBGMON (0xFF310000)
#define BASE_MADDR_MDINFRABUSMON (0xFF320000)
#define BASE_MADDR_MDABM (0xFF330000)
#define BASE_MADDR_MDADOE (0xFF340000)
#define BASE_MADDR_CA7MDM (0xFF3D0000)
#define BASE_MADDR_ARM7MDM (0xFF3E0000)
#define BASE_MADDR_MDM (0xFF3F0000)
#define BASE_MADDR_MDMCUMISC (0xFF400000)
#define BASE_MADDR_MDMCUDBGMON (0xFF410000)
#define BASE_MADDR_MDMCUBUSMON (0xFF420000)
#define BASE_MADDR_MDPCMON (0xFF430000)
#define BASE_MADDR_MDCAIF (0xFF440000)
#define BASE_MADDR_MDMCU_MBIST (0xFF4F0000)
#define BASE_MADDR_MDCFGCTL (0xFF800000)
#define BASE_MADDR_MDCLKCTL (0xFF810000)
#define BASE_MADDR_MDRSTCTL (0xFF820000)
#define BASE_MADDR_MDTOPSM (0xFF830000)
#define BASE_MADDR_MDOSTIMER (0xFF840000)
#define BASE_MADDR_DBGSYS (0xFF850000)
#define BASE_MADDR_MDDBGMON (0xFF860000)
#define BASE_MADDR_MDGPIOMUX (0xFF870000)
#define BASE_MADDR_APCFGCTL (0xFF880000)
#define BASE_MADDR_APCLKCTL (0xFF890000)
#define BASE_MADDR_TOPMISC (0xFF8A0000)
#define BASE_MADDR_APTOPSM (0xFF8B0000)
#define BASE_MADDR_APOSTIMER (0xFF8C0000)
#define BASE_MADDR_PLLCTL (0xFF8D0000)
#define BASE_MADDR_EFUSE (0xFF8E0000)
#define BASE_MADDR_APGPIOMUX (0xFF8F0000)
#define BASE_MADDR_EMIARB (0xFF900000)
#define BASE_MADDR_EMIARB_RMPU (0xFF900000)
#define BASE_MADDR_DRAMC (0xFF910000)
#define BASE_MADDR_MEMDBGMON (0xFF920000)
#define BASE_MADDR_L2ULSBDMA (0xF7000000)
#define BASE_MADDR_L2ULHBDMA (0xF7010000)
#define BASE_MADDR_L2DLSBDMA (0xF7020000)
#define BASE_MADDR_L2DLHBDMA (0xF7030000)
#define BASE_MADDR_L2PSEUPHY (0xF7050000)
#define BASE_MADDR_L2HWLOG (0xF7050000)
#define BASE_MADDR_L2SOINDMA (0xF7060000)
#define BASE_MADDR_L2SOOUTDMA (0xF7070000)
#define BASE_MADDR_L2ULLMAC (0xF7080000)
#define BASE_MADDR_L2DLLMAC (0xF7090000)
#define BASE_MADDR_L2ULFIFOMNG (0xF70A0000)
#define BASE_MADDR_L2DLFIFOMNG (0xF70A4000)
#define BASE_MADDR_L2SOFIFOMNG (0xF70A8000)
#define BASE_MADDR_L2SEC (0xF70B0000)
#define BASE_MADDR_L2ULSECCTL (0xF70B4000)
#define BASE_MADDR_L2DLSECCTL (0xF70B8000)
#define BASE_MADDR_L2SOSECCTL (0xF70BC000)
#define BASE_MADDR_L2MISC (0xF70C0000)
#define BASE_MADDR_L2DBGMON (0xF70D0000)
#define BASE_MADDR_L2ULBUFMNG (0xF70E0000)
#define BASE_MADDR_L2DLBUFMNG (0xF70F0000)
#define BASE_MADDR_MDMAXIMON (0xFF420000)
#define BASE_MADDR_MDPAXIMON0 (0xFF320000)
#define BASE_MADDR_MDPAXIMON1 (0xFF324000)
#define BASE_MADDR_MDPAHBMON0 (0xFF328000)
#define BASE_MADDR_MDPAHBMON1 (0xFF32C000)
#define BASE_MADDR_APMAXIMON (0xFE450000)
#define BASE_MADDR_APPAXIMON0 (0xFE4A0000)
#define BASE_MADDR_APPAHBMON0 (0xFE4A4000)
#define BASE_MADDR_APPAHBMON1 (0xFE4A8000)
#define BASE_MADDR_APPAHBMON2 (0xFE4AC000)
#define BASE_ADDR_ARM7WDT (0xe0000000)
#define BASE_ADDR_ARM7OST (0xe0010000)
#define BASE_ADDR_ARM7CIRQ (0xe0020000)
#define BASE_ADDR_ARM7CCIF (0xe0030000)
#define BASE_ADDR_ARM7MBIST (0xe0040000)
#define BASE_ADDR_ARM7CACHE (0xefff0000)
#define BASE_ADDR_ARM7CACHE_MPU (0xefff1000)
#define BASE_ADDR_ARM7CACHE_MCU (0xefff1020)
#define BASE_TRACE_ADDR (0xB9410000)
#define BASE_DBGPHY_ADDR (0xB9310000)
#define BASE_ADCC0_ADDR (0xB9310000)
#define BASE_ADCC1_ADDR (0xB9312000)
#define BASE_PLAYBACK_PHY_0_ADDR (0xB9314000)
#define BASE_PLAYBACK_PHY_1_ADDR (0xB9316000)
#define BASE_TRACE0_ADDR (0xB9418000)
#define BASE_TRACE1_ADDR (0xB941c000)
#define BASE_TRACE0_TPIU (0xB9418000)
#define BASE_TRACE0_FUNNEL (0xB9419000)
#define BASE_TRACE0_STP (0xB941a000)
#define BASE_TRACE0_ATBBWL (0xB941b800)
#define BASE_TRACE0_MISC (0xB941b000)
#define BASE_TRACE1_TPIU (0xB941c000)
#define BASE_TRACE1_FUNNEL (0xB941d000)
#define BASE_TRACE1_STP (0xB941e000)
#define BASE_TRACE1_ATBBWL (0xB941f800)
#define BASE_TRACE1_MISC (0xB941f000)
#define BASE_PLAYBACK_AP_0_ADDR (0xB941b400)
#define BASE_PLAYBACK_AP_1_ADDR (0xB941b600)


#define BASE_MEM_TYPE_STRONGLY_ORDER 0xF0000000

/* base register redefine by MT6290 driver owner */
#define UART1_base                   BASE_ADDR_MDUART
#define UART2_base                   BASE_ADDR_UART0
#define UART3_base					 BASE_ADDR_UART1
#define SIM0_base                    BASE_MADDR_USIM0
#define SIM1_base                    BASE_MADDR_USIM1
#define CONFIG_base                  (0x80000000)
#define SIM0_SD_base                 BASE_ADDR_USIM0
#define SIM1_SD_base                 BASE_ADDR_USIM1
#define EFUSE_base                   BASE_ADDR_EFUSE
#define CHE_base                     BASE_ADDR_IPSEC




/* base register symbol re-definition, for 2/3G convention */
/* Device Type */
#define IDMA_SD_base                 (BASE_ADDR_IDMA)
#define DPRAM_CPU_SD_base            (BASE_ADDR_DPRAM_CPU)
#define AHB2DSPIO_SD_base            (BASE_ADDR_AHB2DSPIO)
#define MD2GCONFG_SD_base            (BASE_ADDR_MD2G_CONFG)
#define APC_SD_base                  (BASE_ADDR_APC)
#define CSD_ACC_SD_base              (BASE_ADDR_CSD_ACC)
#define SHARE_SD_base                (BASE_ADDR_SHARE_D1) // SHARE_D1 for 2G
#define IRDMA_SD_base                (BASE_ADDR_IRDMA)
#define IRDBG_SD_base                (BASE_ADDR_IRDMA)
#define PATCH_SD_base                (BASE_ADDR_PATCH)
#define AFE_SD_base                  (BASE_ADDR_MDAFE)
#define BFE_SD_base                  (BASE_ADDR_BFE)
#define TOPSM_SD_base                (BASE_ADDR_MDTOPSM)

/* Modem Peripherals */           
#define MDCONFIG_SD_base             (BASE_ADDR_MODEM_CONFG)
#define MODEM2G_CONFG_SD_base        (BASE_ADDR_MODEM2G_CONFG)
#define SLP_CTRL_SD_base             (BASE_ADDR_MODEM_TOPSM) // modem 3G topsm
#define SLP_2G_CTRL_SD_base          (BASE_ADDR_MODEM2G_TOPSM) // modem 2G topsm

#define TDMA_SD_base                 (BASE_ADDR_TDMA)
#define SHAREG2_SD_base              (0xB3030000) // SHREG2 for 2G
#define DIVIDER_SD_base              (BASE_ADDR_DIVIDER)
#define FCS_SD_base                  (BASE_ADDR_FCS)
#define GCU_SD_base                  (BASE_ADDR_GCU)
#define BSI_SD_base                  (BASE_ADDR_BSI)
#define BSISPI_SD_base               (BASE_ADDR_BSI_MAC_PMIC)
#define BPI_SD_base                  (BASE_ADDR_BPI)
#define AFC_SD_base                  (BASE_ADDR_AFC)
#define DIVIDER2G_SD_base            (BASE_ADDR_DIVIDER2G)
#define FCS2G_SD_base                (BASE_ADDR_FCS2G)
#define GCU2G_SD_base                (BASE_ADDR_GCU2G)
#define BSI2G_SD_base                (BASE_ADDR_BSI2G)
#define BPI2G_SD_base                (BASE_ADDR_BPI2G)
#define AFC2G_SD_base                (BASE_ADDR_AFC2G)

#define WCDMA_TIMER_SD_base          (BASE_ADDR_WCDMA_TIMER)
#define DPA_BC_SD_base               (BASE_ADDR_DPA_BC)

//#define PFC_ENCODE_SD_base           (??)
//#define PFC_DECODE_SD_base           (??)
                                  
/* HSPA1 */                       
#define HSPASYS_CONFIG1_SD_base      (BASE_ADDR_HSPASYS_1_CONFG)
#define HSEQ_SD_base                 (BASE_ADDR_HSEQ)
#define HSCE_SD_base                 (BASE_ADDR_HSCE)
                                  
/* HSPA2 */                       
#define HSPASYS_CONFIG2_SD_base      (BASE_ADDR_HSPASYS_2_CONFG)
#define HSEQ_DC_SD_base              (BASE_ADDR_HSEQ_DC)
#define HSCE_DC_SD_base              (BASE_ADDR_HSCE_DC)
#define RAKEDC_SD_base               (BASE_ADDR_RAKE_DC)
                                  
/* HSPA3 */                       
#define F8F9_1_SD_base               (BASE_ADDR_UEA_UIA_U0)
#define F8F9_SD_base                 (BASE_ADDR_UEA_UIA_U1)
#define F8F9_2_SD_base               (BASE_ADDR_UEA_UIA_U1) /* Request by Alfred Lee */
#define DPA_RLC_SD_base              (BASE_ADDR_DPA_RLC)
#define DPA_MAC_SD_base              (BASE_ADDR_DPA_MAC)
#define HSUPA_SD_base                (BASE_ADDR_UPA)
#define UPA_SD_base                  (BASE_ADDR_UPA)
#define UPA_SRAM_SD_base             (BASE_ADDR_UPA_SRAM)
#define HRXBRP_SD_base               (BASE_ADDR_H_RXBRP)
#define RXBRP_SD_base                (BASE_ADDR_RXBRP)
#define HSPASYS_CONFIG3_SD_base      (BASE_ADDR_HSPASYS_3_CONFG)
#define TXBRP_SD_base                (BASE_ADDR_TXBRP)
#define TXCRP_SD_base                (BASE_ADDR_TXCRP)
#define UTXBRP_SD_base               (BASE_ADDR_H_TXBRP)
#define TXUPC_SD_base                (BASE_ADDR_TXUPC)
#define BITCP_SD_base                (BASE_ADDR_BC)
#define HSPA3_DBG_SD_base            (BASE_ADDR_DBG_TX)

/* HSPA4 */
#define RXSRP_SD_base                (BASE_ADDR_RXSRP)
#define INDEC_SD_base                (BASE_ADDR_INDEC)
#define RXCRP0_SD_base               (BASE_ADDR_RAKE_0)
#define RXCRP1_SD_base               (BASE_ADDR_RAKE_1)
#define RXCRP2_SD_base               (BASE_ADDR_RAKE_2)
#define SRCHR_SD_base                (BASE_ADDR_SEARCHER)
#define RXDFE_SD_base                (BASE_ADDR_RXDFE)
#define HSPASYS_CONFIG4_SD_base      (BASE_ADDR_HSPASYS_4_CONFG)
#define HSPA4_DBG_SD_base            (BASE_ADDR_DBG)
#define DBG_WRAPPER0_SD_base         (BASE_ADDR_DWRAP0)
#define LOG3G_SD_base                (BASE_ADDR_LOG3G)
#define DBG_WRAPPER1_SD_base         (BASE_ADDR_DWRAP1)
#define SIMPLE_DMA_SD_base           (0xB18D0000)

/* Others */
#define MIX_ABB_SD_base                 (BASE_ADDR_MIX_ABB)

/* Strongly Order Type */
#define IDMA_base                    (BASE_ADDR_IDMA|BASE_MEM_TYPE_STRONGLY_ORDER)
#define DPRAM_CPU_base               (BASE_ADDR_DPRAM_CPU|BASE_MEM_TYPE_STRONGLY_ORDER)
#define AHB2DSPIO_base               (BASE_ADDR_AHB2DSPIO|BASE_MEM_TYPE_STRONGLY_ORDER)
#define MD2GCONFG_base               (BASE_ADDR_MD2G_CONFG|BASE_MEM_TYPE_STRONGLY_ORDER)
#define APC_base                     (BASE_ADDR_APC|BASE_MEM_TYPE_STRONGLY_ORDER)
#define CSD_ACC_base                 (BASE_ADDR_CSD_ACC|BASE_MEM_TYPE_STRONGLY_ORDER)
#define SHARE_base                   (BASE_ADDR_SHARE_D1|BASE_MEM_TYPE_STRONGLY_ORDER) // SHARE_D1 for 2G
#define IRDMA_base                   (BASE_ADDR_IRDMA|BASE_MEM_TYPE_STRONGLY_ORDER)
#define IRDBG_base                   (BASE_ADDR_IRDMA|BASE_MEM_TYPE_STRONGLY_ORDER)
#define PATCH_base                   (BASE_ADDR_PATCH|BASE_MEM_TYPE_STRONGLY_ORDER)
#define AFE_base                     (BASE_ADDR_MDAFE|BASE_MEM_TYPE_STRONGLY_ORDER)
#define BFE_base                     (BASE_ADDR_BFE|BASE_MEM_TYPE_STRONGLY_ORDER)
#define TOPSM_base                   (BASE_MADDR_MDTOPSM)

                                  
/* Modem Peripherals */           
#define MDCONFIG_base                (BASE_ADDR_MODEM_CONFG|BASE_MEM_TYPE_STRONGLY_ORDER)
#define MODEM2G_CONFG_base           (BASE_ADDR_MODEM2G_CONFG|BASE_MEM_TYPE_STRONGLY_ORDER)
#define SLP_CTRL_base                (BASE_ADDR_MODEM_TOPSM|BASE_MEM_TYPE_STRONGLY_ORDER) // SLP_CTRL_base, modem topsm
#define SLP_2G_CTRL_base             (BASE_ADDR_MODEM2G_TOPSM|BASE_MEM_TYPE_STRONGLY_ORDER) // modem 2G topsm
#define TDMA_base                    (BASE_ADDR_TDMA|BASE_MEM_TYPE_STRONGLY_ORDER)
#define SHAREG2_base                 (0xB3030000|BASE_MEM_TYPE_STRONGLY_ORDER) // SHREG2 for 2G
#define DIVIDER_base                 (BASE_ADDR_DIVIDER|BASE_MEM_TYPE_STRONGLY_ORDER)
#define FCS_base                     (BASE_ADDR_FCS|BASE_MEM_TYPE_STRONGLY_ORDER)
#define GCU_base                     (BASE_ADDR_GCU|BASE_MEM_TYPE_STRONGLY_ORDER)
#define BSI_base                     (BASE_ADDR_BSI|BASE_MEM_TYPE_STRONGLY_ORDER)
#define BSISPI_base                  (BASE_ADDR_BSI_MAC_PMIC|BASE_MEM_TYPE_STRONGLY_ORDER)
#define BPI_base                     (BASE_ADDR_BPI|BASE_MEM_TYPE_STRONGLY_ORDER)
#define AFC_base                     (BASE_ADDR_AFC|BASE_MEM_TYPE_STRONGLY_ORDER)
#define DIVIDER2G_base               (BASE_ADDR_DIVIDER2G|BASE_MEM_TYPE_STRONGLY_ORDER)
#define FCS2G_base                   (BASE_ADDR_FCS2G|BASE_MEM_TYPE_STRONGLY_ORDER)
#define GCU2G_base                   (BASE_ADDR_GCU2G|BASE_MEM_TYPE_STRONGLY_ORDER)
#define BSI2G_base                   (BASE_ADDR_BSI2G|BASE_MEM_TYPE_STRONGLY_ORDER)
#define BPI2G_base                   (BASE_ADDR_BPI2G|BASE_MEM_TYPE_STRONGLY_ORDER)
#define AFC2G_base                   (BASE_ADDR_AFC2G|BASE_MEM_TYPE_STRONGLY_ORDER)
#define WCDMA_TIMER_base             (BASE_ADDR_WCDMA_TIMER|BASE_MEM_TYPE_STRONGLY_ORDER)
#define DPA_BC_base                  (BASE_ADDR_DPA_BC|BASE_MEM_TYPE_STRONGLY_ORDER)
//#define PFC_ENCODE_base              (??)
//#define PFC_DECODE_base              (??)
                                  
/* HSPA1 */                       
#define HSPASYS_CONFIG1_base         (BASE_ADDR_HSPASYS_1_CONFG|BASE_MEM_TYPE_STRONGLY_ORDER)
#define HSEQ_base                    (BASE_ADDR_HSEQ|BASE_MEM_TYPE_STRONGLY_ORDER)
#define HSCE_base                    (BASE_ADDR_HSCE|BASE_MEM_TYPE_STRONGLY_ORDER)
                                  
/* HSPA2 */                       
#define HSPASYS_CONFIG2_base         (BASE_ADDR_HSPASYS_2_CONFG|BASE_MEM_TYPE_STRONGLY_ORDER)
#define HSEQ_DC_base                 (BASE_ADDR_HSEQ_DC|BASE_MEM_TYPE_STRONGLY_ORDER)
#define HSCE_DC_base                 (BASE_ADDR_HSCE_DC|BASE_MEM_TYPE_STRONGLY_ORDER)
#define RAKEDC_base                  (BASE_ADDR_RAKE_DC|BASE_MEM_TYPE_STRONGLY_ORDER)
                                  
/* HSPA3 */                       
#define F8F9_1_base                  (BASE_ADDR_UEA_UIA_U0|BASE_MEM_TYPE_STRONGLY_ORDER)
#define F8F9_base                    (BASE_ADDR_UEA_UIA_U1|BASE_MEM_TYPE_STRONGLY_ORDER)
#define F8F9_2_base                  (BASE_ADDR_UEA_UIA_U1|BASE_MEM_TYPE_STRONGLY_ORDER) /* Request by Alfred Lee */
#define DPA_RLC_base                 (BASE_ADDR_DPA_RLC|BASE_MEM_TYPE_STRONGLY_ORDER)
#define DPA_MAC_base                 (BASE_ADDR_DPA_MAC|BASE_MEM_TYPE_STRONGLY_ORDER)
#define HSUPA_base                   (BASE_ADDR_UPA|BASE_MEM_TYPE_STRONGLY_ORDER)
#define UPA_base                     (BASE_ADDR_UPA|BASE_MEM_TYPE_STRONGLY_ORDER)
#define UPA_SRAM_base                (BASE_ADDR_UPA_SRAM) // use 0xB instead of 0xF for stronly order access due to 6290 HW DMA bus bug
#define HRXBRP_base                  (BASE_ADDR_H_RXBRP|BASE_MEM_TYPE_STRONGLY_ORDER)
#define RXBRP_base                   (BASE_ADDR_RXBRP|BASE_MEM_TYPE_STRONGLY_ORDER)
#define HSPASYS_CONFIG3_base         (BASE_ADDR_HSPASYS_3_CONFG|BASE_MEM_TYPE_STRONGLY_ORDER)
#define TXBRP_base                   (BASE_ADDR_TXBRP|BASE_MEM_TYPE_STRONGLY_ORDER)
#define TXCRP_base                   (BASE_ADDR_TXCRP|BASE_MEM_TYPE_STRONGLY_ORDER)
#define UTXBRP_base                  (BASE_ADDR_H_TXBRP|BASE_MEM_TYPE_STRONGLY_ORDER)
#define TXUPC_base                   (BASE_ADDR_TXUPC|BASE_MEM_TYPE_STRONGLY_ORDER)
#define BITCP_base                   (BASE_ADDR_BC|BASE_MEM_TYPE_STRONGLY_ORDER)
#define HSPA3_DBG_base               (BASE_ADDR_DBG_TX|BASE_MEM_TYPE_STRONGLY_ORDER)

/* HSPA4 */
#define RXSRP_base                   (BASE_ADDR_RXSRP|BASE_MEM_TYPE_STRONGLY_ORDER)
#define INDEC_base                   (BASE_ADDR_INDEC|BASE_MEM_TYPE_STRONGLY_ORDER)
#define RXCRP0_base                  (BASE_ADDR_RAKE_0|BASE_MEM_TYPE_STRONGLY_ORDER)
#define RXCRP1_base                  (BASE_ADDR_RAKE_1|BASE_MEM_TYPE_STRONGLY_ORDER)
#define RXCRP2_base                  (BASE_ADDR_RAKE_2|BASE_MEM_TYPE_STRONGLY_ORDER)
#define SRCHR_base                   (BASE_ADDR_SEARCHER|BASE_MEM_TYPE_STRONGLY_ORDER)
#define RXDFE_base                   (BASE_ADDR_RXDFE|BASE_MEM_TYPE_STRONGLY_ORDER)
#define HSPASYS_CONFIG4_base         (BASE_ADDR_HSPASYS_4_CONFG|BASE_MEM_TYPE_STRONGLY_ORDER)
#define HSPA4_DBG_base               (BASE_ADDR_DBG|BASE_MEM_TYPE_STRONGLY_ORDER)
#define DBG_WRAPPER0_base            (BASE_ADDR_DWRAP0|BASE_MEM_TYPE_STRONGLY_ORDER)
#define LOG3G_base                   (BASE_ADDR_LOG3G|BASE_MEM_TYPE_STRONGLY_ORDER)
#define DBG_WRAPPER1_base            (BASE_ADDR_DWRAP1|BASE_MEM_TYPE_STRONGLY_ORDER)
#define SIMPLE_DMA_base              (0xB18D0000|BASE_MEM_TYPE_STRONGLY_ORDER)

/* Others */
#define MIX_ABB_base                 (BASE_MADDR_MIX_ABB)


#endif /* end of __REG_BASE_MT6290_H__ */
