COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------
Covergroup                                             Metric      Goal/ Status                    
                                                                At Least                           
----------------------------------------------------------------------------------------------------
 TYPE /top_testbench/MEM_OPR_cg                        100.0%        100 Covered                   
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(0)
    Coverpoint MEM_OPR_cg::Cov_mem_opcode              100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint MEM_OPR_cg::Cov_BaseR_LDR               100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint MEM_OPR_cg::Cov_BaseR_STR               100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint MEM_OPR_cg::Cov_SR_ST                   100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint MEM_OPR_cg::Cov_SR_STI                  100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint MEM_OPR_cg::Cov_SR_STR                  100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint MEM_OPR_cg::Cov_DR_LD                   100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint MEM_OPR_cg::Cov_DR_LDR                  100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint MEM_OPR_cg::Cov_DR_LDI                  100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint MEM_OPR_cg::Cov_DR_LEA                  100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint MEM_OPR_cg::Cov_PCoffset9               100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint MEM_OPR_cg::Cov_PCoffset6               100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint MEM_OPR_cg::Cov_PCoffset9_c             100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint MEM_OPR_cg::Cov_PCoffset6_c             100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Cross MEM_OPR_cg::Xc_BaseR_DR_offset6              100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Cross MEM_OPR_cg::Xc_BaseR_SR_offset6              100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
 Covergroup instance \/top_testbench/cvg_mem           100.0%        100 Covered                   
    option.name=\/top_testbench/cvg_mem 
    option.weight=1
    option.goal=100
    option.comment=
    option.at_least=1
    option.auto_bin_max=64
    option.cross_num_print_missing=0
    option.detect_overlap=0
    option.per_instance=0
    option.get_inst_coverage=0
    Coverpoint Cov_mem_opcode                          100.0%        100 Covered                   
        covered/total bins:                                 7          7                           
        missing/total bins:                                 0          7                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin LD_b                                         3515          1 Covered                   
        bin LDR_b                                        3504          1 Covered                   
        bin LDI_b                                        3449          1 Covered                   
        bin LEA_b                                        3622          1 Covered                   
        bin ST_b                                         3645          1 Covered                   
        bin STR_b                                        3550          1 Covered                   
        bin STI_b                                        3469          1 Covered                   
    Coverpoint Cov_BaseR_LDR                           100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin LDR_BaseR['b000]                              428          1 Covered                   
        bin LDR_BaseR['b001]                              418          1 Covered                   
        bin LDR_BaseR['b010]                              412          1 Covered                   
        bin LDR_BaseR['b011]                              470          1 Covered                   
        bin LDR_BaseR['b100]                              435          1 Covered                   
        bin LDR_BaseR['b101]                              472          1 Covered                   
        bin LDR_BaseR['b110]                              430          1 Covered                   
        bin LDR_BaseR['b111]                              439          1 Covered                   
    Coverpoint Cov_BaseR_STR                           100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin STR_BaseR['b000]                              474          1 Covered                   
        bin STR_BaseR['b001]                              443          1 Covered                   
        bin STR_BaseR['b010]                              422          1 Covered                   
        bin STR_BaseR['b011]                              437          1 Covered                   
        bin STR_BaseR['b100]                              429          1 Covered                   
        bin STR_BaseR['b101]                              450          1 Covered                   
        bin STR_BaseR['b110]                              445          1 Covered                   
        bin STR_BaseR['b111]                              450          1 Covered                   
    Coverpoint Cov_SR_ST                               100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin ST_SR['b000]                                  466          1 Covered                   
        bin ST_SR['b001]                                  453          1 Covered                   
        bin ST_SR['b010]                                  439          1 Covered                   
        bin ST_SR['b011]                                  450          1 Covered                   
        bin ST_SR['b100]                                  468          1 Covered                   
        bin ST_SR['b101]                                  432          1 Covered                   
        bin ST_SR['b110]                                  462          1 Covered                   
        bin ST_SR['b111]                                  475          1 Covered                   
    Coverpoint Cov_SR_STI                              100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin STI_SR['b000]                                 421          1 Covered                   
        bin STI_SR['b001]                                 438          1 Covered                   
        bin STI_SR['b010]                                 453          1 Covered                   
        bin STI_SR['b011]                                 444          1 Covered                   
        bin STI_SR['b100]                                 433          1 Covered                   
        bin STI_SR['b101]                                 425          1 Covered                   
        bin STI_SR['b110]                                 412          1 Covered                   
        bin STI_SR['b111]                                 443          1 Covered                   
    Coverpoint Cov_SR_STR                              100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin STR_SR['b000]                                 435          1 Covered                   
        bin STR_SR['b001]                                 431          1 Covered                   
        bin STR_SR['b010]                                 431          1 Covered                   
        bin STR_SR['b011]                                 465          1 Covered                   
        bin STR_SR['b100]                                 458          1 Covered                   
        bin STR_SR['b101]                                 446          1 Covered                   
        bin STR_SR['b110]                                 453          1 Covered                   
        bin STR_SR['b111]                                 431          1 Covered                   
    Coverpoint Cov_DR_LD                               100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin LD_DR['b000]                                  424          1 Covered                   
        bin LD_DR['b001]                                  456          1 Covered                   
        bin LD_DR['b010]                                  417          1 Covered                   
        bin LD_DR['b011]                                  432          1 Covered                   
        bin LD_DR['b100]                                  448          1 Covered                   
        bin LD_DR['b101]                                  420          1 Covered                   
        bin LD_DR['b110]                                  471          1 Covered                   
        bin LD_DR['b111]                                  447          1 Covered                   
    Coverpoint Cov_DR_LDR                              100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin LDR_DR['b000]                                 470          1 Covered                   
        bin LDR_DR['b001]                                 471          1 Covered                   
        bin LDR_DR['b010]                                 448          1 Covered                   
        bin LDR_DR['b011]                                 372          1 Covered                   
        bin LDR_DR['b100]                                 444          1 Covered                   
        bin LDR_DR['b101]                                 417          1 Covered                   
        bin LDR_DR['b110]                                 455          1 Covered                   
        bin LDR_DR['b111]                                 427          1 Covered                   
    Coverpoint Cov_DR_LDI                              100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin LDI_DR['b000]                                 437          1 Covered                   
        bin LDI_DR['b001]                                 422          1 Covered                   
        bin LDI_DR['b010]                                 476          1 Covered                   
        bin LDI_DR['b011]                                 413          1 Covered                   
        bin LDI_DR['b100]                                 392          1 Covered                   
        bin LDI_DR['b101]                                 442          1 Covered                   
        bin LDI_DR['b110]                                 437          1 Covered                   
        bin LDI_DR['b111]                                 430          1 Covered                   
    Coverpoint Cov_DR_LEA                              100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin LEA_DR['b000]                                 451          1 Covered                   
        bin LEA_DR['b001]                                 460          1 Covered                   
        bin LEA_DR['b010]                                 448          1 Covered                   
        bin LEA_DR['b011]                                 466          1 Covered                   
        bin LEA_DR['b100]                                 436          1 Covered                   
        bin LEA_DR['b101]                                 431          1 Covered                   
        bin LEA_DR['b110]                                 484          1 Covered                   
        bin LEA_DR['b111]                                 446          1 Covered                   
    Coverpoint Cov_PCoffset9                           100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=8
        option.detect_overlap=0
        bin auto['b000000000:'b000111111]                4075          1 Covered                   
        bin auto['b001000000:'b001111111]                4026          1 Covered                   
        bin auto['b010000000:'b010111111]                3900          1 Covered                   
        bin auto['b011000000:'b011111111]                3887          1 Covered                   
        bin auto['b100000000:'b100111111]                3858          1 Covered                   
        bin auto['b101000000:'b101111111]                4074          1 Covered                   
        bin auto['b110000000:'b110111111]                4106          1 Covered                   
        bin auto['b111000000:'b111111111]                4122          1 Covered                   
    Coverpoint Cov_PCoffset6                           100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=8
        option.detect_overlap=0
        bin auto['b000000:'b000111]                       936          1 Covered                   
        bin auto['b001000:'b001111]                       865          1 Covered                   
        bin auto['b010000:'b010111]                       829          1 Covered                   
        bin auto['b011000:'b011111]                       916          1 Covered                   
        bin auto['b100000:'b100111]                       873          1 Covered                   
        bin auto['b101000:'b101111]                       915          1 Covered                   
        bin auto['b110000:'b110111]                       887          1 Covered                   
        bin auto['b111000:'b111111]                       833          1 Covered                   
    Coverpoint Cov_PCoffset9_c                         100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin PCoffset9_c_high                               81          1 Covered                   
        bin PCoffset9_c_low                                71          1 Covered                   
    Coverpoint Cov_PCoffset6_c                         100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin PCoffset6_c_high                              105          1 Covered                   
        bin PCoffset6_c_low                               112          1 Covered                   
    Cross Xc_BaseR_DR_offset6                          100.0%        100 Covered                   
        covered/total bins:                               512        512                           
        missing/total bins:                                 0        512                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.cross_num_print_missing=0
        bin <auto['b000000:'b000111],STR_SR['b000],STR_BaseR['b000],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b100],STR_BaseR['b000],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b010],STR_BaseR['b000],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b110],STR_BaseR['b000],STR_b> 
                                                           11          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b001],STR_BaseR['b000],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b101],STR_BaseR['b000],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b011],STR_BaseR['b000],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b111],STR_BaseR['b000],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b000],STR_BaseR['b100],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b100],STR_BaseR['b100],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b010],STR_BaseR['b100],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b110],STR_BaseR['b100],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b001],STR_BaseR['b100],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b101],STR_BaseR['b100],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b011],STR_BaseR['b100],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b111],STR_BaseR['b100],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b000],STR_BaseR['b010],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b100],STR_BaseR['b010],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b010],STR_BaseR['b010],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b110],STR_BaseR['b010],STR_b> 
                                                           12          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b001],STR_BaseR['b010],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b101],STR_BaseR['b010],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b011],STR_BaseR['b010],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b111],STR_BaseR['b010],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b000],STR_BaseR['b110],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b100],STR_BaseR['b110],STR_b> 
                                                            3          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b010],STR_BaseR['b110],STR_b> 
                                                            2          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b110],STR_BaseR['b110],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b001],STR_BaseR['b110],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b101],STR_BaseR['b110],STR_b> 
                                                            3          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b011],STR_BaseR['b110],STR_b> 
                                                           13          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b111],STR_BaseR['b110],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b000],STR_BaseR['b001],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b100],STR_BaseR['b001],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b010],STR_BaseR['b001],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b110],STR_BaseR['b001],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b001],STR_BaseR['b001],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b101],STR_BaseR['b001],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b011],STR_BaseR['b001],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b111],STR_BaseR['b001],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b000],STR_BaseR['b101],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b100],STR_BaseR['b101],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b010],STR_BaseR['b101],STR_b> 
                                                           13          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b110],STR_BaseR['b101],STR_b> 
                                                           12          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b001],STR_BaseR['b101],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b101],STR_BaseR['b101],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b011],STR_BaseR['b101],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b111],STR_BaseR['b101],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b000],STR_BaseR['b011],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b100],STR_BaseR['b011],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b010],STR_BaseR['b011],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b110],STR_BaseR['b011],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b001],STR_BaseR['b011],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b101],STR_BaseR['b011],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b011],STR_BaseR['b011],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b111],STR_BaseR['b011],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b000],STR_BaseR['b111],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b100],STR_BaseR['b111],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b010],STR_BaseR['b111],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b110],STR_BaseR['b111],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b001],STR_BaseR['b111],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b101],STR_BaseR['b111],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b011],STR_BaseR['b111],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],STR_SR['b111],STR_BaseR['b111],STR_b> 
                                                           11          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b000],STR_BaseR['b000],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b100],STR_BaseR['b000],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b010],STR_BaseR['b000],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b110],STR_BaseR['b000],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b001],STR_BaseR['b000],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b101],STR_BaseR['b000],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b011],STR_BaseR['b000],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b111],STR_BaseR['b000],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b000],STR_BaseR['b100],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b100],STR_BaseR['b100],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b010],STR_BaseR['b100],STR_b> 
                                                            3          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b110],STR_BaseR['b100],STR_b> 
                                                            2          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b001],STR_BaseR['b100],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b101],STR_BaseR['b100],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b011],STR_BaseR['b100],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b111],STR_BaseR['b100],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b000],STR_BaseR['b010],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b100],STR_BaseR['b010],STR_b> 
                                                           13          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b010],STR_BaseR['b010],STR_b> 
                                                            2          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b110],STR_BaseR['b010],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b001],STR_BaseR['b010],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b101],STR_BaseR['b010],STR_b> 
                                                            3          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b011],STR_BaseR['b010],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b111],STR_BaseR['b010],STR_b> 
                                                            2          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b000],STR_BaseR['b110],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b100],STR_BaseR['b110],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b010],STR_BaseR['b110],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b110],STR_BaseR['b110],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b001],STR_BaseR['b110],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b101],STR_BaseR['b110],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b011],STR_BaseR['b110],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b111],STR_BaseR['b110],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b000],STR_BaseR['b001],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b100],STR_BaseR['b001],STR_b> 
                                                           12          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b010],STR_BaseR['b001],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b110],STR_BaseR['b001],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b001],STR_BaseR['b001],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b101],STR_BaseR['b001],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b011],STR_BaseR['b001],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b111],STR_BaseR['b001],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b000],STR_BaseR['b101],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b100],STR_BaseR['b101],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b010],STR_BaseR['b101],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b110],STR_BaseR['b101],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b001],STR_BaseR['b101],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b101],STR_BaseR['b101],STR_b> 
                                                           11          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b011],STR_BaseR['b101],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b111],STR_BaseR['b101],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b000],STR_BaseR['b011],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b100],STR_BaseR['b011],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b010],STR_BaseR['b011],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b110],STR_BaseR['b011],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b001],STR_BaseR['b011],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b101],STR_BaseR['b011],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b011],STR_BaseR['b011],STR_b> 
                                                           12          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b111],STR_BaseR['b011],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b000],STR_BaseR['b111],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b100],STR_BaseR['b111],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b010],STR_BaseR['b111],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b110],STR_BaseR['b111],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b001],STR_BaseR['b111],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b101],STR_BaseR['b111],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b011],STR_BaseR['b111],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b100000:'b100111],STR_SR['b111],STR_BaseR['b111],STR_b> 
                                                            3          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b000],STR_BaseR['b000],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b100],STR_BaseR['b000],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b010],STR_BaseR['b000],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b110],STR_BaseR['b000],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b001],STR_BaseR['b000],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b101],STR_BaseR['b000],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b011],STR_BaseR['b000],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b111],STR_BaseR['b000],STR_b> 
                                                           11          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b000],STR_BaseR['b100],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b100],STR_BaseR['b100],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b010],STR_BaseR['b100],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b110],STR_BaseR['b100],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b001],STR_BaseR['b100],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b101],STR_BaseR['b100],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b011],STR_BaseR['b100],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b111],STR_BaseR['b100],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b000],STR_BaseR['b010],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b100],STR_BaseR['b010],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b010],STR_BaseR['b010],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b110],STR_BaseR['b010],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b001],STR_BaseR['b010],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b101],STR_BaseR['b010],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b011],STR_BaseR['b010],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b111],STR_BaseR['b010],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b000],STR_BaseR['b110],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b100],STR_BaseR['b110],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b010],STR_BaseR['b110],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b110],STR_BaseR['b110],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b001],STR_BaseR['b110],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b101],STR_BaseR['b110],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b011],STR_BaseR['b110],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b111],STR_BaseR['b110],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b000],STR_BaseR['b001],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b100],STR_BaseR['b001],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b010],STR_BaseR['b001],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b110],STR_BaseR['b001],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b001],STR_BaseR['b001],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b101],STR_BaseR['b001],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b011],STR_BaseR['b001],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b111],STR_BaseR['b001],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b000],STR_BaseR['b101],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b100],STR_BaseR['b101],STR_b> 
                                                            3          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b010],STR_BaseR['b101],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b110],STR_BaseR['b101],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b001],STR_BaseR['b101],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b101],STR_BaseR['b101],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b011],STR_BaseR['b101],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b111],STR_BaseR['b101],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b000],STR_BaseR['b011],STR_b> 
                                                            2          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b100],STR_BaseR['b011],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b010],STR_BaseR['b011],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b110],STR_BaseR['b011],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b001],STR_BaseR['b011],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b101],STR_BaseR['b011],STR_b> 
                                                            2          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b011],STR_BaseR['b011],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b111],STR_BaseR['b011],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b000],STR_BaseR['b111],STR_b> 
                                                           11          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b100],STR_BaseR['b111],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b010],STR_BaseR['b111],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b110],STR_BaseR['b111],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b001],STR_BaseR['b111],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b101],STR_BaseR['b111],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b011],STR_BaseR['b111],STR_b> 
                                                           11          1 Covered                   
        bin <auto['b010000:'b010111],STR_SR['b111],STR_BaseR['b111],STR_b> 
                                                            3          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b000],STR_BaseR['b000],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b100],STR_BaseR['b000],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b010],STR_BaseR['b000],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b110],STR_BaseR['b000],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b001],STR_BaseR['b000],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b101],STR_BaseR['b000],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b011],STR_BaseR['b000],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b111],STR_BaseR['b000],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b000],STR_BaseR['b100],STR_b> 
                                                            3          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b100],STR_BaseR['b100],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b010],STR_BaseR['b100],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b110],STR_BaseR['b100],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b001],STR_BaseR['b100],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b101],STR_BaseR['b100],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b011],STR_BaseR['b100],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b111],STR_BaseR['b100],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b000],STR_BaseR['b010],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b100],STR_BaseR['b010],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b010],STR_BaseR['b010],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b110],STR_BaseR['b010],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b001],STR_BaseR['b010],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b101],STR_BaseR['b010],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b011],STR_BaseR['b010],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b111],STR_BaseR['b010],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b000],STR_BaseR['b110],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b100],STR_BaseR['b110],STR_b> 
                                                           11          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b010],STR_BaseR['b110],STR_b> 
                                                           12          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b110],STR_BaseR['b110],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b001],STR_BaseR['b110],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b101],STR_BaseR['b110],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b011],STR_BaseR['b110],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b111],STR_BaseR['b110],STR_b> 
                                                           18          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b000],STR_BaseR['b001],STR_b> 
                                                           11          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b100],STR_BaseR['b001],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b010],STR_BaseR['b001],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b110],STR_BaseR['b001],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b001],STR_BaseR['b001],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b101],STR_BaseR['b001],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b011],STR_BaseR['b001],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b111],STR_BaseR['b001],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b000],STR_BaseR['b101],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b100],STR_BaseR['b101],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b010],STR_BaseR['b101],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b110],STR_BaseR['b101],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b001],STR_BaseR['b101],STR_b> 
                                                            1          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b101],STR_BaseR['b101],STR_b> 
                                                           11          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b011],STR_BaseR['b101],STR_b> 
                                                           13          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b111],STR_BaseR['b101],STR_b> 
                                                            1          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b000],STR_BaseR['b011],STR_b> 
                                                            2          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b100],STR_BaseR['b011],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b010],STR_BaseR['b011],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b110],STR_BaseR['b011],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b001],STR_BaseR['b011],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b101],STR_BaseR['b011],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b011],STR_BaseR['b011],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b111],STR_BaseR['b011],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b000],STR_BaseR['b111],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b100],STR_BaseR['b111],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b010],STR_BaseR['b111],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b110],STR_BaseR['b111],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b001],STR_BaseR['b111],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b101],STR_BaseR['b111],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b011],STR_BaseR['b111],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b110000:'b110111],STR_SR['b111],STR_BaseR['b111],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b000],STR_BaseR['b000],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b100],STR_BaseR['b000],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b010],STR_BaseR['b000],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b110],STR_BaseR['b000],STR_b> 
                                                           11          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b001],STR_BaseR['b000],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b101],STR_BaseR['b000],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b011],STR_BaseR['b000],STR_b> 
                                                            3          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b111],STR_BaseR['b000],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b000],STR_BaseR['b100],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b100],STR_BaseR['b100],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b010],STR_BaseR['b100],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b110],STR_BaseR['b100],STR_b> 
                                                            3          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b001],STR_BaseR['b100],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b101],STR_BaseR['b100],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b011],STR_BaseR['b100],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b111],STR_BaseR['b100],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b000],STR_BaseR['b010],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b100],STR_BaseR['b010],STR_b> 
                                                            3          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b010],STR_BaseR['b010],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b110],STR_BaseR['b010],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b001],STR_BaseR['b010],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b101],STR_BaseR['b010],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b011],STR_BaseR['b010],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b111],STR_BaseR['b010],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b000],STR_BaseR['b110],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b100],STR_BaseR['b110],STR_b> 
                                                           11          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b010],STR_BaseR['b110],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b110],STR_BaseR['b110],STR_b> 
                                                            3          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b001],STR_BaseR['b110],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b101],STR_BaseR['b110],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b011],STR_BaseR['b110],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b111],STR_BaseR['b110],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b000],STR_BaseR['b001],STR_b> 
                                                           14          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b100],STR_BaseR['b001],STR_b> 
                                                           12          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b010],STR_BaseR['b001],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b110],STR_BaseR['b001],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b001],STR_BaseR['b001],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b101],STR_BaseR['b001],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b011],STR_BaseR['b001],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b111],STR_BaseR['b001],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b000],STR_BaseR['b101],STR_b> 
                                                            2          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b100],STR_BaseR['b101],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b010],STR_BaseR['b101],STR_b> 
                                                           13          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b110],STR_BaseR['b101],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b001],STR_BaseR['b101],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b101],STR_BaseR['b101],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b011],STR_BaseR['b101],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b111],STR_BaseR['b101],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b000],STR_BaseR['b011],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b100],STR_BaseR['b011],STR_b> 
                                                            3          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b010],STR_BaseR['b011],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b110],STR_BaseR['b011],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b001],STR_BaseR['b011],STR_b> 
                                                           14          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b101],STR_BaseR['b011],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b011],STR_BaseR['b011],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b111],STR_BaseR['b011],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b000],STR_BaseR['b111],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b100],STR_BaseR['b111],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b010],STR_BaseR['b111],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b110],STR_BaseR['b111],STR_b> 
                                                           11          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b001],STR_BaseR['b111],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b101],STR_BaseR['b111],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b011],STR_BaseR['b111],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b001000:'b001111],STR_SR['b111],STR_BaseR['b111],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b000],STR_BaseR['b000],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b100],STR_BaseR['b000],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b010],STR_BaseR['b000],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b110],STR_BaseR['b000],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b001],STR_BaseR['b000],STR_b> 
                                                           12          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b101],STR_BaseR['b000],STR_b> 
                                                           12          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b011],STR_BaseR['b000],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b111],STR_BaseR['b000],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b000],STR_BaseR['b100],STR_b> 
                                                           15          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b100],STR_BaseR['b100],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b010],STR_BaseR['b100],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b110],STR_BaseR['b100],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b001],STR_BaseR['b100],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b101],STR_BaseR['b100],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b011],STR_BaseR['b100],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b111],STR_BaseR['b100],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b000],STR_BaseR['b010],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b100],STR_BaseR['b010],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b010],STR_BaseR['b010],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b110],STR_BaseR['b010],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b001],STR_BaseR['b010],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b101],STR_BaseR['b010],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b011],STR_BaseR['b010],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b111],STR_BaseR['b010],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b000],STR_BaseR['b110],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b100],STR_BaseR['b110],STR_b> 
                                                           12          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b010],STR_BaseR['b110],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b110],STR_BaseR['b110],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b001],STR_BaseR['b110],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b101],STR_BaseR['b110],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b011],STR_BaseR['b110],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b111],STR_BaseR['b110],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b000],STR_BaseR['b001],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b100],STR_BaseR['b001],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b010],STR_BaseR['b001],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b110],STR_BaseR['b001],STR_b> 
                                                            3          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b001],STR_BaseR['b001],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b101],STR_BaseR['b001],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b011],STR_BaseR['b001],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b111],STR_BaseR['b001],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b000],STR_BaseR['b101],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b100],STR_BaseR['b101],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b010],STR_BaseR['b101],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b110],STR_BaseR['b101],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b001],STR_BaseR['b101],STR_b> 
                                                            2          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b101],STR_BaseR['b101],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b011],STR_BaseR['b101],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b111],STR_BaseR['b101],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b000],STR_BaseR['b011],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b100],STR_BaseR['b011],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b010],STR_BaseR['b011],STR_b> 
                                                           11          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b110],STR_BaseR['b011],STR_b> 
                                                           11          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b001],STR_BaseR['b011],STR_b> 
                                                            3          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b101],STR_BaseR['b011],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b011],STR_BaseR['b011],STR_b> 
                                                           11          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b111],STR_BaseR['b011],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b000],STR_BaseR['b111],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b100],STR_BaseR['b111],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b010],STR_BaseR['b111],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b110],STR_BaseR['b111],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b001],STR_BaseR['b111],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b101],STR_BaseR['b111],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b011],STR_BaseR['b111],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b101000:'b101111],STR_SR['b111],STR_BaseR['b111],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b000],STR_BaseR['b000],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b100],STR_BaseR['b000],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b010],STR_BaseR['b000],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b110],STR_BaseR['b000],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b001],STR_BaseR['b000],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b101],STR_BaseR['b000],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b011],STR_BaseR['b000],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b111],STR_BaseR['b000],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b000],STR_BaseR['b100],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b100],STR_BaseR['b100],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b010],STR_BaseR['b100],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b110],STR_BaseR['b100],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b001],STR_BaseR['b100],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b101],STR_BaseR['b100],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b011],STR_BaseR['b100],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b111],STR_BaseR['b100],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b000],STR_BaseR['b010],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b100],STR_BaseR['b010],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b010],STR_BaseR['b010],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b110],STR_BaseR['b010],STR_b> 
                                                           15          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b001],STR_BaseR['b010],STR_b> 
                                                           11          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b101],STR_BaseR['b010],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b011],STR_BaseR['b010],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b111],STR_BaseR['b010],STR_b> 
                                                            2          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b000],STR_BaseR['b110],STR_b> 
                                                            3          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b100],STR_BaseR['b110],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b010],STR_BaseR['b110],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b110],STR_BaseR['b110],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b001],STR_BaseR['b110],STR_b> 
                                                           13          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b101],STR_BaseR['b110],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b011],STR_BaseR['b110],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b111],STR_BaseR['b110],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b000],STR_BaseR['b001],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b100],STR_BaseR['b001],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b010],STR_BaseR['b001],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b110],STR_BaseR['b001],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b001],STR_BaseR['b001],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b101],STR_BaseR['b001],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b011],STR_BaseR['b001],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b111],STR_BaseR['b001],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b000],STR_BaseR['b101],STR_b> 
                                                            2          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b100],STR_BaseR['b101],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b010],STR_BaseR['b101],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b110],STR_BaseR['b101],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b001],STR_BaseR['b101],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b101],STR_BaseR['b101],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b011],STR_BaseR['b101],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b111],STR_BaseR['b101],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b000],STR_BaseR['b011],STR_b> 
                                                            2          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b100],STR_BaseR['b011],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b010],STR_BaseR['b011],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b110],STR_BaseR['b011],STR_b> 
                                                           11          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b001],STR_BaseR['b011],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b101],STR_BaseR['b011],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b011],STR_BaseR['b011],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b111],STR_BaseR['b011],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b000],STR_BaseR['b111],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b100],STR_BaseR['b111],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b010],STR_BaseR['b111],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b110],STR_BaseR['b111],STR_b> 
                                                           15          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b001],STR_BaseR['b111],STR_b> 
                                                            1          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b101],STR_BaseR['b111],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b011],STR_BaseR['b111],STR_b> 
                                                           11          1 Covered                   
        bin <auto['b011000:'b011111],STR_SR['b111],STR_BaseR['b111],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b000],STR_BaseR['b000],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b100],STR_BaseR['b000],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b010],STR_BaseR['b000],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b110],STR_BaseR['b000],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b001],STR_BaseR['b000],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b101],STR_BaseR['b000],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b011],STR_BaseR['b000],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b111],STR_BaseR['b000],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b000],STR_BaseR['b100],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b100],STR_BaseR['b100],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b010],STR_BaseR['b100],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b110],STR_BaseR['b100],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b001],STR_BaseR['b100],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b101],STR_BaseR['b100],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b011],STR_BaseR['b100],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b111],STR_BaseR['b100],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b000],STR_BaseR['b010],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b100],STR_BaseR['b010],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b010],STR_BaseR['b010],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b110],STR_BaseR['b010],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b001],STR_BaseR['b010],STR_b> 
                                                            3          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b101],STR_BaseR['b010],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b011],STR_BaseR['b010],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b111],STR_BaseR['b010],STR_b> 
                                                            3          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b000],STR_BaseR['b110],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b100],STR_BaseR['b110],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b010],STR_BaseR['b110],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b110],STR_BaseR['b110],STR_b> 
                                                            3          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b001],STR_BaseR['b110],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b101],STR_BaseR['b110],STR_b> 
                                                           13          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b011],STR_BaseR['b110],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b111],STR_BaseR['b110],STR_b> 
                                                            2          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b000],STR_BaseR['b001],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b100],STR_BaseR['b001],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b010],STR_BaseR['b001],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b110],STR_BaseR['b001],STR_b> 
                                                           11          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b001],STR_BaseR['b001],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b101],STR_BaseR['b001],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b011],STR_BaseR['b001],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b111],STR_BaseR['b001],STR_b> 
                                                           11          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b000],STR_BaseR['b101],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b100],STR_BaseR['b101],STR_b> 
                                                            9          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b010],STR_BaseR['b101],STR_b> 
                                                            8          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b110],STR_BaseR['b101],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b001],STR_BaseR['b101],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b101],STR_BaseR['b101],STR_b> 
                                                           11          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b011],STR_BaseR['b101],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b111],STR_BaseR['b101],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b000],STR_BaseR['b011],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b100],STR_BaseR['b011],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b010],STR_BaseR['b011],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b110],STR_BaseR['b011],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b001],STR_BaseR['b011],STR_b> 
                                                            6          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b101],STR_BaseR['b011],STR_b> 
                                                           11          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b011],STR_BaseR['b011],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b111],STR_BaseR['b011],STR_b> 
                                                            2          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b000],STR_BaseR['b111],STR_b> 
                                                            2          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b100],STR_BaseR['b111],STR_b> 
                                                            7          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b010],STR_BaseR['b111],STR_b> 
                                                            2          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b110],STR_BaseR['b111],STR_b> 
                                                            4          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b001],STR_BaseR['b111],STR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b101],STR_BaseR['b111],STR_b> 
                                                           13          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b011],STR_BaseR['b111],STR_b> 
                                                           10          1 Covered                   
        bin <auto['b111000:'b111111],STR_SR['b111],STR_BaseR['b111],STR_b> 
                                                            7          1 Covered                   
        ignore_bin others                                   0            ZERO                      
    Cross Xc_BaseR_SR_offset6                          100.0%        100 Covered                   
        covered/total bins:                               512        512                           
        missing/total bins:                                 0        512                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.cross_num_print_missing=0
        bin <auto['b000000:'b000111],LDR_DR['b000],LDR_BaseR['b000],LDR_b> 
                                                           14          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b100],LDR_BaseR['b000],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b010],LDR_BaseR['b000],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b110],LDR_BaseR['b000],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b001],LDR_BaseR['b000],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b101],LDR_BaseR['b000],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b011],LDR_BaseR['b000],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b111],LDR_BaseR['b000],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b000],LDR_BaseR['b100],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b100],LDR_BaseR['b100],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b010],LDR_BaseR['b100],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b110],LDR_BaseR['b100],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b001],LDR_BaseR['b100],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b101],LDR_BaseR['b100],LDR_b> 
                                                            2          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b011],LDR_BaseR['b100],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b111],LDR_BaseR['b100],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b000],LDR_BaseR['b010],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b100],LDR_BaseR['b010],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b010],LDR_BaseR['b010],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b110],LDR_BaseR['b010],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b001],LDR_BaseR['b010],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b101],LDR_BaseR['b010],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b011],LDR_BaseR['b010],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b111],LDR_BaseR['b010],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b000],LDR_BaseR['b110],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b100],LDR_BaseR['b110],LDR_b> 
                                                           11          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b010],LDR_BaseR['b110],LDR_b> 
                                                           11          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b110],LDR_BaseR['b110],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b001],LDR_BaseR['b110],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b101],LDR_BaseR['b110],LDR_b> 
                                                           11          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b011],LDR_BaseR['b110],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b111],LDR_BaseR['b110],LDR_b> 
                                                           11          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b000],LDR_BaseR['b001],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b100],LDR_BaseR['b001],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b010],LDR_BaseR['b001],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b110],LDR_BaseR['b001],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b001],LDR_BaseR['b001],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b101],LDR_BaseR['b001],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b011],LDR_BaseR['b001],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b111],LDR_BaseR['b001],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b000],LDR_BaseR['b101],LDR_b> 
                                                           14          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b100],LDR_BaseR['b101],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b010],LDR_BaseR['b101],LDR_b> 
                                                            2          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b110],LDR_BaseR['b101],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b001],LDR_BaseR['b101],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b101],LDR_BaseR['b101],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b011],LDR_BaseR['b101],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b111],LDR_BaseR['b101],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b000],LDR_BaseR['b011],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b100],LDR_BaseR['b011],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b010],LDR_BaseR['b011],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b110],LDR_BaseR['b011],LDR_b> 
                                                           13          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b001],LDR_BaseR['b011],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b101],LDR_BaseR['b011],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b011],LDR_BaseR['b011],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b111],LDR_BaseR['b011],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b000],LDR_BaseR['b111],LDR_b> 
                                                           11          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b100],LDR_BaseR['b111],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b010],LDR_BaseR['b111],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b110],LDR_BaseR['b111],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b001],LDR_BaseR['b111],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b101],LDR_BaseR['b111],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b011],LDR_BaseR['b111],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b000000:'b000111],LDR_DR['b111],LDR_BaseR['b111],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b000],LDR_BaseR['b000],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b100],LDR_BaseR['b000],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b010],LDR_BaseR['b000],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b110],LDR_BaseR['b000],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b001],LDR_BaseR['b000],LDR_b> 
                                                           13          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b101],LDR_BaseR['b000],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b011],LDR_BaseR['b000],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b111],LDR_BaseR['b000],LDR_b> 
                                                           11          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b000],LDR_BaseR['b100],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b100],LDR_BaseR['b100],LDR_b> 
                                                           11          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b010],LDR_BaseR['b100],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b110],LDR_BaseR['b100],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b001],LDR_BaseR['b100],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b101],LDR_BaseR['b100],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b011],LDR_BaseR['b100],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b111],LDR_BaseR['b100],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b000],LDR_BaseR['b010],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b100],LDR_BaseR['b010],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b010],LDR_BaseR['b010],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b110],LDR_BaseR['b010],LDR_b> 
                                                           12          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b001],LDR_BaseR['b010],LDR_b> 
                                                           13          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b101],LDR_BaseR['b010],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b011],LDR_BaseR['b010],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b111],LDR_BaseR['b010],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b000],LDR_BaseR['b110],LDR_b> 
                                                           11          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b100],LDR_BaseR['b110],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b010],LDR_BaseR['b110],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b110],LDR_BaseR['b110],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b001],LDR_BaseR['b110],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b101],LDR_BaseR['b110],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b011],LDR_BaseR['b110],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b111],LDR_BaseR['b110],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b000],LDR_BaseR['b001],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b100],LDR_BaseR['b001],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b010],LDR_BaseR['b001],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b110],LDR_BaseR['b001],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b001],LDR_BaseR['b001],LDR_b> 
                                                           16          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b101],LDR_BaseR['b001],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b011],LDR_BaseR['b001],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b111],LDR_BaseR['b001],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b000],LDR_BaseR['b101],LDR_b> 
                                                           13          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b100],LDR_BaseR['b101],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b010],LDR_BaseR['b101],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b110],LDR_BaseR['b101],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b001],LDR_BaseR['b101],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b101],LDR_BaseR['b101],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b011],LDR_BaseR['b101],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b111],LDR_BaseR['b101],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b000],LDR_BaseR['b011],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b100],LDR_BaseR['b011],LDR_b> 
                                                           14          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b010],LDR_BaseR['b011],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b110],LDR_BaseR['b011],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b001],LDR_BaseR['b011],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b101],LDR_BaseR['b011],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b011],LDR_BaseR['b011],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b111],LDR_BaseR['b011],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b000],LDR_BaseR['b111],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b100],LDR_BaseR['b111],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b010],LDR_BaseR['b111],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b110],LDR_BaseR['b111],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b001],LDR_BaseR['b111],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b101],LDR_BaseR['b111],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b011],LDR_BaseR['b111],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b100000:'b100111],LDR_DR['b111],LDR_BaseR['b111],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b000],LDR_BaseR['b000],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b100],LDR_BaseR['b000],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b010],LDR_BaseR['b000],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b110],LDR_BaseR['b000],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b001],LDR_BaseR['b000],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b101],LDR_BaseR['b000],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b011],LDR_BaseR['b000],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b111],LDR_BaseR['b000],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b000],LDR_BaseR['b100],LDR_b> 
                                                           11          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b100],LDR_BaseR['b100],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b010],LDR_BaseR['b100],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b110],LDR_BaseR['b100],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b001],LDR_BaseR['b100],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b101],LDR_BaseR['b100],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b011],LDR_BaseR['b100],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b111],LDR_BaseR['b100],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b000],LDR_BaseR['b010],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b100],LDR_BaseR['b010],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b010],LDR_BaseR['b010],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b110],LDR_BaseR['b010],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b001],LDR_BaseR['b010],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b101],LDR_BaseR['b010],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b011],LDR_BaseR['b010],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b111],LDR_BaseR['b010],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b000],LDR_BaseR['b110],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b100],LDR_BaseR['b110],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b010],LDR_BaseR['b110],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b110],LDR_BaseR['b110],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b001],LDR_BaseR['b110],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b101],LDR_BaseR['b110],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b011],LDR_BaseR['b110],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b111],LDR_BaseR['b110],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b000],LDR_BaseR['b001],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b100],LDR_BaseR['b001],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b010],LDR_BaseR['b001],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b110],LDR_BaseR['b001],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b001],LDR_BaseR['b001],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b101],LDR_BaseR['b001],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b011],LDR_BaseR['b001],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b111],LDR_BaseR['b001],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b000],LDR_BaseR['b101],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b100],LDR_BaseR['b101],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b010],LDR_BaseR['b101],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b110],LDR_BaseR['b101],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b001],LDR_BaseR['b101],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b101],LDR_BaseR['b101],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b011],LDR_BaseR['b101],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b111],LDR_BaseR['b101],LDR_b> 
                                                           11          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b000],LDR_BaseR['b011],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b100],LDR_BaseR['b011],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b010],LDR_BaseR['b011],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b110],LDR_BaseR['b011],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b001],LDR_BaseR['b011],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b101],LDR_BaseR['b011],LDR_b> 
                                                           11          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b011],LDR_BaseR['b011],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b111],LDR_BaseR['b011],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b000],LDR_BaseR['b111],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b100],LDR_BaseR['b111],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b010],LDR_BaseR['b111],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b110],LDR_BaseR['b111],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b001],LDR_BaseR['b111],LDR_b> 
                                                           13          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b101],LDR_BaseR['b111],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b011],LDR_BaseR['b111],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b010000:'b010111],LDR_DR['b111],LDR_BaseR['b111],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b000],LDR_BaseR['b000],LDR_b> 
                                                           11          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b100],LDR_BaseR['b000],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b010],LDR_BaseR['b000],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b110],LDR_BaseR['b000],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b001],LDR_BaseR['b000],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b101],LDR_BaseR['b000],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b011],LDR_BaseR['b000],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b111],LDR_BaseR['b000],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b000],LDR_BaseR['b100],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b100],LDR_BaseR['b100],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b010],LDR_BaseR['b100],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b110],LDR_BaseR['b100],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b001],LDR_BaseR['b100],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b101],LDR_BaseR['b100],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b011],LDR_BaseR['b100],LDR_b> 
                                                           11          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b111],LDR_BaseR['b100],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b000],LDR_BaseR['b010],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b100],LDR_BaseR['b010],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b010],LDR_BaseR['b010],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b110],LDR_BaseR['b010],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b001],LDR_BaseR['b010],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b101],LDR_BaseR['b010],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b011],LDR_BaseR['b010],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b111],LDR_BaseR['b010],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b000],LDR_BaseR['b110],LDR_b> 
                                                           11          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b100],LDR_BaseR['b110],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b010],LDR_BaseR['b110],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b110],LDR_BaseR['b110],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b001],LDR_BaseR['b110],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b101],LDR_BaseR['b110],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b011],LDR_BaseR['b110],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b111],LDR_BaseR['b110],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b000],LDR_BaseR['b001],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b100],LDR_BaseR['b001],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b010],LDR_BaseR['b001],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b110],LDR_BaseR['b001],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b001],LDR_BaseR['b001],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b101],LDR_BaseR['b001],LDR_b> 
                                                           14          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b011],LDR_BaseR['b001],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b111],LDR_BaseR['b001],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b000],LDR_BaseR['b101],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b100],LDR_BaseR['b101],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b010],LDR_BaseR['b101],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b110],LDR_BaseR['b101],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b001],LDR_BaseR['b101],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b101],LDR_BaseR['b101],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b011],LDR_BaseR['b101],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b111],LDR_BaseR['b101],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b000],LDR_BaseR['b011],LDR_b> 
                                                           13          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b100],LDR_BaseR['b011],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b010],LDR_BaseR['b011],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b110],LDR_BaseR['b011],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b001],LDR_BaseR['b011],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b101],LDR_BaseR['b011],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b011],LDR_BaseR['b011],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b111],LDR_BaseR['b011],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b000],LDR_BaseR['b111],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b100],LDR_BaseR['b111],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b010],LDR_BaseR['b111],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b110],LDR_BaseR['b111],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b001],LDR_BaseR['b111],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b101],LDR_BaseR['b111],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b011],LDR_BaseR['b111],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b110000:'b110111],LDR_DR['b111],LDR_BaseR['b111],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b000],LDR_BaseR['b000],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b100],LDR_BaseR['b000],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b010],LDR_BaseR['b000],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b110],LDR_BaseR['b000],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b001],LDR_BaseR['b000],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b101],LDR_BaseR['b000],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b011],LDR_BaseR['b000],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b111],LDR_BaseR['b000],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b000],LDR_BaseR['b100],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b100],LDR_BaseR['b100],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b010],LDR_BaseR['b100],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b110],LDR_BaseR['b100],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b001],LDR_BaseR['b100],LDR_b> 
                                                           13          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b101],LDR_BaseR['b100],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b011],LDR_BaseR['b100],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b111],LDR_BaseR['b100],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b000],LDR_BaseR['b010],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b100],LDR_BaseR['b010],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b010],LDR_BaseR['b010],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b110],LDR_BaseR['b010],LDR_b> 
                                                            1          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b001],LDR_BaseR['b010],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b101],LDR_BaseR['b010],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b011],LDR_BaseR['b010],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b111],LDR_BaseR['b010],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b000],LDR_BaseR['b110],LDR_b> 
                                                           13          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b100],LDR_BaseR['b110],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b010],LDR_BaseR['b110],LDR_b> 
                                                           11          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b110],LDR_BaseR['b110],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b001],LDR_BaseR['b110],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b101],LDR_BaseR['b110],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b011],LDR_BaseR['b110],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b111],LDR_BaseR['b110],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b000],LDR_BaseR['b001],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b100],LDR_BaseR['b001],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b010],LDR_BaseR['b001],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b110],LDR_BaseR['b001],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b001],LDR_BaseR['b001],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b101],LDR_BaseR['b001],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b011],LDR_BaseR['b001],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b111],LDR_BaseR['b001],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b000],LDR_BaseR['b101],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b100],LDR_BaseR['b101],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b010],LDR_BaseR['b101],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b110],LDR_BaseR['b101],LDR_b> 
                                                           11          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b001],LDR_BaseR['b101],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b101],LDR_BaseR['b101],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b011],LDR_BaseR['b101],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b111],LDR_BaseR['b101],LDR_b> 
                                                            2          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b000],LDR_BaseR['b011],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b100],LDR_BaseR['b011],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b010],LDR_BaseR['b011],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b110],LDR_BaseR['b011],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b001],LDR_BaseR['b011],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b101],LDR_BaseR['b011],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b011],LDR_BaseR['b011],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b111],LDR_BaseR['b011],LDR_b> 
                                                            2          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b000],LDR_BaseR['b111],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b100],LDR_BaseR['b111],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b010],LDR_BaseR['b111],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b110],LDR_BaseR['b111],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b001],LDR_BaseR['b111],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b101],LDR_BaseR['b111],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b011],LDR_BaseR['b111],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b001000:'b001111],LDR_DR['b111],LDR_BaseR['b111],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b000],LDR_BaseR['b000],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b100],LDR_BaseR['b000],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b010],LDR_BaseR['b000],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b110],LDR_BaseR['b000],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b001],LDR_BaseR['b000],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b101],LDR_BaseR['b000],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b011],LDR_BaseR['b000],LDR_b> 
                                                            2          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b111],LDR_BaseR['b000],LDR_b> 
                                                           13          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b000],LDR_BaseR['b100],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b100],LDR_BaseR['b100],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b010],LDR_BaseR['b100],LDR_b> 
                                                            2          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b110],LDR_BaseR['b100],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b001],LDR_BaseR['b100],LDR_b> 
                                                           12          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b101],LDR_BaseR['b100],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b011],LDR_BaseR['b100],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b111],LDR_BaseR['b100],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b000],LDR_BaseR['b010],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b100],LDR_BaseR['b010],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b010],LDR_BaseR['b010],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b110],LDR_BaseR['b010],LDR_b> 
                                                            2          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b001],LDR_BaseR['b010],LDR_b> 
                                                           12          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b101],LDR_BaseR['b010],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b011],LDR_BaseR['b010],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b111],LDR_BaseR['b010],LDR_b> 
                                                           15          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b000],LDR_BaseR['b110],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b100],LDR_BaseR['b110],LDR_b> 
                                                            2          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b010],LDR_BaseR['b110],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b110],LDR_BaseR['b110],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b001],LDR_BaseR['b110],LDR_b> 
                                                           11          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b101],LDR_BaseR['b110],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b011],LDR_BaseR['b110],LDR_b> 
                                                            2          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b111],LDR_BaseR['b110],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b000],LDR_BaseR['b001],LDR_b> 
                                                           12          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b100],LDR_BaseR['b001],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b010],LDR_BaseR['b001],LDR_b> 
                                                           13          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b110],LDR_BaseR['b001],LDR_b> 
                                                           11          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b001],LDR_BaseR['b001],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b101],LDR_BaseR['b001],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b011],LDR_BaseR['b001],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b111],LDR_BaseR['b001],LDR_b> 
                                                           12          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b000],LDR_BaseR['b101],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b100],LDR_BaseR['b101],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b010],LDR_BaseR['b101],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b110],LDR_BaseR['b101],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b001],LDR_BaseR['b101],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b101],LDR_BaseR['b101],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b011],LDR_BaseR['b101],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b111],LDR_BaseR['b101],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b000],LDR_BaseR['b011],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b100],LDR_BaseR['b011],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b010],LDR_BaseR['b011],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b110],LDR_BaseR['b011],LDR_b> 
                                                           11          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b001],LDR_BaseR['b011],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b101],LDR_BaseR['b011],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b011],LDR_BaseR['b011],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b111],LDR_BaseR['b011],LDR_b> 
                                                           13          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b000],LDR_BaseR['b111],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b100],LDR_BaseR['b111],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b010],LDR_BaseR['b111],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b110],LDR_BaseR['b111],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b001],LDR_BaseR['b111],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b101],LDR_BaseR['b111],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b011],LDR_BaseR['b111],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b101000:'b101111],LDR_DR['b111],LDR_BaseR['b111],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b000],LDR_BaseR['b000],LDR_b> 
                                                           11          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b100],LDR_BaseR['b000],LDR_b> 
                                                           12          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b010],LDR_BaseR['b000],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b110],LDR_BaseR['b000],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b001],LDR_BaseR['b000],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b101],LDR_BaseR['b000],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b011],LDR_BaseR['b000],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b111],LDR_BaseR['b000],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b000],LDR_BaseR['b100],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b100],LDR_BaseR['b100],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b010],LDR_BaseR['b100],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b110],LDR_BaseR['b100],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b001],LDR_BaseR['b100],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b101],LDR_BaseR['b100],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b011],LDR_BaseR['b100],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b111],LDR_BaseR['b100],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b000],LDR_BaseR['b010],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b100],LDR_BaseR['b010],LDR_b> 
                                                            1          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b010],LDR_BaseR['b010],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b110],LDR_BaseR['b010],LDR_b> 
                                                           11          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b001],LDR_BaseR['b010],LDR_b> 
                                                           13          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b101],LDR_BaseR['b010],LDR_b> 
                                                            2          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b011],LDR_BaseR['b010],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b111],LDR_BaseR['b010],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b000],LDR_BaseR['b110],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b100],LDR_BaseR['b110],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b010],LDR_BaseR['b110],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b110],LDR_BaseR['b110],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b001],LDR_BaseR['b110],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b101],LDR_BaseR['b110],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b011],LDR_BaseR['b110],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b111],LDR_BaseR['b110],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b000],LDR_BaseR['b001],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b100],LDR_BaseR['b001],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b010],LDR_BaseR['b001],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b110],LDR_BaseR['b001],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b001],LDR_BaseR['b001],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b101],LDR_BaseR['b001],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b011],LDR_BaseR['b001],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b111],LDR_BaseR['b001],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b000],LDR_BaseR['b101],LDR_b> 
                                                           11          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b100],LDR_BaseR['b101],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b010],LDR_BaseR['b101],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b110],LDR_BaseR['b101],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b001],LDR_BaseR['b101],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b101],LDR_BaseR['b101],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b011],LDR_BaseR['b101],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b111],LDR_BaseR['b101],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b000],LDR_BaseR['b011],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b100],LDR_BaseR['b011],LDR_b> 
                                                           16          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b010],LDR_BaseR['b011],LDR_b> 
                                                           14          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b110],LDR_BaseR['b011],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b001],LDR_BaseR['b011],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b101],LDR_BaseR['b011],LDR_b> 
                                                           13          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b011],LDR_BaseR['b011],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b111],LDR_BaseR['b011],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b000],LDR_BaseR['b111],LDR_b> 
                                                            2          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b100],LDR_BaseR['b111],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b010],LDR_BaseR['b111],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b110],LDR_BaseR['b111],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b001],LDR_BaseR['b111],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b101],LDR_BaseR['b111],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b011],LDR_BaseR['b111],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b011000:'b011111],LDR_DR['b111],LDR_BaseR['b111],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b000],LDR_BaseR['b000],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b100],LDR_BaseR['b000],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b010],LDR_BaseR['b000],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b110],LDR_BaseR['b000],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b001],LDR_BaseR['b000],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b101],LDR_BaseR['b000],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b011],LDR_BaseR['b000],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b111],LDR_BaseR['b000],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b000],LDR_BaseR['b100],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b100],LDR_BaseR['b100],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b010],LDR_BaseR['b100],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b110],LDR_BaseR['b100],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b001],LDR_BaseR['b100],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b101],LDR_BaseR['b100],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b011],LDR_BaseR['b100],LDR_b> 
                                                           11          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b111],LDR_BaseR['b100],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b000],LDR_BaseR['b010],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b100],LDR_BaseR['b010],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b010],LDR_BaseR['b010],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b110],LDR_BaseR['b010],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b001],LDR_BaseR['b010],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b101],LDR_BaseR['b010],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b011],LDR_BaseR['b010],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b111],LDR_BaseR['b010],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b000],LDR_BaseR['b110],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b100],LDR_BaseR['b110],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b010],LDR_BaseR['b110],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b110],LDR_BaseR['b110],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b001],LDR_BaseR['b110],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b101],LDR_BaseR['b110],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b011],LDR_BaseR['b110],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b111],LDR_BaseR['b110],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b000],LDR_BaseR['b001],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b100],LDR_BaseR['b001],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b010],LDR_BaseR['b001],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b110],LDR_BaseR['b001],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b001],LDR_BaseR['b001],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b101],LDR_BaseR['b001],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b011],LDR_BaseR['b001],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b111],LDR_BaseR['b001],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b000],LDR_BaseR['b101],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b100],LDR_BaseR['b101],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b010],LDR_BaseR['b101],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b110],LDR_BaseR['b101],LDR_b> 
                                                           10          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b001],LDR_BaseR['b101],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b101],LDR_BaseR['b101],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b011],LDR_BaseR['b101],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b111],LDR_BaseR['b101],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b000],LDR_BaseR['b011],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b100],LDR_BaseR['b011],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b010],LDR_BaseR['b011],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b110],LDR_BaseR['b011],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b001],LDR_BaseR['b011],LDR_b> 
                                                            5          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b101],LDR_BaseR['b011],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b011],LDR_BaseR['b011],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b111],LDR_BaseR['b011],LDR_b> 
                                                            3          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b000],LDR_BaseR['b111],LDR_b> 
                                                            1          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b100],LDR_BaseR['b111],LDR_b> 
                                                            9          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b010],LDR_BaseR['b111],LDR_b> 
                                                            7          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b110],LDR_BaseR['b111],LDR_b> 
                                                            4          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b001],LDR_BaseR['b111],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b101],LDR_BaseR['b111],LDR_b> 
                                                            8          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b011],LDR_BaseR['b111],LDR_b> 
                                                            6          1 Covered                   
        bin <auto['b111000:'b111111],LDR_DR['b111],LDR_BaseR['b111],LDR_b> 
                                                            6          1 Covered                   
        ignore_bin others                                   0            ZERO                      
 TYPE /top_testbench/ALU_OPR_cg                         87.5%        100 Uncovered                 
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(0)
    Coverpoint ALU_OPR_cg::Cov_alu_opcode              100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint ALU_OPR_cg::Cov_alu_opcode_AND_ADD      100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint ALU_OPR_cg::Cov_alu_opcode_NOT          100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint ALU_OPR_cg::Cov_imm_en                  100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint ALU_OPR_cg::Cov_SR1                     100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint ALU_OPR_cg::Cov_SR2                     100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint ALU_OPR_cg::Cov_DR                      100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint ALU_OPR_cg::Cov_imm5                    100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint ALU_OPR_cg::Cov_aluin1                  100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint ALU_OPR_cg::Cov_aluin1_corner           100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint ALU_OPR_cg::Cov_aluin2                  100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint ALU_OPR_cg::Cov_aluin2_corner           100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint ALU_OPR_cg::Cov_aluin1_alt01              0.0%        100 ZERO                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint ALU_OPR_cg::Cov_aluin2_alt01              0.0%        100 ZERO                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint ALU_OPR_cg::Cov_aluin1_pos_neg          100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint ALU_OPR_cg::Cov_aluin2_pos_neg          100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Cross ALU_OPR_cg::Xc_opcode_imm_en                 100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Cross ALU_OPR_cg::Xc_opcode_dr_sr1_imm5            100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Cross ALU_OPR_cg::Xc_opcode_dr_sr1_sr2             100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Cross ALU_OPR_cg::Xc_opcode_aluin1                 100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Cross ALU_OPR_cg::Xc_opcode_aluin2                 100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Cross ALU_OPR_cg::Xc_Cov_opr_zero_ALL1             100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Cross ALU_OPR_cg::Xc_Cov_opr_alt01_alt10             0.0%        100 ZERO                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Cross ALU_OPR_cg::Xc_Cov_opr_pos_neg               100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
 Covergroup instance \/top_testbench/cvg_alu            87.5%        100 Uncovered                 
    option.name=\/top_testbench/cvg_alu 
    option.weight=1
    option.goal=100
    option.comment=
    option.at_least=1
    option.auto_bin_max=64
    option.cross_num_print_missing=0
    option.detect_overlap=0
    option.per_instance=0
    option.get_inst_coverage=0
    Coverpoint Cov_alu_opcode                          100.0%        100 Covered                   
        covered/total bins:                                 3          3                           
        missing/total bins:                                 0          3                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin ADD_b                                       65904          1 Covered                   
        bin AND_b                                       66078          1 Covered                   
        bin NOT_b                                       66316          1 Covered                   
    Coverpoint Cov_alu_opcode_AND_ADD                  100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin AND_p                                       66078          1 Covered                   
        bin ADD_p                                       65904          1 Covered                   
    Coverpoint Cov_alu_opcode_NOT                      100.0%        100 Covered                   
        covered/total bins:                                 1          1                           
        missing/total bins:                                 0          1                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin NOT_p                                       66316          1 Covered                   
    Coverpoint Cov_imm_en                              100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin HIGH                                       152160          1 Covered                   
        bin LOW                                         99500          1 Covered                   
    Coverpoint Cov_SR1                                 100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin ALU_SR1['b000]                              31397          1 Covered                   
        bin ALU_SR1['b001]                              31851          1 Covered                   
        bin ALU_SR1['b010]                              31262          1 Covered                   
        bin ALU_SR1['b011]                              31513          1 Covered                   
        bin ALU_SR1['b100]                              31293          1 Covered                   
        bin ALU_SR1['b101]                              31516          1 Covered                   
        bin ALU_SR1['b110]                              31310          1 Covered                   
        bin ALU_SR1['b111]                              31518          1 Covered                   
    Coverpoint Cov_SR2                                 100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin ALU_SR2['b000]                              35722          1 Covered                   
        bin ALU_SR2['b001]                              21388          1 Covered                   
        bin ALU_SR2['b010]                              21356          1 Covered                   
        bin ALU_SR2['b011]                              21175          1 Covered                   
        bin ALU_SR2['b100]                              21438          1 Covered                   
        bin ALU_SR2['b101]                              21497          1 Covered                   
        bin ALU_SR2['b110]                              21286          1 Covered                   
        bin ALU_SR2['b111]                              87798          1 Covered                   
    Coverpoint Cov_DR                                  100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin ALU_DR['b000]                               27929          1 Covered                   
        bin ALU_DR['b001]                               30522          1 Covered                   
        bin ALU_DR['b010]                               30211          1 Covered                   
        bin ALU_DR['b011]                               30095          1 Covered                   
        bin ALU_DR['b100]                               30449          1 Covered                   
        bin ALU_DR['b101]                               29939          1 Covered                   
        bin ALU_DR['b110]                               30217          1 Covered                   
        bin ALU_DR['b111]                               42298          1 Covered                   
    Coverpoint Cov_imm5                                100.0%        100 Covered                   
        covered/total bins:                                32         32                           
        missing/total bins:                                 0         32                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin IMM['b00000]                                 2707          1 Covered                   
        bin IMM['b00001]                                 2705          1 Covered                   
        bin IMM['b00010]                                 2652          1 Covered                   
        bin IMM['b00011]                                 2726          1 Covered                   
        bin IMM['b00100]                                 2625          1 Covered                   
        bin IMM['b00101]                                 2722          1 Covered                   
        bin IMM['b00110]                                 2654          1 Covered                   
        bin IMM['b00111]                                 2687          1 Covered                   
        bin IMM['b01000]                                 2706          1 Covered                   
        bin IMM['b01001]                                 2681          1 Covered                   
        bin IMM['b01010]                                 2650          1 Covered                   
        bin IMM['b01011]                                 2607          1 Covered                   
        bin IMM['b01100]                                 2734          1 Covered                   
        bin IMM['b01101]                                 2754          1 Covered                   
        bin IMM['b01110]                                 2620          1 Covered                   
        bin IMM['b01111]                                 2634          1 Covered                   
        bin IMM['b10000]                                 2798          1 Covered                   
        bin IMM['b10001]                                 2645          1 Covered                   
        bin IMM['b10010]                                 2662          1 Covered                   
        bin IMM['b10011]                                 2623          1 Covered                   
        bin IMM['b10100]                                 2725          1 Covered                   
        bin IMM['b10101]                                 2646          1 Covered                   
        bin IMM['b10110]                                 2792          1 Covered                   
        bin IMM['b10111]                                 2611          1 Covered                   
        bin IMM['b11000]                                 2608          1 Covered                   
        bin IMM['b11001]                                 2724          1 Covered                   
        bin IMM['b11010]                                 2686          1 Covered                   
        bin IMM['b11011]                                 2704          1 Covered                   
        bin IMM['b11100]                                 2619          1 Covered                   
        bin IMM['b11101]                                 2750          1 Covered                   
        bin IMM['b11110]                                 2632          1 Covered                   
        bin IMM['b11111]                                69071          1 Covered                   
    Coverpoint Cov_aluin1                              100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=8
        option.detect_overlap=0
        bin auto['b0000000000000000:'b0001111111111111] 
                                                       104287          1 Covered                   
        bin auto['b0010000000000000:'b0011111111111111] 
                                                        13818          1 Covered                   
        bin auto['b0100000000000000:'b0101111111111111] 
                                                        13026          1 Covered                   
        bin auto['b0110000000000000:'b0111111111111111] 
                                                        12644          1 Covered                   
        bin auto['b1000000000000000:'b1001111111111111] 
                                                        12758          1 Covered                   
        bin auto['b1010000000000000:'b1011111111111111] 
                                                        12262          1 Covered                   
        bin auto['b1100000000000000:'b1101111111111111] 
                                                        12728          1 Covered                   
        bin auto['b1110000000000000:'b1111111111111111] 
                                                        70134          1 Covered                   
    Coverpoint Cov_aluin1_corner                       100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin aluin1_corner_high                          31207          1 Covered                   
        bin aluin1_corner_low                           12822          1 Covered                   
    Coverpoint Cov_aluin2                              100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=8
        option.detect_overlap=0
        bin auto['b0000000000000000:'b0001111111111111] 
                                                        88104          1 Covered                   
        bin auto['b0010000000000000:'b0011111111111111] 
                                                         5680          1 Covered                   
        bin auto['b0100000000000000:'b0101111111111111] 
                                                         5546          1 Covered                   
        bin auto['b0110000000000000:'b0111111111111111] 
                                                         5181          1 Covered                   
        bin auto['b1000000000000000:'b1001111111111111] 
                                                         5301          1 Covered                   
        bin auto['b1010000000000000:'b1011111111111111] 
                                                         5223          1 Covered                   
        bin auto['b1100000000000000:'b1101111111111111] 
                                                         5316          1 Covered                   
        bin auto['b1110000000000000:'b1111111111111111] 
                                                       131306          1 Covered                   
    Coverpoint Cov_aluin2_corner                       100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin aluin2_corner_high                          15771          1 Covered                   
        bin aluin2_corner_low                           65298          1 Covered                   
    Coverpoint Cov_aluin1_alt01                          0.0%        100 ZERO                      
        covered/total bins:                                 0          2                           
        missing/total bins:                                 2          2                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin aluin1_alt01                                    0          1 ZERO                      
        bin aluin1_alt10                                    0          1 ZERO                      
        default bin others                             251663            Occurred                  
    Coverpoint Cov_aluin2_alt01                          0.0%        100 ZERO                      
        covered/total bins:                                 0          2                           
        missing/total bins:                                 2          2                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin aluin2_alt01                                    0          1 ZERO                      
        bin aluin2_alt10                                    0          1 ZERO                      
        default bin others                             251663            Occurred                  
    Coverpoint Cov_aluin1_pos_neg                      100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin aluin1_pos                                 143775          1 Covered                   
        bin aluin1_neg                                 107882          1 Covered                   
    Coverpoint Cov_aluin2_pos_neg                      100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin aluin2_pos                                 104511          1 Covered                   
        bin aluin2_neg                                 147146          1 Covered                   
    Cross Xc_opcode_imm_en                             100.0%        100 Covered                   
        covered/total bins:                                 4          4                           
        missing/total bins:                                 0          4                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.cross_num_print_missing=0
        bin <AND_p,HIGH>                                33097          1 Covered                   
        bin <ADD_p,HIGH>                                33009          1 Covered                   
        bin <AND_p,LOW>                                 32981          1 Covered                   
        bin <ADD_p,LOW>                                 32895          1 Covered                   
    Cross Xc_opcode_dr_sr1_imm5                        100.0%        100 Covered                   
        covered/total bins:                              4096       4096                           
        missing/total bins:                                 0       4096                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.cross_num_print_missing=0
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b00000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b00000]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b00000]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b00000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b00000]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b00000]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b00000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b00000]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b00000]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b00000]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b00000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b00000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b00000]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b00000]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b00000]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b00000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b00000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b00000]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b00000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b00000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b00000]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b00000]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b00000]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b00000]> 
                                                           34          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b00000]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b00000]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b00000]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b00000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b00000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b00000]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b00000]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b00000]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b00000]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b00000]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b00000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b00000]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b00000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b00000]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b00000]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b00000]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b00000]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b00000]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b00000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b00000]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b00000]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b00000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b00000]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b00000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b00000]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b00000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b00000]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b00000]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b00000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b00000]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b00000]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b00000]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b00000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b00000]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b00000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b00000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b00000]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b00000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b00000]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b00000]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b00001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b00001]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b00001]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b00001]> 
                                                           26          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b00001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b00001]> 
                                                           27          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b00001]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b00001]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b00001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b00001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b00001]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b00001]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b00001]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b00001]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b00001]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b00001]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b00001]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b00001]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b00001]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b00001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b00001]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b00001]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b00001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b00001]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b00001]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b00001]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b00001]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b00001]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b00001]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b00001]> 
                                                            7          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b00001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b00001]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b00001]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b00001]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b00001]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b00001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b00001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b00001]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b00001]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b00001]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b00001]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b00001]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b00001]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b00001]> 
                                                            6          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b00001]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b00001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b00001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b00001]> 
                                                            6          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b00001]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b00001]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b00001]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b00001]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b00001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b00001]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b00001]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b00001]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b00001]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b00001]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b00001]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b00001]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b00001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b00001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b00001]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b00001]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b00010]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b00010]> 
                                                           27          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b00010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b00010]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b00010]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b00010]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b00010]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b00010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b00010]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b00010]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b00010]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b00010]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b00010]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b00010]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b00010]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b00010]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b00010]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b00010]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b00010]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b00010]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b00010]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b00010]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b00010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b00010]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b00010]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b00010]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b00010]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b00010]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b00010]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b00010]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b00010]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b00010]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b00010]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b00010]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b00010]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b00010]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b00010]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b00010]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b00010]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b00010]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b00010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b00010]> 
                                                           32          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b00010]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b00010]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b00010]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b00010]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b00010]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b00010]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b00010]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b00010]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b00010]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b00010]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b00010]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b00010]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b00010]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b00010]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b00010]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b00010]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b00010]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b00010]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b00010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b00010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b00010]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b00010]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b00011]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b00011]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b00011]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b00011]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b00011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b00011]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b00011]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b00011]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b00011]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b00011]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b00011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b00011]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b00011]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b00011]> 
                                                           27          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b00011]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b00011]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b00011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b00011]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b00011]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b00011]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b00011]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b00011]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b00011]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b00011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b00011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b00011]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b00011]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b00011]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b00011]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b00011]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b00011]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b00011]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b00011]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b00011]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b00011]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b00011]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b00011]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b00011]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b00011]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b00011]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b00011]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b00011]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b00011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b00011]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b00011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b00011]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b00011]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b00011]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b00011]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b00011]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b00011]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b00011]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b00011]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b00011]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b00011]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b00011]> 
                                                            5          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b00011]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b00011]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b00011]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b00011]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b00011]> 
                                                            6          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b00011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b00011]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b00011]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b00100]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b00100]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b00100]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b00100]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b00100]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b00100]> 
                                                           26          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b00100]> 
                                                           27          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b00100]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b00100]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b00100]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b00100]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b00100]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b00100]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b00100]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b00100]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b00100]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b00100]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b00100]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b00100]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b00100]> 
                                                            7          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b00100]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b00100]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b00100]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b00100]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b00100]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b00100]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b00100]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b00100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b00100]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b00100]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b00100]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b00100]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b00100]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b00100]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b00100]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b00100]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b00100]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b00100]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b00100]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b00100]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b00100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b00100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b00100]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b00100]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b00100]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b00100]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b00100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b00100]> 
                                                            5          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b00100]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b00100]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b00100]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b00100]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b00100]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b00100]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b00100]> 
                                                           29          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b00100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b00100]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b00100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b00100]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b00100]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b00100]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b00100]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b00100]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b00100]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b00101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b00101]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b00101]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b00101]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b00101]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b00101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b00101]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b00101]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b00101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b00101]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b00101]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b00101]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b00101]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b00101]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b00101]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b00101]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b00101]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b00101]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b00101]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b00101]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b00101]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b00101]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b00101]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b00101]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b00101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b00101]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b00101]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b00101]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b00101]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b00101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b00101]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b00101]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b00101]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b00101]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b00101]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b00101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b00101]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b00101]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b00101]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b00101]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b00101]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b00101]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b00101]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b00101]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b00101]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b00101]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b00101]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b00101]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b00101]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b00101]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b00101]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b00101]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b00101]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b00101]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b00101]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b00101]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b00101]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b00101]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b00101]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b00101]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b00101]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b00101]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b00101]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b00101]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b00110]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b00110]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b00110]> 
                                                            7          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b00110]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b00110]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b00110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b00110]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b00110]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b00110]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b00110]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b00110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b00110]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b00110]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b00110]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b00110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b00110]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b00110]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b00110]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b00110]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b00110]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b00110]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b00110]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b00110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b00110]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b00110]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b00110]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b00110]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b00110]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b00110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b00110]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b00110]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b00110]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b00110]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b00110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b00110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b00110]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b00110]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b00110]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b00110]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b00110]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b00110]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b00110]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b00110]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b00110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b00110]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b00110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b00110]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b00110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b00110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b00110]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b00110]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b00110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b00110]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b00110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b00110]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b00110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b00110]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b00110]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b00110]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b00110]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b00110]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b00110]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b00110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b00110]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b00111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b00111]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b00111]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b00111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b00111]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b00111]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b00111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b00111]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b00111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b00111]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b00111]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b00111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b00111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b00111]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b00111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b00111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b00111]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b00111]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b00111]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b00111]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b00111]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b00111]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b00111]> 
                                                           34          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b00111]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b00111]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b00111]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b00111]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b00111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b00111]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b00111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b00111]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b00111]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b00111]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b00111]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b00111]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b00111]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b00111]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b00111]> 
                                                           26          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b00111]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b00111]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b00111]> 
                                                           29          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b00111]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b00111]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b00111]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b00111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b00111]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b00111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b00111]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b00111]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b00111]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b00111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b00111]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b00111]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b00111]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b00111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b00111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b00111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b00111]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b00111]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b00111]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b00111]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b00111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b00111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b00111]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b01000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b01000]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b01000]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b01000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b01000]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b01000]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b01000]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b01000]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b01000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b01000]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b01000]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b01000]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b01000]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b01000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b01000]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b01000]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b01000]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b01000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b01000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b01000]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b01000]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b01000]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b01000]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b01000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b01000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b01000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b01000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b01000]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b01000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b01000]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b01000]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b01000]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b01000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b01000]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b01000]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b01000]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b01000]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b01000]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b01000]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b01000]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b01000]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b01000]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b01000]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b01000]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b01000]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b01000]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b01000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b01000]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b01000]> 
                                                            6          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b01000]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b01000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b01000]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b01000]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b01000]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b01000]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b01000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b01000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b01000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b01000]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b01000]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b01000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b01000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b01000]> 
                                                           28          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b01000]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b01001]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b01001]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b01001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b01001]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b01001]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b01001]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b01001]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b01001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b01001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b01001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b01001]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b01001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b01001]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b01001]> 
                                                            6          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b01001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b01001]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b01001]> 
                                                           26          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b01001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b01001]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b01001]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b01001]> 
                                                           26          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b01001]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b01001]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b01001]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b01001]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b01001]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b01001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b01001]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b01001]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b01001]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b01001]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b01001]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b01001]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b01001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b01001]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b01001]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b01001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b01001]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b01001]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b01001]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b01001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b01001]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b01001]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b01001]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b01001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b01001]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b01001]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b01001]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b01001]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b01001]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b01001]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b01001]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b01001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b01001]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b01001]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b01001]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b01001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b01001]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b01001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b01001]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b01001]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b01001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b01001]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b01001]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b01010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b01010]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b01010]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b01010]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b01010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b01010]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b01010]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b01010]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b01010]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b01010]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b01010]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b01010]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b01010]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b01010]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b01010]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b01010]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b01010]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b01010]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b01010]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b01010]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b01010]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b01010]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b01010]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b01010]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b01010]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b01010]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b01010]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b01010]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b01010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b01010]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b01010]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b01010]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b01010]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b01010]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b01010]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b01010]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b01010]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b01010]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b01010]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b01010]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b01010]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b01010]> 
                                                            4          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b01010]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b01010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b01010]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b01010]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b01010]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b01010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b01010]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b01010]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b01010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b01010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b01010]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b01010]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b01010]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b01010]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b01010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b01010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b01010]> 
                                                            7          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b01010]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b01010]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b01010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b01010]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b01010]> 
                                                           30          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b01011]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b01011]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b01011]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b01011]> 
                                                           27          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b01011]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b01011]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b01011]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b01011]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b01011]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b01011]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b01011]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b01011]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b01011]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b01011]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b01011]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b01011]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b01011]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b01011]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b01011]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b01011]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b01011]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b01011]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b01011]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b01011]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b01011]> 
                                                           26          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b01011]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b01011]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b01011]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b01011]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b01011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b01011]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b01011]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b01011]> 
                                                            7          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b01011]> 
                                                           26          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b01011]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b01011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b01011]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b01011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b01011]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b01011]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b01011]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b01011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b01011]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b01011]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b01011]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b01011]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b01011]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b01011]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b01011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b01011]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b01011]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b01011]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b01011]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b01011]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b01011]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b01011]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b01011]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b01011]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b01011]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b01011]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b01011]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b01011]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b01011]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b01011]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b01100]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b01100]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b01100]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b01100]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b01100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b01100]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b01100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b01100]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b01100]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b01100]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b01100]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b01100]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b01100]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b01100]> 
                                                           26          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b01100]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b01100]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b01100]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b01100]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b01100]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b01100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b01100]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b01100]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b01100]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b01100]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b01100]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b01100]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b01100]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b01100]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b01100]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b01100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b01100]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b01100]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b01100]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b01100]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b01100]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b01100]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b01100]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b01100]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b01100]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b01100]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b01100]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b01100]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b01100]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b01100]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b01100]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b01100]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b01100]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b01100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b01100]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b01100]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b01100]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b01100]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b01100]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b01100]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b01100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b01100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b01100]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b01100]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b01100]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b01100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b01100]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b01100]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b01100]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b01100]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b01101]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b01101]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b01101]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b01101]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b01101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b01101]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b01101]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b01101]> 
                                                           29          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b01101]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b01101]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b01101]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b01101]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b01101]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b01101]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b01101]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b01101]> 
                                                            6          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b01101]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b01101]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b01101]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b01101]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b01101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b01101]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b01101]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b01101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b01101]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b01101]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b01101]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b01101]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b01101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b01101]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b01101]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b01101]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b01101]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b01101]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b01101]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b01101]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b01101]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b01101]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b01101]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b01101]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b01101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b01101]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b01101]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b01101]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b01101]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b01101]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b01101]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b01101]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b01101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b01101]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b01101]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b01101]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b01101]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b01101]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b01101]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b01101]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b01101]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b01101]> 
                                                            7          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b01101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b01101]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b01101]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b01101]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b01101]> 
                                                           31          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b01101]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b01110]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b01110]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b01110]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b01110]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b01110]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b01110]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b01110]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b01110]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b01110]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b01110]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b01110]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b01110]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b01110]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b01110]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b01110]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b01110]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b01110]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b01110]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b01110]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b01110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b01110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b01110]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b01110]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b01110]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b01110]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b01110]> 
                                                           26          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b01110]> 
                                                           26          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b01110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b01110]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b01110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b01110]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b01110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b01110]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b01110]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b01110]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b01110]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b01110]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b01110]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b01110]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b01110]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b01110]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b01110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b01110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b01110]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b01110]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b01110]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b01110]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b01110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b01110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b01110]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b01110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b01110]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b01110]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b01110]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b01110]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b01110]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b01110]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b01110]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b01110]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b01110]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b01110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b01110]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b01110]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b01110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b01111]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b01111]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b01111]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b01111]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b01111]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b01111]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b01111]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b01111]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b01111]> 
                                                            7          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b01111]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b01111]> 
                                                           28          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b01111]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b01111]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b01111]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b01111]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b01111]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b01111]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b01111]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b01111]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b01111]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b01111]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b01111]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b01111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b01111]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b01111]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b01111]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b01111]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b01111]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b01111]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b01111]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b01111]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b01111]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b01111]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b01111]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b01111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b01111]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b01111]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b01111]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b01111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b01111]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b01111]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b01111]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b01111]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b01111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b01111]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b01111]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b01111]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b01111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b01111]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b01111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b01111]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b01111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b01111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b01111]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b01111]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b01111]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b01111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b01111]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b01111]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b01111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b01111]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b01111]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b01111]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b01111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b10000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b10000]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b10000]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b10000]> 
                                                           27          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b10000]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b10000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b10000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b10000]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b10000]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b10000]> 
                                                           26          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b10000]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b10000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b10000]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b10000]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b10000]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b10000]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b10000]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b10000]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b10000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b10000]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b10000]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b10000]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b10000]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b10000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b10000]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b10000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b10000]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b10000]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b10000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b10000]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b10000]> 
                                                           28          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b10000]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b10000]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b10000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b10000]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b10000]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b10000]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b10000]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b10000]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b10000]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b10000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b10000]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b10000]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b10000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b10000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b10000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b10000]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b10000]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b10000]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b10000]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b10000]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b10000]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b10000]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b10000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b10000]> 
                                                           26          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b10000]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b10000]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b10000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b10000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b10000]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b10000]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b10000]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b10000]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b10000]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b10001]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b10001]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b10001]> 
                                                            7          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b10001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b10001]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b10001]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b10001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b10001]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b10001]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b10001]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b10001]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b10001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b10001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b10001]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b10001]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b10001]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b10001]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b10001]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b10001]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b10001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b10001]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b10001]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b10001]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b10001]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b10001]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b10001]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b10001]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b10001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b10001]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b10001]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b10001]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b10001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b10001]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b10001]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b10001]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b10001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b10001]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b10001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b10001]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b10001]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b10001]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b10001]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b10001]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b10001]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b10001]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b10001]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b10001]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b10001]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b10001]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b10001]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b10001]> 
                                                            7          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b10001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b10001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b10001]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b10001]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b10001]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b10001]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b10001]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b10001]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b10001]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b10001]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b10001]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b10001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b10001]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b10010]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b10010]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b10010]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b10010]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b10010]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b10010]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b10010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b10010]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b10010]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b10010]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b10010]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b10010]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b10010]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b10010]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b10010]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b10010]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b10010]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b10010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b10010]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b10010]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b10010]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b10010]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b10010]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b10010]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b10010]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b10010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b10010]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b10010]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b10010]> 
                                                           27          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b10010]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b10010]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b10010]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b10010]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b10010]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b10010]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b10010]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b10010]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b10010]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b10010]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b10010]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b10010]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b10010]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b10010]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b10010]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b10010]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b10010]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b10010]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b10010]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b10010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b10010]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b10010]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b10010]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b10010]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b10010]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b10010]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b10010]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b10010]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b10010]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b10010]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b10010]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b10010]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b10010]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b10010]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b10010]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b10011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b10011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b10011]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b10011]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b10011]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b10011]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b10011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b10011]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b10011]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b10011]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b10011]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b10011]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b10011]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b10011]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b10011]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b10011]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b10011]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b10011]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b10011]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b10011]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b10011]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b10011]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b10011]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b10011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b10011]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b10011]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b10011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b10011]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b10011]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b10011]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b10011]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b10011]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b10011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b10011]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b10011]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b10011]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b10011]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b10011]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b10011]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b10011]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b10011]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b10011]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b10011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b10011]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b10011]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b10011]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b10011]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b10011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b10011]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b10011]> 
                                                           28          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b10011]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b10011]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b10011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b10011]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b10011]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b10011]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b10011]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b10011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b10011]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b10011]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b10011]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b10011]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b10011]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b10011]> 
                                                           27          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b10100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b10100]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b10100]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b10100]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b10100]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b10100]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b10100]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b10100]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b10100]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b10100]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b10100]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b10100]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b10100]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b10100]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b10100]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b10100]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b10100]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b10100]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b10100]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b10100]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b10100]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b10100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b10100]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b10100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b10100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b10100]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b10100]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b10100]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b10100]> 
                                                            6          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b10100]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b10100]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b10100]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b10100]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b10100]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b10100]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b10100]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b10100]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b10100]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b10100]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b10100]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b10100]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b10100]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b10100]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b10100]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b10100]> 
                                                            7          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b10100]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b10100]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b10100]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b10100]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b10100]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b10100]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b10100]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b10100]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b10100]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b10100]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b10100]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b10100]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b10100]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b10100]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b10100]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b10100]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b10100]> 
                                                           29          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b10100]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b10100]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b10101]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b10101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b10101]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b10101]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b10101]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b10101]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b10101]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b10101]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b10101]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b10101]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b10101]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b10101]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b10101]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b10101]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b10101]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b10101]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b10101]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b10101]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b10101]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b10101]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b10101]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b10101]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b10101]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b10101]> 
                                                            7          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b10101]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b10101]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b10101]> 
                                                           26          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b10101]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b10101]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b10101]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b10101]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b10101]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b10101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b10101]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b10101]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b10101]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b10101]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b10101]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b10101]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b10101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b10101]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b10101]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b10101]> 
                                                            6          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b10101]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b10101]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b10101]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b10101]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b10101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b10101]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b10101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b10101]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b10101]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b10101]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b10101]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b10101]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b10101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b10101]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b10101]> 
                                                           28          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b10101]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b10101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b10101]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b10101]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b10101]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b10101]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b10110]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b10110]> 
                                                            7          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b10110]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b10110]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b10110]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b10110]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b10110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b10110]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b10110]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b10110]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b10110]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b10110]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b10110]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b10110]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b10110]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b10110]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b10110]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b10110]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b10110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b10110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b10110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b10110]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b10110]> 
                                                            5          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b10110]> 
                                                           26          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b10110]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b10110]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b10110]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b10110]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b10110]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b10110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b10110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b10110]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b10110]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b10110]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b10110]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b10110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b10110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b10110]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b10110]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b10110]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b10110]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b10110]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b10110]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b10110]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b10110]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b10110]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b10110]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b10110]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b10110]> 
                                                            7          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b10110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b10110]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b10110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b10110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b10110]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b10110]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b10110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b10110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b10110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b10110]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b10110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b10110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b10110]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b10110]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b10110]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b10111]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b10111]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b10111]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b10111]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b10111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b10111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b10111]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b10111]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b10111]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b10111]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b10111]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b10111]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b10111]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b10111]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b10111]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b10111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b10111]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b10111]> 
                                                            7          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b10111]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b10111]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b10111]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b10111]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b10111]> 
                                                           26          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b10111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b10111]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b10111]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b10111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b10111]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b10111]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b10111]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b10111]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b10111]> 
                                                           30          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b10111]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b10111]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b10111]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b10111]> 
                                                           29          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b10111]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b10111]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b10111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b10111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b10111]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b10111]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b10111]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b10111]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b10111]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b10111]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b10111]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b10111]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b10111]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b10111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b10111]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b10111]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b10111]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b10111]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b10111]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b10111]> 
                                                            7          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b10111]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b10111]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b10111]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b10111]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b10111]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b10111]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b10111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b10111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b11000]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b11000]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b11000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b11000]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b11000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b11000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b11000]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b11000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b11000]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b11000]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b11000]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b11000]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b11000]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b11000]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b11000]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b11000]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b11000]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b11000]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b11000]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b11000]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b11000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b11000]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b11000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b11000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b11000]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b11000]> 
                                                            6          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b11000]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b11000]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b11000]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b11000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b11000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b11000]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b11000]> 
                                                           26          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b11000]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b11000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b11000]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b11000]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b11000]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b11000]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b11000]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b11000]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b11000]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b11000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b11000]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b11000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b11000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b11000]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b11000]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b11000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b11000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b11000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b11000]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b11000]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b11000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b11000]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b11000]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b11000]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b11000]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b11000]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b11000]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b11000]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b11000]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b11000]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b11000]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b11001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b11001]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b11001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b11001]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b11001]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b11001]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b11001]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b11001]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b11001]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b11001]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b11001]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b11001]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b11001]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b11001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b11001]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b11001]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b11001]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b11001]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b11001]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b11001]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b11001]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b11001]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b11001]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b11001]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b11001]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b11001]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b11001]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b11001]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b11001]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b11001]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b11001]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b11001]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b11001]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b11001]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b11001]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b11001]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b11001]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b11001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b11001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b11001]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b11001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b11001]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b11001]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b11001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b11001]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b11001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b11001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b11001]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b11001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b11001]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b11001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b11001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b11001]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b11001]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b11001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b11001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b11001]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b11001]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b11001]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b11001]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b11001]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b11001]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b11001]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b11001]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b11010]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b11010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b11010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b11010]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b11010]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b11010]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b11010]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b11010]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b11010]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b11010]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b11010]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b11010]> 
                                                           28          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b11010]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b11010]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b11010]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b11010]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b11010]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b11010]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b11010]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b11010]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b11010]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b11010]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b11010]> 
                                                           31          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b11010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b11010]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b11010]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b11010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b11010]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b11010]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b11010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b11010]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b11010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b11010]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b11010]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b11010]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b11010]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b11010]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b11010]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b11010]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b11010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b11010]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b11010]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b11010]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b11010]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b11010]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b11010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b11010]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b11010]> 
                                                            5          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b11010]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b11010]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b11010]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b11010]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b11010]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b11010]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b11010]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b11010]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b11010]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b11010]> 
                                                           26          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b11010]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b11010]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b11010]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b11010]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b11010]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b11010]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b11011]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b11011]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b11011]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b11011]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b11011]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b11011]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b11011]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b11011]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b11011]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b11011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b11011]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b11011]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b11011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b11011]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b11011]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b11011]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b11011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b11011]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b11011]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b11011]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b11011]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b11011]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b11011]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b11011]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b11011]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b11011]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b11011]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b11011]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b11011]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b11011]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b11011]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b11011]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b11011]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b11011]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b11011]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b11011]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b11011]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b11011]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b11011]> 
                                                           27          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b11011]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b11011]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b11011]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b11011]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b11011]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b11011]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b11011]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b11011]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b11011]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b11011]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b11011]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b11011]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b11011]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b11011]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b11011]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b11011]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b11011]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b11011]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b11011]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b11011]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b11011]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b11011]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b11011]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b11011]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b11011]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b11100]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b11100]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b11100]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b11100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b11100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b11100]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b11100]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b11100]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b11100]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b11100]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b11100]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b11100]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b11100]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b11100]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b11100]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b11100]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b11100]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b11100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b11100]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b11100]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b11100]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b11100]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b11100]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b11100]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b11100]> 
                                                            7          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b11100]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b11100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b11100]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b11100]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b11100]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b11100]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b11100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b11100]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b11100]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b11100]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b11100]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b11100]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b11100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b11100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b11100]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b11100]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b11100]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b11100]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b11100]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b11100]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b11100]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b11100]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b11100]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b11100]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b11100]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b11100]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b11100]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b11100]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b11100]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b11100]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b11100]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b11100]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b11100]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b11100]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b11100]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b11100]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b11100]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b11100]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b11100]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b11101]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b11101]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b11101]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b11101]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b11101]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b11101]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b11101]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b11101]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b11101]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b11101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b11101]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b11101]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b11101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b11101]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b11101]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b11101]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b11101]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b11101]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b11101]> 
                                                           27          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b11101]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b11101]> 
                                                           26          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b11101]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b11101]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b11101]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b11101]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b11101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b11101]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b11101]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b11101]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b11101]> 
                                                            8          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b11101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b11101]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b11101]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b11101]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b11101]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b11101]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b11101]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b11101]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b11101]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b11101]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b11101]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b11101]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b11101]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b11101]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b11101]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b11101]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b11101]> 
                                                           28          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b11101]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b11101]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b11101]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b11101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b11101]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b11101]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b11101]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b11101]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b11101]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b11101]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b11101]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b11101]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b11101]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b11101]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b11101]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b11101]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b11101]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b11110]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b11110]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b11110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b11110]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b11110]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b11110]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b11110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b11110]> 
                                                            6          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b11110]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b11110]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b11110]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b11110]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b11110]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b11110]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b11110]> 
                                                           27          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b11110]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b11110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b11110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b11110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b11110]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b11110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b11110]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b11110]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b11110]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b11110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b11110]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b11110]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b11110]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b11110]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b11110]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b11110]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b11110]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b11110]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b11110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b11110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b11110]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b11110]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b11110]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b11110]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b11110]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b11110]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b11110]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b11110]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b11110]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b11110]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b11110]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b11110]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b11110]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b11110]> 
                                                           25          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b11110]> 
                                                            5          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b11110]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b11110]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b11110]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b11110]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b11110]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b11110]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b11110]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b11110]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b11110]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b11110]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b11110]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b11110]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b11110]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b11110]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b000],IMM['b11111]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b000],IMM['b11111]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b000],IMM['b11111]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b000],IMM['b11111]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b000],IMM['b11111]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b000],IMM['b11111]> 
                                                           10          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b000],IMM['b11111]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b000],IMM['b11111]> 
                                                           23          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b001],IMM['b11111]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b001],IMM['b11111]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b001],IMM['b11111]> 
                                                           27          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b001],IMM['b11111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b001],IMM['b11111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b001],IMM['b11111]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b001],IMM['b11111]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b001],IMM['b11111]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b010],IMM['b11111]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b010],IMM['b11111]> 
                                                           11          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b010],IMM['b11111]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b010],IMM['b11111]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b010],IMM['b11111]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b010],IMM['b11111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b010],IMM['b11111]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b010],IMM['b11111]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b011],IMM['b11111]> 
                                                           24          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b011],IMM['b11111]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b011],IMM['b11111]> 
                                                            7          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b011],IMM['b11111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b011],IMM['b11111]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b011],IMM['b11111]> 
                                                           13          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b011],IMM['b11111]> 
                                                           29          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b011],IMM['b11111]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b100],IMM['b11111]> 
                                                            7          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b100],IMM['b11111]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b100],IMM['b11111]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b100],IMM['b11111]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b100],IMM['b11111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b100],IMM['b11111]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b100],IMM['b11111]> 
                                                           12          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b100],IMM['b11111]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b101],IMM['b11111]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b101],IMM['b11111]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b101],IMM['b11111]> 
                                                           16          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b101],IMM['b11111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b101],IMM['b11111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b101],IMM['b11111]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b101],IMM['b11111]> 
                                                           20          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b101],IMM['b11111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b110],IMM['b11111]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b110],IMM['b11111]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b110],IMM['b11111]> 
                                                           15          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b110],IMM['b11111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b110],IMM['b11111]> 
                                                            9          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b110],IMM['b11111]> 
                                                           22          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b110],IMM['b11111]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b110],IMM['b11111]> 
                                                           17          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_DR['b111],IMM['b11111]> 
                                                           18          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_DR['b111],IMM['b11111]> 
                                                           21          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_DR['b111],IMM['b11111]> 
                                                           19          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_DR['b111],IMM['b11111]> 
                                                           14          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_DR['b111],IMM['b11111]> 
                                                            6          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_DR['b111],IMM['b11111]> 
                                                            6          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_DR['b111],IMM['b11111]> 
                                                            7          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_DR['b111],IMM['b11111]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b00000]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b00000]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b00000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b00000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b00000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b00000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b00000]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b00000]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b00000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b00000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b00000]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b00000]> 
                                                           30          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b00000]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b00000]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b00000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b00000]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b00000]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b00000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b00000]> 
                                                           27          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b00000]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b00000]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b00000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b00000]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b00000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b00000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b00000]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b00000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b00000]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b00000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b00000]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b00000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b00000]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b00000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b00000]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b00000]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b00000]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b00000]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b00000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b00000]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b00000]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b00000]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b00000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b00000]> 
                                                            5          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b00000]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b00000]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b00000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b00000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b00000]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b00000]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b00000]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b00000]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b00000]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b00000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b00000]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b00000]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b00000]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b00000]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b00000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b00000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b00000]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b00000]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b00000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b00000]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b00000]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b00001]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b00001]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b00001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b00001]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b00001]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b00001]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b00001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b00001]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b00001]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b00001]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b00001]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b00001]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b00001]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b00001]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b00001]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b00001]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b00001]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b00001]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b00001]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b00001]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b00001]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b00001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b00001]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b00001]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b00001]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b00001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b00001]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b00001]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b00001]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b00001]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b00001]> 
                                                           27          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b00001]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b00001]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b00001]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b00001]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b00001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b00001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b00001]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b00001]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b00001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b00001]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b00001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b00001]> 
                                                           27          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b00001]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b00001]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b00001]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b00001]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b00001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b00001]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b00001]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b00001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b00001]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b00001]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b00001]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b00001]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b00001]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b00001]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b00001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b00001]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b00001]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b00001]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b00001]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b00001]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b00001]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b00010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b00010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b00010]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b00010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b00010]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b00010]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b00010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b00010]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b00010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b00010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b00010]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b00010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b00010]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b00010]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b00010]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b00010]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b00010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b00010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b00010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b00010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b00010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b00010]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b00010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b00010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b00010]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b00010]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b00010]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b00010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b00010]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b00010]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b00010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b00010]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b00010]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b00010]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b00010]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b00010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b00010]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b00010]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b00010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b00010]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b00010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b00010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b00010]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b00010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b00010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b00010]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b00010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b00010]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b00010]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b00010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b00010]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b00010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b00010]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b00010]> 
                                                            5          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b00010]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b00010]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b00010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b00010]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b00010]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b00010]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b00010]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b00010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b00010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b00010]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b00011]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b00011]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b00011]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b00011]> 
                                                           28          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b00011]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b00011]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b00011]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b00011]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b00011]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b00011]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b00011]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b00011]> 
                                                           30          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b00011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b00011]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b00011]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b00011]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b00011]> 
                                                           29          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b00011]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b00011]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b00011]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b00011]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b00011]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b00011]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b00011]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b00011]> 
                                                            6          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b00011]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b00011]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b00011]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b00011]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b00011]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b00011]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b00011]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b00011]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b00011]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b00011]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b00011]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b00011]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b00011]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b00011]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b00011]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b00011]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b00011]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b00011]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b00011]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b00011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b00011]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b00011]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b00011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b00011]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b00011]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b00011]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b00011]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b00011]> 
                                                            5          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b00011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b00011]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b00011]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b00011]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b00011]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b00011]> 
                                                           29          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b00011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b00011]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b00011]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b00011]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b00011]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b00100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b00100]> 
                                                           26          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b00100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b00100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b00100]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b00100]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b00100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b00100]> 
                                                           27          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b00100]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b00100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b00100]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b00100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b00100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b00100]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b00100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b00100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b00100]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b00100]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b00100]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b00100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b00100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b00100]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b00100]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b00100]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b00100]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b00100]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b00100]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b00100]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b00100]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b00100]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b00100]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b00100]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b00100]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b00100]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b00100]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b00100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b00100]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b00100]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b00100]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b00100]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b00100]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b00100]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b00100]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b00100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b00100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b00100]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b00100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b00100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b00100]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b00100]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b00100]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b00100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b00100]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b00100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b00100]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b00100]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b00100]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b00100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b00100]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b00100]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b00100]> 
                                                            6          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b00100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b00100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b00100]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b00101]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b00101]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b00101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b00101]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b00101]> 
                                                           28          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b00101]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b00101]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b00101]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b00101]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b00101]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b00101]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b00101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b00101]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b00101]> 
                                                           27          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b00101]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b00101]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b00101]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b00101]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b00101]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b00101]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b00101]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b00101]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b00101]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b00101]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b00101]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b00101]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b00101]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b00101]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b00101]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b00101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b00101]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b00101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b00101]> 
                                                           26          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b00101]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b00101]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b00101]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b00101]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b00101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b00101]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b00101]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b00101]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b00101]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b00101]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b00101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b00101]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b00101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b00101]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b00101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b00101]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b00101]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b00101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b00101]> 
                                                           30          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b00101]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b00101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b00101]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b00101]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b00101]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b00101]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b00101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b00101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b00101]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b00101]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b00101]> 
                                                            4          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b00101]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b00110]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b00110]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b00110]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b00110]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b00110]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b00110]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b00110]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b00110]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b00110]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b00110]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b00110]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b00110]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b00110]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b00110]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b00110]> 
                                                            6          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b00110]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b00110]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b00110]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b00110]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b00110]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b00110]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b00110]> 
                                                           26          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b00110]> 
                                                           27          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b00110]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b00110]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b00110]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b00110]> 
                                                            6          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b00110]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b00110]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b00110]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b00110]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b00110]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b00110]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b00110]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b00110]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b00110]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b00110]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b00110]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b00110]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b00110]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b00110]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b00110]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b00110]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b00110]> 
                                                           32          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b00110]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b00110]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b00110]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b00110]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b00110]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b00110]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b00110]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b00110]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b00110]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b00110]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b00110]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b00110]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b00110]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b00110]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b00110]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b00110]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b00110]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b00110]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b00110]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b00110]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b00111]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b00111]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b00111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b00111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b00111]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b00111]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b00111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b00111]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b00111]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b00111]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b00111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b00111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b00111]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b00111]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b00111]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b00111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b00111]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b00111]> 
                                                           35          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b00111]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b00111]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b00111]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b00111]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b00111]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b00111]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b00111]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b00111]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b00111]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b00111]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b00111]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b00111]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b00111]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b00111]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b00111]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b00111]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b00111]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b00111]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b00111]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b00111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b00111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b00111]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b00111]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b00111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b00111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b00111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b00111]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b00111]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b00111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b00111]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b00111]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b00111]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b00111]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b00111]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b00111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b00111]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b00111]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b00111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b00111]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b00111]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b00111]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b00111]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b00111]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b00111]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b00111]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b00111]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b01000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b01000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b01000]> 
                                                           31          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b01000]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b01000]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b01000]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b01000]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b01000]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b01000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b01000]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b01000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b01000]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b01000]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b01000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b01000]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b01000]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b01000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b01000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b01000]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b01000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b01000]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b01000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b01000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b01000]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b01000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b01000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b01000]> 
                                                            6          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b01000]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b01000]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b01000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b01000]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b01000]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b01000]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b01000]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b01000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b01000]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b01000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b01000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b01000]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b01000]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b01000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b01000]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b01000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b01000]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b01000]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b01000]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b01000]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b01000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b01000]> 
                                                           29          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b01000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b01000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b01000]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b01000]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b01000]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b01000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b01000]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b01000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b01000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b01000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b01000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b01000]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b01000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b01000]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b01000]> 
                                                           28          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b01001]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b01001]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b01001]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b01001]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b01001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b01001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b01001]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b01001]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b01001]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b01001]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b01001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b01001]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b01001]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b01001]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b01001]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b01001]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b01001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b01001]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b01001]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b01001]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b01001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b01001]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b01001]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b01001]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b01001]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b01001]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b01001]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b01001]> 
                                                           26          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b01001]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b01001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b01001]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b01001]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b01001]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b01001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b01001]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b01001]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b01001]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b01001]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b01001]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b01001]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b01001]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b01001]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b01001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b01001]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b01001]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b01001]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b01001]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b01001]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b01001]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b01001]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b01001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b01001]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b01001]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b01001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b01001]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b01001]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b01001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b01001]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b01001]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b01001]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b01001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b01001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b01001]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b01001]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b01010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b01010]> 
                                                           33          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b01010]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b01010]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b01010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b01010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b01010]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b01010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b01010]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b01010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b01010]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b01010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b01010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b01010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b01010]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b01010]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b01010]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b01010]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b01010]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b01010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b01010]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b01010]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b01010]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b01010]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b01010]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b01010]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b01010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b01010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b01010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b01010]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b01010]> 
                                                           27          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b01010]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b01010]> 
                                                            4          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b01010]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b01010]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b01010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b01010]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b01010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b01010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b01010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b01010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b01010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b01010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b01010]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b01010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b01010]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b01010]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b01010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b01010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b01010]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b01010]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b01010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b01010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b01010]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b01010]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b01010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b01010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b01010]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b01010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b01010]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b01010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b01010]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b01010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b01010]> 
                                                            6          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b01011]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b01011]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b01011]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b01011]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b01011]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b01011]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b01011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b01011]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b01011]> 
                                                            5          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b01011]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b01011]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b01011]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b01011]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b01011]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b01011]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b01011]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b01011]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b01011]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b01011]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b01011]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b01011]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b01011]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b01011]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b01011]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b01011]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b01011]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b01011]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b01011]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b01011]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b01011]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b01011]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b01011]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b01011]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b01011]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b01011]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b01011]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b01011]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b01011]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b01011]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b01011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b01011]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b01011]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b01011]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b01011]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b01011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b01011]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b01011]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b01011]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b01011]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b01011]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b01011]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b01011]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b01011]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b01011]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b01011]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b01011]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b01011]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b01011]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b01011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b01011]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b01011]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b01011]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b01011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b01011]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b01100]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b01100]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b01100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b01100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b01100]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b01100]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b01100]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b01100]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b01100]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b01100]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b01100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b01100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b01100]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b01100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b01100]> 
                                                           28          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b01100]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b01100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b01100]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b01100]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b01100]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b01100]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b01100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b01100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b01100]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b01100]> 
                                                           27          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b01100]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b01100]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b01100]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b01100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b01100]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b01100]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b01100]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b01100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b01100]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b01100]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b01100]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b01100]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b01100]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b01100]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b01100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b01100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b01100]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b01100]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b01100]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b01100]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b01100]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b01100]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b01100]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b01100]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b01100]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b01100]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b01100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b01100]> 
                                                           32          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b01100]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b01100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b01100]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b01100]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b01100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b01100]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b01100]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b01100]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b01100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b01100]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b01100]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b01101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b01101]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b01101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b01101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b01101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b01101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b01101]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b01101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b01101]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b01101]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b01101]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b01101]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b01101]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b01101]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b01101]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b01101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b01101]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b01101]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b01101]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b01101]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b01101]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b01101]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b01101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b01101]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b01101]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b01101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b01101]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b01101]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b01101]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b01101]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b01101]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b01101]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b01101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b01101]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b01101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b01101]> 
                                                           28          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b01101]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b01101]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b01101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b01101]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b01101]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b01101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b01101]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b01101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b01101]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b01101]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b01101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b01101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b01101]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b01101]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b01101]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b01101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b01101]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b01101]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b01101]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b01101]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b01101]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b01101]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b01101]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b01101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b01101]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b01101]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b01101]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b01101]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b01110]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b01110]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b01110]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b01110]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b01110]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b01110]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b01110]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b01110]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b01110]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b01110]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b01110]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b01110]> 
                                                           29          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b01110]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b01110]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b01110]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b01110]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b01110]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b01110]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b01110]> 
                                                           26          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b01110]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b01110]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b01110]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b01110]> 
                                                           26          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b01110]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b01110]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b01110]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b01110]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b01110]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b01110]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b01110]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b01110]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b01110]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b01110]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b01110]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b01110]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b01110]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b01110]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b01110]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b01110]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b01110]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b01110]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b01110]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b01110]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b01110]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b01110]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b01110]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b01110]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b01110]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b01110]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b01110]> 
                                                            6          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b01110]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b01110]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b01110]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b01110]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b01110]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b01110]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b01110]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b01110]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b01110]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b01110]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b01110]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b01110]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b01110]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b01110]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b01111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b01111]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b01111]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b01111]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b01111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b01111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b01111]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b01111]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b01111]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b01111]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b01111]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b01111]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b01111]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b01111]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b01111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b01111]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b01111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b01111]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b01111]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b01111]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b01111]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b01111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b01111]> 
                                                            5          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b01111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b01111]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b01111]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b01111]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b01111]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b01111]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b01111]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b01111]> 
                                                            6          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b01111]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b01111]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b01111]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b01111]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b01111]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b01111]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b01111]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b01111]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b01111]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b01111]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b01111]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b01111]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b01111]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b01111]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b01111]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b01111]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b01111]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b01111]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b01111]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b01111]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b01111]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b01111]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b01111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b01111]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b01111]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b01111]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b01111]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b01111]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b01111]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b01111]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b01111]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b01111]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b01111]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b10000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b10000]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b10000]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b10000]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b10000]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b10000]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b10000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b10000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b10000]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b10000]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b10000]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b10000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b10000]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b10000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b10000]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b10000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b10000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b10000]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b10000]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b10000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b10000]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b10000]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b10000]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b10000]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b10000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b10000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b10000]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b10000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b10000]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b10000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b10000]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b10000]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b10000]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b10000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b10000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b10000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b10000]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b10000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b10000]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b10000]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b10000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b10000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b10000]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b10000]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b10000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b10000]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b10000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b10000]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b10000]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b10000]> 
                                                           26          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b10000]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b10000]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b10000]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b10000]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b10000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b10000]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b10000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b10000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b10000]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b10000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b10000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b10000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b10000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b10000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b10001]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b10001]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b10001]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b10001]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b10001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b10001]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b10001]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b10001]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b10001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b10001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b10001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b10001]> 
                                                           26          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b10001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b10001]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b10001]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b10001]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b10001]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b10001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b10001]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b10001]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b10001]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b10001]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b10001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b10001]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b10001]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b10001]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b10001]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b10001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b10001]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b10001]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b10001]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b10001]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b10001]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b10001]> 
                                                            6          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b10001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b10001]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b10001]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b10001]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b10001]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b10001]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b10001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b10001]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b10001]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b10001]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b10001]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b10001]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b10001]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b10001]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b10001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b10001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b10001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b10001]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b10001]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b10001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b10001]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b10001]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b10001]> 
                                                           28          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b10001]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b10001]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b10001]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b10001]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b10001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b10001]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b10001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b10010]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b10010]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b10010]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b10010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b10010]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b10010]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b10010]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b10010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b10010]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b10010]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b10010]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b10010]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b10010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b10010]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b10010]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b10010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b10010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b10010]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b10010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b10010]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b10010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b10010]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b10010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b10010]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b10010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b10010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b10010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b10010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b10010]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b10010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b10010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b10010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b10010]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b10010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b10010]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b10010]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b10010]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b10010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b10010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b10010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b10010]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b10010]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b10010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b10010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b10010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b10010]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b10010]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b10010]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b10010]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b10010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b10010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b10010]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b10010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b10010]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b10010]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b10010]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b10010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b10010]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b10010]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b10010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b10010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b10010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b10010]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b10010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b10011]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b10011]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b10011]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b10011]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b10011]> 
                                                           27          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b10011]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b10011]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b10011]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b10011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b10011]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b10011]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b10011]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b10011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b10011]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b10011]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b10011]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b10011]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b10011]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b10011]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b10011]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b10011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b10011]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b10011]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b10011]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b10011]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b10011]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b10011]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b10011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b10011]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b10011]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b10011]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b10011]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b10011]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b10011]> 
                                                           26          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b10011]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b10011]> 
                                                           26          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b10011]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b10011]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b10011]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b10011]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b10011]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b10011]> 
                                                           26          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b10011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b10011]> 
                                                           30          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b10011]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b10011]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b10011]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b10011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b10011]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b10011]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b10011]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b10011]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b10011]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b10011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b10011]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b10011]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b10011]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b10011]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b10011]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b10011]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b10011]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b10011]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b10011]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b10011]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b10100]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b10100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b10100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b10100]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b10100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b10100]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b10100]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b10100]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b10100]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b10100]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b10100]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b10100]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b10100]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b10100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b10100]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b10100]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b10100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b10100]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b10100]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b10100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b10100]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b10100]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b10100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b10100]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b10100]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b10100]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b10100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b10100]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b10100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b10100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b10100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b10100]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b10100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b10100]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b10100]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b10100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b10100]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b10100]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b10100]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b10100]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b10100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b10100]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b10100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b10100]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b10100]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b10100]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b10100]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b10100]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b10100]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b10100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b10100]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b10100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b10100]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b10100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b10100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b10100]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b10100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b10100]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b10100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b10100]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b10100]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b10100]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b10100]> 
                                                            6          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b10100]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b10101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b10101]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b10101]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b10101]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b10101]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b10101]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b10101]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b10101]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b10101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b10101]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b10101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b10101]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b10101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b10101]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b10101]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b10101]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b10101]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b10101]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b10101]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b10101]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b10101]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b10101]> 
                                                            6          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b10101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b10101]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b10101]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b10101]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b10101]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b10101]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b10101]> 
                                                           26          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b10101]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b10101]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b10101]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b10101]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b10101]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b10101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b10101]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b10101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b10101]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b10101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b10101]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b10101]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b10101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b10101]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b10101]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b10101]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b10101]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b10101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b10101]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b10101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b10101]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b10101]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b10101]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b10101]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b10101]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b10101]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b10101]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b10101]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b10101]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b10101]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b10101]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b10101]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b10101]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b10101]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b10101]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b10110]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b10110]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b10110]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b10110]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b10110]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b10110]> 
                                                            6          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b10110]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b10110]> 
                                                           27          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b10110]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b10110]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b10110]> 
                                                           26          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b10110]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b10110]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b10110]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b10110]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b10110]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b10110]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b10110]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b10110]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b10110]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b10110]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b10110]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b10110]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b10110]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b10110]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b10110]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b10110]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b10110]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b10110]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b10110]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b10110]> 
                                                           28          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b10110]> 
                                                           29          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b10110]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b10110]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b10110]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b10110]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b10110]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b10110]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b10110]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b10110]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b10110]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b10110]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b10110]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b10110]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b10110]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b10110]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b10110]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b10110]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b10110]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b10110]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b10110]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b10110]> 
                                                           28          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b10110]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b10110]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b10110]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b10110]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b10110]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b10110]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b10110]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b10110]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b10110]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b10110]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b10110]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b10110]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b10111]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b10111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b10111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b10111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b10111]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b10111]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b10111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b10111]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b10111]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b10111]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b10111]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b10111]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b10111]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b10111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b10111]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b10111]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b10111]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b10111]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b10111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b10111]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b10111]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b10111]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b10111]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b10111]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b10111]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b10111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b10111]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b10111]> 
                                                           32          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b10111]> 
                                                            6          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b10111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b10111]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b10111]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b10111]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b10111]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b10111]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b10111]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b10111]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b10111]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b10111]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b10111]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b10111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b10111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b10111]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b10111]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b10111]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b10111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b10111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b10111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b10111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b10111]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b10111]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b10111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b10111]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b10111]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b10111]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b10111]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b10111]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b10111]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b10111]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b10111]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b10111]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b10111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b10111]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b10111]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b11000]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b11000]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b11000]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b11000]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b11000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b11000]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b11000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b11000]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b11000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b11000]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b11000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b11000]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b11000]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b11000]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b11000]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b11000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b11000]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b11000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b11000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b11000]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b11000]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b11000]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b11000]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b11000]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b11000]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b11000]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b11000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b11000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b11000]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b11000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b11000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b11000]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b11000]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b11000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b11000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b11000]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b11000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b11000]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b11000]> 
                                                           26          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b11000]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b11000]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b11000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b11000]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b11000]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b11000]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b11000]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b11000]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b11000]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b11000]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b11000]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b11000]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b11000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b11000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b11000]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b11000]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b11000]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b11000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b11000]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b11000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b11000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b11000]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b11000]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b11000]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b11000]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b11001]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b11001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b11001]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b11001]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b11001]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b11001]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b11001]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b11001]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b11001]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b11001]> 
                                                           29          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b11001]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b11001]> 
                                                           26          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b11001]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b11001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b11001]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b11001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b11001]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b11001]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b11001]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b11001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b11001]> 
                                                           27          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b11001]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b11001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b11001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b11001]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b11001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b11001]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b11001]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b11001]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b11001]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b11001]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b11001]> 
                                                           34          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b11001]> 
                                                           27          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b11001]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b11001]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b11001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b11001]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b11001]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b11001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b11001]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b11001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b11001]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b11001]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b11001]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b11001]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b11001]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b11001]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b11001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b11001]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b11001]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b11001]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b11001]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b11001]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b11001]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b11001]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b11001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b11001]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b11001]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b11001]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b11001]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b11001]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b11001]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b11001]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b11001]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b11010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b11010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b11010]> 
                                                           26          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b11010]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b11010]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b11010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b11010]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b11010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b11010]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b11010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b11010]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b11010]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b11010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b11010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b11010]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b11010]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b11010]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b11010]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b11010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b11010]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b11010]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b11010]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b11010]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b11010]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b11010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b11010]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b11010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b11010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b11010]> 
                                                           26          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b11010]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b11010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b11010]> 
                                                           26          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b11010]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b11010]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b11010]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b11010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b11010]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b11010]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b11010]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b11010]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b11010]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b11010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b11010]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b11010]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b11010]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b11010]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b11010]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b11010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b11010]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b11010]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b11010]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b11010]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b11010]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b11010]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b11010]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b11010]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b11010]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b11010]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b11010]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b11010]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b11010]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b11010]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b11010]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b11010]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b11011]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b11011]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b11011]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b11011]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b11011]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b11011]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b11011]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b11011]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b11011]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b11011]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b11011]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b11011]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b11011]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b11011]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b11011]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b11011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b11011]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b11011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b11011]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b11011]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b11011]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b11011]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b11011]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b11011]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b11011]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b11011]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b11011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b11011]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b11011]> 
                                                           26          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b11011]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b11011]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b11011]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b11011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b11011]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b11011]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b11011]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b11011]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b11011]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b11011]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b11011]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b11011]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b11011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b11011]> 
                                                           26          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b11011]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b11011]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b11011]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b11011]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b11011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b11011]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b11011]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b11011]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b11011]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b11011]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b11011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b11011]> 
                                                            6          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b11011]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b11011]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b11011]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b11011]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b11011]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b11011]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b11011]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b11011]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b11011]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b11100]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b11100]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b11100]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b11100]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b11100]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b11100]> 
                                                            6          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b11100]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b11100]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b11100]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b11100]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b11100]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b11100]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b11100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b11100]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b11100]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b11100]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b11100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b11100]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b11100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b11100]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b11100]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b11100]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b11100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b11100]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b11100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b11100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b11100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b11100]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b11100]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b11100]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b11100]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b11100]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b11100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b11100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b11100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b11100]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b11100]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b11100]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b11100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b11100]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b11100]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b11100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b11100]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b11100]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b11100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b11100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b11100]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b11100]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b11100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b11100]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b11100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b11100]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b11100]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b11100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b11100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b11100]> 
                                                            6          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b11100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b11100]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b11100]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b11100]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b11100]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b11100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b11100]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b11100]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b11101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b11101]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b11101]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b11101]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b11101]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b11101]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b11101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b11101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b11101]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b11101]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b11101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b11101]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b11101]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b11101]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b11101]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b11101]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b11101]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b11101]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b11101]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b11101]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b11101]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b11101]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b11101]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b11101]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b11101]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b11101]> 
                                                            9          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b11101]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b11101]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b11101]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b11101]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b11101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b11101]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b11101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b11101]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b11101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b11101]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b11101]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b11101]> 
                                                            8          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b11101]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b11101]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b11101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b11101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b11101]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b11101]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b11101]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b11101]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b11101]> 
                                                            7          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b11101]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b11101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b11101]> 
                                                           27          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b11101]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b11101]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b11101]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b11101]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b11101]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b11101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b11101]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b11101]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b11101]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b11101]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b11101]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b11101]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b11101]> 
                                                           30          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b11101]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b11110]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b11110]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b11110]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b11110]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b11110]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b11110]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b11110]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b11110]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b11110]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b11110]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b11110]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b11110]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b11110]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b11110]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b11110]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b11110]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b11110]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b11110]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b11110]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b11110]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b11110]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b11110]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b11110]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b11110]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b11110]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b11110]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b11110]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b11110]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b11110]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b11110]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b11110]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b11110]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b11110]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b11110]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b11110]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b11110]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b11110]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b11110]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b11110]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b11110]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b11110]> 
                                                            5          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b11110]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b11110]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b11110]> 
                                                           24          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b11110]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b11110]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b11110]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b11110]> 
                                                            6          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b11110]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b11110]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b11110]> 
                                                           28          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b11110]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b11110]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b11110]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b11110]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b11110]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b11110]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b11110]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b11110]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b11110]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b11110]> 
                                                           31          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b11110]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b11110]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b11110]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b000],IMM['b11111]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b000],IMM['b11111]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b000],IMM['b11111]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b000],IMM['b11111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b000],IMM['b11111]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b000],IMM['b11111]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b000],IMM['b11111]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b000],IMM['b11111]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b001],IMM['b11111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b001],IMM['b11111]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b001],IMM['b11111]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b001],IMM['b11111]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b001],IMM['b11111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b001],IMM['b11111]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b001],IMM['b11111]> 
                                                           22          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b001],IMM['b11111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b010],IMM['b11111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b010],IMM['b11111]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b010],IMM['b11111]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b010],IMM['b11111]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b010],IMM['b11111]> 
                                                           21          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b010],IMM['b11111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b010],IMM['b11111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b010],IMM['b11111]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b011],IMM['b11111]> 
                                                           27          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b011],IMM['b11111]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b011],IMM['b11111]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b011],IMM['b11111]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b011],IMM['b11111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b011],IMM['b11111]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b011],IMM['b11111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b011],IMM['b11111]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b100],IMM['b11111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b100],IMM['b11111]> 
                                                           29          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b100],IMM['b11111]> 
                                                           10          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b100],IMM['b11111]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b100],IMM['b11111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b100],IMM['b11111]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b100],IMM['b11111]> 
                                                           14          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b100],IMM['b11111]> 
                                                           26          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b101],IMM['b11111]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b101],IMM['b11111]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b101],IMM['b11111]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b101],IMM['b11111]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b101],IMM['b11111]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b101],IMM['b11111]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b101],IMM['b11111]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b101],IMM['b11111]> 
                                                           11          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b110],IMM['b11111]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b110],IMM['b11111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b110],IMM['b11111]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b110],IMM['b11111]> 
                                                           25          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b110],IMM['b11111]> 
                                                           12          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b110],IMM['b11111]> 
                                                           18          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b110],IMM['b11111]> 
                                                           16          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b110],IMM['b11111]> 
                                                           13          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_DR['b111],IMM['b11111]> 
                                                           15          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_DR['b111],IMM['b11111]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_DR['b111],IMM['b11111]> 
                                                           23          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_DR['b111],IMM['b11111]> 
                                                           20          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_DR['b111],IMM['b11111]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_DR['b111],IMM['b11111]> 
                                                           17          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_DR['b111],IMM['b11111]> 
                                                           19          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_DR['b111],IMM['b11111]> 
                                                           13          1 Covered                   
    Cross Xc_opcode_dr_sr1_sr2                         100.0%        100 Covered                   
        covered/total bins:                              1024       1024                           
        missing/total bins:                                 0       1024                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.cross_num_print_missing=0
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b000],ALU_DR['b000]> 
                                                           56          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b000],ALU_DR['b000]> 
                                                           50          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b000],ALU_DR['b000]> 
                                                           50          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b000],ALU_DR['b000]> 
                                                           56          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b000],ALU_DR['b000]> 
                                                           67          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b000],ALU_DR['b000]> 
                                                           62          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b000],ALU_DR['b000]> 
                                                           53          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b000],ALU_DR['b000]> 
                                                           66          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b001],ALU_DR['b000]> 
                                                           56          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b001],ALU_DR['b000]> 
                                                           41          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b001],ALU_DR['b000]> 
                                                           57          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b001],ALU_DR['b000]> 
                                                           85          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b001],ALU_DR['b000]> 
                                                           50          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b001],ALU_DR['b000]> 
                                                           69          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b001],ALU_DR['b000]> 
                                                           74          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b001],ALU_DR['b000]> 
                                                           36          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b010],ALU_DR['b000]> 
                                                           82          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b010],ALU_DR['b000]> 
                                                           56          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b010],ALU_DR['b000]> 
                                                           65          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b010],ALU_DR['b000]> 
                                                           63          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b010],ALU_DR['b000]> 
                                                           54          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b010],ALU_DR['b000]> 
                                                           73          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b010],ALU_DR['b000]> 
                                                           63          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b010],ALU_DR['b000]> 
                                                           62          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b011],ALU_DR['b000]> 
                                                           74          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b011],ALU_DR['b000]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b011],ALU_DR['b000]> 
                                                           58          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b011],ALU_DR['b000]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b011],ALU_DR['b000]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b011],ALU_DR['b000]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b011],ALU_DR['b000]> 
                                                           56          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b011],ALU_DR['b000]> 
                                                           59          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b100],ALU_DR['b000]> 
                                                           84          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b100],ALU_DR['b000]> 
                                                           56          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b100],ALU_DR['b000]> 
                                                           50          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b100],ALU_DR['b000]> 
                                                           57          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b100],ALU_DR['b000]> 
                                                           56          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b100],ALU_DR['b000]> 
                                                           65          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b100],ALU_DR['b000]> 
                                                           63          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b100],ALU_DR['b000]> 
                                                           69          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b101],ALU_DR['b000]> 
                                                           63          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b101],ALU_DR['b000]> 
                                                           68          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b101],ALU_DR['b000]> 
                                                           57          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b101],ALU_DR['b000]> 
                                                           51          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b101],ALU_DR['b000]> 
                                                           65          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b101],ALU_DR['b000]> 
                                                           70          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b101],ALU_DR['b000]> 
                                                           60          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b101],ALU_DR['b000]> 
                                                           63          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b110],ALU_DR['b000]> 
                                                           59          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b110],ALU_DR['b000]> 
                                                           79          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b110],ALU_DR['b000]> 
                                                           68          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b110],ALU_DR['b000]> 
                                                           55          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b110],ALU_DR['b000]> 
                                                           72          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b110],ALU_DR['b000]> 
                                                           55          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b110],ALU_DR['b000]> 
                                                           63          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b110],ALU_DR['b000]> 
                                                           56          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b111],ALU_DR['b000]> 
                                                           62          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b111],ALU_DR['b000]> 
                                                           79          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b111],ALU_DR['b000]> 
                                                           86          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b111],ALU_DR['b000]> 
                                                           86          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b111],ALU_DR['b000]> 
                                                           71          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b111],ALU_DR['b000]> 
                                                           70          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b111],ALU_DR['b000]> 
                                                           83          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b111],ALU_DR['b000]> 
                                                           72          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b000],ALU_DR['b001]> 
                                                           49          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b000],ALU_DR['b001]> 
                                                           68          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b000],ALU_DR['b001]> 
                                                           66          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b000],ALU_DR['b001]> 
                                                           82          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b000],ALU_DR['b001]> 
                                                           70          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b000],ALU_DR['b001]> 
                                                           79          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b000],ALU_DR['b001]> 
                                                           54          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b000],ALU_DR['b001]> 
                                                           59          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b001],ALU_DR['b001]> 
                                                           77          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b001],ALU_DR['b001]> 
                                                           55          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b001],ALU_DR['b001]> 
                                                           78          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b001],ALU_DR['b001]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b001],ALU_DR['b001]> 
                                                           62          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b001],ALU_DR['b001]> 
                                                           55          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b001],ALU_DR['b001]> 
                                                           67          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b001],ALU_DR['b001]> 
                                                           64          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b010],ALU_DR['b001]> 
                                                           57          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b010],ALU_DR['b001]> 
                                                           80          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b010],ALU_DR['b001]> 
                                                           68          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b010],ALU_DR['b001]> 
                                                           65          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b010],ALU_DR['b001]> 
                                                           63          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b010],ALU_DR['b001]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b010],ALU_DR['b001]> 
                                                           57          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b010],ALU_DR['b001]> 
                                                           52          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b011],ALU_DR['b001]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b011],ALU_DR['b001]> 
                                                           65          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b011],ALU_DR['b001]> 
                                                           73          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b011],ALU_DR['b001]> 
                                                           73          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b011],ALU_DR['b001]> 
                                                           57          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b011],ALU_DR['b001]> 
                                                           49          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b011],ALU_DR['b001]> 
                                                           75          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b011],ALU_DR['b001]> 
                                                           60          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b100],ALU_DR['b001]> 
                                                           70          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b100],ALU_DR['b001]> 
                                                           74          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b100],ALU_DR['b001]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b100],ALU_DR['b001]> 
                                                           66          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b100],ALU_DR['b001]> 
                                                           70          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b100],ALU_DR['b001]> 
                                                           48          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b100],ALU_DR['b001]> 
                                                           77          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b100],ALU_DR['b001]> 
                                                           73          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b101],ALU_DR['b001]> 
                                                           54          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b101],ALU_DR['b001]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b101],ALU_DR['b001]> 
                                                           71          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b101],ALU_DR['b001]> 
                                                           76          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b101],ALU_DR['b001]> 
                                                           68          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b101],ALU_DR['b001]> 
                                                           52          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b101],ALU_DR['b001]> 
                                                           54          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b101],ALU_DR['b001]> 
                                                           59          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b110],ALU_DR['b001]> 
                                                           58          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b110],ALU_DR['b001]> 
                                                           58          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b110],ALU_DR['b001]> 
                                                           80          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b110],ALU_DR['b001]> 
                                                           77          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b110],ALU_DR['b001]> 
                                                           77          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b110],ALU_DR['b001]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b110],ALU_DR['b001]> 
                                                           58          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b110],ALU_DR['b001]> 
                                                           59          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b111],ALU_DR['b001]> 
                                                           43          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b111],ALU_DR['b001]> 
                                                           58          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b111],ALU_DR['b001]> 
                                                           58          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b111],ALU_DR['b001]> 
                                                           64          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b111],ALU_DR['b001]> 
                                                           76          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b111],ALU_DR['b001]> 
                                                           59          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b111],ALU_DR['b001]> 
                                                           59          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b111],ALU_DR['b001]> 
                                                           67          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b000],ALU_DR['b010]> 
                                                           70          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b000],ALU_DR['b010]> 
                                                           51          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b000],ALU_DR['b010]> 
                                                           68          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b000],ALU_DR['b010]> 
                                                           42          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b000],ALU_DR['b010]> 
                                                           50          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b000],ALU_DR['b010]> 
                                                           74          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b000],ALU_DR['b010]> 
                                                           71          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b000],ALU_DR['b010]> 
                                                           64          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b001],ALU_DR['b010]> 
                                                           55          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b001],ALU_DR['b010]> 
                                                           79          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b001],ALU_DR['b010]> 
                                                           73          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b001],ALU_DR['b010]> 
                                                           55          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b001],ALU_DR['b010]> 
                                                           66          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b001],ALU_DR['b010]> 
                                                           65          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b001],ALU_DR['b010]> 
                                                           42          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b001],ALU_DR['b010]> 
                                                           72          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b010],ALU_DR['b010]> 
                                                           59          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b010],ALU_DR['b010]> 
                                                           67          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b010],ALU_DR['b010]> 
                                                           73          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b010],ALU_DR['b010]> 
                                                           73          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b010],ALU_DR['b010]> 
                                                           66          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b010],ALU_DR['b010]> 
                                                           69          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b010],ALU_DR['b010]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b010],ALU_DR['b010]> 
                                                           73          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b011],ALU_DR['b010]> 
                                                           74          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b011],ALU_DR['b010]> 
                                                           75          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b011],ALU_DR['b010]> 
                                                           56          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b011],ALU_DR['b010]> 
                                                           67          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b011],ALU_DR['b010]> 
                                                           59          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b011],ALU_DR['b010]> 
                                                           43          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b011],ALU_DR['b010]> 
                                                           69          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b011],ALU_DR['b010]> 
                                                           55          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b100],ALU_DR['b010]> 
                                                           51          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b100],ALU_DR['b010]> 
                                                           72          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b100],ALU_DR['b010]> 
                                                           62          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b100],ALU_DR['b010]> 
                                                           66          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b100],ALU_DR['b010]> 
                                                           54          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b100],ALU_DR['b010]> 
                                                           80          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b100],ALU_DR['b010]> 
                                                           80          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b100],ALU_DR['b010]> 
                                                           55          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b101],ALU_DR['b010]> 
                                                           53          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b101],ALU_DR['b010]> 
                                                           82          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b101],ALU_DR['b010]> 
                                                           72          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b101],ALU_DR['b010]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b101],ALU_DR['b010]> 
                                                           66          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b101],ALU_DR['b010]> 
                                                           63          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b101],ALU_DR['b010]> 
                                                           64          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b101],ALU_DR['b010]> 
                                                           63          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b110],ALU_DR['b010]> 
                                                           58          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b110],ALU_DR['b010]> 
                                                           62          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b110],ALU_DR['b010]> 
                                                           83          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b110],ALU_DR['b010]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b110],ALU_DR['b010]> 
                                                           75          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b110],ALU_DR['b010]> 
                                                           59          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b110],ALU_DR['b010]> 
                                                           67          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b110],ALU_DR['b010]> 
                                                           70          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b111],ALU_DR['b010]> 
                                                           65          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b111],ALU_DR['b010]> 
                                                           81          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b111],ALU_DR['b010]> 
                                                           65          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b111],ALU_DR['b010]> 
                                                           59          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b111],ALU_DR['b010]> 
                                                           66          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b111],ALU_DR['b010]> 
                                                           59          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b111],ALU_DR['b010]> 
                                                           49          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b111],ALU_DR['b010]> 
                                                           67          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b000],ALU_DR['b011]> 
                                                           73          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b000],ALU_DR['b011]> 
                                                           92          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b000],ALU_DR['b011]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b000],ALU_DR['b011]> 
                                                           72          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b000],ALU_DR['b011]> 
                                                           63          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b000],ALU_DR['b011]> 
                                                           62          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b000],ALU_DR['b011]> 
                                                           63          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b000],ALU_DR['b011]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b001],ALU_DR['b011]> 
                                                           74          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b001],ALU_DR['b011]> 
                                                           56          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b001],ALU_DR['b011]> 
                                                           69          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b001],ALU_DR['b011]> 
                                                           69          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b001],ALU_DR['b011]> 
                                                           55          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b001],ALU_DR['b011]> 
                                                           81          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b001],ALU_DR['b011]> 
                                                           62          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b001],ALU_DR['b011]> 
                                                           78          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b010],ALU_DR['b011]> 
                                                           77          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b010],ALU_DR['b011]> 
                                                           59          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b010],ALU_DR['b011]> 
                                                           73          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b010],ALU_DR['b011]> 
                                                           68          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b010],ALU_DR['b011]> 
                                                           81          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b010],ALU_DR['b011]> 
                                                           82          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b010],ALU_DR['b011]> 
                                                           73          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b010],ALU_DR['b011]> 
                                                           69          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b011],ALU_DR['b011]> 
                                                           67          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b011],ALU_DR['b011]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b011],ALU_DR['b011]> 
                                                           50          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b011],ALU_DR['b011]> 
                                                           58          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b011],ALU_DR['b011]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b011],ALU_DR['b011]> 
                                                           79          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b011],ALU_DR['b011]> 
                                                           79          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b011],ALU_DR['b011]> 
                                                           57          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b100],ALU_DR['b011]> 
                                                           57          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b100],ALU_DR['b011]> 
                                                           68          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b100],ALU_DR['b011]> 
                                                           78          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b100],ALU_DR['b011]> 
                                                           54          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b100],ALU_DR['b011]> 
                                                           65          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b100],ALU_DR['b011]> 
                                                           76          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b100],ALU_DR['b011]> 
                                                           84          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b100],ALU_DR['b011]> 
                                                           55          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b101],ALU_DR['b011]> 
                                                           63          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b101],ALU_DR['b011]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b101],ALU_DR['b011]> 
                                                           56          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b101],ALU_DR['b011]> 
                                                           59          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b101],ALU_DR['b011]> 
                                                           72          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b101],ALU_DR['b011]> 
                                                           74          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b101],ALU_DR['b011]> 
                                                           49          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b101],ALU_DR['b011]> 
                                                           50          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b110],ALU_DR['b011]> 
                                                           65          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b110],ALU_DR['b011]> 
                                                           58          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b110],ALU_DR['b011]> 
                                                           62          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b110],ALU_DR['b011]> 
                                                           71          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b110],ALU_DR['b011]> 
                                                           60          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b110],ALU_DR['b011]> 
                                                           64          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b110],ALU_DR['b011]> 
                                                           70          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b110],ALU_DR['b011]> 
                                                           57          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b111],ALU_DR['b011]> 
                                                           64          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b111],ALU_DR['b011]> 
                                                           62          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b111],ALU_DR['b011]> 
                                                           66          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b111],ALU_DR['b011]> 
                                                           48          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b111],ALU_DR['b011]> 
                                                           55          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b111],ALU_DR['b011]> 
                                                           73          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b111],ALU_DR['b011]> 
                                                           57          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b111],ALU_DR['b011]> 
                                                           59          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b000],ALU_DR['b100]> 
                                                           69          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b000],ALU_DR['b100]> 
                                                           60          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b000],ALU_DR['b100]> 
                                                           60          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b000],ALU_DR['b100]> 
                                                           70          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b000],ALU_DR['b100]> 
                                                           71          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b000],ALU_DR['b100]> 
                                                           76          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b000],ALU_DR['b100]> 
                                                           71          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b000],ALU_DR['b100]> 
                                                           51          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b001],ALU_DR['b100]> 
                                                           54          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b001],ALU_DR['b100]> 
                                                           72          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b001],ALU_DR['b100]> 
                                                           63          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b001],ALU_DR['b100]> 
                                                           81          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b001],ALU_DR['b100]> 
                                                           72          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b001],ALU_DR['b100]> 
                                                           73          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b001],ALU_DR['b100]> 
                                                           80          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b001],ALU_DR['b100]> 
                                                           48          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b010],ALU_DR['b100]> 
                                                           77          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b010],ALU_DR['b100]> 
                                                           58          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b010],ALU_DR['b100]> 
                                                           60          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b010],ALU_DR['b100]> 
                                                           81          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b010],ALU_DR['b100]> 
                                                           70          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b010],ALU_DR['b100]> 
                                                           55          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b010],ALU_DR['b100]> 
                                                           70          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b010],ALU_DR['b100]> 
                                                           85          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b011],ALU_DR['b100]> 
                                                           73          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b011],ALU_DR['b100]> 
                                                           70          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b011],ALU_DR['b100]> 
                                                           55          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b011],ALU_DR['b100]> 
                                                           54          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b011],ALU_DR['b100]> 
                                                           54          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b011],ALU_DR['b100]> 
                                                           76          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b011],ALU_DR['b100]> 
                                                           65          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b011],ALU_DR['b100]> 
                                                           54          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b100],ALU_DR['b100]> 
                                                           54          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b100],ALU_DR['b100]> 
                                                           57          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b100],ALU_DR['b100]> 
                                                           55          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b100],ALU_DR['b100]> 
                                                           73          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b100],ALU_DR['b100]> 
                                                           52          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b100],ALU_DR['b100]> 
                                                           68          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b100],ALU_DR['b100]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b100],ALU_DR['b100]> 
                                                           68          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b101],ALU_DR['b100]> 
                                                           64          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b101],ALU_DR['b100]> 
                                                           73          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b101],ALU_DR['b100]> 
                                                           90          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b101],ALU_DR['b100]> 
                                                           57          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b101],ALU_DR['b100]> 
                                                           62          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b101],ALU_DR['b100]> 
                                                           56          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b101],ALU_DR['b100]> 
                                                           59          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b101],ALU_DR['b100]> 
                                                           60          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b110],ALU_DR['b100]> 
                                                           71          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b110],ALU_DR['b100]> 
                                                           72          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b110],ALU_DR['b100]> 
                                                           71          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b110],ALU_DR['b100]> 
                                                           64          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b110],ALU_DR['b100]> 
                                                           64          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b110],ALU_DR['b100]> 
                                                           53          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b110],ALU_DR['b100]> 
                                                           74          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b110],ALU_DR['b100]> 
                                                           52          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b111],ALU_DR['b100]> 
                                                           58          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b111],ALU_DR['b100]> 
                                                           68          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b111],ALU_DR['b100]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b111],ALU_DR['b100]> 
                                                           59          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b111],ALU_DR['b100]> 
                                                           48          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b111],ALU_DR['b100]> 
                                                           65          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b111],ALU_DR['b100]> 
                                                           57          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b111],ALU_DR['b100]> 
                                                           72          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b000],ALU_DR['b101]> 
                                                           55          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b000],ALU_DR['b101]> 
                                                           79          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b000],ALU_DR['b101]> 
                                                           75          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b000],ALU_DR['b101]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b000],ALU_DR['b101]> 
                                                           60          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b000],ALU_DR['b101]> 
                                                           63          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b000],ALU_DR['b101]> 
                                                           43          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b000],ALU_DR['b101]> 
                                                           79          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b001],ALU_DR['b101]> 
                                                           79          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b001],ALU_DR['b101]> 
                                                           53          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b001],ALU_DR['b101]> 
                                                           77          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b001],ALU_DR['b101]> 
                                                           68          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b001],ALU_DR['b101]> 
                                                           72          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b001],ALU_DR['b101]> 
                                                           75          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b001],ALU_DR['b101]> 
                                                           68          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b001],ALU_DR['b101]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b010],ALU_DR['b101]> 
                                                           62          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b010],ALU_DR['b101]> 
                                                           69          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b010],ALU_DR['b101]> 
                                                           58          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b010],ALU_DR['b101]> 
                                                           65          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b010],ALU_DR['b101]> 
                                                           51          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b010],ALU_DR['b101]> 
                                                           52          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b010],ALU_DR['b101]> 
                                                           73          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b010],ALU_DR['b101]> 
                                                           85          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b011],ALU_DR['b101]> 
                                                           63          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b011],ALU_DR['b101]> 
                                                           89          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b011],ALU_DR['b101]> 
                                                           62          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b011],ALU_DR['b101]> 
                                                           59          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b011],ALU_DR['b101]> 
                                                           52          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b011],ALU_DR['b101]> 
                                                           47          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b011],ALU_DR['b101]> 
                                                           67          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b011],ALU_DR['b101]> 
                                                           58          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b100],ALU_DR['b101]> 
                                                           57          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b100],ALU_DR['b101]> 
                                                           54          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b100],ALU_DR['b101]> 
                                                           69          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b100],ALU_DR['b101]> 
                                                           55          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b100],ALU_DR['b101]> 
                                                           56          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b100],ALU_DR['b101]> 
                                                           72          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b100],ALU_DR['b101]> 
                                                           69          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b100],ALU_DR['b101]> 
                                                           72          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b101],ALU_DR['b101]> 
                                                           57          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b101],ALU_DR['b101]> 
                                                           56          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b101],ALU_DR['b101]> 
                                                           69          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b101],ALU_DR['b101]> 
                                                           70          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b101],ALU_DR['b101]> 
                                                           62          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b101],ALU_DR['b101]> 
                                                           71          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b101],ALU_DR['b101]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b101],ALU_DR['b101]> 
                                                           68          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b110],ALU_DR['b101]> 
                                                           58          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b110],ALU_DR['b101]> 
                                                           72          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b110],ALU_DR['b101]> 
                                                           54          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b110],ALU_DR['b101]> 
                                                           47          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b110],ALU_DR['b101]> 
                                                           53          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b110],ALU_DR['b101]> 
                                                           63          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b110],ALU_DR['b101]> 
                                                           70          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b110],ALU_DR['b101]> 
                                                           64          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b111],ALU_DR['b101]> 
                                                           66          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b111],ALU_DR['b101]> 
                                                           57          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b111],ALU_DR['b101]> 
                                                           77          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b111],ALU_DR['b101]> 
                                                           56          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b111],ALU_DR['b101]> 
                                                           79          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b111],ALU_DR['b101]> 
                                                           57          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b111],ALU_DR['b101]> 
                                                           79          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b111],ALU_DR['b101]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b000],ALU_DR['b110]> 
                                                           68          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b000],ALU_DR['b110]> 
                                                           66          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b000],ALU_DR['b110]> 
                                                           63          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b000],ALU_DR['b110]> 
                                                           69          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b000],ALU_DR['b110]> 
                                                           62          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b000],ALU_DR['b110]> 
                                                           72          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b000],ALU_DR['b110]> 
                                                           58          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b000],ALU_DR['b110]> 
                                                           69          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b001],ALU_DR['b110]> 
                                                           64          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b001],ALU_DR['b110]> 
                                                           62          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b001],ALU_DR['b110]> 
                                                           62          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b001],ALU_DR['b110]> 
                                                           65          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b001],ALU_DR['b110]> 
                                                           69          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b001],ALU_DR['b110]> 
                                                           58          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b001],ALU_DR['b110]> 
                                                           63          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b001],ALU_DR['b110]> 
                                                           56          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b010],ALU_DR['b110]> 
                                                           67          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b010],ALU_DR['b110]> 
                                                           53          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b010],ALU_DR['b110]> 
                                                           58          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b010],ALU_DR['b110]> 
                                                           65          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b010],ALU_DR['b110]> 
                                                           59          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b010],ALU_DR['b110]> 
                                                           56          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b010],ALU_DR['b110]> 
                                                           65          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b010],ALU_DR['b110]> 
                                                           75          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b011],ALU_DR['b110]> 
                                                           62          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b011],ALU_DR['b110]> 
                                                           57          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b011],ALU_DR['b110]> 
                                                           65          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b011],ALU_DR['b110]> 
                                                           64          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b011],ALU_DR['b110]> 
                                                           56          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b011],ALU_DR['b110]> 
                                                           69          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b011],ALU_DR['b110]> 
                                                           71          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b011],ALU_DR['b110]> 
                                                           64          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b100],ALU_DR['b110]> 
                                                           63          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b100],ALU_DR['b110]> 
                                                           74          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b100],ALU_DR['b110]> 
                                                           73          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b100],ALU_DR['b110]> 
                                                           48          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b100],ALU_DR['b110]> 
                                                           51          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b100],ALU_DR['b110]> 
                                                           60          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b100],ALU_DR['b110]> 
                                                           66          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b100],ALU_DR['b110]> 
                                                           68          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b101],ALU_DR['b110]> 
                                                           71          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b101],ALU_DR['b110]> 
                                                           62          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b101],ALU_DR['b110]> 
                                                           62          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b101],ALU_DR['b110]> 
                                                           67          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b101],ALU_DR['b110]> 
                                                           65          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b101],ALU_DR['b110]> 
                                                           68          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b101],ALU_DR['b110]> 
                                                           72          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b101],ALU_DR['b110]> 
                                                           63          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b110],ALU_DR['b110]> 
                                                           66          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b110],ALU_DR['b110]> 
                                                           65          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b110],ALU_DR['b110]> 
                                                           72          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b110],ALU_DR['b110]> 
                                                           52          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b110],ALU_DR['b110]> 
                                                           56          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b110],ALU_DR['b110]> 
                                                           69          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b110],ALU_DR['b110]> 
                                                           56          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b110],ALU_DR['b110]> 
                                                           43          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b111],ALU_DR['b110]> 
                                                           55          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b111],ALU_DR['b110]> 
                                                           64          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b111],ALU_DR['b110]> 
                                                           67          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b111],ALU_DR['b110]> 
                                                           62          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b111],ALU_DR['b110]> 
                                                           67          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b111],ALU_DR['b110]> 
                                                           67          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b111],ALU_DR['b110]> 
                                                           83          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b111],ALU_DR['b110]> 
                                                           70          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b000],ALU_DR['b111]> 
                                                           88          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b000],ALU_DR['b111]> 
                                                           65          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b000],ALU_DR['b111]> 
                                                           59          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b000],ALU_DR['b111]> 
                                                           81          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b000],ALU_DR['b111]> 
                                                           74          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b000],ALU_DR['b111]> 
                                                           64          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b000],ALU_DR['b111]> 
                                                           69          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b000],ALU_DR['b111]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b001],ALU_DR['b111]> 
                                                           63          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b001],ALU_DR['b111]> 
                                                           74          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b001],ALU_DR['b111]> 
                                                           69          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b001],ALU_DR['b111]> 
                                                           81          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b001],ALU_DR['b111]> 
                                                           75          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b001],ALU_DR['b111]> 
                                                           56          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b001],ALU_DR['b111]> 
                                                           64          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b001],ALU_DR['b111]> 
                                                           71          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b010],ALU_DR['b111]> 
                                                           59          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b010],ALU_DR['b111]> 
                                                           58          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b010],ALU_DR['b111]> 
                                                           71          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b010],ALU_DR['b111]> 
                                                           74          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b010],ALU_DR['b111]> 
                                                           66          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b010],ALU_DR['b111]> 
                                                           67          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b010],ALU_DR['b111]> 
                                                           53          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b010],ALU_DR['b111]> 
                                                           73          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b011],ALU_DR['b111]> 
                                                           66          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b011],ALU_DR['b111]> 
                                                           84          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b011],ALU_DR['b111]> 
                                                           52          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b011],ALU_DR['b111]> 
                                                           48          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b011],ALU_DR['b111]> 
                                                           60          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b011],ALU_DR['b111]> 
                                                           70          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b011],ALU_DR['b111]> 
                                                           66          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b011],ALU_DR['b111]> 
                                                           50          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b100],ALU_DR['b111]> 
                                                           66          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b100],ALU_DR['b111]> 
                                                           66          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b100],ALU_DR['b111]> 
                                                           43          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b100],ALU_DR['b111]> 
                                                           62          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b100],ALU_DR['b111]> 
                                                           68          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b100],ALU_DR['b111]> 
                                                           75          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b100],ALU_DR['b111]> 
                                                           48          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b100],ALU_DR['b111]> 
                                                           72          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b101],ALU_DR['b111]> 
                                                           55          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b101],ALU_DR['b111]> 
                                                           59          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b101],ALU_DR['b111]> 
                                                           68          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b101],ALU_DR['b111]> 
                                                           80          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b101],ALU_DR['b111]> 
                                                           67          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b101],ALU_DR['b111]> 
                                                           52          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b101],ALU_DR['b111]> 
                                                           81          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b101],ALU_DR['b111]> 
                                                           67          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b110],ALU_DR['b111]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b110],ALU_DR['b111]> 
                                                           47          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b110],ALU_DR['b111]> 
                                                           63          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b110],ALU_DR['b111]> 
                                                           69          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b110],ALU_DR['b111]> 
                                                           60          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b110],ALU_DR['b111]> 
                                                           64          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b110],ALU_DR['b111]> 
                                                           53          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b110],ALU_DR['b111]> 
                                                           54          1 Covered                   
        bin <AND_p,ALU_SR1['b000],ALU_SR2['b111],ALU_DR['b111]> 
                                                           61          1 Covered                   
        bin <AND_p,ALU_SR1['b001],ALU_SR2['b111],ALU_DR['b111]> 
                                                           79          1 Covered                   
        bin <AND_p,ALU_SR1['b010],ALU_SR2['b111],ALU_DR['b111]> 
                                                           57          1 Covered                   
        bin <AND_p,ALU_SR1['b011],ALU_SR2['b111],ALU_DR['b111]> 
                                                           62          1 Covered                   
        bin <AND_p,ALU_SR1['b100],ALU_SR2['b111],ALU_DR['b111]> 
                                                           79          1 Covered                   
        bin <AND_p,ALU_SR1['b101],ALU_SR2['b111],ALU_DR['b111]> 
                                                           58          1 Covered                   
        bin <AND_p,ALU_SR1['b110],ALU_SR2['b111],ALU_DR['b111]> 
                                                           65          1 Covered                   
        bin <AND_p,ALU_SR1['b111],ALU_SR2['b111],ALU_DR['b111]> 
                                                           72          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b000],ALU_DR['b000]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b000],ALU_DR['b000]> 
                                                           62          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b000],ALU_DR['b000]> 
                                                           68          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b000],ALU_DR['b000]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b000],ALU_DR['b000]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b000],ALU_DR['b000]> 
                                                           44          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b000],ALU_DR['b000]> 
                                                           56          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b000],ALU_DR['b000]> 
                                                           79          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b001],ALU_DR['b000]> 
                                                           56          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b001],ALU_DR['b000]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b001],ALU_DR['b000]> 
                                                           70          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b001],ALU_DR['b000]> 
                                                           69          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b001],ALU_DR['b000]> 
                                                           43          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b001],ALU_DR['b000]> 
                                                           68          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b001],ALU_DR['b000]> 
                                                           63          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b001],ALU_DR['b000]> 
                                                           51          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b010],ALU_DR['b000]> 
                                                           62          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b010],ALU_DR['b000]> 
                                                           66          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b010],ALU_DR['b000]> 
                                                           68          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b010],ALU_DR['b000]> 
                                                           72          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b010],ALU_DR['b000]> 
                                                           59          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b010],ALU_DR['b000]> 
                                                           70          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b010],ALU_DR['b000]> 
                                                           53          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b010],ALU_DR['b000]> 
                                                           66          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b011],ALU_DR['b000]> 
                                                           47          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b011],ALU_DR['b000]> 
                                                           68          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b011],ALU_DR['b000]> 
                                                           48          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b011],ALU_DR['b000]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b011],ALU_DR['b000]> 
                                                           56          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b011],ALU_DR['b000]> 
                                                           79          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b011],ALU_DR['b000]> 
                                                           71          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b011],ALU_DR['b000]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b100],ALU_DR['b000]> 
                                                           84          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b100],ALU_DR['b000]> 
                                                           73          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b100],ALU_DR['b000]> 
                                                           70          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b100],ALU_DR['b000]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b100],ALU_DR['b000]> 
                                                           69          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b100],ALU_DR['b000]> 
                                                           62          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b100],ALU_DR['b000]> 
                                                           71          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b100],ALU_DR['b000]> 
                                                           49          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b101],ALU_DR['b000]> 
                                                           53          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b101],ALU_DR['b000]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b101],ALU_DR['b000]> 
                                                           62          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b101],ALU_DR['b000]> 
                                                           75          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b101],ALU_DR['b000]> 
                                                           76          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b101],ALU_DR['b000]> 
                                                           60          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b101],ALU_DR['b000]> 
                                                           54          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b101],ALU_DR['b000]> 
                                                           57          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b110],ALU_DR['b000]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b110],ALU_DR['b000]> 
                                                           71          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b110],ALU_DR['b000]> 
                                                           68          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b110],ALU_DR['b000]> 
                                                           68          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b110],ALU_DR['b000]> 
                                                           72          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b110],ALU_DR['b000]> 
                                                           48          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b110],ALU_DR['b000]> 
                                                           74          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b110],ALU_DR['b000]> 
                                                           76          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b111],ALU_DR['b000]> 
                                                           44          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b111],ALU_DR['b000]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b111],ALU_DR['b000]> 
                                                           62          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b111],ALU_DR['b000]> 
                                                           68          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b111],ALU_DR['b000]> 
                                                           75          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b111],ALU_DR['b000]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b111],ALU_DR['b000]> 
                                                           54          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b111],ALU_DR['b000]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b000],ALU_DR['b001]> 
                                                           66          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b000],ALU_DR['b001]> 
                                                           68          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b000],ALU_DR['b001]> 
                                                           74          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b000],ALU_DR['b001]> 
                                                           75          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b000],ALU_DR['b001]> 
                                                           61          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b000],ALU_DR['b001]> 
                                                           52          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b000],ALU_DR['b001]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b000],ALU_DR['b001]> 
                                                           58          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b001],ALU_DR['b001]> 
                                                           69          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b001],ALU_DR['b001]> 
                                                           63          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b001],ALU_DR['b001]> 
                                                           84          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b001],ALU_DR['b001]> 
                                                           51          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b001],ALU_DR['b001]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b001],ALU_DR['b001]> 
                                                           72          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b001],ALU_DR['b001]> 
                                                           73          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b001],ALU_DR['b001]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b010],ALU_DR['b001]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b010],ALU_DR['b001]> 
                                                           73          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b010],ALU_DR['b001]> 
                                                           66          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b010],ALU_DR['b001]> 
                                                           72          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b010],ALU_DR['b001]> 
                                                           78          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b010],ALU_DR['b001]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b010],ALU_DR['b001]> 
                                                           66          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b010],ALU_DR['b001]> 
                                                           81          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b011],ALU_DR['b001]> 
                                                           59          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b011],ALU_DR['b001]> 
                                                           59          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b011],ALU_DR['b001]> 
                                                           81          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b011],ALU_DR['b001]> 
                                                           57          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b011],ALU_DR['b001]> 
                                                           56          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b011],ALU_DR['b001]> 
                                                           47          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b011],ALU_DR['b001]> 
                                                           55          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b011],ALU_DR['b001]> 
                                                           57          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b100],ALU_DR['b001]> 
                                                           51          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b100],ALU_DR['b001]> 
                                                           60          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b100],ALU_DR['b001]> 
                                                           63          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b100],ALU_DR['b001]> 
                                                           59          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b100],ALU_DR['b001]> 
                                                           66          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b100],ALU_DR['b001]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b100],ALU_DR['b001]> 
                                                           78          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b100],ALU_DR['b001]> 
                                                           52          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b101],ALU_DR['b001]> 
                                                           72          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b101],ALU_DR['b001]> 
                                                           72          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b101],ALU_DR['b001]> 
                                                           57          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b101],ALU_DR['b001]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b101],ALU_DR['b001]> 
                                                           49          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b101],ALU_DR['b001]> 
                                                           55          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b101],ALU_DR['b001]> 
                                                           60          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b101],ALU_DR['b001]> 
                                                           50          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b110],ALU_DR['b001]> 
                                                           68          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b110],ALU_DR['b001]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b110],ALU_DR['b001]> 
                                                           75          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b110],ALU_DR['b001]> 
                                                           63          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b110],ALU_DR['b001]> 
                                                           57          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b110],ALU_DR['b001]> 
                                                           62          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b110],ALU_DR['b001]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b110],ALU_DR['b001]> 
                                                           77          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b111],ALU_DR['b001]> 
                                                           87          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b111],ALU_DR['b001]> 
                                                           75          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b111],ALU_DR['b001]> 
                                                           47          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b111],ALU_DR['b001]> 
                                                           61          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b111],ALU_DR['b001]> 
                                                           51          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b111],ALU_DR['b001]> 
                                                           73          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b111],ALU_DR['b001]> 
                                                           60          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b111],ALU_DR['b001]> 
                                                           80          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b000],ALU_DR['b010]> 
                                                           59          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b000],ALU_DR['b010]> 
                                                           54          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b000],ALU_DR['b010]> 
                                                           55          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b000],ALU_DR['b010]> 
                                                           71          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b000],ALU_DR['b010]> 
                                                           51          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b000],ALU_DR['b010]> 
                                                           56          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b000],ALU_DR['b010]> 
                                                           55          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b000],ALU_DR['b010]> 
                                                           61          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b001],ALU_DR['b010]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b001],ALU_DR['b010]> 
                                                           58          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b001],ALU_DR['b010]> 
                                                           82          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b001],ALU_DR['b010]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b001],ALU_DR['b010]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b001],ALU_DR['b010]> 
                                                           55          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b001],ALU_DR['b010]> 
                                                           46          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b001],ALU_DR['b010]> 
                                                           82          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b010],ALU_DR['b010]> 
                                                           61          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b010],ALU_DR['b010]> 
                                                           59          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b010],ALU_DR['b010]> 
                                                           48          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b010],ALU_DR['b010]> 
                                                           74          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b010],ALU_DR['b010]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b010],ALU_DR['b010]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b010],ALU_DR['b010]> 
                                                           62          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b010],ALU_DR['b010]> 
                                                           62          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b011],ALU_DR['b010]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b011],ALU_DR['b010]> 
                                                           70          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b011],ALU_DR['b010]> 
                                                           66          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b011],ALU_DR['b010]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b011],ALU_DR['b010]> 
                                                           73          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b011],ALU_DR['b010]> 
                                                           70          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b011],ALU_DR['b010]> 
                                                           51          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b011],ALU_DR['b010]> 
                                                           80          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b100],ALU_DR['b010]> 
                                                           51          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b100],ALU_DR['b010]> 
                                                           63          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b100],ALU_DR['b010]> 
                                                           59          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b100],ALU_DR['b010]> 
                                                           72          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b100],ALU_DR['b010]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b100],ALU_DR['b010]> 
                                                           62          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b100],ALU_DR['b010]> 
                                                           60          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b100],ALU_DR['b010]> 
                                                           56          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b101],ALU_DR['b010]> 
                                                           62          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b101],ALU_DR['b010]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b101],ALU_DR['b010]> 
                                                           60          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b101],ALU_DR['b010]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b101],ALU_DR['b010]> 
                                                           57          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b101],ALU_DR['b010]> 
                                                           54          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b101],ALU_DR['b010]> 
                                                           70          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b101],ALU_DR['b010]> 
                                                           57          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b110],ALU_DR['b010]> 
                                                           58          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b110],ALU_DR['b010]> 
                                                           68          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b110],ALU_DR['b010]> 
                                                           36          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b110],ALU_DR['b010]> 
                                                           95          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b110],ALU_DR['b010]> 
                                                           69          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b110],ALU_DR['b010]> 
                                                           66          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b110],ALU_DR['b010]> 
                                                           74          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b110],ALU_DR['b010]> 
                                                           55          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b111],ALU_DR['b010]> 
                                                           51          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b111],ALU_DR['b010]> 
                                                           78          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b111],ALU_DR['b010]> 
                                                           47          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b111],ALU_DR['b010]> 
                                                           70          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b111],ALU_DR['b010]> 
                                                           89          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b111],ALU_DR['b010]> 
                                                           75          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b111],ALU_DR['b010]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b111],ALU_DR['b010]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b000],ALU_DR['b011]> 
                                                           55          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b000],ALU_DR['b011]> 
                                                           56          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b000],ALU_DR['b011]> 
                                                           48          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b000],ALU_DR['b011]> 
                                                           70          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b000],ALU_DR['b011]> 
                                                           75          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b000],ALU_DR['b011]> 
                                                           75          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b000],ALU_DR['b011]> 
                                                           60          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b000],ALU_DR['b011]> 
                                                           57          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b001],ALU_DR['b011]> 
                                                           79          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b001],ALU_DR['b011]> 
                                                           62          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b001],ALU_DR['b011]> 
                                                           75          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b001],ALU_DR['b011]> 
                                                           48          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b001],ALU_DR['b011]> 
                                                           71          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b001],ALU_DR['b011]> 
                                                           61          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b001],ALU_DR['b011]> 
                                                           68          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b001],ALU_DR['b011]> 
                                                           78          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b010],ALU_DR['b011]> 
                                                           66          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b010],ALU_DR['b011]> 
                                                           58          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b010],ALU_DR['b011]> 
                                                           69          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b010],ALU_DR['b011]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b010],ALU_DR['b011]> 
                                                           66          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b010],ALU_DR['b011]> 
                                                           54          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b010],ALU_DR['b011]> 
                                                           59          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b010],ALU_DR['b011]> 
                                                           75          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b011],ALU_DR['b011]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b011],ALU_DR['b011]> 
                                                           76          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b011],ALU_DR['b011]> 
                                                           63          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b011],ALU_DR['b011]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b011],ALU_DR['b011]> 
                                                           72          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b011],ALU_DR['b011]> 
                                                           56          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b011],ALU_DR['b011]> 
                                                           45          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b011],ALU_DR['b011]> 
                                                           59          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b100],ALU_DR['b011]> 
                                                           66          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b100],ALU_DR['b011]> 
                                                           84          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b100],ALU_DR['b011]> 
                                                           60          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b100],ALU_DR['b011]> 
                                                           76          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b100],ALU_DR['b011]> 
                                                           58          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b100],ALU_DR['b011]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b100],ALU_DR['b011]> 
                                                           58          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b100],ALU_DR['b011]> 
                                                           62          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b101],ALU_DR['b011]> 
                                                           75          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b101],ALU_DR['b011]> 
                                                           62          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b101],ALU_DR['b011]> 
                                                           72          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b101],ALU_DR['b011]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b101],ALU_DR['b011]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b101],ALU_DR['b011]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b101],ALU_DR['b011]> 
                                                           55          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b101],ALU_DR['b011]> 
                                                           53          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b110],ALU_DR['b011]> 
                                                           55          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b110],ALU_DR['b011]> 
                                                           75          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b110],ALU_DR['b011]> 
                                                           50          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b110],ALU_DR['b011]> 
                                                           50          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b110],ALU_DR['b011]> 
                                                           53          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b110],ALU_DR['b011]> 
                                                           52          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b110],ALU_DR['b011]> 
                                                           58          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b110],ALU_DR['b011]> 
                                                           69          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b111],ALU_DR['b011]> 
                                                           52          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b111],ALU_DR['b011]> 
                                                           69          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b111],ALU_DR['b011]> 
                                                           77          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b111],ALU_DR['b011]> 
                                                           72          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b111],ALU_DR['b011]> 
                                                           71          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b111],ALU_DR['b011]> 
                                                           63          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b111],ALU_DR['b011]> 
                                                           59          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b111],ALU_DR['b011]> 
                                                           78          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b000],ALU_DR['b100]> 
                                                           68          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b000],ALU_DR['b100]> 
                                                           56          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b000],ALU_DR['b100]> 
                                                           73          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b000],ALU_DR['b100]> 
                                                           48          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b000],ALU_DR['b100]> 
                                                           86          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b000],ALU_DR['b100]> 
                                                           56          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b000],ALU_DR['b100]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b000],ALU_DR['b100]> 
                                                           76          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b001],ALU_DR['b100]> 
                                                           51          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b001],ALU_DR['b100]> 
                                                           56          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b001],ALU_DR['b100]> 
                                                           48          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b001],ALU_DR['b100]> 
                                                           73          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b001],ALU_DR['b100]> 
                                                           69          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b001],ALU_DR['b100]> 
                                                           66          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b001],ALU_DR['b100]> 
                                                           72          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b001],ALU_DR['b100]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b010],ALU_DR['b100]> 
                                                           68          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b010],ALU_DR['b100]> 
                                                           63          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b010],ALU_DR['b100]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b010],ALU_DR['b100]> 
                                                           73          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b010],ALU_DR['b100]> 
                                                           62          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b010],ALU_DR['b100]> 
                                                           54          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b010],ALU_DR['b100]> 
                                                           66          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b010],ALU_DR['b100]> 
                                                           62          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b011],ALU_DR['b100]> 
                                                           68          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b011],ALU_DR['b100]> 
                                                           55          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b011],ALU_DR['b100]> 
                                                           59          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b011],ALU_DR['b100]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b011],ALU_DR['b100]> 
                                                           60          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b011],ALU_DR['b100]> 
                                                           73          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b011],ALU_DR['b100]> 
                                                           60          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b011],ALU_DR['b100]> 
                                                           73          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b100],ALU_DR['b100]> 
                                                           74          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b100],ALU_DR['b100]> 
                                                           62          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b100],ALU_DR['b100]> 
                                                           71          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b100],ALU_DR['b100]> 
                                                           60          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b100],ALU_DR['b100]> 
                                                           63          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b100],ALU_DR['b100]> 
                                                           60          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b100],ALU_DR['b100]> 
                                                           56          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b100],ALU_DR['b100]> 
                                                           69          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b101],ALU_DR['b100]> 
                                                           76          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b101],ALU_DR['b100]> 
                                                           72          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b101],ALU_DR['b100]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b101],ALU_DR['b100]> 
                                                           72          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b101],ALU_DR['b100]> 
                                                           41          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b101],ALU_DR['b100]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b101],ALU_DR['b100]> 
                                                           66          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b101],ALU_DR['b100]> 
                                                           70          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b110],ALU_DR['b100]> 
                                                           81          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b110],ALU_DR['b100]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b110],ALU_DR['b100]> 
                                                           68          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b110],ALU_DR['b100]> 
                                                           51          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b110],ALU_DR['b100]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b110],ALU_DR['b100]> 
                                                           55          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b110],ALU_DR['b100]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b110],ALU_DR['b100]> 
                                                           62          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b111],ALU_DR['b100]> 
                                                           63          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b111],ALU_DR['b100]> 
                                                           59          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b111],ALU_DR['b100]> 
                                                           71          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b111],ALU_DR['b100]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b111],ALU_DR['b100]> 
                                                           53          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b111],ALU_DR['b100]> 
                                                           63          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b111],ALU_DR['b100]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b111],ALU_DR['b100]> 
                                                           61          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b000],ALU_DR['b101]> 
                                                           73          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b000],ALU_DR['b101]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b000],ALU_DR['b101]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b000],ALU_DR['b101]> 
                                                           44          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b000],ALU_DR['b101]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b000],ALU_DR['b101]> 
                                                           62          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b000],ALU_DR['b101]> 
                                                           58          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b000],ALU_DR['b101]> 
                                                           75          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b001],ALU_DR['b101]> 
                                                           63          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b001],ALU_DR['b101]> 
                                                           48          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b001],ALU_DR['b101]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b001],ALU_DR['b101]> 
                                                           59          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b001],ALU_DR['b101]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b001],ALU_DR['b101]> 
                                                           73          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b001],ALU_DR['b101]> 
                                                           53          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b001],ALU_DR['b101]> 
                                                           72          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b010],ALU_DR['b101]> 
                                                           66          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b010],ALU_DR['b101]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b010],ALU_DR['b101]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b010],ALU_DR['b101]> 
                                                           72          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b010],ALU_DR['b101]> 
                                                           54          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b010],ALU_DR['b101]> 
                                                           60          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b010],ALU_DR['b101]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b010],ALU_DR['b101]> 
                                                           74          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b011],ALU_DR['b101]> 
                                                           70          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b011],ALU_DR['b101]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b011],ALU_DR['b101]> 
                                                           56          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b011],ALU_DR['b101]> 
                                                           54          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b011],ALU_DR['b101]> 
                                                           69          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b011],ALU_DR['b101]> 
                                                           72          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b011],ALU_DR['b101]> 
                                                           61          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b011],ALU_DR['b101]> 
                                                           55          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b100],ALU_DR['b101]> 
                                                           74          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b100],ALU_DR['b101]> 
                                                           71          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b100],ALU_DR['b101]> 
                                                           70          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b100],ALU_DR['b101]> 
                                                           47          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b100],ALU_DR['b101]> 
                                                           69          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b100],ALU_DR['b101]> 
                                                           92          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b100],ALU_DR['b101]> 
                                                           79          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b100],ALU_DR['b101]> 
                                                           71          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b101],ALU_DR['b101]> 
                                                           61          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b101],ALU_DR['b101]> 
                                                           49          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b101],ALU_DR['b101]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b101],ALU_DR['b101]> 
                                                           45          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b101],ALU_DR['b101]> 
                                                           77          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b101],ALU_DR['b101]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b101],ALU_DR['b101]> 
                                                           51          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b101],ALU_DR['b101]> 
                                                           49          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b110],ALU_DR['b101]> 
                                                           68          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b110],ALU_DR['b101]> 
                                                           47          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b110],ALU_DR['b101]> 
                                                           63          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b110],ALU_DR['b101]> 
                                                           74          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b110],ALU_DR['b101]> 
                                                           74          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b110],ALU_DR['b101]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b110],ALU_DR['b101]> 
                                                           61          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b110],ALU_DR['b101]> 
                                                           53          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b111],ALU_DR['b101]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b111],ALU_DR['b101]> 
                                                           59          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b111],ALU_DR['b101]> 
                                                           61          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b111],ALU_DR['b101]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b111],ALU_DR['b101]> 
                                                           86          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b111],ALU_DR['b101]> 
                                                           60          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b111],ALU_DR['b101]> 
                                                           60          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b111],ALU_DR['b101]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b000],ALU_DR['b110]> 
                                                           74          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b000],ALU_DR['b110]> 
                                                           61          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b000],ALU_DR['b110]> 
                                                           60          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b000],ALU_DR['b110]> 
                                                           68          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b000],ALU_DR['b110]> 
                                                           74          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b000],ALU_DR['b110]> 
                                                           60          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b000],ALU_DR['b110]> 
                                                           52          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b000],ALU_DR['b110]> 
                                                           76          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b001],ALU_DR['b110]> 
                                                           62          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b001],ALU_DR['b110]> 
                                                           78          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b001],ALU_DR['b110]> 
                                                           52          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b001],ALU_DR['b110]> 
                                                           74          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b001],ALU_DR['b110]> 
                                                           42          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b001],ALU_DR['b110]> 
                                                           51          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b001],ALU_DR['b110]> 
                                                           48          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b001],ALU_DR['b110]> 
                                                           77          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b010],ALU_DR['b110]> 
                                                           74          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b010],ALU_DR['b110]> 
                                                           72          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b010],ALU_DR['b110]> 
                                                           61          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b010],ALU_DR['b110]> 
                                                           56          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b010],ALU_DR['b110]> 
                                                           55          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b010],ALU_DR['b110]> 
                                                           72          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b010],ALU_DR['b110]> 
                                                           59          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b010],ALU_DR['b110]> 
                                                           59          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b011],ALU_DR['b110]> 
                                                           47          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b011],ALU_DR['b110]> 
                                                           71          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b011],ALU_DR['b110]> 
                                                           76          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b011],ALU_DR['b110]> 
                                                           51          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b011],ALU_DR['b110]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b011],ALU_DR['b110]> 
                                                           77          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b011],ALU_DR['b110]> 
                                                           58          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b011],ALU_DR['b110]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b100],ALU_DR['b110]> 
                                                           77          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b100],ALU_DR['b110]> 
                                                           70          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b100],ALU_DR['b110]> 
                                                           60          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b100],ALU_DR['b110]> 
                                                           49          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b100],ALU_DR['b110]> 
                                                           73          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b100],ALU_DR['b110]> 
                                                           66          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b100],ALU_DR['b110]> 
                                                           42          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b100],ALU_DR['b110]> 
                                                           60          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b101],ALU_DR['b110]> 
                                                           68          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b101],ALU_DR['b110]> 
                                                           65          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b101],ALU_DR['b110]> 
                                                           54          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b101],ALU_DR['b110]> 
                                                           76          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b101],ALU_DR['b110]> 
                                                           55          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b101],ALU_DR['b110]> 
                                                           63          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b101],ALU_DR['b110]> 
                                                           62          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b101],ALU_DR['b110]> 
                                                           80          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b110],ALU_DR['b110]> 
                                                           51          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b110],ALU_DR['b110]> 
                                                           78          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b110],ALU_DR['b110]> 
                                                           80          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b110],ALU_DR['b110]> 
                                                           73          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b110],ALU_DR['b110]> 
                                                           76          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b110],ALU_DR['b110]> 
                                                           69          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b110],ALU_DR['b110]> 
                                                           76          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b110],ALU_DR['b110]> 
                                                           63          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b111],ALU_DR['b110]> 
                                                           75          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b111],ALU_DR['b110]> 
                                                           73          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b111],ALU_DR['b110]> 
                                                           85          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b111],ALU_DR['b110]> 
                                                           49          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b111],ALU_DR['b110]> 
                                                           55          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b111],ALU_DR['b110]> 
                                                           71          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b111],ALU_DR['b110]> 
                                                           82          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b111],ALU_DR['b110]> 
                                                           58          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b000],ALU_DR['b111]> 
                                                           45          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b000],ALU_DR['b111]> 
                                                           58          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b000],ALU_DR['b111]> 
                                                           48          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b000],ALU_DR['b111]> 
                                                           79          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b000],ALU_DR['b111]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b000],ALU_DR['b111]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b000],ALU_DR['b111]> 
                                                           58          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b000],ALU_DR['b111]> 
                                                           56          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b001],ALU_DR['b111]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b001],ALU_DR['b111]> 
                                                           57          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b001],ALU_DR['b111]> 
                                                           55          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b001],ALU_DR['b111]> 
                                                           63          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b001],ALU_DR['b111]> 
                                                           73          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b001],ALU_DR['b111]> 
                                                           69          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b001],ALU_DR['b111]> 
                                                           77          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b001],ALU_DR['b111]> 
                                                           55          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b010],ALU_DR['b111]> 
                                                           62          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b010],ALU_DR['b111]> 
                                                           53          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b010],ALU_DR['b111]> 
                                                           71          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b010],ALU_DR['b111]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b010],ALU_DR['b111]> 
                                                           59          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b010],ALU_DR['b111]> 
                                                           70          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b010],ALU_DR['b111]> 
                                                           60          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b010],ALU_DR['b111]> 
                                                           63          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b011],ALU_DR['b111]> 
                                                           72          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b011],ALU_DR['b111]> 
                                                           57          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b011],ALU_DR['b111]> 
                                                           66          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b011],ALU_DR['b111]> 
                                                           51          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b011],ALU_DR['b111]> 
                                                           66          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b011],ALU_DR['b111]> 
                                                           60          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b011],ALU_DR['b111]> 
                                                           74          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b011],ALU_DR['b111]> 
                                                           62          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b100],ALU_DR['b111]> 
                                                           70          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b100],ALU_DR['b111]> 
                                                           70          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b100],ALU_DR['b111]> 
                                                           53          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b100],ALU_DR['b111]> 
                                                           78          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b100],ALU_DR['b111]> 
                                                           68          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b100],ALU_DR['b111]> 
                                                           76          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b100],ALU_DR['b111]> 
                                                           66          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b100],ALU_DR['b111]> 
                                                           69          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b101],ALU_DR['b111]> 
                                                           68          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b101],ALU_DR['b111]> 
                                                           77          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b101],ALU_DR['b111]> 
                                                           54          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b101],ALU_DR['b111]> 
                                                           54          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b101],ALU_DR['b111]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b101],ALU_DR['b111]> 
                                                           59          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b101],ALU_DR['b111]> 
                                                           76          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b101],ALU_DR['b111]> 
                                                           75          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b110],ALU_DR['b111]> 
                                                           69          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b110],ALU_DR['b111]> 
                                                           64          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b110],ALU_DR['b111]> 
                                                           81          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b110],ALU_DR['b111]> 
                                                           78          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b110],ALU_DR['b111]> 
                                                           67          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b110],ALU_DR['b111]> 
                                                           62          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b110],ALU_DR['b111]> 
                                                           69          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b110],ALU_DR['b111]> 
                                                           89          1 Covered                   
        bin <ADD_p,ALU_SR1['b000],ALU_SR2['b111],ALU_DR['b111]> 
                                                           57          1 Covered                   
        bin <ADD_p,ALU_SR1['b001],ALU_SR2['b111],ALU_DR['b111]> 
                                                           58          1 Covered                   
        bin <ADD_p,ALU_SR1['b010],ALU_SR2['b111],ALU_DR['b111]> 
                                                           59          1 Covered                   
        bin <ADD_p,ALU_SR1['b011],ALU_SR2['b111],ALU_DR['b111]> 
                                                           63          1 Covered                   
        bin <ADD_p,ALU_SR1['b100],ALU_SR2['b111],ALU_DR['b111]> 
                                                           69          1 Covered                   
        bin <ADD_p,ALU_SR1['b101],ALU_SR2['b111],ALU_DR['b111]> 
                                                           57          1 Covered                   
        bin <ADD_p,ALU_SR1['b110],ALU_SR2['b111],ALU_DR['b111]> 
                                                           70          1 Covered                   
        bin <ADD_p,ALU_SR1['b111],ALU_SR2['b111],ALU_DR['b111]> 
                                                           51          1 Covered                   
    Cross Xc_opcode_aluin1                             100.0%        100 Covered                   
        covered/total bins:                                 6          6                           
        missing/total bins:                                 0          6                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.cross_num_print_missing=0
        bin <ADD_b,aluin1_corner_high>                   8128          1 Covered                   
        bin <AND_b,aluin1_corner_high>                   8254          1 Covered                   
        bin <NOT_b,aluin1_corner_high>                   8263          1 Covered                   
        bin <ADD_b,aluin1_corner_low>                    3396          1 Covered                   
        bin <AND_b,aluin1_corner_low>                    3337          1 Covered                   
        bin <NOT_b,aluin1_corner_low>                    3381          1 Covered                   
    Cross Xc_opcode_aluin2                             100.0%        100 Covered                   
        covered/total bins:                                 6          6                           
        missing/total bins:                                 0          6                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.cross_num_print_missing=0
        bin <ADD_b,aluin2_corner_high>                   4105          1 Covered                   
        bin <AND_b,aluin2_corner_high>                   4138          1 Covered                   
        bin <NOT_b,aluin2_corner_high>                   4064          1 Covered                   
        bin <ADD_b,aluin2_corner_low>                   16814          1 Covered                   
        bin <AND_b,aluin2_corner_low>                   16760          1 Covered                   
        bin <NOT_b,aluin2_corner_low>                   16938          1 Covered                   
    Cross Xc_Cov_opr_zero_ALL1                         100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.cross_num_print_missing=0
        bin <AND_p,aluin1_corner_high,aluin2_corner_high> 
                                                         1113          1 Covered                   
        bin <ADD_p,aluin1_corner_high,aluin2_corner_high> 
                                                         1105          1 Covered                   
        bin <AND_p,aluin1_corner_low,aluin2_corner_high> 
                                                          308          1 Covered                   
        bin <ADD_p,aluin1_corner_low,aluin2_corner_high> 
                                                          333          1 Covered                   
        bin <AND_p,aluin1_corner_high,aluin2_corner_low> 
                                                         2155          1 Covered                   
        bin <ADD_p,aluin1_corner_high,aluin2_corner_low> 
                                                         2220          1 Covered                   
        bin <AND_p,aluin1_corner_low,aluin2_corner_low> 
                                                         1055          1 Covered                   
        bin <ADD_p,aluin1_corner_low,aluin2_corner_low> 
                                                         1093          1 Covered                   
    Cross Xc_Cov_opr_alt01_alt10                         0.0%        100 ZERO                      
        covered/total bins:                                 0         12                           
        missing/total bins:                                12         12                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.cross_num_print_missing=0
        bin <ADD_b,aluin1_alt01,aluin2_alt01>               0          1 ZERO                      
        bin <AND_b,aluin1_alt01,aluin2_alt01>               0          1 ZERO                      
        bin <NOT_b,aluin1_alt01,aluin2_alt01>               0          1 ZERO                      
        bin <ADD_b,aluin1_alt10,aluin2_alt01>               0          1 ZERO                      
        bin <AND_b,aluin1_alt10,aluin2_alt01>               0          1 ZERO                      
        bin <NOT_b,aluin1_alt10,aluin2_alt01>               0          1 ZERO                      
        bin <ADD_b,aluin1_alt01,aluin2_alt10>               0          1 ZERO                      
        bin <AND_b,aluin1_alt01,aluin2_alt10>               0          1 ZERO                      
        bin <NOT_b,aluin1_alt01,aluin2_alt10>               0          1 ZERO                      
        bin <ADD_b,aluin1_alt10,aluin2_alt10>               0          1 ZERO                      
        bin <AND_b,aluin1_alt10,aluin2_alt10>               0          1 ZERO                      
        bin <NOT_b,aluin1_alt10,aluin2_alt10>               0          1 ZERO                      
    Cross Xc_Cov_opr_pos_neg                           100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.cross_num_print_missing=0
        bin <AND_p,aluin1_pos,aluin2_pos>               16653          1 Covered                   
        bin <ADD_p,aluin1_pos,aluin2_pos>               16662          1 Covered                   
        bin <AND_p,aluin1_neg,aluin2_pos>               10867          1 Covered                   
        bin <ADD_p,aluin1_neg,aluin2_pos>               10719          1 Covered                   
        bin <AND_p,aluin1_pos,aluin2_neg>               21021          1 Covered                   
        bin <ADD_p,aluin1_pos,aluin2_neg>               21054          1 Covered                   
        bin <AND_p,aluin1_neg,aluin2_neg>               17536          1 Covered                   
        bin <ADD_p,aluin1_neg,aluin2_neg>               17469          1 Covered                   
 TYPE /top_testbench/CTRL_OPR_cg                       100.0%        100 Covered                   
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(0)
    Coverpoint CTRL_OPR_cg::Cov_ctrl_opcode            100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint CTRL_OPR_cg::Cov_BaseR                  100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint CTRL_OPR_cg::Cov_NZP                    100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint CTRL_OPR_cg::Cov_PSR                    100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint CTRL_OPR_cg::Cov_PCoffset9              100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint CTRL_OPR_cg::Cov_PCoffset9_c            100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Cross CTRL_OPR_cg::Xc_NZP_PSR                      100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
 Covergroup instance \/top_testbench/cvg_ctrl          100.0%        100 Covered                   
    option.name=\/top_testbench/cvg_ctrl 
    option.weight=1
    option.goal=100
    option.comment=
    option.at_least=1
    option.auto_bin_max=64
    option.cross_num_print_missing=0
    option.detect_overlap=0
    option.per_instance=0
    option.get_inst_coverage=0
    Coverpoint Cov_ctrl_opcode                         100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin BR_b                                        14348          1 Covered                   
        bin JMP_b                                       14260          1 Covered                   
    Coverpoint Cov_BaseR                               100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin BaseR_JMP['b000]                             1784          1 Covered                   
        bin BaseR_JMP['b001]                             1888          1 Covered                   
        bin BaseR_JMP['b010]                             1792          1 Covered                   
        bin BaseR_JMP['b011]                             1788          1 Covered                   
        bin BaseR_JMP['b100]                             1768          1 Covered                   
        bin BaseR_JMP['b101]                             1604          1 Covered                   
        bin BaseR_JMP['b110]                             1728          1 Covered                   
        bin BaseR_JMP['b111]                             1908          1 Covered                   
    Coverpoint Cov_NZP                                 100.0%        100 Covered                   
        covered/total bins:                                 1          1                           
        missing/total bins:                                 0          1                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin NZP_JMP                                      3565          1 Covered                   
    Coverpoint Cov_PSR                                 100.0%        100 Covered                   
        covered/total bins:                                 3          3                           
        missing/total bins:                                 0          3                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin psr_JMP_1                                    6257          1 Covered                   
        bin psr_JMP_2                                    1866          1 Covered                   
        bin psr_JMP_4                                    6137          1 Covered                   
    Coverpoint Cov_PCoffset9                           100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=8
        option.detect_overlap=0
        bin auto['b000000000:'b000111111]                1844          1 Covered                   
        bin auto['b001000000:'b001111111]                1824          1 Covered                   
        bin auto['b010000000:'b010111111]                1720          1 Covered                   
        bin auto['b011000000:'b011111111]                1756          1 Covered                   
        bin auto['b100000000:'b100111111]                1656          1 Covered                   
        bin auto['b101000000:'b101111111]                1896          1 Covered                   
        bin auto['b110000000:'b110111111]                1840          1 Covered                   
        bin auto['b111000000:'b111111111]                1812          1 Covered                   
    Coverpoint Cov_PCoffset9_c                         100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin pcoffset9_corner_low                           28          1 Covered                   
        bin pcoffset9_corner_high                          40          1 Covered                   
    Cross Xc_NZP_PSR                                   100.0%        100 Covered                   
        covered/total bins:                                 3          3                           
        missing/total bins:                                 0          3                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.cross_num_print_missing=0
        bin <NZP_JMP,psr_JMP_1>                          1598          1 Covered                   
        bin <NZP_JMP,psr_JMP_2>                           469          1 Covered                   
        bin <NZP_JMP,psr_JMP_4>                          1498          1 Covered                   
 TYPE /top_testbench/OPR_SEQ_cg                        100.0%        100 Covered                   
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(0)
    Coverpoint OPR_SEQ_cg::Cov_opcode_order            100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint OPR_SEQ_cg::Cov_mem_opcode_temp         100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint OPR_SEQ_cg::Cov_alu_opcode_temp         100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint OPR_SEQ_cg::Cov_ctrl_opcode_temp        100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
 Covergroup instance \/top_testbench/cvg_opr           100.0%        100 Covered                   
    option.name=\/top_testbench/cvg_opr 
    option.weight=1
    option.goal=100
    option.comment=
    option.at_least=1
    option.auto_bin_max=64
    option.cross_num_print_missing=0
    option.detect_overlap=0
    option.per_instance=0
    option.get_inst_coverage=0
    Coverpoint Cov_opcode_order                        100.0%        100 Covered                   
        covered/total bins:                                 3          3                           
        missing/total bins:                                 0          3                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin ALU_Memory                                  24754          1 Covered                   
        bin Memory_Control                              24754          1 Covered                   
        bin Memory_ALU                                  24754          1 Covered                   
    Coverpoint Cov_mem_opcode_temp                     100.0%        100 Covered                   
        covered/total bins:                                 7          7                           
        missing/total bins:                                 0          7                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin LD_b                                         3515          1 Covered                   
        bin LDR_b                                        3504          1 Covered                   
        bin LDI_b                                        3449          1 Covered                   
        bin LEA_b                                        3622          1 Covered                   
        bin ST_b                                         3645          1 Covered                   
        bin STR_b                                        3550          1 Covered                   
        bin STI_b                                        3469          1 Covered                   
    Coverpoint Cov_alu_opcode_temp                     100.0%        100 Covered                   
        covered/total bins:                                 3          3                           
        missing/total bins:                                 0          3                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin ADD_b                                       65904          1 Covered                   
        bin AND_b                                       66078          1 Covered                   
        bin NOT_b                                       66316          1 Covered                   
    Coverpoint Cov_ctrl_opcode_temp                    100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin BR_b                                        14348          1 Covered                   
        bin JMP_b                                       14260          1 Covered                   

TOTAL COVERGROUP COVERAGE: 96.8%  COVERGROUP TYPES: 4

DIRECTIVE COVERAGE:
---------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Count Status    
                                         Unit   UnitType                                      
---------------------------------------------------------------------------------------------
/top_testbench/intf/cover__lc3_rst_if    LC3_io Verilog  SVA  interface.sv(37)    2 Covered   
/top_testbench/prob_de/cover__lc3_rst_dc dut_Probe_decode Verilog  SVA  interface.sv(393)
                                                                                  2 Covered   
/top_testbench/prob_ex/cover__lc3_rst_ex dut_Probe_execute Verilog  SVA  interface.sv(430)
                                                                                  2 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_decode_high3 
                                         dut_Probe_controller Verilog  SVA  interface.sv(356)
                                                                              28604 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_decode_high2 
                                         dut_Probe_controller Verilog  SVA  interface.sv(354)
                                                                               6918 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_decode_high1 
                                         dut_Probe_controller Verilog  SVA  interface.sv(352)
                                                                              14214 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_decode_low2 
                                         dut_Probe_controller Verilog  SVA  interface.sv(336)
                                                                              14304 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_decode_low1 
                                         dut_Probe_controller Verilog  SVA  interface.sv(335)
                                                                              21132 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_execute_high3 
                                         dut_Probe_controller Verilog  SVA  interface.sv(321)
                                                                              28604 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_execute_high2 
                                         dut_Probe_controller Verilog  SVA  interface.sv(319)
                                                                               6918 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_execute_high1 
                                         dut_Probe_controller Verilog  SVA  interface.sv(317)
                                                                              14214 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_execute_low2 
                                         dut_Probe_controller Verilog  SVA  interface.sv(301)
                                                                              14304 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_execute_low1 
                                         dut_Probe_controller Verilog  SVA  interface.sv(300)
                                                                              21132 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_writeback_high4 
                                         dut_Probe_controller Verilog  SVA  interface.sv(286)
                                                                              28604 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_writeback_high3 
                                         dut_Probe_controller Verilog  SVA  interface.sv(284)
                                                                               3469 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_writeback_high2 
                                         dut_Probe_controller Verilog  SVA  interface.sv(282)
                                                                              10644 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_writeback_high1 
                                         dut_Probe_controller Verilog  SVA  interface.sv(280)
                                                                               7019 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_writeback_low2 
                                         dut_Probe_controller Verilog  SVA  interface.sv(259)
                                                                              21455 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_writeback_low1 
                                         dut_Probe_controller Verilog  SVA  interface.sv(258)
                                                                              21132 Covered   
/top_testbench/prob_cnt/cover__CTRL_mem_state_1_0 
                                         dut_Probe_controller Verilog  SVA  interface.sv(245)
                                                                               3449 Covered   
/top_testbench/prob_cnt/cover__CTRL_mem_state_1_2 
                                         dut_Probe_controller Verilog  SVA  interface.sv(238)
                                                                               3469 Covered   
/top_testbench/prob_cnt/cover__CTRL_mem_state_0_3 
                                         dut_Probe_controller Verilog  SVA  interface.sv(231)
                                                                              10468 Covered   
/top_testbench/prob_cnt/cover__CTRL_mem_state_2_3 
                                         dut_Probe_controller Verilog  SVA  interface.sv(224)
                                                                              10664 Covered   
/top_testbench/prob_cnt/cover__CTRL_mem_state_3_2 
                                         dut_Probe_controller Verilog  SVA  interface.sv(217)
                                                                               3469 Covered   
/top_testbench/prob_cnt/cover__CTRL_mem_state_3_0 
                                         dut_Probe_controller Verilog  SVA  interface.sv(210)
                                                                               3449 Covered   
/top_testbench/prob_cnt/cover__CTRL_mem_state_3_1 
                                         dut_Probe_controller Verilog  SVA  interface.sv(203)
                                                                               3449 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_wb_ST 
                                         dut_Probe_controller Verilog  SVA  interface.sv(195)
                                                                               7195 Covered   
/top_testbench/prob_cnt/cover__CTRL_bypass_mem_2_LA 
                                         dut_Probe_controller Verilog  SVA  interface.sv(188)
                                                                               1021 Covered   
/top_testbench/prob_cnt/cover__CTRL_bypass_mem_1_LA 
                                         dut_Probe_controller Verilog  SVA  interface.sv(181)
                                                                               3133 Covered   
/top_testbench/prob_cnt/cover__CTRL_bypass_alu_1_AS 
                                         dut_Probe_controller Verilog  SVA  interface.sv(174)
                                                                                419 Covered   
/top_testbench/prob_cnt/cover__CTRL_bypass_alu_1_AL 
                                         dut_Probe_controller Verilog  SVA  interface.sv(167)
                                                                                464 Covered   
/top_testbench/prob_cnt/cover__CTRL_bypass_alu_2_AA 
                                         dut_Probe_controller Verilog  SVA  interface.sv(160)
                                                                               5882 Covered   
/top_testbench/prob_cnt/cover__CTRL_bypass_alu_1_AA 
                                         dut_Probe_controller Verilog  SVA  interface.sv(153)
                                                                              17775 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_mem_state_LD_LDR 
                                         dut_Probe_controller Verilog  SVA  interface.sv(146)
                                                                               7019 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_mem_state_ST_STR 
                                         dut_Probe_controller Verilog  SVA  interface.sv(140)
                                                                               7195 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_mem_state_STI_LDI 
                                         dut_Probe_controller Verilog  SVA  interface.sv(133)
                                                                               6918 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_mem_state_STI 
                                         dut_Probe_controller Verilog  SVA  interface.sv(126)
                                                                               3469 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_mem_state_LDI 
                                         dut_Probe_controller Verilog  SVA  interface.sv(119)
                                                                               3449 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_fetch_high3 
                                         dut_Probe_controller Verilog  SVA  interface.sv(110)
                                                                              28605 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_fetch_high2 
                                         dut_Probe_controller Verilog  SVA  interface.sv(108)
                                                                               6918 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_fetch_high1 
                                         dut_Probe_controller Verilog  SVA  interface.sv(106)
                                                                              14214 Covered   
/top_testbench/prob_cnt/cover__CTRL_enable_fetch_low 
                                         dut_Probe_controller Verilog  SVA  interface.sv(90)35436 Covered   
/top_testbench/prob_cnt/cover__CTRL_br_taken_jmp 
                                         dut_Probe_controller Verilog  SVA  interface.sv(82) 5347 Covered   
/top_testbench/prob_cnt/cover__lc3_rst_ctrl 
                                         dut_Probe_controller Verilog  SVA  interface.sv(73)    2 Covered   
/top_testbench/prob_wb/cover__lc3_rst_wb dut_Probe_writeback Verilog  SVA  interface.sv(456)
                                                                                  2 Covered   

TOTAL DIRECTIVE COVERAGE: 100.0%  COVERS: 45

ASSERTION RESULTS:
-------------------------------------------------------
Name                 File(Line)           Failure Pass 
                                          Count   Count 
-------------------------------------------------------
/top_testbench/#ublk#30338600#201/immed__33
                     assert_dut_signals(33)       0     -
/top_testbench/#ublk#30338600#201/immed__32
                     assert_dut_signals(32)       0     -
/top_testbench/#ublk#30338600#201/immed__31
                     assert_dut_signals(31)       0     -
/top_testbench/#ublk#30338600#201/immed__30
                     assert_dut_signals(30)       0     -
/top_testbench/#ublk#30338600#201/immed__29
                     assert_dut_signals(29)       0     -
/top_testbench/#ublk#30338600#201/immed__28
                     assert_dut_signals(28)       0     -
/top_testbench/#ublk#30338600#201/immed__27
                     assert_dut_signals(27)       0     -
/top_testbench/#ublk#30338600#201/immed__26
                     assert_dut_signals(26)       0     -
/top_testbench/#ublk#30338600#201/immed__25
                     assert_dut_signals(25)       0     -
/top_testbench/#ublk#30338600#201/immed__24
                     assert_dut_signals(24)       0     -
/top_testbench/#ublk#30338600#201/immed__23
                     assert_dut_signals(23)       0     -
/top_testbench/#ublk#30338600#201/immed__22
                     assert_dut_signals(22)       0     -
/top_testbench/#ublk#30338600#201/immed__21
                     assert_dut_signals(21)       0     -
/top_testbench/#ublk#30338600#201/immed__20
                     assert_dut_signals(20)       0     -
/top_testbench/#ublk#30338600#201/immed__19
                     assert_dut_signals(19)       0     -
/top_testbench/#ublk#30338600#201/immed__18
                     assert_dut_signals(18)       0     -
/top_testbench/#ublk#30338600#201/immed__17
                     assert_dut_signals(17)       0     -
/top_testbench/#ublk#30338600#201/immed__16
                     assert_dut_signals(16)       0     -
/top_testbench/#ublk#30338600#201/immed__15
                     assert_dut_signals(15)       0     -
/top_testbench/#ublk#30338600#201/immed__14
                     assert_dut_signals(14)       0     -
/top_testbench/#ublk#30338600#201/immed__13
                     assert_dut_signals(13)       0     -
/top_testbench/#ublk#30338600#201/immed__12
                     assert_dut_signals(12)       0     -
/top_testbench/#ublk#30338600#201/immed__11
                     assert_dut_signals(11)       0     -
/top_testbench/#ublk#30338600#201/immed__10
                     assert_dut_signals(10)       0     -
/top_testbench/#ublk#30338600#201/immed__9
                     assert_dut_signals(9)       0     -
/top_testbench/#ublk#30338600#201/immed__8
                     assert_dut_signals(8)       0     -
/top_testbench/#ublk#30338600#201/immed__7
                     assert_dut_signals(7)       0     -
/top_testbench/#ublk#30338600#201/immed__6
                     assert_dut_signals(6)       0     -
/top_testbench/#ublk#30338600#201/immed__5
                     assert_dut_signals(5)       0     -
/top_testbench/#ublk#30338600#201/immed__4
                     assert_dut_signals(4)       0     -
/top_testbench/#ublk#30338600#201/immed__3
                     assert_dut_signals(3)       0     -
/top_testbench/intf/assert__lc3_rst_if
                     interface.sv(36)           0     -
/top_testbench/prob_de/assert__lc3_rst_dc
                     interface.sv(392)          0     -
/top_testbench/prob_ex/assert__lc3_rst_ex
                     interface.sv(429)          0     -
/top_testbench/prob_cnt/assert__CTRL_enable_decode_high3
                     interface.sv(355)          0     -
/top_testbench/prob_cnt/assert__CTRL_enable_decode_high2
                     interface.sv(353)          0     -
/top_testbench/prob_cnt/assert__CTRL_enable_decode_high1
                     interface.sv(351)          0     -
/top_testbench/prob_cnt/assert__CTRL_enable_execute_high3
                     interface.sv(320)          0     -
/top_testbench/prob_cnt/assert__CTRL_enable_execute_high2
                     interface.sv(318)          0     -
/top_testbench/prob_cnt/assert__CTRL_enable_execute_high1
                     interface.sv(316)          0     -
/top_testbench/prob_cnt/assert__CTRL_enable_writeback_high4
                     interface.sv(285)          0     -
/top_testbench/prob_cnt/assert__CTRL_enable_writeback_high3
                     interface.sv(283)          0     -
/top_testbench/prob_cnt/assert__CTRL_enable_writeback_high2
                     interface.sv(281)          0     -
/top_testbench/prob_cnt/assert__CTRL_enable_writeback_high1
                     interface.sv(279)          0     -
/top_testbench/prob_cnt/assert__CTRL_mem_state_1_0
                     interface.sv(244)          0     -
/top_testbench/prob_cnt/assert__CTRL_mem_state_1_2
                     interface.sv(237)          0     -
/top_testbench/prob_cnt/assert__CTRL_mem_state_0_3
                     interface.sv(230)          0     -
/top_testbench/prob_cnt/assert__CTRL_mem_state_2_3
                     interface.sv(223)          0     -
/top_testbench/prob_cnt/assert__CTRL_mem_state_3_2
                     interface.sv(216)          0     -
/top_testbench/prob_cnt/assert__CTRL_mem_state_3_0
                     interface.sv(209)          0     -
/top_testbench/prob_cnt/assert__CTRL_mem_state_3_1
                     interface.sv(202)          0     -
/top_testbench/prob_cnt/assert__CTRL_enable_wb_ST
                     interface.sv(194)          0     -
/top_testbench/prob_cnt/assert__CTRL_bypass_mem_2_LA
                     interface.sv(187)          0     -
/top_testbench/prob_cnt/assert__CTRL_bypass_mem_1_LA
                     interface.sv(180)          0     -
/top_testbench/prob_cnt/assert__CTRL_bypass_alu_1_AS
                     interface.sv(173)          0     -
/top_testbench/prob_cnt/assert__CTRL_bypass_alu_1_AL
                     interface.sv(166)          0     -
/top_testbench/prob_cnt/assert__CTRL_bypass_alu_2_AA
                     interface.sv(159)          0     -
/top_testbench/prob_cnt/assert__CTRL_bypass_alu_1_AA
                     interface.sv(152)          0     -
/top_testbench/prob_cnt/assert__CTRL_enable_mem_state_LD_LDR
                     interface.sv(145)          0     -
/top_testbench/prob_cnt/assert__CTRL_enable_mem_state_ST_STR
                     interface.sv(139)          0     -
/top_testbench/prob_cnt/assert__CTRL_enable_mem_state_STI_LDI
                     interface.sv(132)          0     -
/top_testbench/prob_cnt/assert__CTRL_enable_mem_state_STI
                     interface.sv(125)          0     -
/top_testbench/prob_cnt/assert__CTRL_enable_mem_state_LDI
                     interface.sv(118)          0     -
/top_testbench/prob_cnt/assert__CTRL_enable_fetch_high3
                     interface.sv(109)          0     -
/top_testbench/prob_cnt/assert__CTRL_enable_fetch_high2
                     interface.sv(107)          0     -
/top_testbench/prob_cnt/assert__CTRL_enable_fetch_high1
                     interface.sv(105)          0     -
/top_testbench/prob_cnt/assert__CTRL_br_taken_jmp
                     interface.sv(81)           0     -
/top_testbench/prob_cnt/assert__lc3_rst_ctrl
                     interface.sv(72)           0     -
/top_testbench/prob_wb/assert__lc3_rst_wb
                     interface.sv(455)          0     -
/Testbench_sv_unit/environment/transaction_rand/immed__81
                     Environment.sv(81)         0     -
