0.6
2018.2
Jun 14 2018
20:41:02
D:/Hossam/Digital_IC_Design/Verilog_Projects/registers/registers.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/registers/registers.srcs/sim_1/new/D_FF_tb.v,1693233456,verilog,,,,D_FF_tb,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/registers/registers.srcs/sources_1/new/D_FF.v,1693231951,verilog,,D:/Hossam/Digital_IC_Design/Verilog_Projects/registers/registers.srcs/sim_1/new/D_FF_tb.v,,D_FF,,,,,,,,
