- ğŸ‘‹ Hi, Iâ€™m @RAOUMERTC73
- ğŸ‘€ Iâ€™m interested in Verilog and FPGA and Digital Logic Design and RISC-V 
- ğŸŒ± Iâ€™m currently learning Telecommunication Engineering 
- ğŸ“« 

<!---
RAOUMERTC73/RAOUMERTC73 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
