
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003570                       # Number of seconds simulated
sim_ticks                                  3570073776                       # Number of ticks simulated
final_tick                               533141418030                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 174602                       # Simulator instruction rate (inst/s)
host_op_rate                                   221308                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 308095                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886956                       # Number of bytes of host memory used
host_seconds                                 11587.57                       # Real time elapsed on the host
sim_insts                                  2023208487                       # Number of instructions simulated
sim_ops                                    2564423215                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       287872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       183296                       # Number of bytes read from this memory
system.physmem.bytes_read::total               482176                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11008                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       203520                       # Number of bytes written to this memory
system.physmem.bytes_written::total            203520                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2249                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1432                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3767                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1590                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1590                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1613412                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     80634748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1469998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     51342356                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               135060514                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1613412                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1469998                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3083410                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          57007225                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               57007225                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          57007225                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1613412                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     80634748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1469998                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     51342356                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              192067739                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8561329                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3080814                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2527937                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206324                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1271621                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1195414                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300390                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8840                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3318703                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16782548                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3080814                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1495804                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3593967                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1036439                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        701803                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633725                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92713                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8441431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.438879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.321783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4847464     57.42%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          353737      4.19%     61.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337139      3.99%     65.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315563      3.74%     69.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          259724      3.08%     72.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188443      2.23%     74.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          136747      1.62%     76.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209578      2.48%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1793036     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8441431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359852                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.960274                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3475029                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       668139                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3434013                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41147                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        823100                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496426                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3878                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19941854                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10449                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        823100                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3656316                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         315019                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        73854                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3287138                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286001                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19351097                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           42                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        154532                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81235                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26836669                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90155317                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90155317                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795125                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10041499                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3609                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1898                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           697511                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1893546                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1018008                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23587                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413457                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18036477                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3511                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14609099                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23754                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5706724                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17428128                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          257                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8441431                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.730642                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842550                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2963215     35.10%     35.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1712227     20.28%     55.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1350703     16.00%     71.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817617      9.69%     81.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       836125      9.91%     90.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379266      4.49%     95.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244630      2.90%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67179      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70469      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8441431                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63921     58.47%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20824     19.05%     77.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24571     22.48%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12011802     82.22%     82.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200465      1.37%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1545960     10.58%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       849278      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14609099                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.706406                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109316                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007483                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37792696                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23746932                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14235923                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14718415                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45381                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       661184                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          390                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          227                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       236037                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           78                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        823100                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         228533                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13792                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18039989                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        80006                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1893546                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1018008                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1888                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9466                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1454                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          227                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122767                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115456                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238223                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14366541                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1467152                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242555                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2301975                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018088                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834823                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.678074                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14246537                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14235923                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9200517                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24892982                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.662817                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369603                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5801584                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3254                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205471                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7618331                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.606545                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.117430                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3028775     39.76%     39.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048257     26.89%     66.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851114     11.17%     77.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431177      5.66%     83.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449333      5.90%     89.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       227016      2.98%     92.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154544      2.03%     94.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89421      1.17%     95.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338694      4.45%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7618331                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014331                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232360                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338694                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25320256                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36905206                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4078                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 119898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.856133                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.856133                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.168043                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.168043                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64945805                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19480585                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18720779                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3248                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8561329                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3118210                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2539857                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       209167                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1266086                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1207664                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          328638                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9334                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3110125                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17216988                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3118210                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1536302                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3791457                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1125971                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        622900                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1522097                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87905                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8437400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.525973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.309578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4645943     55.06%     55.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          330909      3.92%     58.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          270819      3.21%     62.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          651650      7.72%     69.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          175256      2.08%     72.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          233783      2.77%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          161473      1.91%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94164      1.12%     77.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1873403     22.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8437400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364220                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.011018                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3246749                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       608672                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3646252                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23119                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        912606                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       530147                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          323                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20634612                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1676                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        912606                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3484494                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         103484                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       162807                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3426755                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       347249                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19902780                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          185                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        138305                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       113178                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27822724                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92923699                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92923699                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17065524                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10757200                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4207                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2537                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           974030                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1876405                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       970671                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19347                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       283676                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18796150                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4218                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14899498                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30309                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6481002                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19970660                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          821                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8437400                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765887                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898387                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2945758     34.91%     34.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1817714     21.54%     56.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1154735     13.69%     70.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       876117     10.38%     80.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       765936      9.08%     89.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       396141      4.70%     94.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       340592      4.04%     98.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67294      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73113      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8437400                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          88417     69.15%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         20177     15.78%     84.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19271     15.07%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12383226     83.11%     83.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       207851      1.40%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1663      0.01%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1486166      9.97%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       820592      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14899498                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.740325                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             127866                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008582                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38394571                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25281560                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14518624                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15027364                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        56454                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       745872                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          366                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          192                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       245797                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        912606                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          56838                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8091                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18800370                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42753                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1876405                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       970671                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2524                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6548                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          192                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125667                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120510                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       246177                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14664011                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1393156                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       235487                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2191887                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2066798                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            798731                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.712819                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14528411                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14518624                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9441365                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26834919                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.695838                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351831                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10000635                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12292019                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6508446                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3397                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       212618                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7524794                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633536                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148333                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2912044     38.70%     38.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2089796     27.77%     66.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       843595     11.21%     77.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       484821      6.44%     84.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       385693      5.13%     89.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       159922      2.13%     91.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       189522      2.52%     93.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94152      1.25%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       365249      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7524794                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10000635                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12292019                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1855407                       # Number of memory references committed
system.switch_cpus1.commit.loads              1130533                       # Number of loads committed
system.switch_cpus1.commit.membars               1688                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1763251                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11078941                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       250640                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       365249                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25959841                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38514150                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3420                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 123929                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10000635                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12292019                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10000635                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.856079                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.856079                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.168117                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.168117                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65967822                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20045330                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19018925                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3392                       # number of misc regfile writes
system.l2.replacements                           3765                       # number of replacements
system.l2.tagsinuse                       8189.534780                       # Cycle average of tags in use
system.l2.total_refs                           845581                       # Total number of references to valid blocks.
system.l2.sampled_refs                          11954                       # Sample count of references to valid blocks.
system.l2.avg_refs                          70.736239                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           109.828783                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     39.361289                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1128.365221                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     36.467014                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    737.778617                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3467.981380                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2669.752475                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013407                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.004805                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.137740                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.004452                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.090061                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.423338                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.325898                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999699                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8099                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4099                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12200                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4073                       # number of Writeback hits
system.l2.Writeback_hits::total                  4073                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    99                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8147                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4150                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12299                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8147                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4150                       # number of overall hits
system.l2.overall_hits::total                   12299                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2249                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1431                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3766                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2249                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1432                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3767                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2249                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1432                       # number of overall misses
system.l2.overall_misses::total                  3767                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2089911                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    109582662                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1886336                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     64233542                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       177792451                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        29383                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         29383                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2089911                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    109582662                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1886336                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     64262925                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        177821834                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2089911                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    109582662                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1886336                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     64262925                       # number of overall miss cycles
system.l2.overall_miss_latency::total       177821834                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10348                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5530                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               15966                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4073                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4073                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               100                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10396                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5582                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16066                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10396                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5582                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16066                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.217337                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.258770                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.235876                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.019231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.010000                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.216333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.256539                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.234470                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.216333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.256539                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.234470                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46442.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48725.060916                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46008.195122                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44887.171209                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47209.891397                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        29383                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        29383                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46442.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48725.060916                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46008.195122                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44876.344274                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47205.159012                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46442.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48725.060916                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46008.195122                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44876.344274                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47205.159012                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1590                       # number of writebacks
system.l2.writebacks::total                      1590                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2249                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1431                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3766                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1432                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3767                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1432                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3767                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1832911                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     96685251                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1650346                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     55914905                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    156083413                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        23604                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        23604                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1832911                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     96685251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1650346                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     55938509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    156107017                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1832911                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     96685251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1650346                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     55938509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    156107017                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.217337                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.258770                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.235876                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.019231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.010000                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.216333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.256539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.234470                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.216333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.256539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.234470                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40731.355556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42990.329480                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40252.341463                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39074.007687                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41445.409719                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        23604                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        23604                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40731.355556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42990.329480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40252.341463                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39063.204609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41440.673480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40731.355556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42990.329480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40252.341463                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39063.204609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41440.673480                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               578.265790                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642358                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1706375.396934                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.166991                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.098800                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065973                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860735                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926708                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633664                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633664                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633664                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633664                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633664                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633664                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           61                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           61                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           61                       # number of overall misses
system.cpu0.icache.overall_misses::total           61                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3241627                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3241627                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3241627                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3241627                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3241627                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3241627                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633725                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633725                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633725                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633725                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633725                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633725                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53141.426230                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53141.426230                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53141.426230                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53141.426230                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53141.426230                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53141.426230                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2541398                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2541398                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2541398                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2541398                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2541398                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2541398                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 55247.782609                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55247.782609                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 55247.782609                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55247.782609                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 55247.782609                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55247.782609                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10396                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174376481                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10652                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16370.304262                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.205346                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.794654                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899240                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100760                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1131714                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1131714                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778482                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778482                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1755                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1755                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1624                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1910196                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1910196                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1910196                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1910196                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36442                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36442                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          163                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          163                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        36605                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36605                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        36605                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36605                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1118103524                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1118103524                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4628515                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4628515                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1122732039                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1122732039                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1122732039                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1122732039                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1168156                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1168156                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1946801                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1946801                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1946801                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1946801                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031196                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031196                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000209                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000209                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018803                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018803                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018803                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018803                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30681.727787                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30681.727787                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28395.797546                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28395.797546                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30671.548668                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30671.548668                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30671.548668                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30671.548668                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1736                       # number of writebacks
system.cpu0.dcache.writebacks::total             1736                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26094                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26094                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26209                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26209                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26209                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26209                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10348                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10348                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10396                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10396                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10396                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10396                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    188317346                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    188317346                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       929845                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       929845                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    189247191                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    189247191                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    189247191                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    189247191                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008858                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008858                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005340                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005340                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005340                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005340                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18198.429262                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18198.429262                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19371.770833                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19371.770833                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18203.846768                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18203.846768                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18203.846768                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18203.846768                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.145025                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004738706                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1947168.034884                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.145025                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061130                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820745                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1522042                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1522042                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1522042                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1522042                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1522042                       # number of overall hits
system.cpu1.icache.overall_hits::total        1522042                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2824878                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2824878                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2824878                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2824878                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2824878                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2824878                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1522097                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1522097                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1522097                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1522097                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1522097                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1522097                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51361.418182                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51361.418182                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51361.418182                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51361.418182                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51361.418182                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51361.418182                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2157547                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2157547                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2157547                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2157547                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2157547                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2157547                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51370.166667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51370.166667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51370.166667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51370.166667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51370.166667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51370.166667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5582                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158196029                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5838                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27097.641144                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.661045                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.338955                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.881488                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.118512                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1058042                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1058042                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       720861                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        720861                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1829                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1829                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1696                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1696                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1778903                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1778903                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1778903                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1778903                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14065                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14065                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          446                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          446                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14511                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14511                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14511                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14511                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    505570174                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    505570174                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     19803860                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     19803860                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    525374034                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    525374034                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    525374034                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    525374034                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1072107                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1072107                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       721307                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       721307                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1793414                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1793414                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1793414                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1793414                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013119                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013119                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000618                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000618                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008091                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008091                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008091                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008091                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35945.266548                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35945.266548                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 44403.273543                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44403.273543                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36205.225967                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36205.225967                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36205.225967                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36205.225967                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        20221                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        20221                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2337                       # number of writebacks
system.cpu1.dcache.writebacks::total             2337                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8535                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8535                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          394                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          394                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8929                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8929                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8929                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8929                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5530                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5530                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5582                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5582                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5582                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5582                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    104998623                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    104998623                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1187206                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1187206                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    106185829                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    106185829                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    106185829                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    106185829                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005158                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005158                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003112                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003112                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003112                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003112                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18987.092767                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18987.092767                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22830.884615                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22830.884615                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19022.900215                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19022.900215                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19022.900215                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19022.900215                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
