// Seed: 1236985771
module module_0 (
    output id_0,
    output id_1,
    output logic id_2,
    output logic id_3,
    output logic id_4,
    output reg id_5,
    output id_6,
    input logic id_7,
    output logic id_8,
    input logic id_9,
    input id_10,
    input id_11,
    input id_12,
    output id_13,
    input logic id_14,
    output id_15,
    input id_16,
    input id_17,
    output logic id_18
);
  assign id_18 = id_9;
  always
    if ((1) | 1)
      @(posedge 1 or 1)
        #1
          if (id_7) deassign id_1;
          else
            #1
              if (1) #1 id_2 = 1;
              else id_5 <= 1;
  logic id_19;
  assign id_8 = 1;
  type_31(
      id_9, 1
  );
  logic id_20;
endmodule
