{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684059528071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684059528071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 18:18:47 2023 " "Processing started: Sun May 14 18:18:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684059528071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1684059528071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fft_myown -c fft_myown --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off fft_myown -c fft_myown --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1684059528071 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1684059528613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1684059528613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/testbench/tb_ram_contral.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/testbench/tb_ram_contral.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ram_contral " "Found entity 1: tb_ram_contral" {  } { { "../testbench/tb_ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/testbench/tb_ram_contral.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684059539172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684059539172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/testbench/tb_multi_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/testbench/tb_multi_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_multi_test " "Found entity 1: tb_multi_test" {  } { { "../testbench/tb_multi_test.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/testbench/tb_multi_test.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684059539175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684059539175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/testbench/tb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/testbench/tb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top " "Found entity 1: tb_top" {  } { { "../testbench/tb_top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/testbench/tb_top.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684059539179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684059539179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684059539182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684059539182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/rtl/ram_contral.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/rtl/ram_contral.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_contral " "Found entity 1: ram_contral" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684059539185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684059539185 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "A_RAM.v(154) " "Verilog HDL information at A_RAM.v(154): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/A_RAM.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/A_RAM.v" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1684059539188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/rtl/a_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/rtl/a_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 A_RAM " "Found entity 1: A_RAM" {  } { { "../rtl/A_RAM.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/A_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684059539189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684059539189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/rtl/butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/rtl/butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "../rtl/butterfly.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/butterfly.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684059539192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684059539192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ip_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ip_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_multi " "Found entity 1: ip_multi" {  } { { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/ip/ip_multi.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684059539195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684059539195 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "N tb_top.v(89) " "Verilog HDL error at tb_top.v(89): object \"N\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../testbench/tb_top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/testbench/tb_top.v" 89 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1684059539199 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/output_files/fft_myown.map.smsg " "Generated suppressed messages file F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/output_files/fft_myown.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1684059539222 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684059539231 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 14 18:18:59 2023 " "Processing ended: Sun May 14 18:18:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684059539231 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684059539231 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684059539231 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1684059539231 ""}
