$date
	Thu May 15 13:44:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # load $end
$var reg 1 $ rst $end
$var reg 4 % sin [3:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # load $end
$var wire 1 $ rst $end
$var wire 4 & sin [3:0] $end
$var wire 1 ! q $end
$var reg 4 ' temp [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
b0 &
b0 %
1$
0#
0"
x!
$end
#5
0!
b0 '
1"
#10
0"
#12
b1010 %
b1010 &
1#
0$
#15
b1010 '
1"
#20
0"
#22
0#
#25
1!
bx101 '
1"
#30
0"
#35
0!
bx10 '
1"
#40
0"
#45
1!
bx1 '
1"
#50
0"
#55
x!
bx '
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#122
