-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FFT is
port (
    ap_local_block : OUT STD_LOGIC;
    ap_local_deadlock : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_IN_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    data_IN_TVALID : IN STD_LOGIC;
    data_IN_TREADY : OUT STD_LOGIC;
    data_OUT_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    data_OUT_TVALID : OUT STD_LOGIC;
    data_OUT_TREADY : IN STD_LOGIC );
end;


architecture behav of FFT is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "FFT_FFT,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z010-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.770750,HLS_SYN_LAT=302,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1162,HLS_SYN_LUT=2280,HLS_VERSION=2021_2}";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (17 downto 0) := "000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (17 downto 0) := "000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (17 downto 0) := "000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (17 downto 0) := "000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (17 downto 0) := "000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (17 downto 0) := "000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (17 downto 0) := "000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (17 downto 0) := "000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (17 downto 0) := "001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (17 downto 0) := "010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal xin_M_real_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xin_M_real_V_ce0 : STD_LOGIC;
    signal xin_M_real_V_we0 : STD_LOGIC;
    signal xin_M_real_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal xin_M_imag_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xin_M_imag_V_ce0 : STD_LOGIC;
    signal xin_M_imag_V_we0 : STD_LOGIC;
    signal xin_M_imag_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_OUT0_M_real_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal data_OUT0_M_real_V_ce0 : STD_LOGIC;
    signal data_OUT0_M_real_V_we0 : STD_LOGIC;
    signal data_OUT0_M_real_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_OUT0_M_real_V_ce1 : STD_LOGIC;
    signal data_OUT0_M_real_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_OUT0_M_imag_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal data_OUT0_M_imag_V_ce0 : STD_LOGIC;
    signal data_OUT0_M_imag_V_we0 : STD_LOGIC;
    signal data_OUT0_M_imag_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_OUT0_M_imag_V_ce1 : STD_LOGIC;
    signal data_OUT0_M_imag_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal W_M_real_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal W_M_real_V_ce0 : STD_LOGIC;
    signal W_M_real_V_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal W_M_imag_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal W_M_imag_V_ce0 : STD_LOGIC;
    signal W_M_imag_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal data_OUT1_M_real_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal data_OUT1_M_real_V_ce0 : STD_LOGIC;
    signal data_OUT1_M_real_V_we0 : STD_LOGIC;
    signal data_OUT1_M_real_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_OUT1_M_real_V_ce1 : STD_LOGIC;
    signal data_OUT1_M_real_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_OUT1_M_imag_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal data_OUT1_M_imag_V_ce0 : STD_LOGIC;
    signal data_OUT1_M_imag_V_we0 : STD_LOGIC;
    signal data_OUT1_M_imag_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_OUT1_M_imag_V_ce1 : STD_LOGIC;
    signal data_OUT1_M_imag_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_OUT2_M_real_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal data_OUT2_M_real_V_ce0 : STD_LOGIC;
    signal data_OUT2_M_real_V_we0 : STD_LOGIC;
    signal data_OUT2_M_real_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_OUT2_M_real_V_ce1 : STD_LOGIC;
    signal data_OUT2_M_real_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_OUT2_M_imag_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal data_OUT2_M_imag_V_ce0 : STD_LOGIC;
    signal data_OUT2_M_imag_V_we0 : STD_LOGIC;
    signal data_OUT2_M_imag_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_OUT2_M_imag_V_ce1 : STD_LOGIC;
    signal data_OUT2_M_imag_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_OUT3_M_real_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal data_OUT3_M_real_V_ce0 : STD_LOGIC;
    signal data_OUT3_M_real_V_we0 : STD_LOGIC;
    signal data_OUT3_M_real_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_OUT3_M_real_V_ce1 : STD_LOGIC;
    signal data_OUT3_M_real_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_OUT3_M_imag_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal data_OUT3_M_imag_V_ce0 : STD_LOGIC;
    signal data_OUT3_M_imag_V_we0 : STD_LOGIC;
    signal data_OUT3_M_imag_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_OUT3_M_imag_V_ce1 : STD_LOGIC;
    signal data_OUT3_M_imag_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_OUT4_M_real_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal data_OUT4_M_real_V_ce0 : STD_LOGIC;
    signal data_OUT4_M_real_V_we0 : STD_LOGIC;
    signal data_OUT4_M_real_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_OUT4_M_real_V_ce1 : STD_LOGIC;
    signal data_OUT4_M_real_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_OUT4_M_imag_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal data_OUT4_M_imag_V_ce0 : STD_LOGIC;
    signal data_OUT4_M_imag_V_we0 : STD_LOGIC;
    signal data_OUT4_M_imag_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_OUT4_M_imag_V_ce1 : STD_LOGIC;
    signal data_OUT4_M_imag_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal xout_M_real_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xout_M_real_V_ce0 : STD_LOGIC;
    signal xout_M_real_V_we0 : STD_LOGIC;
    signal xout_M_real_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal xout_M_real_V_ce1 : STD_LOGIC;
    signal xout_M_real_V_we1 : STD_LOGIC;
    signal xout_M_imag_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xout_M_imag_V_ce0 : STD_LOGIC;
    signal xout_M_imag_V_we0 : STD_LOGIC;
    signal xout_M_imag_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal xout_M_imag_V_ce1 : STD_LOGIC;
    signal xout_M_imag_V_we1 : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_ap_start : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_ap_done : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_ap_idle : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_ap_ready : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_data_IN_TREADY : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_real_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_real_V_ce0 : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_real_V_we0 : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_real_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_imag_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_imag_V_ce0 : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_imag_V_we0 : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_imag_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FFT_Pipeline_bitreversal_label1_fu_96_ap_start : STD_LOGIC;
    signal grp_FFT_Pipeline_bitreversal_label1_fu_96_ap_done : STD_LOGIC;
    signal grp_FFT_Pipeline_bitreversal_label1_fu_96_ap_idle : STD_LOGIC;
    signal grp_FFT_Pipeline_bitreversal_label1_fu_96_ap_ready : STD_LOGIC;
    signal grp_FFT_Pipeline_bitreversal_label1_fu_96_xin_M_real_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_FFT_Pipeline_bitreversal_label1_fu_96_xin_M_real_V_ce0 : STD_LOGIC;
    signal grp_FFT_Pipeline_bitreversal_label1_fu_96_xin_M_imag_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_FFT_Pipeline_bitreversal_label1_fu_96_xin_M_imag_V_ce0 : STD_LOGIC;
    signal grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_real_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_real_V_ce0 : STD_LOGIC;
    signal grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_real_V_we0 : STD_LOGIC;
    signal grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_real_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_imag_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_imag_V_ce0 : STD_LOGIC;
    signal grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_imag_V_we0 : STD_LOGIC;
    signal grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_imag_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FFT0_1_fu_110_ap_start : STD_LOGIC;
    signal grp_FFT0_1_fu_110_ap_done : STD_LOGIC;
    signal grp_FFT0_1_fu_110_ap_idle : STD_LOGIC;
    signal grp_FFT0_1_fu_110_ap_ready : STD_LOGIC;
    signal grp_FFT0_1_fu_110_FFT_stage_offset : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FFT0_1_fu_110_pass_check_offset : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FFT0_1_fu_110_index_shift_offset : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_FFT0_1_fu_110_pass_shift_offset : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_ce0 : STD_LOGIC;
    signal grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_ce1 : STD_LOGIC;
    signal grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_ce0 : STD_LOGIC;
    signal grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_ce1 : STD_LOGIC;
    signal grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_ce0 : STD_LOGIC;
    signal grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_we0 : STD_LOGIC;
    signal grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_ce0 : STD_LOGIC;
    signal grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_we0 : STD_LOGIC;
    signal grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FFT_Pipeline_FFT_label1_fu_158_ap_start : STD_LOGIC;
    signal grp_FFT_Pipeline_FFT_label1_fu_158_ap_done : STD_LOGIC;
    signal grp_FFT_Pipeline_FFT_label1_fu_158_ap_idle : STD_LOGIC;
    signal grp_FFT_Pipeline_FFT_label1_fu_158_ap_ready : STD_LOGIC;
    signal grp_FFT_Pipeline_FFT_label1_fu_158_W_M_real_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FFT_Pipeline_FFT_label1_fu_158_W_M_real_V_ce0 : STD_LOGIC;
    signal grp_FFT_Pipeline_FFT_label1_fu_158_W_M_imag_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FFT_Pipeline_FFT_label1_fu_158_W_M_imag_V_ce0 : STD_LOGIC;
    signal grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_real_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_real_V_ce0 : STD_LOGIC;
    signal grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_real_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_real_V_ce1 : STD_LOGIC;
    signal grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_imag_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_imag_V_ce0 : STD_LOGIC;
    signal grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_imag_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_imag_V_ce1 : STD_LOGIC;
    signal grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_ce0 : STD_LOGIC;
    signal grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_we0 : STD_LOGIC;
    signal grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_ce1 : STD_LOGIC;
    signal grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_we1 : STD_LOGIC;
    signal grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_ce0 : STD_LOGIC;
    signal grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_we0 : STD_LOGIC;
    signal grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_ce1 : STD_LOGIC;
    signal grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_we1 : STD_LOGIC;
    signal grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_ap_start : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_ap_done : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_ap_idle : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_ap_ready : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_data_OUT_TREADY : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_data_OUT_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_data_OUT_TVALID : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_xout_M_real_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_xout_M_real_V_ce0 : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_xout_M_imag_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_xout_M_imag_V_ce0 : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_FFT_Pipeline_bitreversal_label1_fu_96_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_FFT0_1_fu_110_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_FFT_Pipeline_FFT_label1_fu_158_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_NS_fsm_state14 : STD_LOGIC;
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal regslice_both_data_OUT_U_apdone_blk : STD_LOGIC;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal regslice_both_data_IN_U_apdone_blk : STD_LOGIC;
    signal data_IN_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal data_IN_TVALID_int_regslice : STD_LOGIC;
    signal data_IN_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_data_IN_U_ack_in : STD_LOGIC;
    signal data_OUT_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_data_OUT_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component FFT_FFT_Pipeline_VITIS_LOOP_58_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_IN_TVALID : IN STD_LOGIC;
        data_IN_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        data_IN_TREADY : OUT STD_LOGIC;
        xin_M_real_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        xin_M_real_V_ce0 : OUT STD_LOGIC;
        xin_M_real_V_we0 : OUT STD_LOGIC;
        xin_M_real_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        xin_M_imag_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        xin_M_imag_V_ce0 : OUT STD_LOGIC;
        xin_M_imag_V_we0 : OUT STD_LOGIC;
        xin_M_imag_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component FFT_FFT_Pipeline_bitreversal_label1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        xin_M_real_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        xin_M_real_V_ce0 : OUT STD_LOGIC;
        xin_M_real_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        xin_M_imag_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        xin_M_imag_V_ce0 : OUT STD_LOGIC;
        xin_M_imag_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        data_OUT0_M_real_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        data_OUT0_M_real_V_ce0 : OUT STD_LOGIC;
        data_OUT0_M_real_V_we0 : OUT STD_LOGIC;
        data_OUT0_M_real_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_OUT0_M_imag_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        data_OUT0_M_imag_V_ce0 : OUT STD_LOGIC;
        data_OUT0_M_imag_V_we0 : OUT STD_LOGIC;
        data_OUT0_M_imag_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component FFT_FFT0_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        FFT_stage_offset : IN STD_LOGIC_VECTOR (3 downto 0);
        pass_check_offset : IN STD_LOGIC_VECTOR (3 downto 0);
        index_shift_offset : IN STD_LOGIC_VECTOR (2 downto 0);
        pass_shift_offset : IN STD_LOGIC_VECTOR (2 downto 0);
        data_IN_M_real_0_0_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        data_IN_M_real_0_0_0_ce0 : OUT STD_LOGIC;
        data_IN_M_real_0_0_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        data_IN_M_real_0_0_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        data_IN_M_real_0_0_0_ce1 : OUT STD_LOGIC;
        data_IN_M_real_0_0_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        data_IN_M_imag_0_0_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        data_IN_M_imag_0_0_0_ce0 : OUT STD_LOGIC;
        data_IN_M_imag_0_0_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        data_IN_M_imag_0_0_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        data_IN_M_imag_0_0_0_ce1 : OUT STD_LOGIC;
        data_IN_M_imag_0_0_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        data_OUT_M_real_0_0_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        data_OUT_M_real_0_0_0_ce0 : OUT STD_LOGIC;
        data_OUT_M_real_0_0_0_we0 : OUT STD_LOGIC;
        data_OUT_M_real_0_0_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_OUT_M_imag_0_0_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        data_OUT_M_imag_0_0_0_ce0 : OUT STD_LOGIC;
        data_OUT_M_imag_0_0_0_we0 : OUT STD_LOGIC;
        data_OUT_M_imag_0_0_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component FFT_FFT_Pipeline_FFT_label1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        W_M_real_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        W_M_real_V_ce0 : OUT STD_LOGIC;
        W_M_real_V_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        W_M_imag_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        W_M_imag_V_ce0 : OUT STD_LOGIC;
        W_M_imag_V_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        data_OUT4_M_real_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        data_OUT4_M_real_V_ce0 : OUT STD_LOGIC;
        data_OUT4_M_real_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        data_OUT4_M_real_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        data_OUT4_M_real_V_ce1 : OUT STD_LOGIC;
        data_OUT4_M_real_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        data_OUT4_M_imag_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        data_OUT4_M_imag_V_ce0 : OUT STD_LOGIC;
        data_OUT4_M_imag_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        data_OUT4_M_imag_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        data_OUT4_M_imag_V_ce1 : OUT STD_LOGIC;
        data_OUT4_M_imag_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        xout_M_real_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        xout_M_real_V_ce0 : OUT STD_LOGIC;
        xout_M_real_V_we0 : OUT STD_LOGIC;
        xout_M_real_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        xout_M_real_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        xout_M_real_V_ce1 : OUT STD_LOGIC;
        xout_M_real_V_we1 : OUT STD_LOGIC;
        xout_M_real_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        xout_M_imag_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        xout_M_imag_V_ce0 : OUT STD_LOGIC;
        xout_M_imag_V_we0 : OUT STD_LOGIC;
        xout_M_imag_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        xout_M_imag_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        xout_M_imag_V_ce1 : OUT STD_LOGIC;
        xout_M_imag_V_we1 : OUT STD_LOGIC;
        xout_M_imag_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component FFT_FFT_Pipeline_VITIS_LOOP_68_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_OUT_TREADY : IN STD_LOGIC;
        data_OUT_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        data_OUT_TVALID : OUT STD_LOGIC;
        xout_M_real_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        xout_M_real_V_ce0 : OUT STD_LOGIC;
        xout_M_real_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        xout_M_imag_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        xout_M_imag_V_ce0 : OUT STD_LOGIC;
        xout_M_imag_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component FFT_xin_M_real_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component FFT_FFT0_1_Pipeline_FFT_label1_W_M_real_V_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component FFT_FFT0_1_Pipeline_FFT_label1_W_M_imag_V_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component FFT_xout_M_real_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component FFT_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    xin_M_real_V_U : component FFT_xin_M_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xin_M_real_V_address0,
        ce0 => xin_M_real_V_ce0,
        we0 => xin_M_real_V_we0,
        d0 => grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_real_V_d0,
        q0 => xin_M_real_V_q0);

    xin_M_imag_V_U : component FFT_xin_M_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xin_M_imag_V_address0,
        ce0 => xin_M_imag_V_ce0,
        we0 => xin_M_imag_V_we0,
        d0 => grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_imag_V_d0,
        q0 => xin_M_imag_V_q0);

    data_OUT0_M_real_V_U : component FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => data_OUT0_M_real_V_address0,
        ce0 => data_OUT0_M_real_V_ce0,
        we0 => data_OUT0_M_real_V_we0,
        d0 => grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_real_V_d0,
        q0 => data_OUT0_M_real_V_q0,
        address1 => grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_address1,
        ce1 => data_OUT0_M_real_V_ce1,
        q1 => data_OUT0_M_real_V_q1);

    data_OUT0_M_imag_V_U : component FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => data_OUT0_M_imag_V_address0,
        ce0 => data_OUT0_M_imag_V_ce0,
        we0 => data_OUT0_M_imag_V_we0,
        d0 => grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_imag_V_d0,
        q0 => data_OUT0_M_imag_V_q0,
        address1 => grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_address1,
        ce1 => data_OUT0_M_imag_V_ce1,
        q1 => data_OUT0_M_imag_V_q1);

    W_M_real_V_U : component FFT_FFT0_1_Pipeline_FFT_label1_W_M_real_V_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => W_M_real_V_address0,
        ce0 => W_M_real_V_ce0,
        q0 => W_M_real_V_q0);

    W_M_imag_V_U : component FFT_FFT0_1_Pipeline_FFT_label1_W_M_imag_V_ROM_AUTO_1R
    generic map (
        DataWidth => 9,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => W_M_imag_V_address0,
        ce0 => W_M_imag_V_ce0,
        q0 => W_M_imag_V_q0);

    data_OUT1_M_real_V_U : component FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => data_OUT1_M_real_V_address0,
        ce0 => data_OUT1_M_real_V_ce0,
        we0 => data_OUT1_M_real_V_we0,
        d0 => grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_d0,
        q0 => data_OUT1_M_real_V_q0,
        address1 => grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_address1,
        ce1 => data_OUT1_M_real_V_ce1,
        q1 => data_OUT1_M_real_V_q1);

    data_OUT1_M_imag_V_U : component FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => data_OUT1_M_imag_V_address0,
        ce0 => data_OUT1_M_imag_V_ce0,
        we0 => data_OUT1_M_imag_V_we0,
        d0 => grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_d0,
        q0 => data_OUT1_M_imag_V_q0,
        address1 => grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_address1,
        ce1 => data_OUT1_M_imag_V_ce1,
        q1 => data_OUT1_M_imag_V_q1);

    data_OUT2_M_real_V_U : component FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => data_OUT2_M_real_V_address0,
        ce0 => data_OUT2_M_real_V_ce0,
        we0 => data_OUT2_M_real_V_we0,
        d0 => grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_d0,
        q0 => data_OUT2_M_real_V_q0,
        address1 => grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_address1,
        ce1 => data_OUT2_M_real_V_ce1,
        q1 => data_OUT2_M_real_V_q1);

    data_OUT2_M_imag_V_U : component FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => data_OUT2_M_imag_V_address0,
        ce0 => data_OUT2_M_imag_V_ce0,
        we0 => data_OUT2_M_imag_V_we0,
        d0 => grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_d0,
        q0 => data_OUT2_M_imag_V_q0,
        address1 => grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_address1,
        ce1 => data_OUT2_M_imag_V_ce1,
        q1 => data_OUT2_M_imag_V_q1);

    data_OUT3_M_real_V_U : component FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => data_OUT3_M_real_V_address0,
        ce0 => data_OUT3_M_real_V_ce0,
        we0 => data_OUT3_M_real_V_we0,
        d0 => grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_d0,
        q0 => data_OUT3_M_real_V_q0,
        address1 => grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_address1,
        ce1 => data_OUT3_M_real_V_ce1,
        q1 => data_OUT3_M_real_V_q1);

    data_OUT3_M_imag_V_U : component FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => data_OUT3_M_imag_V_address0,
        ce0 => data_OUT3_M_imag_V_ce0,
        we0 => data_OUT3_M_imag_V_we0,
        d0 => grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_d0,
        q0 => data_OUT3_M_imag_V_q0,
        address1 => grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_address1,
        ce1 => data_OUT3_M_imag_V_ce1,
        q1 => data_OUT3_M_imag_V_q1);

    data_OUT4_M_real_V_U : component FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => data_OUT4_M_real_V_address0,
        ce0 => data_OUT4_M_real_V_ce0,
        we0 => data_OUT4_M_real_V_we0,
        d0 => grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_d0,
        q0 => data_OUT4_M_real_V_q0,
        address1 => grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_real_V_address1,
        ce1 => data_OUT4_M_real_V_ce1,
        q1 => data_OUT4_M_real_V_q1);

    data_OUT4_M_imag_V_U : component FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => data_OUT4_M_imag_V_address0,
        ce0 => data_OUT4_M_imag_V_ce0,
        we0 => data_OUT4_M_imag_V_we0,
        d0 => grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_d0,
        q0 => data_OUT4_M_imag_V_q0,
        address1 => grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_imag_V_address1,
        ce1 => data_OUT4_M_imag_V_ce1,
        q1 => data_OUT4_M_imag_V_q1);

    xout_M_real_V_U : component FFT_xout_M_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xout_M_real_V_address0,
        ce0 => xout_M_real_V_ce0,
        we0 => xout_M_real_V_we0,
        d0 => grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_d0,
        q0 => xout_M_real_V_q0,
        address1 => grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_address1,
        ce1 => xout_M_real_V_ce1,
        we1 => xout_M_real_V_we1,
        d1 => grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_d1);

    xout_M_imag_V_U : component FFT_xout_M_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xout_M_imag_V_address0,
        ce0 => xout_M_imag_V_ce0,
        we0 => xout_M_imag_V_we0,
        d0 => grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_d0,
        q0 => xout_M_imag_V_q0,
        address1 => grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_address1,
        ce1 => xout_M_imag_V_ce1,
        we1 => xout_M_imag_V_we1,
        d1 => grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_d1);

    grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86 : component FFT_FFT_Pipeline_VITIS_LOOP_58_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_ap_start,
        ap_done => grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_ap_done,
        ap_idle => grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_ap_idle,
        ap_ready => grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_ap_ready,
        data_IN_TVALID => data_IN_TVALID_int_regslice,
        data_IN_TDATA => data_IN_TDATA_int_regslice,
        data_IN_TREADY => grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_data_IN_TREADY,
        xin_M_real_V_address0 => grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_real_V_address0,
        xin_M_real_V_ce0 => grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_real_V_ce0,
        xin_M_real_V_we0 => grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_real_V_we0,
        xin_M_real_V_d0 => grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_real_V_d0,
        xin_M_imag_V_address0 => grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_imag_V_address0,
        xin_M_imag_V_ce0 => grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_imag_V_ce0,
        xin_M_imag_V_we0 => grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_imag_V_we0,
        xin_M_imag_V_d0 => grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_imag_V_d0);

    grp_FFT_Pipeline_bitreversal_label1_fu_96 : component FFT_FFT_Pipeline_bitreversal_label1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_FFT_Pipeline_bitreversal_label1_fu_96_ap_start,
        ap_done => grp_FFT_Pipeline_bitreversal_label1_fu_96_ap_done,
        ap_idle => grp_FFT_Pipeline_bitreversal_label1_fu_96_ap_idle,
        ap_ready => grp_FFT_Pipeline_bitreversal_label1_fu_96_ap_ready,
        xin_M_real_V_address0 => grp_FFT_Pipeline_bitreversal_label1_fu_96_xin_M_real_V_address0,
        xin_M_real_V_ce0 => grp_FFT_Pipeline_bitreversal_label1_fu_96_xin_M_real_V_ce0,
        xin_M_real_V_q0 => xin_M_real_V_q0,
        xin_M_imag_V_address0 => grp_FFT_Pipeline_bitreversal_label1_fu_96_xin_M_imag_V_address0,
        xin_M_imag_V_ce0 => grp_FFT_Pipeline_bitreversal_label1_fu_96_xin_M_imag_V_ce0,
        xin_M_imag_V_q0 => xin_M_imag_V_q0,
        data_OUT0_M_real_V_address0 => grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_real_V_address0,
        data_OUT0_M_real_V_ce0 => grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_real_V_ce0,
        data_OUT0_M_real_V_we0 => grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_real_V_we0,
        data_OUT0_M_real_V_d0 => grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_real_V_d0,
        data_OUT0_M_imag_V_address0 => grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_imag_V_address0,
        data_OUT0_M_imag_V_ce0 => grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_imag_V_ce0,
        data_OUT0_M_imag_V_we0 => grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_imag_V_we0,
        data_OUT0_M_imag_V_d0 => grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_imag_V_d0);

    grp_FFT0_1_fu_110 : component FFT_FFT0_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_FFT0_1_fu_110_ap_start,
        ap_done => grp_FFT0_1_fu_110_ap_done,
        ap_idle => grp_FFT0_1_fu_110_ap_idle,
        ap_ready => grp_FFT0_1_fu_110_ap_ready,
        FFT_stage_offset => grp_FFT0_1_fu_110_FFT_stage_offset,
        pass_check_offset => grp_FFT0_1_fu_110_pass_check_offset,
        index_shift_offset => grp_FFT0_1_fu_110_index_shift_offset,
        pass_shift_offset => grp_FFT0_1_fu_110_pass_shift_offset,
        data_IN_M_real_0_0_0_address0 => grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_address0,
        data_IN_M_real_0_0_0_ce0 => grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_ce0,
        data_IN_M_real_0_0_0_q0 => grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_q0,
        data_IN_M_real_0_0_0_address1 => grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_address1,
        data_IN_M_real_0_0_0_ce1 => grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_ce1,
        data_IN_M_real_0_0_0_q1 => grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_q1,
        data_IN_M_imag_0_0_0_address0 => grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_address0,
        data_IN_M_imag_0_0_0_ce0 => grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_ce0,
        data_IN_M_imag_0_0_0_q0 => grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_q0,
        data_IN_M_imag_0_0_0_address1 => grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_address1,
        data_IN_M_imag_0_0_0_ce1 => grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_ce1,
        data_IN_M_imag_0_0_0_q1 => grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_q1,
        data_OUT_M_real_0_0_0_address0 => grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_address0,
        data_OUT_M_real_0_0_0_ce0 => grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_ce0,
        data_OUT_M_real_0_0_0_we0 => grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_we0,
        data_OUT_M_real_0_0_0_d0 => grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_d0,
        data_OUT_M_imag_0_0_0_address0 => grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_address0,
        data_OUT_M_imag_0_0_0_ce0 => grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_ce0,
        data_OUT_M_imag_0_0_0_we0 => grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_we0,
        data_OUT_M_imag_0_0_0_d0 => grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_d0);

    grp_FFT_Pipeline_FFT_label1_fu_158 : component FFT_FFT_Pipeline_FFT_label1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_FFT_Pipeline_FFT_label1_fu_158_ap_start,
        ap_done => grp_FFT_Pipeline_FFT_label1_fu_158_ap_done,
        ap_idle => grp_FFT_Pipeline_FFT_label1_fu_158_ap_idle,
        ap_ready => grp_FFT_Pipeline_FFT_label1_fu_158_ap_ready,
        W_M_real_V_address0 => grp_FFT_Pipeline_FFT_label1_fu_158_W_M_real_V_address0,
        W_M_real_V_ce0 => grp_FFT_Pipeline_FFT_label1_fu_158_W_M_real_V_ce0,
        W_M_real_V_q0 => W_M_real_V_q0,
        W_M_imag_V_address0 => grp_FFT_Pipeline_FFT_label1_fu_158_W_M_imag_V_address0,
        W_M_imag_V_ce0 => grp_FFT_Pipeline_FFT_label1_fu_158_W_M_imag_V_ce0,
        W_M_imag_V_q0 => W_M_imag_V_q0,
        data_OUT4_M_real_V_address0 => grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_real_V_address0,
        data_OUT4_M_real_V_ce0 => grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_real_V_ce0,
        data_OUT4_M_real_V_q0 => data_OUT4_M_real_V_q0,
        data_OUT4_M_real_V_address1 => grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_real_V_address1,
        data_OUT4_M_real_V_ce1 => grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_real_V_ce1,
        data_OUT4_M_real_V_q1 => data_OUT4_M_real_V_q1,
        data_OUT4_M_imag_V_address0 => grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_imag_V_address0,
        data_OUT4_M_imag_V_ce0 => grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_imag_V_ce0,
        data_OUT4_M_imag_V_q0 => data_OUT4_M_imag_V_q0,
        data_OUT4_M_imag_V_address1 => grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_imag_V_address1,
        data_OUT4_M_imag_V_ce1 => grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_imag_V_ce1,
        data_OUT4_M_imag_V_q1 => data_OUT4_M_imag_V_q1,
        xout_M_real_V_address0 => grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_address0,
        xout_M_real_V_ce0 => grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_ce0,
        xout_M_real_V_we0 => grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_we0,
        xout_M_real_V_d0 => grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_d0,
        xout_M_real_V_address1 => grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_address1,
        xout_M_real_V_ce1 => grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_ce1,
        xout_M_real_V_we1 => grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_we1,
        xout_M_real_V_d1 => grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_d1,
        xout_M_imag_V_address0 => grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_address0,
        xout_M_imag_V_ce0 => grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_ce0,
        xout_M_imag_V_we0 => grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_we0,
        xout_M_imag_V_d0 => grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_d0,
        xout_M_imag_V_address1 => grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_address1,
        xout_M_imag_V_ce1 => grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_ce1,
        xout_M_imag_V_we1 => grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_we1,
        xout_M_imag_V_d1 => grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_d1);

    grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174 : component FFT_FFT_Pipeline_VITIS_LOOP_68_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_ap_start,
        ap_done => grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_ap_done,
        ap_idle => grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_ap_idle,
        ap_ready => grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_ap_ready,
        data_OUT_TREADY => grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_data_OUT_TREADY,
        data_OUT_TDATA => grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_data_OUT_TDATA,
        data_OUT_TVALID => grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_data_OUT_TVALID,
        xout_M_real_V_address0 => grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_xout_M_real_V_address0,
        xout_M_real_V_ce0 => grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_xout_M_real_V_ce0,
        xout_M_real_V_q0 => xout_M_real_V_q0,
        xout_M_imag_V_address0 => grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_xout_M_imag_V_address0,
        xout_M_imag_V_ce0 => grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_xout_M_imag_V_ce0,
        xout_M_imag_V_q0 => xout_M_imag_V_q0);

    regslice_both_data_IN_U : component FFT_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_IN_TDATA,
        vld_in => data_IN_TVALID,
        ack_in => regslice_both_data_IN_U_ack_in,
        data_out => data_IN_TDATA_int_regslice,
        vld_out => data_IN_TVALID_int_regslice,
        ack_out => data_IN_TREADY_int_regslice,
        apdone_blk => regslice_both_data_IN_U_apdone_blk);

    regslice_both_data_OUT_U : component FFT_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_data_OUT_TDATA,
        vld_in => grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_data_OUT_TVALID,
        ack_in => data_OUT_TREADY_int_regslice,
        data_out => data_OUT_TDATA,
        vld_out => regslice_both_data_OUT_U_vld_out,
        ack_out => data_OUT_TREADY,
        apdone_blk => regslice_both_data_OUT_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_FFT0_1_fu_110_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_FFT0_1_fu_110_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_FFT0_1_fu_110_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_FFT0_1_fu_110_ap_ready = ap_const_logic_1)) then 
                    grp_FFT0_1_fu_110_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_FFT_Pipeline_FFT_label1_fu_158_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_FFT_Pipeline_FFT_label1_fu_158_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state14) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                    grp_FFT_Pipeline_FFT_label1_fu_158_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_FFT_Pipeline_FFT_label1_fu_158_ap_ready = ap_const_logic_1)) then 
                    grp_FFT_Pipeline_FFT_label1_fu_158_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_ap_ready = ap_const_logic_1)) then 
                    grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                    grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_ap_ready = ap_const_logic_1)) then 
                    grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_FFT_Pipeline_bitreversal_label1_fu_96_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_FFT_Pipeline_bitreversal_label1_fu_96_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_FFT_Pipeline_bitreversal_label1_fu_96_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_FFT_Pipeline_bitreversal_label1_fu_96_ap_ready = ap_const_logic_1)) then 
                    grp_FFT_Pipeline_bitreversal_label1_fu_96_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_ap_done, grp_FFT_Pipeline_bitreversal_label1_fu_96_ap_done, grp_FFT0_1_fu_110_ap_done, grp_FFT_Pipeline_FFT_label1_fu_158_ap_done, grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state18, regslice_both_data_OUT_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_FFT_Pipeline_bitreversal_label1_fu_96_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_FFT0_1_fu_110_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_FFT0_1_fu_110_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_FFT0_1_fu_110_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_FFT0_1_fu_110_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_FFT_Pipeline_FFT_label1_fu_158_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state18) and (regslice_both_data_OUT_U_apdone_blk = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    W_M_imag_V_address0_assign_proc : process(grp_FFT_Pipeline_FFT_label1_fu_158_W_M_imag_V_address0, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            W_M_imag_V_address0 <= grp_FFT_Pipeline_FFT_label1_fu_158_W_M_imag_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            W_M_imag_V_address0 <= ap_const_lv4_0;
        else 
            W_M_imag_V_address0 <= "XXXX";
        end if; 
    end process;


    W_M_imag_V_ce0_assign_proc : process(grp_FFT_Pipeline_FFT_label1_fu_158_W_M_imag_V_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            W_M_imag_V_ce0 <= grp_FFT_Pipeline_FFT_label1_fu_158_W_M_imag_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            W_M_imag_V_ce0 <= ap_const_logic_0;
        else 
            W_M_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    W_M_real_V_address0_assign_proc : process(grp_FFT_Pipeline_FFT_label1_fu_158_W_M_real_V_address0, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            W_M_real_V_address0 <= grp_FFT_Pipeline_FFT_label1_fu_158_W_M_real_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            W_M_real_V_address0 <= ap_const_lv4_0;
        else 
            W_M_real_V_address0 <= "XXXX";
        end if; 
    end process;


    W_M_real_V_ce0_assign_proc : process(grp_FFT_Pipeline_FFT_label1_fu_158_W_M_real_V_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            W_M_real_V_ce0 <= grp_FFT_Pipeline_FFT_label1_fu_158_W_M_real_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            W_M_real_V_ce0 <= ap_const_logic_0;
        else 
            W_M_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state14 <= ap_NS_fsm(13);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_FFT0_1_fu_110_ap_done)
    begin
        if ((grp_FFT0_1_fu_110_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_FFT0_1_fu_110_ap_done)
    begin
        if ((grp_FFT0_1_fu_110_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_FFT_Pipeline_FFT_label1_fu_158_ap_done)
    begin
        if ((grp_FFT_Pipeline_FFT_label1_fu_158_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_ap_done)
    begin
        if ((grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state18_blk_assign_proc : process(regslice_both_data_OUT_U_apdone_blk)
    begin
        if ((regslice_both_data_OUT_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_ap_done)
    begin
        if ((grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_FFT_Pipeline_bitreversal_label1_fu_96_ap_done)
    begin
        if ((grp_FFT_Pipeline_bitreversal_label1_fu_96_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_FFT0_1_fu_110_ap_done)
    begin
        if ((grp_FFT0_1_fu_110_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_FFT0_1_fu_110_ap_done)
    begin
        if ((grp_FFT0_1_fu_110_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state18, regslice_both_data_OUT_U_apdone_blk)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) and (regslice_both_data_OUT_U_apdone_blk = ap_const_logic_0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_local_block <= ap_const_logic_0;
    ap_local_deadlock <= ap_const_logic_0;

    ap_ready_assign_proc : process(ap_CS_fsm_state18, regslice_both_data_OUT_U_apdone_blk)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) and (regslice_both_data_OUT_U_apdone_blk = ap_const_logic_0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    data_IN_TREADY <= regslice_both_data_IN_U_ack_in;

    data_IN_TREADY_int_regslice_assign_proc : process(grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_data_IN_TREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_IN_TREADY_int_regslice <= grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_data_IN_TREADY;
        else 
            data_IN_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT0_M_imag_V_address0_assign_proc : process(grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_imag_V_address0, grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            data_OUT0_M_imag_V_address0 <= grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            data_OUT0_M_imag_V_address0 <= grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_imag_V_address0;
        else 
            data_OUT0_M_imag_V_address0 <= "XXXXX";
        end if; 
    end process;


    data_OUT0_M_imag_V_ce0_assign_proc : process(grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_imag_V_ce0, grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            data_OUT0_M_imag_V_ce0 <= grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            data_OUT0_M_imag_V_ce0 <= grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_imag_V_ce0;
        else 
            data_OUT0_M_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT0_M_imag_V_ce1_assign_proc : process(grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            data_OUT0_M_imag_V_ce1 <= grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_ce1;
        else 
            data_OUT0_M_imag_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT0_M_imag_V_we0_assign_proc : process(grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_imag_V_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            data_OUT0_M_imag_V_we0 <= grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_imag_V_we0;
        else 
            data_OUT0_M_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT0_M_real_V_address0_assign_proc : process(grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_real_V_address0, grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            data_OUT0_M_real_V_address0 <= grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            data_OUT0_M_real_V_address0 <= grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_real_V_address0;
        else 
            data_OUT0_M_real_V_address0 <= "XXXXX";
        end if; 
    end process;


    data_OUT0_M_real_V_ce0_assign_proc : process(grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_real_V_ce0, grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            data_OUT0_M_real_V_ce0 <= grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            data_OUT0_M_real_V_ce0 <= grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_real_V_ce0;
        else 
            data_OUT0_M_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT0_M_real_V_ce1_assign_proc : process(grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            data_OUT0_M_real_V_ce1 <= grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_ce1;
        else 
            data_OUT0_M_real_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT0_M_real_V_we0_assign_proc : process(grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_real_V_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            data_OUT0_M_real_V_we0 <= grp_FFT_Pipeline_bitreversal_label1_fu_96_data_OUT0_M_real_V_we0;
        else 
            data_OUT0_M_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT1_M_imag_V_address0_assign_proc : process(grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_address0, grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            data_OUT1_M_imag_V_address0 <= grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            data_OUT1_M_imag_V_address0 <= grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_address0;
        else 
            data_OUT1_M_imag_V_address0 <= "XXXXX";
        end if; 
    end process;


    data_OUT1_M_imag_V_ce0_assign_proc : process(grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_ce0, grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            data_OUT1_M_imag_V_ce0 <= grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            data_OUT1_M_imag_V_ce0 <= grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_ce0;
        else 
            data_OUT1_M_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT1_M_imag_V_ce1_assign_proc : process(grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            data_OUT1_M_imag_V_ce1 <= grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_ce1;
        else 
            data_OUT1_M_imag_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT1_M_imag_V_we0_assign_proc : process(grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            data_OUT1_M_imag_V_we0 <= grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_we0;
        else 
            data_OUT1_M_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT1_M_real_V_address0_assign_proc : process(grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_address0, grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            data_OUT1_M_real_V_address0 <= grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            data_OUT1_M_real_V_address0 <= grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_address0;
        else 
            data_OUT1_M_real_V_address0 <= "XXXXX";
        end if; 
    end process;


    data_OUT1_M_real_V_ce0_assign_proc : process(grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_ce0, grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            data_OUT1_M_real_V_ce0 <= grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            data_OUT1_M_real_V_ce0 <= grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_ce0;
        else 
            data_OUT1_M_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT1_M_real_V_ce1_assign_proc : process(grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            data_OUT1_M_real_V_ce1 <= grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_ce1;
        else 
            data_OUT1_M_real_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT1_M_real_V_we0_assign_proc : process(grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            data_OUT1_M_real_V_we0 <= grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_we0;
        else 
            data_OUT1_M_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT2_M_imag_V_address0_assign_proc : process(grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_address0, grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            data_OUT2_M_imag_V_address0 <= grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_OUT2_M_imag_V_address0 <= grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_address0;
        else 
            data_OUT2_M_imag_V_address0 <= "XXXXX";
        end if; 
    end process;


    data_OUT2_M_imag_V_ce0_assign_proc : process(grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_ce0, grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            data_OUT2_M_imag_V_ce0 <= grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_OUT2_M_imag_V_ce0 <= grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_ce0;
        else 
            data_OUT2_M_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT2_M_imag_V_ce1_assign_proc : process(grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_OUT2_M_imag_V_ce1 <= grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_ce1;
        else 
            data_OUT2_M_imag_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT2_M_imag_V_we0_assign_proc : process(grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            data_OUT2_M_imag_V_we0 <= grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_we0;
        else 
            data_OUT2_M_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT2_M_real_V_address0_assign_proc : process(grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_address0, grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            data_OUT2_M_real_V_address0 <= grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_OUT2_M_real_V_address0 <= grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_address0;
        else 
            data_OUT2_M_real_V_address0 <= "XXXXX";
        end if; 
    end process;


    data_OUT2_M_real_V_ce0_assign_proc : process(grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_ce0, grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            data_OUT2_M_real_V_ce0 <= grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_OUT2_M_real_V_ce0 <= grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_ce0;
        else 
            data_OUT2_M_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT2_M_real_V_ce1_assign_proc : process(grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_OUT2_M_real_V_ce1 <= grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_ce1;
        else 
            data_OUT2_M_real_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT2_M_real_V_we0_assign_proc : process(grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            data_OUT2_M_real_V_we0 <= grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_we0;
        else 
            data_OUT2_M_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT3_M_imag_V_address0_assign_proc : process(grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_address0, grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_OUT3_M_imag_V_address0 <= grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_OUT3_M_imag_V_address0 <= grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_address0;
        else 
            data_OUT3_M_imag_V_address0 <= "XXXXX";
        end if; 
    end process;


    data_OUT3_M_imag_V_ce0_assign_proc : process(grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_ce0, grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_OUT3_M_imag_V_ce0 <= grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_OUT3_M_imag_V_ce0 <= grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_ce0;
        else 
            data_OUT3_M_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT3_M_imag_V_ce1_assign_proc : process(grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_OUT3_M_imag_V_ce1 <= grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_ce1;
        else 
            data_OUT3_M_imag_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT3_M_imag_V_we0_assign_proc : process(grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_OUT3_M_imag_V_we0 <= grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_we0;
        else 
            data_OUT3_M_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT3_M_real_V_address0_assign_proc : process(grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_address0, grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_OUT3_M_real_V_address0 <= grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_OUT3_M_real_V_address0 <= grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_address0;
        else 
            data_OUT3_M_real_V_address0 <= "XXXXX";
        end if; 
    end process;


    data_OUT3_M_real_V_ce0_assign_proc : process(grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_ce0, grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_OUT3_M_real_V_ce0 <= grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_OUT3_M_real_V_ce0 <= grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_ce0;
        else 
            data_OUT3_M_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT3_M_real_V_ce1_assign_proc : process(grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_OUT3_M_real_V_ce1 <= grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_ce1;
        else 
            data_OUT3_M_real_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT3_M_real_V_we0_assign_proc : process(grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_OUT3_M_real_V_we0 <= grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_we0;
        else 
            data_OUT3_M_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT4_M_imag_V_address0_assign_proc : process(grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_address0, grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_imag_V_address0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_OUT4_M_imag_V_address0 <= grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_imag_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_OUT4_M_imag_V_address0 <= grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_address0;
        else 
            data_OUT4_M_imag_V_address0 <= "XXXXX";
        end if; 
    end process;


    data_OUT4_M_imag_V_ce0_assign_proc : process(grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_ce0, grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_imag_V_ce0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_OUT4_M_imag_V_ce0 <= grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_imag_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_OUT4_M_imag_V_ce0 <= grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_ce0;
        else 
            data_OUT4_M_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT4_M_imag_V_ce1_assign_proc : process(grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_imag_V_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_OUT4_M_imag_V_ce1 <= grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_imag_V_ce1;
        else 
            data_OUT4_M_imag_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT4_M_imag_V_we0_assign_proc : process(grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_OUT4_M_imag_V_we0 <= grp_FFT0_1_fu_110_data_OUT_M_imag_0_0_0_we0;
        else 
            data_OUT4_M_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT4_M_real_V_address0_assign_proc : process(grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_address0, grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_real_V_address0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_OUT4_M_real_V_address0 <= grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_real_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_OUT4_M_real_V_address0 <= grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_address0;
        else 
            data_OUT4_M_real_V_address0 <= "XXXXX";
        end if; 
    end process;


    data_OUT4_M_real_V_ce0_assign_proc : process(grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_ce0, grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_real_V_ce0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_OUT4_M_real_V_ce0 <= grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_real_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_OUT4_M_real_V_ce0 <= grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_ce0;
        else 
            data_OUT4_M_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT4_M_real_V_ce1_assign_proc : process(grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_real_V_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_OUT4_M_real_V_ce1 <= grp_FFT_Pipeline_FFT_label1_fu_158_data_OUT4_M_real_V_ce1;
        else 
            data_OUT4_M_real_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    data_OUT4_M_real_V_we0_assign_proc : process(grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_OUT4_M_real_V_we0 <= grp_FFT0_1_fu_110_data_OUT_M_real_0_0_0_we0;
        else 
            data_OUT4_M_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    data_OUT_TVALID <= regslice_both_data_OUT_U_vld_out;

    grp_FFT0_1_fu_110_FFT_stage_offset_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_FFT0_1_fu_110_FFT_stage_offset <= ap_const_lv4_8;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_FFT0_1_fu_110_FFT_stage_offset <= ap_const_lv4_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_FFT0_1_fu_110_FFT_stage_offset <= ap_const_lv4_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_FFT0_1_fu_110_FFT_stage_offset <= ap_const_lv4_1;
        else 
            grp_FFT0_1_fu_110_FFT_stage_offset <= "XXXX";
        end if; 
    end process;

    grp_FFT0_1_fu_110_ap_start <= grp_FFT0_1_fu_110_ap_start_reg;

    grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_q0_assign_proc : process(data_OUT0_M_imag_V_q0, data_OUT1_M_imag_V_q0, data_OUT2_M_imag_V_q0, data_OUT3_M_imag_V_q0, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_q0 <= data_OUT3_M_imag_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_q0 <= data_OUT2_M_imag_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_q0 <= data_OUT1_M_imag_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_q0 <= data_OUT0_M_imag_V_q0;
        else 
            grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_q1_assign_proc : process(data_OUT0_M_imag_V_q1, data_OUT1_M_imag_V_q1, data_OUT2_M_imag_V_q1, data_OUT3_M_imag_V_q1, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_q1 <= data_OUT3_M_imag_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_q1 <= data_OUT2_M_imag_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_q1 <= data_OUT1_M_imag_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_q1 <= data_OUT0_M_imag_V_q1;
        else 
            grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_q1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_q0_assign_proc : process(data_OUT0_M_real_V_q0, data_OUT1_M_real_V_q0, data_OUT2_M_real_V_q0, data_OUT3_M_real_V_q0, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_q0 <= data_OUT3_M_real_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_q0 <= data_OUT2_M_real_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_q0 <= data_OUT1_M_real_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_q0 <= data_OUT0_M_real_V_q0;
        else 
            grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_q1_assign_proc : process(data_OUT0_M_real_V_q1, data_OUT1_M_real_V_q1, data_OUT2_M_real_V_q1, data_OUT3_M_real_V_q1, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_q1 <= data_OUT3_M_real_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_q1 <= data_OUT2_M_real_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_q1 <= data_OUT1_M_real_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_q1 <= data_OUT0_M_real_V_q1;
        else 
            grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_q1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FFT0_1_fu_110_index_shift_offset_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_FFT0_1_fu_110_index_shift_offset <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_FFT0_1_fu_110_index_shift_offset <= ap_const_lv3_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_FFT0_1_fu_110_index_shift_offset <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_FFT0_1_fu_110_index_shift_offset <= ap_const_lv3_4;
        else 
            grp_FFT0_1_fu_110_index_shift_offset <= "XXX";
        end if; 
    end process;


    grp_FFT0_1_fu_110_pass_check_offset_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_FFT0_1_fu_110_pass_check_offset <= ap_const_lv4_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_FFT0_1_fu_110_pass_check_offset <= ap_const_lv4_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_FFT0_1_fu_110_pass_check_offset <= ap_const_lv4_8;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_FFT0_1_fu_110_pass_check_offset <= ap_const_lv4_0;
        else 
            grp_FFT0_1_fu_110_pass_check_offset <= "XXXX";
        end if; 
    end process;


    grp_FFT0_1_fu_110_pass_shift_offset_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_FFT0_1_fu_110_pass_shift_offset <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_FFT0_1_fu_110_pass_shift_offset <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_FFT0_1_fu_110_pass_shift_offset <= ap_const_lv3_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_FFT0_1_fu_110_pass_shift_offset <= ap_const_lv3_1;
        else 
            grp_FFT0_1_fu_110_pass_shift_offset <= "XXX";
        end if; 
    end process;

    grp_FFT_Pipeline_FFT_label1_fu_158_ap_start <= grp_FFT_Pipeline_FFT_label1_fu_158_ap_start_reg;
    grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_ap_start <= grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_ap_start_reg;
    grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_ap_start <= grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_ap_start_reg;
    grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_data_OUT_TREADY <= (data_OUT_TREADY_int_regslice and ap_CS_fsm_state17);
    grp_FFT_Pipeline_bitreversal_label1_fu_96_ap_start <= grp_FFT_Pipeline_bitreversal_label1_fu_96_ap_start_reg;

    xin_M_imag_V_address0_assign_proc : process(grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_imag_V_address0, grp_FFT_Pipeline_bitreversal_label1_fu_96_xin_M_imag_V_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xin_M_imag_V_address0 <= grp_FFT_Pipeline_bitreversal_label1_fu_96_xin_M_imag_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xin_M_imag_V_address0 <= grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_imag_V_address0;
        else 
            xin_M_imag_V_address0 <= "XXXXX";
        end if; 
    end process;


    xin_M_imag_V_ce0_assign_proc : process(grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_imag_V_ce0, grp_FFT_Pipeline_bitreversal_label1_fu_96_xin_M_imag_V_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xin_M_imag_V_ce0 <= grp_FFT_Pipeline_bitreversal_label1_fu_96_xin_M_imag_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xin_M_imag_V_ce0 <= grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_imag_V_ce0;
        else 
            xin_M_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xin_M_imag_V_we0_assign_proc : process(grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_imag_V_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xin_M_imag_V_we0 <= grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_imag_V_we0;
        else 
            xin_M_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xin_M_real_V_address0_assign_proc : process(grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_real_V_address0, grp_FFT_Pipeline_bitreversal_label1_fu_96_xin_M_real_V_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xin_M_real_V_address0 <= grp_FFT_Pipeline_bitreversal_label1_fu_96_xin_M_real_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xin_M_real_V_address0 <= grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_real_V_address0;
        else 
            xin_M_real_V_address0 <= "XXXXX";
        end if; 
    end process;


    xin_M_real_V_ce0_assign_proc : process(grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_real_V_ce0, grp_FFT_Pipeline_bitreversal_label1_fu_96_xin_M_real_V_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xin_M_real_V_ce0 <= grp_FFT_Pipeline_bitreversal_label1_fu_96_xin_M_real_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xin_M_real_V_ce0 <= grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_real_V_ce0;
        else 
            xin_M_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xin_M_real_V_we0_assign_proc : process(grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_real_V_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xin_M_real_V_we0 <= grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_xin_M_real_V_we0;
        else 
            xin_M_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xout_M_imag_V_address0_assign_proc : process(grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_address0, grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_xout_M_imag_V_address0, ap_CS_fsm_state15, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xout_M_imag_V_address0 <= grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_xout_M_imag_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xout_M_imag_V_address0 <= grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_address0;
        else 
            xout_M_imag_V_address0 <= "XXXXX";
        end if; 
    end process;


    xout_M_imag_V_ce0_assign_proc : process(grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_ce0, grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_xout_M_imag_V_ce0, ap_CS_fsm_state15, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xout_M_imag_V_ce0 <= grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_xout_M_imag_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xout_M_imag_V_ce0 <= grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_ce0;
        else 
            xout_M_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xout_M_imag_V_ce1_assign_proc : process(grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xout_M_imag_V_ce1 <= grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_ce1;
        else 
            xout_M_imag_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xout_M_imag_V_we0_assign_proc : process(grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_we0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xout_M_imag_V_we0 <= grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_we0;
        else 
            xout_M_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xout_M_imag_V_we1_assign_proc : process(grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xout_M_imag_V_we1 <= grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_imag_V_we1;
        else 
            xout_M_imag_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    xout_M_real_V_address0_assign_proc : process(grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_address0, grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_xout_M_real_V_address0, ap_CS_fsm_state15, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xout_M_real_V_address0 <= grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_xout_M_real_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xout_M_real_V_address0 <= grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_address0;
        else 
            xout_M_real_V_address0 <= "XXXXX";
        end if; 
    end process;


    xout_M_real_V_ce0_assign_proc : process(grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_ce0, grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_xout_M_real_V_ce0, ap_CS_fsm_state15, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xout_M_real_V_ce0 <= grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_xout_M_real_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xout_M_real_V_ce0 <= grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_ce0;
        else 
            xout_M_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xout_M_real_V_ce1_assign_proc : process(grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xout_M_real_V_ce1 <= grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_ce1;
        else 
            xout_M_real_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xout_M_real_V_we0_assign_proc : process(grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_we0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xout_M_real_V_we0 <= grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_we0;
        else 
            xout_M_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xout_M_real_V_we1_assign_proc : process(grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xout_M_real_V_we1 <= grp_FFT_Pipeline_FFT_label1_fu_158_xout_M_real_V_we1;
        else 
            xout_M_real_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
