
projectfinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a290  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000244  0800a420  0800a420  0000b420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a664  0800a664  0000c084  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a664  0800a664  0000b664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a66c  0800a66c  0000c084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a66c  0800a66c  0000b66c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a670  0800a670  0000b670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  0800a674  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002848  20000084  0800a6f8  0000c084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200028cc  0800a6f8  0000c8cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020db6  00000000  00000000  0000c0b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a8a  00000000  00000000  0002ce6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ae0  00000000  00000000  000318f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014b7  00000000  00000000  000333d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002af5d  00000000  00000000  0003488f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021bf0  00000000  00000000  0005f7ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00101ad6  00000000  00000000  000813dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00182eb2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000071d0  00000000  00000000  00182ef8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0018a0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000084 	.word	0x20000084
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a408 	.word	0x0800a408

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000088 	.word	0x20000088
 80001cc:	0800a408 	.word	0x0800a408

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <HAL_GPIO_EXTI_Callback>:
#define DEBOUNCE_TIME 100 // in ms



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b084      	sub	sp, #16
 8000500:	af00      	add	r7, sp, #0
 8000502:	4603      	mov	r3, r0
 8000504:	80fb      	strh	r3, [r7, #6]
//basic button debounce
	if(GPIO_Pin == PL1_Switch_Pin) {
 8000506:	88fb      	ldrh	r3, [r7, #6]
 8000508:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800050c:	d10e      	bne.n	800052c <HAL_GPIO_EXTI_Callback+0x30>

		uint32_t current_time = HAL_GetTick();
 800050e:	f001 fd3f 	bl	8001f90 <HAL_GetTick>
 8000512:	60f8      	str	r0, [r7, #12]
		if ((current_time - PL1_Last_Interrupt) > DEBOUNCE_TIME){
 8000514:	4b36      	ldr	r3, [pc, #216]	@ (80005f0 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	68fa      	ldr	r2, [r7, #12]
 800051a:	1ad3      	subs	r3, r2, r3
 800051c:	2b64      	cmp	r3, #100	@ 0x64
 800051e:	d905      	bls.n	800052c <HAL_GPIO_EXTI_Callback+0x30>
				PL1_switch_var = 1;
 8000520:	4b34      	ldr	r3, [pc, #208]	@ (80005f4 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000522:	2201      	movs	r2, #1
 8000524:	701a      	strb	r2, [r3, #0]
				PL1_Last_Interrupt = current_time;
 8000526:	4a32      	ldr	r2, [pc, #200]	@ (80005f0 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000528:	68fb      	ldr	r3, [r7, #12]
 800052a:	6013      	str	r3, [r2, #0]
			}

	}
	if(GPIO_Pin == PL2_Switch_Pin) {
 800052c:	88fb      	ldrh	r3, [r7, #6]
 800052e:	2b80      	cmp	r3, #128	@ 0x80
 8000530:	d10e      	bne.n	8000550 <HAL_GPIO_EXTI_Callback+0x54>

		uint32_t current_time = HAL_GetTick();
 8000532:	f001 fd2d 	bl	8001f90 <HAL_GetTick>
 8000536:	60b8      	str	r0, [r7, #8]
		if ((current_time - PL2_Last_Interrupt) > DEBOUNCE_TIME){
 8000538:	4b2f      	ldr	r3, [pc, #188]	@ (80005f8 <HAL_GPIO_EXTI_Callback+0xfc>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	68ba      	ldr	r2, [r7, #8]
 800053e:	1ad3      	subs	r3, r2, r3
 8000540:	2b64      	cmp	r3, #100	@ 0x64
 8000542:	d905      	bls.n	8000550 <HAL_GPIO_EXTI_Callback+0x54>
				PL2_switch_var = 1;
 8000544:	4b2d      	ldr	r3, [pc, #180]	@ (80005fc <HAL_GPIO_EXTI_Callback+0x100>)
 8000546:	2201      	movs	r2, #1
 8000548:	701a      	strb	r2, [r3, #0]
				PL2_Last_Interrupt = current_time;
 800054a:	4a2b      	ldr	r2, [pc, #172]	@ (80005f8 <HAL_GPIO_EXTI_Callback+0xfc>)
 800054c:	68bb      	ldr	r3, [r7, #8]
 800054e:	6013      	str	r3, [r2, #0]
			}
	}
	if(GPIO_Pin == TL1_Car_Pin) {
 8000550:	88fb      	ldrh	r3, [r7, #6]
 8000552:	2b10      	cmp	r3, #16
 8000554:	d10d      	bne.n	8000572 <HAL_GPIO_EXTI_Callback+0x76>
		if (HAL_GPIO_ReadPin(TL1_Car_GPIO_Port, TL1_Car_Pin) == 0) TL1_Car_var = 1;
 8000556:	2110      	movs	r1, #16
 8000558:	4829      	ldr	r0, [pc, #164]	@ (8000600 <HAL_GPIO_EXTI_Callback+0x104>)
 800055a:	f002 f833 	bl	80025c4 <HAL_GPIO_ReadPin>
 800055e:	4603      	mov	r3, r0
 8000560:	2b00      	cmp	r3, #0
 8000562:	d103      	bne.n	800056c <HAL_GPIO_EXTI_Callback+0x70>
 8000564:	4b27      	ldr	r3, [pc, #156]	@ (8000604 <HAL_GPIO_EXTI_Callback+0x108>)
 8000566:	2201      	movs	r2, #1
 8000568:	701a      	strb	r2, [r3, #0]
 800056a:	e002      	b.n	8000572 <HAL_GPIO_EXTI_Callback+0x76>
			else TL1_Car_var = 0;
 800056c:	4b25      	ldr	r3, [pc, #148]	@ (8000604 <HAL_GPIO_EXTI_Callback+0x108>)
 800056e:	2200      	movs	r2, #0
 8000570:	701a      	strb	r2, [r3, #0]
	}
	if(GPIO_Pin == TL2_Car_Pin) {
 8000572:	88fb      	ldrh	r3, [r7, #6]
 8000574:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000578:	d10e      	bne.n	8000598 <HAL_GPIO_EXTI_Callback+0x9c>
		if (HAL_GPIO_ReadPin(TL2_Car_GPIO_Port, TL2_Car_Pin) == 0) TL2_Car_var = 1;
 800057a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800057e:	4822      	ldr	r0, [pc, #136]	@ (8000608 <HAL_GPIO_EXTI_Callback+0x10c>)
 8000580:	f002 f820 	bl	80025c4 <HAL_GPIO_ReadPin>
 8000584:	4603      	mov	r3, r0
 8000586:	2b00      	cmp	r3, #0
 8000588:	d103      	bne.n	8000592 <HAL_GPIO_EXTI_Callback+0x96>
 800058a:	4b20      	ldr	r3, [pc, #128]	@ (800060c <HAL_GPIO_EXTI_Callback+0x110>)
 800058c:	2201      	movs	r2, #1
 800058e:	701a      	strb	r2, [r3, #0]
 8000590:	e002      	b.n	8000598 <HAL_GPIO_EXTI_Callback+0x9c>
				else TL2_Car_var = 0;
 8000592:	4b1e      	ldr	r3, [pc, #120]	@ (800060c <HAL_GPIO_EXTI_Callback+0x110>)
 8000594:	2200      	movs	r2, #0
 8000596:	701a      	strb	r2, [r3, #0]
	}
	if(GPIO_Pin == TL3_Car_Pin) {
 8000598:	88fb      	ldrh	r3, [r7, #6]
 800059a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800059e:	d10e      	bne.n	80005be <HAL_GPIO_EXTI_Callback+0xc2>
		if (HAL_GPIO_ReadPin(TL3_Car_GPIO_Port, TL3_Car_Pin) == 0) TL3_Car_var = 1;
 80005a0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80005a4:	4818      	ldr	r0, [pc, #96]	@ (8000608 <HAL_GPIO_EXTI_Callback+0x10c>)
 80005a6:	f002 f80d 	bl	80025c4 <HAL_GPIO_ReadPin>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d103      	bne.n	80005b8 <HAL_GPIO_EXTI_Callback+0xbc>
 80005b0:	4b17      	ldr	r3, [pc, #92]	@ (8000610 <HAL_GPIO_EXTI_Callback+0x114>)
 80005b2:	2201      	movs	r2, #1
 80005b4:	701a      	strb	r2, [r3, #0]
 80005b6:	e002      	b.n	80005be <HAL_GPIO_EXTI_Callback+0xc2>
				else TL3_Car_var = 0;
 80005b8:	4b15      	ldr	r3, [pc, #84]	@ (8000610 <HAL_GPIO_EXTI_Callback+0x114>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	701a      	strb	r2, [r3, #0]
	}
	if(GPIO_Pin == TL4_Car_Pin) {
 80005be:	88fb      	ldrh	r3, [r7, #6]
 80005c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80005c4:	d10f      	bne.n	80005e6 <HAL_GPIO_EXTI_Callback+0xea>
		if (HAL_GPIO_ReadPin(TL4_Car_GPIO_Port, TL4_Car_Pin) == 0) TL4_Car_var = 1;
 80005c6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005ce:	f001 fff9 	bl	80025c4 <HAL_GPIO_ReadPin>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d103      	bne.n	80005e0 <HAL_GPIO_EXTI_Callback+0xe4>
 80005d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000614 <HAL_GPIO_EXTI_Callback+0x118>)
 80005da:	2201      	movs	r2, #1
 80005dc:	701a      	strb	r2, [r3, #0]
				else TL4_Car_var = 0;
	}

}
 80005de:	e002      	b.n	80005e6 <HAL_GPIO_EXTI_Callback+0xea>
				else TL4_Car_var = 0;
 80005e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000614 <HAL_GPIO_EXTI_Callback+0x118>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	701a      	strb	r2, [r3, #0]
}
 80005e6:	bf00      	nop
 80005e8:	3710      	adds	r7, #16
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	200000a8 	.word	0x200000a8
 80005f4:	200000a0 	.word	0x200000a0
 80005f8:	200000ac 	.word	0x200000ac
 80005fc:	200000a1 	.word	0x200000a1
 8000600:	48000800 	.word	0x48000800
 8000604:	200000a2 	.word	0x200000a2
 8000608:	48000400 	.word	0x48000400
 800060c:	200000a3 	.word	0x200000a3
 8000610:	200000a4 	.word	0x200000a4
 8000614:	200000a5 	.word	0x200000a5

08000618 <Car_Starting_positions>:
// a very cruisal  funtion used to read the intal carpossion when first running the code since the variables only change when a intreups happens
void Car_Starting_positions(){
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_Callback(TL1_Car_Pin);
 800061c:	2010      	movs	r0, #16
 800061e:	f7ff ff6d 	bl	80004fc <HAL_GPIO_EXTI_Callback>
    HAL_GPIO_EXTI_Callback(TL2_Car_Pin);
 8000622:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000626:	f7ff ff69 	bl	80004fc <HAL_GPIO_EXTI_Callback>
    HAL_GPIO_EXTI_Callback(TL3_Car_Pin);
 800062a:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800062e:	f7ff ff65 	bl	80004fc <HAL_GPIO_EXTI_Callback>
    HAL_GPIO_EXTI_Callback(TL4_Car_Pin);
 8000632:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000636:	f7ff ff61 	bl	80004fc <HAL_GPIO_EXTI_Callback>
}
 800063a:	bf00      	nop
 800063c:	bd80      	pop	{r7, pc}
	...

08000640 <SPIinit>:





void SPIinit(){
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_595_Enable_GPIO_Port, _595_Enable_Pin, RESET);
 8000644:	2200      	movs	r2, #0
 8000646:	2180      	movs	r1, #128	@ 0x80
 8000648:	4808      	ldr	r0, [pc, #32]	@ (800066c <SPIinit+0x2c>)
 800064a:	f001 ffd3 	bl	80025f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_595_Reset_GPIO_Port, _595_Reset_Pin, SET);
 800064e:	2201      	movs	r2, #1
 8000650:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000654:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000658:	f001 ffcc 	bl	80025f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_595_STCP_GPIO_Port, _595_STCP_Pin, RESET);
 800065c:	2200      	movs	r2, #0
 800065e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000662:	4803      	ldr	r0, [pc, #12]	@ (8000670 <SPIinit+0x30>)
 8000664:	f001 ffc6 	bl	80025f4 <HAL_GPIO_WritePin>

}
 8000668:	bf00      	nop
 800066a:	bd80      	pop	{r7, pc}
 800066c:	48000800 	.word	0x48000800
 8000670:	48000400 	.word	0x48000400

08000674 <SPIshow_state>:

void SPIshow_state(uint8_t *state){
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
	HAL_SPI_Transmit(&hspi3,state,3, 50);
 800067c:	2332      	movs	r3, #50	@ 0x32
 800067e:	2203      	movs	r2, #3
 8000680:	6879      	ldr	r1, [r7, #4]
 8000682:	4809      	ldr	r0, [pc, #36]	@ (80006a8 <SPIshow_state+0x34>)
 8000684:	f003 fbdb 	bl	8003e3e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_595_STCP_GPIO_Port, _595_STCP_Pin, SET);
 8000688:	2201      	movs	r2, #1
 800068a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800068e:	4807      	ldr	r0, [pc, #28]	@ (80006ac <SPIshow_state+0x38>)
 8000690:	f001 ffb0 	bl	80025f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_595_STCP_GPIO_Port, _595_STCP_Pin, RESET);
 8000694:	2200      	movs	r2, #0
 8000696:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800069a:	4804      	ldr	r0, [pc, #16]	@ (80006ac <SPIshow_state+0x38>)
 800069c:	f001 ffaa 	bl	80025f4 <HAL_GPIO_WritePin>
}
 80006a0:	bf00      	nop
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	200000f8 	.word	0x200000f8
 80006ac:	48000400 	.word	0x48000400

080006b0 <RuntimeConfig_init>:
static uint8_t cmdreciver [4];
//where the acknowlege index is stored
static uint8_t ackindex [1];

// arm the intial interrupt
void RuntimeConfig_init(){
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, cmdreciver, 4);
 80006b4:	2204      	movs	r2, #4
 80006b6:	4903      	ldr	r1, [pc, #12]	@ (80006c4 <RuntimeConfig_init+0x14>)
 80006b8:	4803      	ldr	r0, [pc, #12]	@ (80006c8 <RuntimeConfig_init+0x18>)
 80006ba:	f004 fa07 	bl	8004acc <HAL_UART_Receive_IT>
}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	200000b4 	.word	0x200000b4
 80006c8:	200001a8 	.word	0x200001a8

080006cc <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
	if (huart != &huart2) return;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	4a4b      	ldr	r2, [pc, #300]	@ (8000804 <HAL_UART_RxCpltCallback+0x138>)
 80006d8:	4293      	cmp	r3, r2
 80006da:	f040 808e 	bne.w	80007fa <HAL_UART_RxCpltCallback+0x12e>
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */


  //parce the last two bytes and store it
  value = (cmdreciver[2] << 8) | cmdreciver[3];
 80006de:	4b4a      	ldr	r3, [pc, #296]	@ (8000808 <HAL_UART_RxCpltCallback+0x13c>)
 80006e0:	789b      	ldrb	r3, [r3, #2]
 80006e2:	b21b      	sxth	r3, r3
 80006e4:	021b      	lsls	r3, r3, #8
 80006e6:	b21a      	sxth	r2, r3
 80006e8:	4b47      	ldr	r3, [pc, #284]	@ (8000808 <HAL_UART_RxCpltCallback+0x13c>)
 80006ea:	78db      	ldrb	r3, [r3, #3]
 80006ec:	b21b      	sxth	r3, r3
 80006ee:	4313      	orrs	r3, r2
 80006f0:	b21b      	sxth	r3, r3
 80006f2:	b29a      	uxth	r2, r3
 80006f4:	4b45      	ldr	r3, [pc, #276]	@ (800080c <HAL_UART_RxCpltCallback+0x140>)
 80006f6:	801a      	strh	r2, [r3, #0]



  switch(cmdreciver[0]){
 80006f8:	4b43      	ldr	r3, [pc, #268]	@ (8000808 <HAL_UART_RxCpltCallback+0x13c>)
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	3b01      	subs	r3, #1
 80006fe:	2b03      	cmp	r3, #3
 8000700:	d86c      	bhi.n	80007dc <HAL_UART_RxCpltCallback+0x110>
 8000702:	a201      	add	r2, pc, #4	@ (adr r2, 8000708 <HAL_UART_RxCpltCallback+0x3c>)
 8000704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000708:	08000719 	.word	0x08000719
 800070c:	08000743 	.word	0x08000743
 8000710:	08000777 	.word	0x08000777
 8000714:	0800079b 	.word	0x0800079b
  //toggleFreq
  case 0x01:
	  // reasonable blinking freqencys
	  if(value >= 100 && value <= 2000){
 8000718:	4b3c      	ldr	r3, [pc, #240]	@ (800080c <HAL_UART_RxCpltCallback+0x140>)
 800071a:	881b      	ldrh	r3, [r3, #0]
 800071c:	2b63      	cmp	r3, #99	@ 0x63
 800071e:	d90c      	bls.n	800073a <HAL_UART_RxCpltCallback+0x6e>
 8000720:	4b3a      	ldr	r3, [pc, #232]	@ (800080c <HAL_UART_RxCpltCallback+0x140>)
 8000722:	881b      	ldrh	r3, [r3, #0]
 8000724:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000728:	d807      	bhi.n	800073a <HAL_UART_RxCpltCallback+0x6e>
		  toggleFreq = value;
 800072a:	4b38      	ldr	r3, [pc, #224]	@ (800080c <HAL_UART_RxCpltCallback+0x140>)
 800072c:	881a      	ldrh	r2, [r3, #0]
 800072e:	4b38      	ldr	r3, [pc, #224]	@ (8000810 <HAL_UART_RxCpltCallback+0x144>)
 8000730:	801a      	strh	r2, [r3, #0]
		  ackindex[0] = 0x01;
 8000732:	4b38      	ldr	r3, [pc, #224]	@ (8000814 <HAL_UART_RxCpltCallback+0x148>)
 8000734:	2201      	movs	r2, #1
 8000736:	701a      	strb	r2, [r3, #0]
	  }
	  else ackindex[0] = 0x0;
	  break;
 8000738:	e054      	b.n	80007e4 <HAL_UART_RxCpltCallback+0x118>
	  else ackindex[0] = 0x0;
 800073a:	4b36      	ldr	r3, [pc, #216]	@ (8000814 <HAL_UART_RxCpltCallback+0x148>)
 800073c:	2200      	movs	r2, #0
 800073e:	701a      	strb	r2, [r3, #0]
	  break;
 8000740:	e050      	b.n	80007e4 <HAL_UART_RxCpltCallback+0x118>
  //pedestrianDelay
  case 0x02:
	  // breaks logic otherwise
	  if( value > 2* orangeDelay && value <= greenDelay){
 8000742:	4b32      	ldr	r3, [pc, #200]	@ (800080c <HAL_UART_RxCpltCallback+0x140>)
 8000744:	881b      	ldrh	r3, [r3, #0]
 8000746:	461a      	mov	r2, r3
 8000748:	4b33      	ldr	r3, [pc, #204]	@ (8000818 <HAL_UART_RxCpltCallback+0x14c>)
 800074a:	881b      	ldrh	r3, [r3, #0]
 800074c:	005b      	lsls	r3, r3, #1
 800074e:	429a      	cmp	r2, r3
 8000750:	dd0d      	ble.n	800076e <HAL_UART_RxCpltCallback+0xa2>
 8000752:	4b2e      	ldr	r3, [pc, #184]	@ (800080c <HAL_UART_RxCpltCallback+0x140>)
 8000754:	881a      	ldrh	r2, [r3, #0]
 8000756:	4b31      	ldr	r3, [pc, #196]	@ (800081c <HAL_UART_RxCpltCallback+0x150>)
 8000758:	881b      	ldrh	r3, [r3, #0]
 800075a:	429a      	cmp	r2, r3
 800075c:	d807      	bhi.n	800076e <HAL_UART_RxCpltCallback+0xa2>
		  pedestrianDelay = value;
 800075e:	4b2b      	ldr	r3, [pc, #172]	@ (800080c <HAL_UART_RxCpltCallback+0x140>)
 8000760:	881a      	ldrh	r2, [r3, #0]
 8000762:	4b2f      	ldr	r3, [pc, #188]	@ (8000820 <HAL_UART_RxCpltCallback+0x154>)
 8000764:	801a      	strh	r2, [r3, #0]
		  ackindex[0] = 0x01;
 8000766:	4b2b      	ldr	r3, [pc, #172]	@ (8000814 <HAL_UART_RxCpltCallback+0x148>)
 8000768:	2201      	movs	r2, #1
 800076a:	701a      	strb	r2, [r3, #0]
	  }
	  else ackindex[0] = 0x0;
	  break;
 800076c:	e03a      	b.n	80007e4 <HAL_UART_RxCpltCallback+0x118>
	  else ackindex[0] = 0x0;
 800076e:	4b29      	ldr	r3, [pc, #164]	@ (8000814 <HAL_UART_RxCpltCallback+0x148>)
 8000770:	2200      	movs	r2, #0
 8000772:	701a      	strb	r2, [r3, #0]
	  break;
 8000774:	e036      	b.n	80007e4 <HAL_UART_RxCpltCallback+0x118>
  //walkingDelay
  case 0x03:
	  // so you dont actually wait longer than the natural lane switchs
	  if( value <= greenDelay){
 8000776:	4b25      	ldr	r3, [pc, #148]	@ (800080c <HAL_UART_RxCpltCallback+0x140>)
 8000778:	881a      	ldrh	r2, [r3, #0]
 800077a:	4b28      	ldr	r3, [pc, #160]	@ (800081c <HAL_UART_RxCpltCallback+0x150>)
 800077c:	881b      	ldrh	r3, [r3, #0]
 800077e:	429a      	cmp	r2, r3
 8000780:	d807      	bhi.n	8000792 <HAL_UART_RxCpltCallback+0xc6>
		  walkingDelay = value;
 8000782:	4b22      	ldr	r3, [pc, #136]	@ (800080c <HAL_UART_RxCpltCallback+0x140>)
 8000784:	881a      	ldrh	r2, [r3, #0]
 8000786:	4b27      	ldr	r3, [pc, #156]	@ (8000824 <HAL_UART_RxCpltCallback+0x158>)
 8000788:	801a      	strh	r2, [r3, #0]
		  ackindex[0] = 0x01;
 800078a:	4b22      	ldr	r3, [pc, #136]	@ (8000814 <HAL_UART_RxCpltCallback+0x148>)
 800078c:	2201      	movs	r2, #1
 800078e:	701a      	strb	r2, [r3, #0]
	  }
	  else ackindex[0] = 0x0;
	  break;
 8000790:	e028      	b.n	80007e4 <HAL_UART_RxCpltCallback+0x118>
	  else ackindex[0] = 0x0;
 8000792:	4b20      	ldr	r3, [pc, #128]	@ (8000814 <HAL_UART_RxCpltCallback+0x148>)
 8000794:	2200      	movs	r2, #0
 8000796:	701a      	strb	r2, [r3, #0]
	  break;
 8000798:	e024      	b.n	80007e4 <HAL_UART_RxCpltCallback+0x118>
  //walkingDelay
  case 0x04:
	  // breaks logic otherwise
	  if( 2*value < redDelayMax && 2*value < greenDelay && 2*value < pedestrianDelay ){
 800079a:	4b1c      	ldr	r3, [pc, #112]	@ (800080c <HAL_UART_RxCpltCallback+0x140>)
 800079c:	881b      	ldrh	r3, [r3, #0]
 800079e:	005b      	lsls	r3, r3, #1
 80007a0:	4a21      	ldr	r2, [pc, #132]	@ (8000828 <HAL_UART_RxCpltCallback+0x15c>)
 80007a2:	8812      	ldrh	r2, [r2, #0]
 80007a4:	4293      	cmp	r3, r2
 80007a6:	da15      	bge.n	80007d4 <HAL_UART_RxCpltCallback+0x108>
 80007a8:	4b18      	ldr	r3, [pc, #96]	@ (800080c <HAL_UART_RxCpltCallback+0x140>)
 80007aa:	881b      	ldrh	r3, [r3, #0]
 80007ac:	005b      	lsls	r3, r3, #1
 80007ae:	4a1b      	ldr	r2, [pc, #108]	@ (800081c <HAL_UART_RxCpltCallback+0x150>)
 80007b0:	8812      	ldrh	r2, [r2, #0]
 80007b2:	4293      	cmp	r3, r2
 80007b4:	da0e      	bge.n	80007d4 <HAL_UART_RxCpltCallback+0x108>
 80007b6:	4b15      	ldr	r3, [pc, #84]	@ (800080c <HAL_UART_RxCpltCallback+0x140>)
 80007b8:	881b      	ldrh	r3, [r3, #0]
 80007ba:	005b      	lsls	r3, r3, #1
 80007bc:	4a18      	ldr	r2, [pc, #96]	@ (8000820 <HAL_UART_RxCpltCallback+0x154>)
 80007be:	8812      	ldrh	r2, [r2, #0]
 80007c0:	4293      	cmp	r3, r2
 80007c2:	da07      	bge.n	80007d4 <HAL_UART_RxCpltCallback+0x108>
		  orangeDelay = value;
 80007c4:	4b11      	ldr	r3, [pc, #68]	@ (800080c <HAL_UART_RxCpltCallback+0x140>)
 80007c6:	881a      	ldrh	r2, [r3, #0]
 80007c8:	4b13      	ldr	r3, [pc, #76]	@ (8000818 <HAL_UART_RxCpltCallback+0x14c>)
 80007ca:	801a      	strh	r2, [r3, #0]
		  ackindex[0] = 0x01;
 80007cc:	4b11      	ldr	r3, [pc, #68]	@ (8000814 <HAL_UART_RxCpltCallback+0x148>)
 80007ce:	2201      	movs	r2, #1
 80007d0:	701a      	strb	r2, [r3, #0]
	  }
	  else ackindex[0] = 0x0;
	  break;
 80007d2:	e007      	b.n	80007e4 <HAL_UART_RxCpltCallback+0x118>
	  else ackindex[0] = 0x0;
 80007d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000814 <HAL_UART_RxCpltCallback+0x148>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	701a      	strb	r2, [r3, #0]
	  break;
 80007da:	e003      	b.n	80007e4 <HAL_UART_RxCpltCallback+0x118>
  default:
      ackindex[0] = 0x00;
 80007dc:	4b0d      	ldr	r3, [pc, #52]	@ (8000814 <HAL_UART_RxCpltCallback+0x148>)
 80007de:	2200      	movs	r2, #0
 80007e0:	701a      	strb	r2, [r3, #0]
      break;
 80007e2:	bf00      	nop

  }
  //trasmit acknowlegdement
  HAL_UART_Transmit_IT(&huart2, ackindex, 1);
 80007e4:	2201      	movs	r2, #1
 80007e6:	490b      	ldr	r1, [pc, #44]	@ (8000814 <HAL_UART_RxCpltCallback+0x148>)
 80007e8:	4806      	ldr	r0, [pc, #24]	@ (8000804 <HAL_UART_RxCpltCallback+0x138>)
 80007ea:	f004 f911 	bl	8004a10 <HAL_UART_Transmit_IT>
  //rearm the interupt
  HAL_UART_Receive_IT(&huart2, cmdreciver, 4);
 80007ee:	2204      	movs	r2, #4
 80007f0:	4905      	ldr	r1, [pc, #20]	@ (8000808 <HAL_UART_RxCpltCallback+0x13c>)
 80007f2:	4804      	ldr	r0, [pc, #16]	@ (8000804 <HAL_UART_RxCpltCallback+0x138>)
 80007f4:	f004 f96a 	bl	8004acc <HAL_UART_Receive_IT>
 80007f8:	e000      	b.n	80007fc <HAL_UART_RxCpltCallback+0x130>
	if (huart != &huart2) return;
 80007fa:	bf00      	nop




}
 80007fc:	3708      	adds	r7, #8
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	200001a8 	.word	0x200001a8
 8000808:	200000b4 	.word	0x200000b4
 800080c:	200000b0 	.word	0x200000b0
 8000810:	2000001c 	.word	0x2000001c
 8000814:	200000b8 	.word	0x200000b8
 8000818:	20000022 	.word	0x20000022
 800081c:	20000018 	.word	0x20000018
 8000820:	2000001e 	.word	0x2000001e
 8000824:	20000020 	.word	0x20000020
 8000828:	2000001a 	.word	0x2000001a

0800082c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of UART_Mutex */
  UART_MutexHandle = osMutexNew(&UART_Mutex_attributes);
 8000830:	483b      	ldr	r0, [pc, #236]	@ (8000920 <MX_FREERTOS_Init+0xf4>)
 8000832:	f005 ff7a 	bl	800672a <osMutexNew>
 8000836:	4603      	mov	r3, r0
 8000838:	4a3a      	ldr	r2, [pc, #232]	@ (8000924 <MX_FREERTOS_Init+0xf8>)
 800083a:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of ImGreenNow */
  ImGreenNowHandle = osSemaphoreNew(1, 0, &ImGreenNow_attributes);
 800083c:	4a3a      	ldr	r2, [pc, #232]	@ (8000928 <MX_FREERTOS_Init+0xfc>)
 800083e:	2100      	movs	r1, #0
 8000840:	2001      	movs	r0, #1
 8000842:	f005 fff8 	bl	8006836 <osSemaphoreNew>
 8000846:	4603      	mov	r3, r0
 8000848:	4a38      	ldr	r2, [pc, #224]	@ (800092c <MX_FREERTOS_Init+0x100>)
 800084a:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of Green */
  GreenHandle = osTimerNew(GreenDone, osTimerOnce, NULL, &Green_attributes);
 800084c:	4b38      	ldr	r3, [pc, #224]	@ (8000930 <MX_FREERTOS_Init+0x104>)
 800084e:	2200      	movs	r2, #0
 8000850:	2100      	movs	r1, #0
 8000852:	4838      	ldr	r0, [pc, #224]	@ (8000934 <MX_FREERTOS_Init+0x108>)
 8000854:	f005 fe6c 	bl	8006530 <osTimerNew>
 8000858:	4603      	mov	r3, r0
 800085a:	4a37      	ldr	r2, [pc, #220]	@ (8000938 <MX_FREERTOS_Init+0x10c>)
 800085c:	6013      	str	r3, [r2, #0]

  /* creation of V_Orange */
  V_OrangeHandle = osTimerNew(V_OrangeDone, osTimerOnce, NULL, &V_Orange_attributes);
 800085e:	4b37      	ldr	r3, [pc, #220]	@ (800093c <MX_FREERTOS_Init+0x110>)
 8000860:	2200      	movs	r2, #0
 8000862:	2100      	movs	r1, #0
 8000864:	4836      	ldr	r0, [pc, #216]	@ (8000940 <MX_FREERTOS_Init+0x114>)
 8000866:	f005 fe63 	bl	8006530 <osTimerNew>
 800086a:	4603      	mov	r3, r0
 800086c:	4a35      	ldr	r2, [pc, #212]	@ (8000944 <MX_FREERTOS_Init+0x118>)
 800086e:	6013      	str	r3, [r2, #0]

  /* creation of RedMax */
  RedMaxHandle = osTimerNew(RedMaxDone, osTimerOnce, NULL, &RedMax_attributes);
 8000870:	4b35      	ldr	r3, [pc, #212]	@ (8000948 <MX_FREERTOS_Init+0x11c>)
 8000872:	2200      	movs	r2, #0
 8000874:	2100      	movs	r1, #0
 8000876:	4835      	ldr	r0, [pc, #212]	@ (800094c <MX_FREERTOS_Init+0x120>)
 8000878:	f005 fe5a 	bl	8006530 <osTimerNew>
 800087c:	4603      	mov	r3, r0
 800087e:	4a34      	ldr	r2, [pc, #208]	@ (8000950 <MX_FREERTOS_Init+0x124>)
 8000880:	6013      	str	r3, [r2, #0]

  /* creation of Walking */
  WalkingHandle = osTimerNew(WalkingDone, osTimerOnce, NULL, &Walking_attributes);
 8000882:	4b34      	ldr	r3, [pc, #208]	@ (8000954 <MX_FREERTOS_Init+0x128>)
 8000884:	2200      	movs	r2, #0
 8000886:	2100      	movs	r1, #0
 8000888:	4833      	ldr	r0, [pc, #204]	@ (8000958 <MX_FREERTOS_Init+0x12c>)
 800088a:	f005 fe51 	bl	8006530 <osTimerNew>
 800088e:	4603      	mov	r3, r0
 8000890:	4a32      	ldr	r2, [pc, #200]	@ (800095c <MX_FREERTOS_Init+0x130>)
 8000892:	6013      	str	r3, [r2, #0]

  /* creation of Pedestrian */
  PedestrianHandle = osTimerNew(PedestrianDone, osTimerOnce, NULL, &Pedestrian_attributes);
 8000894:	4b32      	ldr	r3, [pc, #200]	@ (8000960 <MX_FREERTOS_Init+0x134>)
 8000896:	2200      	movs	r2, #0
 8000898:	2100      	movs	r1, #0
 800089a:	4832      	ldr	r0, [pc, #200]	@ (8000964 <MX_FREERTOS_Init+0x138>)
 800089c:	f005 fe48 	bl	8006530 <osTimerNew>
 80008a0:	4603      	mov	r3, r0
 80008a2:	4a31      	ldr	r2, [pc, #196]	@ (8000968 <MX_FREERTOS_Init+0x13c>)
 80008a4:	6013      	str	r3, [r2, #0]

  /* creation of ToggleTimer */
  ToggleTimerHandle = osTimerNew(ToggleTimerCallback, osTimerPeriodic, &toggle_evt_value, &ToggleTimer_attributes);
 80008a6:	4b31      	ldr	r3, [pc, #196]	@ (800096c <MX_FREERTOS_Init+0x140>)
 80008a8:	4a31      	ldr	r2, [pc, #196]	@ (8000970 <MX_FREERTOS_Init+0x144>)
 80008aa:	2101      	movs	r1, #1
 80008ac:	4831      	ldr	r0, [pc, #196]	@ (8000974 <MX_FREERTOS_Init+0x148>)
 80008ae:	f005 fe3f 	bl	8006530 <osTimerNew>
 80008b2:	4603      	mov	r3, r0
 80008b4:	4a30      	ldr	r2, [pc, #192]	@ (8000978 <MX_FREERTOS_Init+0x14c>)
 80008b6:	6013      	str	r3, [r2, #0]


  /* creation of H_Orange */
  H_OrangeHandle = osTimerNew(H_OrangeDone, osTimerOnce, NULL, &H_Orange_attributes);
 80008b8:	4b30      	ldr	r3, [pc, #192]	@ (800097c <MX_FREERTOS_Init+0x150>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	2100      	movs	r1, #0
 80008be:	4830      	ldr	r0, [pc, #192]	@ (8000980 <MX_FREERTOS_Init+0x154>)
 80008c0:	f005 fe36 	bl	8006530 <osTimerNew>
 80008c4:	4603      	mov	r3, r0
 80008c6:	4a2f      	ldr	r2, [pc, #188]	@ (8000984 <MX_FREERTOS_Init+0x158>)
 80008c8:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of MainQueue */
  MainQueueHandle = osMessageQueueNew (1, sizeof(uint16_t), &MainQueue_attributes);
 80008ca:	4a2f      	ldr	r2, [pc, #188]	@ (8000988 <MX_FREERTOS_Init+0x15c>)
 80008cc:	2102      	movs	r1, #2
 80008ce:	2001      	movs	r0, #1
 80008d0:	f006 f8d0 	bl	8006a74 <osMessageQueueNew>
 80008d4:	4603      	mov	r3, r0
 80008d6:	4a2d      	ldr	r2, [pc, #180]	@ (800098c <MX_FREERTOS_Init+0x160>)
 80008d8:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80008da:	4a2d      	ldr	r2, [pc, #180]	@ (8000990 <MX_FREERTOS_Init+0x164>)
 80008dc:	2100      	movs	r1, #0
 80008de:	482d      	ldr	r0, [pc, #180]	@ (8000994 <MX_FREERTOS_Init+0x168>)
 80008e0:	f005 fd44 	bl	800636c <osThreadNew>
 80008e4:	4603      	mov	r3, r0
 80008e6:	4a2c      	ldr	r2, [pc, #176]	@ (8000998 <MX_FREERTOS_Init+0x16c>)
 80008e8:	6013      	str	r3, [r2, #0]

  /* creation of VertialTask */
  VertialTaskHandle = osThreadNew(StartVertialTask, NULL, &VertialTask_attributes);
 80008ea:	4a2c      	ldr	r2, [pc, #176]	@ (800099c <MX_FREERTOS_Init+0x170>)
 80008ec:	2100      	movs	r1, #0
 80008ee:	482c      	ldr	r0, [pc, #176]	@ (80009a0 <MX_FREERTOS_Init+0x174>)
 80008f0:	f005 fd3c 	bl	800636c <osThreadNew>
 80008f4:	4603      	mov	r3, r0
 80008f6:	4a2b      	ldr	r2, [pc, #172]	@ (80009a4 <MX_FREERTOS_Init+0x178>)
 80008f8:	6013      	str	r3, [r2, #0]

  /* creation of HorizontalTask */
  HorizontalTaskHandle = osThreadNew(StartHorizontalTask, NULL, &HorizontalTask_attributes);
 80008fa:	4a2b      	ldr	r2, [pc, #172]	@ (80009a8 <MX_FREERTOS_Init+0x17c>)
 80008fc:	2100      	movs	r1, #0
 80008fe:	482b      	ldr	r0, [pc, #172]	@ (80009ac <MX_FREERTOS_Init+0x180>)
 8000900:	f005 fd34 	bl	800636c <osThreadNew>
 8000904:	4603      	mov	r3, r0
 8000906:	4a2a      	ldr	r2, [pc, #168]	@ (80009b0 <MX_FREERTOS_Init+0x184>)
 8000908:	6013      	str	r3, [r2, #0]

  /* creation of ActuatorTask */
  ActuatorTaskHandle = osThreadNew(StartActuatorTask, NULL, &ActuatorTask_attributes);
 800090a:	4a2a      	ldr	r2, [pc, #168]	@ (80009b4 <MX_FREERTOS_Init+0x188>)
 800090c:	2100      	movs	r1, #0
 800090e:	482a      	ldr	r0, [pc, #168]	@ (80009b8 <MX_FREERTOS_Init+0x18c>)
 8000910:	f005 fd2c 	bl	800636c <osThreadNew>
 8000914:	4603      	mov	r3, r0
 8000916:	4a29      	ldr	r2, [pc, #164]	@ (80009bc <MX_FREERTOS_Init+0x190>)
 8000918:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800091a:	bf00      	nop
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	0800a5f8 	.word	0x0800a5f8
 8000924:	200000f0 	.word	0x200000f0
 8000928:	0800a608 	.word	0x0800a608
 800092c:	200000f4 	.word	0x200000f4
 8000930:	0800a588 	.word	0x0800a588
 8000934:	080015c5 	.word	0x080015c5
 8000938:	200000d4 	.word	0x200000d4
 800093c:	0800a598 	.word	0x0800a598
 8000940:	080015f9 	.word	0x080015f9
 8000944:	200000d8 	.word	0x200000d8
 8000948:	0800a5a8 	.word	0x0800a5a8
 800094c:	0800161d 	.word	0x0800161d
 8000950:	200000dc 	.word	0x200000dc
 8000954:	0800a5b8 	.word	0x0800a5b8
 8000958:	08001651 	.word	0x08001651
 800095c:	200000e0 	.word	0x200000e0
 8000960:	0800a5c8 	.word	0x0800a5c8
 8000964:	08001685 	.word	0x08001685
 8000968:	200000e4 	.word	0x200000e4
 800096c:	0800a5d8 	.word	0x0800a5d8
 8000970:	200000bc 	.word	0x200000bc
 8000974:	080016b9 	.word	0x080016b9
 8000978:	200000e8 	.word	0x200000e8
 800097c:	0800a5e8 	.word	0x0800a5e8
 8000980:	080016e1 	.word	0x080016e1
 8000984:	200000ec 	.word	0x200000ec
 8000988:	0800a570 	.word	0x0800a570
 800098c:	200000d0 	.word	0x200000d0
 8000990:	0800a4e0 	.word	0x0800a4e0
 8000994:	080009c1 	.word	0x080009c1
 8000998:	200000c0 	.word	0x200000c0
 800099c:	0800a504 	.word	0x0800a504
 80009a0:	080009d1 	.word	0x080009d1
 80009a4:	200000c4 	.word	0x200000c4
 80009a8:	0800a528 	.word	0x0800a528
 80009ac:	08000f9d 	.word	0x08000f9d
 80009b0:	200000c8 	.word	0x200000c8
 80009b4:	0800a54c 	.word	0x0800a54c
 80009b8:	08001569 	.word	0x08001569
 80009bc:	200000cc 	.word	0x200000cc

080009c0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {


    osDelay(1);
 80009c8:	2001      	movs	r0, #1
 80009ca:	f005 fd81 	bl	80064d0 <osDelay>
 80009ce:	e7fb      	b.n	80009c8 <StartDefaultTask+0x8>

080009d0 <StartVertialTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartVertialTask */
void StartVertialTask(void *argument)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b086      	sub	sp, #24
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartVertialTask */
	LightState Vcurrent = STATE_GREEN;
 80009d8:	2301      	movs	r3, #1
 80009da:	75fb      	strb	r3, [r7, #23]
	//take the semaphore at starup
	osSemaphoreRelease(ImGreenNowHandle);
 80009dc:	4bb9      	ldr	r3, [pc, #740]	@ (8000cc4 <StartVertialTask+0x2f4>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4618      	mov	r0, r3
 80009e2:	f006 f803 	bl	80069ec <osSemaphoreRelease>
	osSemaphoreAcquire(ImGreenNowHandle, osWaitForever);
 80009e6:	4bb7      	ldr	r3, [pc, #732]	@ (8000cc4 <StartVertialTask+0x2f4>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	f04f 31ff 	mov.w	r1, #4294967295
 80009ee:	4618      	mov	r0, r3
 80009f0:	f005 ffaa 	bl	8006948 <osSemaphoreAcquire>


  /* Infinite loop */
  for(;;)
  {
	  uint8_t V_ACTIVE = ActiveCarOnLane(Vertical);
 80009f4:	4bb4      	ldr	r3, [pc, #720]	@ (8000cc8 <StartVertialTask+0x2f8>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	4618      	mov	r0, r3
 80009fa:	f001 f89b 	bl	8001b34 <ActiveCarOnLane>
 80009fe:	4603      	mov	r3, r0
 8000a00:	75bb      	strb	r3, [r7, #22]
	  uint8_t H_ACTIVE = ActiveCarOnLane(Horizontal);
 8000a02:	4bb2      	ldr	r3, [pc, #712]	@ (8000ccc <StartVertialTask+0x2fc>)
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	4618      	mov	r0, r3
 8000a08:	f001 f894 	bl	8001b34 <ActiveCarOnLane>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	757b      	strb	r3, [r7, #21]

	  switch(Vcurrent){
 8000a10:	7dfb      	ldrb	r3, [r7, #23]
 8000a12:	2b05      	cmp	r3, #5
 8000a14:	d8ee      	bhi.n	80009f4 <StartVertialTask+0x24>
 8000a16:	a201      	add	r2, pc, #4	@ (adr r2, 8000a1c <StartVertialTask+0x4c>)
 8000a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a1c:	08000c11 	.word	0x08000c11
 8000a20:	08000a35 	.word	0x08000a35
 8000a24:	08000d05 	.word	0x08000d05
 8000a28:	08000b97 	.word	0x08000b97
 8000a2c:	08000c33 	.word	0x08000c33
 8000a30:	08000e5b 	.word	0x08000e5b

	  case STATE_GREEN:
		  //show the lights that represent the current state on the board
	      memcpy(Shownstate, V_Green, 3);
 8000a34:	4ba6      	ldr	r3, [pc, #664]	@ (8000cd0 <StartVertialTask+0x300>)
 8000a36:	4aa7      	ldr	r2, [pc, #668]	@ (8000cd4 <StartVertialTask+0x304>)
 8000a38:	8811      	ldrh	r1, [r2, #0]
 8000a3a:	7892      	ldrb	r2, [r2, #2]
 8000a3c:	8019      	strh	r1, [r3, #0]
 8000a3e:	709a      	strb	r2, [r3, #2]
	      xTaskNotify(ActuatorTaskHandle, SHOW_EVT, eSetBits);
 8000a40:	4ba5      	ldr	r3, [pc, #660]	@ (8000cd8 <StartVertialTask+0x308>)
 8000a42:	6818      	ldr	r0, [r3, #0]
 8000a44:	2300      	movs	r3, #0
 8000a46:	2201      	movs	r2, #1
 8000a48:	2140      	movs	r1, #64	@ 0x40
 8000a4a:	f008 fa2d 	bl	8008ea8 <xTaskGenericNotify>

	      // if horizotal car arrives start the redmax timer
	      if (H_ACTIVE == 1 && IsActive(RedMaxHandle) == 0) {
 8000a4e:	7d7b      	ldrb	r3, [r7, #21]
 8000a50:	2b01      	cmp	r3, #1
 8000a52:	d123      	bne.n	8000a9c <StartVertialTask+0xcc>
 8000a54:	4ba1      	ldr	r3, [pc, #644]	@ (8000cdc <StartVertialTask+0x30c>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f000 fe53 	bl	8001704 <IsActive>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d11b      	bne.n	8000a9c <StartVertialTask+0xcc>
	          osTimerStart(RedMaxHandle, pdMS_TO_TICKS(redDelayMax - 2* orangeDelay));
 8000a64:	4b9d      	ldr	r3, [pc, #628]	@ (8000cdc <StartVertialTask+0x30c>)
 8000a66:	681a      	ldr	r2, [r3, #0]
 8000a68:	4b9d      	ldr	r3, [pc, #628]	@ (8000ce0 <StartVertialTask+0x310>)
 8000a6a:	881b      	ldrh	r3, [r3, #0]
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	4b9d      	ldr	r3, [pc, #628]	@ (8000ce4 <StartVertialTask+0x314>)
 8000a70:	881b      	ldrh	r3, [r3, #0]
 8000a72:	005b      	lsls	r3, r3, #1
 8000a74:	1acb      	subs	r3, r1, r3
 8000a76:	4619      	mov	r1, r3
 8000a78:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a7c:	fb01 f303 	mul.w	r3, r1, r3
 8000a80:	4999      	ldr	r1, [pc, #612]	@ (8000ce8 <StartVertialTask+0x318>)
 8000a82:	fba1 1303 	umull	r1, r3, r1, r3
 8000a86:	099b      	lsrs	r3, r3, #6
 8000a88:	4619      	mov	r1, r3
 8000a8a:	4610      	mov	r0, r2
 8000a8c:	f005 fdcc 	bl	8006628 <osTimerStart>
	          osTimerStop(GreenHandle);
 8000a90:	4b96      	ldr	r3, [pc, #600]	@ (8000cec <StartVertialTask+0x31c>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4618      	mov	r0, r3
 8000a96:	f005 fdf5 	bl	8006684 <osTimerStop>
 8000a9a:	e007      	b.n	8000aac <StartVertialTask+0xdc>
	      }
	      // if horizotal leaves arrives reset the redmax timer
	      else if (H_ACTIVE == 0) {
 8000a9c:	7d7b      	ldrb	r3, [r7, #21]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d104      	bne.n	8000aac <StartVertialTask+0xdc>
	          osTimerStop(RedMaxHandle);
 8000aa2:	4b8e      	ldr	r3, [pc, #568]	@ (8000cdc <StartVertialTask+0x30c>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f005 fdec 	bl	8006684 <osTimerStop>
	      }

		  // if current lane is emty and horiontal car is waiting immeadaty switch horizontal
	      if ((V_ACTIVE == 0) && (H_ACTIVE == 1)) {
 8000aac:	7dbb      	ldrb	r3, [r7, #22]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d10f      	bne.n	8000ad2 <StartVertialTask+0x102>
 8000ab2:	7d7b      	ldrb	r3, [r7, #21]
 8000ab4:	2b01      	cmp	r3, #1
 8000ab6:	d10c      	bne.n	8000ad2 <StartVertialTask+0x102>
	          osTimerStop(RedMaxHandle);
 8000ab8:	4b88      	ldr	r3, [pc, #544]	@ (8000cdc <StartVertialTask+0x30c>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4618      	mov	r0, r3
 8000abe:	f005 fde1 	bl	8006684 <osTimerStop>
	          osTimerStop(GreenHandle);
 8000ac2:	4b8a      	ldr	r3, [pc, #552]	@ (8000cec <StartVertialTask+0x31c>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f005 fddc 	bl	8006684 <osTimerStop>
	          Vcurrent = STATE_ORANGE_G2R;
 8000acc:	2303      	movs	r3, #3
 8000ace:	75fb      	strb	r3, [r7, #23]
 8000ad0:	e02f      	b.n	8000b32 <StartVertialTask+0x162>
	      }
	      // if no horizontal car is waiting reset the all timers to halt a transion from happening
	      else if ((V_ACTIVE == 1) && (H_ACTIVE == 0)) {
 8000ad2:	7dbb      	ldrb	r3, [r7, #22]
 8000ad4:	2b01      	cmp	r3, #1
 8000ad6:	d108      	bne.n	8000aea <StartVertialTask+0x11a>
 8000ad8:	7d7b      	ldrb	r3, [r7, #21]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d105      	bne.n	8000aea <StartVertialTask+0x11a>
	          osTimerStop(GreenHandle);
 8000ade:	4b83      	ldr	r3, [pc, #524]	@ (8000cec <StartVertialTask+0x31c>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f005 fdce 	bl	8006684 <osTimerStop>
 8000ae8:	e023      	b.n	8000b32 <StartVertialTask+0x162>
	      }
	      // if there is no cars what so ever start greenDelay
	      else if ((V_ACTIVE == 0) && (H_ACTIVE == 0) && !IsActive(GreenHandle)) {
 8000aea:	7dbb      	ldrb	r3, [r7, #22]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d120      	bne.n	8000b32 <StartVertialTask+0x162>
 8000af0:	7d7b      	ldrb	r3, [r7, #21]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d11d      	bne.n	8000b32 <StartVertialTask+0x162>
 8000af6:	4b7d      	ldr	r3, [pc, #500]	@ (8000cec <StartVertialTask+0x31c>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	4618      	mov	r0, r3
 8000afc:	f000 fe02 	bl	8001704 <IsActive>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d115      	bne.n	8000b32 <StartVertialTask+0x162>
	          osTimerStart(GreenHandle, pdMS_TO_TICKS(greenDelay - 2* orangeDelay));
 8000b06:	4b79      	ldr	r3, [pc, #484]	@ (8000cec <StartVertialTask+0x31c>)
 8000b08:	681a      	ldr	r2, [r3, #0]
 8000b0a:	4b79      	ldr	r3, [pc, #484]	@ (8000cf0 <StartVertialTask+0x320>)
 8000b0c:	881b      	ldrh	r3, [r3, #0]
 8000b0e:	4619      	mov	r1, r3
 8000b10:	4b74      	ldr	r3, [pc, #464]	@ (8000ce4 <StartVertialTask+0x314>)
 8000b12:	881b      	ldrh	r3, [r3, #0]
 8000b14:	005b      	lsls	r3, r3, #1
 8000b16:	1acb      	subs	r3, r1, r3
 8000b18:	4619      	mov	r1, r3
 8000b1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b1e:	fb01 f303 	mul.w	r3, r1, r3
 8000b22:	4971      	ldr	r1, [pc, #452]	@ (8000ce8 <StartVertialTask+0x318>)
 8000b24:	fba1 1303 	umull	r1, r3, r1, r3
 8000b28:	099b      	lsrs	r3, r3, #6
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	4610      	mov	r0, r2
 8000b2e:	f005 fd7b 	bl	8006628 <osTimerStart>
	      }

	      // Pedestrian button press immediately go to STATE_PENDING
	      if (PL2_switch_var == 1) {
 8000b32:	4b70      	ldr	r3, [pc, #448]	@ (8000cf4 <StartVertialTask+0x324>)
 8000b34:	781b      	ldrb	r3, [r3, #0]
 8000b36:	b2db      	uxtb	r3, r3
 8000b38:	2b01      	cmp	r3, #1
 8000b3a:	d10e      	bne.n	8000b5a <StartVertialTask+0x18a>
	          PL2_switch_var = 0;
 8000b3c:	4b6d      	ldr	r3, [pc, #436]	@ (8000cf4 <StartVertialTask+0x324>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	701a      	strb	r2, [r3, #0]
	          osTimerStop(RedMaxHandle);
 8000b42:	4b66      	ldr	r3, [pc, #408]	@ (8000cdc <StartVertialTask+0x30c>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4618      	mov	r0, r3
 8000b48:	f005 fd9c 	bl	8006684 <osTimerStop>
	          osTimerStop(GreenHandle);
 8000b4c:	4b67      	ldr	r3, [pc, #412]	@ (8000cec <StartVertialTask+0x31c>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4618      	mov	r0, r3
 8000b52:	f005 fd97 	bl	8006684 <osTimerStop>
	          Vcurrent = STATE_PENDING;
 8000b56:	2302      	movs	r3, #2
 8000b58:	75fb      	strb	r3, [r7, #23]
	      }

	      // Check timer/event notifications without blocking
	      BaseType_t notified = xTaskNotifyWait(0, 0xFFFFFFFF, &events, pdMS_TO_TICKS(10));
 8000b5a:	f107 020c 	add.w	r2, r7, #12
 8000b5e:	230a      	movs	r3, #10
 8000b60:	f04f 31ff 	mov.w	r1, #4294967295
 8000b64:	2000      	movs	r0, #0
 8000b66:	f008 f93f 	bl	8008de8 <xTaskNotifyWait>
 8000b6a:	6138      	str	r0, [r7, #16]
	      if (notified == pdTRUE) {
 8000b6c:	693b      	ldr	r3, [r7, #16]
 8000b6e:	2b01      	cmp	r3, #1
 8000b70:	f040 81e8 	bne.w	8000f44 <StartVertialTask+0x574>

	          if (events & GREEN_EVT) {
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	f003 0310 	and.w	r3, r3, #16
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d002      	beq.n	8000b84 <StartVertialTask+0x1b4>
	              Vcurrent = STATE_ORANGE_G2R;
 8000b7e:	2303      	movs	r3, #3
 8000b80:	75fb      	strb	r3, [r7, #23]
	          else if (events & REDMAX_EVT) {
	              Vcurrent = STATE_ORANGE_G2R;
	          }

	      }
	  break;
 8000b82:	e1df      	b.n	8000f44 <StartVertialTask+0x574>
	          else if (events & REDMAX_EVT) {
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	f003 0304 	and.w	r3, r3, #4
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	f000 81da 	beq.w	8000f44 <StartVertialTask+0x574>
	              Vcurrent = STATE_ORANGE_G2R;
 8000b90:	2303      	movs	r3, #3
 8000b92:	75fb      	strb	r3, [r7, #23]
	  break;
 8000b94:	e1d6      	b.n	8000f44 <StartVertialTask+0x574>



	  case STATE_ORANGE_G2R:
		  //show the lights that represent the current state on the board
	      memcpy(Shownstate, V_Orange_G2R, 3);
 8000b96:	4b4e      	ldr	r3, [pc, #312]	@ (8000cd0 <StartVertialTask+0x300>)
 8000b98:	4a57      	ldr	r2, [pc, #348]	@ (8000cf8 <StartVertialTask+0x328>)
 8000b9a:	8811      	ldrh	r1, [r2, #0]
 8000b9c:	7892      	ldrb	r2, [r2, #2]
 8000b9e:	8019      	strh	r1, [r3, #0]
 8000ba0:	709a      	strb	r2, [r3, #2]
	      xTaskNotify(ActuatorTaskHandle, SHOW_EVT, eSetBits);
 8000ba2:	4b4d      	ldr	r3, [pc, #308]	@ (8000cd8 <StartVertialTask+0x308>)
 8000ba4:	6818      	ldr	r0, [r3, #0]
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	2201      	movs	r2, #1
 8000baa:	2140      	movs	r1, #64	@ 0x40
 8000bac:	f008 f97c 	bl	8008ea8 <xTaskGenericNotify>

	      //start timer
	      if (!IsActive(V_OrangeHandle)) {
 8000bb0:	4b52      	ldr	r3, [pc, #328]	@ (8000cfc <StartVertialTask+0x32c>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f000 fda5 	bl	8001704 <IsActive>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d110      	bne.n	8000be2 <StartVertialTask+0x212>
	          osTimerStart(V_OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 8000bc0:	4b4e      	ldr	r3, [pc, #312]	@ (8000cfc <StartVertialTask+0x32c>)
 8000bc2:	681a      	ldr	r2, [r3, #0]
 8000bc4:	4b47      	ldr	r3, [pc, #284]	@ (8000ce4 <StartVertialTask+0x314>)
 8000bc6:	881b      	ldrh	r3, [r3, #0]
 8000bc8:	4619      	mov	r1, r3
 8000bca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bce:	fb01 f303 	mul.w	r3, r1, r3
 8000bd2:	4945      	ldr	r1, [pc, #276]	@ (8000ce8 <StartVertialTask+0x318>)
 8000bd4:	fba1 1303 	umull	r1, r3, r1, r3
 8000bd8:	099b      	lsrs	r3, r3, #6
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4610      	mov	r0, r2
 8000bde:	f005 fd23 	bl	8006628 <osTimerStart>
	      }
	      //wait for timer to finish
	      xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8000be2:	f107 020c 	add.w	r2, r7, #12
 8000be6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bea:	f04f 31ff 	mov.w	r1, #4294967295
 8000bee:	2000      	movs	r0, #0
 8000bf0:	f008 f8fa 	bl	8008de8 <xTaskNotifyWait>
	      if (events & V_ORANGE_EVT) {
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	f003 0308 	and.w	r3, r3, #8
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	f000 81a4 	beq.w	8000f48 <StartVertialTask+0x578>
	    	  osTimerStop(V_OrangeHandle);
 8000c00:	4b3e      	ldr	r3, [pc, #248]	@ (8000cfc <StartVertialTask+0x32c>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4618      	mov	r0, r3
 8000c06:	f005 fd3d 	bl	8006684 <osTimerStop>
	          Vcurrent = STATE_RED;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	75fb      	strb	r3, [r7, #23]
	      }
	  break;
 8000c0e:	e19b      	b.n	8000f48 <StartVertialTask+0x578>



	  case STATE_RED:
		  //relase the semaphore so horizontal task can take over
		  osSemaphoreRelease(ImGreenNowHandle);
 8000c10:	4b2c      	ldr	r3, [pc, #176]	@ (8000cc4 <StartVertialTask+0x2f4>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4618      	mov	r0, r3
 8000c16:	f005 fee9 	bl	80069ec <osSemaphoreRelease>
          Vcurrent = STATE_ORANGE_R2G;
 8000c1a:	2304      	movs	r3, #4
 8000c1c:	75fb      	strb	r3, [r7, #23]
		  osThreadYield();
 8000c1e:	f005 fc37 	bl	8006490 <osThreadYield>
		  // wait for horizontal task to finish to resume the statemachine
          osSemaphoreAcquire(ImGreenNowHandle, osWaitForever);
 8000c22:	4b28      	ldr	r3, [pc, #160]	@ (8000cc4 <StartVertialTask+0x2f4>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f04f 31ff 	mov.w	r1, #4294967295
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f005 fe8c 	bl	8006948 <osSemaphoreAcquire>

		  break;
 8000c30:	e192      	b.n	8000f58 <StartVertialTask+0x588>
	  //this is the state it returns to when coming from horizontal task
	  case STATE_ORANGE_R2G:

		  xTaskNotifyStateClear(NULL);
 8000c32:	2000      	movs	r0, #0
 8000c34:	f008 f9fa 	bl	800902c <xTaskNotifyStateClear>
		  xTaskNotifyWait(0, 0xFFFFFFFF, &events, 0);
 8000c38:	f107 020c 	add.w	r2, r7, #12
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	f04f 31ff 	mov.w	r1, #4294967295
 8000c42:	2000      	movs	r0, #0
 8000c44:	f008 f8d0 	bl	8008de8 <xTaskNotifyWait>

          memcpy(Shownstate, V_Orange_R2G, 3);
 8000c48:	4b21      	ldr	r3, [pc, #132]	@ (8000cd0 <StartVertialTask+0x300>)
 8000c4a:	4a2d      	ldr	r2, [pc, #180]	@ (8000d00 <StartVertialTask+0x330>)
 8000c4c:	8811      	ldrh	r1, [r2, #0]
 8000c4e:	7892      	ldrb	r2, [r2, #2]
 8000c50:	8019      	strh	r1, [r3, #0]
 8000c52:	709a      	strb	r2, [r3, #2]
          xTaskNotify(ActuatorTaskHandle, SHOW_EVT, eSetBits);
 8000c54:	4b20      	ldr	r3, [pc, #128]	@ (8000cd8 <StartVertialTask+0x308>)
 8000c56:	6818      	ldr	r0, [r3, #0]
 8000c58:	2300      	movs	r3, #0
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	2140      	movs	r1, #64	@ 0x40
 8000c5e:	f008 f923 	bl	8008ea8 <xTaskGenericNotify>
	      if (!IsActive(V_OrangeHandle)) {
 8000c62:	4b26      	ldr	r3, [pc, #152]	@ (8000cfc <StartVertialTask+0x32c>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	4618      	mov	r0, r3
 8000c68:	f000 fd4c 	bl	8001704 <IsActive>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d110      	bne.n	8000c94 <StartVertialTask+0x2c4>
	          osTimerStart(V_OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 8000c72:	4b22      	ldr	r3, [pc, #136]	@ (8000cfc <StartVertialTask+0x32c>)
 8000c74:	681a      	ldr	r2, [r3, #0]
 8000c76:	4b1b      	ldr	r3, [pc, #108]	@ (8000ce4 <StartVertialTask+0x314>)
 8000c78:	881b      	ldrh	r3, [r3, #0]
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c80:	fb01 f303 	mul.w	r3, r1, r3
 8000c84:	4918      	ldr	r1, [pc, #96]	@ (8000ce8 <StartVertialTask+0x318>)
 8000c86:	fba1 1303 	umull	r1, r3, r1, r3
 8000c8a:	099b      	lsrs	r3, r3, #6
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4610      	mov	r0, r2
 8000c90:	f005 fcca 	bl	8006628 <osTimerStart>
	      }

	      xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8000c94:	f107 020c 	add.w	r2, r7, #12
 8000c98:	f04f 33ff 	mov.w	r3, #4294967295
 8000c9c:	f04f 31ff 	mov.w	r1, #4294967295
 8000ca0:	2000      	movs	r0, #0
 8000ca2:	f008 f8a1 	bl	8008de8 <xTaskNotifyWait>

	      if (events & V_ORANGE_EVT) {
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	f003 0308 	and.w	r3, r3, #8
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	f000 814d 	beq.w	8000f4c <StartVertialTask+0x57c>
	    	  osTimerStop(V_OrangeHandle);
 8000cb2:	4b12      	ldr	r3, [pc, #72]	@ (8000cfc <StartVertialTask+0x32c>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f005 fce4 	bl	8006684 <osTimerStop>
	          Vcurrent = STATE_GREEN;
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	75fb      	strb	r3, [r7, #23]
	      }


		  break;
 8000cc0:	e144      	b.n	8000f4c <StartVertialTask+0x57c>
 8000cc2:	bf00      	nop
 8000cc4:	200000f4 	.word	0x200000f4
 8000cc8:	0800a618 	.word	0x0800a618
 8000ccc:	0800a619 	.word	0x0800a619
 8000cd0:	20000000 	.word	0x20000000
 8000cd4:	20000004 	.word	0x20000004
 8000cd8:	200000cc 	.word	0x200000cc
 8000cdc:	200000dc 	.word	0x200000dc
 8000ce0:	2000001a 	.word	0x2000001a
 8000ce4:	20000022 	.word	0x20000022
 8000ce8:	10624dd3 	.word	0x10624dd3
 8000cec:	200000d4 	.word	0x200000d4
 8000cf0:	20000018 	.word	0x20000018
 8000cf4:	200000a1 	.word	0x200000a1
 8000cf8:	20000008 	.word	0x20000008
 8000cfc:	200000d8 	.word	0x200000d8
 8000d00:	0800a4dc 	.word	0x0800a4dc
		  //this state is basically all the trassion states combined into one, It ignors all the other timers and focusees on the pedestrian timers
		  //this is due to that we pedestrian have the prioity
	  case STATE_PENDING:


		  toggle_evt_value =  TOGGLE_EVT_2;
 8000d04:	4b95      	ldr	r3, [pc, #596]	@ (8000f5c <StartVertialTask+0x58c>)
 8000d06:	2202      	movs	r2, #2
 8000d08:	601a      	str	r2, [r3, #0]
		   if (!IsActive(ToggleTimerHandle)) {
 8000d0a:	4b95      	ldr	r3, [pc, #596]	@ (8000f60 <StartVertialTask+0x590>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f000 fcf8 	bl	8001704 <IsActive>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d110      	bne.n	8000d3c <StartVertialTask+0x36c>
		       osTimerStart(ToggleTimerHandle, pdMS_TO_TICKS(toggleFreq));
 8000d1a:	4b91      	ldr	r3, [pc, #580]	@ (8000f60 <StartVertialTask+0x590>)
 8000d1c:	681a      	ldr	r2, [r3, #0]
 8000d1e:	4b91      	ldr	r3, [pc, #580]	@ (8000f64 <StartVertialTask+0x594>)
 8000d20:	881b      	ldrh	r3, [r3, #0]
 8000d22:	4619      	mov	r1, r3
 8000d24:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d28:	fb01 f303 	mul.w	r3, r1, r3
 8000d2c:	498e      	ldr	r1, [pc, #568]	@ (8000f68 <StartVertialTask+0x598>)
 8000d2e:	fba1 1303 	umull	r1, r3, r1, r3
 8000d32:	099b      	lsrs	r3, r3, #6
 8000d34:	4619      	mov	r1, r3
 8000d36:	4610      	mov	r0, r2
 8000d38:	f005 fc76 	bl	8006628 <osTimerStart>
		    }

	      if (!IsActive(PedestrianHandle)) {
 8000d3c:	4b8b      	ldr	r3, [pc, #556]	@ (8000f6c <StartVertialTask+0x59c>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4618      	mov	r0, r3
 8000d42:	f000 fcdf 	bl	8001704 <IsActive>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d115      	bne.n	8000d78 <StartVertialTask+0x3a8>
	          osTimerStart(PedestrianHandle, pdMS_TO_TICKS(pedestrianDelay - 2 * orangeDelay));
 8000d4c:	4b87      	ldr	r3, [pc, #540]	@ (8000f6c <StartVertialTask+0x59c>)
 8000d4e:	681a      	ldr	r2, [r3, #0]
 8000d50:	4b87      	ldr	r3, [pc, #540]	@ (8000f70 <StartVertialTask+0x5a0>)
 8000d52:	881b      	ldrh	r3, [r3, #0]
 8000d54:	4619      	mov	r1, r3
 8000d56:	4b87      	ldr	r3, [pc, #540]	@ (8000f74 <StartVertialTask+0x5a4>)
 8000d58:	881b      	ldrh	r3, [r3, #0]
 8000d5a:	005b      	lsls	r3, r3, #1
 8000d5c:	1acb      	subs	r3, r1, r3
 8000d5e:	4619      	mov	r1, r3
 8000d60:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d64:	fb01 f303 	mul.w	r3, r1, r3
 8000d68:	497f      	ldr	r1, [pc, #508]	@ (8000f68 <StartVertialTask+0x598>)
 8000d6a:	fba1 1303 	umull	r1, r3, r1, r3
 8000d6e:	099b      	lsrs	r3, r3, #6
 8000d70:	4619      	mov	r1, r3
 8000d72:	4610      	mov	r0, r2
 8000d74:	f005 fc58 	bl	8006628 <osTimerStart>
	      }
	      xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8000d78:	f107 020c 	add.w	r2, r7, #12
 8000d7c:	f04f 33ff 	mov.w	r3, #4294967295
 8000d80:	f04f 31ff 	mov.w	r1, #4294967295
 8000d84:	2000      	movs	r0, #0
 8000d86:	f008 f82f 	bl	8008de8 <xTaskNotifyWait>

	      if (events & PED_EVT) {
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	f003 0320 	and.w	r3, r3, #32
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d01e      	beq.n	8000dd2 <StartVertialTask+0x402>
	    	  memcpy(Shownstate, V_Orange_G2R, 3);
 8000d94:	4b78      	ldr	r3, [pc, #480]	@ (8000f78 <StartVertialTask+0x5a8>)
 8000d96:	4a79      	ldr	r2, [pc, #484]	@ (8000f7c <StartVertialTask+0x5ac>)
 8000d98:	8811      	ldrh	r1, [r2, #0]
 8000d9a:	7892      	ldrb	r2, [r2, #2]
 8000d9c:	8019      	strh	r1, [r3, #0]
 8000d9e:	709a      	strb	r2, [r3, #2]
		      if (!IsActive(V_OrangeHandle)) {
 8000da0:	4b77      	ldr	r3, [pc, #476]	@ (8000f80 <StartVertialTask+0x5b0>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4618      	mov	r0, r3
 8000da6:	f000 fcad 	bl	8001704 <IsActive>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d110      	bne.n	8000dd2 <StartVertialTask+0x402>
		          osTimerStart(V_OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 8000db0:	4b73      	ldr	r3, [pc, #460]	@ (8000f80 <StartVertialTask+0x5b0>)
 8000db2:	681a      	ldr	r2, [r3, #0]
 8000db4:	4b6f      	ldr	r3, [pc, #444]	@ (8000f74 <StartVertialTask+0x5a4>)
 8000db6:	881b      	ldrh	r3, [r3, #0]
 8000db8:	4619      	mov	r1, r3
 8000dba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000dbe:	fb01 f303 	mul.w	r3, r1, r3
 8000dc2:	4969      	ldr	r1, [pc, #420]	@ (8000f68 <StartVertialTask+0x598>)
 8000dc4:	fba1 1303 	umull	r1, r3, r1, r3
 8000dc8:	099b      	lsrs	r3, r3, #6
 8000dca:	4619      	mov	r1, r3
 8000dcc:	4610      	mov	r0, r2
 8000dce:	f005 fc2b 	bl	8006628 <osTimerStart>

		      }
	      }
		  xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8000dd2:	f107 020c 	add.w	r2, r7, #12
 8000dd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000dda:	f04f 31ff 	mov.w	r1, #4294967295
 8000dde:	2000      	movs	r0, #0
 8000de0:	f008 f802 	bl	8008de8 <xTaskNotifyWait>
	      if (events & V_ORANGE_EVT) {
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	f003 0308 	and.w	r3, r3, #8
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d01e      	beq.n	8000e2c <StartVertialTask+0x45c>
	    	  memcpy(Shownstate, H_Orange_R2G, 3);
 8000dee:	4b62      	ldr	r3, [pc, #392]	@ (8000f78 <StartVertialTask+0x5a8>)
 8000df0:	4a64      	ldr	r2, [pc, #400]	@ (8000f84 <StartVertialTask+0x5b4>)
 8000df2:	8811      	ldrh	r1, [r2, #0]
 8000df4:	7892      	ldrb	r2, [r2, #2]
 8000df6:	8019      	strh	r1, [r3, #0]
 8000df8:	709a      	strb	r2, [r3, #2]
		      if (!IsActive(V_OrangeHandle)) {
 8000dfa:	4b61      	ldr	r3, [pc, #388]	@ (8000f80 <StartVertialTask+0x5b0>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f000 fc80 	bl	8001704 <IsActive>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d110      	bne.n	8000e2c <StartVertialTask+0x45c>
		          osTimerStart(V_OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 8000e0a:	4b5d      	ldr	r3, [pc, #372]	@ (8000f80 <StartVertialTask+0x5b0>)
 8000e0c:	681a      	ldr	r2, [r3, #0]
 8000e0e:	4b59      	ldr	r3, [pc, #356]	@ (8000f74 <StartVertialTask+0x5a4>)
 8000e10:	881b      	ldrh	r3, [r3, #0]
 8000e12:	4619      	mov	r1, r3
 8000e14:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e18:	fb01 f303 	mul.w	r3, r1, r3
 8000e1c:	4952      	ldr	r1, [pc, #328]	@ (8000f68 <StartVertialTask+0x598>)
 8000e1e:	fba1 1303 	umull	r1, r3, r1, r3
 8000e22:	099b      	lsrs	r3, r3, #6
 8000e24:	4619      	mov	r1, r3
 8000e26:	4610      	mov	r0, r2
 8000e28:	f005 fbfe 	bl	8006628 <osTimerStart>

		      }

		      }
		  xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8000e2c:	f107 020c 	add.w	r2, r7, #12
 8000e30:	f04f 33ff 	mov.w	r3, #4294967295
 8000e34:	f04f 31ff 	mov.w	r1, #4294967295
 8000e38:	2000      	movs	r0, #0
 8000e3a:	f007 ffd5 	bl	8008de8 <xTaskNotifyWait>
	      if (events & V_ORANGE_EVT) {
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	f003 0308 	and.w	r3, r3, #8
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	f000 8083 	beq.w	8000f50 <StartVertialTask+0x580>
	    	  osTimerStop(V_OrangeHandle);
 8000e4a:	4b4d      	ldr	r3, [pc, #308]	@ (8000f80 <StartVertialTask+0x5b0>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f005 fc18 	bl	8006684 <osTimerStop>
	    	  Vcurrent = STATE_PED_WALK;
 8000e54:	2305      	movs	r3, #5
 8000e56:	75fb      	strb	r3, [r7, #23]

		      }


	      break;
 8000e58:	e07a      	b.n	8000f50 <StartVertialTask+0x580>

	      //eqivalent to the horzontal STATE_GREEN but only stays there for walkingDelay ms
	  case STATE_PED_WALK:

		  osTimerStop(ToggleTimerHandle);
 8000e5a:	4b41      	ldr	r3, [pc, #260]	@ (8000f60 <StartVertialTask+0x590>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f005 fc10 	bl	8006684 <osTimerStop>
    	  memcpy(Shownstate, H_Green, 3);
 8000e64:	4b44      	ldr	r3, [pc, #272]	@ (8000f78 <StartVertialTask+0x5a8>)
 8000e66:	4a48      	ldr	r2, [pc, #288]	@ (8000f88 <StartVertialTask+0x5b8>)
 8000e68:	8811      	ldrh	r1, [r2, #0]
 8000e6a:	7892      	ldrb	r2, [r2, #2]
 8000e6c:	8019      	strh	r1, [r3, #0]
 8000e6e:	709a      	strb	r2, [r3, #2]
    	  xTaskNotify(ActuatorTaskHandle,SHOW_EVT,eSetBits);
 8000e70:	4b46      	ldr	r3, [pc, #280]	@ (8000f8c <StartVertialTask+0x5bc>)
 8000e72:	6818      	ldr	r0, [r3, #0]
 8000e74:	2300      	movs	r3, #0
 8000e76:	2201      	movs	r2, #1
 8000e78:	2140      	movs	r1, #64	@ 0x40
 8000e7a:	f008 f815 	bl	8008ea8 <xTaskGenericNotify>


    	  if (!IsActive(WalkingHandle)) {
 8000e7e:	4b44      	ldr	r3, [pc, #272]	@ (8000f90 <StartVertialTask+0x5c0>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	4618      	mov	r0, r3
 8000e84:	f000 fc3e 	bl	8001704 <IsActive>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d110      	bne.n	8000eb0 <StartVertialTask+0x4e0>
		       osTimerStart(WalkingHandle, pdMS_TO_TICKS(walkingDelay));
 8000e8e:	4b40      	ldr	r3, [pc, #256]	@ (8000f90 <StartVertialTask+0x5c0>)
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	4b40      	ldr	r3, [pc, #256]	@ (8000f94 <StartVertialTask+0x5c4>)
 8000e94:	881b      	ldrh	r3, [r3, #0]
 8000e96:	4619      	mov	r1, r3
 8000e98:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e9c:	fb01 f303 	mul.w	r3, r1, r3
 8000ea0:	4931      	ldr	r1, [pc, #196]	@ (8000f68 <StartVertialTask+0x598>)
 8000ea2:	fba1 1303 	umull	r1, r3, r1, r3
 8000ea6:	099b      	lsrs	r3, r3, #6
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	4610      	mov	r0, r2
 8000eac:	f005 fbbc 	bl	8006628 <osTimerStart>
		  }
    	  xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8000eb0:	f107 020c 	add.w	r2, r7, #12
 8000eb4:	f04f 33ff 	mov.w	r3, #4294967295
 8000eb8:	f04f 31ff 	mov.w	r1, #4294967295
 8000ebc:	2000      	movs	r0, #0
 8000ebe:	f007 ff93 	bl	8008de8 <xTaskNotifyWait>
    	  if (events & WALK_EVT) {
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d025      	beq.n	8000f18 <StartVertialTask+0x548>
        	  memcpy(Shownstate, H_Orange_G2R, 3);
 8000ecc:	4b2a      	ldr	r3, [pc, #168]	@ (8000f78 <StartVertialTask+0x5a8>)
 8000ece:	4a32      	ldr	r2, [pc, #200]	@ (8000f98 <StartVertialTask+0x5c8>)
 8000ed0:	8811      	ldrh	r1, [r2, #0]
 8000ed2:	7892      	ldrb	r2, [r2, #2]
 8000ed4:	8019      	strh	r1, [r3, #0]
 8000ed6:	709a      	strb	r2, [r3, #2]
        	  xTaskNotify(ActuatorTaskHandle,SHOW_EVT,eSetBits);
 8000ed8:	4b2c      	ldr	r3, [pc, #176]	@ (8000f8c <StartVertialTask+0x5bc>)
 8000eda:	6818      	ldr	r0, [r3, #0]
 8000edc:	2300      	movs	r3, #0
 8000ede:	2201      	movs	r2, #1
 8000ee0:	2140      	movs	r1, #64	@ 0x40
 8000ee2:	f007 ffe1 	bl	8008ea8 <xTaskGenericNotify>
		      if (!IsActive(V_OrangeHandle)) {
 8000ee6:	4b26      	ldr	r3, [pc, #152]	@ (8000f80 <StartVertialTask+0x5b0>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	4618      	mov	r0, r3
 8000eec:	f000 fc0a 	bl	8001704 <IsActive>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d110      	bne.n	8000f18 <StartVertialTask+0x548>
		          osTimerStart(V_OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 8000ef6:	4b22      	ldr	r3, [pc, #136]	@ (8000f80 <StartVertialTask+0x5b0>)
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	4b1e      	ldr	r3, [pc, #120]	@ (8000f74 <StartVertialTask+0x5a4>)
 8000efc:	881b      	ldrh	r3, [r3, #0]
 8000efe:	4619      	mov	r1, r3
 8000f00:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f04:	fb01 f303 	mul.w	r3, r1, r3
 8000f08:	4917      	ldr	r1, [pc, #92]	@ (8000f68 <StartVertialTask+0x598>)
 8000f0a:	fba1 1303 	umull	r1, r3, r1, r3
 8000f0e:	099b      	lsrs	r3, r3, #6
 8000f10:	4619      	mov	r1, r3
 8000f12:	4610      	mov	r0, r2
 8000f14:	f005 fb88 	bl	8006628 <osTimerStart>

		      }
    	  }
		  xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8000f18:	f107 020c 	add.w	r2, r7, #12
 8000f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f20:	f04f 31ff 	mov.w	r1, #4294967295
 8000f24:	2000      	movs	r0, #0
 8000f26:	f007 ff5f 	bl	8008de8 <xTaskNotifyWait>
	      if (events & V_ORANGE_EVT) {
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	f003 0308 	and.w	r3, r3, #8
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d00f      	beq.n	8000f54 <StartVertialTask+0x584>
	    	  osTimerStop(V_OrangeHandle);
 8000f34:	4b12      	ldr	r3, [pc, #72]	@ (8000f80 <StartVertialTask+0x5b0>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f005 fba3 	bl	8006684 <osTimerStop>
	    	  Vcurrent = STATE_ORANGE_R2G;
 8000f3e:	2304      	movs	r3, #4
 8000f40:	75fb      	strb	r3, [r7, #23]

		      }
		  break;
 8000f42:	e007      	b.n	8000f54 <StartVertialTask+0x584>
	  break;
 8000f44:	bf00      	nop
 8000f46:	e555      	b.n	80009f4 <StartVertialTask+0x24>
	  break;
 8000f48:	bf00      	nop
 8000f4a:	e553      	b.n	80009f4 <StartVertialTask+0x24>
		  break;
 8000f4c:	bf00      	nop
 8000f4e:	e551      	b.n	80009f4 <StartVertialTask+0x24>
	      break;
 8000f50:	bf00      	nop
 8000f52:	e54f      	b.n	80009f4 <StartVertialTask+0x24>
		  break;
 8000f54:	bf00      	nop
 8000f56:	e54d      	b.n	80009f4 <StartVertialTask+0x24>
  {
 8000f58:	e54c      	b.n	80009f4 <StartVertialTask+0x24>
 8000f5a:	bf00      	nop
 8000f5c:	200000bc 	.word	0x200000bc
 8000f60:	200000e8 	.word	0x200000e8
 8000f64:	2000001c 	.word	0x2000001c
 8000f68:	10624dd3 	.word	0x10624dd3
 8000f6c:	200000e4 	.word	0x200000e4
 8000f70:	2000001e 	.word	0x2000001e
 8000f74:	20000022 	.word	0x20000022
 8000f78:	20000000 	.word	0x20000000
 8000f7c:	20000008 	.word	0x20000008
 8000f80:	200000d8 	.word	0x200000d8
 8000f84:	2000000c 	.word	0x2000000c
 8000f88:	20000010 	.word	0x20000010
 8000f8c:	200000cc 	.word	0x200000cc
 8000f90:	200000e0 	.word	0x200000e0
 8000f94:	20000020 	.word	0x20000020
 8000f98:	20000014 	.word	0x20000014

08000f9c <StartHorizontalTask>:
*/
/* USER CODE END Header_StartHorizontalTask */


void StartHorizontalTask(void *argument)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHorizontalTask */
  /* Infinite loop */

	//first time aquireing semaphore will be after vertial state has reached red state that means we should pick up from STATE_ORANGE_R2G
	osSemaphoreAcquire(ImGreenNowHandle, osWaitForever);
 8000fa4:	4b96      	ldr	r3, [pc, #600]	@ (8001200 <StartHorizontalTask+0x264>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f04f 31ff 	mov.w	r1, #4294967295
 8000fac:	4618      	mov	r0, r3
 8000fae:	f005 fccb 	bl	8006948 <osSemaphoreAcquire>
    LightState Hcurrent = STATE_ORANGE_R2G;
 8000fb2:	2304      	movs	r3, #4
 8000fb4:	75fb      	strb	r3, [r7, #23]
	uint32_t events;// Start with its own R2G
  for(;;)
  {
   // the following state machine is jsut a mirrored version of the vertal statemachine so i wont be commenting
	  uint8_t V_ACTIVE = ActiveCarOnLane(Vertical);
 8000fb6:	4b93      	ldr	r3, [pc, #588]	@ (8001204 <StartHorizontalTask+0x268>)
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f000 fdba 	bl	8001b34 <ActiveCarOnLane>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	75bb      	strb	r3, [r7, #22]
	  uint8_t H_ACTIVE = ActiveCarOnLane(Horizontal);
 8000fc4:	4b90      	ldr	r3, [pc, #576]	@ (8001208 <StartHorizontalTask+0x26c>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f000 fdb3 	bl	8001b34 <ActiveCarOnLane>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	757b      	strb	r3, [r7, #21]

	  switch(Hcurrent){
 8000fd2:	7dfb      	ldrb	r3, [r7, #23]
 8000fd4:	2b05      	cmp	r3, #5
 8000fd6:	d8ee      	bhi.n	8000fb6 <StartHorizontalTask+0x1a>
 8000fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fe0 <StartHorizontalTask+0x44>)
 8000fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fde:	bf00      	nop
 8000fe0:	080011df 	.word	0x080011df
 8000fe4:	08000ff9 	.word	0x08000ff9
 8000fe8:	080012cd 	.word	0x080012cd
 8000fec:	08001165 	.word	0x08001165
 8000ff0:	0800123d 	.word	0x0800123d
 8000ff4:	08001423 	.word	0x08001423

	  case STATE_GREEN:
	      memcpy(Shownstate, H_Green, 3);
 8000ff8:	4b84      	ldr	r3, [pc, #528]	@ (800120c <StartHorizontalTask+0x270>)
 8000ffa:	4a85      	ldr	r2, [pc, #532]	@ (8001210 <StartHorizontalTask+0x274>)
 8000ffc:	8811      	ldrh	r1, [r2, #0]
 8000ffe:	7892      	ldrb	r2, [r2, #2]
 8001000:	8019      	strh	r1, [r3, #0]
 8001002:	709a      	strb	r2, [r3, #2]
	      xTaskNotify(ActuatorTaskHandle, SHOW_EVT, eSetBits);
 8001004:	4b83      	ldr	r3, [pc, #524]	@ (8001214 <StartHorizontalTask+0x278>)
 8001006:	6818      	ldr	r0, [r3, #0]
 8001008:	2300      	movs	r3, #0
 800100a:	2201      	movs	r2, #1
 800100c:	2140      	movs	r1, #64	@ 0x40
 800100e:	f007 ff4b 	bl	8008ea8 <xTaskGenericNotify>


	      if (V_ACTIVE == 1 && IsActive(RedMaxHandle) == 0) {
 8001012:	7dbb      	ldrb	r3, [r7, #22]
 8001014:	2b01      	cmp	r3, #1
 8001016:	d123      	bne.n	8001060 <StartHorizontalTask+0xc4>
 8001018:	4b7f      	ldr	r3, [pc, #508]	@ (8001218 <StartHorizontalTask+0x27c>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4618      	mov	r0, r3
 800101e:	f000 fb71 	bl	8001704 <IsActive>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d11b      	bne.n	8001060 <StartHorizontalTask+0xc4>
	          osTimerStart(RedMaxHandle, pdMS_TO_TICKS(redDelayMax - 2* orangeDelay));
 8001028:	4b7b      	ldr	r3, [pc, #492]	@ (8001218 <StartHorizontalTask+0x27c>)
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	4b7b      	ldr	r3, [pc, #492]	@ (800121c <StartHorizontalTask+0x280>)
 800102e:	881b      	ldrh	r3, [r3, #0]
 8001030:	4619      	mov	r1, r3
 8001032:	4b7b      	ldr	r3, [pc, #492]	@ (8001220 <StartHorizontalTask+0x284>)
 8001034:	881b      	ldrh	r3, [r3, #0]
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	1acb      	subs	r3, r1, r3
 800103a:	4619      	mov	r1, r3
 800103c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001040:	fb01 f303 	mul.w	r3, r1, r3
 8001044:	4977      	ldr	r1, [pc, #476]	@ (8001224 <StartHorizontalTask+0x288>)
 8001046:	fba1 1303 	umull	r1, r3, r1, r3
 800104a:	099b      	lsrs	r3, r3, #6
 800104c:	4619      	mov	r1, r3
 800104e:	4610      	mov	r0, r2
 8001050:	f005 faea 	bl	8006628 <osTimerStart>
	          osTimerStop(GreenHandle);
 8001054:	4b74      	ldr	r3, [pc, #464]	@ (8001228 <StartHorizontalTask+0x28c>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4618      	mov	r0, r3
 800105a:	f005 fb13 	bl	8006684 <osTimerStop>
 800105e:	e007      	b.n	8001070 <StartHorizontalTask+0xd4>
	      }
	      else if (V_ACTIVE == 0) {
 8001060:	7dbb      	ldrb	r3, [r7, #22]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d104      	bne.n	8001070 <StartHorizontalTask+0xd4>
	          osTimerStop(RedMaxHandle);
 8001066:	4b6c      	ldr	r3, [pc, #432]	@ (8001218 <StartHorizontalTask+0x27c>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	4618      	mov	r0, r3
 800106c:	f005 fb0a 	bl	8006684 <osTimerStop>
	      }


	      if ((H_ACTIVE == 0) && (V_ACTIVE == 1)) {
 8001070:	7d7b      	ldrb	r3, [r7, #21]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d10f      	bne.n	8001096 <StartHorizontalTask+0xfa>
 8001076:	7dbb      	ldrb	r3, [r7, #22]
 8001078:	2b01      	cmp	r3, #1
 800107a:	d10c      	bne.n	8001096 <StartHorizontalTask+0xfa>
	          osTimerStop(RedMaxHandle);
 800107c:	4b66      	ldr	r3, [pc, #408]	@ (8001218 <StartHorizontalTask+0x27c>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4618      	mov	r0, r3
 8001082:	f005 faff 	bl	8006684 <osTimerStop>
	          osTimerStop(GreenHandle);
 8001086:	4b68      	ldr	r3, [pc, #416]	@ (8001228 <StartHorizontalTask+0x28c>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4618      	mov	r0, r3
 800108c:	f005 fafa 	bl	8006684 <osTimerStop>
	          Hcurrent = STATE_ORANGE_G2R;
 8001090:	2303      	movs	r3, #3
 8001092:	75fb      	strb	r3, [r7, #23]
 8001094:	e034      	b.n	8001100 <StartHorizontalTask+0x164>
	      }
	      else if ((H_ACTIVE == 1) && (V_ACTIVE == 0)) {
 8001096:	7d7b      	ldrb	r3, [r7, #21]
 8001098:	2b01      	cmp	r3, #1
 800109a:	d10d      	bne.n	80010b8 <StartHorizontalTask+0x11c>
 800109c:	7dbb      	ldrb	r3, [r7, #22]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d10a      	bne.n	80010b8 <StartHorizontalTask+0x11c>
	          osTimerStop(RedMaxHandle);
 80010a2:	4b5d      	ldr	r3, [pc, #372]	@ (8001218 <StartHorizontalTask+0x27c>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	4618      	mov	r0, r3
 80010a8:	f005 faec 	bl	8006684 <osTimerStop>
	          osTimerStop(GreenHandle);
 80010ac:	4b5e      	ldr	r3, [pc, #376]	@ (8001228 <StartHorizontalTask+0x28c>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4618      	mov	r0, r3
 80010b2:	f005 fae7 	bl	8006684 <osTimerStop>
 80010b6:	e023      	b.n	8001100 <StartHorizontalTask+0x164>
	      }
	      else if ((H_ACTIVE == 0) && (V_ACTIVE == 0) && !IsActive(GreenHandle)) {
 80010b8:	7d7b      	ldrb	r3, [r7, #21]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d120      	bne.n	8001100 <StartHorizontalTask+0x164>
 80010be:	7dbb      	ldrb	r3, [r7, #22]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d11d      	bne.n	8001100 <StartHorizontalTask+0x164>
 80010c4:	4b58      	ldr	r3, [pc, #352]	@ (8001228 <StartHorizontalTask+0x28c>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4618      	mov	r0, r3
 80010ca:	f000 fb1b 	bl	8001704 <IsActive>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d115      	bne.n	8001100 <StartHorizontalTask+0x164>
	          osTimerStart(GreenHandle, pdMS_TO_TICKS(greenDelay - 2* orangeDelay));
 80010d4:	4b54      	ldr	r3, [pc, #336]	@ (8001228 <StartHorizontalTask+0x28c>)
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	4b54      	ldr	r3, [pc, #336]	@ (800122c <StartHorizontalTask+0x290>)
 80010da:	881b      	ldrh	r3, [r3, #0]
 80010dc:	4619      	mov	r1, r3
 80010de:	4b50      	ldr	r3, [pc, #320]	@ (8001220 <StartHorizontalTask+0x284>)
 80010e0:	881b      	ldrh	r3, [r3, #0]
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	1acb      	subs	r3, r1, r3
 80010e6:	4619      	mov	r1, r3
 80010e8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010ec:	fb01 f303 	mul.w	r3, r1, r3
 80010f0:	494c      	ldr	r1, [pc, #304]	@ (8001224 <StartHorizontalTask+0x288>)
 80010f2:	fba1 1303 	umull	r1, r3, r1, r3
 80010f6:	099b      	lsrs	r3, r3, #6
 80010f8:	4619      	mov	r1, r3
 80010fa:	4610      	mov	r0, r2
 80010fc:	f005 fa94 	bl	8006628 <osTimerStart>
	      }


	      if (PL1_switch_var == 1) {
 8001100:	4b4b      	ldr	r3, [pc, #300]	@ (8001230 <StartHorizontalTask+0x294>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	b2db      	uxtb	r3, r3
 8001106:	2b01      	cmp	r3, #1
 8001108:	d10e      	bne.n	8001128 <StartHorizontalTask+0x18c>
	          PL1_switch_var = 0;
 800110a:	4b49      	ldr	r3, [pc, #292]	@ (8001230 <StartHorizontalTask+0x294>)
 800110c:	2200      	movs	r2, #0
 800110e:	701a      	strb	r2, [r3, #0]
	          osTimerStop(RedMaxHandle);
 8001110:	4b41      	ldr	r3, [pc, #260]	@ (8001218 <StartHorizontalTask+0x27c>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4618      	mov	r0, r3
 8001116:	f005 fab5 	bl	8006684 <osTimerStop>
	          osTimerStop(GreenHandle);
 800111a:	4b43      	ldr	r3, [pc, #268]	@ (8001228 <StartHorizontalTask+0x28c>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4618      	mov	r0, r3
 8001120:	f005 fab0 	bl	8006684 <osTimerStop>
	          Hcurrent = STATE_PENDING;
 8001124:	2302      	movs	r3, #2
 8001126:	75fb      	strb	r3, [r7, #23]
	      }


	      BaseType_t notified = xTaskNotifyWait(0, 0xFFFFFFFF, &events, pdMS_TO_TICKS(10));
 8001128:	f107 020c 	add.w	r2, r7, #12
 800112c:	230a      	movs	r3, #10
 800112e:	f04f 31ff 	mov.w	r1, #4294967295
 8001132:	2000      	movs	r0, #0
 8001134:	f007 fe58 	bl	8008de8 <xTaskNotifyWait>
 8001138:	6138      	str	r0, [r7, #16]
	      if (notified == pdTRUE) {
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	2b01      	cmp	r3, #1
 800113e:	f040 81e5 	bne.w	800150c <StartHorizontalTask+0x570>

	          if (events & GREEN_EVT) {
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	f003 0310 	and.w	r3, r3, #16
 8001148:	2b00      	cmp	r3, #0
 800114a:	d002      	beq.n	8001152 <StartHorizontalTask+0x1b6>
	              Hcurrent = STATE_ORANGE_G2R;
 800114c:	2303      	movs	r3, #3
 800114e:	75fb      	strb	r3, [r7, #23]
	          else if (events & REDMAX_EVT) {
	              Hcurrent = STATE_ORANGE_G2R;
	          }

	      }
	  break;
 8001150:	e1dc      	b.n	800150c <StartHorizontalTask+0x570>
	          else if (events & REDMAX_EVT) {
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	f003 0304 	and.w	r3, r3, #4
 8001158:	2b00      	cmp	r3, #0
 800115a:	f000 81d7 	beq.w	800150c <StartHorizontalTask+0x570>
	              Hcurrent = STATE_ORANGE_G2R;
 800115e:	2303      	movs	r3, #3
 8001160:	75fb      	strb	r3, [r7, #23]
	  break;
 8001162:	e1d3      	b.n	800150c <StartHorizontalTask+0x570>


	  case STATE_ORANGE_G2R:


	      memcpy(Shownstate, H_Orange_G2R, 3);
 8001164:	4b29      	ldr	r3, [pc, #164]	@ (800120c <StartHorizontalTask+0x270>)
 8001166:	4a33      	ldr	r2, [pc, #204]	@ (8001234 <StartHorizontalTask+0x298>)
 8001168:	8811      	ldrh	r1, [r2, #0]
 800116a:	7892      	ldrb	r2, [r2, #2]
 800116c:	8019      	strh	r1, [r3, #0]
 800116e:	709a      	strb	r2, [r3, #2]
	      xTaskNotify(ActuatorTaskHandle, SHOW_EVT, eSetBits);
 8001170:	4b28      	ldr	r3, [pc, #160]	@ (8001214 <StartHorizontalTask+0x278>)
 8001172:	6818      	ldr	r0, [r3, #0]
 8001174:	2300      	movs	r3, #0
 8001176:	2201      	movs	r2, #1
 8001178:	2140      	movs	r1, #64	@ 0x40
 800117a:	f007 fe95 	bl	8008ea8 <xTaskGenericNotify>


	      if (!IsActive(H_OrangeHandle)) {
 800117e:	4b2e      	ldr	r3, [pc, #184]	@ (8001238 <StartHorizontalTask+0x29c>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4618      	mov	r0, r3
 8001184:	f000 fabe 	bl	8001704 <IsActive>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d110      	bne.n	80011b0 <StartHorizontalTask+0x214>
	          osTimerStart(H_OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 800118e:	4b2a      	ldr	r3, [pc, #168]	@ (8001238 <StartHorizontalTask+0x29c>)
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	4b23      	ldr	r3, [pc, #140]	@ (8001220 <StartHorizontalTask+0x284>)
 8001194:	881b      	ldrh	r3, [r3, #0]
 8001196:	4619      	mov	r1, r3
 8001198:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800119c:	fb01 f303 	mul.w	r3, r1, r3
 80011a0:	4920      	ldr	r1, [pc, #128]	@ (8001224 <StartHorizontalTask+0x288>)
 80011a2:	fba1 1303 	umull	r1, r3, r1, r3
 80011a6:	099b      	lsrs	r3, r3, #6
 80011a8:	4619      	mov	r1, r3
 80011aa:	4610      	mov	r0, r2
 80011ac:	f005 fa3c 	bl	8006628 <osTimerStart>
	      }

	      xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 80011b0:	f107 020c 	add.w	r2, r7, #12
 80011b4:	f04f 33ff 	mov.w	r3, #4294967295
 80011b8:	f04f 31ff 	mov.w	r1, #4294967295
 80011bc:	2000      	movs	r0, #0
 80011be:	f007 fe13 	bl	8008de8 <xTaskNotifyWait>

	      if (events & H_ORANGE_EVT) {
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	f000 81a1 	beq.w	8001510 <StartHorizontalTask+0x574>
	    	  osTimerStop(H_OrangeHandle);
 80011ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001238 <StartHorizontalTask+0x29c>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4618      	mov	r0, r3
 80011d4:	f005 fa56 	bl	8006684 <osTimerStop>
	          Hcurrent = STATE_RED;               // Transition to RED
 80011d8:	2300      	movs	r3, #0
 80011da:	75fb      	strb	r3, [r7, #23]

	      }
	  break;
 80011dc:	e198      	b.n	8001510 <StartHorizontalTask+0x574>


	  case STATE_RED:


		  osSemaphoreRelease(ImGreenNowHandle);
 80011de:	4b08      	ldr	r3, [pc, #32]	@ (8001200 <StartHorizontalTask+0x264>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4618      	mov	r0, r3
 80011e4:	f005 fc02 	bl	80069ec <osSemaphoreRelease>

          Hcurrent = STATE_ORANGE_R2G;
 80011e8:	2304      	movs	r3, #4
 80011ea:	75fb      	strb	r3, [r7, #23]
		  osThreadYield();
 80011ec:	f005 f950 	bl	8006490 <osThreadYield>
          osSemaphoreAcquire(ImGreenNowHandle, osWaitForever);
 80011f0:	4b03      	ldr	r3, [pc, #12]	@ (8001200 <StartHorizontalTask+0x264>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f04f 31ff 	mov.w	r1, #4294967295
 80011f8:	4618      	mov	r0, r3
 80011fa:	f005 fba5 	bl	8006948 <osSemaphoreAcquire>



		  break;
 80011fe:	e18f      	b.n	8001520 <StartHorizontalTask+0x584>
 8001200:	200000f4 	.word	0x200000f4
 8001204:	0800a618 	.word	0x0800a618
 8001208:	0800a619 	.word	0x0800a619
 800120c:	20000000 	.word	0x20000000
 8001210:	20000010 	.word	0x20000010
 8001214:	200000cc 	.word	0x200000cc
 8001218:	200000dc 	.word	0x200000dc
 800121c:	2000001a 	.word	0x2000001a
 8001220:	20000022 	.word	0x20000022
 8001224:	10624dd3 	.word	0x10624dd3
 8001228:	200000d4 	.word	0x200000d4
 800122c:	20000018 	.word	0x20000018
 8001230:	200000a0 	.word	0x200000a0
 8001234:	20000014 	.word	0x20000014
 8001238:	200000ec 	.word	0x200000ec

	  case STATE_ORANGE_R2G:

		  xTaskNotifyStateClear(NULL);
 800123c:	2000      	movs	r0, #0
 800123e:	f007 fef5 	bl	800902c <xTaskNotifyStateClear>
		  xTaskNotifyWait(0, 0xFFFFFFFF, &events, 0);
 8001242:	f107 020c 	add.w	r2, r7, #12
 8001246:	2300      	movs	r3, #0
 8001248:	f04f 31ff 	mov.w	r1, #4294967295
 800124c:	2000      	movs	r0, #0
 800124e:	f007 fdcb 	bl	8008de8 <xTaskNotifyWait>

	      memcpy(Shownstate, H_Orange_R2G, 3);
 8001252:	4bb4      	ldr	r3, [pc, #720]	@ (8001524 <StartHorizontalTask+0x588>)
 8001254:	4ab4      	ldr	r2, [pc, #720]	@ (8001528 <StartHorizontalTask+0x58c>)
 8001256:	8811      	ldrh	r1, [r2, #0]
 8001258:	7892      	ldrb	r2, [r2, #2]
 800125a:	8019      	strh	r1, [r3, #0]
 800125c:	709a      	strb	r2, [r3, #2]
	      xTaskNotify(ActuatorTaskHandle, SHOW_EVT, eSetBits);
 800125e:	4bb3      	ldr	r3, [pc, #716]	@ (800152c <StartHorizontalTask+0x590>)
 8001260:	6818      	ldr	r0, [r3, #0]
 8001262:	2300      	movs	r3, #0
 8001264:	2201      	movs	r2, #1
 8001266:	2140      	movs	r1, #64	@ 0x40
 8001268:	f007 fe1e 	bl	8008ea8 <xTaskGenericNotify>


	      if (!IsActive(H_OrangeHandle)) {
 800126c:	4bb0      	ldr	r3, [pc, #704]	@ (8001530 <StartHorizontalTask+0x594>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4618      	mov	r0, r3
 8001272:	f000 fa47 	bl	8001704 <IsActive>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d110      	bne.n	800129e <StartHorizontalTask+0x302>
	          osTimerStart(H_OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 800127c:	4bac      	ldr	r3, [pc, #688]	@ (8001530 <StartHorizontalTask+0x594>)
 800127e:	681a      	ldr	r2, [r3, #0]
 8001280:	4bac      	ldr	r3, [pc, #688]	@ (8001534 <StartHorizontalTask+0x598>)
 8001282:	881b      	ldrh	r3, [r3, #0]
 8001284:	4619      	mov	r1, r3
 8001286:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800128a:	fb01 f303 	mul.w	r3, r1, r3
 800128e:	49aa      	ldr	r1, [pc, #680]	@ (8001538 <StartHorizontalTask+0x59c>)
 8001290:	fba1 1303 	umull	r1, r3, r1, r3
 8001294:	099b      	lsrs	r3, r3, #6
 8001296:	4619      	mov	r1, r3
 8001298:	4610      	mov	r0, r2
 800129a:	f005 f9c5 	bl	8006628 <osTimerStart>
	      }

	      xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 800129e:	f107 020c 	add.w	r2, r7, #12
 80012a2:	f04f 33ff 	mov.w	r3, #4294967295
 80012a6:	f04f 31ff 	mov.w	r1, #4294967295
 80012aa:	2000      	movs	r0, #0
 80012ac:	f007 fd9c 	bl	8008de8 <xTaskNotifyWait>

	      if (events & H_ORANGE_EVT) {
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	f000 812c 	beq.w	8001514 <StartHorizontalTask+0x578>
	    	  osTimerStop(H_OrangeHandle);
 80012bc:	4b9c      	ldr	r3, [pc, #624]	@ (8001530 <StartHorizontalTask+0x594>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f005 f9df 	bl	8006684 <osTimerStop>
	          Hcurrent = STATE_GREEN;
 80012c6:	2301      	movs	r3, #1
 80012c8:	75fb      	strb	r3, [r7, #23]

	      }
		  break;
 80012ca:	e123      	b.n	8001514 <StartHorizontalTask+0x578>

	  case STATE_PENDING:


		  toggle_evt_value =  TOGGLE_EVT_1;
 80012cc:	4b9b      	ldr	r3, [pc, #620]	@ (800153c <StartHorizontalTask+0x5a0>)
 80012ce:	2201      	movs	r2, #1
 80012d0:	601a      	str	r2, [r3, #0]
		   if (!IsActive(ToggleTimerHandle)) {
 80012d2:	4b9b      	ldr	r3, [pc, #620]	@ (8001540 <StartHorizontalTask+0x5a4>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4618      	mov	r0, r3
 80012d8:	f000 fa14 	bl	8001704 <IsActive>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d110      	bne.n	8001304 <StartHorizontalTask+0x368>
		       osTimerStart(ToggleTimerHandle, pdMS_TO_TICKS(toggleFreq));
 80012e2:	4b97      	ldr	r3, [pc, #604]	@ (8001540 <StartHorizontalTask+0x5a4>)
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	4b97      	ldr	r3, [pc, #604]	@ (8001544 <StartHorizontalTask+0x5a8>)
 80012e8:	881b      	ldrh	r3, [r3, #0]
 80012ea:	4619      	mov	r1, r3
 80012ec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012f0:	fb01 f303 	mul.w	r3, r1, r3
 80012f4:	4990      	ldr	r1, [pc, #576]	@ (8001538 <StartHorizontalTask+0x59c>)
 80012f6:	fba1 1303 	umull	r1, r3, r1, r3
 80012fa:	099b      	lsrs	r3, r3, #6
 80012fc:	4619      	mov	r1, r3
 80012fe:	4610      	mov	r0, r2
 8001300:	f005 f992 	bl	8006628 <osTimerStart>
		    }

	      if (!IsActive(PedestrianHandle)) {
 8001304:	4b90      	ldr	r3, [pc, #576]	@ (8001548 <StartHorizontalTask+0x5ac>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4618      	mov	r0, r3
 800130a:	f000 f9fb 	bl	8001704 <IsActive>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d115      	bne.n	8001340 <StartHorizontalTask+0x3a4>
	          osTimerStart(PedestrianHandle, pdMS_TO_TICKS(pedestrianDelay - 2 * orangeDelay));
 8001314:	4b8c      	ldr	r3, [pc, #560]	@ (8001548 <StartHorizontalTask+0x5ac>)
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	4b8c      	ldr	r3, [pc, #560]	@ (800154c <StartHorizontalTask+0x5b0>)
 800131a:	881b      	ldrh	r3, [r3, #0]
 800131c:	4619      	mov	r1, r3
 800131e:	4b85      	ldr	r3, [pc, #532]	@ (8001534 <StartHorizontalTask+0x598>)
 8001320:	881b      	ldrh	r3, [r3, #0]
 8001322:	005b      	lsls	r3, r3, #1
 8001324:	1acb      	subs	r3, r1, r3
 8001326:	4619      	mov	r1, r3
 8001328:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800132c:	fb01 f303 	mul.w	r3, r1, r3
 8001330:	4981      	ldr	r1, [pc, #516]	@ (8001538 <StartHorizontalTask+0x59c>)
 8001332:	fba1 1303 	umull	r1, r3, r1, r3
 8001336:	099b      	lsrs	r3, r3, #6
 8001338:	4619      	mov	r1, r3
 800133a:	4610      	mov	r0, r2
 800133c:	f005 f974 	bl	8006628 <osTimerStart>
	      }
	      xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8001340:	f107 020c 	add.w	r2, r7, #12
 8001344:	f04f 33ff 	mov.w	r3, #4294967295
 8001348:	f04f 31ff 	mov.w	r1, #4294967295
 800134c:	2000      	movs	r0, #0
 800134e:	f007 fd4b 	bl	8008de8 <xTaskNotifyWait>

	      if (events & PED_EVT) {
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	f003 0320 	and.w	r3, r3, #32
 8001358:	2b00      	cmp	r3, #0
 800135a:	d01e      	beq.n	800139a <StartHorizontalTask+0x3fe>
	    	  memcpy(Shownstate, H_Orange_G2R, 3);
 800135c:	4b71      	ldr	r3, [pc, #452]	@ (8001524 <StartHorizontalTask+0x588>)
 800135e:	4a7c      	ldr	r2, [pc, #496]	@ (8001550 <StartHorizontalTask+0x5b4>)
 8001360:	8811      	ldrh	r1, [r2, #0]
 8001362:	7892      	ldrb	r2, [r2, #2]
 8001364:	8019      	strh	r1, [r3, #0]
 8001366:	709a      	strb	r2, [r3, #2]
		      if (!IsActive(H_OrangeHandle)) {
 8001368:	4b71      	ldr	r3, [pc, #452]	@ (8001530 <StartHorizontalTask+0x594>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4618      	mov	r0, r3
 800136e:	f000 f9c9 	bl	8001704 <IsActive>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d110      	bne.n	800139a <StartHorizontalTask+0x3fe>
		          osTimerStart(H_OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 8001378:	4b6d      	ldr	r3, [pc, #436]	@ (8001530 <StartHorizontalTask+0x594>)
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	4b6d      	ldr	r3, [pc, #436]	@ (8001534 <StartHorizontalTask+0x598>)
 800137e:	881b      	ldrh	r3, [r3, #0]
 8001380:	4619      	mov	r1, r3
 8001382:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001386:	fb01 f303 	mul.w	r3, r1, r3
 800138a:	496b      	ldr	r1, [pc, #428]	@ (8001538 <StartHorizontalTask+0x59c>)
 800138c:	fba1 1303 	umull	r1, r3, r1, r3
 8001390:	099b      	lsrs	r3, r3, #6
 8001392:	4619      	mov	r1, r3
 8001394:	4610      	mov	r0, r2
 8001396:	f005 f947 	bl	8006628 <osTimerStart>

		      }
	      }
		  xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 800139a:	f107 020c 	add.w	r2, r7, #12
 800139e:	f04f 33ff 	mov.w	r3, #4294967295
 80013a2:	f04f 31ff 	mov.w	r1, #4294967295
 80013a6:	2000      	movs	r0, #0
 80013a8:	f007 fd1e 	bl	8008de8 <xTaskNotifyWait>
	      if (events & H_ORANGE_EVT) {
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d01e      	beq.n	80013f4 <StartHorizontalTask+0x458>
	    	  memcpy(Shownstate, V_Orange_R2G, 3);
 80013b6:	4b5b      	ldr	r3, [pc, #364]	@ (8001524 <StartHorizontalTask+0x588>)
 80013b8:	4a66      	ldr	r2, [pc, #408]	@ (8001554 <StartHorizontalTask+0x5b8>)
 80013ba:	8811      	ldrh	r1, [r2, #0]
 80013bc:	7892      	ldrb	r2, [r2, #2]
 80013be:	8019      	strh	r1, [r3, #0]
 80013c0:	709a      	strb	r2, [r3, #2]
		      if (!IsActive(H_OrangeHandle)) {
 80013c2:	4b5b      	ldr	r3, [pc, #364]	@ (8001530 <StartHorizontalTask+0x594>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	4618      	mov	r0, r3
 80013c8:	f000 f99c 	bl	8001704 <IsActive>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d110      	bne.n	80013f4 <StartHorizontalTask+0x458>
		          osTimerStart(H_OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 80013d2:	4b57      	ldr	r3, [pc, #348]	@ (8001530 <StartHorizontalTask+0x594>)
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	4b57      	ldr	r3, [pc, #348]	@ (8001534 <StartHorizontalTask+0x598>)
 80013d8:	881b      	ldrh	r3, [r3, #0]
 80013da:	4619      	mov	r1, r3
 80013dc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013e0:	fb01 f303 	mul.w	r3, r1, r3
 80013e4:	4954      	ldr	r1, [pc, #336]	@ (8001538 <StartHorizontalTask+0x59c>)
 80013e6:	fba1 1303 	umull	r1, r3, r1, r3
 80013ea:	099b      	lsrs	r3, r3, #6
 80013ec:	4619      	mov	r1, r3
 80013ee:	4610      	mov	r0, r2
 80013f0:	f005 f91a 	bl	8006628 <osTimerStart>

		      }

		      }
		  xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 80013f4:	f107 020c 	add.w	r2, r7, #12
 80013f8:	f04f 33ff 	mov.w	r3, #4294967295
 80013fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001400:	2000      	movs	r0, #0
 8001402:	f007 fcf1 	bl	8008de8 <xTaskNotifyWait>
	      if (events & H_ORANGE_EVT) {
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800140c:	2b00      	cmp	r3, #0
 800140e:	f000 8083 	beq.w	8001518 <StartHorizontalTask+0x57c>
	    	  osTimerStop(H_OrangeHandle);
 8001412:	4b47      	ldr	r3, [pc, #284]	@ (8001530 <StartHorizontalTask+0x594>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4618      	mov	r0, r3
 8001418:	f005 f934 	bl	8006684 <osTimerStop>
	    	  Hcurrent = STATE_PED_WALK;
 800141c:	2305      	movs	r3, #5
 800141e:	75fb      	strb	r3, [r7, #23]

		      }


	      break;
 8001420:	e07a      	b.n	8001518 <StartHorizontalTask+0x57c>
	  case STATE_PED_WALK:

		  osTimerStop(ToggleTimerHandle);
 8001422:	4b47      	ldr	r3, [pc, #284]	@ (8001540 <StartHorizontalTask+0x5a4>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4618      	mov	r0, r3
 8001428:	f005 f92c 	bl	8006684 <osTimerStop>
    	  memcpy(Shownstate, V_Green, 3);
 800142c:	4b3d      	ldr	r3, [pc, #244]	@ (8001524 <StartHorizontalTask+0x588>)
 800142e:	4a4a      	ldr	r2, [pc, #296]	@ (8001558 <StartHorizontalTask+0x5bc>)
 8001430:	8811      	ldrh	r1, [r2, #0]
 8001432:	7892      	ldrb	r2, [r2, #2]
 8001434:	8019      	strh	r1, [r3, #0]
 8001436:	709a      	strb	r2, [r3, #2]
    	  xTaskNotify(ActuatorTaskHandle,SHOW_EVT,eSetBits);
 8001438:	4b3c      	ldr	r3, [pc, #240]	@ (800152c <StartHorizontalTask+0x590>)
 800143a:	6818      	ldr	r0, [r3, #0]
 800143c:	2300      	movs	r3, #0
 800143e:	2201      	movs	r2, #1
 8001440:	2140      	movs	r1, #64	@ 0x40
 8001442:	f007 fd31 	bl	8008ea8 <xTaskGenericNotify>


    	  if (!IsActive(WalkingHandle)) {
 8001446:	4b45      	ldr	r3, [pc, #276]	@ (800155c <StartHorizontalTask+0x5c0>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4618      	mov	r0, r3
 800144c:	f000 f95a 	bl	8001704 <IsActive>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d110      	bne.n	8001478 <StartHorizontalTask+0x4dc>
		       osTimerStart(WalkingHandle, pdMS_TO_TICKS(walkingDelay));
 8001456:	4b41      	ldr	r3, [pc, #260]	@ (800155c <StartHorizontalTask+0x5c0>)
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	4b41      	ldr	r3, [pc, #260]	@ (8001560 <StartHorizontalTask+0x5c4>)
 800145c:	881b      	ldrh	r3, [r3, #0]
 800145e:	4619      	mov	r1, r3
 8001460:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001464:	fb01 f303 	mul.w	r3, r1, r3
 8001468:	4933      	ldr	r1, [pc, #204]	@ (8001538 <StartHorizontalTask+0x59c>)
 800146a:	fba1 1303 	umull	r1, r3, r1, r3
 800146e:	099b      	lsrs	r3, r3, #6
 8001470:	4619      	mov	r1, r3
 8001472:	4610      	mov	r0, r2
 8001474:	f005 f8d8 	bl	8006628 <osTimerStart>
		  }
    	  xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8001478:	f107 020c 	add.w	r2, r7, #12
 800147c:	f04f 33ff 	mov.w	r3, #4294967295
 8001480:	f04f 31ff 	mov.w	r1, #4294967295
 8001484:	2000      	movs	r0, #0
 8001486:	f007 fcaf 	bl	8008de8 <xTaskNotifyWait>
    	  if (events & WALK_EVT) {
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001490:	2b00      	cmp	r3, #0
 8001492:	d025      	beq.n	80014e0 <StartHorizontalTask+0x544>
        	  memcpy(Shownstate, V_Orange_G2R, 3);
 8001494:	4b23      	ldr	r3, [pc, #140]	@ (8001524 <StartHorizontalTask+0x588>)
 8001496:	4a33      	ldr	r2, [pc, #204]	@ (8001564 <StartHorizontalTask+0x5c8>)
 8001498:	8811      	ldrh	r1, [r2, #0]
 800149a:	7892      	ldrb	r2, [r2, #2]
 800149c:	8019      	strh	r1, [r3, #0]
 800149e:	709a      	strb	r2, [r3, #2]
        	  xTaskNotify(ActuatorTaskHandle,SHOW_EVT,eSetBits);
 80014a0:	4b22      	ldr	r3, [pc, #136]	@ (800152c <StartHorizontalTask+0x590>)
 80014a2:	6818      	ldr	r0, [r3, #0]
 80014a4:	2300      	movs	r3, #0
 80014a6:	2201      	movs	r2, #1
 80014a8:	2140      	movs	r1, #64	@ 0x40
 80014aa:	f007 fcfd 	bl	8008ea8 <xTaskGenericNotify>
		      if (!IsActive(H_OrangeHandle)) {
 80014ae:	4b20      	ldr	r3, [pc, #128]	@ (8001530 <StartHorizontalTask+0x594>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f000 f926 	bl	8001704 <IsActive>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d110      	bne.n	80014e0 <StartHorizontalTask+0x544>
		          osTimerStart(H_OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 80014be:	4b1c      	ldr	r3, [pc, #112]	@ (8001530 <StartHorizontalTask+0x594>)
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001534 <StartHorizontalTask+0x598>)
 80014c4:	881b      	ldrh	r3, [r3, #0]
 80014c6:	4619      	mov	r1, r3
 80014c8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014cc:	fb01 f303 	mul.w	r3, r1, r3
 80014d0:	4919      	ldr	r1, [pc, #100]	@ (8001538 <StartHorizontalTask+0x59c>)
 80014d2:	fba1 1303 	umull	r1, r3, r1, r3
 80014d6:	099b      	lsrs	r3, r3, #6
 80014d8:	4619      	mov	r1, r3
 80014da:	4610      	mov	r0, r2
 80014dc:	f005 f8a4 	bl	8006628 <osTimerStart>

		      }
    	  }
		  xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 80014e0:	f107 020c 	add.w	r2, r7, #12
 80014e4:	f04f 33ff 	mov.w	r3, #4294967295
 80014e8:	f04f 31ff 	mov.w	r1, #4294967295
 80014ec:	2000      	movs	r0, #0
 80014ee:	f007 fc7b 	bl	8008de8 <xTaskNotifyWait>
	      if (events & H_ORANGE_EVT) {
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d00f      	beq.n	800151c <StartHorizontalTask+0x580>
	    	  osTimerStop(H_OrangeHandle);
 80014fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001530 <StartHorizontalTask+0x594>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4618      	mov	r0, r3
 8001502:	f005 f8bf 	bl	8006684 <osTimerStop>
	    	  Hcurrent = STATE_ORANGE_R2G;
 8001506:	2304      	movs	r3, #4
 8001508:	75fb      	strb	r3, [r7, #23]

		      }
		  break;
 800150a:	e007      	b.n	800151c <StartHorizontalTask+0x580>
	  break;
 800150c:	bf00      	nop
 800150e:	e552      	b.n	8000fb6 <StartHorizontalTask+0x1a>
	  break;
 8001510:	bf00      	nop
 8001512:	e550      	b.n	8000fb6 <StartHorizontalTask+0x1a>
		  break;
 8001514:	bf00      	nop
 8001516:	e54e      	b.n	8000fb6 <StartHorizontalTask+0x1a>
	      break;
 8001518:	bf00      	nop
 800151a:	e54c      	b.n	8000fb6 <StartHorizontalTask+0x1a>
		  break;
 800151c:	bf00      	nop
 800151e:	e54a      	b.n	8000fb6 <StartHorizontalTask+0x1a>
  {
 8001520:	e549      	b.n	8000fb6 <StartHorizontalTask+0x1a>
 8001522:	bf00      	nop
 8001524:	20000000 	.word	0x20000000
 8001528:	2000000c 	.word	0x2000000c
 800152c:	200000cc 	.word	0x200000cc
 8001530:	200000ec 	.word	0x200000ec
 8001534:	20000022 	.word	0x20000022
 8001538:	10624dd3 	.word	0x10624dd3
 800153c:	200000bc 	.word	0x200000bc
 8001540:	200000e8 	.word	0x200000e8
 8001544:	2000001c 	.word	0x2000001c
 8001548:	200000e4 	.word	0x200000e4
 800154c:	2000001e 	.word	0x2000001e
 8001550:	20000014 	.word	0x20000014
 8001554:	0800a4dc 	.word	0x0800a4dc
 8001558:	20000004 	.word	0x20000004
 800155c:	200000e0 	.word	0x200000e0
 8001560:	20000020 	.word	0x20000020
 8001564:	20000008 	.word	0x20000008

08001568 <StartActuatorTask>:

// this task has sole possession over the SPI comunication


void StartActuatorTask(void *argument)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartActuatorTask */
	uint32_t events; // handles the "calls"
  /* Infinite loop */
  for(;;)
  {
	  xTaskNotifyWait(0,TOGGLE_EVT_1 | TOGGLE_EVT_2 | SHOW_EVT, &events, osWaitForever);
 8001570:	f107 020c 	add.w	r2, r7, #12
 8001574:	f04f 33ff 	mov.w	r3, #4294967295
 8001578:	2143      	movs	r1, #67	@ 0x43
 800157a:	2000      	movs	r0, #0
 800157c:	f007 fc34 	bl	8008de8 <xTaskNotifyWait>
	  //responsible for the toggling of PL1
	  if (events & TOGGLE_EVT_1){
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	2b00      	cmp	r3, #0
 8001588:	d007      	beq.n	800159a <StartActuatorTask+0x32>
		  Shownstate[2] ^= indicatorbit;
 800158a:	4b0c      	ldr	r3, [pc, #48]	@ (80015bc <StartActuatorTask+0x54>)
 800158c:	789a      	ldrb	r2, [r3, #2]
 800158e:	4b0c      	ldr	r3, [pc, #48]	@ (80015c0 <StartActuatorTask+0x58>)
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	4053      	eors	r3, r2
 8001594:	b2da      	uxtb	r2, r3
 8001596:	4b09      	ldr	r3, [pc, #36]	@ (80015bc <StartActuatorTask+0x54>)
 8001598:	709a      	strb	r2, [r3, #2]
	  }
	  //responsible for the toggling of PL2
	  if (events & TOGGLE_EVT_2){
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	f003 0302 	and.w	r3, r3, #2
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d007      	beq.n	80015b4 <StartActuatorTask+0x4c>
		  Shownstate[1] ^= indicatorbit;
 80015a4:	4b05      	ldr	r3, [pc, #20]	@ (80015bc <StartActuatorTask+0x54>)
 80015a6:	785a      	ldrb	r2, [r3, #1]
 80015a8:	4b05      	ldr	r3, [pc, #20]	@ (80015c0 <StartActuatorTask+0x58>)
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	4053      	eors	r3, r2
 80015ae:	b2da      	uxtb	r2, r3
 80015b0:	4b02      	ldr	r3, [pc, #8]	@ (80015bc <StartActuatorTask+0x54>)
 80015b2:	705a      	strb	r2, [r3, #1]
	  // just falls trough so
	  if (events & SHOW_EVT){

	  }

      SPIshow_state(Shownstate);
 80015b4:	4801      	ldr	r0, [pc, #4]	@ (80015bc <StartActuatorTask+0x54>)
 80015b6:	f7ff f85d 	bl	8000674 <SPIshow_state>
	  xTaskNotifyWait(0,TOGGLE_EVT_1 | TOGGLE_EVT_2 | SHOW_EVT, &events, osWaitForever);
 80015ba:	e7d9      	b.n	8001570 <StartActuatorTask+0x8>
 80015bc:	20000000 	.word	0x20000000
 80015c0:	20000003 	.word	0x20000003

080015c4 <GreenDone>:
  /* USER CODE END StartActuatorTask */
}

/* GreenDone function */
void GreenDone(void *argument)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GreenDone */
	xTaskNotify(VertialTaskHandle,GREEN_EVT,eSetBits);
 80015cc:	4b08      	ldr	r3, [pc, #32]	@ (80015f0 <GreenDone+0x2c>)
 80015ce:	6818      	ldr	r0, [r3, #0]
 80015d0:	2300      	movs	r3, #0
 80015d2:	2201      	movs	r2, #1
 80015d4:	2110      	movs	r1, #16
 80015d6:	f007 fc67 	bl	8008ea8 <xTaskGenericNotify>
	xTaskNotify(HorizontalTaskHandle,GREEN_EVT,eSetBits);
 80015da:	4b06      	ldr	r3, [pc, #24]	@ (80015f4 <GreenDone+0x30>)
 80015dc:	6818      	ldr	r0, [r3, #0]
 80015de:	2300      	movs	r3, #0
 80015e0:	2201      	movs	r2, #1
 80015e2:	2110      	movs	r1, #16
 80015e4:	f007 fc60 	bl	8008ea8 <xTaskGenericNotify>
  /* USER CODE END GreenDone */
}
 80015e8:	bf00      	nop
 80015ea:	3708      	adds	r7, #8
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	200000c4 	.word	0x200000c4
 80015f4:	200000c8 	.word	0x200000c8

080015f8 <V_OrangeDone>:

/* V_OrangeDone function */
void V_OrangeDone(void *argument)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN V_OrangeDone */
	xTaskNotify(VertialTaskHandle,V_ORANGE_EVT,eSetBits);
 8001600:	4b05      	ldr	r3, [pc, #20]	@ (8001618 <V_OrangeDone+0x20>)
 8001602:	6818      	ldr	r0, [r3, #0]
 8001604:	2300      	movs	r3, #0
 8001606:	2201      	movs	r2, #1
 8001608:	2108      	movs	r1, #8
 800160a:	f007 fc4d 	bl	8008ea8 <xTaskGenericNotify>
  /* USER CODE END V_OrangeDone */
}
 800160e:	bf00      	nop
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	200000c4 	.word	0x200000c4

0800161c <RedMaxDone>:

/* RedMaxDone function */
void RedMaxDone(void *argument)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN RedMaxDone */
	xTaskNotify(VertialTaskHandle,REDMAX_EVT,eSetBits);
 8001624:	4b08      	ldr	r3, [pc, #32]	@ (8001648 <RedMaxDone+0x2c>)
 8001626:	6818      	ldr	r0, [r3, #0]
 8001628:	2300      	movs	r3, #0
 800162a:	2201      	movs	r2, #1
 800162c:	2104      	movs	r1, #4
 800162e:	f007 fc3b 	bl	8008ea8 <xTaskGenericNotify>
	xTaskNotify(HorizontalTaskHandle,REDMAX_EVT,eSetBits);
 8001632:	4b06      	ldr	r3, [pc, #24]	@ (800164c <RedMaxDone+0x30>)
 8001634:	6818      	ldr	r0, [r3, #0]
 8001636:	2300      	movs	r3, #0
 8001638:	2201      	movs	r2, #1
 800163a:	2104      	movs	r1, #4
 800163c:	f007 fc34 	bl	8008ea8 <xTaskGenericNotify>

  /* USER CODE END RedMaxDone */
}
 8001640:	bf00      	nop
 8001642:	3708      	adds	r7, #8
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	200000c4 	.word	0x200000c4
 800164c:	200000c8 	.word	0x200000c8

08001650 <WalkingDone>:

/* WalkingDone function */
void WalkingDone(void *argument)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN WalkingDone */
	xTaskNotify(VertialTaskHandle,WALK_EVT,eSetBits);
 8001658:	4b08      	ldr	r3, [pc, #32]	@ (800167c <WalkingDone+0x2c>)
 800165a:	6818      	ldr	r0, [r3, #0]
 800165c:	2300      	movs	r3, #0
 800165e:	2201      	movs	r2, #1
 8001660:	2140      	movs	r1, #64	@ 0x40
 8001662:	f007 fc21 	bl	8008ea8 <xTaskGenericNotify>
	xTaskNotify(HorizontalTaskHandle,WALK_EVT,eSetBits);
 8001666:	4b06      	ldr	r3, [pc, #24]	@ (8001680 <WalkingDone+0x30>)
 8001668:	6818      	ldr	r0, [r3, #0]
 800166a:	2300      	movs	r3, #0
 800166c:	2201      	movs	r2, #1
 800166e:	2140      	movs	r1, #64	@ 0x40
 8001670:	f007 fc1a 	bl	8008ea8 <xTaskGenericNotify>
  /* USER CODE END WalkingDone */
}
 8001674:	bf00      	nop
 8001676:	3708      	adds	r7, #8
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	200000c4 	.word	0x200000c4
 8001680:	200000c8 	.word	0x200000c8

08001684 <PedestrianDone>:

/* PedestrianDone function */
void PedestrianDone(void *argument)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN PedestrianDone */
	xTaskNotify(VertialTaskHandle,PED_EVT,eSetBits);
 800168c:	4b08      	ldr	r3, [pc, #32]	@ (80016b0 <PedestrianDone+0x2c>)
 800168e:	6818      	ldr	r0, [r3, #0]
 8001690:	2300      	movs	r3, #0
 8001692:	2201      	movs	r2, #1
 8001694:	2120      	movs	r1, #32
 8001696:	f007 fc07 	bl	8008ea8 <xTaskGenericNotify>
	xTaskNotify(HorizontalTaskHandle,PED_EVT,eSetBits);
 800169a:	4b06      	ldr	r3, [pc, #24]	@ (80016b4 <PedestrianDone+0x30>)
 800169c:	6818      	ldr	r0, [r3, #0]
 800169e:	2300      	movs	r3, #0
 80016a0:	2201      	movs	r2, #1
 80016a2:	2120      	movs	r1, #32
 80016a4:	f007 fc00 	bl	8008ea8 <xTaskGenericNotify>

  /* USER CODE END PedestrianDone */
}
 80016a8:	bf00      	nop
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	200000c4 	.word	0x200000c4
 80016b4:	200000c8 	.word	0x200000c8

080016b8 <ToggleTimerCallback>:

/* ToggleTimerCallback function */
void ToggleTimerCallback(void *argument)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ToggleTimerCallback */
	uint32_t bit_to_toggle = *(uint32_t *)argument;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	60fb      	str	r3, [r7, #12]
	xTaskNotify(ActuatorTaskHandle,bit_to_toggle,eSetBits);
 80016c6:	4b05      	ldr	r3, [pc, #20]	@ (80016dc <ToggleTimerCallback+0x24>)
 80016c8:	6818      	ldr	r0, [r3, #0]
 80016ca:	2300      	movs	r3, #0
 80016cc:	2201      	movs	r2, #1
 80016ce:	68f9      	ldr	r1, [r7, #12]
 80016d0:	f007 fbea 	bl	8008ea8 <xTaskGenericNotify>
  /* USER CODE END ToggleTimerCallback */
}
 80016d4:	bf00      	nop
 80016d6:	3710      	adds	r7, #16
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	200000cc 	.word	0x200000cc

080016e0 <H_OrangeDone>:

/* H_OrangeDone function */
void H_OrangeDone(void *argument)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN H_OrangeDone */
	xTaskNotify(HorizontalTaskHandle,H_ORANGE_EVT,eSetBits);
 80016e8:	4b05      	ldr	r3, [pc, #20]	@ (8001700 <H_OrangeDone+0x20>)
 80016ea:	6818      	ldr	r0, [r3, #0]
 80016ec:	2300      	movs	r3, #0
 80016ee:	2201      	movs	r2, #1
 80016f0:	2180      	movs	r1, #128	@ 0x80
 80016f2:	f007 fbd9 	bl	8008ea8 <xTaskGenericNotify>
  /* USER CODE END H_OrangeDone */
}
 80016f6:	bf00      	nop
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	200000c8 	.word	0x200000c8

08001704 <IsActive>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

uint8_t IsActive(osThreadId_t timer){
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
	if(osTimerIsRunning(timer) == pdTRUE){
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f004 fff0 	bl	80066f2 <osTimerIsRunning>
 8001712:	4603      	mov	r3, r0
 8001714:	2b01      	cmp	r3, #1
 8001716:	d101      	bne.n	800171c <IsActive+0x18>
		return 1;
 8001718:	2301      	movs	r3, #1
 800171a:	e000      	b.n	800171e <IsActive+0x1a>
	}
	return 0;
 800171c:	2300      	movs	r3, #0
}
 800171e:	4618      	mov	r0, r3
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
	...

08001728 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b08a      	sub	sp, #40	@ 0x28
 800172c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172e:	f107 0314 	add.w	r3, r7, #20
 8001732:	2200      	movs	r2, #0
 8001734:	601a      	str	r2, [r3, #0]
 8001736:	605a      	str	r2, [r3, #4]
 8001738:	609a      	str	r2, [r3, #8]
 800173a:	60da      	str	r2, [r3, #12]
 800173c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800173e:	4b68      	ldr	r3, [pc, #416]	@ (80018e0 <MX_GPIO_Init+0x1b8>)
 8001740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001742:	4a67      	ldr	r2, [pc, #412]	@ (80018e0 <MX_GPIO_Init+0x1b8>)
 8001744:	f043 0304 	orr.w	r3, r3, #4
 8001748:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800174a:	4b65      	ldr	r3, [pc, #404]	@ (80018e0 <MX_GPIO_Init+0x1b8>)
 800174c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800174e:	f003 0304 	and.w	r3, r3, #4
 8001752:	613b      	str	r3, [r7, #16]
 8001754:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001756:	4b62      	ldr	r3, [pc, #392]	@ (80018e0 <MX_GPIO_Init+0x1b8>)
 8001758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800175a:	4a61      	ldr	r2, [pc, #388]	@ (80018e0 <MX_GPIO_Init+0x1b8>)
 800175c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001760:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001762:	4b5f      	ldr	r3, [pc, #380]	@ (80018e0 <MX_GPIO_Init+0x1b8>)
 8001764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001766:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800176a:	60fb      	str	r3, [r7, #12]
 800176c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800176e:	4b5c      	ldr	r3, [pc, #368]	@ (80018e0 <MX_GPIO_Init+0x1b8>)
 8001770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001772:	4a5b      	ldr	r2, [pc, #364]	@ (80018e0 <MX_GPIO_Init+0x1b8>)
 8001774:	f043 0301 	orr.w	r3, r3, #1
 8001778:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800177a:	4b59      	ldr	r3, [pc, #356]	@ (80018e0 <MX_GPIO_Init+0x1b8>)
 800177c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177e:	f003 0301 	and.w	r3, r3, #1
 8001782:	60bb      	str	r3, [r7, #8]
 8001784:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001786:	4b56      	ldr	r3, [pc, #344]	@ (80018e0 <MX_GPIO_Init+0x1b8>)
 8001788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800178a:	4a55      	ldr	r2, [pc, #340]	@ (80018e0 <MX_GPIO_Init+0x1b8>)
 800178c:	f043 0302 	orr.w	r3, r3, #2
 8001790:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001792:	4b53      	ldr	r3, [pc, #332]	@ (80018e0 <MX_GPIO_Init+0x1b8>)
 8001794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001796:	f003 0302 	and.w	r3, r3, #2
 800179a:	607b      	str	r3, [r7, #4]
 800179c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|_595_Reset_Pin, GPIO_PIN_RESET);
 800179e:	2200      	movs	r2, #0
 80017a0:	f44f 7108 	mov.w	r1, #544	@ 0x220
 80017a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017a8:	f000 ff24 	bl	80025f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(_595_STCP_GPIO_Port, _595_STCP_Pin, GPIO_PIN_RESET);
 80017ac:	2200      	movs	r2, #0
 80017ae:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017b2:	484c      	ldr	r0, [pc, #304]	@ (80018e4 <MX_GPIO_Init+0x1bc>)
 80017b4:	f000 ff1e 	bl	80025f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(_595_Enable_GPIO_Port, _595_Enable_Pin, GPIO_PIN_RESET);
 80017b8:	2200      	movs	r2, #0
 80017ba:	2180      	movs	r1, #128	@ 0x80
 80017bc:	484a      	ldr	r0, [pc, #296]	@ (80018e8 <MX_GPIO_Init+0x1c0>)
 80017be:	f000 ff19 	bl	80025f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD2_Pin _595_Reset_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|_595_Reset_Pin;
 80017c2:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80017c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017c8:	2301      	movs	r3, #1
 80017ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017cc:	2300      	movs	r3, #0
 80017ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d0:	2300      	movs	r3, #0
 80017d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d4:	f107 0314 	add.w	r3, r7, #20
 80017d8:	4619      	mov	r1, r3
 80017da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017de:	f000 fd47 	bl	8002270 <HAL_GPIO_Init>

  /*Configure GPIO pin : TL1_Car_Pin */
  GPIO_InitStruct.Pin = TL1_Car_Pin;
 80017e2:	2310      	movs	r3, #16
 80017e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80017e6:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80017ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ec:	2300      	movs	r3, #0
 80017ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL1_Car_GPIO_Port, &GPIO_InitStruct);
 80017f0:	f107 0314 	add.w	r3, r7, #20
 80017f4:	4619      	mov	r1, r3
 80017f6:	483c      	ldr	r0, [pc, #240]	@ (80018e8 <MX_GPIO_Init+0x1c0>)
 80017f8:	f000 fd3a 	bl	8002270 <HAL_GPIO_Init>

  /*Configure GPIO pin : _595_STCP_Pin */
  GPIO_InitStruct.Pin = _595_STCP_Pin;
 80017fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001800:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001802:	2301      	movs	r3, #1
 8001804:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001806:	2300      	movs	r3, #0
 8001808:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800180a:	2300      	movs	r3, #0
 800180c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(_595_STCP_GPIO_Port, &GPIO_InitStruct);
 800180e:	f107 0314 	add.w	r3, r7, #20
 8001812:	4619      	mov	r1, r3
 8001814:	4833      	ldr	r0, [pc, #204]	@ (80018e4 <MX_GPIO_Init+0x1bc>)
 8001816:	f000 fd2b 	bl	8002270 <HAL_GPIO_Init>

  /*Configure GPIO pins : TL2_Car_Pin TL3_Car_Pin */
  GPIO_InitStruct.Pin = TL2_Car_Pin|TL3_Car_Pin;
 800181a:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800181e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001820:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001824:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800182a:	f107 0314 	add.w	r3, r7, #20
 800182e:	4619      	mov	r1, r3
 8001830:	482c      	ldr	r0, [pc, #176]	@ (80018e4 <MX_GPIO_Init+0x1bc>)
 8001832:	f000 fd1d 	bl	8002270 <HAL_GPIO_Init>

  /*Configure GPIO pin : _595_Enable_Pin */
  GPIO_InitStruct.Pin = _595_Enable_Pin;
 8001836:	2380      	movs	r3, #128	@ 0x80
 8001838:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800183a:	2301      	movs	r3, #1
 800183c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183e:	2300      	movs	r3, #0
 8001840:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001842:	2300      	movs	r3, #0
 8001844:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(_595_Enable_GPIO_Port, &GPIO_InitStruct);
 8001846:	f107 0314 	add.w	r3, r7, #20
 800184a:	4619      	mov	r1, r3
 800184c:	4826      	ldr	r0, [pc, #152]	@ (80018e8 <MX_GPIO_Init+0x1c0>)
 800184e:	f000 fd0f 	bl	8002270 <HAL_GPIO_Init>

  /*Configure GPIO pin : TL4_Car_Pin */
  GPIO_InitStruct.Pin = TL4_Car_Pin;
 8001852:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001856:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001858:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800185c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185e:	2300      	movs	r3, #0
 8001860:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL4_Car_GPIO_Port, &GPIO_InitStruct);
 8001862:	f107 0314 	add.w	r3, r7, #20
 8001866:	4619      	mov	r1, r3
 8001868:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800186c:	f000 fd00 	bl	8002270 <HAL_GPIO_Init>

  /*Configure GPIO pin : PL1_Switch_Pin */
  GPIO_InitStruct.Pin = PL1_Switch_Pin;
 8001870:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001874:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001876:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800187a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800187c:	2301      	movs	r3, #1
 800187e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PL1_Switch_GPIO_Port, &GPIO_InitStruct);
 8001880:	f107 0314 	add.w	r3, r7, #20
 8001884:	4619      	mov	r1, r3
 8001886:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800188a:	f000 fcf1 	bl	8002270 <HAL_GPIO_Init>

  /*Configure GPIO pin : PL2_Switch_Pin */
  GPIO_InitStruct.Pin = PL2_Switch_Pin;
 800188e:	2380      	movs	r3, #128	@ 0x80
 8001890:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001892:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001896:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001898:	2301      	movs	r3, #1
 800189a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PL2_Switch_GPIO_Port, &GPIO_InitStruct);
 800189c:	f107 0314 	add.w	r3, r7, #20
 80018a0:	4619      	mov	r1, r3
 80018a2:	4810      	ldr	r0, [pc, #64]	@ (80018e4 <MX_GPIO_Init+0x1bc>)
 80018a4:	f000 fce4 	bl	8002270 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 80018a8:	2200      	movs	r2, #0
 80018aa:	2105      	movs	r1, #5
 80018ac:	200a      	movs	r0, #10
 80018ae:	f000 fc33 	bl	8002118 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80018b2:	200a      	movs	r0, #10
 80018b4:	f000 fc4c 	bl	8002150 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80018b8:	2200      	movs	r2, #0
 80018ba:	2105      	movs	r1, #5
 80018bc:	2017      	movs	r0, #23
 80018be:	f000 fc2b 	bl	8002118 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80018c2:	2017      	movs	r0, #23
 80018c4:	f000 fc44 	bl	8002150 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80018c8:	2200      	movs	r2, #0
 80018ca:	2105      	movs	r1, #5
 80018cc:	2028      	movs	r0, #40	@ 0x28
 80018ce:	f000 fc23 	bl	8002118 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80018d2:	2028      	movs	r0, #40	@ 0x28
 80018d4:	f000 fc3c 	bl	8002150 <HAL_NVIC_EnableIRQ>

}
 80018d8:	bf00      	nop
 80018da:	3728      	adds	r7, #40	@ 0x28
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	40021000 	.word	0x40021000
 80018e4:	48000400 	.word	0x48000400
 80018e8:	48000800 	.word	0x48000800

080018ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018f0:	f000 fb1a 	bl	8001f28 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018f4:	f000 f814 	bl	8001920 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018f8:	f7ff ff16 	bl	8001728 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80018fc:	f000 fa56 	bl	8001dac <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8001900:	f000 f878 	bl	80019f4 <MX_SPI3_Init>


  /* USER CODE BEGIN 2 */


  SPIinit();					//as the name suggest it
 8001904:	f7fe fe9c 	bl	8000640 <SPIinit>
  Car_Starting_positions(); 	//as the name suggest it
 8001908:	f7fe fe86 	bl	8000618 <Car_Starting_positions>
  RuntimeConfig_init();         //gets ready to recive the uart message
 800190c:	f7fe fed0 	bl	80006b0 <RuntimeConfig_init>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001910:	f004 fce2 	bl	80062d8 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001914:	f7fe ff8a 	bl	800082c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001918:	f004 fd02 	bl	8006320 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800191c:	bf00      	nop
 800191e:	e7fd      	b.n	800191c <main+0x30>

08001920 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b096      	sub	sp, #88	@ 0x58
 8001924:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001926:	f107 0314 	add.w	r3, r7, #20
 800192a:	2244      	movs	r2, #68	@ 0x44
 800192c:	2100      	movs	r1, #0
 800192e:	4618      	mov	r0, r3
 8001930:	f008 fc7a 	bl	800a228 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001934:	463b      	mov	r3, r7
 8001936:	2200      	movs	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	605a      	str	r2, [r3, #4]
 800193c:	609a      	str	r2, [r3, #8]
 800193e:	60da      	str	r2, [r3, #12]
 8001940:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001942:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001946:	f000 fe93 	bl	8002670 <HAL_PWREx_ControlVoltageScaling>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001950:	f000 f84a 	bl	80019e8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001954:	2302      	movs	r3, #2
 8001956:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001958:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800195c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800195e:	2310      	movs	r3, #16
 8001960:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001962:	2302      	movs	r3, #2
 8001964:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001966:	2302      	movs	r3, #2
 8001968:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800196a:	2301      	movs	r3, #1
 800196c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800196e:	230a      	movs	r3, #10
 8001970:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001972:	2307      	movs	r3, #7
 8001974:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001976:	2302      	movs	r3, #2
 8001978:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800197a:	2302      	movs	r3, #2
 800197c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800197e:	f107 0314 	add.w	r3, r7, #20
 8001982:	4618      	mov	r0, r3
 8001984:	f000 feca 	bl	800271c <HAL_RCC_OscConfig>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800198e:	f000 f82b 	bl	80019e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001992:	230f      	movs	r3, #15
 8001994:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001996:	2303      	movs	r3, #3
 8001998:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800199a:	2300      	movs	r3, #0
 800199c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800199e:	2300      	movs	r3, #0
 80019a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019a2:	2300      	movs	r3, #0
 80019a4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80019a6:	463b      	mov	r3, r7
 80019a8:	2104      	movs	r1, #4
 80019aa:	4618      	mov	r0, r3
 80019ac:	f001 fa92 	bl	8002ed4 <HAL_RCC_ClockConfig>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80019b6:	f000 f817 	bl	80019e8 <Error_Handler>
  }
}
 80019ba:	bf00      	nop
 80019bc:	3758      	adds	r7, #88	@ 0x58
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
	...

080019c4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a04      	ldr	r2, [pc, #16]	@ (80019e4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d101      	bne.n	80019da <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80019d6:	f000 fac7 	bl	8001f68 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80019da:	bf00      	nop
 80019dc:	3708      	adds	r7, #8
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40012c00 	.word	0x40012c00

080019e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019ec:	b672      	cpsid	i
}
 80019ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019f0:	bf00      	nop
 80019f2:	e7fd      	b.n	80019f0 <Error_Handler+0x8>

080019f4 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80019f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001a68 <MX_SPI3_Init+0x74>)
 80019fa:	4a1c      	ldr	r2, [pc, #112]	@ (8001a6c <MX_SPI3_Init+0x78>)
 80019fc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80019fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001a68 <MX_SPI3_Init+0x74>)
 8001a00:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a04:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001a06:	4b18      	ldr	r3, [pc, #96]	@ (8001a68 <MX_SPI3_Init+0x74>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a0c:	4b16      	ldr	r3, [pc, #88]	@ (8001a68 <MX_SPI3_Init+0x74>)
 8001a0e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001a12:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a14:	4b14      	ldr	r3, [pc, #80]	@ (8001a68 <MX_SPI3_Init+0x74>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a1a:	4b13      	ldr	r3, [pc, #76]	@ (8001a68 <MX_SPI3_Init+0x74>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001a20:	4b11      	ldr	r3, [pc, #68]	@ (8001a68 <MX_SPI3_Init+0x74>)
 8001a22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a26:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001a28:	4b0f      	ldr	r3, [pc, #60]	@ (8001a68 <MX_SPI3_Init+0x74>)
 8001a2a:	2238      	movs	r2, #56	@ 0x38
 8001a2c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a68 <MX_SPI3_Init+0x74>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a34:	4b0c      	ldr	r3, [pc, #48]	@ (8001a68 <MX_SPI3_Init+0x74>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a68 <MX_SPI3_Init+0x74>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001a40:	4b09      	ldr	r3, [pc, #36]	@ (8001a68 <MX_SPI3_Init+0x74>)
 8001a42:	2207      	movs	r2, #7
 8001a44:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001a46:	4b08      	ldr	r3, [pc, #32]	@ (8001a68 <MX_SPI3_Init+0x74>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001a4c:	4b06      	ldr	r3, [pc, #24]	@ (8001a68 <MX_SPI3_Init+0x74>)
 8001a4e:	2208      	movs	r2, #8
 8001a50:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001a52:	4805      	ldr	r0, [pc, #20]	@ (8001a68 <MX_SPI3_Init+0x74>)
 8001a54:	f002 f950 	bl	8003cf8 <HAL_SPI_Init>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001a5e:	f7ff ffc3 	bl	80019e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	200000f8 	.word	0x200000f8
 8001a6c:	40003c00 	.word	0x40003c00

08001a70 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b08a      	sub	sp, #40	@ 0x28
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a78:	f107 0314 	add.w	r3, r7, #20
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]
 8001a80:	605a      	str	r2, [r3, #4]
 8001a82:	609a      	str	r2, [r3, #8]
 8001a84:	60da      	str	r2, [r3, #12]
 8001a86:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a25      	ldr	r2, [pc, #148]	@ (8001b24 <HAL_SPI_MspInit+0xb4>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d144      	bne.n	8001b1c <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001a92:	4b25      	ldr	r3, [pc, #148]	@ (8001b28 <HAL_SPI_MspInit+0xb8>)
 8001a94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a96:	4a24      	ldr	r2, [pc, #144]	@ (8001b28 <HAL_SPI_MspInit+0xb8>)
 8001a98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a9c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a9e:	4b22      	ldr	r3, [pc, #136]	@ (8001b28 <HAL_SPI_MspInit+0xb8>)
 8001aa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aa2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001aa6:	613b      	str	r3, [r7, #16]
 8001aa8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aaa:	4b1f      	ldr	r3, [pc, #124]	@ (8001b28 <HAL_SPI_MspInit+0xb8>)
 8001aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aae:	4a1e      	ldr	r2, [pc, #120]	@ (8001b28 <HAL_SPI_MspInit+0xb8>)
 8001ab0:	f043 0304 	orr.w	r3, r3, #4
 8001ab4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ab6:	4b1c      	ldr	r3, [pc, #112]	@ (8001b28 <HAL_SPI_MspInit+0xb8>)
 8001ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aba:	f003 0304 	and.w	r3, r3, #4
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ac2:	4b19      	ldr	r3, [pc, #100]	@ (8001b28 <HAL_SPI_MspInit+0xb8>)
 8001ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ac6:	4a18      	ldr	r2, [pc, #96]	@ (8001b28 <HAL_SPI_MspInit+0xb8>)
 8001ac8:	f043 0302 	orr.w	r3, r3, #2
 8001acc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ace:	4b16      	ldr	r3, [pc, #88]	@ (8001b28 <HAL_SPI_MspInit+0xb8>)
 8001ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ad2:	f003 0302 	and.w	r3, r3, #2
 8001ad6:	60bb      	str	r3, [r7, #8]
 8001ad8:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = _595_SHCP_Pin|Disp_CS_Pin;
 8001ada:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001ade:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001aec:	2306      	movs	r3, #6
 8001aee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001af0:	f107 0314 	add.w	r3, r7, #20
 8001af4:	4619      	mov	r1, r3
 8001af6:	480d      	ldr	r0, [pc, #52]	@ (8001b2c <HAL_SPI_MspInit+0xbc>)
 8001af8:	f000 fbba 	bl	8002270 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = _595_DS_Pin;
 8001afc:	2320      	movs	r3, #32
 8001afe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b00:	2302      	movs	r3, #2
 8001b02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b04:	2300      	movs	r3, #0
 8001b06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b08:	2303      	movs	r3, #3
 8001b0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001b0c:	2306      	movs	r3, #6
 8001b0e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(_595_DS_GPIO_Port, &GPIO_InitStruct);
 8001b10:	f107 0314 	add.w	r3, r7, #20
 8001b14:	4619      	mov	r1, r3
 8001b16:	4806      	ldr	r0, [pc, #24]	@ (8001b30 <HAL_SPI_MspInit+0xc0>)
 8001b18:	f000 fbaa 	bl	8002270 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001b1c:	bf00      	nop
 8001b1e:	3728      	adds	r7, #40	@ 0x28
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	40003c00 	.word	0x40003c00
 8001b28:	40021000 	.word	0x40021000
 8001b2c:	48000800 	.word	0x48000800
 8001b30:	48000400 	.word	0x48000400

08001b34 <ActiveCarOnLane>:

}


// helper funtion to check if there are any active cars on the chosen lane
uint8_t ActiveCarOnLane (uint8_t Lane){
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	71fb      	strb	r3, [r7, #7]
	if(Lane == Vertical){
 8001b3e:	2200      	movs	r2, #0
 8001b40:	79fb      	ldrb	r3, [r7, #7]
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d112      	bne.n	8001b6c <ActiveCarOnLane+0x38>
		if((TL4_Car_var || TL2_Car_var) == 1 ){ // if car 2 OR 4 is on lane
 8001b46:	4b18      	ldr	r3, [pc, #96]	@ (8001ba8 <ActiveCarOnLane+0x74>)
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d104      	bne.n	8001b5a <ActiveCarOnLane+0x26>
 8001b50:	4b16      	ldr	r3, [pc, #88]	@ (8001bac <ActiveCarOnLane+0x78>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <ActiveCarOnLane+0x2a>
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e000      	b.n	8001b60 <ActiveCarOnLane+0x2c>
 8001b5e:	2300      	movs	r3, #0
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d101      	bne.n	8001b68 <ActiveCarOnLane+0x34>
			return 1;
 8001b64:	2301      	movs	r3, #1
 8001b66:	e019      	b.n	8001b9c <ActiveCarOnLane+0x68>

		}
		else return 0;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	e017      	b.n	8001b9c <ActiveCarOnLane+0x68>
	}

	if(Lane == Horizontal){
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	79fb      	ldrb	r3, [r7, #7]
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d112      	bne.n	8001b9a <ActiveCarOnLane+0x66>
			if((TL1_Car_var || TL3_Car_var) == 1 ){ // if car 1 OR 3 is on lane
 8001b74:	4b0e      	ldr	r3, [pc, #56]	@ (8001bb0 <ActiveCarOnLane+0x7c>)
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d104      	bne.n	8001b88 <ActiveCarOnLane+0x54>
 8001b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001bb4 <ActiveCarOnLane+0x80>)
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d001      	beq.n	8001b8c <ActiveCarOnLane+0x58>
 8001b88:	2301      	movs	r3, #1
 8001b8a:	e000      	b.n	8001b8e <ActiveCarOnLane+0x5a>
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	2b01      	cmp	r3, #1
 8001b90:	d101      	bne.n	8001b96 <ActiveCarOnLane+0x62>
				return 1;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e002      	b.n	8001b9c <ActiveCarOnLane+0x68>

			}
			else return 0;
 8001b96:	2300      	movs	r3, #0
 8001b98:	e000      	b.n	8001b9c <ActiveCarOnLane+0x68>
		}
	return 3; // if this happens something is wrong
 8001b9a:	2303      	movs	r3, #3
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	370c      	adds	r7, #12
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr
 8001ba8:	200000a5 	.word	0x200000a5
 8001bac:	200000a3 	.word	0x200000a3
 8001bb0:	200000a2 	.word	0x200000a2
 8001bb4:	200000a4 	.word	0x200000a4

08001bb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bbe:	4b11      	ldr	r3, [pc, #68]	@ (8001c04 <HAL_MspInit+0x4c>)
 8001bc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bc2:	4a10      	ldr	r2, [pc, #64]	@ (8001c04 <HAL_MspInit+0x4c>)
 8001bc4:	f043 0301 	orr.w	r3, r3, #1
 8001bc8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001bca:	4b0e      	ldr	r3, [pc, #56]	@ (8001c04 <HAL_MspInit+0x4c>)
 8001bcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bce:	f003 0301 	and.w	r3, r3, #1
 8001bd2:	607b      	str	r3, [r7, #4]
 8001bd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001c04 <HAL_MspInit+0x4c>)
 8001bd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bda:	4a0a      	ldr	r2, [pc, #40]	@ (8001c04 <HAL_MspInit+0x4c>)
 8001bdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001be0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001be2:	4b08      	ldr	r3, [pc, #32]	@ (8001c04 <HAL_MspInit+0x4c>)
 8001be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001be6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bea:	603b      	str	r3, [r7, #0]
 8001bec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001bee:	2200      	movs	r2, #0
 8001bf0:	210f      	movs	r1, #15
 8001bf2:	f06f 0001 	mvn.w	r0, #1
 8001bf6:	f000 fa8f 	bl	8002118 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bfa:	bf00      	nop
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	40021000 	.word	0x40021000

08001c08 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b08c      	sub	sp, #48	@ 0x30
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001c10:	2300      	movs	r3, #0
 8001c12:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001c16:	4b2e      	ldr	r3, [pc, #184]	@ (8001cd0 <HAL_InitTick+0xc8>)
 8001c18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c1a:	4a2d      	ldr	r2, [pc, #180]	@ (8001cd0 <HAL_InitTick+0xc8>)
 8001c1c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001c20:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c22:	4b2b      	ldr	r3, [pc, #172]	@ (8001cd0 <HAL_InitTick+0xc8>)
 8001c24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c26:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c2a:	60bb      	str	r3, [r7, #8]
 8001c2c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c2e:	f107 020c 	add.w	r2, r7, #12
 8001c32:	f107 0310 	add.w	r3, r7, #16
 8001c36:	4611      	mov	r1, r2
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f001 fb0f 	bl	800325c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001c3e:	f001 faf7 	bl	8003230 <HAL_RCC_GetPCLK2Freq>
 8001c42:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c46:	4a23      	ldr	r2, [pc, #140]	@ (8001cd4 <HAL_InitTick+0xcc>)
 8001c48:	fba2 2303 	umull	r2, r3, r2, r3
 8001c4c:	0c9b      	lsrs	r3, r3, #18
 8001c4e:	3b01      	subs	r3, #1
 8001c50:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001c52:	4b21      	ldr	r3, [pc, #132]	@ (8001cd8 <HAL_InitTick+0xd0>)
 8001c54:	4a21      	ldr	r2, [pc, #132]	@ (8001cdc <HAL_InitTick+0xd4>)
 8001c56:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001c58:	4b1f      	ldr	r3, [pc, #124]	@ (8001cd8 <HAL_InitTick+0xd0>)
 8001c5a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c5e:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001c60:	4a1d      	ldr	r2, [pc, #116]	@ (8001cd8 <HAL_InitTick+0xd0>)
 8001c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c64:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001c66:	4b1c      	ldr	r3, [pc, #112]	@ (8001cd8 <HAL_InitTick+0xd0>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c6c:	4b1a      	ldr	r3, [pc, #104]	@ (8001cd8 <HAL_InitTick+0xd0>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c72:	4b19      	ldr	r3, [pc, #100]	@ (8001cd8 <HAL_InitTick+0xd0>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001c78:	4817      	ldr	r0, [pc, #92]	@ (8001cd8 <HAL_InitTick+0xd0>)
 8001c7a:	f002 fbbb 	bl	80043f4 <HAL_TIM_Base_Init>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001c84:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d11b      	bne.n	8001cc4 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001c8c:	4812      	ldr	r0, [pc, #72]	@ (8001cd8 <HAL_InitTick+0xd0>)
 8001c8e:	f002 fc13 	bl	80044b8 <HAL_TIM_Base_Start_IT>
 8001c92:	4603      	mov	r3, r0
 8001c94:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001c98:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d111      	bne.n	8001cc4 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001ca0:	2019      	movs	r0, #25
 8001ca2:	f000 fa55 	bl	8002150 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2b0f      	cmp	r3, #15
 8001caa:	d808      	bhi.n	8001cbe <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001cac:	2200      	movs	r2, #0
 8001cae:	6879      	ldr	r1, [r7, #4]
 8001cb0:	2019      	movs	r0, #25
 8001cb2:	f000 fa31 	bl	8002118 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cb6:	4a0a      	ldr	r2, [pc, #40]	@ (8001ce0 <HAL_InitTick+0xd8>)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6013      	str	r3, [r2, #0]
 8001cbc:	e002      	b.n	8001cc4 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001cc4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3730      	adds	r7, #48	@ 0x30
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	40021000 	.word	0x40021000
 8001cd4:	431bde83 	.word	0x431bde83
 8001cd8:	2000015c 	.word	0x2000015c
 8001cdc:	40012c00 	.word	0x40012c00
 8001ce0:	20000028 	.word	0x20000028

08001ce4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ce8:	bf00      	nop
 8001cea:	e7fd      	b.n	8001ce8 <NMI_Handler+0x4>

08001cec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cf0:	bf00      	nop
 8001cf2:	e7fd      	b.n	8001cf0 <HardFault_Handler+0x4>

08001cf4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cf8:	bf00      	nop
 8001cfa:	e7fd      	b.n	8001cf8 <MemManage_Handler+0x4>

08001cfc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d00:	bf00      	nop
 8001d02:	e7fd      	b.n	8001d00 <BusFault_Handler+0x4>

08001d04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d08:	bf00      	nop
 8001d0a:	e7fd      	b.n	8001d08 <UsageFault_Handler+0x4>

08001d0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d10:	bf00      	nop
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr

08001d1a <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001d1a:	b580      	push	{r7, lr}
 8001d1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TL1_Car_Pin);
 8001d1e:	2010      	movs	r0, #16
 8001d20:	f000 fc80 	bl	8002624 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001d24:	bf00      	nop
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PL2_Switch_Pin);
 8001d2c:	2080      	movs	r0, #128	@ 0x80
 8001d2e:	f000 fc79 	bl	8002624 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001d32:	bf00      	nop
 8001d34:	bd80      	pop	{r7, pc}
	...

08001d38 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d3c:	4802      	ldr	r0, [pc, #8]	@ (8001d48 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001d3e:	f002 fc2b 	bl	8004598 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	2000015c 	.word	0x2000015c

08001d4c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d50:	4802      	ldr	r0, [pc, #8]	@ (8001d5c <USART2_IRQHandler+0x10>)
 8001d52:	f002 ff07 	bl	8004b64 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d56:	bf00      	nop
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	200001a8 	.word	0x200001a8

08001d60 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TL4_Car_Pin);
 8001d64:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001d68:	f000 fc5c 	bl	8002624 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(TL2_Car_Pin);
 8001d6c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001d70:	f000 fc58 	bl	8002624 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(TL3_Car_Pin);
 8001d74:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001d78:	f000 fc54 	bl	8002624 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PL1_Switch_Pin);
 8001d7c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001d80:	f000 fc50 	bl	8002624 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001d84:	bf00      	nop
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001d8c:	4b06      	ldr	r3, [pc, #24]	@ (8001da8 <SystemInit+0x20>)
 8001d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d92:	4a05      	ldr	r2, [pc, #20]	@ (8001da8 <SystemInit+0x20>)
 8001d94:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d98:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001d9c:	bf00      	nop
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	e000ed00 	.word	0xe000ed00

08001dac <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001db0:	4b14      	ldr	r3, [pc, #80]	@ (8001e04 <MX_USART2_UART_Init+0x58>)
 8001db2:	4a15      	ldr	r2, [pc, #84]	@ (8001e08 <MX_USART2_UART_Init+0x5c>)
 8001db4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001db6:	4b13      	ldr	r3, [pc, #76]	@ (8001e04 <MX_USART2_UART_Init+0x58>)
 8001db8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001dbc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001dbe:	4b11      	ldr	r3, [pc, #68]	@ (8001e04 <MX_USART2_UART_Init+0x58>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001dc4:	4b0f      	ldr	r3, [pc, #60]	@ (8001e04 <MX_USART2_UART_Init+0x58>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001dca:	4b0e      	ldr	r3, [pc, #56]	@ (8001e04 <MX_USART2_UART_Init+0x58>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001e04 <MX_USART2_UART_Init+0x58>)
 8001dd2:	220c      	movs	r2, #12
 8001dd4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001e04 <MX_USART2_UART_Init+0x58>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ddc:	4b09      	ldr	r3, [pc, #36]	@ (8001e04 <MX_USART2_UART_Init+0x58>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001de2:	4b08      	ldr	r3, [pc, #32]	@ (8001e04 <MX_USART2_UART_Init+0x58>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001de8:	4b06      	ldr	r3, [pc, #24]	@ (8001e04 <MX_USART2_UART_Init+0x58>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001dee:	4805      	ldr	r0, [pc, #20]	@ (8001e04 <MX_USART2_UART_Init+0x58>)
 8001df0:	f002 fdc0 	bl	8004974 <HAL_UART_Init>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001dfa:	f7ff fdf5 	bl	80019e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001dfe:	bf00      	nop
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	200001a8 	.word	0x200001a8
 8001e08:	40004400 	.word	0x40004400

08001e0c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b0ac      	sub	sp, #176	@ 0xb0
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e14:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	605a      	str	r2, [r3, #4]
 8001e1e:	609a      	str	r2, [r3, #8]
 8001e20:	60da      	str	r2, [r3, #12]
 8001e22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e24:	f107 0314 	add.w	r3, r7, #20
 8001e28:	2288      	movs	r2, #136	@ 0x88
 8001e2a:	2100      	movs	r1, #0
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f008 f9fb 	bl	800a228 <memset>
  if(uartHandle->Instance==USART2)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a25      	ldr	r2, [pc, #148]	@ (8001ecc <HAL_UART_MspInit+0xc0>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d143      	bne.n	8001ec4 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001e40:	2300      	movs	r3, #0
 8001e42:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e44:	f107 0314 	add.w	r3, r7, #20
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f001 fa99 	bl	8003380 <HAL_RCCEx_PeriphCLKConfig>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001e54:	f7ff fdc8 	bl	80019e8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e58:	4b1d      	ldr	r3, [pc, #116]	@ (8001ed0 <HAL_UART_MspInit+0xc4>)
 8001e5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e5c:	4a1c      	ldr	r2, [pc, #112]	@ (8001ed0 <HAL_UART_MspInit+0xc4>)
 8001e5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e62:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e64:	4b1a      	ldr	r3, [pc, #104]	@ (8001ed0 <HAL_UART_MspInit+0xc4>)
 8001e66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e6c:	613b      	str	r3, [r7, #16]
 8001e6e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e70:	4b17      	ldr	r3, [pc, #92]	@ (8001ed0 <HAL_UART_MspInit+0xc4>)
 8001e72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e74:	4a16      	ldr	r2, [pc, #88]	@ (8001ed0 <HAL_UART_MspInit+0xc4>)
 8001e76:	f043 0301 	orr.w	r3, r3, #1
 8001e7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e7c:	4b14      	ldr	r3, [pc, #80]	@ (8001ed0 <HAL_UART_MspInit+0xc4>)
 8001e7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e80:	f003 0301 	and.w	r3, r3, #1
 8001e84:	60fb      	str	r3, [r7, #12]
 8001e86:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001e88:	230c      	movs	r3, #12
 8001e8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e8e:	2302      	movs	r3, #2
 8001e90:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e94:	2300      	movs	r3, #0
 8001e96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ea0:	2307      	movs	r3, #7
 8001ea2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ea6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001eaa:	4619      	mov	r1, r3
 8001eac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001eb0:	f000 f9de 	bl	8002270 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	2105      	movs	r1, #5
 8001eb8:	2026      	movs	r0, #38	@ 0x26
 8001eba:	f000 f92d 	bl	8002118 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ebe:	2026      	movs	r0, #38	@ 0x26
 8001ec0:	f000 f946 	bl	8002150 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001ec4:	bf00      	nop
 8001ec6:	37b0      	adds	r7, #176	@ 0xb0
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40004400 	.word	0x40004400
 8001ed0:	40021000 	.word	0x40021000

08001ed4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001ed4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f0c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ed8:	f7ff ff56 	bl	8001d88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001edc:	480c      	ldr	r0, [pc, #48]	@ (8001f10 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ede:	490d      	ldr	r1, [pc, #52]	@ (8001f14 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ee0:	4a0d      	ldr	r2, [pc, #52]	@ (8001f18 <LoopForever+0xe>)
  movs r3, #0
 8001ee2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ee4:	e002      	b.n	8001eec <LoopCopyDataInit>

08001ee6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ee6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ee8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001eea:	3304      	adds	r3, #4

08001eec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001eec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ef0:	d3f9      	bcc.n	8001ee6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ef2:	4a0a      	ldr	r2, [pc, #40]	@ (8001f1c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ef4:	4c0a      	ldr	r4, [pc, #40]	@ (8001f20 <LoopForever+0x16>)
  movs r3, #0
 8001ef6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ef8:	e001      	b.n	8001efe <LoopFillZerobss>

08001efa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001efa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001efc:	3204      	adds	r2, #4

08001efe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001efe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f00:	d3fb      	bcc.n	8001efa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f02:	f008 f9f7 	bl	800a2f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f06:	f7ff fcf1 	bl	80018ec <main>

08001f0a <LoopForever>:

LoopForever:
    b LoopForever
 8001f0a:	e7fe      	b.n	8001f0a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001f0c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001f10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f14:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8001f18:	0800a674 	.word	0x0800a674
  ldr r2, =_sbss
 8001f1c:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8001f20:	200028cc 	.word	0x200028cc

08001f24 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f24:	e7fe      	b.n	8001f24 <ADC1_2_IRQHandler>
	...

08001f28 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f32:	4b0c      	ldr	r3, [pc, #48]	@ (8001f64 <HAL_Init+0x3c>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a0b      	ldr	r2, [pc, #44]	@ (8001f64 <HAL_Init+0x3c>)
 8001f38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f3c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f3e:	2003      	movs	r0, #3
 8001f40:	f000 f8df 	bl	8002102 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f44:	200f      	movs	r0, #15
 8001f46:	f7ff fe5f 	bl	8001c08 <HAL_InitTick>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d002      	beq.n	8001f56 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	71fb      	strb	r3, [r7, #7]
 8001f54:	e001      	b.n	8001f5a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f56:	f7ff fe2f 	bl	8001bb8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f5a:	79fb      	ldrb	r3, [r7, #7]
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3708      	adds	r7, #8
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	40022000 	.word	0x40022000

08001f68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f6c:	4b06      	ldr	r3, [pc, #24]	@ (8001f88 <HAL_IncTick+0x20>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	461a      	mov	r2, r3
 8001f72:	4b06      	ldr	r3, [pc, #24]	@ (8001f8c <HAL_IncTick+0x24>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4413      	add	r3, r2
 8001f78:	4a04      	ldr	r2, [pc, #16]	@ (8001f8c <HAL_IncTick+0x24>)
 8001f7a:	6013      	str	r3, [r2, #0]
}
 8001f7c:	bf00      	nop
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	2000002c 	.word	0x2000002c
 8001f8c:	20000230 	.word	0x20000230

08001f90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  return uwTick;
 8001f94:	4b03      	ldr	r3, [pc, #12]	@ (8001fa4 <HAL_GetTick+0x14>)
 8001f96:	681b      	ldr	r3, [r3, #0]
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	20000230 	.word	0x20000230

08001fa8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b085      	sub	sp, #20
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	f003 0307 	and.w	r3, r3, #7
 8001fb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fb8:	4b0c      	ldr	r3, [pc, #48]	@ (8001fec <__NVIC_SetPriorityGrouping+0x44>)
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fbe:	68ba      	ldr	r2, [r7, #8]
 8001fc0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fd0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001fd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fda:	4a04      	ldr	r2, [pc, #16]	@ (8001fec <__NVIC_SetPriorityGrouping+0x44>)
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	60d3      	str	r3, [r2, #12]
}
 8001fe0:	bf00      	nop
 8001fe2:	3714      	adds	r7, #20
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr
 8001fec:	e000ed00 	.word	0xe000ed00

08001ff0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ff4:	4b04      	ldr	r3, [pc, #16]	@ (8002008 <__NVIC_GetPriorityGrouping+0x18>)
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	0a1b      	lsrs	r3, r3, #8
 8001ffa:	f003 0307 	and.w	r3, r3, #7
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr
 8002008:	e000ed00 	.word	0xe000ed00

0800200c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	4603      	mov	r3, r0
 8002014:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800201a:	2b00      	cmp	r3, #0
 800201c:	db0b      	blt.n	8002036 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800201e:	79fb      	ldrb	r3, [r7, #7]
 8002020:	f003 021f 	and.w	r2, r3, #31
 8002024:	4907      	ldr	r1, [pc, #28]	@ (8002044 <__NVIC_EnableIRQ+0x38>)
 8002026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800202a:	095b      	lsrs	r3, r3, #5
 800202c:	2001      	movs	r0, #1
 800202e:	fa00 f202 	lsl.w	r2, r0, r2
 8002032:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002036:	bf00      	nop
 8002038:	370c      	adds	r7, #12
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	e000e100 	.word	0xe000e100

08002048 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	4603      	mov	r3, r0
 8002050:	6039      	str	r1, [r7, #0]
 8002052:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002054:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002058:	2b00      	cmp	r3, #0
 800205a:	db0a      	blt.n	8002072 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	b2da      	uxtb	r2, r3
 8002060:	490c      	ldr	r1, [pc, #48]	@ (8002094 <__NVIC_SetPriority+0x4c>)
 8002062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002066:	0112      	lsls	r2, r2, #4
 8002068:	b2d2      	uxtb	r2, r2
 800206a:	440b      	add	r3, r1
 800206c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002070:	e00a      	b.n	8002088 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	b2da      	uxtb	r2, r3
 8002076:	4908      	ldr	r1, [pc, #32]	@ (8002098 <__NVIC_SetPriority+0x50>)
 8002078:	79fb      	ldrb	r3, [r7, #7]
 800207a:	f003 030f 	and.w	r3, r3, #15
 800207e:	3b04      	subs	r3, #4
 8002080:	0112      	lsls	r2, r2, #4
 8002082:	b2d2      	uxtb	r2, r2
 8002084:	440b      	add	r3, r1
 8002086:	761a      	strb	r2, [r3, #24]
}
 8002088:	bf00      	nop
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr
 8002094:	e000e100 	.word	0xe000e100
 8002098:	e000ed00 	.word	0xe000ed00

0800209c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800209c:	b480      	push	{r7}
 800209e:	b089      	sub	sp, #36	@ 0x24
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	60f8      	str	r0, [r7, #12]
 80020a4:	60b9      	str	r1, [r7, #8]
 80020a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	f003 0307 	and.w	r3, r3, #7
 80020ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020b0:	69fb      	ldr	r3, [r7, #28]
 80020b2:	f1c3 0307 	rsb	r3, r3, #7
 80020b6:	2b04      	cmp	r3, #4
 80020b8:	bf28      	it	cs
 80020ba:	2304      	movcs	r3, #4
 80020bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	3304      	adds	r3, #4
 80020c2:	2b06      	cmp	r3, #6
 80020c4:	d902      	bls.n	80020cc <NVIC_EncodePriority+0x30>
 80020c6:	69fb      	ldr	r3, [r7, #28]
 80020c8:	3b03      	subs	r3, #3
 80020ca:	e000      	b.n	80020ce <NVIC_EncodePriority+0x32>
 80020cc:	2300      	movs	r3, #0
 80020ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020d0:	f04f 32ff 	mov.w	r2, #4294967295
 80020d4:	69bb      	ldr	r3, [r7, #24]
 80020d6:	fa02 f303 	lsl.w	r3, r2, r3
 80020da:	43da      	mvns	r2, r3
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	401a      	ands	r2, r3
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020e4:	f04f 31ff 	mov.w	r1, #4294967295
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	fa01 f303 	lsl.w	r3, r1, r3
 80020ee:	43d9      	mvns	r1, r3
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020f4:	4313      	orrs	r3, r2
         );
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3724      	adds	r7, #36	@ 0x24
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr

08002102 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002102:	b580      	push	{r7, lr}
 8002104:	b082      	sub	sp, #8
 8002106:	af00      	add	r7, sp, #0
 8002108:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f7ff ff4c 	bl	8001fa8 <__NVIC_SetPriorityGrouping>
}
 8002110:	bf00      	nop
 8002112:	3708      	adds	r7, #8
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}

08002118 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b086      	sub	sp, #24
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	60b9      	str	r1, [r7, #8]
 8002122:	607a      	str	r2, [r7, #4]
 8002124:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002126:	2300      	movs	r3, #0
 8002128:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800212a:	f7ff ff61 	bl	8001ff0 <__NVIC_GetPriorityGrouping>
 800212e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002130:	687a      	ldr	r2, [r7, #4]
 8002132:	68b9      	ldr	r1, [r7, #8]
 8002134:	6978      	ldr	r0, [r7, #20]
 8002136:	f7ff ffb1 	bl	800209c <NVIC_EncodePriority>
 800213a:	4602      	mov	r2, r0
 800213c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002140:	4611      	mov	r1, r2
 8002142:	4618      	mov	r0, r3
 8002144:	f7ff ff80 	bl	8002048 <__NVIC_SetPriority>
}
 8002148:	bf00      	nop
 800214a:	3718      	adds	r7, #24
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}

08002150 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800215a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800215e:	4618      	mov	r0, r3
 8002160:	f7ff ff54 	bl	800200c <__NVIC_EnableIRQ>
}
 8002164:	bf00      	nop
 8002166:	3708      	adds	r7, #8
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}

0800216c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d101      	bne.n	800217e <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e031      	b.n	80021e2 <HAL_DMA_Abort+0x76>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002184:	b2db      	uxtb	r3, r3
 8002186:	2b02      	cmp	r3, #2
 8002188:	d008      	beq.n	800219c <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2204      	movs	r2, #4
 800218e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2200      	movs	r2, #0
 8002194:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	e022      	b.n	80021e2 <HAL_DMA_Abort+0x76>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f022 0201 	bic.w	r2, r2, #1
 80021aa:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f022 020e 	bic.w	r2, r2, #14
 80021ba:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021c0:	f003 021c 	and.w	r2, r3, #28
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c8:	2101      	movs	r1, #1
 80021ca:	fa01 f202 	lsl.w	r2, r1, r2
 80021ce:	605a      	str	r2, [r3, #4]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2201      	movs	r2, #1
 80021d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2200      	movs	r2, #0
 80021dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 80021e0:	2300      	movs	r3, #0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	370c      	adds	r7, #12
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr

080021ee <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b084      	sub	sp, #16
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021f6:	2300      	movs	r3, #0
 80021f8:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002200:	b2db      	uxtb	r3, r3
 8002202:	2b02      	cmp	r3, #2
 8002204:	d005      	beq.n	8002212 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2204      	movs	r2, #4
 800220a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800220c:	2301      	movs	r3, #1
 800220e:	73fb      	strb	r3, [r7, #15]
 8002210:	e029      	b.n	8002266 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f022 0201 	bic.w	r2, r2, #1
 8002220:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f022 020e 	bic.w	r2, r2, #14
 8002230:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002236:	f003 021c 	and.w	r2, r3, #28
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223e:	2101      	movs	r1, #1
 8002240:	fa01 f202 	lsl.w	r2, r1, r2
 8002244:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2201      	movs	r2, #1
 800224a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2200      	movs	r2, #0
 8002252:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800225a:	2b00      	cmp	r3, #0
 800225c:	d003      	beq.n	8002266 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	4798      	blx	r3
    }
  }
  return status;
 8002266:	7bfb      	ldrb	r3, [r7, #15]
}
 8002268:	4618      	mov	r0, r3
 800226a:	3710      	adds	r7, #16
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}

08002270 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002270:	b480      	push	{r7}
 8002272:	b087      	sub	sp, #28
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800227a:	2300      	movs	r3, #0
 800227c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800227e:	e17f      	b.n	8002580 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	2101      	movs	r1, #1
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	fa01 f303 	lsl.w	r3, r1, r3
 800228c:	4013      	ands	r3, r2
 800228e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2b00      	cmp	r3, #0
 8002294:	f000 8171 	beq.w	800257a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f003 0303 	and.w	r3, r3, #3
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d005      	beq.n	80022b0 <HAL_GPIO_Init+0x40>
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f003 0303 	and.w	r3, r3, #3
 80022ac:	2b02      	cmp	r3, #2
 80022ae:	d130      	bne.n	8002312 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	005b      	lsls	r3, r3, #1
 80022ba:	2203      	movs	r2, #3
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	43db      	mvns	r3, r3
 80022c2:	693a      	ldr	r2, [r7, #16]
 80022c4:	4013      	ands	r3, r2
 80022c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	68da      	ldr	r2, [r3, #12]
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	005b      	lsls	r3, r3, #1
 80022d0:	fa02 f303 	lsl.w	r3, r2, r3
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	693a      	ldr	r2, [r7, #16]
 80022de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80022e6:	2201      	movs	r2, #1
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	fa02 f303 	lsl.w	r3, r2, r3
 80022ee:	43db      	mvns	r3, r3
 80022f0:	693a      	ldr	r2, [r7, #16]
 80022f2:	4013      	ands	r3, r2
 80022f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	091b      	lsrs	r3, r3, #4
 80022fc:	f003 0201 	and.w	r2, r3, #1
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	fa02 f303 	lsl.w	r3, r2, r3
 8002306:	693a      	ldr	r2, [r7, #16]
 8002308:	4313      	orrs	r3, r2
 800230a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	693a      	ldr	r2, [r7, #16]
 8002310:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f003 0303 	and.w	r3, r3, #3
 800231a:	2b03      	cmp	r3, #3
 800231c:	d118      	bne.n	8002350 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002322:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002324:	2201      	movs	r2, #1
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	fa02 f303 	lsl.w	r3, r2, r3
 800232c:	43db      	mvns	r3, r3
 800232e:	693a      	ldr	r2, [r7, #16]
 8002330:	4013      	ands	r3, r2
 8002332:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	08db      	lsrs	r3, r3, #3
 800233a:	f003 0201 	and.w	r2, r3, #1
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	693a      	ldr	r2, [r7, #16]
 8002346:	4313      	orrs	r3, r2
 8002348:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	693a      	ldr	r2, [r7, #16]
 800234e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f003 0303 	and.w	r3, r3, #3
 8002358:	2b03      	cmp	r3, #3
 800235a:	d017      	beq.n	800238c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	005b      	lsls	r3, r3, #1
 8002366:	2203      	movs	r2, #3
 8002368:	fa02 f303 	lsl.w	r3, r2, r3
 800236c:	43db      	mvns	r3, r3
 800236e:	693a      	ldr	r2, [r7, #16]
 8002370:	4013      	ands	r3, r2
 8002372:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	689a      	ldr	r2, [r3, #8]
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	005b      	lsls	r3, r3, #1
 800237c:	fa02 f303 	lsl.w	r3, r2, r3
 8002380:	693a      	ldr	r2, [r7, #16]
 8002382:	4313      	orrs	r3, r2
 8002384:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	693a      	ldr	r2, [r7, #16]
 800238a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f003 0303 	and.w	r3, r3, #3
 8002394:	2b02      	cmp	r3, #2
 8002396:	d123      	bne.n	80023e0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	08da      	lsrs	r2, r3, #3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	3208      	adds	r2, #8
 80023a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	f003 0307 	and.w	r3, r3, #7
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	220f      	movs	r2, #15
 80023b0:	fa02 f303 	lsl.w	r3, r2, r3
 80023b4:	43db      	mvns	r3, r3
 80023b6:	693a      	ldr	r2, [r7, #16]
 80023b8:	4013      	ands	r3, r2
 80023ba:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	691a      	ldr	r2, [r3, #16]
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	f003 0307 	and.w	r3, r3, #7
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	693a      	ldr	r2, [r7, #16]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	08da      	lsrs	r2, r3, #3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	3208      	adds	r2, #8
 80023da:	6939      	ldr	r1, [r7, #16]
 80023dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	005b      	lsls	r3, r3, #1
 80023ea:	2203      	movs	r2, #3
 80023ec:	fa02 f303 	lsl.w	r3, r2, r3
 80023f0:	43db      	mvns	r3, r3
 80023f2:	693a      	ldr	r2, [r7, #16]
 80023f4:	4013      	ands	r3, r2
 80023f6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f003 0203 	and.w	r2, r3, #3
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	005b      	lsls	r3, r3, #1
 8002404:	fa02 f303 	lsl.w	r3, r2, r3
 8002408:	693a      	ldr	r2, [r7, #16]
 800240a:	4313      	orrs	r3, r2
 800240c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	693a      	ldr	r2, [r7, #16]
 8002412:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800241c:	2b00      	cmp	r3, #0
 800241e:	f000 80ac 	beq.w	800257a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002422:	4b5f      	ldr	r3, [pc, #380]	@ (80025a0 <HAL_GPIO_Init+0x330>)
 8002424:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002426:	4a5e      	ldr	r2, [pc, #376]	@ (80025a0 <HAL_GPIO_Init+0x330>)
 8002428:	f043 0301 	orr.w	r3, r3, #1
 800242c:	6613      	str	r3, [r2, #96]	@ 0x60
 800242e:	4b5c      	ldr	r3, [pc, #368]	@ (80025a0 <HAL_GPIO_Init+0x330>)
 8002430:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002432:	f003 0301 	and.w	r3, r3, #1
 8002436:	60bb      	str	r3, [r7, #8]
 8002438:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800243a:	4a5a      	ldr	r2, [pc, #360]	@ (80025a4 <HAL_GPIO_Init+0x334>)
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	089b      	lsrs	r3, r3, #2
 8002440:	3302      	adds	r3, #2
 8002442:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002446:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	f003 0303 	and.w	r3, r3, #3
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	220f      	movs	r2, #15
 8002452:	fa02 f303 	lsl.w	r3, r2, r3
 8002456:	43db      	mvns	r3, r3
 8002458:	693a      	ldr	r2, [r7, #16]
 800245a:	4013      	ands	r3, r2
 800245c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002464:	d025      	beq.n	80024b2 <HAL_GPIO_Init+0x242>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	4a4f      	ldr	r2, [pc, #316]	@ (80025a8 <HAL_GPIO_Init+0x338>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d01f      	beq.n	80024ae <HAL_GPIO_Init+0x23e>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	4a4e      	ldr	r2, [pc, #312]	@ (80025ac <HAL_GPIO_Init+0x33c>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d019      	beq.n	80024aa <HAL_GPIO_Init+0x23a>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	4a4d      	ldr	r2, [pc, #308]	@ (80025b0 <HAL_GPIO_Init+0x340>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d013      	beq.n	80024a6 <HAL_GPIO_Init+0x236>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4a4c      	ldr	r2, [pc, #304]	@ (80025b4 <HAL_GPIO_Init+0x344>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d00d      	beq.n	80024a2 <HAL_GPIO_Init+0x232>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4a4b      	ldr	r2, [pc, #300]	@ (80025b8 <HAL_GPIO_Init+0x348>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d007      	beq.n	800249e <HAL_GPIO_Init+0x22e>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a4a      	ldr	r2, [pc, #296]	@ (80025bc <HAL_GPIO_Init+0x34c>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d101      	bne.n	800249a <HAL_GPIO_Init+0x22a>
 8002496:	2306      	movs	r3, #6
 8002498:	e00c      	b.n	80024b4 <HAL_GPIO_Init+0x244>
 800249a:	2307      	movs	r3, #7
 800249c:	e00a      	b.n	80024b4 <HAL_GPIO_Init+0x244>
 800249e:	2305      	movs	r3, #5
 80024a0:	e008      	b.n	80024b4 <HAL_GPIO_Init+0x244>
 80024a2:	2304      	movs	r3, #4
 80024a4:	e006      	b.n	80024b4 <HAL_GPIO_Init+0x244>
 80024a6:	2303      	movs	r3, #3
 80024a8:	e004      	b.n	80024b4 <HAL_GPIO_Init+0x244>
 80024aa:	2302      	movs	r3, #2
 80024ac:	e002      	b.n	80024b4 <HAL_GPIO_Init+0x244>
 80024ae:	2301      	movs	r3, #1
 80024b0:	e000      	b.n	80024b4 <HAL_GPIO_Init+0x244>
 80024b2:	2300      	movs	r3, #0
 80024b4:	697a      	ldr	r2, [r7, #20]
 80024b6:	f002 0203 	and.w	r2, r2, #3
 80024ba:	0092      	lsls	r2, r2, #2
 80024bc:	4093      	lsls	r3, r2
 80024be:	693a      	ldr	r2, [r7, #16]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80024c4:	4937      	ldr	r1, [pc, #220]	@ (80025a4 <HAL_GPIO_Init+0x334>)
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	089b      	lsrs	r3, r3, #2
 80024ca:	3302      	adds	r3, #2
 80024cc:	693a      	ldr	r2, [r7, #16]
 80024ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80024d2:	4b3b      	ldr	r3, [pc, #236]	@ (80025c0 <HAL_GPIO_Init+0x350>)
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	43db      	mvns	r3, r3
 80024dc:	693a      	ldr	r2, [r7, #16]
 80024de:	4013      	ands	r3, r2
 80024e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d003      	beq.n	80024f6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80024ee:	693a      	ldr	r2, [r7, #16]
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80024f6:	4a32      	ldr	r2, [pc, #200]	@ (80025c0 <HAL_GPIO_Init+0x350>)
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80024fc:	4b30      	ldr	r3, [pc, #192]	@ (80025c0 <HAL_GPIO_Init+0x350>)
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	43db      	mvns	r3, r3
 8002506:	693a      	ldr	r2, [r7, #16]
 8002508:	4013      	ands	r3, r2
 800250a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002514:	2b00      	cmp	r3, #0
 8002516:	d003      	beq.n	8002520 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002518:	693a      	ldr	r2, [r7, #16]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	4313      	orrs	r3, r2
 800251e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002520:	4a27      	ldr	r2, [pc, #156]	@ (80025c0 <HAL_GPIO_Init+0x350>)
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002526:	4b26      	ldr	r3, [pc, #152]	@ (80025c0 <HAL_GPIO_Init+0x350>)
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	43db      	mvns	r3, r3
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	4013      	ands	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d003      	beq.n	800254a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002542:	693a      	ldr	r2, [r7, #16]
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	4313      	orrs	r3, r2
 8002548:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800254a:	4a1d      	ldr	r2, [pc, #116]	@ (80025c0 <HAL_GPIO_Init+0x350>)
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002550:	4b1b      	ldr	r3, [pc, #108]	@ (80025c0 <HAL_GPIO_Init+0x350>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	43db      	mvns	r3, r3
 800255a:	693a      	ldr	r2, [r7, #16]
 800255c:	4013      	ands	r3, r2
 800255e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002568:	2b00      	cmp	r3, #0
 800256a:	d003      	beq.n	8002574 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800256c:	693a      	ldr	r2, [r7, #16]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	4313      	orrs	r3, r2
 8002572:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002574:	4a12      	ldr	r2, [pc, #72]	@ (80025c0 <HAL_GPIO_Init+0x350>)
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	3301      	adds	r3, #1
 800257e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	fa22 f303 	lsr.w	r3, r2, r3
 800258a:	2b00      	cmp	r3, #0
 800258c:	f47f ae78 	bne.w	8002280 <HAL_GPIO_Init+0x10>
  }
}
 8002590:	bf00      	nop
 8002592:	bf00      	nop
 8002594:	371c      	adds	r7, #28
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	40021000 	.word	0x40021000
 80025a4:	40010000 	.word	0x40010000
 80025a8:	48000400 	.word	0x48000400
 80025ac:	48000800 	.word	0x48000800
 80025b0:	48000c00 	.word	0x48000c00
 80025b4:	48001000 	.word	0x48001000
 80025b8:	48001400 	.word	0x48001400
 80025bc:	48001800 	.word	0x48001800
 80025c0:	40010400 	.word	0x40010400

080025c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b085      	sub	sp, #20
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	460b      	mov	r3, r1
 80025ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	691a      	ldr	r2, [r3, #16]
 80025d4:	887b      	ldrh	r3, [r7, #2]
 80025d6:	4013      	ands	r3, r2
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d002      	beq.n	80025e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025dc:	2301      	movs	r3, #1
 80025de:	73fb      	strb	r3, [r7, #15]
 80025e0:	e001      	b.n	80025e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025e2:	2300      	movs	r3, #0
 80025e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3714      	adds	r7, #20
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr

080025f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	460b      	mov	r3, r1
 80025fe:	807b      	strh	r3, [r7, #2]
 8002600:	4613      	mov	r3, r2
 8002602:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002604:	787b      	ldrb	r3, [r7, #1]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d003      	beq.n	8002612 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800260a:	887a      	ldrh	r2, [r7, #2]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002610:	e002      	b.n	8002618 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002612:	887a      	ldrh	r2, [r7, #2]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002618:	bf00      	nop
 800261a:	370c      	adds	r7, #12
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	4603      	mov	r3, r0
 800262c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800262e:	4b08      	ldr	r3, [pc, #32]	@ (8002650 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002630:	695a      	ldr	r2, [r3, #20]
 8002632:	88fb      	ldrh	r3, [r7, #6]
 8002634:	4013      	ands	r3, r2
 8002636:	2b00      	cmp	r3, #0
 8002638:	d006      	beq.n	8002648 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800263a:	4a05      	ldr	r2, [pc, #20]	@ (8002650 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800263c:	88fb      	ldrh	r3, [r7, #6]
 800263e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002640:	88fb      	ldrh	r3, [r7, #6]
 8002642:	4618      	mov	r0, r3
 8002644:	f7fd ff5a 	bl	80004fc <HAL_GPIO_EXTI_Callback>
  }
}
 8002648:	bf00      	nop
 800264a:	3708      	adds	r7, #8
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	40010400 	.word	0x40010400

08002654 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002658:	4b04      	ldr	r3, [pc, #16]	@ (800266c <HAL_PWREx_GetVoltageRange+0x18>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002660:	4618      	mov	r0, r3
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	40007000 	.word	0x40007000

08002670 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002670:	b480      	push	{r7}
 8002672:	b085      	sub	sp, #20
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800267e:	d130      	bne.n	80026e2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002680:	4b23      	ldr	r3, [pc, #140]	@ (8002710 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002688:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800268c:	d038      	beq.n	8002700 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800268e:	4b20      	ldr	r3, [pc, #128]	@ (8002710 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002696:	4a1e      	ldr	r2, [pc, #120]	@ (8002710 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002698:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800269c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800269e:	4b1d      	ldr	r3, [pc, #116]	@ (8002714 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2232      	movs	r2, #50	@ 0x32
 80026a4:	fb02 f303 	mul.w	r3, r2, r3
 80026a8:	4a1b      	ldr	r2, [pc, #108]	@ (8002718 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80026aa:	fba2 2303 	umull	r2, r3, r2, r3
 80026ae:	0c9b      	lsrs	r3, r3, #18
 80026b0:	3301      	adds	r3, #1
 80026b2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026b4:	e002      	b.n	80026bc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	3b01      	subs	r3, #1
 80026ba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026bc:	4b14      	ldr	r3, [pc, #80]	@ (8002710 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026be:	695b      	ldr	r3, [r3, #20]
 80026c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026c8:	d102      	bne.n	80026d0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d1f2      	bne.n	80026b6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80026d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002710 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026d2:	695b      	ldr	r3, [r3, #20]
 80026d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026dc:	d110      	bne.n	8002700 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e00f      	b.n	8002702 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80026e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002710 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80026ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026ee:	d007      	beq.n	8002700 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80026f0:	4b07      	ldr	r3, [pc, #28]	@ (8002710 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80026f8:	4a05      	ldr	r2, [pc, #20]	@ (8002710 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026fe:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002700:	2300      	movs	r3, #0
}
 8002702:	4618      	mov	r0, r3
 8002704:	3714      	adds	r7, #20
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	40007000 	.word	0x40007000
 8002714:	20000024 	.word	0x20000024
 8002718:	431bde83 	.word	0x431bde83

0800271c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b088      	sub	sp, #32
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d101      	bne.n	800272e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	e3ca      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800272e:	4b97      	ldr	r3, [pc, #604]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	f003 030c 	and.w	r3, r3, #12
 8002736:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002738:	4b94      	ldr	r3, [pc, #592]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	f003 0303 	and.w	r3, r3, #3
 8002740:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0310 	and.w	r3, r3, #16
 800274a:	2b00      	cmp	r3, #0
 800274c:	f000 80e4 	beq.w	8002918 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002750:	69bb      	ldr	r3, [r7, #24]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d007      	beq.n	8002766 <HAL_RCC_OscConfig+0x4a>
 8002756:	69bb      	ldr	r3, [r7, #24]
 8002758:	2b0c      	cmp	r3, #12
 800275a:	f040 808b 	bne.w	8002874 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	2b01      	cmp	r3, #1
 8002762:	f040 8087 	bne.w	8002874 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002766:	4b89      	ldr	r3, [pc, #548]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	2b00      	cmp	r3, #0
 8002770:	d005      	beq.n	800277e <HAL_RCC_OscConfig+0x62>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	699b      	ldr	r3, [r3, #24]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d101      	bne.n	800277e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e3a2      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6a1a      	ldr	r2, [r3, #32]
 8002782:	4b82      	ldr	r3, [pc, #520]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 0308 	and.w	r3, r3, #8
 800278a:	2b00      	cmp	r3, #0
 800278c:	d004      	beq.n	8002798 <HAL_RCC_OscConfig+0x7c>
 800278e:	4b7f      	ldr	r3, [pc, #508]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002796:	e005      	b.n	80027a4 <HAL_RCC_OscConfig+0x88>
 8002798:	4b7c      	ldr	r3, [pc, #496]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 800279a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800279e:	091b      	lsrs	r3, r3, #4
 80027a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d223      	bcs.n	80027f0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6a1b      	ldr	r3, [r3, #32]
 80027ac:	4618      	mov	r0, r3
 80027ae:	f000 fd87 	bl	80032c0 <RCC_SetFlashLatencyFromMSIRange>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d001      	beq.n	80027bc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	e383      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027bc:	4b73      	ldr	r3, [pc, #460]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a72      	ldr	r2, [pc, #456]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 80027c2:	f043 0308 	orr.w	r3, r3, #8
 80027c6:	6013      	str	r3, [r2, #0]
 80027c8:	4b70      	ldr	r3, [pc, #448]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6a1b      	ldr	r3, [r3, #32]
 80027d4:	496d      	ldr	r1, [pc, #436]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 80027d6:	4313      	orrs	r3, r2
 80027d8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027da:	4b6c      	ldr	r3, [pc, #432]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	69db      	ldr	r3, [r3, #28]
 80027e6:	021b      	lsls	r3, r3, #8
 80027e8:	4968      	ldr	r1, [pc, #416]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 80027ea:	4313      	orrs	r3, r2
 80027ec:	604b      	str	r3, [r1, #4]
 80027ee:	e025      	b.n	800283c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027f0:	4b66      	ldr	r3, [pc, #408]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a65      	ldr	r2, [pc, #404]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 80027f6:	f043 0308 	orr.w	r3, r3, #8
 80027fa:	6013      	str	r3, [r2, #0]
 80027fc:	4b63      	ldr	r3, [pc, #396]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6a1b      	ldr	r3, [r3, #32]
 8002808:	4960      	ldr	r1, [pc, #384]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 800280a:	4313      	orrs	r3, r2
 800280c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800280e:	4b5f      	ldr	r3, [pc, #380]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	69db      	ldr	r3, [r3, #28]
 800281a:	021b      	lsls	r3, r3, #8
 800281c:	495b      	ldr	r1, [pc, #364]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 800281e:	4313      	orrs	r3, r2
 8002820:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002822:	69bb      	ldr	r3, [r7, #24]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d109      	bne.n	800283c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6a1b      	ldr	r3, [r3, #32]
 800282c:	4618      	mov	r0, r3
 800282e:	f000 fd47 	bl	80032c0 <RCC_SetFlashLatencyFromMSIRange>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d001      	beq.n	800283c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	e343      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800283c:	f000 fc4a 	bl	80030d4 <HAL_RCC_GetSysClockFreq>
 8002840:	4602      	mov	r2, r0
 8002842:	4b52      	ldr	r3, [pc, #328]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	091b      	lsrs	r3, r3, #4
 8002848:	f003 030f 	and.w	r3, r3, #15
 800284c:	4950      	ldr	r1, [pc, #320]	@ (8002990 <HAL_RCC_OscConfig+0x274>)
 800284e:	5ccb      	ldrb	r3, [r1, r3]
 8002850:	f003 031f 	and.w	r3, r3, #31
 8002854:	fa22 f303 	lsr.w	r3, r2, r3
 8002858:	4a4e      	ldr	r2, [pc, #312]	@ (8002994 <HAL_RCC_OscConfig+0x278>)
 800285a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800285c:	4b4e      	ldr	r3, [pc, #312]	@ (8002998 <HAL_RCC_OscConfig+0x27c>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff f9d1 	bl	8001c08 <HAL_InitTick>
 8002866:	4603      	mov	r3, r0
 8002868:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800286a:	7bfb      	ldrb	r3, [r7, #15]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d052      	beq.n	8002916 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002870:	7bfb      	ldrb	r3, [r7, #15]
 8002872:	e327      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	699b      	ldr	r3, [r3, #24]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d032      	beq.n	80028e2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800287c:	4b43      	ldr	r3, [pc, #268]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a42      	ldr	r2, [pc, #264]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 8002882:	f043 0301 	orr.w	r3, r3, #1
 8002886:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002888:	f7ff fb82 	bl	8001f90 <HAL_GetTick>
 800288c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800288e:	e008      	b.n	80028a2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002890:	f7ff fb7e 	bl	8001f90 <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	2b02      	cmp	r3, #2
 800289c:	d901      	bls.n	80028a2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e310      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80028a2:	4b3a      	ldr	r3, [pc, #232]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 0302 	and.w	r3, r3, #2
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d0f0      	beq.n	8002890 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028ae:	4b37      	ldr	r3, [pc, #220]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a36      	ldr	r2, [pc, #216]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 80028b4:	f043 0308 	orr.w	r3, r3, #8
 80028b8:	6013      	str	r3, [r2, #0]
 80028ba:	4b34      	ldr	r3, [pc, #208]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6a1b      	ldr	r3, [r3, #32]
 80028c6:	4931      	ldr	r1, [pc, #196]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 80028c8:	4313      	orrs	r3, r2
 80028ca:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028cc:	4b2f      	ldr	r3, [pc, #188]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	69db      	ldr	r3, [r3, #28]
 80028d8:	021b      	lsls	r3, r3, #8
 80028da:	492c      	ldr	r1, [pc, #176]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 80028dc:	4313      	orrs	r3, r2
 80028de:	604b      	str	r3, [r1, #4]
 80028e0:	e01a      	b.n	8002918 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80028e2:	4b2a      	ldr	r3, [pc, #168]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a29      	ldr	r2, [pc, #164]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 80028e8:	f023 0301 	bic.w	r3, r3, #1
 80028ec:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80028ee:	f7ff fb4f 	bl	8001f90 <HAL_GetTick>
 80028f2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80028f4:	e008      	b.n	8002908 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028f6:	f7ff fb4b 	bl	8001f90 <HAL_GetTick>
 80028fa:	4602      	mov	r2, r0
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	1ad3      	subs	r3, r2, r3
 8002900:	2b02      	cmp	r3, #2
 8002902:	d901      	bls.n	8002908 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002904:	2303      	movs	r3, #3
 8002906:	e2dd      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002908:	4b20      	ldr	r3, [pc, #128]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 0302 	and.w	r3, r3, #2
 8002910:	2b00      	cmp	r3, #0
 8002912:	d1f0      	bne.n	80028f6 <HAL_RCC_OscConfig+0x1da>
 8002914:	e000      	b.n	8002918 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002916:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 0301 	and.w	r3, r3, #1
 8002920:	2b00      	cmp	r3, #0
 8002922:	d074      	beq.n	8002a0e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	2b08      	cmp	r3, #8
 8002928:	d005      	beq.n	8002936 <HAL_RCC_OscConfig+0x21a>
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	2b0c      	cmp	r3, #12
 800292e:	d10e      	bne.n	800294e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	2b03      	cmp	r3, #3
 8002934:	d10b      	bne.n	800294e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002936:	4b15      	ldr	r3, [pc, #84]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d064      	beq.n	8002a0c <HAL_RCC_OscConfig+0x2f0>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d160      	bne.n	8002a0c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e2ba      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002956:	d106      	bne.n	8002966 <HAL_RCC_OscConfig+0x24a>
 8002958:	4b0c      	ldr	r3, [pc, #48]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a0b      	ldr	r2, [pc, #44]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 800295e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002962:	6013      	str	r3, [r2, #0]
 8002964:	e026      	b.n	80029b4 <HAL_RCC_OscConfig+0x298>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800296e:	d115      	bne.n	800299c <HAL_RCC_OscConfig+0x280>
 8002970:	4b06      	ldr	r3, [pc, #24]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a05      	ldr	r2, [pc, #20]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 8002976:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800297a:	6013      	str	r3, [r2, #0]
 800297c:	4b03      	ldr	r3, [pc, #12]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a02      	ldr	r2, [pc, #8]	@ (800298c <HAL_RCC_OscConfig+0x270>)
 8002982:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002986:	6013      	str	r3, [r2, #0]
 8002988:	e014      	b.n	80029b4 <HAL_RCC_OscConfig+0x298>
 800298a:	bf00      	nop
 800298c:	40021000 	.word	0x40021000
 8002990:	0800a61c 	.word	0x0800a61c
 8002994:	20000024 	.word	0x20000024
 8002998:	20000028 	.word	0x20000028
 800299c:	4ba0      	ldr	r3, [pc, #640]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a9f      	ldr	r2, [pc, #636]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 80029a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029a6:	6013      	str	r3, [r2, #0]
 80029a8:	4b9d      	ldr	r3, [pc, #628]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a9c      	ldr	r2, [pc, #624]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 80029ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d013      	beq.n	80029e4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029bc:	f7ff fae8 	bl	8001f90 <HAL_GetTick>
 80029c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029c2:	e008      	b.n	80029d6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029c4:	f7ff fae4 	bl	8001f90 <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	2b64      	cmp	r3, #100	@ 0x64
 80029d0:	d901      	bls.n	80029d6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e276      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029d6:	4b92      	ldr	r3, [pc, #584]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d0f0      	beq.n	80029c4 <HAL_RCC_OscConfig+0x2a8>
 80029e2:	e014      	b.n	8002a0e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e4:	f7ff fad4 	bl	8001f90 <HAL_GetTick>
 80029e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029ea:	e008      	b.n	80029fe <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029ec:	f7ff fad0 	bl	8001f90 <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	2b64      	cmp	r3, #100	@ 0x64
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e262      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029fe:	4b88      	ldr	r3, [pc, #544]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d1f0      	bne.n	80029ec <HAL_RCC_OscConfig+0x2d0>
 8002a0a:	e000      	b.n	8002a0e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0302 	and.w	r3, r3, #2
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d060      	beq.n	8002adc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002a1a:	69bb      	ldr	r3, [r7, #24]
 8002a1c:	2b04      	cmp	r3, #4
 8002a1e:	d005      	beq.n	8002a2c <HAL_RCC_OscConfig+0x310>
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	2b0c      	cmp	r3, #12
 8002a24:	d119      	bne.n	8002a5a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d116      	bne.n	8002a5a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a2c:	4b7c      	ldr	r3, [pc, #496]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d005      	beq.n	8002a44 <HAL_RCC_OscConfig+0x328>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d101      	bne.n	8002a44 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e23f      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a44:	4b76      	ldr	r3, [pc, #472]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	691b      	ldr	r3, [r3, #16]
 8002a50:	061b      	lsls	r3, r3, #24
 8002a52:	4973      	ldr	r1, [pc, #460]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002a54:	4313      	orrs	r3, r2
 8002a56:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a58:	e040      	b.n	8002adc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	68db      	ldr	r3, [r3, #12]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d023      	beq.n	8002aaa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a62:	4b6f      	ldr	r3, [pc, #444]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a6e      	ldr	r2, [pc, #440]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002a68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a6e:	f7ff fa8f 	bl	8001f90 <HAL_GetTick>
 8002a72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a74:	e008      	b.n	8002a88 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a76:	f7ff fa8b 	bl	8001f90 <HAL_GetTick>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	2b02      	cmp	r3, #2
 8002a82:	d901      	bls.n	8002a88 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	e21d      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a88:	4b65      	ldr	r3, [pc, #404]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d0f0      	beq.n	8002a76 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a94:	4b62      	ldr	r3, [pc, #392]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	691b      	ldr	r3, [r3, #16]
 8002aa0:	061b      	lsls	r3, r3, #24
 8002aa2:	495f      	ldr	r1, [pc, #380]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	604b      	str	r3, [r1, #4]
 8002aa8:	e018      	b.n	8002adc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002aaa:	4b5d      	ldr	r3, [pc, #372]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a5c      	ldr	r2, [pc, #368]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002ab0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ab4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab6:	f7ff fa6b 	bl	8001f90 <HAL_GetTick>
 8002aba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002abc:	e008      	b.n	8002ad0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002abe:	f7ff fa67 	bl	8001f90 <HAL_GetTick>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d901      	bls.n	8002ad0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002acc:	2303      	movs	r3, #3
 8002ace:	e1f9      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ad0:	4b53      	ldr	r3, [pc, #332]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d1f0      	bne.n	8002abe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0308 	and.w	r3, r3, #8
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d03c      	beq.n	8002b62 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	695b      	ldr	r3, [r3, #20]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d01c      	beq.n	8002b2a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002af0:	4b4b      	ldr	r3, [pc, #300]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002af2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002af6:	4a4a      	ldr	r2, [pc, #296]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002af8:	f043 0301 	orr.w	r3, r3, #1
 8002afc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b00:	f7ff fa46 	bl	8001f90 <HAL_GetTick>
 8002b04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b06:	e008      	b.n	8002b1a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b08:	f7ff fa42 	bl	8001f90 <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	2b02      	cmp	r3, #2
 8002b14:	d901      	bls.n	8002b1a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	e1d4      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b1a:	4b41      	ldr	r3, [pc, #260]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002b1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b20:	f003 0302 	and.w	r3, r3, #2
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d0ef      	beq.n	8002b08 <HAL_RCC_OscConfig+0x3ec>
 8002b28:	e01b      	b.n	8002b62 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b2a:	4b3d      	ldr	r3, [pc, #244]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002b2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b30:	4a3b      	ldr	r2, [pc, #236]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002b32:	f023 0301 	bic.w	r3, r3, #1
 8002b36:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b3a:	f7ff fa29 	bl	8001f90 <HAL_GetTick>
 8002b3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b40:	e008      	b.n	8002b54 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b42:	f7ff fa25 	bl	8001f90 <HAL_GetTick>
 8002b46:	4602      	mov	r2, r0
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	1ad3      	subs	r3, r2, r3
 8002b4c:	2b02      	cmp	r3, #2
 8002b4e:	d901      	bls.n	8002b54 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002b50:	2303      	movs	r3, #3
 8002b52:	e1b7      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b54:	4b32      	ldr	r3, [pc, #200]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002b56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b5a:	f003 0302 	and.w	r3, r3, #2
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d1ef      	bne.n	8002b42 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 0304 	and.w	r3, r3, #4
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	f000 80a6 	beq.w	8002cbc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b70:	2300      	movs	r3, #0
 8002b72:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002b74:	4b2a      	ldr	r3, [pc, #168]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002b76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d10d      	bne.n	8002b9c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b80:	4b27      	ldr	r3, [pc, #156]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002b82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b84:	4a26      	ldr	r2, [pc, #152]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002b86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b8c:	4b24      	ldr	r3, [pc, #144]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002b8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b94:	60bb      	str	r3, [r7, #8]
 8002b96:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b9c:	4b21      	ldr	r3, [pc, #132]	@ (8002c24 <HAL_RCC_OscConfig+0x508>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d118      	bne.n	8002bda <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ba8:	4b1e      	ldr	r3, [pc, #120]	@ (8002c24 <HAL_RCC_OscConfig+0x508>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a1d      	ldr	r2, [pc, #116]	@ (8002c24 <HAL_RCC_OscConfig+0x508>)
 8002bae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bb2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bb4:	f7ff f9ec 	bl	8001f90 <HAL_GetTick>
 8002bb8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bba:	e008      	b.n	8002bce <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bbc:	f7ff f9e8 	bl	8001f90 <HAL_GetTick>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	d901      	bls.n	8002bce <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002bca:	2303      	movs	r3, #3
 8002bcc:	e17a      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bce:	4b15      	ldr	r3, [pc, #84]	@ (8002c24 <HAL_RCC_OscConfig+0x508>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d0f0      	beq.n	8002bbc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d108      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x4d8>
 8002be2:	4b0f      	ldr	r3, [pc, #60]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002be4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002be8:	4a0d      	ldr	r2, [pc, #52]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002bea:	f043 0301 	orr.w	r3, r3, #1
 8002bee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002bf2:	e029      	b.n	8002c48 <HAL_RCC_OscConfig+0x52c>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	2b05      	cmp	r3, #5
 8002bfa:	d115      	bne.n	8002c28 <HAL_RCC_OscConfig+0x50c>
 8002bfc:	4b08      	ldr	r3, [pc, #32]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c02:	4a07      	ldr	r2, [pc, #28]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002c04:	f043 0304 	orr.w	r3, r3, #4
 8002c08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c0c:	4b04      	ldr	r3, [pc, #16]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c12:	4a03      	ldr	r2, [pc, #12]	@ (8002c20 <HAL_RCC_OscConfig+0x504>)
 8002c14:	f043 0301 	orr.w	r3, r3, #1
 8002c18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c1c:	e014      	b.n	8002c48 <HAL_RCC_OscConfig+0x52c>
 8002c1e:	bf00      	nop
 8002c20:	40021000 	.word	0x40021000
 8002c24:	40007000 	.word	0x40007000
 8002c28:	4b9c      	ldr	r3, [pc, #624]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002c2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c2e:	4a9b      	ldr	r2, [pc, #620]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002c30:	f023 0301 	bic.w	r3, r3, #1
 8002c34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c38:	4b98      	ldr	r3, [pc, #608]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c3e:	4a97      	ldr	r2, [pc, #604]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002c40:	f023 0304 	bic.w	r3, r3, #4
 8002c44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d016      	beq.n	8002c7e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c50:	f7ff f99e 	bl	8001f90 <HAL_GetTick>
 8002c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c56:	e00a      	b.n	8002c6e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c58:	f7ff f99a 	bl	8001f90 <HAL_GetTick>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d901      	bls.n	8002c6e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e12a      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c6e:	4b8b      	ldr	r3, [pc, #556]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c74:	f003 0302 	and.w	r3, r3, #2
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d0ed      	beq.n	8002c58 <HAL_RCC_OscConfig+0x53c>
 8002c7c:	e015      	b.n	8002caa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c7e:	f7ff f987 	bl	8001f90 <HAL_GetTick>
 8002c82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c84:	e00a      	b.n	8002c9c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c86:	f7ff f983 	bl	8001f90 <HAL_GetTick>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d901      	bls.n	8002c9c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	e113      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c9c:	4b7f      	ldr	r3, [pc, #508]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ca2:	f003 0302 	and.w	r3, r3, #2
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d1ed      	bne.n	8002c86 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002caa:	7ffb      	ldrb	r3, [r7, #31]
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d105      	bne.n	8002cbc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cb0:	4b7a      	ldr	r3, [pc, #488]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002cb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cb4:	4a79      	ldr	r2, [pc, #484]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002cb6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002cba:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	f000 80fe 	beq.w	8002ec2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cca:	2b02      	cmp	r3, #2
 8002ccc:	f040 80d0 	bne.w	8002e70 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002cd0:	4b72      	ldr	r3, [pc, #456]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	f003 0203 	and.w	r2, r3, #3
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d130      	bne.n	8002d46 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cee:	3b01      	subs	r3, #1
 8002cf0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d127      	bne.n	8002d46 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d00:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d11f      	bne.n	8002d46 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d0c:	687a      	ldr	r2, [r7, #4]
 8002d0e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002d10:	2a07      	cmp	r2, #7
 8002d12:	bf14      	ite	ne
 8002d14:	2201      	movne	r2, #1
 8002d16:	2200      	moveq	r2, #0
 8002d18:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d113      	bne.n	8002d46 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d28:	085b      	lsrs	r3, r3, #1
 8002d2a:	3b01      	subs	r3, #1
 8002d2c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d109      	bne.n	8002d46 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d3c:	085b      	lsrs	r3, r3, #1
 8002d3e:	3b01      	subs	r3, #1
 8002d40:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d42:	429a      	cmp	r2, r3
 8002d44:	d06e      	beq.n	8002e24 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d46:	69bb      	ldr	r3, [r7, #24]
 8002d48:	2b0c      	cmp	r3, #12
 8002d4a:	d069      	beq.n	8002e20 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002d4c:	4b53      	ldr	r3, [pc, #332]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d105      	bne.n	8002d64 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002d58:	4b50      	ldr	r3, [pc, #320]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d001      	beq.n	8002d68 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e0ad      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002d68:	4b4c      	ldr	r3, [pc, #304]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a4b      	ldr	r2, [pc, #300]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002d6e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d72:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002d74:	f7ff f90c 	bl	8001f90 <HAL_GetTick>
 8002d78:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d7a:	e008      	b.n	8002d8e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d7c:	f7ff f908 	bl	8001f90 <HAL_GetTick>
 8002d80:	4602      	mov	r2, r0
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	1ad3      	subs	r3, r2, r3
 8002d86:	2b02      	cmp	r3, #2
 8002d88:	d901      	bls.n	8002d8e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002d8a:	2303      	movs	r3, #3
 8002d8c:	e09a      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d8e:	4b43      	ldr	r3, [pc, #268]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d1f0      	bne.n	8002d7c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d9a:	4b40      	ldr	r3, [pc, #256]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002d9c:	68da      	ldr	r2, [r3, #12]
 8002d9e:	4b40      	ldr	r3, [pc, #256]	@ (8002ea0 <HAL_RCC_OscConfig+0x784>)
 8002da0:	4013      	ands	r3, r2
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002daa:	3a01      	subs	r2, #1
 8002dac:	0112      	lsls	r2, r2, #4
 8002dae:	4311      	orrs	r1, r2
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002db4:	0212      	lsls	r2, r2, #8
 8002db6:	4311      	orrs	r1, r2
 8002db8:	687a      	ldr	r2, [r7, #4]
 8002dba:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002dbc:	0852      	lsrs	r2, r2, #1
 8002dbe:	3a01      	subs	r2, #1
 8002dc0:	0552      	lsls	r2, r2, #21
 8002dc2:	4311      	orrs	r1, r2
 8002dc4:	687a      	ldr	r2, [r7, #4]
 8002dc6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002dc8:	0852      	lsrs	r2, r2, #1
 8002dca:	3a01      	subs	r2, #1
 8002dcc:	0652      	lsls	r2, r2, #25
 8002dce:	4311      	orrs	r1, r2
 8002dd0:	687a      	ldr	r2, [r7, #4]
 8002dd2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002dd4:	0912      	lsrs	r2, r2, #4
 8002dd6:	0452      	lsls	r2, r2, #17
 8002dd8:	430a      	orrs	r2, r1
 8002dda:	4930      	ldr	r1, [pc, #192]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002de0:	4b2e      	ldr	r3, [pc, #184]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a2d      	ldr	r2, [pc, #180]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002de6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002dea:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002dec:	4b2b      	ldr	r3, [pc, #172]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	4a2a      	ldr	r2, [pc, #168]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002df2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002df6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002df8:	f7ff f8ca 	bl	8001f90 <HAL_GetTick>
 8002dfc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dfe:	e008      	b.n	8002e12 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e00:	f7ff f8c6 	bl	8001f90 <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	d901      	bls.n	8002e12 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e058      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e12:	4b22      	ldr	r3, [pc, #136]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d0f0      	beq.n	8002e00 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e1e:	e050      	b.n	8002ec2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e04f      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e24:	4b1d      	ldr	r3, [pc, #116]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d148      	bne.n	8002ec2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002e30:	4b1a      	ldr	r3, [pc, #104]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a19      	ldr	r2, [pc, #100]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002e36:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e3a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e3c:	4b17      	ldr	r3, [pc, #92]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	4a16      	ldr	r2, [pc, #88]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002e42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e46:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e48:	f7ff f8a2 	bl	8001f90 <HAL_GetTick>
 8002e4c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e4e:	e008      	b.n	8002e62 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e50:	f7ff f89e 	bl	8001f90 <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d901      	bls.n	8002e62 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e030      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e62:	4b0e      	ldr	r3, [pc, #56]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d0f0      	beq.n	8002e50 <HAL_RCC_OscConfig+0x734>
 8002e6e:	e028      	b.n	8002ec2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	2b0c      	cmp	r3, #12
 8002e74:	d023      	beq.n	8002ebe <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e76:	4b09      	ldr	r3, [pc, #36]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4a08      	ldr	r2, [pc, #32]	@ (8002e9c <HAL_RCC_OscConfig+0x780>)
 8002e7c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e82:	f7ff f885 	bl	8001f90 <HAL_GetTick>
 8002e86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e88:	e00c      	b.n	8002ea4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e8a:	f7ff f881 	bl	8001f90 <HAL_GetTick>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	2b02      	cmp	r3, #2
 8002e96:	d905      	bls.n	8002ea4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002e98:	2303      	movs	r3, #3
 8002e9a:	e013      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
 8002e9c:	40021000 	.word	0x40021000
 8002ea0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ea4:	4b09      	ldr	r3, [pc, #36]	@ (8002ecc <HAL_RCC_OscConfig+0x7b0>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d1ec      	bne.n	8002e8a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002eb0:	4b06      	ldr	r3, [pc, #24]	@ (8002ecc <HAL_RCC_OscConfig+0x7b0>)
 8002eb2:	68da      	ldr	r2, [r3, #12]
 8002eb4:	4905      	ldr	r1, [pc, #20]	@ (8002ecc <HAL_RCC_OscConfig+0x7b0>)
 8002eb6:	4b06      	ldr	r3, [pc, #24]	@ (8002ed0 <HAL_RCC_OscConfig+0x7b4>)
 8002eb8:	4013      	ands	r3, r2
 8002eba:	60cb      	str	r3, [r1, #12]
 8002ebc:	e001      	b.n	8002ec2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e000      	b.n	8002ec4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002ec2:	2300      	movs	r3, #0
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3720      	adds	r7, #32
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	40021000 	.word	0x40021000
 8002ed0:	feeefffc 	.word	0xfeeefffc

08002ed4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b084      	sub	sp, #16
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d101      	bne.n	8002ee8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e0e7      	b.n	80030b8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ee8:	4b75      	ldr	r3, [pc, #468]	@ (80030c0 <HAL_RCC_ClockConfig+0x1ec>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 0307 	and.w	r3, r3, #7
 8002ef0:	683a      	ldr	r2, [r7, #0]
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d910      	bls.n	8002f18 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ef6:	4b72      	ldr	r3, [pc, #456]	@ (80030c0 <HAL_RCC_ClockConfig+0x1ec>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f023 0207 	bic.w	r2, r3, #7
 8002efe:	4970      	ldr	r1, [pc, #448]	@ (80030c0 <HAL_RCC_ClockConfig+0x1ec>)
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f06:	4b6e      	ldr	r3, [pc, #440]	@ (80030c0 <HAL_RCC_ClockConfig+0x1ec>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 0307 	and.w	r3, r3, #7
 8002f0e:	683a      	ldr	r2, [r7, #0]
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d001      	beq.n	8002f18 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	e0cf      	b.n	80030b8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0302 	and.w	r3, r3, #2
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d010      	beq.n	8002f46 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	689a      	ldr	r2, [r3, #8]
 8002f28:	4b66      	ldr	r3, [pc, #408]	@ (80030c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d908      	bls.n	8002f46 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f34:	4b63      	ldr	r3, [pc, #396]	@ (80030c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	4960      	ldr	r1, [pc, #384]	@ (80030c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002f42:	4313      	orrs	r3, r2
 8002f44:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0301 	and.w	r3, r3, #1
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d04c      	beq.n	8002fec <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	2b03      	cmp	r3, #3
 8002f58:	d107      	bne.n	8002f6a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f5a:	4b5a      	ldr	r3, [pc, #360]	@ (80030c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d121      	bne.n	8002faa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e0a6      	b.n	80030b8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	2b02      	cmp	r3, #2
 8002f70:	d107      	bne.n	8002f82 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f72:	4b54      	ldr	r3, [pc, #336]	@ (80030c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d115      	bne.n	8002faa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e09a      	b.n	80030b8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d107      	bne.n	8002f9a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f8a:	4b4e      	ldr	r3, [pc, #312]	@ (80030c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0302 	and.w	r3, r3, #2
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d109      	bne.n	8002faa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e08e      	b.n	80030b8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f9a:	4b4a      	ldr	r3, [pc, #296]	@ (80030c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d101      	bne.n	8002faa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e086      	b.n	80030b8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002faa:	4b46      	ldr	r3, [pc, #280]	@ (80030c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f023 0203 	bic.w	r2, r3, #3
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	4943      	ldr	r1, [pc, #268]	@ (80030c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fbc:	f7fe ffe8 	bl	8001f90 <HAL_GetTick>
 8002fc0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fc2:	e00a      	b.n	8002fda <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fc4:	f7fe ffe4 	bl	8001f90 <HAL_GetTick>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d901      	bls.n	8002fda <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	e06e      	b.n	80030b8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fda:	4b3a      	ldr	r3, [pc, #232]	@ (80030c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	f003 020c 	and.w	r2, r3, #12
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d1eb      	bne.n	8002fc4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0302 	and.w	r3, r3, #2
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d010      	beq.n	800301a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	689a      	ldr	r2, [r3, #8]
 8002ffc:	4b31      	ldr	r3, [pc, #196]	@ (80030c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003004:	429a      	cmp	r2, r3
 8003006:	d208      	bcs.n	800301a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003008:	4b2e      	ldr	r3, [pc, #184]	@ (80030c4 <HAL_RCC_ClockConfig+0x1f0>)
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	492b      	ldr	r1, [pc, #172]	@ (80030c4 <HAL_RCC_ClockConfig+0x1f0>)
 8003016:	4313      	orrs	r3, r2
 8003018:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800301a:	4b29      	ldr	r3, [pc, #164]	@ (80030c0 <HAL_RCC_ClockConfig+0x1ec>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 0307 	and.w	r3, r3, #7
 8003022:	683a      	ldr	r2, [r7, #0]
 8003024:	429a      	cmp	r2, r3
 8003026:	d210      	bcs.n	800304a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003028:	4b25      	ldr	r3, [pc, #148]	@ (80030c0 <HAL_RCC_ClockConfig+0x1ec>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f023 0207 	bic.w	r2, r3, #7
 8003030:	4923      	ldr	r1, [pc, #140]	@ (80030c0 <HAL_RCC_ClockConfig+0x1ec>)
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	4313      	orrs	r3, r2
 8003036:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003038:	4b21      	ldr	r3, [pc, #132]	@ (80030c0 <HAL_RCC_ClockConfig+0x1ec>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0307 	and.w	r3, r3, #7
 8003040:	683a      	ldr	r2, [r7, #0]
 8003042:	429a      	cmp	r2, r3
 8003044:	d001      	beq.n	800304a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e036      	b.n	80030b8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 0304 	and.w	r3, r3, #4
 8003052:	2b00      	cmp	r3, #0
 8003054:	d008      	beq.n	8003068 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003056:	4b1b      	ldr	r3, [pc, #108]	@ (80030c4 <HAL_RCC_ClockConfig+0x1f0>)
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	4918      	ldr	r1, [pc, #96]	@ (80030c4 <HAL_RCC_ClockConfig+0x1f0>)
 8003064:	4313      	orrs	r3, r2
 8003066:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 0308 	and.w	r3, r3, #8
 8003070:	2b00      	cmp	r3, #0
 8003072:	d009      	beq.n	8003088 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003074:	4b13      	ldr	r3, [pc, #76]	@ (80030c4 <HAL_RCC_ClockConfig+0x1f0>)
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	691b      	ldr	r3, [r3, #16]
 8003080:	00db      	lsls	r3, r3, #3
 8003082:	4910      	ldr	r1, [pc, #64]	@ (80030c4 <HAL_RCC_ClockConfig+0x1f0>)
 8003084:	4313      	orrs	r3, r2
 8003086:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003088:	f000 f824 	bl	80030d4 <HAL_RCC_GetSysClockFreq>
 800308c:	4602      	mov	r2, r0
 800308e:	4b0d      	ldr	r3, [pc, #52]	@ (80030c4 <HAL_RCC_ClockConfig+0x1f0>)
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	091b      	lsrs	r3, r3, #4
 8003094:	f003 030f 	and.w	r3, r3, #15
 8003098:	490b      	ldr	r1, [pc, #44]	@ (80030c8 <HAL_RCC_ClockConfig+0x1f4>)
 800309a:	5ccb      	ldrb	r3, [r1, r3]
 800309c:	f003 031f 	and.w	r3, r3, #31
 80030a0:	fa22 f303 	lsr.w	r3, r2, r3
 80030a4:	4a09      	ldr	r2, [pc, #36]	@ (80030cc <HAL_RCC_ClockConfig+0x1f8>)
 80030a6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80030a8:	4b09      	ldr	r3, [pc, #36]	@ (80030d0 <HAL_RCC_ClockConfig+0x1fc>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7fe fdab 	bl	8001c08 <HAL_InitTick>
 80030b2:	4603      	mov	r3, r0
 80030b4:	72fb      	strb	r3, [r7, #11]

  return status;
 80030b6:	7afb      	ldrb	r3, [r7, #11]
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3710      	adds	r7, #16
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	40022000 	.word	0x40022000
 80030c4:	40021000 	.word	0x40021000
 80030c8:	0800a61c 	.word	0x0800a61c
 80030cc:	20000024 	.word	0x20000024
 80030d0:	20000028 	.word	0x20000028

080030d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b089      	sub	sp, #36	@ 0x24
 80030d8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80030da:	2300      	movs	r3, #0
 80030dc:	61fb      	str	r3, [r7, #28]
 80030de:	2300      	movs	r3, #0
 80030e0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030e2:	4b3e      	ldr	r3, [pc, #248]	@ (80031dc <HAL_RCC_GetSysClockFreq+0x108>)
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	f003 030c 	and.w	r3, r3, #12
 80030ea:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030ec:	4b3b      	ldr	r3, [pc, #236]	@ (80031dc <HAL_RCC_GetSysClockFreq+0x108>)
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	f003 0303 	and.w	r3, r3, #3
 80030f4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d005      	beq.n	8003108 <HAL_RCC_GetSysClockFreq+0x34>
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	2b0c      	cmp	r3, #12
 8003100:	d121      	bne.n	8003146 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2b01      	cmp	r3, #1
 8003106:	d11e      	bne.n	8003146 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003108:	4b34      	ldr	r3, [pc, #208]	@ (80031dc <HAL_RCC_GetSysClockFreq+0x108>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f003 0308 	and.w	r3, r3, #8
 8003110:	2b00      	cmp	r3, #0
 8003112:	d107      	bne.n	8003124 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003114:	4b31      	ldr	r3, [pc, #196]	@ (80031dc <HAL_RCC_GetSysClockFreq+0x108>)
 8003116:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800311a:	0a1b      	lsrs	r3, r3, #8
 800311c:	f003 030f 	and.w	r3, r3, #15
 8003120:	61fb      	str	r3, [r7, #28]
 8003122:	e005      	b.n	8003130 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003124:	4b2d      	ldr	r3, [pc, #180]	@ (80031dc <HAL_RCC_GetSysClockFreq+0x108>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	091b      	lsrs	r3, r3, #4
 800312a:	f003 030f 	and.w	r3, r3, #15
 800312e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003130:	4a2b      	ldr	r2, [pc, #172]	@ (80031e0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003138:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d10d      	bne.n	800315c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003140:	69fb      	ldr	r3, [r7, #28]
 8003142:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003144:	e00a      	b.n	800315c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	2b04      	cmp	r3, #4
 800314a:	d102      	bne.n	8003152 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800314c:	4b25      	ldr	r3, [pc, #148]	@ (80031e4 <HAL_RCC_GetSysClockFreq+0x110>)
 800314e:	61bb      	str	r3, [r7, #24]
 8003150:	e004      	b.n	800315c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	2b08      	cmp	r3, #8
 8003156:	d101      	bne.n	800315c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003158:	4b23      	ldr	r3, [pc, #140]	@ (80031e8 <HAL_RCC_GetSysClockFreq+0x114>)
 800315a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	2b0c      	cmp	r3, #12
 8003160:	d134      	bne.n	80031cc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003162:	4b1e      	ldr	r3, [pc, #120]	@ (80031dc <HAL_RCC_GetSysClockFreq+0x108>)
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	f003 0303 	and.w	r3, r3, #3
 800316a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	2b02      	cmp	r3, #2
 8003170:	d003      	beq.n	800317a <HAL_RCC_GetSysClockFreq+0xa6>
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	2b03      	cmp	r3, #3
 8003176:	d003      	beq.n	8003180 <HAL_RCC_GetSysClockFreq+0xac>
 8003178:	e005      	b.n	8003186 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800317a:	4b1a      	ldr	r3, [pc, #104]	@ (80031e4 <HAL_RCC_GetSysClockFreq+0x110>)
 800317c:	617b      	str	r3, [r7, #20]
      break;
 800317e:	e005      	b.n	800318c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003180:	4b19      	ldr	r3, [pc, #100]	@ (80031e8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003182:	617b      	str	r3, [r7, #20]
      break;
 8003184:	e002      	b.n	800318c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	617b      	str	r3, [r7, #20]
      break;
 800318a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800318c:	4b13      	ldr	r3, [pc, #76]	@ (80031dc <HAL_RCC_GetSysClockFreq+0x108>)
 800318e:	68db      	ldr	r3, [r3, #12]
 8003190:	091b      	lsrs	r3, r3, #4
 8003192:	f003 0307 	and.w	r3, r3, #7
 8003196:	3301      	adds	r3, #1
 8003198:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800319a:	4b10      	ldr	r3, [pc, #64]	@ (80031dc <HAL_RCC_GetSysClockFreq+0x108>)
 800319c:	68db      	ldr	r3, [r3, #12]
 800319e:	0a1b      	lsrs	r3, r3, #8
 80031a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80031a4:	697a      	ldr	r2, [r7, #20]
 80031a6:	fb03 f202 	mul.w	r2, r3, r2
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80031b0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80031b2:	4b0a      	ldr	r3, [pc, #40]	@ (80031dc <HAL_RCC_GetSysClockFreq+0x108>)
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	0e5b      	lsrs	r3, r3, #25
 80031b8:	f003 0303 	and.w	r3, r3, #3
 80031bc:	3301      	adds	r3, #1
 80031be:	005b      	lsls	r3, r3, #1
 80031c0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80031c2:	697a      	ldr	r2, [r7, #20]
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80031ca:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80031cc:	69bb      	ldr	r3, [r7, #24]
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3724      	adds	r7, #36	@ 0x24
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr
 80031da:	bf00      	nop
 80031dc:	40021000 	.word	0x40021000
 80031e0:	0800a634 	.word	0x0800a634
 80031e4:	00f42400 	.word	0x00f42400
 80031e8:	007a1200 	.word	0x007a1200

080031ec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031ec:	b480      	push	{r7}
 80031ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031f0:	4b03      	ldr	r3, [pc, #12]	@ (8003200 <HAL_RCC_GetHCLKFreq+0x14>)
 80031f2:	681b      	ldr	r3, [r3, #0]
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop
 8003200:	20000024 	.word	0x20000024

08003204 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003208:	f7ff fff0 	bl	80031ec <HAL_RCC_GetHCLKFreq>
 800320c:	4602      	mov	r2, r0
 800320e:	4b06      	ldr	r3, [pc, #24]	@ (8003228 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	0a1b      	lsrs	r3, r3, #8
 8003214:	f003 0307 	and.w	r3, r3, #7
 8003218:	4904      	ldr	r1, [pc, #16]	@ (800322c <HAL_RCC_GetPCLK1Freq+0x28>)
 800321a:	5ccb      	ldrb	r3, [r1, r3]
 800321c:	f003 031f 	and.w	r3, r3, #31
 8003220:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003224:	4618      	mov	r0, r3
 8003226:	bd80      	pop	{r7, pc}
 8003228:	40021000 	.word	0x40021000
 800322c:	0800a62c 	.word	0x0800a62c

08003230 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003234:	f7ff ffda 	bl	80031ec <HAL_RCC_GetHCLKFreq>
 8003238:	4602      	mov	r2, r0
 800323a:	4b06      	ldr	r3, [pc, #24]	@ (8003254 <HAL_RCC_GetPCLK2Freq+0x24>)
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	0adb      	lsrs	r3, r3, #11
 8003240:	f003 0307 	and.w	r3, r3, #7
 8003244:	4904      	ldr	r1, [pc, #16]	@ (8003258 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003246:	5ccb      	ldrb	r3, [r1, r3]
 8003248:	f003 031f 	and.w	r3, r3, #31
 800324c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003250:	4618      	mov	r0, r3
 8003252:	bd80      	pop	{r7, pc}
 8003254:	40021000 	.word	0x40021000
 8003258:	0800a62c 	.word	0x0800a62c

0800325c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	220f      	movs	r2, #15
 800326a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800326c:	4b12      	ldr	r3, [pc, #72]	@ (80032b8 <HAL_RCC_GetClockConfig+0x5c>)
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	f003 0203 	and.w	r2, r3, #3
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003278:	4b0f      	ldr	r3, [pc, #60]	@ (80032b8 <HAL_RCC_GetClockConfig+0x5c>)
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003284:	4b0c      	ldr	r3, [pc, #48]	@ (80032b8 <HAL_RCC_GetClockConfig+0x5c>)
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003290:	4b09      	ldr	r3, [pc, #36]	@ (80032b8 <HAL_RCC_GetClockConfig+0x5c>)
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	08db      	lsrs	r3, r3, #3
 8003296:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800329e:	4b07      	ldr	r3, [pc, #28]	@ (80032bc <HAL_RCC_GetClockConfig+0x60>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0207 	and.w	r2, r3, #7
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	601a      	str	r2, [r3, #0]
}
 80032aa:	bf00      	nop
 80032ac:	370c      	adds	r7, #12
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop
 80032b8:	40021000 	.word	0x40021000
 80032bc:	40022000 	.word	0x40022000

080032c0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b086      	sub	sp, #24
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80032c8:	2300      	movs	r3, #0
 80032ca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80032cc:	4b2a      	ldr	r3, [pc, #168]	@ (8003378 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d003      	beq.n	80032e0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80032d8:	f7ff f9bc 	bl	8002654 <HAL_PWREx_GetVoltageRange>
 80032dc:	6178      	str	r0, [r7, #20]
 80032de:	e014      	b.n	800330a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80032e0:	4b25      	ldr	r3, [pc, #148]	@ (8003378 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032e4:	4a24      	ldr	r2, [pc, #144]	@ (8003378 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80032ec:	4b22      	ldr	r3, [pc, #136]	@ (8003378 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032f4:	60fb      	str	r3, [r7, #12]
 80032f6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80032f8:	f7ff f9ac 	bl	8002654 <HAL_PWREx_GetVoltageRange>
 80032fc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80032fe:	4b1e      	ldr	r3, [pc, #120]	@ (8003378 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003302:	4a1d      	ldr	r2, [pc, #116]	@ (8003378 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003304:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003308:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003310:	d10b      	bne.n	800332a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2b80      	cmp	r3, #128	@ 0x80
 8003316:	d919      	bls.n	800334c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2ba0      	cmp	r3, #160	@ 0xa0
 800331c:	d902      	bls.n	8003324 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800331e:	2302      	movs	r3, #2
 8003320:	613b      	str	r3, [r7, #16]
 8003322:	e013      	b.n	800334c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003324:	2301      	movs	r3, #1
 8003326:	613b      	str	r3, [r7, #16]
 8003328:	e010      	b.n	800334c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2b80      	cmp	r3, #128	@ 0x80
 800332e:	d902      	bls.n	8003336 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003330:	2303      	movs	r3, #3
 8003332:	613b      	str	r3, [r7, #16]
 8003334:	e00a      	b.n	800334c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2b80      	cmp	r3, #128	@ 0x80
 800333a:	d102      	bne.n	8003342 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800333c:	2302      	movs	r3, #2
 800333e:	613b      	str	r3, [r7, #16]
 8003340:	e004      	b.n	800334c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2b70      	cmp	r3, #112	@ 0x70
 8003346:	d101      	bne.n	800334c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003348:	2301      	movs	r3, #1
 800334a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800334c:	4b0b      	ldr	r3, [pc, #44]	@ (800337c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f023 0207 	bic.w	r2, r3, #7
 8003354:	4909      	ldr	r1, [pc, #36]	@ (800337c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	4313      	orrs	r3, r2
 800335a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800335c:	4b07      	ldr	r3, [pc, #28]	@ (800337c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 0307 	and.w	r3, r3, #7
 8003364:	693a      	ldr	r2, [r7, #16]
 8003366:	429a      	cmp	r2, r3
 8003368:	d001      	beq.n	800336e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e000      	b.n	8003370 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800336e:	2300      	movs	r3, #0
}
 8003370:	4618      	mov	r0, r3
 8003372:	3718      	adds	r7, #24
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}
 8003378:	40021000 	.word	0x40021000
 800337c:	40022000 	.word	0x40022000

08003380 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b086      	sub	sp, #24
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003388:	2300      	movs	r3, #0
 800338a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800338c:	2300      	movs	r3, #0
 800338e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003398:	2b00      	cmp	r3, #0
 800339a:	d041      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80033a0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80033a4:	d02a      	beq.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80033a6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80033aa:	d824      	bhi.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80033ac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80033b0:	d008      	beq.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80033b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80033b6:	d81e      	bhi.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d00a      	beq.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80033bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80033c0:	d010      	beq.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80033c2:	e018      	b.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80033c4:	4b86      	ldr	r3, [pc, #536]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	4a85      	ldr	r2, [pc, #532]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033ce:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80033d0:	e015      	b.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	3304      	adds	r3, #4
 80033d6:	2100      	movs	r1, #0
 80033d8:	4618      	mov	r0, r3
 80033da:	f000 fabb 	bl	8003954 <RCCEx_PLLSAI1_Config>
 80033de:	4603      	mov	r3, r0
 80033e0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80033e2:	e00c      	b.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	3320      	adds	r3, #32
 80033e8:	2100      	movs	r1, #0
 80033ea:	4618      	mov	r0, r3
 80033ec:	f000 fba6 	bl	8003b3c <RCCEx_PLLSAI2_Config>
 80033f0:	4603      	mov	r3, r0
 80033f2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80033f4:	e003      	b.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	74fb      	strb	r3, [r7, #19]
      break;
 80033fa:	e000      	b.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80033fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033fe:	7cfb      	ldrb	r3, [r7, #19]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d10b      	bne.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003404:	4b76      	ldr	r3, [pc, #472]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003406:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800340a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003412:	4973      	ldr	r1, [pc, #460]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003414:	4313      	orrs	r3, r2
 8003416:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800341a:	e001      	b.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800341c:	7cfb      	ldrb	r3, [r7, #19]
 800341e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d041      	beq.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003430:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003434:	d02a      	beq.n	800348c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003436:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800343a:	d824      	bhi.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800343c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003440:	d008      	beq.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003442:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003446:	d81e      	bhi.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003448:	2b00      	cmp	r3, #0
 800344a:	d00a      	beq.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800344c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003450:	d010      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003452:	e018      	b.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003454:	4b62      	ldr	r3, [pc, #392]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	4a61      	ldr	r2, [pc, #388]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800345a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800345e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003460:	e015      	b.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	3304      	adds	r3, #4
 8003466:	2100      	movs	r1, #0
 8003468:	4618      	mov	r0, r3
 800346a:	f000 fa73 	bl	8003954 <RCCEx_PLLSAI1_Config>
 800346e:	4603      	mov	r3, r0
 8003470:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003472:	e00c      	b.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	3320      	adds	r3, #32
 8003478:	2100      	movs	r1, #0
 800347a:	4618      	mov	r0, r3
 800347c:	f000 fb5e 	bl	8003b3c <RCCEx_PLLSAI2_Config>
 8003480:	4603      	mov	r3, r0
 8003482:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003484:	e003      	b.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	74fb      	strb	r3, [r7, #19]
      break;
 800348a:	e000      	b.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800348c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800348e:	7cfb      	ldrb	r3, [r7, #19]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d10b      	bne.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003494:	4b52      	ldr	r3, [pc, #328]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003496:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800349a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80034a2:	494f      	ldr	r1, [pc, #316]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034a4:	4313      	orrs	r3, r2
 80034a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80034aa:	e001      	b.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034ac:	7cfb      	ldrb	r3, [r7, #19]
 80034ae:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	f000 80a0 	beq.w	80035fe <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034be:	2300      	movs	r3, #0
 80034c0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80034c2:	4b47      	ldr	r3, [pc, #284]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d101      	bne.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80034ce:	2301      	movs	r3, #1
 80034d0:	e000      	b.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80034d2:	2300      	movs	r3, #0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d00d      	beq.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034d8:	4b41      	ldr	r3, [pc, #260]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034dc:	4a40      	ldr	r2, [pc, #256]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80034e4:	4b3e      	ldr	r3, [pc, #248]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034ec:	60bb      	str	r3, [r7, #8]
 80034ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034f0:	2301      	movs	r3, #1
 80034f2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034f4:	4b3b      	ldr	r3, [pc, #236]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a3a      	ldr	r2, [pc, #232]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80034fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034fe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003500:	f7fe fd46 	bl	8001f90 <HAL_GetTick>
 8003504:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003506:	e009      	b.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003508:	f7fe fd42 	bl	8001f90 <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	2b02      	cmp	r3, #2
 8003514:	d902      	bls.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	74fb      	strb	r3, [r7, #19]
        break;
 800351a:	e005      	b.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800351c:	4b31      	ldr	r3, [pc, #196]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003524:	2b00      	cmp	r3, #0
 8003526:	d0ef      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003528:	7cfb      	ldrb	r3, [r7, #19]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d15c      	bne.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800352e:	4b2c      	ldr	r3, [pc, #176]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003530:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003534:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003538:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d01f      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003546:	697a      	ldr	r2, [r7, #20]
 8003548:	429a      	cmp	r2, r3
 800354a:	d019      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800354c:	4b24      	ldr	r3, [pc, #144]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800354e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003552:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003556:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003558:	4b21      	ldr	r3, [pc, #132]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800355a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800355e:	4a20      	ldr	r2, [pc, #128]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003560:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003564:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003568:	4b1d      	ldr	r3, [pc, #116]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800356a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800356e:	4a1c      	ldr	r2, [pc, #112]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003570:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003574:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003578:	4a19      	ldr	r2, [pc, #100]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	f003 0301 	and.w	r3, r3, #1
 8003586:	2b00      	cmp	r3, #0
 8003588:	d016      	beq.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800358a:	f7fe fd01 	bl	8001f90 <HAL_GetTick>
 800358e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003590:	e00b      	b.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003592:	f7fe fcfd 	bl	8001f90 <HAL_GetTick>
 8003596:	4602      	mov	r2, r0
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d902      	bls.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80035a4:	2303      	movs	r3, #3
 80035a6:	74fb      	strb	r3, [r7, #19]
            break;
 80035a8:	e006      	b.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035aa:	4b0d      	ldr	r3, [pc, #52]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035b0:	f003 0302 	and.w	r3, r3, #2
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d0ec      	beq.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80035b8:	7cfb      	ldrb	r3, [r7, #19]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d10c      	bne.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035be:	4b08      	ldr	r3, [pc, #32]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80035ce:	4904      	ldr	r1, [pc, #16]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035d0:	4313      	orrs	r3, r2
 80035d2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80035d6:	e009      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80035d8:	7cfb      	ldrb	r3, [r7, #19]
 80035da:	74bb      	strb	r3, [r7, #18]
 80035dc:	e006      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80035de:	bf00      	nop
 80035e0:	40021000 	.word	0x40021000
 80035e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035e8:	7cfb      	ldrb	r3, [r7, #19]
 80035ea:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035ec:	7c7b      	ldrb	r3, [r7, #17]
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d105      	bne.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035f2:	4b9e      	ldr	r3, [pc, #632]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035f6:	4a9d      	ldr	r2, [pc, #628]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035fc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 0301 	and.w	r3, r3, #1
 8003606:	2b00      	cmp	r3, #0
 8003608:	d00a      	beq.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800360a:	4b98      	ldr	r3, [pc, #608]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800360c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003610:	f023 0203 	bic.w	r2, r3, #3
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003618:	4994      	ldr	r1, [pc, #592]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800361a:	4313      	orrs	r3, r2
 800361c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0302 	and.w	r3, r3, #2
 8003628:	2b00      	cmp	r3, #0
 800362a:	d00a      	beq.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800362c:	4b8f      	ldr	r3, [pc, #572]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800362e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003632:	f023 020c 	bic.w	r2, r3, #12
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800363a:	498c      	ldr	r1, [pc, #560]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800363c:	4313      	orrs	r3, r2
 800363e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0304 	and.w	r3, r3, #4
 800364a:	2b00      	cmp	r3, #0
 800364c:	d00a      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800364e:	4b87      	ldr	r3, [pc, #540]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003650:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003654:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800365c:	4983      	ldr	r1, [pc, #524]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800365e:	4313      	orrs	r3, r2
 8003660:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0308 	and.w	r3, r3, #8
 800366c:	2b00      	cmp	r3, #0
 800366e:	d00a      	beq.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003670:	4b7e      	ldr	r3, [pc, #504]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003672:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003676:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800367e:	497b      	ldr	r1, [pc, #492]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003680:	4313      	orrs	r3, r2
 8003682:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 0310 	and.w	r3, r3, #16
 800368e:	2b00      	cmp	r3, #0
 8003690:	d00a      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003692:	4b76      	ldr	r3, [pc, #472]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003694:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003698:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036a0:	4972      	ldr	r1, [pc, #456]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0320 	and.w	r3, r3, #32
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d00a      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80036b4:	4b6d      	ldr	r3, [pc, #436]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036ba:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036c2:	496a      	ldr	r1, [pc, #424]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036c4:	4313      	orrs	r3, r2
 80036c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00a      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80036d6:	4b65      	ldr	r3, [pc, #404]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036dc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036e4:	4961      	ldr	r1, [pc, #388]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036e6:	4313      	orrs	r3, r2
 80036e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d00a      	beq.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80036f8:	4b5c      	ldr	r3, [pc, #368]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003706:	4959      	ldr	r1, [pc, #356]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003708:	4313      	orrs	r3, r2
 800370a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00a      	beq.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800371a:	4b54      	ldr	r3, [pc, #336]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800371c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003720:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003728:	4950      	ldr	r1, [pc, #320]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800372a:	4313      	orrs	r3, r2
 800372c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00a      	beq.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800373c:	4b4b      	ldr	r3, [pc, #300]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800373e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003742:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800374a:	4948      	ldr	r1, [pc, #288]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800374c:	4313      	orrs	r3, r2
 800374e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800375a:	2b00      	cmp	r3, #0
 800375c:	d00a      	beq.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800375e:	4b43      	ldr	r3, [pc, #268]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003760:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003764:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800376c:	493f      	ldr	r1, [pc, #252]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800376e:	4313      	orrs	r3, r2
 8003770:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800377c:	2b00      	cmp	r3, #0
 800377e:	d028      	beq.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003780:	4b3a      	ldr	r3, [pc, #232]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003782:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003786:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800378e:	4937      	ldr	r1, [pc, #220]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003790:	4313      	orrs	r3, r2
 8003792:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800379a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800379e:	d106      	bne.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037a0:	4b32      	ldr	r3, [pc, #200]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	4a31      	ldr	r2, [pc, #196]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80037aa:	60d3      	str	r3, [r2, #12]
 80037ac:	e011      	b.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037b2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80037b6:	d10c      	bne.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	3304      	adds	r3, #4
 80037bc:	2101      	movs	r1, #1
 80037be:	4618      	mov	r0, r3
 80037c0:	f000 f8c8 	bl	8003954 <RCCEx_PLLSAI1_Config>
 80037c4:	4603      	mov	r3, r0
 80037c6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80037c8:	7cfb      	ldrb	r3, [r7, #19]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d001      	beq.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80037ce:	7cfb      	ldrb	r3, [r7, #19]
 80037d0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d028      	beq.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80037de:	4b23      	ldr	r3, [pc, #140]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037e4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ec:	491f      	ldr	r1, [pc, #124]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ee:	4313      	orrs	r3, r2
 80037f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80037fc:	d106      	bne.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037fe:	4b1b      	ldr	r3, [pc, #108]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003800:	68db      	ldr	r3, [r3, #12]
 8003802:	4a1a      	ldr	r2, [pc, #104]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003804:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003808:	60d3      	str	r3, [r2, #12]
 800380a:	e011      	b.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003810:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003814:	d10c      	bne.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	3304      	adds	r3, #4
 800381a:	2101      	movs	r1, #1
 800381c:	4618      	mov	r0, r3
 800381e:	f000 f899 	bl	8003954 <RCCEx_PLLSAI1_Config>
 8003822:	4603      	mov	r3, r0
 8003824:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003826:	7cfb      	ldrb	r3, [r7, #19]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d001      	beq.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800382c:	7cfb      	ldrb	r3, [r7, #19]
 800382e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003838:	2b00      	cmp	r3, #0
 800383a:	d02b      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800383c:	4b0b      	ldr	r3, [pc, #44]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800383e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003842:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800384a:	4908      	ldr	r1, [pc, #32]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800384c:	4313      	orrs	r3, r2
 800384e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003856:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800385a:	d109      	bne.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800385c:	4b03      	ldr	r3, [pc, #12]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	4a02      	ldr	r2, [pc, #8]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003862:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003866:	60d3      	str	r3, [r2, #12]
 8003868:	e014      	b.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800386a:	bf00      	nop
 800386c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003874:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003878:	d10c      	bne.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	3304      	adds	r3, #4
 800387e:	2101      	movs	r1, #1
 8003880:	4618      	mov	r0, r3
 8003882:	f000 f867 	bl	8003954 <RCCEx_PLLSAI1_Config>
 8003886:	4603      	mov	r3, r0
 8003888:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800388a:	7cfb      	ldrb	r3, [r7, #19]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d001      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003890:	7cfb      	ldrb	r3, [r7, #19]
 8003892:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d02f      	beq.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80038a0:	4b2b      	ldr	r3, [pc, #172]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038a6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038ae:	4928      	ldr	r1, [pc, #160]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038b0:	4313      	orrs	r3, r2
 80038b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80038be:	d10d      	bne.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	3304      	adds	r3, #4
 80038c4:	2102      	movs	r1, #2
 80038c6:	4618      	mov	r0, r3
 80038c8:	f000 f844 	bl	8003954 <RCCEx_PLLSAI1_Config>
 80038cc:	4603      	mov	r3, r0
 80038ce:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038d0:	7cfb      	ldrb	r3, [r7, #19]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d014      	beq.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80038d6:	7cfb      	ldrb	r3, [r7, #19]
 80038d8:	74bb      	strb	r3, [r7, #18]
 80038da:	e011      	b.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80038e4:	d10c      	bne.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	3320      	adds	r3, #32
 80038ea:	2102      	movs	r1, #2
 80038ec:	4618      	mov	r0, r3
 80038ee:	f000 f925 	bl	8003b3c <RCCEx_PLLSAI2_Config>
 80038f2:	4603      	mov	r3, r0
 80038f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038f6:	7cfb      	ldrb	r3, [r7, #19]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d001      	beq.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80038fc:	7cfb      	ldrb	r3, [r7, #19]
 80038fe:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d00a      	beq.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800390c:	4b10      	ldr	r3, [pc, #64]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800390e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003912:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800391a:	490d      	ldr	r1, [pc, #52]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800391c:	4313      	orrs	r3, r2
 800391e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d00b      	beq.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800392e:	4b08      	ldr	r3, [pc, #32]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003930:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003934:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800393e:	4904      	ldr	r1, [pc, #16]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003940:	4313      	orrs	r3, r2
 8003942:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003946:	7cbb      	ldrb	r3, [r7, #18]
}
 8003948:	4618      	mov	r0, r3
 800394a:	3718      	adds	r7, #24
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}
 8003950:	40021000 	.word	0x40021000

08003954 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
 800395c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800395e:	2300      	movs	r3, #0
 8003960:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003962:	4b75      	ldr	r3, [pc, #468]	@ (8003b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003964:	68db      	ldr	r3, [r3, #12]
 8003966:	f003 0303 	and.w	r3, r3, #3
 800396a:	2b00      	cmp	r3, #0
 800396c:	d018      	beq.n	80039a0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800396e:	4b72      	ldr	r3, [pc, #456]	@ (8003b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	f003 0203 	and.w	r2, r3, #3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	429a      	cmp	r2, r3
 800397c:	d10d      	bne.n	800399a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
       ||
 8003982:	2b00      	cmp	r3, #0
 8003984:	d009      	beq.n	800399a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003986:	4b6c      	ldr	r3, [pc, #432]	@ (8003b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003988:	68db      	ldr	r3, [r3, #12]
 800398a:	091b      	lsrs	r3, r3, #4
 800398c:	f003 0307 	and.w	r3, r3, #7
 8003990:	1c5a      	adds	r2, r3, #1
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685b      	ldr	r3, [r3, #4]
       ||
 8003996:	429a      	cmp	r2, r3
 8003998:	d047      	beq.n	8003a2a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	73fb      	strb	r3, [r7, #15]
 800399e:	e044      	b.n	8003a2a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2b03      	cmp	r3, #3
 80039a6:	d018      	beq.n	80039da <RCCEx_PLLSAI1_Config+0x86>
 80039a8:	2b03      	cmp	r3, #3
 80039aa:	d825      	bhi.n	80039f8 <RCCEx_PLLSAI1_Config+0xa4>
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d002      	beq.n	80039b6 <RCCEx_PLLSAI1_Config+0x62>
 80039b0:	2b02      	cmp	r3, #2
 80039b2:	d009      	beq.n	80039c8 <RCCEx_PLLSAI1_Config+0x74>
 80039b4:	e020      	b.n	80039f8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80039b6:	4b60      	ldr	r3, [pc, #384]	@ (8003b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0302 	and.w	r3, r3, #2
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d11d      	bne.n	80039fe <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039c6:	e01a      	b.n	80039fe <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80039c8:	4b5b      	ldr	r3, [pc, #364]	@ (8003b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d116      	bne.n	8003a02 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039d8:	e013      	b.n	8003a02 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80039da:	4b57      	ldr	r3, [pc, #348]	@ (8003b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d10f      	bne.n	8003a06 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80039e6:	4b54      	ldr	r3, [pc, #336]	@ (8003b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d109      	bne.n	8003a06 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80039f6:	e006      	b.n	8003a06 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	73fb      	strb	r3, [r7, #15]
      break;
 80039fc:	e004      	b.n	8003a08 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80039fe:	bf00      	nop
 8003a00:	e002      	b.n	8003a08 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a02:	bf00      	nop
 8003a04:	e000      	b.n	8003a08 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a06:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a08:	7bfb      	ldrb	r3, [r7, #15]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d10d      	bne.n	8003a2a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a0e:	4b4a      	ldr	r3, [pc, #296]	@ (8003b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6819      	ldr	r1, [r3, #0]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	3b01      	subs	r3, #1
 8003a20:	011b      	lsls	r3, r3, #4
 8003a22:	430b      	orrs	r3, r1
 8003a24:	4944      	ldr	r1, [pc, #272]	@ (8003b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a2a:	7bfb      	ldrb	r3, [r7, #15]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d17d      	bne.n	8003b2c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003a30:	4b41      	ldr	r3, [pc, #260]	@ (8003b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a40      	ldr	r2, [pc, #256]	@ (8003b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a36:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003a3a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a3c:	f7fe faa8 	bl	8001f90 <HAL_GetTick>
 8003a40:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a42:	e009      	b.n	8003a58 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a44:	f7fe faa4 	bl	8001f90 <HAL_GetTick>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	2b02      	cmp	r3, #2
 8003a50:	d902      	bls.n	8003a58 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003a52:	2303      	movs	r3, #3
 8003a54:	73fb      	strb	r3, [r7, #15]
        break;
 8003a56:	e005      	b.n	8003a64 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a58:	4b37      	ldr	r3, [pc, #220]	@ (8003b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d1ef      	bne.n	8003a44 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003a64:	7bfb      	ldrb	r3, [r7, #15]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d160      	bne.n	8003b2c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d111      	bne.n	8003a94 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a70:	4b31      	ldr	r3, [pc, #196]	@ (8003b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a72:	691b      	ldr	r3, [r3, #16]
 8003a74:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003a78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a7c:	687a      	ldr	r2, [r7, #4]
 8003a7e:	6892      	ldr	r2, [r2, #8]
 8003a80:	0211      	lsls	r1, r2, #8
 8003a82:	687a      	ldr	r2, [r7, #4]
 8003a84:	68d2      	ldr	r2, [r2, #12]
 8003a86:	0912      	lsrs	r2, r2, #4
 8003a88:	0452      	lsls	r2, r2, #17
 8003a8a:	430a      	orrs	r2, r1
 8003a8c:	492a      	ldr	r1, [pc, #168]	@ (8003b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	610b      	str	r3, [r1, #16]
 8003a92:	e027      	b.n	8003ae4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	2b01      	cmp	r3, #1
 8003a98:	d112      	bne.n	8003ac0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a9a:	4b27      	ldr	r3, [pc, #156]	@ (8003b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a9c:	691b      	ldr	r3, [r3, #16]
 8003a9e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003aa2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003aa6:	687a      	ldr	r2, [r7, #4]
 8003aa8:	6892      	ldr	r2, [r2, #8]
 8003aaa:	0211      	lsls	r1, r2, #8
 8003aac:	687a      	ldr	r2, [r7, #4]
 8003aae:	6912      	ldr	r2, [r2, #16]
 8003ab0:	0852      	lsrs	r2, r2, #1
 8003ab2:	3a01      	subs	r2, #1
 8003ab4:	0552      	lsls	r2, r2, #21
 8003ab6:	430a      	orrs	r2, r1
 8003ab8:	491f      	ldr	r1, [pc, #124]	@ (8003b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aba:	4313      	orrs	r3, r2
 8003abc:	610b      	str	r3, [r1, #16]
 8003abe:	e011      	b.n	8003ae4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ac0:	4b1d      	ldr	r3, [pc, #116]	@ (8003b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ac2:	691b      	ldr	r3, [r3, #16]
 8003ac4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003ac8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003acc:	687a      	ldr	r2, [r7, #4]
 8003ace:	6892      	ldr	r2, [r2, #8]
 8003ad0:	0211      	lsls	r1, r2, #8
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	6952      	ldr	r2, [r2, #20]
 8003ad6:	0852      	lsrs	r2, r2, #1
 8003ad8:	3a01      	subs	r2, #1
 8003ada:	0652      	lsls	r2, r2, #25
 8003adc:	430a      	orrs	r2, r1
 8003ade:	4916      	ldr	r1, [pc, #88]	@ (8003b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003ae4:	4b14      	ldr	r3, [pc, #80]	@ (8003b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a13      	ldr	r2, [pc, #76]	@ (8003b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003aee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003af0:	f7fe fa4e 	bl	8001f90 <HAL_GetTick>
 8003af4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003af6:	e009      	b.n	8003b0c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003af8:	f7fe fa4a 	bl	8001f90 <HAL_GetTick>
 8003afc:	4602      	mov	r2, r0
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d902      	bls.n	8003b0c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	73fb      	strb	r3, [r7, #15]
          break;
 8003b0a:	e005      	b.n	8003b18 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b0c:	4b0a      	ldr	r3, [pc, #40]	@ (8003b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d0ef      	beq.n	8003af8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003b18:	7bfb      	ldrb	r3, [r7, #15]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d106      	bne.n	8003b2c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003b1e:	4b06      	ldr	r3, [pc, #24]	@ (8003b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b20:	691a      	ldr	r2, [r3, #16]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	699b      	ldr	r3, [r3, #24]
 8003b26:	4904      	ldr	r1, [pc, #16]	@ (8003b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003b2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3710      	adds	r7, #16
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	40021000 	.word	0x40021000

08003b3c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b084      	sub	sp, #16
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
 8003b44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b46:	2300      	movs	r3, #0
 8003b48:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003b4a:	4b6a      	ldr	r3, [pc, #424]	@ (8003cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	f003 0303 	and.w	r3, r3, #3
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d018      	beq.n	8003b88 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003b56:	4b67      	ldr	r3, [pc, #412]	@ (8003cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b58:	68db      	ldr	r3, [r3, #12]
 8003b5a:	f003 0203 	and.w	r2, r3, #3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	429a      	cmp	r2, r3
 8003b64:	d10d      	bne.n	8003b82 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
       ||
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d009      	beq.n	8003b82 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003b6e:	4b61      	ldr	r3, [pc, #388]	@ (8003cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b70:	68db      	ldr	r3, [r3, #12]
 8003b72:	091b      	lsrs	r3, r3, #4
 8003b74:	f003 0307 	and.w	r3, r3, #7
 8003b78:	1c5a      	adds	r2, r3, #1
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	685b      	ldr	r3, [r3, #4]
       ||
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d047      	beq.n	8003c12 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	73fb      	strb	r3, [r7, #15]
 8003b86:	e044      	b.n	8003c12 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	2b03      	cmp	r3, #3
 8003b8e:	d018      	beq.n	8003bc2 <RCCEx_PLLSAI2_Config+0x86>
 8003b90:	2b03      	cmp	r3, #3
 8003b92:	d825      	bhi.n	8003be0 <RCCEx_PLLSAI2_Config+0xa4>
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d002      	beq.n	8003b9e <RCCEx_PLLSAI2_Config+0x62>
 8003b98:	2b02      	cmp	r3, #2
 8003b9a:	d009      	beq.n	8003bb0 <RCCEx_PLLSAI2_Config+0x74>
 8003b9c:	e020      	b.n	8003be0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003b9e:	4b55      	ldr	r3, [pc, #340]	@ (8003cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 0302 	and.w	r3, r3, #2
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d11d      	bne.n	8003be6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bae:	e01a      	b.n	8003be6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003bb0:	4b50      	ldr	r3, [pc, #320]	@ (8003cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d116      	bne.n	8003bea <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bc0:	e013      	b.n	8003bea <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003bc2:	4b4c      	ldr	r3, [pc, #304]	@ (8003cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d10f      	bne.n	8003bee <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003bce:	4b49      	ldr	r3, [pc, #292]	@ (8003cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d109      	bne.n	8003bee <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003bde:	e006      	b.n	8003bee <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	73fb      	strb	r3, [r7, #15]
      break;
 8003be4:	e004      	b.n	8003bf0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003be6:	bf00      	nop
 8003be8:	e002      	b.n	8003bf0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003bea:	bf00      	nop
 8003bec:	e000      	b.n	8003bf0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003bee:	bf00      	nop
    }

    if(status == HAL_OK)
 8003bf0:	7bfb      	ldrb	r3, [r7, #15]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d10d      	bne.n	8003c12 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003bf6:	4b3f      	ldr	r3, [pc, #252]	@ (8003cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bf8:	68db      	ldr	r3, [r3, #12]
 8003bfa:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6819      	ldr	r1, [r3, #0]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	3b01      	subs	r3, #1
 8003c08:	011b      	lsls	r3, r3, #4
 8003c0a:	430b      	orrs	r3, r1
 8003c0c:	4939      	ldr	r1, [pc, #228]	@ (8003cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003c12:	7bfb      	ldrb	r3, [r7, #15]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d167      	bne.n	8003ce8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003c18:	4b36      	ldr	r3, [pc, #216]	@ (8003cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a35      	ldr	r2, [pc, #212]	@ (8003cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c22:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c24:	f7fe f9b4 	bl	8001f90 <HAL_GetTick>
 8003c28:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003c2a:	e009      	b.n	8003c40 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003c2c:	f7fe f9b0 	bl	8001f90 <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	2b02      	cmp	r3, #2
 8003c38:	d902      	bls.n	8003c40 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	73fb      	strb	r3, [r7, #15]
        break;
 8003c3e:	e005      	b.n	8003c4c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003c40:	4b2c      	ldr	r3, [pc, #176]	@ (8003cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d1ef      	bne.n	8003c2c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003c4c:	7bfb      	ldrb	r3, [r7, #15]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d14a      	bne.n	8003ce8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d111      	bne.n	8003c7c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003c58:	4b26      	ldr	r3, [pc, #152]	@ (8003cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c5a:	695b      	ldr	r3, [r3, #20]
 8003c5c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003c60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c64:	687a      	ldr	r2, [r7, #4]
 8003c66:	6892      	ldr	r2, [r2, #8]
 8003c68:	0211      	lsls	r1, r2, #8
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	68d2      	ldr	r2, [r2, #12]
 8003c6e:	0912      	lsrs	r2, r2, #4
 8003c70:	0452      	lsls	r2, r2, #17
 8003c72:	430a      	orrs	r2, r1
 8003c74:	491f      	ldr	r1, [pc, #124]	@ (8003cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c76:	4313      	orrs	r3, r2
 8003c78:	614b      	str	r3, [r1, #20]
 8003c7a:	e011      	b.n	8003ca0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003c7c:	4b1d      	ldr	r3, [pc, #116]	@ (8003cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c7e:	695b      	ldr	r3, [r3, #20]
 8003c80:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003c84:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003c88:	687a      	ldr	r2, [r7, #4]
 8003c8a:	6892      	ldr	r2, [r2, #8]
 8003c8c:	0211      	lsls	r1, r2, #8
 8003c8e:	687a      	ldr	r2, [r7, #4]
 8003c90:	6912      	ldr	r2, [r2, #16]
 8003c92:	0852      	lsrs	r2, r2, #1
 8003c94:	3a01      	subs	r2, #1
 8003c96:	0652      	lsls	r2, r2, #25
 8003c98:	430a      	orrs	r2, r1
 8003c9a:	4916      	ldr	r1, [pc, #88]	@ (8003cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003ca0:	4b14      	ldr	r3, [pc, #80]	@ (8003cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a13      	ldr	r2, [pc, #76]	@ (8003cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ca6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003caa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cac:	f7fe f970 	bl	8001f90 <HAL_GetTick>
 8003cb0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003cb2:	e009      	b.n	8003cc8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003cb4:	f7fe f96c 	bl	8001f90 <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	2b02      	cmp	r3, #2
 8003cc0:	d902      	bls.n	8003cc8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	73fb      	strb	r3, [r7, #15]
          break;
 8003cc6:	e005      	b.n	8003cd4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003cc8:	4b0a      	ldr	r3, [pc, #40]	@ (8003cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d0ef      	beq.n	8003cb4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003cd4:	7bfb      	ldrb	r3, [r7, #15]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d106      	bne.n	8003ce8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003cda:	4b06      	ldr	r3, [pc, #24]	@ (8003cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cdc:	695a      	ldr	r2, [r3, #20]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	695b      	ldr	r3, [r3, #20]
 8003ce2:	4904      	ldr	r1, [pc, #16]	@ (8003cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3710      	adds	r7, #16
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	40021000 	.word	0x40021000

08003cf8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d101      	bne.n	8003d0a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e095      	b.n	8003e36 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d108      	bne.n	8003d24 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d1a:	d009      	beq.n	8003d30 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	61da      	str	r2, [r3, #28]
 8003d22:	e005      	b.n	8003d30 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d106      	bne.n	8003d50 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2200      	movs	r2, #0
 8003d46:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d4a:	6878      	ldr	r0, [r7, #4]
 8003d4c:	f7fd fe90 	bl	8001a70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2202      	movs	r2, #2
 8003d54:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d66:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003d70:	d902      	bls.n	8003d78 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003d72:	2300      	movs	r3, #0
 8003d74:	60fb      	str	r3, [r7, #12]
 8003d76:	e002      	b.n	8003d7e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003d78:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003d7c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003d86:	d007      	beq.n	8003d98 <HAL_SPI_Init+0xa0>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	68db      	ldr	r3, [r3, #12]
 8003d8c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003d90:	d002      	beq.n	8003d98 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2200      	movs	r2, #0
 8003d96:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003da8:	431a      	orrs	r2, r3
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	691b      	ldr	r3, [r3, #16]
 8003dae:	f003 0302 	and.w	r3, r3, #2
 8003db2:	431a      	orrs	r2, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	695b      	ldr	r3, [r3, #20]
 8003db8:	f003 0301 	and.w	r3, r3, #1
 8003dbc:	431a      	orrs	r2, r3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	699b      	ldr	r3, [r3, #24]
 8003dc2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003dc6:	431a      	orrs	r2, r3
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	69db      	ldr	r3, [r3, #28]
 8003dcc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003dd0:	431a      	orrs	r2, r3
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6a1b      	ldr	r3, [r3, #32]
 8003dd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dda:	ea42 0103 	orr.w	r1, r2, r3
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003de2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	430a      	orrs	r2, r1
 8003dec:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	699b      	ldr	r3, [r3, #24]
 8003df2:	0c1b      	lsrs	r3, r3, #16
 8003df4:	f003 0204 	and.w	r2, r3, #4
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dfc:	f003 0310 	and.w	r3, r3, #16
 8003e00:	431a      	orrs	r2, r3
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e06:	f003 0308 	and.w	r3, r3, #8
 8003e0a:	431a      	orrs	r2, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003e14:	ea42 0103 	orr.w	r1, r2, r3
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	430a      	orrs	r2, r1
 8003e24:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003e34:	2300      	movs	r3, #0
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3710      	adds	r7, #16
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}

08003e3e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e3e:	b580      	push	{r7, lr}
 8003e40:	b088      	sub	sp, #32
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	60f8      	str	r0, [r7, #12]
 8003e46:	60b9      	str	r1, [r7, #8]
 8003e48:	603b      	str	r3, [r7, #0]
 8003e4a:	4613      	mov	r3, r2
 8003e4c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e4e:	f7fe f89f 	bl	8001f90 <HAL_GetTick>
 8003e52:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003e54:	88fb      	ldrh	r3, [r7, #6]
 8003e56:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003e5e:	b2db      	uxtb	r3, r3
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d001      	beq.n	8003e68 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003e64:	2302      	movs	r3, #2
 8003e66:	e15c      	b.n	8004122 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d002      	beq.n	8003e74 <HAL_SPI_Transmit+0x36>
 8003e6e:	88fb      	ldrh	r3, [r7, #6]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d101      	bne.n	8003e78 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e154      	b.n	8004122 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d101      	bne.n	8003e86 <HAL_SPI_Transmit+0x48>
 8003e82:	2302      	movs	r3, #2
 8003e84:	e14d      	b.n	8004122 <HAL_SPI_Transmit+0x2e4>
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2201      	movs	r2, #1
 8003e8a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2203      	movs	r2, #3
 8003e92:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	68ba      	ldr	r2, [r7, #8]
 8003ea0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	88fa      	ldrh	r2, [r7, #6]
 8003ea6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	88fa      	ldrh	r2, [r7, #6]
 8003eac:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ed8:	d10f      	bne.n	8003efa <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ee8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ef8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f04:	2b40      	cmp	r3, #64	@ 0x40
 8003f06:	d007      	beq.n	8003f18 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f16:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003f20:	d952      	bls.n	8003fc8 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d002      	beq.n	8003f30 <HAL_SPI_Transmit+0xf2>
 8003f2a:	8b7b      	ldrh	r3, [r7, #26]
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d145      	bne.n	8003fbc <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f34:	881a      	ldrh	r2, [r3, #0]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f40:	1c9a      	adds	r2, r3, #2
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f4a:	b29b      	uxth	r3, r3
 8003f4c:	3b01      	subs	r3, #1
 8003f4e:	b29a      	uxth	r2, r3
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003f54:	e032      	b.n	8003fbc <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	f003 0302 	and.w	r3, r3, #2
 8003f60:	2b02      	cmp	r3, #2
 8003f62:	d112      	bne.n	8003f8a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f68:	881a      	ldrh	r2, [r3, #0]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f74:	1c9a      	adds	r2, r3, #2
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	3b01      	subs	r3, #1
 8003f82:	b29a      	uxth	r2, r3
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003f88:	e018      	b.n	8003fbc <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f8a:	f7fe f801 	bl	8001f90 <HAL_GetTick>
 8003f8e:	4602      	mov	r2, r0
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	1ad3      	subs	r3, r2, r3
 8003f94:	683a      	ldr	r2, [r7, #0]
 8003f96:	429a      	cmp	r2, r3
 8003f98:	d803      	bhi.n	8003fa2 <HAL_SPI_Transmit+0x164>
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fa0:	d102      	bne.n	8003fa8 <HAL_SPI_Transmit+0x16a>
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d109      	bne.n	8003fbc <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003fb8:	2303      	movs	r3, #3
 8003fba:	e0b2      	b.n	8004122 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d1c7      	bne.n	8003f56 <HAL_SPI_Transmit+0x118>
 8003fc6:	e083      	b.n	80040d0 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d002      	beq.n	8003fd6 <HAL_SPI_Transmit+0x198>
 8003fd0:	8b7b      	ldrh	r3, [r7, #26]
 8003fd2:	2b01      	cmp	r3, #1
 8003fd4:	d177      	bne.n	80040c6 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003fda:	b29b      	uxth	r3, r3
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d912      	bls.n	8004006 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fe4:	881a      	ldrh	r2, [r3, #0]
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ff0:	1c9a      	adds	r2, r3, #2
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ffa:	b29b      	uxth	r3, r3
 8003ffc:	3b02      	subs	r3, #2
 8003ffe:	b29a      	uxth	r2, r3
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004004:	e05f      	b.n	80040c6 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	330c      	adds	r3, #12
 8004010:	7812      	ldrb	r2, [r2, #0]
 8004012:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004018:	1c5a      	adds	r2, r3, #1
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004022:	b29b      	uxth	r3, r3
 8004024:	3b01      	subs	r3, #1
 8004026:	b29a      	uxth	r2, r3
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800402c:	e04b      	b.n	80040c6 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	f003 0302 	and.w	r3, r3, #2
 8004038:	2b02      	cmp	r3, #2
 800403a:	d12b      	bne.n	8004094 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004040:	b29b      	uxth	r3, r3
 8004042:	2b01      	cmp	r3, #1
 8004044:	d912      	bls.n	800406c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800404a:	881a      	ldrh	r2, [r3, #0]
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004056:	1c9a      	adds	r2, r3, #2
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004060:	b29b      	uxth	r3, r3
 8004062:	3b02      	subs	r3, #2
 8004064:	b29a      	uxth	r2, r3
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800406a:	e02c      	b.n	80040c6 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	330c      	adds	r3, #12
 8004076:	7812      	ldrb	r2, [r2, #0]
 8004078:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800407e:	1c5a      	adds	r2, r3, #1
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004088:	b29b      	uxth	r3, r3
 800408a:	3b01      	subs	r3, #1
 800408c:	b29a      	uxth	r2, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004092:	e018      	b.n	80040c6 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004094:	f7fd ff7c 	bl	8001f90 <HAL_GetTick>
 8004098:	4602      	mov	r2, r0
 800409a:	69fb      	ldr	r3, [r7, #28]
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	683a      	ldr	r2, [r7, #0]
 80040a0:	429a      	cmp	r2, r3
 80040a2:	d803      	bhi.n	80040ac <HAL_SPI_Transmit+0x26e>
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040aa:	d102      	bne.n	80040b2 <HAL_SPI_Transmit+0x274>
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d109      	bne.n	80040c6 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2201      	movs	r2, #1
 80040b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2200      	movs	r2, #0
 80040be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	e02d      	b.n	8004122 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040ca:	b29b      	uxth	r3, r3
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d1ae      	bne.n	800402e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80040d0:	69fa      	ldr	r2, [r7, #28]
 80040d2:	6839      	ldr	r1, [r7, #0]
 80040d4:	68f8      	ldr	r0, [r7, #12]
 80040d6:	f000 f947 	bl	8004368 <SPI_EndRxTxTransaction>
 80040da:	4603      	mov	r3, r0
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d002      	beq.n	80040e6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2220      	movs	r2, #32
 80040e4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d10a      	bne.n	8004104 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80040ee:	2300      	movs	r3, #0
 80040f0:	617b      	str	r3, [r7, #20]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	617b      	str	r3, [r7, #20]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	617b      	str	r3, [r7, #20]
 8004102:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2200      	movs	r2, #0
 8004110:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004118:	2b00      	cmp	r3, #0
 800411a:	d001      	beq.n	8004120 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800411c:	2301      	movs	r3, #1
 800411e:	e000      	b.n	8004122 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004120:	2300      	movs	r3, #0
  }
}
 8004122:	4618      	mov	r0, r3
 8004124:	3720      	adds	r7, #32
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}
	...

0800412c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b088      	sub	sp, #32
 8004130:	af00      	add	r7, sp, #0
 8004132:	60f8      	str	r0, [r7, #12]
 8004134:	60b9      	str	r1, [r7, #8]
 8004136:	603b      	str	r3, [r7, #0]
 8004138:	4613      	mov	r3, r2
 800413a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800413c:	f7fd ff28 	bl	8001f90 <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004144:	1a9b      	subs	r3, r3, r2
 8004146:	683a      	ldr	r2, [r7, #0]
 8004148:	4413      	add	r3, r2
 800414a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800414c:	f7fd ff20 	bl	8001f90 <HAL_GetTick>
 8004150:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004152:	4b39      	ldr	r3, [pc, #228]	@ (8004238 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	015b      	lsls	r3, r3, #5
 8004158:	0d1b      	lsrs	r3, r3, #20
 800415a:	69fa      	ldr	r2, [r7, #28]
 800415c:	fb02 f303 	mul.w	r3, r2, r3
 8004160:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004162:	e055      	b.n	8004210 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	f1b3 3fff 	cmp.w	r3, #4294967295
 800416a:	d051      	beq.n	8004210 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800416c:	f7fd ff10 	bl	8001f90 <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	69bb      	ldr	r3, [r7, #24]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	69fa      	ldr	r2, [r7, #28]
 8004178:	429a      	cmp	r2, r3
 800417a:	d902      	bls.n	8004182 <SPI_WaitFlagStateUntilTimeout+0x56>
 800417c:	69fb      	ldr	r3, [r7, #28]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d13d      	bne.n	80041fe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	685a      	ldr	r2, [r3, #4]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004190:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800419a:	d111      	bne.n	80041c0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041a4:	d004      	beq.n	80041b0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041ae:	d107      	bne.n	80041c0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041c8:	d10f      	bne.n	80041ea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80041d8:	601a      	str	r2, [r3, #0]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80041e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2201      	movs	r2, #1
 80041ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80041fa:	2303      	movs	r3, #3
 80041fc:	e018      	b.n	8004230 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d102      	bne.n	800420a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004204:	2300      	movs	r3, #0
 8004206:	61fb      	str	r3, [r7, #28]
 8004208:	e002      	b.n	8004210 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	3b01      	subs	r3, #1
 800420e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	689a      	ldr	r2, [r3, #8]
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	4013      	ands	r3, r2
 800421a:	68ba      	ldr	r2, [r7, #8]
 800421c:	429a      	cmp	r2, r3
 800421e:	bf0c      	ite	eq
 8004220:	2301      	moveq	r3, #1
 8004222:	2300      	movne	r3, #0
 8004224:	b2db      	uxtb	r3, r3
 8004226:	461a      	mov	r2, r3
 8004228:	79fb      	ldrb	r3, [r7, #7]
 800422a:	429a      	cmp	r2, r3
 800422c:	d19a      	bne.n	8004164 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800422e:	2300      	movs	r3, #0
}
 8004230:	4618      	mov	r0, r3
 8004232:	3720      	adds	r7, #32
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}
 8004238:	20000024 	.word	0x20000024

0800423c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b08a      	sub	sp, #40	@ 0x28
 8004240:	af00      	add	r7, sp, #0
 8004242:	60f8      	str	r0, [r7, #12]
 8004244:	60b9      	str	r1, [r7, #8]
 8004246:	607a      	str	r2, [r7, #4]
 8004248:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800424a:	2300      	movs	r3, #0
 800424c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800424e:	f7fd fe9f 	bl	8001f90 <HAL_GetTick>
 8004252:	4602      	mov	r2, r0
 8004254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004256:	1a9b      	subs	r3, r3, r2
 8004258:	683a      	ldr	r2, [r7, #0]
 800425a:	4413      	add	r3, r2
 800425c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800425e:	f7fd fe97 	bl	8001f90 <HAL_GetTick>
 8004262:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	330c      	adds	r3, #12
 800426a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800426c:	4b3d      	ldr	r3, [pc, #244]	@ (8004364 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	4613      	mov	r3, r2
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	4413      	add	r3, r2
 8004276:	00da      	lsls	r2, r3, #3
 8004278:	1ad3      	subs	r3, r2, r3
 800427a:	0d1b      	lsrs	r3, r3, #20
 800427c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800427e:	fb02 f303 	mul.w	r3, r2, r3
 8004282:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004284:	e061      	b.n	800434a <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800428c:	d107      	bne.n	800429e <SPI_WaitFifoStateUntilTimeout+0x62>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d104      	bne.n	800429e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004294:	69fb      	ldr	r3, [r7, #28]
 8004296:	781b      	ldrb	r3, [r3, #0]
 8004298:	b2db      	uxtb	r3, r3
 800429a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800429c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042a4:	d051      	beq.n	800434a <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80042a6:	f7fd fe73 	bl	8001f90 <HAL_GetTick>
 80042aa:	4602      	mov	r2, r0
 80042ac:	6a3b      	ldr	r3, [r7, #32]
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d902      	bls.n	80042bc <SPI_WaitFifoStateUntilTimeout+0x80>
 80042b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d13d      	bne.n	8004338 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	685a      	ldr	r2, [r3, #4]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80042ca:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80042d4:	d111      	bne.n	80042fa <SPI_WaitFifoStateUntilTimeout+0xbe>
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042de:	d004      	beq.n	80042ea <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042e8:	d107      	bne.n	80042fa <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80042f8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004302:	d10f      	bne.n	8004324 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004312:	601a      	str	r2, [r3, #0]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004322:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2200      	movs	r2, #0
 8004330:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004334:	2303      	movs	r3, #3
 8004336:	e011      	b.n	800435c <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004338:	69bb      	ldr	r3, [r7, #24]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d102      	bne.n	8004344 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800433e:	2300      	movs	r3, #0
 8004340:	627b      	str	r3, [r7, #36]	@ 0x24
 8004342:	e002      	b.n	800434a <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8004344:	69bb      	ldr	r3, [r7, #24]
 8004346:	3b01      	subs	r3, #1
 8004348:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	689a      	ldr	r2, [r3, #8]
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	4013      	ands	r3, r2
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	429a      	cmp	r2, r3
 8004358:	d195      	bne.n	8004286 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800435a:	2300      	movs	r3, #0
}
 800435c:	4618      	mov	r0, r3
 800435e:	3728      	adds	r7, #40	@ 0x28
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}
 8004364:	20000024 	.word	0x20000024

08004368 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b086      	sub	sp, #24
 800436c:	af02      	add	r7, sp, #8
 800436e:	60f8      	str	r0, [r7, #12]
 8004370:	60b9      	str	r1, [r7, #8]
 8004372:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	9300      	str	r3, [sp, #0]
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	2200      	movs	r2, #0
 800437c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004380:	68f8      	ldr	r0, [r7, #12]
 8004382:	f7ff ff5b 	bl	800423c <SPI_WaitFifoStateUntilTimeout>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d007      	beq.n	800439c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004390:	f043 0220 	orr.w	r2, r3, #32
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	e027      	b.n	80043ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	9300      	str	r3, [sp, #0]
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	2200      	movs	r2, #0
 80043a4:	2180      	movs	r1, #128	@ 0x80
 80043a6:	68f8      	ldr	r0, [r7, #12]
 80043a8:	f7ff fec0 	bl	800412c <SPI_WaitFlagStateUntilTimeout>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d007      	beq.n	80043c2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043b6:	f043 0220 	orr.w	r2, r3, #32
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	e014      	b.n	80043ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	9300      	str	r3, [sp, #0]
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	2200      	movs	r2, #0
 80043ca:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80043ce:	68f8      	ldr	r0, [r7, #12]
 80043d0:	f7ff ff34 	bl	800423c <SPI_WaitFifoStateUntilTimeout>
 80043d4:	4603      	mov	r3, r0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d007      	beq.n	80043ea <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043de:	f043 0220 	orr.w	r2, r3, #32
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80043e6:	2303      	movs	r3, #3
 80043e8:	e000      	b.n	80043ec <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80043ea:	2300      	movs	r3, #0
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	3710      	adds	r7, #16
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}

080043f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b082      	sub	sp, #8
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d101      	bne.n	8004406 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e049      	b.n	800449a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800440c:	b2db      	uxtb	r3, r3
 800440e:	2b00      	cmp	r3, #0
 8004410:	d106      	bne.n	8004420 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2200      	movs	r2, #0
 8004416:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f000 f841 	bl	80044a2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2202      	movs	r2, #2
 8004424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	3304      	adds	r3, #4
 8004430:	4619      	mov	r1, r3
 8004432:	4610      	mov	r0, r2
 8004434:	f000 f9e0 	bl	80047f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2201      	movs	r2, #1
 800443c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2201      	movs	r2, #1
 8004444:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2201      	movs	r2, #1
 800444c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2201      	movs	r2, #1
 800445c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2201      	movs	r2, #1
 8004464:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2201      	movs	r2, #1
 800447c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2201      	movs	r2, #1
 8004484:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2201      	movs	r2, #1
 800448c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2201      	movs	r2, #1
 8004494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004498:	2300      	movs	r3, #0
}
 800449a:	4618      	mov	r0, r3
 800449c:	3708      	adds	r7, #8
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80044a2:	b480      	push	{r7}
 80044a4:	b083      	sub	sp, #12
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80044aa:	bf00      	nop
 80044ac:	370c      	adds	r7, #12
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr
	...

080044b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b085      	sub	sp, #20
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d001      	beq.n	80044d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e04f      	b.n	8004570 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2202      	movs	r2, #2
 80044d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68da      	ldr	r2, [r3, #12]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f042 0201 	orr.w	r2, r2, #1
 80044e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a23      	ldr	r2, [pc, #140]	@ (800457c <HAL_TIM_Base_Start_IT+0xc4>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d01d      	beq.n	800452e <HAL_TIM_Base_Start_IT+0x76>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044fa:	d018      	beq.n	800452e <HAL_TIM_Base_Start_IT+0x76>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a1f      	ldr	r2, [pc, #124]	@ (8004580 <HAL_TIM_Base_Start_IT+0xc8>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d013      	beq.n	800452e <HAL_TIM_Base_Start_IT+0x76>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a1e      	ldr	r2, [pc, #120]	@ (8004584 <HAL_TIM_Base_Start_IT+0xcc>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d00e      	beq.n	800452e <HAL_TIM_Base_Start_IT+0x76>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a1c      	ldr	r2, [pc, #112]	@ (8004588 <HAL_TIM_Base_Start_IT+0xd0>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d009      	beq.n	800452e <HAL_TIM_Base_Start_IT+0x76>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a1b      	ldr	r2, [pc, #108]	@ (800458c <HAL_TIM_Base_Start_IT+0xd4>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d004      	beq.n	800452e <HAL_TIM_Base_Start_IT+0x76>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a19      	ldr	r2, [pc, #100]	@ (8004590 <HAL_TIM_Base_Start_IT+0xd8>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d115      	bne.n	800455a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	689a      	ldr	r2, [r3, #8]
 8004534:	4b17      	ldr	r3, [pc, #92]	@ (8004594 <HAL_TIM_Base_Start_IT+0xdc>)
 8004536:	4013      	ands	r3, r2
 8004538:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2b06      	cmp	r3, #6
 800453e:	d015      	beq.n	800456c <HAL_TIM_Base_Start_IT+0xb4>
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004546:	d011      	beq.n	800456c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f042 0201 	orr.w	r2, r2, #1
 8004556:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004558:	e008      	b.n	800456c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f042 0201 	orr.w	r2, r2, #1
 8004568:	601a      	str	r2, [r3, #0]
 800456a:	e000      	b.n	800456e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800456c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800456e:	2300      	movs	r3, #0
}
 8004570:	4618      	mov	r0, r3
 8004572:	3714      	adds	r7, #20
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr
 800457c:	40012c00 	.word	0x40012c00
 8004580:	40000400 	.word	0x40000400
 8004584:	40000800 	.word	0x40000800
 8004588:	40000c00 	.word	0x40000c00
 800458c:	40013400 	.word	0x40013400
 8004590:	40014000 	.word	0x40014000
 8004594:	00010007 	.word	0x00010007

08004598 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b084      	sub	sp, #16
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	68db      	ldr	r3, [r3, #12]
 80045a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	691b      	ldr	r3, [r3, #16]
 80045ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	f003 0302 	and.w	r3, r3, #2
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d020      	beq.n	80045fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	f003 0302 	and.w	r3, r3, #2
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d01b      	beq.n	80045fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f06f 0202 	mvn.w	r2, #2
 80045cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2201      	movs	r2, #1
 80045d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	699b      	ldr	r3, [r3, #24]
 80045da:	f003 0303 	and.w	r3, r3, #3
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d003      	beq.n	80045ea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f000 f8e9 	bl	80047ba <HAL_TIM_IC_CaptureCallback>
 80045e8:	e005      	b.n	80045f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f000 f8db 	bl	80047a6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	f000 f8ec 	bl	80047ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	f003 0304 	and.w	r3, r3, #4
 8004602:	2b00      	cmp	r3, #0
 8004604:	d020      	beq.n	8004648 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	f003 0304 	and.w	r3, r3, #4
 800460c:	2b00      	cmp	r3, #0
 800460e:	d01b      	beq.n	8004648 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f06f 0204 	mvn.w	r2, #4
 8004618:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2202      	movs	r2, #2
 800461e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	699b      	ldr	r3, [r3, #24]
 8004626:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800462a:	2b00      	cmp	r3, #0
 800462c:	d003      	beq.n	8004636 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f000 f8c3 	bl	80047ba <HAL_TIM_IC_CaptureCallback>
 8004634:	e005      	b.n	8004642 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f000 f8b5 	bl	80047a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	f000 f8c6 	bl	80047ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2200      	movs	r2, #0
 8004646:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	f003 0308 	and.w	r3, r3, #8
 800464e:	2b00      	cmp	r3, #0
 8004650:	d020      	beq.n	8004694 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	f003 0308 	and.w	r3, r3, #8
 8004658:	2b00      	cmp	r3, #0
 800465a:	d01b      	beq.n	8004694 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f06f 0208 	mvn.w	r2, #8
 8004664:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2204      	movs	r2, #4
 800466a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	69db      	ldr	r3, [r3, #28]
 8004672:	f003 0303 	and.w	r3, r3, #3
 8004676:	2b00      	cmp	r3, #0
 8004678:	d003      	beq.n	8004682 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f000 f89d 	bl	80047ba <HAL_TIM_IC_CaptureCallback>
 8004680:	e005      	b.n	800468e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f000 f88f 	bl	80047a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	f000 f8a0 	bl	80047ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	f003 0310 	and.w	r3, r3, #16
 800469a:	2b00      	cmp	r3, #0
 800469c:	d020      	beq.n	80046e0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	f003 0310 	and.w	r3, r3, #16
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d01b      	beq.n	80046e0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f06f 0210 	mvn.w	r2, #16
 80046b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2208      	movs	r2, #8
 80046b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	69db      	ldr	r3, [r3, #28]
 80046be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d003      	beq.n	80046ce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f000 f877 	bl	80047ba <HAL_TIM_IC_CaptureCallback>
 80046cc:	e005      	b.n	80046da <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f000 f869 	bl	80047a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046d4:	6878      	ldr	r0, [r7, #4]
 80046d6:	f000 f87a 	bl	80047ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	f003 0301 	and.w	r3, r3, #1
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d00c      	beq.n	8004704 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	f003 0301 	and.w	r3, r3, #1
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d007      	beq.n	8004704 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f06f 0201 	mvn.w	r2, #1
 80046fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f7fd f960 	bl	80019c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800470a:	2b00      	cmp	r3, #0
 800470c:	d104      	bne.n	8004718 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004714:	2b00      	cmp	r3, #0
 8004716:	d00c      	beq.n	8004732 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800471e:	2b00      	cmp	r3, #0
 8004720:	d007      	beq.n	8004732 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800472a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	f000 f90d 	bl	800494c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004738:	2b00      	cmp	r3, #0
 800473a:	d00c      	beq.n	8004756 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004742:	2b00      	cmp	r3, #0
 8004744:	d007      	beq.n	8004756 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800474e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	f000 f905 	bl	8004960 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800475c:	2b00      	cmp	r3, #0
 800475e:	d00c      	beq.n	800477a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004766:	2b00      	cmp	r3, #0
 8004768:	d007      	beq.n	800477a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004772:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004774:	6878      	ldr	r0, [r7, #4]
 8004776:	f000 f834 	bl	80047e2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	f003 0320 	and.w	r3, r3, #32
 8004780:	2b00      	cmp	r3, #0
 8004782:	d00c      	beq.n	800479e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f003 0320 	and.w	r3, r3, #32
 800478a:	2b00      	cmp	r3, #0
 800478c:	d007      	beq.n	800479e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f06f 0220 	mvn.w	r2, #32
 8004796:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004798:	6878      	ldr	r0, [r7, #4]
 800479a:	f000 f8cd 	bl	8004938 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800479e:	bf00      	nop
 80047a0:	3710      	adds	r7, #16
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}

080047a6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047a6:	b480      	push	{r7}
 80047a8:	b083      	sub	sp, #12
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80047ae:	bf00      	nop
 80047b0:	370c      	adds	r7, #12
 80047b2:	46bd      	mov	sp, r7
 80047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b8:	4770      	bx	lr

080047ba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047ba:	b480      	push	{r7}
 80047bc:	b083      	sub	sp, #12
 80047be:	af00      	add	r7, sp, #0
 80047c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80047c2:	bf00      	nop
 80047c4:	370c      	adds	r7, #12
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr

080047ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80047ce:	b480      	push	{r7}
 80047d0:	b083      	sub	sp, #12
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047d6:	bf00      	nop
 80047d8:	370c      	adds	r7, #12
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr

080047e2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80047e2:	b480      	push	{r7}
 80047e4:	b083      	sub	sp, #12
 80047e6:	af00      	add	r7, sp, #0
 80047e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80047ea:	bf00      	nop
 80047ec:	370c      	adds	r7, #12
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr
	...

080047f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b085      	sub	sp, #20
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
 8004800:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	4a43      	ldr	r2, [pc, #268]	@ (8004918 <TIM_Base_SetConfig+0x120>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d013      	beq.n	8004838 <TIM_Base_SetConfig+0x40>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004816:	d00f      	beq.n	8004838 <TIM_Base_SetConfig+0x40>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	4a40      	ldr	r2, [pc, #256]	@ (800491c <TIM_Base_SetConfig+0x124>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d00b      	beq.n	8004838 <TIM_Base_SetConfig+0x40>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	4a3f      	ldr	r2, [pc, #252]	@ (8004920 <TIM_Base_SetConfig+0x128>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d007      	beq.n	8004838 <TIM_Base_SetConfig+0x40>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	4a3e      	ldr	r2, [pc, #248]	@ (8004924 <TIM_Base_SetConfig+0x12c>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d003      	beq.n	8004838 <TIM_Base_SetConfig+0x40>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	4a3d      	ldr	r2, [pc, #244]	@ (8004928 <TIM_Base_SetConfig+0x130>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d108      	bne.n	800484a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800483e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	68fa      	ldr	r2, [r7, #12]
 8004846:	4313      	orrs	r3, r2
 8004848:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	4a32      	ldr	r2, [pc, #200]	@ (8004918 <TIM_Base_SetConfig+0x120>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d01f      	beq.n	8004892 <TIM_Base_SetConfig+0x9a>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004858:	d01b      	beq.n	8004892 <TIM_Base_SetConfig+0x9a>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4a2f      	ldr	r2, [pc, #188]	@ (800491c <TIM_Base_SetConfig+0x124>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d017      	beq.n	8004892 <TIM_Base_SetConfig+0x9a>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	4a2e      	ldr	r2, [pc, #184]	@ (8004920 <TIM_Base_SetConfig+0x128>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d013      	beq.n	8004892 <TIM_Base_SetConfig+0x9a>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a2d      	ldr	r2, [pc, #180]	@ (8004924 <TIM_Base_SetConfig+0x12c>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d00f      	beq.n	8004892 <TIM_Base_SetConfig+0x9a>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	4a2c      	ldr	r2, [pc, #176]	@ (8004928 <TIM_Base_SetConfig+0x130>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d00b      	beq.n	8004892 <TIM_Base_SetConfig+0x9a>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4a2b      	ldr	r2, [pc, #172]	@ (800492c <TIM_Base_SetConfig+0x134>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d007      	beq.n	8004892 <TIM_Base_SetConfig+0x9a>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	4a2a      	ldr	r2, [pc, #168]	@ (8004930 <TIM_Base_SetConfig+0x138>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d003      	beq.n	8004892 <TIM_Base_SetConfig+0x9a>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4a29      	ldr	r2, [pc, #164]	@ (8004934 <TIM_Base_SetConfig+0x13c>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d108      	bne.n	80048a4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004898:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	68db      	ldr	r3, [r3, #12]
 800489e:	68fa      	ldr	r2, [r7, #12]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	695b      	ldr	r3, [r3, #20]
 80048ae:	4313      	orrs	r3, r2
 80048b0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	689a      	ldr	r2, [r3, #8]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	4a14      	ldr	r2, [pc, #80]	@ (8004918 <TIM_Base_SetConfig+0x120>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d00f      	beq.n	80048ea <TIM_Base_SetConfig+0xf2>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4a16      	ldr	r2, [pc, #88]	@ (8004928 <TIM_Base_SetConfig+0x130>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d00b      	beq.n	80048ea <TIM_Base_SetConfig+0xf2>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a15      	ldr	r2, [pc, #84]	@ (800492c <TIM_Base_SetConfig+0x134>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d007      	beq.n	80048ea <TIM_Base_SetConfig+0xf2>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	4a14      	ldr	r2, [pc, #80]	@ (8004930 <TIM_Base_SetConfig+0x138>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d003      	beq.n	80048ea <TIM_Base_SetConfig+0xf2>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	4a13      	ldr	r2, [pc, #76]	@ (8004934 <TIM_Base_SetConfig+0x13c>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d103      	bne.n	80048f2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	691a      	ldr	r2, [r3, #16]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f043 0204 	orr.w	r2, r3, #4
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2201      	movs	r2, #1
 8004902:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	68fa      	ldr	r2, [r7, #12]
 8004908:	601a      	str	r2, [r3, #0]
}
 800490a:	bf00      	nop
 800490c:	3714      	adds	r7, #20
 800490e:	46bd      	mov	sp, r7
 8004910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004914:	4770      	bx	lr
 8004916:	bf00      	nop
 8004918:	40012c00 	.word	0x40012c00
 800491c:	40000400 	.word	0x40000400
 8004920:	40000800 	.word	0x40000800
 8004924:	40000c00 	.word	0x40000c00
 8004928:	40013400 	.word	0x40013400
 800492c:	40014000 	.word	0x40014000
 8004930:	40014400 	.word	0x40014400
 8004934:	40014800 	.word	0x40014800

08004938 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004938:	b480      	push	{r7}
 800493a:	b083      	sub	sp, #12
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004940:	bf00      	nop
 8004942:	370c      	adds	r7, #12
 8004944:	46bd      	mov	sp, r7
 8004946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494a:	4770      	bx	lr

0800494c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800494c:	b480      	push	{r7}
 800494e:	b083      	sub	sp, #12
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004954:	bf00      	nop
 8004956:	370c      	adds	r7, #12
 8004958:	46bd      	mov	sp, r7
 800495a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495e:	4770      	bx	lr

08004960 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004960:	b480      	push	{r7}
 8004962:	b083      	sub	sp, #12
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004968:	bf00      	nop
 800496a:	370c      	adds	r7, #12
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr

08004974 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b082      	sub	sp, #8
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d101      	bne.n	8004986 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e040      	b.n	8004a08 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800498a:	2b00      	cmp	r3, #0
 800498c:	d106      	bne.n	800499c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2200      	movs	r2, #0
 8004992:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f7fd fa38 	bl	8001e0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2224      	movs	r2, #36	@ 0x24
 80049a0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f022 0201 	bic.w	r2, r2, #1
 80049b0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d002      	beq.n	80049c0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f000 feb0 	bl	8005720 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	f000 fbf5 	bl	80051b0 <UART_SetConfig>
 80049c6:	4603      	mov	r3, r0
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d101      	bne.n	80049d0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	e01b      	b.n	8004a08 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	685a      	ldr	r2, [r3, #4]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80049de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	689a      	ldr	r2, [r3, #8]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80049ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f042 0201 	orr.w	r2, r2, #1
 80049fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a00:	6878      	ldr	r0, [r7, #4]
 8004a02:	f000 ff2f 	bl	8005864 <UART_CheckIdleState>
 8004a06:	4603      	mov	r3, r0
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3708      	adds	r7, #8
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}

08004a10 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b08b      	sub	sp, #44	@ 0x2c
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	60f8      	str	r0, [r7, #12]
 8004a18:	60b9      	str	r1, [r7, #8]
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a22:	2b20      	cmp	r3, #32
 8004a24:	d147      	bne.n	8004ab6 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d002      	beq.n	8004a32 <HAL_UART_Transmit_IT+0x22>
 8004a2c:	88fb      	ldrh	r3, [r7, #6]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d101      	bne.n	8004a36 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e040      	b.n	8004ab8 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	68ba      	ldr	r2, [r7, #8]
 8004a3a:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	88fa      	ldrh	r2, [r7, #6]
 8004a40:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	88fa      	ldrh	r2, [r7, #6]
 8004a48:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2221      	movs	r2, #33	@ 0x21
 8004a5e:	67da      	str	r2, [r3, #124]	@ 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a68:	d107      	bne.n	8004a7a <HAL_UART_Transmit_IT+0x6a>
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	691b      	ldr	r3, [r3, #16]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d103      	bne.n	8004a7a <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	4a13      	ldr	r2, [pc, #76]	@ (8004ac4 <HAL_UART_Transmit_IT+0xb4>)
 8004a76:	66da      	str	r2, [r3, #108]	@ 0x6c
 8004a78:	e002      	b.n	8004a80 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	4a12      	ldr	r2, [pc, #72]	@ (8004ac8 <HAL_UART_Transmit_IT+0xb8>)
 8004a7e:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	e853 3f00 	ldrex	r3, [r3]
 8004a8c:	613b      	str	r3, [r7, #16]
   return(result);
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a94:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a9e:	623b      	str	r3, [r7, #32]
 8004aa0:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aa2:	69f9      	ldr	r1, [r7, #28]
 8004aa4:	6a3a      	ldr	r2, [r7, #32]
 8004aa6:	e841 2300 	strex	r3, r2, [r1]
 8004aaa:	61bb      	str	r3, [r7, #24]
   return(result);
 8004aac:	69bb      	ldr	r3, [r7, #24]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1e6      	bne.n	8004a80 <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	e000      	b.n	8004ab8 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8004ab6:	2302      	movs	r3, #2
  }
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	372c      	adds	r7, #44	@ 0x2c
 8004abc:	46bd      	mov	sp, r7
 8004abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac2:	4770      	bx	lr
 8004ac4:	08005db7 	.word	0x08005db7
 8004ac8:	08005d01 	.word	0x08005d01

08004acc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b08a      	sub	sp, #40	@ 0x28
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	60f8      	str	r0, [r7, #12]
 8004ad4:	60b9      	str	r1, [r7, #8]
 8004ad6:	4613      	mov	r3, r2
 8004ad8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ae0:	2b20      	cmp	r3, #32
 8004ae2:	d137      	bne.n	8004b54 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d002      	beq.n	8004af0 <HAL_UART_Receive_IT+0x24>
 8004aea:	88fb      	ldrh	r3, [r7, #6]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d101      	bne.n	8004af4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	e030      	b.n	8004b56 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2200      	movs	r2, #0
 8004af8:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a18      	ldr	r2, [pc, #96]	@ (8004b60 <HAL_UART_Receive_IT+0x94>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d01f      	beq.n	8004b44 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d018      	beq.n	8004b44 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	e853 3f00 	ldrex	r3, [r3]
 8004b1e:	613b      	str	r3, [r7, #16]
   return(result);
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004b26:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	461a      	mov	r2, r3
 8004b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b30:	623b      	str	r3, [r7, #32]
 8004b32:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b34:	69f9      	ldr	r1, [r7, #28]
 8004b36:	6a3a      	ldr	r2, [r7, #32]
 8004b38:	e841 2300 	strex	r3, r2, [r1]
 8004b3c:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b3e:	69bb      	ldr	r3, [r7, #24]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d1e6      	bne.n	8004b12 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004b44:	88fb      	ldrh	r3, [r7, #6]
 8004b46:	461a      	mov	r2, r3
 8004b48:	68b9      	ldr	r1, [r7, #8]
 8004b4a:	68f8      	ldr	r0, [r7, #12]
 8004b4c:	f000 ffa0 	bl	8005a90 <UART_Start_Receive_IT>
 8004b50:	4603      	mov	r3, r0
 8004b52:	e000      	b.n	8004b56 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004b54:	2302      	movs	r3, #2
  }
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	3728      	adds	r7, #40	@ 0x28
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}
 8004b5e:	bf00      	nop
 8004b60:	40008000 	.word	0x40008000

08004b64 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b0ba      	sub	sp, #232	@ 0xe8
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	69db      	ldr	r3, [r3, #28]
 8004b72:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004b8a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004b8e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004b92:	4013      	ands	r3, r2
 8004b94:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004b98:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d115      	bne.n	8004bcc <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004ba0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ba4:	f003 0320 	and.w	r3, r3, #32
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d00f      	beq.n	8004bcc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004bac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004bb0:	f003 0320 	and.w	r3, r3, #32
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d009      	beq.n	8004bcc <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	f000 82ca 	beq.w	8005156 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	4798      	blx	r3
      }
      return;
 8004bca:	e2c4      	b.n	8005156 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004bcc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	f000 8117 	beq.w	8004e04 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004bd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004bda:	f003 0301 	and.w	r3, r3, #1
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d106      	bne.n	8004bf0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004be2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004be6:	4b85      	ldr	r3, [pc, #532]	@ (8004dfc <HAL_UART_IRQHandler+0x298>)
 8004be8:	4013      	ands	r3, r2
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	f000 810a 	beq.w	8004e04 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004bf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bf4:	f003 0301 	and.w	r3, r3, #1
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d011      	beq.n	8004c20 <HAL_UART_IRQHandler+0xbc>
 8004bfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d00b      	beq.n	8004c20 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c16:	f043 0201 	orr.w	r2, r3, #1
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004c20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c24:	f003 0302 	and.w	r3, r3, #2
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d011      	beq.n	8004c50 <HAL_UART_IRQHandler+0xec>
 8004c2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c30:	f003 0301 	and.w	r3, r3, #1
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d00b      	beq.n	8004c50 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	2202      	movs	r2, #2
 8004c3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c46:	f043 0204 	orr.w	r2, r3, #4
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004c50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c54:	f003 0304 	and.w	r3, r3, #4
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d011      	beq.n	8004c80 <HAL_UART_IRQHandler+0x11c>
 8004c5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c60:	f003 0301 	and.w	r3, r3, #1
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d00b      	beq.n	8004c80 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	2204      	movs	r2, #4
 8004c6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c76:	f043 0202 	orr.w	r2, r3, #2
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004c80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c84:	f003 0308 	and.w	r3, r3, #8
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d017      	beq.n	8004cbc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004c8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c90:	f003 0320 	and.w	r3, r3, #32
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d105      	bne.n	8004ca4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004c98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c9c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d00b      	beq.n	8004cbc <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	2208      	movs	r2, #8
 8004caa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cb2:	f043 0208 	orr.w	r2, r3, #8
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004cbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cc0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d012      	beq.n	8004cee <HAL_UART_IRQHandler+0x18a>
 8004cc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ccc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d00c      	beq.n	8004cee <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004cdc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ce4:	f043 0220 	orr.w	r2, r3, #32
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	f000 8230 	beq.w	800515a <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004cfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cfe:	f003 0320 	and.w	r3, r3, #32
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d00d      	beq.n	8004d22 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004d06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d0a:	f003 0320 	and.w	r3, r3, #32
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d007      	beq.n	8004d22 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d003      	beq.n	8004d22 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d28:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d36:	2b40      	cmp	r3, #64	@ 0x40
 8004d38:	d005      	beq.n	8004d46 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004d3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d3e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d04f      	beq.n	8004de6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f000 ff68 	bl	8005c1c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d56:	2b40      	cmp	r3, #64	@ 0x40
 8004d58:	d141      	bne.n	8004dde <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	3308      	adds	r3, #8
 8004d60:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d64:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004d68:	e853 3f00 	ldrex	r3, [r3]
 8004d6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004d70:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004d74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d78:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	3308      	adds	r3, #8
 8004d82:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004d86:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004d8a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d8e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004d92:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004d96:	e841 2300 	strex	r3, r2, [r1]
 8004d9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004d9e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d1d9      	bne.n	8004d5a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d013      	beq.n	8004dd6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004db2:	4a13      	ldr	r2, [pc, #76]	@ (8004e00 <HAL_UART_IRQHandler+0x29c>)
 8004db4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f7fd fa17 	bl	80021ee <HAL_DMA_Abort_IT>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d017      	beq.n	8004df6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dcc:	687a      	ldr	r2, [r7, #4]
 8004dce:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004dd0:	4610      	mov	r0, r2
 8004dd2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dd4:	e00f      	b.n	8004df6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f000 f9d4 	bl	8005184 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ddc:	e00b      	b.n	8004df6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f000 f9d0 	bl	8005184 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004de4:	e007      	b.n	8004df6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f000 f9cc 	bl	8005184 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004df4:	e1b1      	b.n	800515a <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004df6:	bf00      	nop
    return;
 8004df8:	e1af      	b.n	800515a <HAL_UART_IRQHandler+0x5f6>
 8004dfa:	bf00      	nop
 8004dfc:	04000120 	.word	0x04000120
 8004e00:	08005ce5 	.word	0x08005ce5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	f040 816a 	bne.w	80050e2 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004e0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e12:	f003 0310 	and.w	r3, r3, #16
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	f000 8163 	beq.w	80050e2 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004e1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e20:	f003 0310 	and.w	r3, r3, #16
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	f000 815c 	beq.w	80050e2 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	2210      	movs	r2, #16
 8004e30:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e3c:	2b40      	cmp	r3, #64	@ 0x40
 8004e3e:	f040 80d4 	bne.w	8004fea <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004e4e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	f000 80ad 	beq.w	8004fb2 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004e5e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004e62:	429a      	cmp	r2, r3
 8004e64:	f080 80a5 	bcs.w	8004fb2 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004e6e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f003 0320 	and.w	r3, r3, #32
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	f040 8086 	bne.w	8004f90 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e8c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004e90:	e853 3f00 	ldrex	r3, [r3]
 8004e94:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004e98:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004e9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ea0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004eae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004eb2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eb6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004eba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004ebe:	e841 2300 	strex	r3, r2, [r1]
 8004ec2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004ec6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d1da      	bne.n	8004e84 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	3308      	adds	r3, #8
 8004ed4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ed6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004ed8:	e853 3f00 	ldrex	r3, [r3]
 8004edc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004ede:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004ee0:	f023 0301 	bic.w	r3, r3, #1
 8004ee4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	3308      	adds	r3, #8
 8004eee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004ef2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004ef6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004efa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004efe:	e841 2300 	strex	r3, r2, [r1]
 8004f02:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004f04:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d1e1      	bne.n	8004ece <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	3308      	adds	r3, #8
 8004f10:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f12:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004f14:	e853 3f00 	ldrex	r3, [r3]
 8004f18:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004f1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f20:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	3308      	adds	r3, #8
 8004f2a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004f2e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004f30:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f32:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004f34:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004f36:	e841 2300 	strex	r3, r2, [r1]
 8004f3a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004f3c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d1e3      	bne.n	8004f0a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2220      	movs	r2, #32
 8004f46:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f58:	e853 3f00 	ldrex	r3, [r3]
 8004f5c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004f5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f60:	f023 0310 	bic.w	r3, r3, #16
 8004f64:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f72:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004f74:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f76:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004f78:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004f7a:	e841 2300 	strex	r3, r2, [r1]
 8004f7e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004f80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d1e4      	bne.n	8004f50 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f7fd f8ee 	bl	800216c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2202      	movs	r2, #2
 8004f94:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004fa2:	b29b      	uxth	r3, r3
 8004fa4:	1ad3      	subs	r3, r2, r3
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	4619      	mov	r1, r3
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f000 f8f4 	bl	8005198 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004fb0:	e0d5      	b.n	800515e <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004fb8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	f040 80ce 	bne.w	800515e <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f003 0320 	and.w	r3, r3, #32
 8004fce:	2b20      	cmp	r3, #32
 8004fd0:	f040 80c5 	bne.w	800515e <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2202      	movs	r2, #2
 8004fd8:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004fe0:	4619      	mov	r1, r3
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f000 f8d8 	bl	8005198 <HAL_UARTEx_RxEventCallback>
      return;
 8004fe8:	e0b9      	b.n	800515e <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005004:	b29b      	uxth	r3, r3
 8005006:	2b00      	cmp	r3, #0
 8005008:	f000 80ab 	beq.w	8005162 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 800500c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005010:	2b00      	cmp	r3, #0
 8005012:	f000 80a6 	beq.w	8005162 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800501c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800501e:	e853 3f00 	ldrex	r3, [r3]
 8005022:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005024:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005026:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800502a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	461a      	mov	r2, r3
 8005034:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005038:	647b      	str	r3, [r7, #68]	@ 0x44
 800503a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800503c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800503e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005040:	e841 2300 	strex	r3, r2, [r1]
 8005044:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005046:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005048:	2b00      	cmp	r3, #0
 800504a:	d1e4      	bne.n	8005016 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	3308      	adds	r3, #8
 8005052:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005056:	e853 3f00 	ldrex	r3, [r3]
 800505a:	623b      	str	r3, [r7, #32]
   return(result);
 800505c:	6a3b      	ldr	r3, [r7, #32]
 800505e:	f023 0301 	bic.w	r3, r3, #1
 8005062:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	3308      	adds	r3, #8
 800506c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005070:	633a      	str	r2, [r7, #48]	@ 0x30
 8005072:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005074:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005076:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005078:	e841 2300 	strex	r3, r2, [r1]
 800507c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800507e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005080:	2b00      	cmp	r3, #0
 8005082:	d1e3      	bne.n	800504c <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2220      	movs	r2, #32
 8005088:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2200      	movs	r2, #0
 8005090:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2200      	movs	r2, #0
 8005096:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800509e:	693b      	ldr	r3, [r7, #16]
 80050a0:	e853 3f00 	ldrex	r3, [r3]
 80050a4:	60fb      	str	r3, [r7, #12]
   return(result);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	f023 0310 	bic.w	r3, r3, #16
 80050ac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	461a      	mov	r2, r3
 80050b6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80050ba:	61fb      	str	r3, [r7, #28]
 80050bc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050be:	69b9      	ldr	r1, [r7, #24]
 80050c0:	69fa      	ldr	r2, [r7, #28]
 80050c2:	e841 2300 	strex	r3, r2, [r1]
 80050c6:	617b      	str	r3, [r7, #20]
   return(result);
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d1e4      	bne.n	8005098 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2202      	movs	r2, #2
 80050d2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80050d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80050d8:	4619      	mov	r1, r3
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 f85c 	bl	8005198 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80050e0:	e03f      	b.n	8005162 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80050e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d00e      	beq.n	800510c <HAL_UART_IRQHandler+0x5a8>
 80050ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d008      	beq.n	800510c <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005102:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005104:	6878      	ldr	r0, [r7, #4]
 8005106:	f001 f899 	bl	800623c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800510a:	e02d      	b.n	8005168 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800510c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005110:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005114:	2b00      	cmp	r3, #0
 8005116:	d00e      	beq.n	8005136 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005118:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800511c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005120:	2b00      	cmp	r3, #0
 8005122:	d008      	beq.n	8005136 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005128:	2b00      	cmp	r3, #0
 800512a:	d01c      	beq.n	8005166 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005130:	6878      	ldr	r0, [r7, #4]
 8005132:	4798      	blx	r3
    }
    return;
 8005134:	e017      	b.n	8005166 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005136:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800513a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800513e:	2b00      	cmp	r3, #0
 8005140:	d012      	beq.n	8005168 <HAL_UART_IRQHandler+0x604>
 8005142:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005146:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800514a:	2b00      	cmp	r3, #0
 800514c:	d00c      	beq.n	8005168 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f000 fe91 	bl	8005e76 <UART_EndTransmit_IT>
    return;
 8005154:	e008      	b.n	8005168 <HAL_UART_IRQHandler+0x604>
      return;
 8005156:	bf00      	nop
 8005158:	e006      	b.n	8005168 <HAL_UART_IRQHandler+0x604>
    return;
 800515a:	bf00      	nop
 800515c:	e004      	b.n	8005168 <HAL_UART_IRQHandler+0x604>
      return;
 800515e:	bf00      	nop
 8005160:	e002      	b.n	8005168 <HAL_UART_IRQHandler+0x604>
      return;
 8005162:	bf00      	nop
 8005164:	e000      	b.n	8005168 <HAL_UART_IRQHandler+0x604>
    return;
 8005166:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005168:	37e8      	adds	r7, #232	@ 0xe8
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
 800516e:	bf00      	nop

08005170 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005170:	b480      	push	{r7}
 8005172:	b083      	sub	sp, #12
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005178:	bf00      	nop
 800517a:	370c      	adds	r7, #12
 800517c:	46bd      	mov	sp, r7
 800517e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005182:	4770      	bx	lr

08005184 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005184:	b480      	push	{r7}
 8005186:	b083      	sub	sp, #12
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800518c:	bf00      	nop
 800518e:	370c      	adds	r7, #12
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr

08005198 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005198:	b480      	push	{r7}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	460b      	mov	r3, r1
 80051a2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80051a4:	bf00      	nop
 80051a6:	370c      	adds	r7, #12
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80051b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051b4:	b08a      	sub	sp, #40	@ 0x28
 80051b6:	af00      	add	r7, sp, #0
 80051b8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80051ba:	2300      	movs	r3, #0
 80051bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	689a      	ldr	r2, [r3, #8]
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	691b      	ldr	r3, [r3, #16]
 80051c8:	431a      	orrs	r2, r3
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	695b      	ldr	r3, [r3, #20]
 80051ce:	431a      	orrs	r2, r3
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	69db      	ldr	r3, [r3, #28]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	4ba4      	ldr	r3, [pc, #656]	@ (8005470 <UART_SetConfig+0x2c0>)
 80051e0:	4013      	ands	r3, r2
 80051e2:	68fa      	ldr	r2, [r7, #12]
 80051e4:	6812      	ldr	r2, [r2, #0]
 80051e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80051e8:	430b      	orrs	r3, r1
 80051ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	68da      	ldr	r2, [r3, #12]
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	430a      	orrs	r2, r1
 8005200:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	699b      	ldr	r3, [r3, #24]
 8005206:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a99      	ldr	r2, [pc, #612]	@ (8005474 <UART_SetConfig+0x2c4>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d004      	beq.n	800521c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	6a1b      	ldr	r3, [r3, #32]
 8005216:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005218:	4313      	orrs	r3, r2
 800521a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800522c:	430a      	orrs	r2, r1
 800522e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a90      	ldr	r2, [pc, #576]	@ (8005478 <UART_SetConfig+0x2c8>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d126      	bne.n	8005288 <UART_SetConfig+0xd8>
 800523a:	4b90      	ldr	r3, [pc, #576]	@ (800547c <UART_SetConfig+0x2cc>)
 800523c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005240:	f003 0303 	and.w	r3, r3, #3
 8005244:	2b03      	cmp	r3, #3
 8005246:	d81b      	bhi.n	8005280 <UART_SetConfig+0xd0>
 8005248:	a201      	add	r2, pc, #4	@ (adr r2, 8005250 <UART_SetConfig+0xa0>)
 800524a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800524e:	bf00      	nop
 8005250:	08005261 	.word	0x08005261
 8005254:	08005271 	.word	0x08005271
 8005258:	08005269 	.word	0x08005269
 800525c:	08005279 	.word	0x08005279
 8005260:	2301      	movs	r3, #1
 8005262:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005266:	e116      	b.n	8005496 <UART_SetConfig+0x2e6>
 8005268:	2302      	movs	r3, #2
 800526a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800526e:	e112      	b.n	8005496 <UART_SetConfig+0x2e6>
 8005270:	2304      	movs	r3, #4
 8005272:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005276:	e10e      	b.n	8005496 <UART_SetConfig+0x2e6>
 8005278:	2308      	movs	r3, #8
 800527a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800527e:	e10a      	b.n	8005496 <UART_SetConfig+0x2e6>
 8005280:	2310      	movs	r3, #16
 8005282:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005286:	e106      	b.n	8005496 <UART_SetConfig+0x2e6>
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a7c      	ldr	r2, [pc, #496]	@ (8005480 <UART_SetConfig+0x2d0>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d138      	bne.n	8005304 <UART_SetConfig+0x154>
 8005292:	4b7a      	ldr	r3, [pc, #488]	@ (800547c <UART_SetConfig+0x2cc>)
 8005294:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005298:	f003 030c 	and.w	r3, r3, #12
 800529c:	2b0c      	cmp	r3, #12
 800529e:	d82d      	bhi.n	80052fc <UART_SetConfig+0x14c>
 80052a0:	a201      	add	r2, pc, #4	@ (adr r2, 80052a8 <UART_SetConfig+0xf8>)
 80052a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052a6:	bf00      	nop
 80052a8:	080052dd 	.word	0x080052dd
 80052ac:	080052fd 	.word	0x080052fd
 80052b0:	080052fd 	.word	0x080052fd
 80052b4:	080052fd 	.word	0x080052fd
 80052b8:	080052ed 	.word	0x080052ed
 80052bc:	080052fd 	.word	0x080052fd
 80052c0:	080052fd 	.word	0x080052fd
 80052c4:	080052fd 	.word	0x080052fd
 80052c8:	080052e5 	.word	0x080052e5
 80052cc:	080052fd 	.word	0x080052fd
 80052d0:	080052fd 	.word	0x080052fd
 80052d4:	080052fd 	.word	0x080052fd
 80052d8:	080052f5 	.word	0x080052f5
 80052dc:	2300      	movs	r3, #0
 80052de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052e2:	e0d8      	b.n	8005496 <UART_SetConfig+0x2e6>
 80052e4:	2302      	movs	r3, #2
 80052e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052ea:	e0d4      	b.n	8005496 <UART_SetConfig+0x2e6>
 80052ec:	2304      	movs	r3, #4
 80052ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052f2:	e0d0      	b.n	8005496 <UART_SetConfig+0x2e6>
 80052f4:	2308      	movs	r3, #8
 80052f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052fa:	e0cc      	b.n	8005496 <UART_SetConfig+0x2e6>
 80052fc:	2310      	movs	r3, #16
 80052fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005302:	e0c8      	b.n	8005496 <UART_SetConfig+0x2e6>
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a5e      	ldr	r2, [pc, #376]	@ (8005484 <UART_SetConfig+0x2d4>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d125      	bne.n	800535a <UART_SetConfig+0x1aa>
 800530e:	4b5b      	ldr	r3, [pc, #364]	@ (800547c <UART_SetConfig+0x2cc>)
 8005310:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005314:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005318:	2b30      	cmp	r3, #48	@ 0x30
 800531a:	d016      	beq.n	800534a <UART_SetConfig+0x19a>
 800531c:	2b30      	cmp	r3, #48	@ 0x30
 800531e:	d818      	bhi.n	8005352 <UART_SetConfig+0x1a2>
 8005320:	2b20      	cmp	r3, #32
 8005322:	d00a      	beq.n	800533a <UART_SetConfig+0x18a>
 8005324:	2b20      	cmp	r3, #32
 8005326:	d814      	bhi.n	8005352 <UART_SetConfig+0x1a2>
 8005328:	2b00      	cmp	r3, #0
 800532a:	d002      	beq.n	8005332 <UART_SetConfig+0x182>
 800532c:	2b10      	cmp	r3, #16
 800532e:	d008      	beq.n	8005342 <UART_SetConfig+0x192>
 8005330:	e00f      	b.n	8005352 <UART_SetConfig+0x1a2>
 8005332:	2300      	movs	r3, #0
 8005334:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005338:	e0ad      	b.n	8005496 <UART_SetConfig+0x2e6>
 800533a:	2302      	movs	r3, #2
 800533c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005340:	e0a9      	b.n	8005496 <UART_SetConfig+0x2e6>
 8005342:	2304      	movs	r3, #4
 8005344:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005348:	e0a5      	b.n	8005496 <UART_SetConfig+0x2e6>
 800534a:	2308      	movs	r3, #8
 800534c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005350:	e0a1      	b.n	8005496 <UART_SetConfig+0x2e6>
 8005352:	2310      	movs	r3, #16
 8005354:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005358:	e09d      	b.n	8005496 <UART_SetConfig+0x2e6>
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a4a      	ldr	r2, [pc, #296]	@ (8005488 <UART_SetConfig+0x2d8>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d125      	bne.n	80053b0 <UART_SetConfig+0x200>
 8005364:	4b45      	ldr	r3, [pc, #276]	@ (800547c <UART_SetConfig+0x2cc>)
 8005366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800536a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800536e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005370:	d016      	beq.n	80053a0 <UART_SetConfig+0x1f0>
 8005372:	2bc0      	cmp	r3, #192	@ 0xc0
 8005374:	d818      	bhi.n	80053a8 <UART_SetConfig+0x1f8>
 8005376:	2b80      	cmp	r3, #128	@ 0x80
 8005378:	d00a      	beq.n	8005390 <UART_SetConfig+0x1e0>
 800537a:	2b80      	cmp	r3, #128	@ 0x80
 800537c:	d814      	bhi.n	80053a8 <UART_SetConfig+0x1f8>
 800537e:	2b00      	cmp	r3, #0
 8005380:	d002      	beq.n	8005388 <UART_SetConfig+0x1d8>
 8005382:	2b40      	cmp	r3, #64	@ 0x40
 8005384:	d008      	beq.n	8005398 <UART_SetConfig+0x1e8>
 8005386:	e00f      	b.n	80053a8 <UART_SetConfig+0x1f8>
 8005388:	2300      	movs	r3, #0
 800538a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800538e:	e082      	b.n	8005496 <UART_SetConfig+0x2e6>
 8005390:	2302      	movs	r3, #2
 8005392:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005396:	e07e      	b.n	8005496 <UART_SetConfig+0x2e6>
 8005398:	2304      	movs	r3, #4
 800539a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800539e:	e07a      	b.n	8005496 <UART_SetConfig+0x2e6>
 80053a0:	2308      	movs	r3, #8
 80053a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053a6:	e076      	b.n	8005496 <UART_SetConfig+0x2e6>
 80053a8:	2310      	movs	r3, #16
 80053aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053ae:	e072      	b.n	8005496 <UART_SetConfig+0x2e6>
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a35      	ldr	r2, [pc, #212]	@ (800548c <UART_SetConfig+0x2dc>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d12a      	bne.n	8005410 <UART_SetConfig+0x260>
 80053ba:	4b30      	ldr	r3, [pc, #192]	@ (800547c <UART_SetConfig+0x2cc>)
 80053bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053c8:	d01a      	beq.n	8005400 <UART_SetConfig+0x250>
 80053ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053ce:	d81b      	bhi.n	8005408 <UART_SetConfig+0x258>
 80053d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053d4:	d00c      	beq.n	80053f0 <UART_SetConfig+0x240>
 80053d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053da:	d815      	bhi.n	8005408 <UART_SetConfig+0x258>
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d003      	beq.n	80053e8 <UART_SetConfig+0x238>
 80053e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053e4:	d008      	beq.n	80053f8 <UART_SetConfig+0x248>
 80053e6:	e00f      	b.n	8005408 <UART_SetConfig+0x258>
 80053e8:	2300      	movs	r3, #0
 80053ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053ee:	e052      	b.n	8005496 <UART_SetConfig+0x2e6>
 80053f0:	2302      	movs	r3, #2
 80053f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053f6:	e04e      	b.n	8005496 <UART_SetConfig+0x2e6>
 80053f8:	2304      	movs	r3, #4
 80053fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053fe:	e04a      	b.n	8005496 <UART_SetConfig+0x2e6>
 8005400:	2308      	movs	r3, #8
 8005402:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005406:	e046      	b.n	8005496 <UART_SetConfig+0x2e6>
 8005408:	2310      	movs	r3, #16
 800540a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800540e:	e042      	b.n	8005496 <UART_SetConfig+0x2e6>
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a17      	ldr	r2, [pc, #92]	@ (8005474 <UART_SetConfig+0x2c4>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d13a      	bne.n	8005490 <UART_SetConfig+0x2e0>
 800541a:	4b18      	ldr	r3, [pc, #96]	@ (800547c <UART_SetConfig+0x2cc>)
 800541c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005420:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005424:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005428:	d01a      	beq.n	8005460 <UART_SetConfig+0x2b0>
 800542a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800542e:	d81b      	bhi.n	8005468 <UART_SetConfig+0x2b8>
 8005430:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005434:	d00c      	beq.n	8005450 <UART_SetConfig+0x2a0>
 8005436:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800543a:	d815      	bhi.n	8005468 <UART_SetConfig+0x2b8>
 800543c:	2b00      	cmp	r3, #0
 800543e:	d003      	beq.n	8005448 <UART_SetConfig+0x298>
 8005440:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005444:	d008      	beq.n	8005458 <UART_SetConfig+0x2a8>
 8005446:	e00f      	b.n	8005468 <UART_SetConfig+0x2b8>
 8005448:	2300      	movs	r3, #0
 800544a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800544e:	e022      	b.n	8005496 <UART_SetConfig+0x2e6>
 8005450:	2302      	movs	r3, #2
 8005452:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005456:	e01e      	b.n	8005496 <UART_SetConfig+0x2e6>
 8005458:	2304      	movs	r3, #4
 800545a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800545e:	e01a      	b.n	8005496 <UART_SetConfig+0x2e6>
 8005460:	2308      	movs	r3, #8
 8005462:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005466:	e016      	b.n	8005496 <UART_SetConfig+0x2e6>
 8005468:	2310      	movs	r3, #16
 800546a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800546e:	e012      	b.n	8005496 <UART_SetConfig+0x2e6>
 8005470:	efff69f3 	.word	0xefff69f3
 8005474:	40008000 	.word	0x40008000
 8005478:	40013800 	.word	0x40013800
 800547c:	40021000 	.word	0x40021000
 8005480:	40004400 	.word	0x40004400
 8005484:	40004800 	.word	0x40004800
 8005488:	40004c00 	.word	0x40004c00
 800548c:	40005000 	.word	0x40005000
 8005490:	2310      	movs	r3, #16
 8005492:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a9f      	ldr	r2, [pc, #636]	@ (8005718 <UART_SetConfig+0x568>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d17a      	bne.n	8005596 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80054a0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80054a4:	2b08      	cmp	r3, #8
 80054a6:	d824      	bhi.n	80054f2 <UART_SetConfig+0x342>
 80054a8:	a201      	add	r2, pc, #4	@ (adr r2, 80054b0 <UART_SetConfig+0x300>)
 80054aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054ae:	bf00      	nop
 80054b0:	080054d5 	.word	0x080054d5
 80054b4:	080054f3 	.word	0x080054f3
 80054b8:	080054dd 	.word	0x080054dd
 80054bc:	080054f3 	.word	0x080054f3
 80054c0:	080054e3 	.word	0x080054e3
 80054c4:	080054f3 	.word	0x080054f3
 80054c8:	080054f3 	.word	0x080054f3
 80054cc:	080054f3 	.word	0x080054f3
 80054d0:	080054eb 	.word	0x080054eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054d4:	f7fd fe96 	bl	8003204 <HAL_RCC_GetPCLK1Freq>
 80054d8:	61f8      	str	r0, [r7, #28]
        break;
 80054da:	e010      	b.n	80054fe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054dc:	4b8f      	ldr	r3, [pc, #572]	@ (800571c <UART_SetConfig+0x56c>)
 80054de:	61fb      	str	r3, [r7, #28]
        break;
 80054e0:	e00d      	b.n	80054fe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054e2:	f7fd fdf7 	bl	80030d4 <HAL_RCC_GetSysClockFreq>
 80054e6:	61f8      	str	r0, [r7, #28]
        break;
 80054e8:	e009      	b.n	80054fe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054ee:	61fb      	str	r3, [r7, #28]
        break;
 80054f0:	e005      	b.n	80054fe <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80054f2:	2300      	movs	r3, #0
 80054f4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80054f6:	2301      	movs	r3, #1
 80054f8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80054fc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80054fe:	69fb      	ldr	r3, [r7, #28]
 8005500:	2b00      	cmp	r3, #0
 8005502:	f000 80fb 	beq.w	80056fc <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	685a      	ldr	r2, [r3, #4]
 800550a:	4613      	mov	r3, r2
 800550c:	005b      	lsls	r3, r3, #1
 800550e:	4413      	add	r3, r2
 8005510:	69fa      	ldr	r2, [r7, #28]
 8005512:	429a      	cmp	r2, r3
 8005514:	d305      	bcc.n	8005522 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800551c:	69fa      	ldr	r2, [r7, #28]
 800551e:	429a      	cmp	r2, r3
 8005520:	d903      	bls.n	800552a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005528:	e0e8      	b.n	80056fc <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800552a:	69fb      	ldr	r3, [r7, #28]
 800552c:	2200      	movs	r2, #0
 800552e:	461c      	mov	r4, r3
 8005530:	4615      	mov	r5, r2
 8005532:	f04f 0200 	mov.w	r2, #0
 8005536:	f04f 0300 	mov.w	r3, #0
 800553a:	022b      	lsls	r3, r5, #8
 800553c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005540:	0222      	lsls	r2, r4, #8
 8005542:	68f9      	ldr	r1, [r7, #12]
 8005544:	6849      	ldr	r1, [r1, #4]
 8005546:	0849      	lsrs	r1, r1, #1
 8005548:	2000      	movs	r0, #0
 800554a:	4688      	mov	r8, r1
 800554c:	4681      	mov	r9, r0
 800554e:	eb12 0a08 	adds.w	sl, r2, r8
 8005552:	eb43 0b09 	adc.w	fp, r3, r9
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	2200      	movs	r2, #0
 800555c:	603b      	str	r3, [r7, #0]
 800555e:	607a      	str	r2, [r7, #4]
 8005560:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005564:	4650      	mov	r0, sl
 8005566:	4659      	mov	r1, fp
 8005568:	f7fa fe32 	bl	80001d0 <__aeabi_uldivmod>
 800556c:	4602      	mov	r2, r0
 800556e:	460b      	mov	r3, r1
 8005570:	4613      	mov	r3, r2
 8005572:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005574:	69bb      	ldr	r3, [r7, #24]
 8005576:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800557a:	d308      	bcc.n	800558e <UART_SetConfig+0x3de>
 800557c:	69bb      	ldr	r3, [r7, #24]
 800557e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005582:	d204      	bcs.n	800558e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	69ba      	ldr	r2, [r7, #24]
 800558a:	60da      	str	r2, [r3, #12]
 800558c:	e0b6      	b.n	80056fc <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005594:	e0b2      	b.n	80056fc <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	69db      	ldr	r3, [r3, #28]
 800559a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800559e:	d15e      	bne.n	800565e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80055a0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80055a4:	2b08      	cmp	r3, #8
 80055a6:	d828      	bhi.n	80055fa <UART_SetConfig+0x44a>
 80055a8:	a201      	add	r2, pc, #4	@ (adr r2, 80055b0 <UART_SetConfig+0x400>)
 80055aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055ae:	bf00      	nop
 80055b0:	080055d5 	.word	0x080055d5
 80055b4:	080055dd 	.word	0x080055dd
 80055b8:	080055e5 	.word	0x080055e5
 80055bc:	080055fb 	.word	0x080055fb
 80055c0:	080055eb 	.word	0x080055eb
 80055c4:	080055fb 	.word	0x080055fb
 80055c8:	080055fb 	.word	0x080055fb
 80055cc:	080055fb 	.word	0x080055fb
 80055d0:	080055f3 	.word	0x080055f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055d4:	f7fd fe16 	bl	8003204 <HAL_RCC_GetPCLK1Freq>
 80055d8:	61f8      	str	r0, [r7, #28]
        break;
 80055da:	e014      	b.n	8005606 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055dc:	f7fd fe28 	bl	8003230 <HAL_RCC_GetPCLK2Freq>
 80055e0:	61f8      	str	r0, [r7, #28]
        break;
 80055e2:	e010      	b.n	8005606 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055e4:	4b4d      	ldr	r3, [pc, #308]	@ (800571c <UART_SetConfig+0x56c>)
 80055e6:	61fb      	str	r3, [r7, #28]
        break;
 80055e8:	e00d      	b.n	8005606 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055ea:	f7fd fd73 	bl	80030d4 <HAL_RCC_GetSysClockFreq>
 80055ee:	61f8      	str	r0, [r7, #28]
        break;
 80055f0:	e009      	b.n	8005606 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055f6:	61fb      	str	r3, [r7, #28]
        break;
 80055f8:	e005      	b.n	8005606 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80055fa:	2300      	movs	r3, #0
 80055fc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005604:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d077      	beq.n	80056fc <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800560c:	69fb      	ldr	r3, [r7, #28]
 800560e:	005a      	lsls	r2, r3, #1
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	085b      	lsrs	r3, r3, #1
 8005616:	441a      	add	r2, r3
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005620:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005622:	69bb      	ldr	r3, [r7, #24]
 8005624:	2b0f      	cmp	r3, #15
 8005626:	d916      	bls.n	8005656 <UART_SetConfig+0x4a6>
 8005628:	69bb      	ldr	r3, [r7, #24]
 800562a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800562e:	d212      	bcs.n	8005656 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005630:	69bb      	ldr	r3, [r7, #24]
 8005632:	b29b      	uxth	r3, r3
 8005634:	f023 030f 	bic.w	r3, r3, #15
 8005638:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800563a:	69bb      	ldr	r3, [r7, #24]
 800563c:	085b      	lsrs	r3, r3, #1
 800563e:	b29b      	uxth	r3, r3
 8005640:	f003 0307 	and.w	r3, r3, #7
 8005644:	b29a      	uxth	r2, r3
 8005646:	8afb      	ldrh	r3, [r7, #22]
 8005648:	4313      	orrs	r3, r2
 800564a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	8afa      	ldrh	r2, [r7, #22]
 8005652:	60da      	str	r2, [r3, #12]
 8005654:	e052      	b.n	80056fc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800565c:	e04e      	b.n	80056fc <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800565e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005662:	2b08      	cmp	r3, #8
 8005664:	d827      	bhi.n	80056b6 <UART_SetConfig+0x506>
 8005666:	a201      	add	r2, pc, #4	@ (adr r2, 800566c <UART_SetConfig+0x4bc>)
 8005668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800566c:	08005691 	.word	0x08005691
 8005670:	08005699 	.word	0x08005699
 8005674:	080056a1 	.word	0x080056a1
 8005678:	080056b7 	.word	0x080056b7
 800567c:	080056a7 	.word	0x080056a7
 8005680:	080056b7 	.word	0x080056b7
 8005684:	080056b7 	.word	0x080056b7
 8005688:	080056b7 	.word	0x080056b7
 800568c:	080056af 	.word	0x080056af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005690:	f7fd fdb8 	bl	8003204 <HAL_RCC_GetPCLK1Freq>
 8005694:	61f8      	str	r0, [r7, #28]
        break;
 8005696:	e014      	b.n	80056c2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005698:	f7fd fdca 	bl	8003230 <HAL_RCC_GetPCLK2Freq>
 800569c:	61f8      	str	r0, [r7, #28]
        break;
 800569e:	e010      	b.n	80056c2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056a0:	4b1e      	ldr	r3, [pc, #120]	@ (800571c <UART_SetConfig+0x56c>)
 80056a2:	61fb      	str	r3, [r7, #28]
        break;
 80056a4:	e00d      	b.n	80056c2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056a6:	f7fd fd15 	bl	80030d4 <HAL_RCC_GetSysClockFreq>
 80056aa:	61f8      	str	r0, [r7, #28]
        break;
 80056ac:	e009      	b.n	80056c2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056b2:	61fb      	str	r3, [r7, #28]
        break;
 80056b4:	e005      	b.n	80056c2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80056b6:	2300      	movs	r3, #0
 80056b8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80056c0:	bf00      	nop
    }

    if (pclk != 0U)
 80056c2:	69fb      	ldr	r3, [r7, #28]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d019      	beq.n	80056fc <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	085a      	lsrs	r2, r3, #1
 80056ce:	69fb      	ldr	r3, [r7, #28]
 80056d0:	441a      	add	r2, r3
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80056da:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056dc:	69bb      	ldr	r3, [r7, #24]
 80056de:	2b0f      	cmp	r3, #15
 80056e0:	d909      	bls.n	80056f6 <UART_SetConfig+0x546>
 80056e2:	69bb      	ldr	r3, [r7, #24]
 80056e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056e8:	d205      	bcs.n	80056f6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80056ea:	69bb      	ldr	r3, [r7, #24]
 80056ec:	b29a      	uxth	r2, r3
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	60da      	str	r2, [r3, #12]
 80056f4:	e002      	b.n	80056fc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2200      	movs	r2, #0
 8005700:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2200      	movs	r2, #0
 8005706:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005708:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800570c:	4618      	mov	r0, r3
 800570e:	3728      	adds	r7, #40	@ 0x28
 8005710:	46bd      	mov	sp, r7
 8005712:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005716:	bf00      	nop
 8005718:	40008000 	.word	0x40008000
 800571c:	00f42400 	.word	0x00f42400

08005720 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005720:	b480      	push	{r7}
 8005722:	b083      	sub	sp, #12
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800572c:	f003 0308 	and.w	r3, r3, #8
 8005730:	2b00      	cmp	r3, #0
 8005732:	d00a      	beq.n	800574a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	430a      	orrs	r2, r1
 8005748:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800574e:	f003 0301 	and.w	r3, r3, #1
 8005752:	2b00      	cmp	r3, #0
 8005754:	d00a      	beq.n	800576c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	430a      	orrs	r2, r1
 800576a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005770:	f003 0302 	and.w	r3, r3, #2
 8005774:	2b00      	cmp	r3, #0
 8005776:	d00a      	beq.n	800578e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	430a      	orrs	r2, r1
 800578c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005792:	f003 0304 	and.w	r3, r3, #4
 8005796:	2b00      	cmp	r3, #0
 8005798:	d00a      	beq.n	80057b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	430a      	orrs	r2, r1
 80057ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057b4:	f003 0310 	and.w	r3, r3, #16
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d00a      	beq.n	80057d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	430a      	orrs	r2, r1
 80057d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057d6:	f003 0320 	and.w	r3, r3, #32
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d00a      	beq.n	80057f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	689b      	ldr	r3, [r3, #8]
 80057e4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	430a      	orrs	r2, r1
 80057f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d01a      	beq.n	8005836 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	430a      	orrs	r2, r1
 8005814:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800581a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800581e:	d10a      	bne.n	8005836 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	430a      	orrs	r2, r1
 8005834:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800583a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800583e:	2b00      	cmp	r3, #0
 8005840:	d00a      	beq.n	8005858 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	430a      	orrs	r2, r1
 8005856:	605a      	str	r2, [r3, #4]
  }
}
 8005858:	bf00      	nop
 800585a:	370c      	adds	r7, #12
 800585c:	46bd      	mov	sp, r7
 800585e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005862:	4770      	bx	lr

08005864 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b098      	sub	sp, #96	@ 0x60
 8005868:	af02      	add	r7, sp, #8
 800586a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2200      	movs	r2, #0
 8005870:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005874:	f7fc fb8c 	bl	8001f90 <HAL_GetTick>
 8005878:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f003 0308 	and.w	r3, r3, #8
 8005884:	2b08      	cmp	r3, #8
 8005886:	d12e      	bne.n	80058e6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005888:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800588c:	9300      	str	r3, [sp, #0]
 800588e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005890:	2200      	movs	r2, #0
 8005892:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f000 f88c 	bl	80059b4 <UART_WaitOnFlagUntilTimeout>
 800589c:	4603      	mov	r3, r0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d021      	beq.n	80058e6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058aa:	e853 3f00 	ldrex	r3, [r3]
 80058ae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80058b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058b6:	653b      	str	r3, [r7, #80]	@ 0x50
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	461a      	mov	r2, r3
 80058be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80058c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80058c2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058c4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80058c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058c8:	e841 2300 	strex	r3, r2, [r1]
 80058cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80058ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d1e6      	bne.n	80058a2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2220      	movs	r2, #32
 80058d8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058e2:	2303      	movs	r3, #3
 80058e4:	e062      	b.n	80059ac <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f003 0304 	and.w	r3, r3, #4
 80058f0:	2b04      	cmp	r3, #4
 80058f2:	d149      	bne.n	8005988 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80058f8:	9300      	str	r3, [sp, #0]
 80058fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058fc:	2200      	movs	r2, #0
 80058fe:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f000 f856 	bl	80059b4 <UART_WaitOnFlagUntilTimeout>
 8005908:	4603      	mov	r3, r0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d03c      	beq.n	8005988 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005916:	e853 3f00 	ldrex	r3, [r3]
 800591a:	623b      	str	r3, [r7, #32]
   return(result);
 800591c:	6a3b      	ldr	r3, [r7, #32]
 800591e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005922:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	461a      	mov	r2, r3
 800592a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800592c:	633b      	str	r3, [r7, #48]	@ 0x30
 800592e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005930:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005932:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005934:	e841 2300 	strex	r3, r2, [r1]
 8005938:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800593a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800593c:	2b00      	cmp	r3, #0
 800593e:	d1e6      	bne.n	800590e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	3308      	adds	r3, #8
 8005946:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	e853 3f00 	ldrex	r3, [r3]
 800594e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f023 0301 	bic.w	r3, r3, #1
 8005956:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	3308      	adds	r3, #8
 800595e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005960:	61fa      	str	r2, [r7, #28]
 8005962:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005964:	69b9      	ldr	r1, [r7, #24]
 8005966:	69fa      	ldr	r2, [r7, #28]
 8005968:	e841 2300 	strex	r3, r2, [r1]
 800596c:	617b      	str	r3, [r7, #20]
   return(result);
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d1e5      	bne.n	8005940 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2220      	movs	r2, #32
 8005978:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2200      	movs	r2, #0
 8005980:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005984:	2303      	movs	r3, #3
 8005986:	e011      	b.n	80059ac <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2220      	movs	r2, #32
 800598c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2220      	movs	r2, #32
 8005992:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2200      	movs	r2, #0
 800599a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80059aa:	2300      	movs	r3, #0
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3758      	adds	r7, #88	@ 0x58
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}

080059b4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b084      	sub	sp, #16
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	60f8      	str	r0, [r7, #12]
 80059bc:	60b9      	str	r1, [r7, #8]
 80059be:	603b      	str	r3, [r7, #0]
 80059c0:	4613      	mov	r3, r2
 80059c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059c4:	e04f      	b.n	8005a66 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059c6:	69bb      	ldr	r3, [r7, #24]
 80059c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059cc:	d04b      	beq.n	8005a66 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059ce:	f7fc fadf 	bl	8001f90 <HAL_GetTick>
 80059d2:	4602      	mov	r2, r0
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	1ad3      	subs	r3, r2, r3
 80059d8:	69ba      	ldr	r2, [r7, #24]
 80059da:	429a      	cmp	r2, r3
 80059dc:	d302      	bcc.n	80059e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80059de:	69bb      	ldr	r3, [r7, #24]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d101      	bne.n	80059e8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80059e4:	2303      	movs	r3, #3
 80059e6:	e04e      	b.n	8005a86 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 0304 	and.w	r3, r3, #4
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d037      	beq.n	8005a66 <UART_WaitOnFlagUntilTimeout+0xb2>
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	2b80      	cmp	r3, #128	@ 0x80
 80059fa:	d034      	beq.n	8005a66 <UART_WaitOnFlagUntilTimeout+0xb2>
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	2b40      	cmp	r3, #64	@ 0x40
 8005a00:	d031      	beq.n	8005a66 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	69db      	ldr	r3, [r3, #28]
 8005a08:	f003 0308 	and.w	r3, r3, #8
 8005a0c:	2b08      	cmp	r3, #8
 8005a0e:	d110      	bne.n	8005a32 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	2208      	movs	r2, #8
 8005a16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a18:	68f8      	ldr	r0, [r7, #12]
 8005a1a:	f000 f8ff 	bl	8005c1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2208      	movs	r2, #8
 8005a22:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e029      	b.n	8005a86 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	69db      	ldr	r3, [r3, #28]
 8005a38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a40:	d111      	bne.n	8005a66 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a4c:	68f8      	ldr	r0, [r7, #12]
 8005a4e:	f000 f8e5 	bl	8005c1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2220      	movs	r2, #32
 8005a56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005a62:	2303      	movs	r3, #3
 8005a64:	e00f      	b.n	8005a86 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	69da      	ldr	r2, [r3, #28]
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	4013      	ands	r3, r2
 8005a70:	68ba      	ldr	r2, [r7, #8]
 8005a72:	429a      	cmp	r2, r3
 8005a74:	bf0c      	ite	eq
 8005a76:	2301      	moveq	r3, #1
 8005a78:	2300      	movne	r3, #0
 8005a7a:	b2db      	uxtb	r3, r3
 8005a7c:	461a      	mov	r2, r3
 8005a7e:	79fb      	ldrb	r3, [r7, #7]
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d0a0      	beq.n	80059c6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a84:	2300      	movs	r3, #0
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	3710      	adds	r7, #16
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bd80      	pop	{r7, pc}
	...

08005a90 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b097      	sub	sp, #92	@ 0x5c
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	60f8      	str	r0, [r7, #12]
 8005a98:	60b9      	str	r1, [r7, #8]
 8005a9a:	4613      	mov	r3, r2
 8005a9c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	68ba      	ldr	r2, [r7, #8]
 8005aa2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	88fa      	ldrh	r2, [r7, #6]
 8005aa8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	88fa      	ldrh	r2, [r7, #6]
 8005ab0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ac2:	d10e      	bne.n	8005ae2 <UART_Start_Receive_IT+0x52>
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	691b      	ldr	r3, [r3, #16]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d105      	bne.n	8005ad8 <UART_Start_Receive_IT+0x48>
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005ad2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005ad6:	e02d      	b.n	8005b34 <UART_Start_Receive_IT+0xa4>
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	22ff      	movs	r2, #255	@ 0xff
 8005adc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005ae0:	e028      	b.n	8005b34 <UART_Start_Receive_IT+0xa4>
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d10d      	bne.n	8005b06 <UART_Start_Receive_IT+0x76>
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	691b      	ldr	r3, [r3, #16]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d104      	bne.n	8005afc <UART_Start_Receive_IT+0x6c>
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	22ff      	movs	r2, #255	@ 0xff
 8005af6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005afa:	e01b      	b.n	8005b34 <UART_Start_Receive_IT+0xa4>
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	227f      	movs	r2, #127	@ 0x7f
 8005b00:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005b04:	e016      	b.n	8005b34 <UART_Start_Receive_IT+0xa4>
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b0e:	d10d      	bne.n	8005b2c <UART_Start_Receive_IT+0x9c>
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	691b      	ldr	r3, [r3, #16]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d104      	bne.n	8005b22 <UART_Start_Receive_IT+0x92>
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	227f      	movs	r2, #127	@ 0x7f
 8005b1c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005b20:	e008      	b.n	8005b34 <UART_Start_Receive_IT+0xa4>
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	223f      	movs	r2, #63	@ 0x3f
 8005b26:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005b2a:	e003      	b.n	8005b34 <UART_Start_Receive_IT+0xa4>
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2200      	movs	r2, #0
 8005b38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2222      	movs	r2, #34	@ 0x22
 8005b40:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	3308      	adds	r3, #8
 8005b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b4e:	e853 3f00 	ldrex	r3, [r3]
 8005b52:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b56:	f043 0301 	orr.w	r3, r3, #1
 8005b5a:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	3308      	adds	r3, #8
 8005b62:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005b64:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005b66:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b68:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005b6a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b6c:	e841 2300 	strex	r3, r2, [r1]
 8005b70:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005b72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d1e5      	bne.n	8005b44 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	689b      	ldr	r3, [r3, #8]
 8005b7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b80:	d107      	bne.n	8005b92 <UART_Start_Receive_IT+0x102>
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	691b      	ldr	r3, [r3, #16]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d103      	bne.n	8005b92 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	4a21      	ldr	r2, [pc, #132]	@ (8005c14 <UART_Start_Receive_IT+0x184>)
 8005b8e:	669a      	str	r2, [r3, #104]	@ 0x68
 8005b90:	e002      	b.n	8005b98 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	4a20      	ldr	r2, [pc, #128]	@ (8005c18 <UART_Start_Receive_IT+0x188>)
 8005b96:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	691b      	ldr	r3, [r3, #16]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d019      	beq.n	8005bd4 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ba8:	e853 3f00 	ldrex	r3, [r3]
 8005bac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bb0:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005bb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	461a      	mov	r2, r3
 8005bbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bc0:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bc2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005bc4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005bc6:	e841 2300 	strex	r3, r2, [r1]
 8005bca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005bcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d1e6      	bne.n	8005ba0 <UART_Start_Receive_IT+0x110>
 8005bd2:	e018      	b.n	8005c06 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	e853 3f00 	ldrex	r3, [r3]
 8005be0:	613b      	str	r3, [r7, #16]
   return(result);
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	f043 0320 	orr.w	r3, r3, #32
 8005be8:	653b      	str	r3, [r7, #80]	@ 0x50
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	461a      	mov	r2, r3
 8005bf0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005bf2:	623b      	str	r3, [r7, #32]
 8005bf4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bf6:	69f9      	ldr	r1, [r7, #28]
 8005bf8:	6a3a      	ldr	r2, [r7, #32]
 8005bfa:	e841 2300 	strex	r3, r2, [r1]
 8005bfe:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c00:	69bb      	ldr	r3, [r7, #24]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d1e6      	bne.n	8005bd4 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8005c06:	2300      	movs	r3, #0
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	375c      	adds	r7, #92	@ 0x5c
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr
 8005c14:	08006085 	.word	0x08006085
 8005c18:	08005ecd 	.word	0x08005ecd

08005c1c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b095      	sub	sp, #84	@ 0x54
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c2c:	e853 3f00 	ldrex	r3, [r3]
 8005c30:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	461a      	mov	r2, r3
 8005c40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c42:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c44:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c46:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005c48:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c4a:	e841 2300 	strex	r3, r2, [r1]
 8005c4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d1e6      	bne.n	8005c24 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	3308      	adds	r3, #8
 8005c5c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c5e:	6a3b      	ldr	r3, [r7, #32]
 8005c60:	e853 3f00 	ldrex	r3, [r3]
 8005c64:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c66:	69fb      	ldr	r3, [r7, #28]
 8005c68:	f023 0301 	bic.w	r3, r3, #1
 8005c6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	3308      	adds	r3, #8
 8005c74:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c76:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005c78:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c7a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c7e:	e841 2300 	strex	r3, r2, [r1]
 8005c82:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d1e5      	bne.n	8005c56 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	d118      	bne.n	8005cc4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	e853 3f00 	ldrex	r3, [r3]
 8005c9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	f023 0310 	bic.w	r3, r3, #16
 8005ca6:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	461a      	mov	r2, r3
 8005cae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cb0:	61bb      	str	r3, [r7, #24]
 8005cb2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cb4:	6979      	ldr	r1, [r7, #20]
 8005cb6:	69ba      	ldr	r2, [r7, #24]
 8005cb8:	e841 2300 	strex	r3, r2, [r1]
 8005cbc:	613b      	str	r3, [r7, #16]
   return(result);
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d1e6      	bne.n	8005c92 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2220      	movs	r2, #32
 8005cc8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005cd8:	bf00      	nop
 8005cda:	3754      	adds	r7, #84	@ 0x54
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr

08005ce4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b084      	sub	sp, #16
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cf0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005cf2:	68f8      	ldr	r0, [r7, #12]
 8005cf4:	f7ff fa46 	bl	8005184 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005cf8:	bf00      	nop
 8005cfa:	3710      	adds	r7, #16
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bd80      	pop	{r7, pc}

08005d00 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b08f      	sub	sp, #60	@ 0x3c
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d0c:	2b21      	cmp	r3, #33	@ 0x21
 8005d0e:	d14c      	bne.n	8005daa <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d132      	bne.n	8005d82 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d22:	6a3b      	ldr	r3, [r7, #32]
 8005d24:	e853 3f00 	ldrex	r3, [r3]
 8005d28:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d2a:	69fb      	ldr	r3, [r7, #28]
 8005d2c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d30:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	461a      	mov	r2, r3
 8005d38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d3c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d42:	e841 2300 	strex	r3, r2, [r1]
 8005d46:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d1e6      	bne.n	8005d1c <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	e853 3f00 	ldrex	r3, [r3]
 8005d5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d62:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	461a      	mov	r2, r3
 8005d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d6c:	61bb      	str	r3, [r7, #24]
 8005d6e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d70:	6979      	ldr	r1, [r7, #20]
 8005d72:	69ba      	ldr	r2, [r7, #24]
 8005d74:	e841 2300 	strex	r3, r2, [r1]
 8005d78:	613b      	str	r3, [r7, #16]
   return(result);
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d1e6      	bne.n	8005d4e <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8005d80:	e013      	b.n	8005daa <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d86:	781a      	ldrb	r2, [r3, #0]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d92:	1c5a      	adds	r2, r3, #1
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	3b01      	subs	r3, #1
 8005da2:	b29a      	uxth	r2, r3
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8005daa:	bf00      	nop
 8005dac:	373c      	adds	r7, #60	@ 0x3c
 8005dae:	46bd      	mov	sp, r7
 8005db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db4:	4770      	bx	lr

08005db6 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005db6:	b480      	push	{r7}
 8005db8:	b091      	sub	sp, #68	@ 0x44
 8005dba:	af00      	add	r7, sp, #0
 8005dbc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005dc2:	2b21      	cmp	r3, #33	@ 0x21
 8005dc4:	d151      	bne.n	8005e6a <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005dcc:	b29b      	uxth	r3, r3
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d132      	bne.n	8005e38 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dda:	e853 3f00 	ldrex	r3, [r3]
 8005dde:	623b      	str	r3, [r7, #32]
   return(result);
 8005de0:	6a3b      	ldr	r3, [r7, #32]
 8005de2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005de6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	461a      	mov	r2, r3
 8005dee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005df0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005df2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005df4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005df6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005df8:	e841 2300 	strex	r3, r2, [r1]
 8005dfc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d1e6      	bne.n	8005dd2 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	e853 3f00 	ldrex	r3, [r3]
 8005e10:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e18:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	461a      	mov	r2, r3
 8005e20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e22:	61fb      	str	r3, [r7, #28]
 8005e24:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e26:	69b9      	ldr	r1, [r7, #24]
 8005e28:	69fa      	ldr	r2, [r7, #28]
 8005e2a:	e841 2300 	strex	r3, r2, [r1]
 8005e2e:	617b      	str	r3, [r7, #20]
   return(result);
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d1e6      	bne.n	8005e04 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8005e36:	e018      	b.n	8005e6a <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8005e3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e40:	881b      	ldrh	r3, [r3, #0]
 8005e42:	461a      	mov	r2, r3
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e4c:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e52:	1c9a      	adds	r2, r3, #2
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005e5e:	b29b      	uxth	r3, r3
 8005e60:	3b01      	subs	r3, #1
 8005e62:	b29a      	uxth	r2, r3
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8005e6a:	bf00      	nop
 8005e6c:	3744      	adds	r7, #68	@ 0x44
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e74:	4770      	bx	lr

08005e76 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005e76:	b580      	push	{r7, lr}
 8005e78:	b088      	sub	sp, #32
 8005e7a:	af00      	add	r7, sp, #0
 8005e7c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	e853 3f00 	ldrex	r3, [r3]
 8005e8a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e92:	61fb      	str	r3, [r7, #28]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	461a      	mov	r2, r3
 8005e9a:	69fb      	ldr	r3, [r7, #28]
 8005e9c:	61bb      	str	r3, [r7, #24]
 8005e9e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea0:	6979      	ldr	r1, [r7, #20]
 8005ea2:	69ba      	ldr	r2, [r7, #24]
 8005ea4:	e841 2300 	strex	r3, r2, [r1]
 8005ea8:	613b      	str	r3, [r7, #16]
   return(result);
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d1e6      	bne.n	8005e7e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2220      	movs	r2, #32
 8005eb4:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005ebc:	6878      	ldr	r0, [r7, #4]
 8005ebe:	f7ff f957 	bl	8005170 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ec2:	bf00      	nop
 8005ec4:	3720      	adds	r7, #32
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}
	...

08005ecc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b09c      	sub	sp, #112	@ 0x70
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005eda:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ee4:	2b22      	cmp	r3, #34	@ 0x22
 8005ee6:	f040 80be 	bne.w	8006066 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ef0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005ef4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005ef8:	b2d9      	uxtb	r1, r3
 8005efa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005efe:	b2da      	uxtb	r2, r3
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f04:	400a      	ands	r2, r1
 8005f06:	b2d2      	uxtb	r2, r2
 8005f08:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f0e:	1c5a      	adds	r2, r3, #1
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	3b01      	subs	r3, #1
 8005f1e:	b29a      	uxth	r2, r3
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	f040 80a1 	bne.w	8006076 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f3c:	e853 3f00 	ldrex	r3, [r3]
 8005f40:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005f42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f44:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f48:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	461a      	mov	r2, r3
 8005f50:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005f52:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005f54:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f56:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005f58:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005f5a:	e841 2300 	strex	r3, r2, [r1]
 8005f5e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005f60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d1e6      	bne.n	8005f34 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	3308      	adds	r3, #8
 8005f6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f70:	e853 3f00 	ldrex	r3, [r3]
 8005f74:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005f76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f78:	f023 0301 	bic.w	r3, r3, #1
 8005f7c:	667b      	str	r3, [r7, #100]	@ 0x64
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	3308      	adds	r3, #8
 8005f84:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005f86:	647a      	str	r2, [r7, #68]	@ 0x44
 8005f88:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f8a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005f8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f8e:	e841 2300 	strex	r3, r2, [r1]
 8005f92:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005f94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d1e5      	bne.n	8005f66 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2220      	movs	r2, #32
 8005f9e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2200      	movs	r2, #0
 8005fac:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4a33      	ldr	r2, [pc, #204]	@ (8006080 <UART_RxISR_8BIT+0x1b4>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d01f      	beq.n	8005ff8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d018      	beq.n	8005ff8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fce:	e853 3f00 	ldrex	r3, [r3]
 8005fd2:	623b      	str	r3, [r7, #32]
   return(result);
 8005fd4:	6a3b      	ldr	r3, [r7, #32]
 8005fd6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005fda:	663b      	str	r3, [r7, #96]	@ 0x60
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	461a      	mov	r2, r3
 8005fe2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005fe4:	633b      	str	r3, [r7, #48]	@ 0x30
 8005fe6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fe8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005fea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fec:	e841 2300 	strex	r3, r2, [r1]
 8005ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d1e6      	bne.n	8005fc6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d12e      	bne.n	800605e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2200      	movs	r2, #0
 8006004:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	e853 3f00 	ldrex	r3, [r3]
 8006012:	60fb      	str	r3, [r7, #12]
   return(result);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f023 0310 	bic.w	r3, r3, #16
 800601a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	461a      	mov	r2, r3
 8006022:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006024:	61fb      	str	r3, [r7, #28]
 8006026:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006028:	69b9      	ldr	r1, [r7, #24]
 800602a:	69fa      	ldr	r2, [r7, #28]
 800602c:	e841 2300 	strex	r3, r2, [r1]
 8006030:	617b      	str	r3, [r7, #20]
   return(result);
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d1e6      	bne.n	8006006 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	69db      	ldr	r3, [r3, #28]
 800603e:	f003 0310 	and.w	r3, r3, #16
 8006042:	2b10      	cmp	r3, #16
 8006044:	d103      	bne.n	800604e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	2210      	movs	r2, #16
 800604c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006054:	4619      	mov	r1, r3
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	f7ff f89e 	bl	8005198 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800605c:	e00b      	b.n	8006076 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800605e:	6878      	ldr	r0, [r7, #4]
 8006060:	f7fa fb34 	bl	80006cc <HAL_UART_RxCpltCallback>
}
 8006064:	e007      	b.n	8006076 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	699a      	ldr	r2, [r3, #24]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f042 0208 	orr.w	r2, r2, #8
 8006074:	619a      	str	r2, [r3, #24]
}
 8006076:	bf00      	nop
 8006078:	3770      	adds	r7, #112	@ 0x70
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}
 800607e:	bf00      	nop
 8006080:	40008000 	.word	0x40008000

08006084 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b09c      	sub	sp, #112	@ 0x70
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006092:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800609c:	2b22      	cmp	r3, #34	@ 0x22
 800609e:	f040 80be 	bne.w	800621e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060a8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060b0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80060b2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80060b6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80060ba:	4013      	ands	r3, r2
 80060bc:	b29a      	uxth	r2, r3
 80060be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80060c0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060c6:	1c9a      	adds	r2, r3, #2
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80060d2:	b29b      	uxth	r3, r3
 80060d4:	3b01      	subs	r3, #1
 80060d6:	b29a      	uxth	r2, r3
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	f040 80a1 	bne.w	800622e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80060f4:	e853 3f00 	ldrex	r3, [r3]
 80060f8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80060fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006100:	667b      	str	r3, [r7, #100]	@ 0x64
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	461a      	mov	r2, r3
 8006108:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800610a:	657b      	str	r3, [r7, #84]	@ 0x54
 800610c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800610e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006110:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006112:	e841 2300 	strex	r3, r2, [r1]
 8006116:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006118:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800611a:	2b00      	cmp	r3, #0
 800611c:	d1e6      	bne.n	80060ec <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	3308      	adds	r3, #8
 8006124:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006126:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006128:	e853 3f00 	ldrex	r3, [r3]
 800612c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800612e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006130:	f023 0301 	bic.w	r3, r3, #1
 8006134:	663b      	str	r3, [r7, #96]	@ 0x60
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	3308      	adds	r3, #8
 800613c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800613e:	643a      	str	r2, [r7, #64]	@ 0x40
 8006140:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006142:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006144:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006146:	e841 2300 	strex	r3, r2, [r1]
 800614a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800614c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800614e:	2b00      	cmp	r3, #0
 8006150:	d1e5      	bne.n	800611e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2220      	movs	r2, #32
 8006156:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2200      	movs	r2, #0
 8006164:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a33      	ldr	r2, [pc, #204]	@ (8006238 <UART_RxISR_16BIT+0x1b4>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d01f      	beq.n	80061b0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800617a:	2b00      	cmp	r3, #0
 800617c:	d018      	beq.n	80061b0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006184:	6a3b      	ldr	r3, [r7, #32]
 8006186:	e853 3f00 	ldrex	r3, [r3]
 800618a:	61fb      	str	r3, [r7, #28]
   return(result);
 800618c:	69fb      	ldr	r3, [r7, #28]
 800618e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006192:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	461a      	mov	r2, r3
 800619a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800619c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800619e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80061a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061a4:	e841 2300 	strex	r3, r2, [r1]
 80061a8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80061aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d1e6      	bne.n	800617e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	d12e      	bne.n	8006216 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2200      	movs	r2, #0
 80061bc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	e853 3f00 	ldrex	r3, [r3]
 80061ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	f023 0310 	bic.w	r3, r3, #16
 80061d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	461a      	mov	r2, r3
 80061da:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80061dc:	61bb      	str	r3, [r7, #24]
 80061de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061e0:	6979      	ldr	r1, [r7, #20]
 80061e2:	69ba      	ldr	r2, [r7, #24]
 80061e4:	e841 2300 	strex	r3, r2, [r1]
 80061e8:	613b      	str	r3, [r7, #16]
   return(result);
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d1e6      	bne.n	80061be <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	69db      	ldr	r3, [r3, #28]
 80061f6:	f003 0310 	and.w	r3, r3, #16
 80061fa:	2b10      	cmp	r3, #16
 80061fc:	d103      	bne.n	8006206 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	2210      	movs	r2, #16
 8006204:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800620c:	4619      	mov	r1, r3
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	f7fe ffc2 	bl	8005198 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006214:	e00b      	b.n	800622e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f7fa fa58 	bl	80006cc <HAL_UART_RxCpltCallback>
}
 800621c:	e007      	b.n	800622e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	699a      	ldr	r2, [r3, #24]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f042 0208 	orr.w	r2, r2, #8
 800622c:	619a      	str	r2, [r3, #24]
}
 800622e:	bf00      	nop
 8006230:	3770      	adds	r7, #112	@ 0x70
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}
 8006236:	bf00      	nop
 8006238:	40008000 	.word	0x40008000

0800623c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800623c:	b480      	push	{r7}
 800623e:	b083      	sub	sp, #12
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006244:	bf00      	nop
 8006246:	370c      	adds	r7, #12
 8006248:	46bd      	mov	sp, r7
 800624a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624e:	4770      	bx	lr

08006250 <__NVIC_SetPriority>:
{
 8006250:	b480      	push	{r7}
 8006252:	b083      	sub	sp, #12
 8006254:	af00      	add	r7, sp, #0
 8006256:	4603      	mov	r3, r0
 8006258:	6039      	str	r1, [r7, #0]
 800625a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800625c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006260:	2b00      	cmp	r3, #0
 8006262:	db0a      	blt.n	800627a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	b2da      	uxtb	r2, r3
 8006268:	490c      	ldr	r1, [pc, #48]	@ (800629c <__NVIC_SetPriority+0x4c>)
 800626a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800626e:	0112      	lsls	r2, r2, #4
 8006270:	b2d2      	uxtb	r2, r2
 8006272:	440b      	add	r3, r1
 8006274:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006278:	e00a      	b.n	8006290 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	b2da      	uxtb	r2, r3
 800627e:	4908      	ldr	r1, [pc, #32]	@ (80062a0 <__NVIC_SetPriority+0x50>)
 8006280:	79fb      	ldrb	r3, [r7, #7]
 8006282:	f003 030f 	and.w	r3, r3, #15
 8006286:	3b04      	subs	r3, #4
 8006288:	0112      	lsls	r2, r2, #4
 800628a:	b2d2      	uxtb	r2, r2
 800628c:	440b      	add	r3, r1
 800628e:	761a      	strb	r2, [r3, #24]
}
 8006290:	bf00      	nop
 8006292:	370c      	adds	r7, #12
 8006294:	46bd      	mov	sp, r7
 8006296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629a:	4770      	bx	lr
 800629c:	e000e100 	.word	0xe000e100
 80062a0:	e000ed00 	.word	0xe000ed00

080062a4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80062a4:	b580      	push	{r7, lr}
 80062a6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80062a8:	4b05      	ldr	r3, [pc, #20]	@ (80062c0 <SysTick_Handler+0x1c>)
 80062aa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80062ac:	f002 fc0e 	bl	8008acc <xTaskGetSchedulerState>
 80062b0:	4603      	mov	r3, r0
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d001      	beq.n	80062ba <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80062b6:	f003 fd37 	bl	8009d28 <xPortSysTickHandler>
  }
}
 80062ba:	bf00      	nop
 80062bc:	bd80      	pop	{r7, pc}
 80062be:	bf00      	nop
 80062c0:	e000e010 	.word	0xe000e010

080062c4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80062c4:	b580      	push	{r7, lr}
 80062c6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80062c8:	2100      	movs	r1, #0
 80062ca:	f06f 0004 	mvn.w	r0, #4
 80062ce:	f7ff ffbf 	bl	8006250 <__NVIC_SetPriority>
#endif
}
 80062d2:	bf00      	nop
 80062d4:	bd80      	pop	{r7, pc}
	...

080062d8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80062d8:	b480      	push	{r7}
 80062da:	b083      	sub	sp, #12
 80062dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80062de:	f3ef 8305 	mrs	r3, IPSR
 80062e2:	603b      	str	r3, [r7, #0]
  return(result);
 80062e4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d003      	beq.n	80062f2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80062ea:	f06f 0305 	mvn.w	r3, #5
 80062ee:	607b      	str	r3, [r7, #4]
 80062f0:	e00c      	b.n	800630c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80062f2:	4b0a      	ldr	r3, [pc, #40]	@ (800631c <osKernelInitialize+0x44>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d105      	bne.n	8006306 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80062fa:	4b08      	ldr	r3, [pc, #32]	@ (800631c <osKernelInitialize+0x44>)
 80062fc:	2201      	movs	r2, #1
 80062fe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006300:	2300      	movs	r3, #0
 8006302:	607b      	str	r3, [r7, #4]
 8006304:	e002      	b.n	800630c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006306:	f04f 33ff 	mov.w	r3, #4294967295
 800630a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800630c:	687b      	ldr	r3, [r7, #4]
}
 800630e:	4618      	mov	r0, r3
 8006310:	370c      	adds	r7, #12
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr
 800631a:	bf00      	nop
 800631c:	20000234 	.word	0x20000234

08006320 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006320:	b580      	push	{r7, lr}
 8006322:	b082      	sub	sp, #8
 8006324:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006326:	f3ef 8305 	mrs	r3, IPSR
 800632a:	603b      	str	r3, [r7, #0]
  return(result);
 800632c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800632e:	2b00      	cmp	r3, #0
 8006330:	d003      	beq.n	800633a <osKernelStart+0x1a>
    stat = osErrorISR;
 8006332:	f06f 0305 	mvn.w	r3, #5
 8006336:	607b      	str	r3, [r7, #4]
 8006338:	e010      	b.n	800635c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800633a:	4b0b      	ldr	r3, [pc, #44]	@ (8006368 <osKernelStart+0x48>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	2b01      	cmp	r3, #1
 8006340:	d109      	bne.n	8006356 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006342:	f7ff ffbf 	bl	80062c4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006346:	4b08      	ldr	r3, [pc, #32]	@ (8006368 <osKernelStart+0x48>)
 8006348:	2202      	movs	r2, #2
 800634a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800634c:	f001 ff5a 	bl	8008204 <vTaskStartScheduler>
      stat = osOK;
 8006350:	2300      	movs	r3, #0
 8006352:	607b      	str	r3, [r7, #4]
 8006354:	e002      	b.n	800635c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006356:	f04f 33ff 	mov.w	r3, #4294967295
 800635a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800635c:	687b      	ldr	r3, [r7, #4]
}
 800635e:	4618      	mov	r0, r3
 8006360:	3708      	adds	r7, #8
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}
 8006366:	bf00      	nop
 8006368:	20000234 	.word	0x20000234

0800636c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800636c:	b580      	push	{r7, lr}
 800636e:	b08e      	sub	sp, #56	@ 0x38
 8006370:	af04      	add	r7, sp, #16
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	60b9      	str	r1, [r7, #8]
 8006376:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006378:	2300      	movs	r3, #0
 800637a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800637c:	f3ef 8305 	mrs	r3, IPSR
 8006380:	617b      	str	r3, [r7, #20]
  return(result);
 8006382:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006384:	2b00      	cmp	r3, #0
 8006386:	d17e      	bne.n	8006486 <osThreadNew+0x11a>
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d07b      	beq.n	8006486 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800638e:	2380      	movs	r3, #128	@ 0x80
 8006390:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006392:	2318      	movs	r3, #24
 8006394:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006396:	2300      	movs	r3, #0
 8006398:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800639a:	f04f 33ff 	mov.w	r3, #4294967295
 800639e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d045      	beq.n	8006432 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d002      	beq.n	80063b4 <osThreadNew+0x48>
        name = attr->name;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	699b      	ldr	r3, [r3, #24]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d002      	beq.n	80063c2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	699b      	ldr	r3, [r3, #24]
 80063c0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80063c2:	69fb      	ldr	r3, [r7, #28]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d008      	beq.n	80063da <osThreadNew+0x6e>
 80063c8:	69fb      	ldr	r3, [r7, #28]
 80063ca:	2b38      	cmp	r3, #56	@ 0x38
 80063cc:	d805      	bhi.n	80063da <osThreadNew+0x6e>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	f003 0301 	and.w	r3, r3, #1
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d001      	beq.n	80063de <osThreadNew+0x72>
        return (NULL);
 80063da:	2300      	movs	r3, #0
 80063dc:	e054      	b.n	8006488 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	695b      	ldr	r3, [r3, #20]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d003      	beq.n	80063ee <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	695b      	ldr	r3, [r3, #20]
 80063ea:	089b      	lsrs	r3, r3, #2
 80063ec:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	689b      	ldr	r3, [r3, #8]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d00e      	beq.n	8006414 <osThreadNew+0xa8>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	68db      	ldr	r3, [r3, #12]
 80063fa:	2ba7      	cmp	r3, #167	@ 0xa7
 80063fc:	d90a      	bls.n	8006414 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006402:	2b00      	cmp	r3, #0
 8006404:	d006      	beq.n	8006414 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	695b      	ldr	r3, [r3, #20]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d002      	beq.n	8006414 <osThreadNew+0xa8>
        mem = 1;
 800640e:	2301      	movs	r3, #1
 8006410:	61bb      	str	r3, [r7, #24]
 8006412:	e010      	b.n	8006436 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d10c      	bne.n	8006436 <osThreadNew+0xca>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	68db      	ldr	r3, [r3, #12]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d108      	bne.n	8006436 <osThreadNew+0xca>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	691b      	ldr	r3, [r3, #16]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d104      	bne.n	8006436 <osThreadNew+0xca>
          mem = 0;
 800642c:	2300      	movs	r3, #0
 800642e:	61bb      	str	r3, [r7, #24]
 8006430:	e001      	b.n	8006436 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006432:	2300      	movs	r3, #0
 8006434:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006436:	69bb      	ldr	r3, [r7, #24]
 8006438:	2b01      	cmp	r3, #1
 800643a:	d110      	bne.n	800645e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006440:	687a      	ldr	r2, [r7, #4]
 8006442:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006444:	9202      	str	r2, [sp, #8]
 8006446:	9301      	str	r3, [sp, #4]
 8006448:	69fb      	ldr	r3, [r7, #28]
 800644a:	9300      	str	r3, [sp, #0]
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	6a3a      	ldr	r2, [r7, #32]
 8006450:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006452:	68f8      	ldr	r0, [r7, #12]
 8006454:	f001 fce2 	bl	8007e1c <xTaskCreateStatic>
 8006458:	4603      	mov	r3, r0
 800645a:	613b      	str	r3, [r7, #16]
 800645c:	e013      	b.n	8006486 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800645e:	69bb      	ldr	r3, [r7, #24]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d110      	bne.n	8006486 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006464:	6a3b      	ldr	r3, [r7, #32]
 8006466:	b29a      	uxth	r2, r3
 8006468:	f107 0310 	add.w	r3, r7, #16
 800646c:	9301      	str	r3, [sp, #4]
 800646e:	69fb      	ldr	r3, [r7, #28]
 8006470:	9300      	str	r3, [sp, #0]
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006476:	68f8      	ldr	r0, [r7, #12]
 8006478:	f001 fd30 	bl	8007edc <xTaskCreate>
 800647c:	4603      	mov	r3, r0
 800647e:	2b01      	cmp	r3, #1
 8006480:	d001      	beq.n	8006486 <osThreadNew+0x11a>
            hTask = NULL;
 8006482:	2300      	movs	r3, #0
 8006484:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006486:	693b      	ldr	r3, [r7, #16]
}
 8006488:	4618      	mov	r0, r3
 800648a:	3728      	adds	r7, #40	@ 0x28
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}

08006490 <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 8006490:	b480      	push	{r7}
 8006492:	b083      	sub	sp, #12
 8006494:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006496:	f3ef 8305 	mrs	r3, IPSR
 800649a:	603b      	str	r3, [r7, #0]
  return(result);
 800649c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d003      	beq.n	80064aa <osThreadYield+0x1a>
    stat = osErrorISR;
 80064a2:	f06f 0305 	mvn.w	r3, #5
 80064a6:	607b      	str	r3, [r7, #4]
 80064a8:	e009      	b.n	80064be <osThreadYield+0x2e>
  } else {
    stat = osOK;
 80064aa:	2300      	movs	r3, #0
 80064ac:	607b      	str	r3, [r7, #4]
    taskYIELD();
 80064ae:	4b07      	ldr	r3, [pc, #28]	@ (80064cc <osThreadYield+0x3c>)
 80064b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064b4:	601a      	str	r2, [r3, #0]
 80064b6:	f3bf 8f4f 	dsb	sy
 80064ba:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 80064be:	687b      	ldr	r3, [r7, #4]
}
 80064c0:	4618      	mov	r0, r3
 80064c2:	370c      	adds	r7, #12
 80064c4:	46bd      	mov	sp, r7
 80064c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ca:	4770      	bx	lr
 80064cc:	e000ed04 	.word	0xe000ed04

080064d0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b084      	sub	sp, #16
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80064d8:	f3ef 8305 	mrs	r3, IPSR
 80064dc:	60bb      	str	r3, [r7, #8]
  return(result);
 80064de:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d003      	beq.n	80064ec <osDelay+0x1c>
    stat = osErrorISR;
 80064e4:	f06f 0305 	mvn.w	r3, #5
 80064e8:	60fb      	str	r3, [r7, #12]
 80064ea:	e007      	b.n	80064fc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80064ec:	2300      	movs	r3, #0
 80064ee:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d002      	beq.n	80064fc <osDelay+0x2c>
      vTaskDelay(ticks);
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f001 fe4e 	bl	8008198 <vTaskDelay>
    }
  }

  return (stat);
 80064fc:	68fb      	ldr	r3, [r7, #12]
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3710      	adds	r7, #16
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}

08006506 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 8006506:	b580      	push	{r7, lr}
 8006508:	b084      	sub	sp, #16
 800650a:	af00      	add	r7, sp, #0
 800650c:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	f003 fa28 	bl	8009964 <pvTimerGetTimerID>
 8006514:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d005      	beq.n	8006528 <TimerCallback+0x22>
    callb->func (callb->arg);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	68fa      	ldr	r2, [r7, #12]
 8006522:	6852      	ldr	r2, [r2, #4]
 8006524:	4610      	mov	r0, r2
 8006526:	4798      	blx	r3
  }
}
 8006528:	bf00      	nop
 800652a:	3710      	adds	r7, #16
 800652c:	46bd      	mov	sp, r7
 800652e:	bd80      	pop	{r7, pc}

08006530 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8006530:	b580      	push	{r7, lr}
 8006532:	b08c      	sub	sp, #48	@ 0x30
 8006534:	af02      	add	r7, sp, #8
 8006536:	60f8      	str	r0, [r7, #12]
 8006538:	607a      	str	r2, [r7, #4]
 800653a:	603b      	str	r3, [r7, #0]
 800653c:	460b      	mov	r3, r1
 800653e:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 8006540:	2300      	movs	r3, #0
 8006542:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006544:	f3ef 8305 	mrs	r3, IPSR
 8006548:	613b      	str	r3, [r7, #16]
  return(result);
 800654a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 800654c:	2b00      	cmp	r3, #0
 800654e:	d163      	bne.n	8006618 <osTimerNew+0xe8>
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d060      	beq.n	8006618 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 8006556:	2008      	movs	r0, #8
 8006558:	f003 fc78 	bl	8009e4c <pvPortMalloc>
 800655c:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d059      	beq.n	8006618 <osTimerNew+0xe8>
      callb->func = func;
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	68fa      	ldr	r2, [r7, #12]
 8006568:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	687a      	ldr	r2, [r7, #4]
 800656e:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8006570:	7afb      	ldrb	r3, [r7, #11]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d102      	bne.n	800657c <osTimerNew+0x4c>
        reload = pdFALSE;
 8006576:	2300      	movs	r3, #0
 8006578:	61fb      	str	r3, [r7, #28]
 800657a:	e001      	b.n	8006580 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 800657c:	2301      	movs	r3, #1
 800657e:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8006580:	f04f 33ff 	mov.w	r3, #4294967295
 8006584:	61bb      	str	r3, [r7, #24]
      name = NULL;
 8006586:	2300      	movs	r3, #0
 8006588:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d01c      	beq.n	80065ca <osTimerNew+0x9a>
        if (attr->name != NULL) {
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d002      	beq.n	800659e <osTimerNew+0x6e>
          name = attr->name;
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d006      	beq.n	80065b4 <osTimerNew+0x84>
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	68db      	ldr	r3, [r3, #12]
 80065aa:	2b2b      	cmp	r3, #43	@ 0x2b
 80065ac:	d902      	bls.n	80065b4 <osTimerNew+0x84>
          mem = 1;
 80065ae:	2301      	movs	r3, #1
 80065b0:	61bb      	str	r3, [r7, #24]
 80065b2:	e00c      	b.n	80065ce <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d108      	bne.n	80065ce <osTimerNew+0x9e>
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	68db      	ldr	r3, [r3, #12]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d104      	bne.n	80065ce <osTimerNew+0x9e>
            mem = 0;
 80065c4:	2300      	movs	r3, #0
 80065c6:	61bb      	str	r3, [r7, #24]
 80065c8:	e001      	b.n	80065ce <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 80065ca:	2300      	movs	r3, #0
 80065cc:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 80065ce:	69bb      	ldr	r3, [r7, #24]
 80065d0:	2b01      	cmp	r3, #1
 80065d2:	d10c      	bne.n	80065ee <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	689b      	ldr	r3, [r3, #8]
 80065d8:	9301      	str	r3, [sp, #4]
 80065da:	4b12      	ldr	r3, [pc, #72]	@ (8006624 <osTimerNew+0xf4>)
 80065dc:	9300      	str	r3, [sp, #0]
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	69fa      	ldr	r2, [r7, #28]
 80065e2:	2101      	movs	r1, #1
 80065e4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80065e6:	f002 fe06 	bl	80091f6 <xTimerCreateStatic>
 80065ea:	6238      	str	r0, [r7, #32]
 80065ec:	e00b      	b.n	8006606 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 80065ee:	69bb      	ldr	r3, [r7, #24]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d108      	bne.n	8006606 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 80065f4:	4b0b      	ldr	r3, [pc, #44]	@ (8006624 <osTimerNew+0xf4>)
 80065f6:	9300      	str	r3, [sp, #0]
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	69fa      	ldr	r2, [r7, #28]
 80065fc:	2101      	movs	r1, #1
 80065fe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006600:	f002 fdd8 	bl	80091b4 <xTimerCreate>
 8006604:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 8006606:	6a3b      	ldr	r3, [r7, #32]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d105      	bne.n	8006618 <osTimerNew+0xe8>
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d002      	beq.n	8006618 <osTimerNew+0xe8>
        vPortFree (callb);
 8006612:	6978      	ldr	r0, [r7, #20]
 8006614:	f003 fce8 	bl	8009fe8 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8006618:	6a3b      	ldr	r3, [r7, #32]
}
 800661a:	4618      	mov	r0, r3
 800661c:	3728      	adds	r7, #40	@ 0x28
 800661e:	46bd      	mov	sp, r7
 8006620:	bd80      	pop	{r7, pc}
 8006622:	bf00      	nop
 8006624:	08006507 	.word	0x08006507

08006628 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 8006628:	b580      	push	{r7, lr}
 800662a:	b088      	sub	sp, #32
 800662c:	af02      	add	r7, sp, #8
 800662e:	6078      	str	r0, [r7, #4]
 8006630:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006636:	f3ef 8305 	mrs	r3, IPSR
 800663a:	60fb      	str	r3, [r7, #12]
  return(result);
 800663c:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800663e:	2b00      	cmp	r3, #0
 8006640:	d003      	beq.n	800664a <osTimerStart+0x22>
    stat = osErrorISR;
 8006642:	f06f 0305 	mvn.w	r3, #5
 8006646:	617b      	str	r3, [r7, #20]
 8006648:	e017      	b.n	800667a <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d103      	bne.n	8006658 <osTimerStart+0x30>
    stat = osErrorParameter;
 8006650:	f06f 0303 	mvn.w	r3, #3
 8006654:	617b      	str	r3, [r7, #20]
 8006656:	e010      	b.n	800667a <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 8006658:	2300      	movs	r3, #0
 800665a:	9300      	str	r3, [sp, #0]
 800665c:	2300      	movs	r3, #0
 800665e:	683a      	ldr	r2, [r7, #0]
 8006660:	2104      	movs	r1, #4
 8006662:	6938      	ldr	r0, [r7, #16]
 8006664:	f002 fe44 	bl	80092f0 <xTimerGenericCommand>
 8006668:	4603      	mov	r3, r0
 800666a:	2b01      	cmp	r3, #1
 800666c:	d102      	bne.n	8006674 <osTimerStart+0x4c>
      stat = osOK;
 800666e:	2300      	movs	r3, #0
 8006670:	617b      	str	r3, [r7, #20]
 8006672:	e002      	b.n	800667a <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 8006674:	f06f 0302 	mvn.w	r3, #2
 8006678:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800667a:	697b      	ldr	r3, [r7, #20]
}
 800667c:	4618      	mov	r0, r3
 800667e:	3718      	adds	r7, #24
 8006680:	46bd      	mov	sp, r7
 8006682:	bd80      	pop	{r7, pc}

08006684 <osTimerStop>:

osStatus_t osTimerStop (osTimerId_t timer_id) {
 8006684:	b580      	push	{r7, lr}
 8006686:	b088      	sub	sp, #32
 8006688:	af02      	add	r7, sp, #8
 800668a:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006690:	f3ef 8305 	mrs	r3, IPSR
 8006694:	60fb      	str	r3, [r7, #12]
  return(result);
 8006696:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006698:	2b00      	cmp	r3, #0
 800669a:	d003      	beq.n	80066a4 <osTimerStop+0x20>
    stat = osErrorISR;
 800669c:	f06f 0305 	mvn.w	r3, #5
 80066a0:	617b      	str	r3, [r7, #20]
 80066a2:	e021      	b.n	80066e8 <osTimerStop+0x64>
  }
  else if (hTimer == NULL) {
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d103      	bne.n	80066b2 <osTimerStop+0x2e>
    stat = osErrorParameter;
 80066aa:	f06f 0303 	mvn.w	r3, #3
 80066ae:	617b      	str	r3, [r7, #20]
 80066b0:	e01a      	b.n	80066e8 <osTimerStop+0x64>
  }
  else {
    if (xTimerIsTimerActive (hTimer) == pdFALSE) {
 80066b2:	6938      	ldr	r0, [r7, #16]
 80066b4:	f003 f92c 	bl	8009910 <xTimerIsTimerActive>
 80066b8:	4603      	mov	r3, r0
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d103      	bne.n	80066c6 <osTimerStop+0x42>
      stat = osErrorResource;
 80066be:	f06f 0302 	mvn.w	r3, #2
 80066c2:	617b      	str	r3, [r7, #20]
 80066c4:	e010      	b.n	80066e8 <osTimerStop+0x64>
    }
    else {
      if (xTimerStop (hTimer, 0) == pdPASS) {
 80066c6:	2300      	movs	r3, #0
 80066c8:	9300      	str	r3, [sp, #0]
 80066ca:	2300      	movs	r3, #0
 80066cc:	2200      	movs	r2, #0
 80066ce:	2103      	movs	r1, #3
 80066d0:	6938      	ldr	r0, [r7, #16]
 80066d2:	f002 fe0d 	bl	80092f0 <xTimerGenericCommand>
 80066d6:	4603      	mov	r3, r0
 80066d8:	2b01      	cmp	r3, #1
 80066da:	d102      	bne.n	80066e2 <osTimerStop+0x5e>
        stat = osOK;
 80066dc:	2300      	movs	r3, #0
 80066de:	617b      	str	r3, [r7, #20]
 80066e0:	e002      	b.n	80066e8 <osTimerStop+0x64>
      } else {
        stat = osError;
 80066e2:	f04f 33ff 	mov.w	r3, #4294967295
 80066e6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80066e8:	697b      	ldr	r3, [r7, #20]
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3718      	adds	r7, #24
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}

080066f2 <osTimerIsRunning>:

uint32_t osTimerIsRunning (osTimerId_t timer_id) {
 80066f2:	b580      	push	{r7, lr}
 80066f4:	b086      	sub	sp, #24
 80066f6:	af00      	add	r7, sp, #0
 80066f8:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80066fe:	f3ef 8305 	mrs	r3, IPSR
 8006702:	60fb      	str	r3, [r7, #12]
  return(result);
 8006704:	68fb      	ldr	r3, [r7, #12]
  uint32_t running;

  if (IS_IRQ() || (hTimer == NULL)) {
 8006706:	2b00      	cmp	r3, #0
 8006708:	d102      	bne.n	8006710 <osTimerIsRunning+0x1e>
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d102      	bne.n	8006716 <osTimerIsRunning+0x24>
    running = 0U;
 8006710:	2300      	movs	r3, #0
 8006712:	617b      	str	r3, [r7, #20]
 8006714:	e004      	b.n	8006720 <osTimerIsRunning+0x2e>
  } else {
    running = (uint32_t)xTimerIsTimerActive (hTimer);
 8006716:	6938      	ldr	r0, [r7, #16]
 8006718:	f003 f8fa 	bl	8009910 <xTimerIsTimerActive>
 800671c:	4603      	mov	r3, r0
 800671e:	617b      	str	r3, [r7, #20]
  }

  return (running);
 8006720:	697b      	ldr	r3, [r7, #20]
}
 8006722:	4618      	mov	r0, r3
 8006724:	3718      	adds	r7, #24
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}

0800672a <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800672a:	b580      	push	{r7, lr}
 800672c:	b088      	sub	sp, #32
 800672e:	af00      	add	r7, sp, #0
 8006730:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8006732:	2300      	movs	r3, #0
 8006734:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006736:	f3ef 8305 	mrs	r3, IPSR
 800673a:	60bb      	str	r3, [r7, #8]
  return(result);
 800673c:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800673e:	2b00      	cmp	r3, #0
 8006740:	d174      	bne.n	800682c <osMutexNew+0x102>
    if (attr != NULL) {
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d003      	beq.n	8006750 <osMutexNew+0x26>
      type = attr->attr_bits;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	61bb      	str	r3, [r7, #24]
 800674e:	e001      	b.n	8006754 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8006750:	2300      	movs	r3, #0
 8006752:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8006754:	69bb      	ldr	r3, [r7, #24]
 8006756:	f003 0301 	and.w	r3, r3, #1
 800675a:	2b00      	cmp	r3, #0
 800675c:	d002      	beq.n	8006764 <osMutexNew+0x3a>
      rmtx = 1U;
 800675e:	2301      	movs	r3, #1
 8006760:	617b      	str	r3, [r7, #20]
 8006762:	e001      	b.n	8006768 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8006764:	2300      	movs	r3, #0
 8006766:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8006768:	69bb      	ldr	r3, [r7, #24]
 800676a:	f003 0308 	and.w	r3, r3, #8
 800676e:	2b00      	cmp	r3, #0
 8006770:	d15c      	bne.n	800682c <osMutexNew+0x102>
      mem = -1;
 8006772:	f04f 33ff 	mov.w	r3, #4294967295
 8006776:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d015      	beq.n	80067aa <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d006      	beq.n	8006794 <osMutexNew+0x6a>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	68db      	ldr	r3, [r3, #12]
 800678a:	2b4f      	cmp	r3, #79	@ 0x4f
 800678c:	d902      	bls.n	8006794 <osMutexNew+0x6a>
          mem = 1;
 800678e:	2301      	movs	r3, #1
 8006790:	613b      	str	r3, [r7, #16]
 8006792:	e00c      	b.n	80067ae <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d108      	bne.n	80067ae <osMutexNew+0x84>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	68db      	ldr	r3, [r3, #12]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d104      	bne.n	80067ae <osMutexNew+0x84>
            mem = 0;
 80067a4:	2300      	movs	r3, #0
 80067a6:	613b      	str	r3, [r7, #16]
 80067a8:	e001      	b.n	80067ae <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80067aa:	2300      	movs	r3, #0
 80067ac:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80067ae:	693b      	ldr	r3, [r7, #16]
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d112      	bne.n	80067da <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d007      	beq.n	80067ca <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	689b      	ldr	r3, [r3, #8]
 80067be:	4619      	mov	r1, r3
 80067c0:	2004      	movs	r0, #4
 80067c2:	f000 fc2a 	bl	800701a <xQueueCreateMutexStatic>
 80067c6:	61f8      	str	r0, [r7, #28]
 80067c8:	e016      	b.n	80067f8 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	689b      	ldr	r3, [r3, #8]
 80067ce:	4619      	mov	r1, r3
 80067d0:	2001      	movs	r0, #1
 80067d2:	f000 fc22 	bl	800701a <xQueueCreateMutexStatic>
 80067d6:	61f8      	str	r0, [r7, #28]
 80067d8:	e00e      	b.n	80067f8 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 80067da:	693b      	ldr	r3, [r7, #16]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d10b      	bne.n	80067f8 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d004      	beq.n	80067f0 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80067e6:	2004      	movs	r0, #4
 80067e8:	f000 fbff 	bl	8006fea <xQueueCreateMutex>
 80067ec:	61f8      	str	r0, [r7, #28]
 80067ee:	e003      	b.n	80067f8 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80067f0:	2001      	movs	r0, #1
 80067f2:	f000 fbfa 	bl	8006fea <xQueueCreateMutex>
 80067f6:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80067f8:	69fb      	ldr	r3, [r7, #28]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d00c      	beq.n	8006818 <osMutexNew+0xee>
        if (attr != NULL) {
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d003      	beq.n	800680c <osMutexNew+0xe2>
          name = attr->name;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	60fb      	str	r3, [r7, #12]
 800680a:	e001      	b.n	8006810 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800680c:	2300      	movs	r3, #0
 800680e:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8006810:	68f9      	ldr	r1, [r7, #12]
 8006812:	69f8      	ldr	r0, [r7, #28]
 8006814:	f001 fa7a 	bl	8007d0c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8006818:	69fb      	ldr	r3, [r7, #28]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d006      	beq.n	800682c <osMutexNew+0x102>
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d003      	beq.n	800682c <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8006824:	69fb      	ldr	r3, [r7, #28]
 8006826:	f043 0301 	orr.w	r3, r3, #1
 800682a:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800682c:	69fb      	ldr	r3, [r7, #28]
}
 800682e:	4618      	mov	r0, r3
 8006830:	3720      	adds	r7, #32
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}

08006836 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8006836:	b580      	push	{r7, lr}
 8006838:	b08a      	sub	sp, #40	@ 0x28
 800683a:	af02      	add	r7, sp, #8
 800683c:	60f8      	str	r0, [r7, #12]
 800683e:	60b9      	str	r1, [r7, #8]
 8006840:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8006842:	2300      	movs	r3, #0
 8006844:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006846:	f3ef 8305 	mrs	r3, IPSR
 800684a:	613b      	str	r3, [r7, #16]
  return(result);
 800684c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800684e:	2b00      	cmp	r3, #0
 8006850:	d175      	bne.n	800693e <osSemaphoreNew+0x108>
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d072      	beq.n	800693e <osSemaphoreNew+0x108>
 8006858:	68ba      	ldr	r2, [r7, #8]
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	429a      	cmp	r2, r3
 800685e:	d86e      	bhi.n	800693e <osSemaphoreNew+0x108>
    mem = -1;
 8006860:	f04f 33ff 	mov.w	r3, #4294967295
 8006864:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d015      	beq.n	8006898 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	689b      	ldr	r3, [r3, #8]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d006      	beq.n	8006882 <osSemaphoreNew+0x4c>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	68db      	ldr	r3, [r3, #12]
 8006878:	2b4f      	cmp	r3, #79	@ 0x4f
 800687a:	d902      	bls.n	8006882 <osSemaphoreNew+0x4c>
        mem = 1;
 800687c:	2301      	movs	r3, #1
 800687e:	61bb      	str	r3, [r7, #24]
 8006880:	e00c      	b.n	800689c <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d108      	bne.n	800689c <osSemaphoreNew+0x66>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	68db      	ldr	r3, [r3, #12]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d104      	bne.n	800689c <osSemaphoreNew+0x66>
          mem = 0;
 8006892:	2300      	movs	r3, #0
 8006894:	61bb      	str	r3, [r7, #24]
 8006896:	e001      	b.n	800689c <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8006898:	2300      	movs	r3, #0
 800689a:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800689c:	69bb      	ldr	r3, [r7, #24]
 800689e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068a2:	d04c      	beq.n	800693e <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2b01      	cmp	r3, #1
 80068a8:	d128      	bne.n	80068fc <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80068aa:	69bb      	ldr	r3, [r7, #24]
 80068ac:	2b01      	cmp	r3, #1
 80068ae:	d10a      	bne.n	80068c6 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	689b      	ldr	r3, [r3, #8]
 80068b4:	2203      	movs	r2, #3
 80068b6:	9200      	str	r2, [sp, #0]
 80068b8:	2200      	movs	r2, #0
 80068ba:	2100      	movs	r1, #0
 80068bc:	2001      	movs	r0, #1
 80068be:	f000 fa9f 	bl	8006e00 <xQueueGenericCreateStatic>
 80068c2:	61f8      	str	r0, [r7, #28]
 80068c4:	e005      	b.n	80068d2 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80068c6:	2203      	movs	r2, #3
 80068c8:	2100      	movs	r1, #0
 80068ca:	2001      	movs	r0, #1
 80068cc:	f000 fb15 	bl	8006efa <xQueueGenericCreate>
 80068d0:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80068d2:	69fb      	ldr	r3, [r7, #28]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d022      	beq.n	800691e <osSemaphoreNew+0xe8>
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d01f      	beq.n	800691e <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80068de:	2300      	movs	r3, #0
 80068e0:	2200      	movs	r2, #0
 80068e2:	2100      	movs	r1, #0
 80068e4:	69f8      	ldr	r0, [r7, #28]
 80068e6:	f000 fc21 	bl	800712c <xQueueGenericSend>
 80068ea:	4603      	mov	r3, r0
 80068ec:	2b01      	cmp	r3, #1
 80068ee:	d016      	beq.n	800691e <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80068f0:	69f8      	ldr	r0, [r7, #28]
 80068f2:	f001 f8bf 	bl	8007a74 <vQueueDelete>
            hSemaphore = NULL;
 80068f6:	2300      	movs	r3, #0
 80068f8:	61fb      	str	r3, [r7, #28]
 80068fa:	e010      	b.n	800691e <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80068fc:	69bb      	ldr	r3, [r7, #24]
 80068fe:	2b01      	cmp	r3, #1
 8006900:	d108      	bne.n	8006914 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	689b      	ldr	r3, [r3, #8]
 8006906:	461a      	mov	r2, r3
 8006908:	68b9      	ldr	r1, [r7, #8]
 800690a:	68f8      	ldr	r0, [r7, #12]
 800690c:	f000 fba0 	bl	8007050 <xQueueCreateCountingSemaphoreStatic>
 8006910:	61f8      	str	r0, [r7, #28]
 8006912:	e004      	b.n	800691e <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8006914:	68b9      	ldr	r1, [r7, #8]
 8006916:	68f8      	ldr	r0, [r7, #12]
 8006918:	f000 fbd3 	bl	80070c2 <xQueueCreateCountingSemaphore>
 800691c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800691e:	69fb      	ldr	r3, [r7, #28]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d00c      	beq.n	800693e <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d003      	beq.n	8006932 <osSemaphoreNew+0xfc>
          name = attr->name;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	617b      	str	r3, [r7, #20]
 8006930:	e001      	b.n	8006936 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8006932:	2300      	movs	r3, #0
 8006934:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8006936:	6979      	ldr	r1, [r7, #20]
 8006938:	69f8      	ldr	r0, [r7, #28]
 800693a:	f001 f9e7 	bl	8007d0c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800693e:	69fb      	ldr	r3, [r7, #28]
}
 8006940:	4618      	mov	r0, r3
 8006942:	3720      	adds	r7, #32
 8006944:	46bd      	mov	sp, r7
 8006946:	bd80      	pop	{r7, pc}

08006948 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8006948:	b580      	push	{r7, lr}
 800694a:	b086      	sub	sp, #24
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
 8006950:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006956:	2300      	movs	r3, #0
 8006958:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800695a:	693b      	ldr	r3, [r7, #16]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d103      	bne.n	8006968 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8006960:	f06f 0303 	mvn.w	r3, #3
 8006964:	617b      	str	r3, [r7, #20]
 8006966:	e039      	b.n	80069dc <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006968:	f3ef 8305 	mrs	r3, IPSR
 800696c:	60fb      	str	r3, [r7, #12]
  return(result);
 800696e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006970:	2b00      	cmp	r3, #0
 8006972:	d022      	beq.n	80069ba <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d003      	beq.n	8006982 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800697a:	f06f 0303 	mvn.w	r3, #3
 800697e:	617b      	str	r3, [r7, #20]
 8006980:	e02c      	b.n	80069dc <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8006982:	2300      	movs	r3, #0
 8006984:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8006986:	f107 0308 	add.w	r3, r7, #8
 800698a:	461a      	mov	r2, r3
 800698c:	2100      	movs	r1, #0
 800698e:	6938      	ldr	r0, [r7, #16]
 8006990:	f000 ffee 	bl	8007970 <xQueueReceiveFromISR>
 8006994:	4603      	mov	r3, r0
 8006996:	2b01      	cmp	r3, #1
 8006998:	d003      	beq.n	80069a2 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800699a:	f06f 0302 	mvn.w	r3, #2
 800699e:	617b      	str	r3, [r7, #20]
 80069a0:	e01c      	b.n	80069dc <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d019      	beq.n	80069dc <osSemaphoreAcquire+0x94>
 80069a8:	4b0f      	ldr	r3, [pc, #60]	@ (80069e8 <osSemaphoreAcquire+0xa0>)
 80069aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069ae:	601a      	str	r2, [r3, #0]
 80069b0:	f3bf 8f4f 	dsb	sy
 80069b4:	f3bf 8f6f 	isb	sy
 80069b8:	e010      	b.n	80069dc <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80069ba:	6839      	ldr	r1, [r7, #0]
 80069bc:	6938      	ldr	r0, [r7, #16]
 80069be:	f000 fec7 	bl	8007750 <xQueueSemaphoreTake>
 80069c2:	4603      	mov	r3, r0
 80069c4:	2b01      	cmp	r3, #1
 80069c6:	d009      	beq.n	80069dc <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d003      	beq.n	80069d6 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80069ce:	f06f 0301 	mvn.w	r3, #1
 80069d2:	617b      	str	r3, [r7, #20]
 80069d4:	e002      	b.n	80069dc <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80069d6:	f06f 0302 	mvn.w	r3, #2
 80069da:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80069dc:	697b      	ldr	r3, [r7, #20]
}
 80069de:	4618      	mov	r0, r3
 80069e0:	3718      	adds	r7, #24
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}
 80069e6:	bf00      	nop
 80069e8:	e000ed04 	.word	0xe000ed04

080069ec <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b086      	sub	sp, #24
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80069f8:	2300      	movs	r3, #0
 80069fa:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d103      	bne.n	8006a0a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8006a02:	f06f 0303 	mvn.w	r3, #3
 8006a06:	617b      	str	r3, [r7, #20]
 8006a08:	e02c      	b.n	8006a64 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a0a:	f3ef 8305 	mrs	r3, IPSR
 8006a0e:	60fb      	str	r3, [r7, #12]
  return(result);
 8006a10:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d01a      	beq.n	8006a4c <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8006a16:	2300      	movs	r3, #0
 8006a18:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8006a1a:	f107 0308 	add.w	r3, r7, #8
 8006a1e:	4619      	mov	r1, r3
 8006a20:	6938      	ldr	r0, [r7, #16]
 8006a22:	f000 fd23 	bl	800746c <xQueueGiveFromISR>
 8006a26:	4603      	mov	r3, r0
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d003      	beq.n	8006a34 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8006a2c:	f06f 0302 	mvn.w	r3, #2
 8006a30:	617b      	str	r3, [r7, #20]
 8006a32:	e017      	b.n	8006a64 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d014      	beq.n	8006a64 <osSemaphoreRelease+0x78>
 8006a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8006a70 <osSemaphoreRelease+0x84>)
 8006a3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a40:	601a      	str	r2, [r3, #0]
 8006a42:	f3bf 8f4f 	dsb	sy
 8006a46:	f3bf 8f6f 	isb	sy
 8006a4a:	e00b      	b.n	8006a64 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	2200      	movs	r2, #0
 8006a50:	2100      	movs	r1, #0
 8006a52:	6938      	ldr	r0, [r7, #16]
 8006a54:	f000 fb6a 	bl	800712c <xQueueGenericSend>
 8006a58:	4603      	mov	r3, r0
 8006a5a:	2b01      	cmp	r3, #1
 8006a5c:	d002      	beq.n	8006a64 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8006a5e:	f06f 0302 	mvn.w	r3, #2
 8006a62:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8006a64:	697b      	ldr	r3, [r7, #20]
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	3718      	adds	r7, #24
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}
 8006a6e:	bf00      	nop
 8006a70:	e000ed04 	.word	0xe000ed04

08006a74 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b08a      	sub	sp, #40	@ 0x28
 8006a78:	af02      	add	r7, sp, #8
 8006a7a:	60f8      	str	r0, [r7, #12]
 8006a7c:	60b9      	str	r1, [r7, #8]
 8006a7e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8006a80:	2300      	movs	r3, #0
 8006a82:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a84:	f3ef 8305 	mrs	r3, IPSR
 8006a88:	613b      	str	r3, [r7, #16]
  return(result);
 8006a8a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d15f      	bne.n	8006b50 <osMessageQueueNew+0xdc>
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d05c      	beq.n	8006b50 <osMessageQueueNew+0xdc>
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d059      	beq.n	8006b50 <osMessageQueueNew+0xdc>
    mem = -1;
 8006a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8006aa0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d029      	beq.n	8006afc <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d012      	beq.n	8006ad6 <osMessageQueueNew+0x62>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	68db      	ldr	r3, [r3, #12]
 8006ab4:	2b4f      	cmp	r3, #79	@ 0x4f
 8006ab6:	d90e      	bls.n	8006ad6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d00a      	beq.n	8006ad6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	695a      	ldr	r2, [r3, #20]
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	68b9      	ldr	r1, [r7, #8]
 8006ac8:	fb01 f303 	mul.w	r3, r1, r3
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d302      	bcc.n	8006ad6 <osMessageQueueNew+0x62>
        mem = 1;
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	61bb      	str	r3, [r7, #24]
 8006ad4:	e014      	b.n	8006b00 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d110      	bne.n	8006b00 <osMessageQueueNew+0x8c>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	68db      	ldr	r3, [r3, #12]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d10c      	bne.n	8006b00 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d108      	bne.n	8006b00 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	695b      	ldr	r3, [r3, #20]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d104      	bne.n	8006b00 <osMessageQueueNew+0x8c>
          mem = 0;
 8006af6:	2300      	movs	r3, #0
 8006af8:	61bb      	str	r3, [r7, #24]
 8006afa:	e001      	b.n	8006b00 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8006afc:	2300      	movs	r3, #0
 8006afe:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006b00:	69bb      	ldr	r3, [r7, #24]
 8006b02:	2b01      	cmp	r3, #1
 8006b04:	d10b      	bne.n	8006b1e <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	691a      	ldr	r2, [r3, #16]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	689b      	ldr	r3, [r3, #8]
 8006b0e:	2100      	movs	r1, #0
 8006b10:	9100      	str	r1, [sp, #0]
 8006b12:	68b9      	ldr	r1, [r7, #8]
 8006b14:	68f8      	ldr	r0, [r7, #12]
 8006b16:	f000 f973 	bl	8006e00 <xQueueGenericCreateStatic>
 8006b1a:	61f8      	str	r0, [r7, #28]
 8006b1c:	e008      	b.n	8006b30 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8006b1e:	69bb      	ldr	r3, [r7, #24]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d105      	bne.n	8006b30 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8006b24:	2200      	movs	r2, #0
 8006b26:	68b9      	ldr	r1, [r7, #8]
 8006b28:	68f8      	ldr	r0, [r7, #12]
 8006b2a:	f000 f9e6 	bl	8006efa <xQueueGenericCreate>
 8006b2e:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8006b30:	69fb      	ldr	r3, [r7, #28]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d00c      	beq.n	8006b50 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d003      	beq.n	8006b44 <osMessageQueueNew+0xd0>
        name = attr->name;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	617b      	str	r3, [r7, #20]
 8006b42:	e001      	b.n	8006b48 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8006b44:	2300      	movs	r3, #0
 8006b46:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8006b48:	6979      	ldr	r1, [r7, #20]
 8006b4a:	69f8      	ldr	r0, [r7, #28]
 8006b4c:	f001 f8de 	bl	8007d0c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8006b50:	69fb      	ldr	r3, [r7, #28]
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3720      	adds	r7, #32
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
	...

08006b5c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006b5c:	b480      	push	{r7}
 8006b5e:	b085      	sub	sp, #20
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	60f8      	str	r0, [r7, #12]
 8006b64:	60b9      	str	r1, [r7, #8]
 8006b66:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	4a07      	ldr	r2, [pc, #28]	@ (8006b88 <vApplicationGetIdleTaskMemory+0x2c>)
 8006b6c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	4a06      	ldr	r2, [pc, #24]	@ (8006b8c <vApplicationGetIdleTaskMemory+0x30>)
 8006b72:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2280      	movs	r2, #128	@ 0x80
 8006b78:	601a      	str	r2, [r3, #0]
}
 8006b7a:	bf00      	nop
 8006b7c:	3714      	adds	r7, #20
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b84:	4770      	bx	lr
 8006b86:	bf00      	nop
 8006b88:	20000238 	.word	0x20000238
 8006b8c:	200002e0 	.word	0x200002e0

08006b90 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006b90:	b480      	push	{r7}
 8006b92:	b085      	sub	sp, #20
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	60f8      	str	r0, [r7, #12]
 8006b98:	60b9      	str	r1, [r7, #8]
 8006b9a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	4a07      	ldr	r2, [pc, #28]	@ (8006bbc <vApplicationGetTimerTaskMemory+0x2c>)
 8006ba0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	4a06      	ldr	r2, [pc, #24]	@ (8006bc0 <vApplicationGetTimerTaskMemory+0x30>)
 8006ba6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006bae:	601a      	str	r2, [r3, #0]
}
 8006bb0:	bf00      	nop
 8006bb2:	3714      	adds	r7, #20
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bba:	4770      	bx	lr
 8006bbc:	200004e0 	.word	0x200004e0
 8006bc0:	20000588 	.word	0x20000588

08006bc4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b083      	sub	sp, #12
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	f103 0208 	add.w	r2, r3, #8
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8006bdc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	f103 0208 	add.w	r2, r3, #8
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f103 0208 	add.w	r2, r3, #8
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006bf8:	bf00      	nop
 8006bfa:	370c      	adds	r7, #12
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c02:	4770      	bx	lr

08006c04 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006c04:	b480      	push	{r7}
 8006c06:	b083      	sub	sp, #12
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006c12:	bf00      	nop
 8006c14:	370c      	adds	r7, #12
 8006c16:	46bd      	mov	sp, r7
 8006c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1c:	4770      	bx	lr

08006c1e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006c1e:	b480      	push	{r7}
 8006c20:	b085      	sub	sp, #20
 8006c22:	af00      	add	r7, sp, #0
 8006c24:	6078      	str	r0, [r7, #4]
 8006c26:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	68fa      	ldr	r2, [r7, #12]
 8006c32:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	689a      	ldr	r2, [r3, #8]
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	689b      	ldr	r3, [r3, #8]
 8006c40:	683a      	ldr	r2, [r7, #0]
 8006c42:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	683a      	ldr	r2, [r7, #0]
 8006c48:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	687a      	ldr	r2, [r7, #4]
 8006c4e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	1c5a      	adds	r2, r3, #1
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	601a      	str	r2, [r3, #0]
}
 8006c5a:	bf00      	nop
 8006c5c:	3714      	adds	r7, #20
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c64:	4770      	bx	lr

08006c66 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006c66:	b480      	push	{r7}
 8006c68:	b085      	sub	sp, #20
 8006c6a:	af00      	add	r7, sp, #0
 8006c6c:	6078      	str	r0, [r7, #4]
 8006c6e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c7c:	d103      	bne.n	8006c86 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	691b      	ldr	r3, [r3, #16]
 8006c82:	60fb      	str	r3, [r7, #12]
 8006c84:	e00c      	b.n	8006ca0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	3308      	adds	r3, #8
 8006c8a:	60fb      	str	r3, [r7, #12]
 8006c8c:	e002      	b.n	8006c94 <vListInsert+0x2e>
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	685b      	ldr	r3, [r3, #4]
 8006c92:	60fb      	str	r3, [r7, #12]
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	68ba      	ldr	r2, [r7, #8]
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d2f6      	bcs.n	8006c8e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	685a      	ldr	r2, [r3, #4]
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	683a      	ldr	r2, [r7, #0]
 8006cae:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	68fa      	ldr	r2, [r7, #12]
 8006cb4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	683a      	ldr	r2, [r7, #0]
 8006cba:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	687a      	ldr	r2, [r7, #4]
 8006cc0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	1c5a      	adds	r2, r3, #1
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	601a      	str	r2, [r3, #0]
}
 8006ccc:	bf00      	nop
 8006cce:	3714      	adds	r7, #20
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd6:	4770      	bx	lr

08006cd8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b085      	sub	sp, #20
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	691b      	ldr	r3, [r3, #16]
 8006ce4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	687a      	ldr	r2, [r7, #4]
 8006cec:	6892      	ldr	r2, [r2, #8]
 8006cee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	687a      	ldr	r2, [r7, #4]
 8006cf6:	6852      	ldr	r2, [r2, #4]
 8006cf8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	687a      	ldr	r2, [r7, #4]
 8006d00:	429a      	cmp	r2, r3
 8006d02:	d103      	bne.n	8006d0c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	689a      	ldr	r2, [r3, #8]
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	1e5a      	subs	r2, r3, #1
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	3714      	adds	r7, #20
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr

08006d2c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b084      	sub	sp, #16
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
 8006d34:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d10b      	bne.n	8006d58 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d44:	f383 8811 	msr	BASEPRI, r3
 8006d48:	f3bf 8f6f 	isb	sy
 8006d4c:	f3bf 8f4f 	dsb	sy
 8006d50:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006d52:	bf00      	nop
 8006d54:	bf00      	nop
 8006d56:	e7fd      	b.n	8006d54 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006d58:	f002 ff56 	bl	8009c08 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681a      	ldr	r2, [r3, #0]
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d64:	68f9      	ldr	r1, [r7, #12]
 8006d66:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006d68:	fb01 f303 	mul.w	r3, r1, r3
 8006d6c:	441a      	add	r2, r3
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2200      	movs	r2, #0
 8006d76:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681a      	ldr	r2, [r3, #0]
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681a      	ldr	r2, [r3, #0]
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d88:	3b01      	subs	r3, #1
 8006d8a:	68f9      	ldr	r1, [r7, #12]
 8006d8c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006d8e:	fb01 f303 	mul.w	r3, r1, r3
 8006d92:	441a      	add	r2, r3
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	22ff      	movs	r2, #255	@ 0xff
 8006d9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	22ff      	movs	r2, #255	@ 0xff
 8006da4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d114      	bne.n	8006dd8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	691b      	ldr	r3, [r3, #16]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d01a      	beq.n	8006dec <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	3310      	adds	r3, #16
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f001 fcc0 	bl	8008740 <xTaskRemoveFromEventList>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d012      	beq.n	8006dec <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006dc6:	4b0d      	ldr	r3, [pc, #52]	@ (8006dfc <xQueueGenericReset+0xd0>)
 8006dc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006dcc:	601a      	str	r2, [r3, #0]
 8006dce:	f3bf 8f4f 	dsb	sy
 8006dd2:	f3bf 8f6f 	isb	sy
 8006dd6:	e009      	b.n	8006dec <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	3310      	adds	r3, #16
 8006ddc:	4618      	mov	r0, r3
 8006dde:	f7ff fef1 	bl	8006bc4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	3324      	adds	r3, #36	@ 0x24
 8006de6:	4618      	mov	r0, r3
 8006de8:	f7ff feec 	bl	8006bc4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006dec:	f002 ff3e 	bl	8009c6c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006df0:	2301      	movs	r3, #1
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	3710      	adds	r7, #16
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}
 8006dfa:	bf00      	nop
 8006dfc:	e000ed04 	.word	0xe000ed04

08006e00 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b08e      	sub	sp, #56	@ 0x38
 8006e04:	af02      	add	r7, sp, #8
 8006e06:	60f8      	str	r0, [r7, #12]
 8006e08:	60b9      	str	r1, [r7, #8]
 8006e0a:	607a      	str	r2, [r7, #4]
 8006e0c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d10b      	bne.n	8006e2c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e18:	f383 8811 	msr	BASEPRI, r3
 8006e1c:	f3bf 8f6f 	isb	sy
 8006e20:	f3bf 8f4f 	dsb	sy
 8006e24:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006e26:	bf00      	nop
 8006e28:	bf00      	nop
 8006e2a:	e7fd      	b.n	8006e28 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d10b      	bne.n	8006e4a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e36:	f383 8811 	msr	BASEPRI, r3
 8006e3a:	f3bf 8f6f 	isb	sy
 8006e3e:	f3bf 8f4f 	dsb	sy
 8006e42:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006e44:	bf00      	nop
 8006e46:	bf00      	nop
 8006e48:	e7fd      	b.n	8006e46 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d002      	beq.n	8006e56 <xQueueGenericCreateStatic+0x56>
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d001      	beq.n	8006e5a <xQueueGenericCreateStatic+0x5a>
 8006e56:	2301      	movs	r3, #1
 8006e58:	e000      	b.n	8006e5c <xQueueGenericCreateStatic+0x5c>
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d10b      	bne.n	8006e78 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e64:	f383 8811 	msr	BASEPRI, r3
 8006e68:	f3bf 8f6f 	isb	sy
 8006e6c:	f3bf 8f4f 	dsb	sy
 8006e70:	623b      	str	r3, [r7, #32]
}
 8006e72:	bf00      	nop
 8006e74:	bf00      	nop
 8006e76:	e7fd      	b.n	8006e74 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d102      	bne.n	8006e84 <xQueueGenericCreateStatic+0x84>
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d101      	bne.n	8006e88 <xQueueGenericCreateStatic+0x88>
 8006e84:	2301      	movs	r3, #1
 8006e86:	e000      	b.n	8006e8a <xQueueGenericCreateStatic+0x8a>
 8006e88:	2300      	movs	r3, #0
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d10b      	bne.n	8006ea6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e92:	f383 8811 	msr	BASEPRI, r3
 8006e96:	f3bf 8f6f 	isb	sy
 8006e9a:	f3bf 8f4f 	dsb	sy
 8006e9e:	61fb      	str	r3, [r7, #28]
}
 8006ea0:	bf00      	nop
 8006ea2:	bf00      	nop
 8006ea4:	e7fd      	b.n	8006ea2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006ea6:	2350      	movs	r3, #80	@ 0x50
 8006ea8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	2b50      	cmp	r3, #80	@ 0x50
 8006eae:	d00b      	beq.n	8006ec8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eb4:	f383 8811 	msr	BASEPRI, r3
 8006eb8:	f3bf 8f6f 	isb	sy
 8006ebc:	f3bf 8f4f 	dsb	sy
 8006ec0:	61bb      	str	r3, [r7, #24]
}
 8006ec2:	bf00      	nop
 8006ec4:	bf00      	nop
 8006ec6:	e7fd      	b.n	8006ec4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006ec8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006ece:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d00d      	beq.n	8006ef0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006edc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ee2:	9300      	str	r3, [sp, #0]
 8006ee4:	4613      	mov	r3, r2
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	68b9      	ldr	r1, [r7, #8]
 8006eea:	68f8      	ldr	r0, [r7, #12]
 8006eec:	f000 f840 	bl	8006f70 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006ef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	3730      	adds	r7, #48	@ 0x30
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}

08006efa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006efa:	b580      	push	{r7, lr}
 8006efc:	b08a      	sub	sp, #40	@ 0x28
 8006efe:	af02      	add	r7, sp, #8
 8006f00:	60f8      	str	r0, [r7, #12]
 8006f02:	60b9      	str	r1, [r7, #8]
 8006f04:	4613      	mov	r3, r2
 8006f06:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d10b      	bne.n	8006f26 <xQueueGenericCreate+0x2c>
	__asm volatile
 8006f0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f12:	f383 8811 	msr	BASEPRI, r3
 8006f16:	f3bf 8f6f 	isb	sy
 8006f1a:	f3bf 8f4f 	dsb	sy
 8006f1e:	613b      	str	r3, [r7, #16]
}
 8006f20:	bf00      	nop
 8006f22:	bf00      	nop
 8006f24:	e7fd      	b.n	8006f22 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	68ba      	ldr	r2, [r7, #8]
 8006f2a:	fb02 f303 	mul.w	r3, r2, r3
 8006f2e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006f30:	69fb      	ldr	r3, [r7, #28]
 8006f32:	3350      	adds	r3, #80	@ 0x50
 8006f34:	4618      	mov	r0, r3
 8006f36:	f002 ff89 	bl	8009e4c <pvPortMalloc>
 8006f3a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006f3c:	69bb      	ldr	r3, [r7, #24]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d011      	beq.n	8006f66 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006f42:	69bb      	ldr	r3, [r7, #24]
 8006f44:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	3350      	adds	r3, #80	@ 0x50
 8006f4a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006f4c:	69bb      	ldr	r3, [r7, #24]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006f54:	79fa      	ldrb	r2, [r7, #7]
 8006f56:	69bb      	ldr	r3, [r7, #24]
 8006f58:	9300      	str	r3, [sp, #0]
 8006f5a:	4613      	mov	r3, r2
 8006f5c:	697a      	ldr	r2, [r7, #20]
 8006f5e:	68b9      	ldr	r1, [r7, #8]
 8006f60:	68f8      	ldr	r0, [r7, #12]
 8006f62:	f000 f805 	bl	8006f70 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006f66:	69bb      	ldr	r3, [r7, #24]
	}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	3720      	adds	r7, #32
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bd80      	pop	{r7, pc}

08006f70 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b084      	sub	sp, #16
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	60f8      	str	r0, [r7, #12]
 8006f78:	60b9      	str	r1, [r7, #8]
 8006f7a:	607a      	str	r2, [r7, #4]
 8006f7c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006f7e:	68bb      	ldr	r3, [r7, #8]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d103      	bne.n	8006f8c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006f84:	69bb      	ldr	r3, [r7, #24]
 8006f86:	69ba      	ldr	r2, [r7, #24]
 8006f88:	601a      	str	r2, [r3, #0]
 8006f8a:	e002      	b.n	8006f92 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006f8c:	69bb      	ldr	r3, [r7, #24]
 8006f8e:	687a      	ldr	r2, [r7, #4]
 8006f90:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006f92:	69bb      	ldr	r3, [r7, #24]
 8006f94:	68fa      	ldr	r2, [r7, #12]
 8006f96:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006f98:	69bb      	ldr	r3, [r7, #24]
 8006f9a:	68ba      	ldr	r2, [r7, #8]
 8006f9c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006f9e:	2101      	movs	r1, #1
 8006fa0:	69b8      	ldr	r0, [r7, #24]
 8006fa2:	f7ff fec3 	bl	8006d2c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006fa6:	69bb      	ldr	r3, [r7, #24]
 8006fa8:	78fa      	ldrb	r2, [r7, #3]
 8006faa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006fae:	bf00      	nop
 8006fb0:	3710      	adds	r7, #16
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}

08006fb6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006fb6:	b580      	push	{r7, lr}
 8006fb8:	b082      	sub	sp, #8
 8006fba:	af00      	add	r7, sp, #0
 8006fbc:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d00e      	beq.n	8006fe2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2200      	movs	r2, #0
 8006fce:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	2200      	movs	r2, #0
 8006fda:	2100      	movs	r1, #0
 8006fdc:	6878      	ldr	r0, [r7, #4]
 8006fde:	f000 f8a5 	bl	800712c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006fe2:	bf00      	nop
 8006fe4:	3708      	adds	r7, #8
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	bd80      	pop	{r7, pc}

08006fea <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006fea:	b580      	push	{r7, lr}
 8006fec:	b086      	sub	sp, #24
 8006fee:	af00      	add	r7, sp, #0
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	617b      	str	r3, [r7, #20]
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006ffc:	79fb      	ldrb	r3, [r7, #7]
 8006ffe:	461a      	mov	r2, r3
 8007000:	6939      	ldr	r1, [r7, #16]
 8007002:	6978      	ldr	r0, [r7, #20]
 8007004:	f7ff ff79 	bl	8006efa <xQueueGenericCreate>
 8007008:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800700a:	68f8      	ldr	r0, [r7, #12]
 800700c:	f7ff ffd3 	bl	8006fb6 <prvInitialiseMutex>

		return xNewQueue;
 8007010:	68fb      	ldr	r3, [r7, #12]
	}
 8007012:	4618      	mov	r0, r3
 8007014:	3718      	adds	r7, #24
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}

0800701a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800701a:	b580      	push	{r7, lr}
 800701c:	b088      	sub	sp, #32
 800701e:	af02      	add	r7, sp, #8
 8007020:	4603      	mov	r3, r0
 8007022:	6039      	str	r1, [r7, #0]
 8007024:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007026:	2301      	movs	r3, #1
 8007028:	617b      	str	r3, [r7, #20]
 800702a:	2300      	movs	r3, #0
 800702c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800702e:	79fb      	ldrb	r3, [r7, #7]
 8007030:	9300      	str	r3, [sp, #0]
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	2200      	movs	r2, #0
 8007036:	6939      	ldr	r1, [r7, #16]
 8007038:	6978      	ldr	r0, [r7, #20]
 800703a:	f7ff fee1 	bl	8006e00 <xQueueGenericCreateStatic>
 800703e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007040:	68f8      	ldr	r0, [r7, #12]
 8007042:	f7ff ffb8 	bl	8006fb6 <prvInitialiseMutex>

		return xNewQueue;
 8007046:	68fb      	ldr	r3, [r7, #12]
	}
 8007048:	4618      	mov	r0, r3
 800704a:	3718      	adds	r7, #24
 800704c:	46bd      	mov	sp, r7
 800704e:	bd80      	pop	{r7, pc}

08007050 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8007050:	b580      	push	{r7, lr}
 8007052:	b08a      	sub	sp, #40	@ 0x28
 8007054:	af02      	add	r7, sp, #8
 8007056:	60f8      	str	r0, [r7, #12]
 8007058:	60b9      	str	r1, [r7, #8]
 800705a:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d10b      	bne.n	800707a <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8007062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007066:	f383 8811 	msr	BASEPRI, r3
 800706a:	f3bf 8f6f 	isb	sy
 800706e:	f3bf 8f4f 	dsb	sy
 8007072:	61bb      	str	r3, [r7, #24]
}
 8007074:	bf00      	nop
 8007076:	bf00      	nop
 8007078:	e7fd      	b.n	8007076 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800707a:	68ba      	ldr	r2, [r7, #8]
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	429a      	cmp	r2, r3
 8007080:	d90b      	bls.n	800709a <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8007082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007086:	f383 8811 	msr	BASEPRI, r3
 800708a:	f3bf 8f6f 	isb	sy
 800708e:	f3bf 8f4f 	dsb	sy
 8007092:	617b      	str	r3, [r7, #20]
}
 8007094:	bf00      	nop
 8007096:	bf00      	nop
 8007098:	e7fd      	b.n	8007096 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800709a:	2302      	movs	r3, #2
 800709c:	9300      	str	r3, [sp, #0]
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2200      	movs	r2, #0
 80070a2:	2100      	movs	r1, #0
 80070a4:	68f8      	ldr	r0, [r7, #12]
 80070a6:	f7ff feab 	bl	8006e00 <xQueueGenericCreateStatic>
 80070aa:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80070ac:	69fb      	ldr	r3, [r7, #28]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d002      	beq.n	80070b8 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80070b2:	69fb      	ldr	r3, [r7, #28]
 80070b4:	68ba      	ldr	r2, [r7, #8]
 80070b6:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80070b8:	69fb      	ldr	r3, [r7, #28]
	}
 80070ba:	4618      	mov	r0, r3
 80070bc:	3720      	adds	r7, #32
 80070be:	46bd      	mov	sp, r7
 80070c0:	bd80      	pop	{r7, pc}

080070c2 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80070c2:	b580      	push	{r7, lr}
 80070c4:	b086      	sub	sp, #24
 80070c6:	af00      	add	r7, sp, #0
 80070c8:	6078      	str	r0, [r7, #4]
 80070ca:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d10b      	bne.n	80070ea <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80070d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070d6:	f383 8811 	msr	BASEPRI, r3
 80070da:	f3bf 8f6f 	isb	sy
 80070de:	f3bf 8f4f 	dsb	sy
 80070e2:	613b      	str	r3, [r7, #16]
}
 80070e4:	bf00      	nop
 80070e6:	bf00      	nop
 80070e8:	e7fd      	b.n	80070e6 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80070ea:	683a      	ldr	r2, [r7, #0]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	429a      	cmp	r2, r3
 80070f0:	d90b      	bls.n	800710a <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80070f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070f6:	f383 8811 	msr	BASEPRI, r3
 80070fa:	f3bf 8f6f 	isb	sy
 80070fe:	f3bf 8f4f 	dsb	sy
 8007102:	60fb      	str	r3, [r7, #12]
}
 8007104:	bf00      	nop
 8007106:	bf00      	nop
 8007108:	e7fd      	b.n	8007106 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800710a:	2202      	movs	r2, #2
 800710c:	2100      	movs	r1, #0
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	f7ff fef3 	bl	8006efa <xQueueGenericCreate>
 8007114:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007116:	697b      	ldr	r3, [r7, #20]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d002      	beq.n	8007122 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	683a      	ldr	r2, [r7, #0]
 8007120:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007122:	697b      	ldr	r3, [r7, #20]
	}
 8007124:	4618      	mov	r0, r3
 8007126:	3718      	adds	r7, #24
 8007128:	46bd      	mov	sp, r7
 800712a:	bd80      	pop	{r7, pc}

0800712c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b08e      	sub	sp, #56	@ 0x38
 8007130:	af00      	add	r7, sp, #0
 8007132:	60f8      	str	r0, [r7, #12]
 8007134:	60b9      	str	r1, [r7, #8]
 8007136:	607a      	str	r2, [r7, #4]
 8007138:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800713a:	2300      	movs	r3, #0
 800713c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007144:	2b00      	cmp	r3, #0
 8007146:	d10b      	bne.n	8007160 <xQueueGenericSend+0x34>
	__asm volatile
 8007148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800714c:	f383 8811 	msr	BASEPRI, r3
 8007150:	f3bf 8f6f 	isb	sy
 8007154:	f3bf 8f4f 	dsb	sy
 8007158:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800715a:	bf00      	nop
 800715c:	bf00      	nop
 800715e:	e7fd      	b.n	800715c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d103      	bne.n	800716e <xQueueGenericSend+0x42>
 8007166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800716a:	2b00      	cmp	r3, #0
 800716c:	d101      	bne.n	8007172 <xQueueGenericSend+0x46>
 800716e:	2301      	movs	r3, #1
 8007170:	e000      	b.n	8007174 <xQueueGenericSend+0x48>
 8007172:	2300      	movs	r3, #0
 8007174:	2b00      	cmp	r3, #0
 8007176:	d10b      	bne.n	8007190 <xQueueGenericSend+0x64>
	__asm volatile
 8007178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800717c:	f383 8811 	msr	BASEPRI, r3
 8007180:	f3bf 8f6f 	isb	sy
 8007184:	f3bf 8f4f 	dsb	sy
 8007188:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800718a:	bf00      	nop
 800718c:	bf00      	nop
 800718e:	e7fd      	b.n	800718c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	2b02      	cmp	r3, #2
 8007194:	d103      	bne.n	800719e <xQueueGenericSend+0x72>
 8007196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007198:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800719a:	2b01      	cmp	r3, #1
 800719c:	d101      	bne.n	80071a2 <xQueueGenericSend+0x76>
 800719e:	2301      	movs	r3, #1
 80071a0:	e000      	b.n	80071a4 <xQueueGenericSend+0x78>
 80071a2:	2300      	movs	r3, #0
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d10b      	bne.n	80071c0 <xQueueGenericSend+0x94>
	__asm volatile
 80071a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ac:	f383 8811 	msr	BASEPRI, r3
 80071b0:	f3bf 8f6f 	isb	sy
 80071b4:	f3bf 8f4f 	dsb	sy
 80071b8:	623b      	str	r3, [r7, #32]
}
 80071ba:	bf00      	nop
 80071bc:	bf00      	nop
 80071be:	e7fd      	b.n	80071bc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80071c0:	f001 fc84 	bl	8008acc <xTaskGetSchedulerState>
 80071c4:	4603      	mov	r3, r0
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d102      	bne.n	80071d0 <xQueueGenericSend+0xa4>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d101      	bne.n	80071d4 <xQueueGenericSend+0xa8>
 80071d0:	2301      	movs	r3, #1
 80071d2:	e000      	b.n	80071d6 <xQueueGenericSend+0xaa>
 80071d4:	2300      	movs	r3, #0
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d10b      	bne.n	80071f2 <xQueueGenericSend+0xc6>
	__asm volatile
 80071da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071de:	f383 8811 	msr	BASEPRI, r3
 80071e2:	f3bf 8f6f 	isb	sy
 80071e6:	f3bf 8f4f 	dsb	sy
 80071ea:	61fb      	str	r3, [r7, #28]
}
 80071ec:	bf00      	nop
 80071ee:	bf00      	nop
 80071f0:	e7fd      	b.n	80071ee <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80071f2:	f002 fd09 	bl	8009c08 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80071f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80071fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071fe:	429a      	cmp	r2, r3
 8007200:	d302      	bcc.n	8007208 <xQueueGenericSend+0xdc>
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	2b02      	cmp	r3, #2
 8007206:	d129      	bne.n	800725c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007208:	683a      	ldr	r2, [r7, #0]
 800720a:	68b9      	ldr	r1, [r7, #8]
 800720c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800720e:	f000 fc6d 	bl	8007aec <prvCopyDataToQueue>
 8007212:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007218:	2b00      	cmp	r3, #0
 800721a:	d010      	beq.n	800723e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800721c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800721e:	3324      	adds	r3, #36	@ 0x24
 8007220:	4618      	mov	r0, r3
 8007222:	f001 fa8d 	bl	8008740 <xTaskRemoveFromEventList>
 8007226:	4603      	mov	r3, r0
 8007228:	2b00      	cmp	r3, #0
 800722a:	d013      	beq.n	8007254 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800722c:	4b3f      	ldr	r3, [pc, #252]	@ (800732c <xQueueGenericSend+0x200>)
 800722e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007232:	601a      	str	r2, [r3, #0]
 8007234:	f3bf 8f4f 	dsb	sy
 8007238:	f3bf 8f6f 	isb	sy
 800723c:	e00a      	b.n	8007254 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800723e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007240:	2b00      	cmp	r3, #0
 8007242:	d007      	beq.n	8007254 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007244:	4b39      	ldr	r3, [pc, #228]	@ (800732c <xQueueGenericSend+0x200>)
 8007246:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800724a:	601a      	str	r2, [r3, #0]
 800724c:	f3bf 8f4f 	dsb	sy
 8007250:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007254:	f002 fd0a 	bl	8009c6c <vPortExitCritical>
				return pdPASS;
 8007258:	2301      	movs	r3, #1
 800725a:	e063      	b.n	8007324 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d103      	bne.n	800726a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007262:	f002 fd03 	bl	8009c6c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007266:	2300      	movs	r3, #0
 8007268:	e05c      	b.n	8007324 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800726a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800726c:	2b00      	cmp	r3, #0
 800726e:	d106      	bne.n	800727e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007270:	f107 0314 	add.w	r3, r7, #20
 8007274:	4618      	mov	r0, r3
 8007276:	f001 fac7 	bl	8008808 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800727a:	2301      	movs	r3, #1
 800727c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800727e:	f002 fcf5 	bl	8009c6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007282:	f001 f82f 	bl	80082e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007286:	f002 fcbf 	bl	8009c08 <vPortEnterCritical>
 800728a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800728c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007290:	b25b      	sxtb	r3, r3
 8007292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007296:	d103      	bne.n	80072a0 <xQueueGenericSend+0x174>
 8007298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800729a:	2200      	movs	r2, #0
 800729c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80072a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80072a6:	b25b      	sxtb	r3, r3
 80072a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072ac:	d103      	bne.n	80072b6 <xQueueGenericSend+0x18a>
 80072ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072b0:	2200      	movs	r2, #0
 80072b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80072b6:	f002 fcd9 	bl	8009c6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80072ba:	1d3a      	adds	r2, r7, #4
 80072bc:	f107 0314 	add.w	r3, r7, #20
 80072c0:	4611      	mov	r1, r2
 80072c2:	4618      	mov	r0, r3
 80072c4:	f001 fab6 	bl	8008834 <xTaskCheckForTimeOut>
 80072c8:	4603      	mov	r3, r0
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d124      	bne.n	8007318 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80072ce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80072d0:	f000 fd04 	bl	8007cdc <prvIsQueueFull>
 80072d4:	4603      	mov	r3, r0
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d018      	beq.n	800730c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80072da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072dc:	3310      	adds	r3, #16
 80072de:	687a      	ldr	r2, [r7, #4]
 80072e0:	4611      	mov	r1, r2
 80072e2:	4618      	mov	r0, r3
 80072e4:	f001 f9da 	bl	800869c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80072e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80072ea:	f000 fc8f 	bl	8007c0c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80072ee:	f001 f807 	bl	8008300 <xTaskResumeAll>
 80072f2:	4603      	mov	r3, r0
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	f47f af7c 	bne.w	80071f2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80072fa:	4b0c      	ldr	r3, [pc, #48]	@ (800732c <xQueueGenericSend+0x200>)
 80072fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007300:	601a      	str	r2, [r3, #0]
 8007302:	f3bf 8f4f 	dsb	sy
 8007306:	f3bf 8f6f 	isb	sy
 800730a:	e772      	b.n	80071f2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800730c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800730e:	f000 fc7d 	bl	8007c0c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007312:	f000 fff5 	bl	8008300 <xTaskResumeAll>
 8007316:	e76c      	b.n	80071f2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007318:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800731a:	f000 fc77 	bl	8007c0c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800731e:	f000 ffef 	bl	8008300 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007322:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007324:	4618      	mov	r0, r3
 8007326:	3738      	adds	r7, #56	@ 0x38
 8007328:	46bd      	mov	sp, r7
 800732a:	bd80      	pop	{r7, pc}
 800732c:	e000ed04 	.word	0xe000ed04

08007330 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b090      	sub	sp, #64	@ 0x40
 8007334:	af00      	add	r7, sp, #0
 8007336:	60f8      	str	r0, [r7, #12]
 8007338:	60b9      	str	r1, [r7, #8]
 800733a:	607a      	str	r2, [r7, #4]
 800733c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007344:	2b00      	cmp	r3, #0
 8007346:	d10b      	bne.n	8007360 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800734c:	f383 8811 	msr	BASEPRI, r3
 8007350:	f3bf 8f6f 	isb	sy
 8007354:	f3bf 8f4f 	dsb	sy
 8007358:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800735a:	bf00      	nop
 800735c:	bf00      	nop
 800735e:	e7fd      	b.n	800735c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d103      	bne.n	800736e <xQueueGenericSendFromISR+0x3e>
 8007366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800736a:	2b00      	cmp	r3, #0
 800736c:	d101      	bne.n	8007372 <xQueueGenericSendFromISR+0x42>
 800736e:	2301      	movs	r3, #1
 8007370:	e000      	b.n	8007374 <xQueueGenericSendFromISR+0x44>
 8007372:	2300      	movs	r3, #0
 8007374:	2b00      	cmp	r3, #0
 8007376:	d10b      	bne.n	8007390 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007378:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800737c:	f383 8811 	msr	BASEPRI, r3
 8007380:	f3bf 8f6f 	isb	sy
 8007384:	f3bf 8f4f 	dsb	sy
 8007388:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800738a:	bf00      	nop
 800738c:	bf00      	nop
 800738e:	e7fd      	b.n	800738c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	2b02      	cmp	r3, #2
 8007394:	d103      	bne.n	800739e <xQueueGenericSendFromISR+0x6e>
 8007396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007398:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800739a:	2b01      	cmp	r3, #1
 800739c:	d101      	bne.n	80073a2 <xQueueGenericSendFromISR+0x72>
 800739e:	2301      	movs	r3, #1
 80073a0:	e000      	b.n	80073a4 <xQueueGenericSendFromISR+0x74>
 80073a2:	2300      	movs	r3, #0
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d10b      	bne.n	80073c0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80073a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ac:	f383 8811 	msr	BASEPRI, r3
 80073b0:	f3bf 8f6f 	isb	sy
 80073b4:	f3bf 8f4f 	dsb	sy
 80073b8:	623b      	str	r3, [r7, #32]
}
 80073ba:	bf00      	nop
 80073bc:	bf00      	nop
 80073be:	e7fd      	b.n	80073bc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80073c0:	f002 fd02 	bl	8009dc8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80073c4:	f3ef 8211 	mrs	r2, BASEPRI
 80073c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073cc:	f383 8811 	msr	BASEPRI, r3
 80073d0:	f3bf 8f6f 	isb	sy
 80073d4:	f3bf 8f4f 	dsb	sy
 80073d8:	61fa      	str	r2, [r7, #28]
 80073da:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80073dc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80073de:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80073e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073e8:	429a      	cmp	r2, r3
 80073ea:	d302      	bcc.n	80073f2 <xQueueGenericSendFromISR+0xc2>
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	2b02      	cmp	r3, #2
 80073f0:	d12f      	bne.n	8007452 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80073f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073f4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80073f8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80073fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007400:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007402:	683a      	ldr	r2, [r7, #0]
 8007404:	68b9      	ldr	r1, [r7, #8]
 8007406:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007408:	f000 fb70 	bl	8007aec <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800740c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007414:	d112      	bne.n	800743c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800741a:	2b00      	cmp	r3, #0
 800741c:	d016      	beq.n	800744c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800741e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007420:	3324      	adds	r3, #36	@ 0x24
 8007422:	4618      	mov	r0, r3
 8007424:	f001 f98c 	bl	8008740 <xTaskRemoveFromEventList>
 8007428:	4603      	mov	r3, r0
 800742a:	2b00      	cmp	r3, #0
 800742c:	d00e      	beq.n	800744c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d00b      	beq.n	800744c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2201      	movs	r2, #1
 8007438:	601a      	str	r2, [r3, #0]
 800743a:	e007      	b.n	800744c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800743c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007440:	3301      	adds	r3, #1
 8007442:	b2db      	uxtb	r3, r3
 8007444:	b25a      	sxtb	r2, r3
 8007446:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007448:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800744c:	2301      	movs	r3, #1
 800744e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007450:	e001      	b.n	8007456 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007452:	2300      	movs	r3, #0
 8007454:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007456:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007458:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800745a:	697b      	ldr	r3, [r7, #20]
 800745c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007460:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007462:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007464:	4618      	mov	r0, r3
 8007466:	3740      	adds	r7, #64	@ 0x40
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}

0800746c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b08e      	sub	sp, #56	@ 0x38
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
 8007474:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800747a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800747c:	2b00      	cmp	r3, #0
 800747e:	d10b      	bne.n	8007498 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007484:	f383 8811 	msr	BASEPRI, r3
 8007488:	f3bf 8f6f 	isb	sy
 800748c:	f3bf 8f4f 	dsb	sy
 8007490:	623b      	str	r3, [r7, #32]
}
 8007492:	bf00      	nop
 8007494:	bf00      	nop
 8007496:	e7fd      	b.n	8007494 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800749a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800749c:	2b00      	cmp	r3, #0
 800749e:	d00b      	beq.n	80074b8 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80074a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074a4:	f383 8811 	msr	BASEPRI, r3
 80074a8:	f3bf 8f6f 	isb	sy
 80074ac:	f3bf 8f4f 	dsb	sy
 80074b0:	61fb      	str	r3, [r7, #28]
}
 80074b2:	bf00      	nop
 80074b4:	bf00      	nop
 80074b6:	e7fd      	b.n	80074b4 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80074b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d103      	bne.n	80074c8 <xQueueGiveFromISR+0x5c>
 80074c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074c2:	689b      	ldr	r3, [r3, #8]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d101      	bne.n	80074cc <xQueueGiveFromISR+0x60>
 80074c8:	2301      	movs	r3, #1
 80074ca:	e000      	b.n	80074ce <xQueueGiveFromISR+0x62>
 80074cc:	2300      	movs	r3, #0
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d10b      	bne.n	80074ea <xQueueGiveFromISR+0x7e>
	__asm volatile
 80074d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074d6:	f383 8811 	msr	BASEPRI, r3
 80074da:	f3bf 8f6f 	isb	sy
 80074de:	f3bf 8f4f 	dsb	sy
 80074e2:	61bb      	str	r3, [r7, #24]
}
 80074e4:	bf00      	nop
 80074e6:	bf00      	nop
 80074e8:	e7fd      	b.n	80074e6 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80074ea:	f002 fc6d 	bl	8009dc8 <vPortValidateInterruptPriority>
	__asm volatile
 80074ee:	f3ef 8211 	mrs	r2, BASEPRI
 80074f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074f6:	f383 8811 	msr	BASEPRI, r3
 80074fa:	f3bf 8f6f 	isb	sy
 80074fe:	f3bf 8f4f 	dsb	sy
 8007502:	617a      	str	r2, [r7, #20]
 8007504:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007506:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007508:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800750a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800750c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800750e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007512:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007514:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007516:	429a      	cmp	r2, r3
 8007518:	d22b      	bcs.n	8007572 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800751a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800751c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007520:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007526:	1c5a      	adds	r2, r3, #1
 8007528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800752a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800752c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007534:	d112      	bne.n	800755c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800753a:	2b00      	cmp	r3, #0
 800753c:	d016      	beq.n	800756c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800753e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007540:	3324      	adds	r3, #36	@ 0x24
 8007542:	4618      	mov	r0, r3
 8007544:	f001 f8fc 	bl	8008740 <xTaskRemoveFromEventList>
 8007548:	4603      	mov	r3, r0
 800754a:	2b00      	cmp	r3, #0
 800754c:	d00e      	beq.n	800756c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d00b      	beq.n	800756c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	2201      	movs	r2, #1
 8007558:	601a      	str	r2, [r3, #0]
 800755a:	e007      	b.n	800756c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800755c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007560:	3301      	adds	r3, #1
 8007562:	b2db      	uxtb	r3, r3
 8007564:	b25a      	sxtb	r2, r3
 8007566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007568:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800756c:	2301      	movs	r3, #1
 800756e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007570:	e001      	b.n	8007576 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007572:	2300      	movs	r3, #0
 8007574:	637b      	str	r3, [r7, #52]	@ 0x34
 8007576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007578:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	f383 8811 	msr	BASEPRI, r3
}
 8007580:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007584:	4618      	mov	r0, r3
 8007586:	3738      	adds	r7, #56	@ 0x38
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}

0800758c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b08c      	sub	sp, #48	@ 0x30
 8007590:	af00      	add	r7, sp, #0
 8007592:	60f8      	str	r0, [r7, #12]
 8007594:	60b9      	str	r1, [r7, #8]
 8007596:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007598:	2300      	movs	r3, #0
 800759a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80075a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d10b      	bne.n	80075be <xQueueReceive+0x32>
	__asm volatile
 80075a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075aa:	f383 8811 	msr	BASEPRI, r3
 80075ae:	f3bf 8f6f 	isb	sy
 80075b2:	f3bf 8f4f 	dsb	sy
 80075b6:	623b      	str	r3, [r7, #32]
}
 80075b8:	bf00      	nop
 80075ba:	bf00      	nop
 80075bc:	e7fd      	b.n	80075ba <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d103      	bne.n	80075cc <xQueueReceive+0x40>
 80075c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d101      	bne.n	80075d0 <xQueueReceive+0x44>
 80075cc:	2301      	movs	r3, #1
 80075ce:	e000      	b.n	80075d2 <xQueueReceive+0x46>
 80075d0:	2300      	movs	r3, #0
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d10b      	bne.n	80075ee <xQueueReceive+0x62>
	__asm volatile
 80075d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075da:	f383 8811 	msr	BASEPRI, r3
 80075de:	f3bf 8f6f 	isb	sy
 80075e2:	f3bf 8f4f 	dsb	sy
 80075e6:	61fb      	str	r3, [r7, #28]
}
 80075e8:	bf00      	nop
 80075ea:	bf00      	nop
 80075ec:	e7fd      	b.n	80075ea <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80075ee:	f001 fa6d 	bl	8008acc <xTaskGetSchedulerState>
 80075f2:	4603      	mov	r3, r0
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d102      	bne.n	80075fe <xQueueReceive+0x72>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d101      	bne.n	8007602 <xQueueReceive+0x76>
 80075fe:	2301      	movs	r3, #1
 8007600:	e000      	b.n	8007604 <xQueueReceive+0x78>
 8007602:	2300      	movs	r3, #0
 8007604:	2b00      	cmp	r3, #0
 8007606:	d10b      	bne.n	8007620 <xQueueReceive+0x94>
	__asm volatile
 8007608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800760c:	f383 8811 	msr	BASEPRI, r3
 8007610:	f3bf 8f6f 	isb	sy
 8007614:	f3bf 8f4f 	dsb	sy
 8007618:	61bb      	str	r3, [r7, #24]
}
 800761a:	bf00      	nop
 800761c:	bf00      	nop
 800761e:	e7fd      	b.n	800761c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007620:	f002 faf2 	bl	8009c08 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007626:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007628:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800762a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800762c:	2b00      	cmp	r3, #0
 800762e:	d01f      	beq.n	8007670 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007630:	68b9      	ldr	r1, [r7, #8]
 8007632:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007634:	f000 fac4 	bl	8007bc0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800763a:	1e5a      	subs	r2, r3, #1
 800763c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800763e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007642:	691b      	ldr	r3, [r3, #16]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d00f      	beq.n	8007668 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800764a:	3310      	adds	r3, #16
 800764c:	4618      	mov	r0, r3
 800764e:	f001 f877 	bl	8008740 <xTaskRemoveFromEventList>
 8007652:	4603      	mov	r3, r0
 8007654:	2b00      	cmp	r3, #0
 8007656:	d007      	beq.n	8007668 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007658:	4b3c      	ldr	r3, [pc, #240]	@ (800774c <xQueueReceive+0x1c0>)
 800765a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800765e:	601a      	str	r2, [r3, #0]
 8007660:	f3bf 8f4f 	dsb	sy
 8007664:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007668:	f002 fb00 	bl	8009c6c <vPortExitCritical>
				return pdPASS;
 800766c:	2301      	movs	r3, #1
 800766e:	e069      	b.n	8007744 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d103      	bne.n	800767e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007676:	f002 faf9 	bl	8009c6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800767a:	2300      	movs	r3, #0
 800767c:	e062      	b.n	8007744 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800767e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007680:	2b00      	cmp	r3, #0
 8007682:	d106      	bne.n	8007692 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007684:	f107 0310 	add.w	r3, r7, #16
 8007688:	4618      	mov	r0, r3
 800768a:	f001 f8bd 	bl	8008808 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800768e:	2301      	movs	r3, #1
 8007690:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007692:	f002 faeb 	bl	8009c6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007696:	f000 fe25 	bl	80082e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800769a:	f002 fab5 	bl	8009c08 <vPortEnterCritical>
 800769e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80076a4:	b25b      	sxtb	r3, r3
 80076a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076aa:	d103      	bne.n	80076b4 <xQueueReceive+0x128>
 80076ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076ae:	2200      	movs	r2, #0
 80076b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80076b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80076ba:	b25b      	sxtb	r3, r3
 80076bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076c0:	d103      	bne.n	80076ca <xQueueReceive+0x13e>
 80076c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076c4:	2200      	movs	r2, #0
 80076c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80076ca:	f002 facf 	bl	8009c6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80076ce:	1d3a      	adds	r2, r7, #4
 80076d0:	f107 0310 	add.w	r3, r7, #16
 80076d4:	4611      	mov	r1, r2
 80076d6:	4618      	mov	r0, r3
 80076d8:	f001 f8ac 	bl	8008834 <xTaskCheckForTimeOut>
 80076dc:	4603      	mov	r3, r0
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d123      	bne.n	800772a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80076e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80076e4:	f000 fae4 	bl	8007cb0 <prvIsQueueEmpty>
 80076e8:	4603      	mov	r3, r0
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d017      	beq.n	800771e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80076ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076f0:	3324      	adds	r3, #36	@ 0x24
 80076f2:	687a      	ldr	r2, [r7, #4]
 80076f4:	4611      	mov	r1, r2
 80076f6:	4618      	mov	r0, r3
 80076f8:	f000 ffd0 	bl	800869c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80076fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80076fe:	f000 fa85 	bl	8007c0c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007702:	f000 fdfd 	bl	8008300 <xTaskResumeAll>
 8007706:	4603      	mov	r3, r0
 8007708:	2b00      	cmp	r3, #0
 800770a:	d189      	bne.n	8007620 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800770c:	4b0f      	ldr	r3, [pc, #60]	@ (800774c <xQueueReceive+0x1c0>)
 800770e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007712:	601a      	str	r2, [r3, #0]
 8007714:	f3bf 8f4f 	dsb	sy
 8007718:	f3bf 8f6f 	isb	sy
 800771c:	e780      	b.n	8007620 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800771e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007720:	f000 fa74 	bl	8007c0c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007724:	f000 fdec 	bl	8008300 <xTaskResumeAll>
 8007728:	e77a      	b.n	8007620 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800772a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800772c:	f000 fa6e 	bl	8007c0c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007730:	f000 fde6 	bl	8008300 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007734:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007736:	f000 fabb 	bl	8007cb0 <prvIsQueueEmpty>
 800773a:	4603      	mov	r3, r0
 800773c:	2b00      	cmp	r3, #0
 800773e:	f43f af6f 	beq.w	8007620 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007742:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007744:	4618      	mov	r0, r3
 8007746:	3730      	adds	r7, #48	@ 0x30
 8007748:	46bd      	mov	sp, r7
 800774a:	bd80      	pop	{r7, pc}
 800774c:	e000ed04 	.word	0xe000ed04

08007750 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b08e      	sub	sp, #56	@ 0x38
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
 8007758:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800775a:	2300      	movs	r3, #0
 800775c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007762:	2300      	movs	r3, #0
 8007764:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007768:	2b00      	cmp	r3, #0
 800776a:	d10b      	bne.n	8007784 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800776c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007770:	f383 8811 	msr	BASEPRI, r3
 8007774:	f3bf 8f6f 	isb	sy
 8007778:	f3bf 8f4f 	dsb	sy
 800777c:	623b      	str	r3, [r7, #32]
}
 800777e:	bf00      	nop
 8007780:	bf00      	nop
 8007782:	e7fd      	b.n	8007780 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007788:	2b00      	cmp	r3, #0
 800778a:	d00b      	beq.n	80077a4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800778c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007790:	f383 8811 	msr	BASEPRI, r3
 8007794:	f3bf 8f6f 	isb	sy
 8007798:	f3bf 8f4f 	dsb	sy
 800779c:	61fb      	str	r3, [r7, #28]
}
 800779e:	bf00      	nop
 80077a0:	bf00      	nop
 80077a2:	e7fd      	b.n	80077a0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80077a4:	f001 f992 	bl	8008acc <xTaskGetSchedulerState>
 80077a8:	4603      	mov	r3, r0
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d102      	bne.n	80077b4 <xQueueSemaphoreTake+0x64>
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d101      	bne.n	80077b8 <xQueueSemaphoreTake+0x68>
 80077b4:	2301      	movs	r3, #1
 80077b6:	e000      	b.n	80077ba <xQueueSemaphoreTake+0x6a>
 80077b8:	2300      	movs	r3, #0
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d10b      	bne.n	80077d6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80077be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077c2:	f383 8811 	msr	BASEPRI, r3
 80077c6:	f3bf 8f6f 	isb	sy
 80077ca:	f3bf 8f4f 	dsb	sy
 80077ce:	61bb      	str	r3, [r7, #24]
}
 80077d0:	bf00      	nop
 80077d2:	bf00      	nop
 80077d4:	e7fd      	b.n	80077d2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80077d6:	f002 fa17 	bl	8009c08 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80077da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077de:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80077e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d024      	beq.n	8007830 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80077e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077e8:	1e5a      	subs	r2, r3, #1
 80077ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077ec:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80077ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d104      	bne.n	8007800 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80077f6:	f001 fae3 	bl	8008dc0 <pvTaskIncrementMutexHeldCount>
 80077fa:	4602      	mov	r2, r0
 80077fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077fe:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007802:	691b      	ldr	r3, [r3, #16]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d00f      	beq.n	8007828 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007808:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800780a:	3310      	adds	r3, #16
 800780c:	4618      	mov	r0, r3
 800780e:	f000 ff97 	bl	8008740 <xTaskRemoveFromEventList>
 8007812:	4603      	mov	r3, r0
 8007814:	2b00      	cmp	r3, #0
 8007816:	d007      	beq.n	8007828 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007818:	4b54      	ldr	r3, [pc, #336]	@ (800796c <xQueueSemaphoreTake+0x21c>)
 800781a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800781e:	601a      	str	r2, [r3, #0]
 8007820:	f3bf 8f4f 	dsb	sy
 8007824:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007828:	f002 fa20 	bl	8009c6c <vPortExitCritical>
				return pdPASS;
 800782c:	2301      	movs	r3, #1
 800782e:	e098      	b.n	8007962 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d112      	bne.n	800785c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007838:	2b00      	cmp	r3, #0
 800783a:	d00b      	beq.n	8007854 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800783c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007840:	f383 8811 	msr	BASEPRI, r3
 8007844:	f3bf 8f6f 	isb	sy
 8007848:	f3bf 8f4f 	dsb	sy
 800784c:	617b      	str	r3, [r7, #20]
}
 800784e:	bf00      	nop
 8007850:	bf00      	nop
 8007852:	e7fd      	b.n	8007850 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007854:	f002 fa0a 	bl	8009c6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007858:	2300      	movs	r3, #0
 800785a:	e082      	b.n	8007962 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800785c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800785e:	2b00      	cmp	r3, #0
 8007860:	d106      	bne.n	8007870 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007862:	f107 030c 	add.w	r3, r7, #12
 8007866:	4618      	mov	r0, r3
 8007868:	f000 ffce 	bl	8008808 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800786c:	2301      	movs	r3, #1
 800786e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007870:	f002 f9fc 	bl	8009c6c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007874:	f000 fd36 	bl	80082e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007878:	f002 f9c6 	bl	8009c08 <vPortEnterCritical>
 800787c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800787e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007882:	b25b      	sxtb	r3, r3
 8007884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007888:	d103      	bne.n	8007892 <xQueueSemaphoreTake+0x142>
 800788a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800788c:	2200      	movs	r2, #0
 800788e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007894:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007898:	b25b      	sxtb	r3, r3
 800789a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800789e:	d103      	bne.n	80078a8 <xQueueSemaphoreTake+0x158>
 80078a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078a2:	2200      	movs	r2, #0
 80078a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80078a8:	f002 f9e0 	bl	8009c6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80078ac:	463a      	mov	r2, r7
 80078ae:	f107 030c 	add.w	r3, r7, #12
 80078b2:	4611      	mov	r1, r2
 80078b4:	4618      	mov	r0, r3
 80078b6:	f000 ffbd 	bl	8008834 <xTaskCheckForTimeOut>
 80078ba:	4603      	mov	r3, r0
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d132      	bne.n	8007926 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80078c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80078c2:	f000 f9f5 	bl	8007cb0 <prvIsQueueEmpty>
 80078c6:	4603      	mov	r3, r0
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d026      	beq.n	800791a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80078cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d109      	bne.n	80078e8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80078d4:	f002 f998 	bl	8009c08 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80078d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078da:	689b      	ldr	r3, [r3, #8]
 80078dc:	4618      	mov	r0, r3
 80078de:	f001 f913 	bl	8008b08 <xTaskPriorityInherit>
 80078e2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80078e4:	f002 f9c2 	bl	8009c6c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80078e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078ea:	3324      	adds	r3, #36	@ 0x24
 80078ec:	683a      	ldr	r2, [r7, #0]
 80078ee:	4611      	mov	r1, r2
 80078f0:	4618      	mov	r0, r3
 80078f2:	f000 fed3 	bl	800869c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80078f6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80078f8:	f000 f988 	bl	8007c0c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80078fc:	f000 fd00 	bl	8008300 <xTaskResumeAll>
 8007900:	4603      	mov	r3, r0
 8007902:	2b00      	cmp	r3, #0
 8007904:	f47f af67 	bne.w	80077d6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007908:	4b18      	ldr	r3, [pc, #96]	@ (800796c <xQueueSemaphoreTake+0x21c>)
 800790a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800790e:	601a      	str	r2, [r3, #0]
 8007910:	f3bf 8f4f 	dsb	sy
 8007914:	f3bf 8f6f 	isb	sy
 8007918:	e75d      	b.n	80077d6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800791a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800791c:	f000 f976 	bl	8007c0c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007920:	f000 fcee 	bl	8008300 <xTaskResumeAll>
 8007924:	e757      	b.n	80077d6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007926:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007928:	f000 f970 	bl	8007c0c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800792c:	f000 fce8 	bl	8008300 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007930:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007932:	f000 f9bd 	bl	8007cb0 <prvIsQueueEmpty>
 8007936:	4603      	mov	r3, r0
 8007938:	2b00      	cmp	r3, #0
 800793a:	f43f af4c 	beq.w	80077d6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800793e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007940:	2b00      	cmp	r3, #0
 8007942:	d00d      	beq.n	8007960 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007944:	f002 f960 	bl	8009c08 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007948:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800794a:	f000 f8b7 	bl	8007abc <prvGetDisinheritPriorityAfterTimeout>
 800794e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007952:	689b      	ldr	r3, [r3, #8]
 8007954:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007956:	4618      	mov	r0, r3
 8007958:	f001 f9ae 	bl	8008cb8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800795c:	f002 f986 	bl	8009c6c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007960:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007962:	4618      	mov	r0, r3
 8007964:	3738      	adds	r7, #56	@ 0x38
 8007966:	46bd      	mov	sp, r7
 8007968:	bd80      	pop	{r7, pc}
 800796a:	bf00      	nop
 800796c:	e000ed04 	.word	0xe000ed04

08007970 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b08e      	sub	sp, #56	@ 0x38
 8007974:	af00      	add	r7, sp, #0
 8007976:	60f8      	str	r0, [r7, #12]
 8007978:	60b9      	str	r1, [r7, #8]
 800797a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007982:	2b00      	cmp	r3, #0
 8007984:	d10b      	bne.n	800799e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8007986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800798a:	f383 8811 	msr	BASEPRI, r3
 800798e:	f3bf 8f6f 	isb	sy
 8007992:	f3bf 8f4f 	dsb	sy
 8007996:	623b      	str	r3, [r7, #32]
}
 8007998:	bf00      	nop
 800799a:	bf00      	nop
 800799c:	e7fd      	b.n	800799a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800799e:	68bb      	ldr	r3, [r7, #8]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d103      	bne.n	80079ac <xQueueReceiveFromISR+0x3c>
 80079a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d101      	bne.n	80079b0 <xQueueReceiveFromISR+0x40>
 80079ac:	2301      	movs	r3, #1
 80079ae:	e000      	b.n	80079b2 <xQueueReceiveFromISR+0x42>
 80079b0:	2300      	movs	r3, #0
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d10b      	bne.n	80079ce <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80079b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ba:	f383 8811 	msr	BASEPRI, r3
 80079be:	f3bf 8f6f 	isb	sy
 80079c2:	f3bf 8f4f 	dsb	sy
 80079c6:	61fb      	str	r3, [r7, #28]
}
 80079c8:	bf00      	nop
 80079ca:	bf00      	nop
 80079cc:	e7fd      	b.n	80079ca <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80079ce:	f002 f9fb 	bl	8009dc8 <vPortValidateInterruptPriority>
	__asm volatile
 80079d2:	f3ef 8211 	mrs	r2, BASEPRI
 80079d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079da:	f383 8811 	msr	BASEPRI, r3
 80079de:	f3bf 8f6f 	isb	sy
 80079e2:	f3bf 8f4f 	dsb	sy
 80079e6:	61ba      	str	r2, [r7, #24]
 80079e8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80079ea:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80079ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80079ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079f2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80079f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d02f      	beq.n	8007a5a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80079fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007a00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007a04:	68b9      	ldr	r1, [r7, #8]
 8007a06:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007a08:	f000 f8da 	bl	8007bc0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a0e:	1e5a      	subs	r2, r3, #1
 8007a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a12:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007a14:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a1c:	d112      	bne.n	8007a44 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a20:	691b      	ldr	r3, [r3, #16]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d016      	beq.n	8007a54 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a28:	3310      	adds	r3, #16
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	f000 fe88 	bl	8008740 <xTaskRemoveFromEventList>
 8007a30:	4603      	mov	r3, r0
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d00e      	beq.n	8007a54 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d00b      	beq.n	8007a54 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2201      	movs	r2, #1
 8007a40:	601a      	str	r2, [r3, #0]
 8007a42:	e007      	b.n	8007a54 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007a44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007a48:	3301      	adds	r3, #1
 8007a4a:	b2db      	uxtb	r3, r3
 8007a4c:	b25a      	sxtb	r2, r3
 8007a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8007a54:	2301      	movs	r3, #1
 8007a56:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a58:	e001      	b.n	8007a5e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a60:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007a62:	693b      	ldr	r3, [r7, #16]
 8007a64:	f383 8811 	msr	BASEPRI, r3
}
 8007a68:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007a6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	3738      	adds	r7, #56	@ 0x38
 8007a70:	46bd      	mov	sp, r7
 8007a72:	bd80      	pop	{r7, pc}

08007a74 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b084      	sub	sp, #16
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d10b      	bne.n	8007a9e <vQueueDelete+0x2a>
	__asm volatile
 8007a86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a8a:	f383 8811 	msr	BASEPRI, r3
 8007a8e:	f3bf 8f6f 	isb	sy
 8007a92:	f3bf 8f4f 	dsb	sy
 8007a96:	60bb      	str	r3, [r7, #8]
}
 8007a98:	bf00      	nop
 8007a9a:	bf00      	nop
 8007a9c:	e7fd      	b.n	8007a9a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8007a9e:	68f8      	ldr	r0, [r7, #12]
 8007aa0:	f000 f95e 	bl	8007d60 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d102      	bne.n	8007ab4 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8007aae:	68f8      	ldr	r0, [r7, #12]
 8007ab0:	f002 fa9a 	bl	8009fe8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8007ab4:	bf00      	nop
 8007ab6:	3710      	adds	r7, #16
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	bd80      	pop	{r7, pc}

08007abc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007abc:	b480      	push	{r7}
 8007abe:	b085      	sub	sp, #20
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d006      	beq.n	8007ada <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8007ad6:	60fb      	str	r3, [r7, #12]
 8007ad8:	e001      	b.n	8007ade <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007ada:	2300      	movs	r3, #0
 8007adc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007ade:	68fb      	ldr	r3, [r7, #12]
	}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	3714      	adds	r7, #20
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aea:	4770      	bx	lr

08007aec <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b086      	sub	sp, #24
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	60f8      	str	r0, [r7, #12]
 8007af4:	60b9      	str	r1, [r7, #8]
 8007af6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007af8:	2300      	movs	r3, #0
 8007afa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b00:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d10d      	bne.n	8007b26 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d14d      	bne.n	8007bae <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	689b      	ldr	r3, [r3, #8]
 8007b16:	4618      	mov	r0, r3
 8007b18:	f001 f85e 	bl	8008bd8 <xTaskPriorityDisinherit>
 8007b1c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	2200      	movs	r2, #0
 8007b22:	609a      	str	r2, [r3, #8]
 8007b24:	e043      	b.n	8007bae <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d119      	bne.n	8007b60 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	6858      	ldr	r0, [r3, #4]
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b34:	461a      	mov	r2, r3
 8007b36:	68b9      	ldr	r1, [r7, #8]
 8007b38:	f002 fc02 	bl	800a340 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	685a      	ldr	r2, [r3, #4]
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b44:	441a      	add	r2, r3
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	685a      	ldr	r2, [r3, #4]
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	689b      	ldr	r3, [r3, #8]
 8007b52:	429a      	cmp	r2, r3
 8007b54:	d32b      	bcc.n	8007bae <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681a      	ldr	r2, [r3, #0]
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	605a      	str	r2, [r3, #4]
 8007b5e:	e026      	b.n	8007bae <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	68d8      	ldr	r0, [r3, #12]
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b68:	461a      	mov	r2, r3
 8007b6a:	68b9      	ldr	r1, [r7, #8]
 8007b6c:	f002 fbe8 	bl	800a340 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	68da      	ldr	r2, [r3, #12]
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b78:	425b      	negs	r3, r3
 8007b7a:	441a      	add	r2, r3
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	68da      	ldr	r2, [r3, #12]
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	429a      	cmp	r2, r3
 8007b8a:	d207      	bcs.n	8007b9c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	689a      	ldr	r2, [r3, #8]
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b94:	425b      	negs	r3, r3
 8007b96:	441a      	add	r2, r3
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2b02      	cmp	r3, #2
 8007ba0:	d105      	bne.n	8007bae <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007ba2:	693b      	ldr	r3, [r7, #16]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d002      	beq.n	8007bae <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007ba8:	693b      	ldr	r3, [r7, #16]
 8007baa:	3b01      	subs	r3, #1
 8007bac:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	1c5a      	adds	r2, r3, #1
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007bb6:	697b      	ldr	r3, [r7, #20]
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	3718      	adds	r7, #24
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd80      	pop	{r7, pc}

08007bc0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b082      	sub	sp, #8
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
 8007bc8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d018      	beq.n	8007c04 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	68da      	ldr	r2, [r3, #12]
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bda:	441a      	add	r2, r3
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	68da      	ldr	r2, [r3, #12]
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	689b      	ldr	r3, [r3, #8]
 8007be8:	429a      	cmp	r2, r3
 8007bea:	d303      	bcc.n	8007bf4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681a      	ldr	r2, [r3, #0]
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	68d9      	ldr	r1, [r3, #12]
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bfc:	461a      	mov	r2, r3
 8007bfe:	6838      	ldr	r0, [r7, #0]
 8007c00:	f002 fb9e 	bl	800a340 <memcpy>
	}
}
 8007c04:	bf00      	nop
 8007c06:	3708      	adds	r7, #8
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}

08007c0c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b084      	sub	sp, #16
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007c14:	f001 fff8 	bl	8009c08 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c1e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007c20:	e011      	b.n	8007c46 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d012      	beq.n	8007c50 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	3324      	adds	r3, #36	@ 0x24
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f000 fd86 	bl	8008740 <xTaskRemoveFromEventList>
 8007c34:	4603      	mov	r3, r0
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d001      	beq.n	8007c3e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007c3a:	f000 fe5f 	bl	80088fc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007c3e:	7bfb      	ldrb	r3, [r7, #15]
 8007c40:	3b01      	subs	r3, #1
 8007c42:	b2db      	uxtb	r3, r3
 8007c44:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007c46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	dce9      	bgt.n	8007c22 <prvUnlockQueue+0x16>
 8007c4e:	e000      	b.n	8007c52 <prvUnlockQueue+0x46>
					break;
 8007c50:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	22ff      	movs	r2, #255	@ 0xff
 8007c56:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007c5a:	f002 f807 	bl	8009c6c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007c5e:	f001 ffd3 	bl	8009c08 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007c68:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007c6a:	e011      	b.n	8007c90 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	691b      	ldr	r3, [r3, #16]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d012      	beq.n	8007c9a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	3310      	adds	r3, #16
 8007c78:	4618      	mov	r0, r3
 8007c7a:	f000 fd61 	bl	8008740 <xTaskRemoveFromEventList>
 8007c7e:	4603      	mov	r3, r0
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d001      	beq.n	8007c88 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007c84:	f000 fe3a 	bl	80088fc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007c88:	7bbb      	ldrb	r3, [r7, #14]
 8007c8a:	3b01      	subs	r3, #1
 8007c8c:	b2db      	uxtb	r3, r3
 8007c8e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007c90:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	dce9      	bgt.n	8007c6c <prvUnlockQueue+0x60>
 8007c98:	e000      	b.n	8007c9c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007c9a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	22ff      	movs	r2, #255	@ 0xff
 8007ca0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007ca4:	f001 ffe2 	bl	8009c6c <vPortExitCritical>
}
 8007ca8:	bf00      	nop
 8007caa:	3710      	adds	r7, #16
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bd80      	pop	{r7, pc}

08007cb0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b084      	sub	sp, #16
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007cb8:	f001 ffa6 	bl	8009c08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d102      	bne.n	8007cca <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	60fb      	str	r3, [r7, #12]
 8007cc8:	e001      	b.n	8007cce <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007cce:	f001 ffcd 	bl	8009c6c <vPortExitCritical>

	return xReturn;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
}
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	3710      	adds	r7, #16
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	bd80      	pop	{r7, pc}

08007cdc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b084      	sub	sp, #16
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007ce4:	f001 ff90 	bl	8009c08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cf0:	429a      	cmp	r2, r3
 8007cf2:	d102      	bne.n	8007cfa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	60fb      	str	r3, [r7, #12]
 8007cf8:	e001      	b.n	8007cfe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007cfe:	f001 ffb5 	bl	8009c6c <vPortExitCritical>

	return xReturn;
 8007d02:	68fb      	ldr	r3, [r7, #12]
}
 8007d04:	4618      	mov	r0, r3
 8007d06:	3710      	adds	r7, #16
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	bd80      	pop	{r7, pc}

08007d0c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007d0c:	b480      	push	{r7}
 8007d0e:	b085      	sub	sp, #20
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
 8007d14:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007d16:	2300      	movs	r3, #0
 8007d18:	60fb      	str	r3, [r7, #12]
 8007d1a:	e014      	b.n	8007d46 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007d1c:	4a0f      	ldr	r2, [pc, #60]	@ (8007d5c <vQueueAddToRegistry+0x50>)
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d10b      	bne.n	8007d40 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007d28:	490c      	ldr	r1, [pc, #48]	@ (8007d5c <vQueueAddToRegistry+0x50>)
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	683a      	ldr	r2, [r7, #0]
 8007d2e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007d32:	4a0a      	ldr	r2, [pc, #40]	@ (8007d5c <vQueueAddToRegistry+0x50>)
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	00db      	lsls	r3, r3, #3
 8007d38:	4413      	add	r3, r2
 8007d3a:	687a      	ldr	r2, [r7, #4]
 8007d3c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007d3e:	e006      	b.n	8007d4e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	3301      	adds	r3, #1
 8007d44:	60fb      	str	r3, [r7, #12]
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2b07      	cmp	r3, #7
 8007d4a:	d9e7      	bls.n	8007d1c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007d4c:	bf00      	nop
 8007d4e:	bf00      	nop
 8007d50:	3714      	adds	r7, #20
 8007d52:	46bd      	mov	sp, r7
 8007d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d58:	4770      	bx	lr
 8007d5a:	bf00      	nop
 8007d5c:	20000988 	.word	0x20000988

08007d60 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8007d60:	b480      	push	{r7}
 8007d62:	b085      	sub	sp, #20
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007d68:	2300      	movs	r3, #0
 8007d6a:	60fb      	str	r3, [r7, #12]
 8007d6c:	e016      	b.n	8007d9c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8007d6e:	4a10      	ldr	r2, [pc, #64]	@ (8007db0 <vQueueUnregisterQueue+0x50>)
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	00db      	lsls	r3, r3, #3
 8007d74:	4413      	add	r3, r2
 8007d76:	685b      	ldr	r3, [r3, #4]
 8007d78:	687a      	ldr	r2, [r7, #4]
 8007d7a:	429a      	cmp	r2, r3
 8007d7c:	d10b      	bne.n	8007d96 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8007d7e:	4a0c      	ldr	r2, [pc, #48]	@ (8007db0 <vQueueUnregisterQueue+0x50>)
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	2100      	movs	r1, #0
 8007d84:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8007d88:	4a09      	ldr	r2, [pc, #36]	@ (8007db0 <vQueueUnregisterQueue+0x50>)
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	00db      	lsls	r3, r3, #3
 8007d8e:	4413      	add	r3, r2
 8007d90:	2200      	movs	r2, #0
 8007d92:	605a      	str	r2, [r3, #4]
				break;
 8007d94:	e006      	b.n	8007da4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	3301      	adds	r3, #1
 8007d9a:	60fb      	str	r3, [r7, #12]
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2b07      	cmp	r3, #7
 8007da0:	d9e5      	bls.n	8007d6e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8007da2:	bf00      	nop
 8007da4:	bf00      	nop
 8007da6:	3714      	adds	r7, #20
 8007da8:	46bd      	mov	sp, r7
 8007daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dae:	4770      	bx	lr
 8007db0:	20000988 	.word	0x20000988

08007db4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b086      	sub	sp, #24
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	60f8      	str	r0, [r7, #12]
 8007dbc:	60b9      	str	r1, [r7, #8]
 8007dbe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007dc4:	f001 ff20 	bl	8009c08 <vPortEnterCritical>
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007dce:	b25b      	sxtb	r3, r3
 8007dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dd4:	d103      	bne.n	8007dde <vQueueWaitForMessageRestricted+0x2a>
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	2200      	movs	r2, #0
 8007dda:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007de4:	b25b      	sxtb	r3, r3
 8007de6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dea:	d103      	bne.n	8007df4 <vQueueWaitForMessageRestricted+0x40>
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	2200      	movs	r2, #0
 8007df0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007df4:	f001 ff3a 	bl	8009c6c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007df8:	697b      	ldr	r3, [r7, #20]
 8007dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d106      	bne.n	8007e0e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007e00:	697b      	ldr	r3, [r7, #20]
 8007e02:	3324      	adds	r3, #36	@ 0x24
 8007e04:	687a      	ldr	r2, [r7, #4]
 8007e06:	68b9      	ldr	r1, [r7, #8]
 8007e08:	4618      	mov	r0, r3
 8007e0a:	f000 fc6d 	bl	80086e8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007e0e:	6978      	ldr	r0, [r7, #20]
 8007e10:	f7ff fefc 	bl	8007c0c <prvUnlockQueue>
	}
 8007e14:	bf00      	nop
 8007e16:	3718      	adds	r7, #24
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	bd80      	pop	{r7, pc}

08007e1c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b08e      	sub	sp, #56	@ 0x38
 8007e20:	af04      	add	r7, sp, #16
 8007e22:	60f8      	str	r0, [r7, #12]
 8007e24:	60b9      	str	r1, [r7, #8]
 8007e26:	607a      	str	r2, [r7, #4]
 8007e28:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007e2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d10b      	bne.n	8007e48 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007e30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e34:	f383 8811 	msr	BASEPRI, r3
 8007e38:	f3bf 8f6f 	isb	sy
 8007e3c:	f3bf 8f4f 	dsb	sy
 8007e40:	623b      	str	r3, [r7, #32]
}
 8007e42:	bf00      	nop
 8007e44:	bf00      	nop
 8007e46:	e7fd      	b.n	8007e44 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007e48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d10b      	bne.n	8007e66 <xTaskCreateStatic+0x4a>
	__asm volatile
 8007e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e52:	f383 8811 	msr	BASEPRI, r3
 8007e56:	f3bf 8f6f 	isb	sy
 8007e5a:	f3bf 8f4f 	dsb	sy
 8007e5e:	61fb      	str	r3, [r7, #28]
}
 8007e60:	bf00      	nop
 8007e62:	bf00      	nop
 8007e64:	e7fd      	b.n	8007e62 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007e66:	23a8      	movs	r3, #168	@ 0xa8
 8007e68:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007e6a:	693b      	ldr	r3, [r7, #16]
 8007e6c:	2ba8      	cmp	r3, #168	@ 0xa8
 8007e6e:	d00b      	beq.n	8007e88 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e74:	f383 8811 	msr	BASEPRI, r3
 8007e78:	f3bf 8f6f 	isb	sy
 8007e7c:	f3bf 8f4f 	dsb	sy
 8007e80:	61bb      	str	r3, [r7, #24]
}
 8007e82:	bf00      	nop
 8007e84:	bf00      	nop
 8007e86:	e7fd      	b.n	8007e84 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007e88:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007e8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d01e      	beq.n	8007ece <xTaskCreateStatic+0xb2>
 8007e90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d01b      	beq.n	8007ece <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007e96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e98:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007e9e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ea2:	2202      	movs	r2, #2
 8007ea4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	9303      	str	r3, [sp, #12]
 8007eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eae:	9302      	str	r3, [sp, #8]
 8007eb0:	f107 0314 	add.w	r3, r7, #20
 8007eb4:	9301      	str	r3, [sp, #4]
 8007eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eb8:	9300      	str	r3, [sp, #0]
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	687a      	ldr	r2, [r7, #4]
 8007ebe:	68b9      	ldr	r1, [r7, #8]
 8007ec0:	68f8      	ldr	r0, [r7, #12]
 8007ec2:	f000 f851 	bl	8007f68 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007ec6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007ec8:	f000 f8f6 	bl	80080b8 <prvAddNewTaskToReadyList>
 8007ecc:	e001      	b.n	8007ed2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007ece:	2300      	movs	r3, #0
 8007ed0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007ed2:	697b      	ldr	r3, [r7, #20]
	}
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	3728      	adds	r7, #40	@ 0x28
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	bd80      	pop	{r7, pc}

08007edc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b08c      	sub	sp, #48	@ 0x30
 8007ee0:	af04      	add	r7, sp, #16
 8007ee2:	60f8      	str	r0, [r7, #12]
 8007ee4:	60b9      	str	r1, [r7, #8]
 8007ee6:	603b      	str	r3, [r7, #0]
 8007ee8:	4613      	mov	r3, r2
 8007eea:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007eec:	88fb      	ldrh	r3, [r7, #6]
 8007eee:	009b      	lsls	r3, r3, #2
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	f001 ffab 	bl	8009e4c <pvPortMalloc>
 8007ef6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d00e      	beq.n	8007f1c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007efe:	20a8      	movs	r0, #168	@ 0xa8
 8007f00:	f001 ffa4 	bl	8009e4c <pvPortMalloc>
 8007f04:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007f06:	69fb      	ldr	r3, [r7, #28]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d003      	beq.n	8007f14 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007f0c:	69fb      	ldr	r3, [r7, #28]
 8007f0e:	697a      	ldr	r2, [r7, #20]
 8007f10:	631a      	str	r2, [r3, #48]	@ 0x30
 8007f12:	e005      	b.n	8007f20 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007f14:	6978      	ldr	r0, [r7, #20]
 8007f16:	f002 f867 	bl	8009fe8 <vPortFree>
 8007f1a:	e001      	b.n	8007f20 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007f20:	69fb      	ldr	r3, [r7, #28]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d017      	beq.n	8007f56 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007f26:	69fb      	ldr	r3, [r7, #28]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007f2e:	88fa      	ldrh	r2, [r7, #6]
 8007f30:	2300      	movs	r3, #0
 8007f32:	9303      	str	r3, [sp, #12]
 8007f34:	69fb      	ldr	r3, [r7, #28]
 8007f36:	9302      	str	r3, [sp, #8]
 8007f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f3a:	9301      	str	r3, [sp, #4]
 8007f3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f3e:	9300      	str	r3, [sp, #0]
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	68b9      	ldr	r1, [r7, #8]
 8007f44:	68f8      	ldr	r0, [r7, #12]
 8007f46:	f000 f80f 	bl	8007f68 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007f4a:	69f8      	ldr	r0, [r7, #28]
 8007f4c:	f000 f8b4 	bl	80080b8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007f50:	2301      	movs	r3, #1
 8007f52:	61bb      	str	r3, [r7, #24]
 8007f54:	e002      	b.n	8007f5c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007f56:	f04f 33ff 	mov.w	r3, #4294967295
 8007f5a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007f5c:	69bb      	ldr	r3, [r7, #24]
	}
 8007f5e:	4618      	mov	r0, r3
 8007f60:	3720      	adds	r7, #32
 8007f62:	46bd      	mov	sp, r7
 8007f64:	bd80      	pop	{r7, pc}
	...

08007f68 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b088      	sub	sp, #32
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	60f8      	str	r0, [r7, #12]
 8007f70:	60b9      	str	r1, [r7, #8]
 8007f72:	607a      	str	r2, [r7, #4]
 8007f74:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f78:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	009b      	lsls	r3, r3, #2
 8007f7e:	461a      	mov	r2, r3
 8007f80:	21a5      	movs	r1, #165	@ 0xa5
 8007f82:	f002 f951 	bl	800a228 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007f90:	3b01      	subs	r3, #1
 8007f92:	009b      	lsls	r3, r3, #2
 8007f94:	4413      	add	r3, r2
 8007f96:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007f98:	69bb      	ldr	r3, [r7, #24]
 8007f9a:	f023 0307 	bic.w	r3, r3, #7
 8007f9e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007fa0:	69bb      	ldr	r3, [r7, #24]
 8007fa2:	f003 0307 	and.w	r3, r3, #7
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d00b      	beq.n	8007fc2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007faa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fae:	f383 8811 	msr	BASEPRI, r3
 8007fb2:	f3bf 8f6f 	isb	sy
 8007fb6:	f3bf 8f4f 	dsb	sy
 8007fba:	617b      	str	r3, [r7, #20]
}
 8007fbc:	bf00      	nop
 8007fbe:	bf00      	nop
 8007fc0:	e7fd      	b.n	8007fbe <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d01f      	beq.n	8008008 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007fc8:	2300      	movs	r3, #0
 8007fca:	61fb      	str	r3, [r7, #28]
 8007fcc:	e012      	b.n	8007ff4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007fce:	68ba      	ldr	r2, [r7, #8]
 8007fd0:	69fb      	ldr	r3, [r7, #28]
 8007fd2:	4413      	add	r3, r2
 8007fd4:	7819      	ldrb	r1, [r3, #0]
 8007fd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007fd8:	69fb      	ldr	r3, [r7, #28]
 8007fda:	4413      	add	r3, r2
 8007fdc:	3334      	adds	r3, #52	@ 0x34
 8007fde:	460a      	mov	r2, r1
 8007fe0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007fe2:	68ba      	ldr	r2, [r7, #8]
 8007fe4:	69fb      	ldr	r3, [r7, #28]
 8007fe6:	4413      	add	r3, r2
 8007fe8:	781b      	ldrb	r3, [r3, #0]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d006      	beq.n	8007ffc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007fee:	69fb      	ldr	r3, [r7, #28]
 8007ff0:	3301      	adds	r3, #1
 8007ff2:	61fb      	str	r3, [r7, #28]
 8007ff4:	69fb      	ldr	r3, [r7, #28]
 8007ff6:	2b0f      	cmp	r3, #15
 8007ff8:	d9e9      	bls.n	8007fce <prvInitialiseNewTask+0x66>
 8007ffa:	e000      	b.n	8007ffe <prvInitialiseNewTask+0x96>
			{
				break;
 8007ffc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008000:	2200      	movs	r2, #0
 8008002:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008006:	e003      	b.n	8008010 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800800a:	2200      	movs	r2, #0
 800800c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008012:	2b37      	cmp	r3, #55	@ 0x37
 8008014:	d901      	bls.n	800801a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008016:	2337      	movs	r3, #55	@ 0x37
 8008018:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800801a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800801c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800801e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008022:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008024:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008028:	2200      	movs	r2, #0
 800802a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800802c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800802e:	3304      	adds	r3, #4
 8008030:	4618      	mov	r0, r3
 8008032:	f7fe fde7 	bl	8006c04 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008038:	3318      	adds	r3, #24
 800803a:	4618      	mov	r0, r3
 800803c:	f7fe fde2 	bl	8006c04 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008042:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008044:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008048:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800804c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800804e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008052:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008054:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008058:	2200      	movs	r2, #0
 800805a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800805e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008060:	2200      	movs	r2, #0
 8008062:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008068:	3354      	adds	r3, #84	@ 0x54
 800806a:	224c      	movs	r2, #76	@ 0x4c
 800806c:	2100      	movs	r1, #0
 800806e:	4618      	mov	r0, r3
 8008070:	f002 f8da 	bl	800a228 <memset>
 8008074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008076:	4a0d      	ldr	r2, [pc, #52]	@ (80080ac <prvInitialiseNewTask+0x144>)
 8008078:	659a      	str	r2, [r3, #88]	@ 0x58
 800807a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800807c:	4a0c      	ldr	r2, [pc, #48]	@ (80080b0 <prvInitialiseNewTask+0x148>)
 800807e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008082:	4a0c      	ldr	r2, [pc, #48]	@ (80080b4 <prvInitialiseNewTask+0x14c>)
 8008084:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008086:	683a      	ldr	r2, [r7, #0]
 8008088:	68f9      	ldr	r1, [r7, #12]
 800808a:	69b8      	ldr	r0, [r7, #24]
 800808c:	f001 fc8c 	bl	80099a8 <pxPortInitialiseStack>
 8008090:	4602      	mov	r2, r0
 8008092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008094:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008098:	2b00      	cmp	r3, #0
 800809a:	d002      	beq.n	80080a2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800809c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800809e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80080a2:	bf00      	nop
 80080a4:	3720      	adds	r7, #32
 80080a6:	46bd      	mov	sp, r7
 80080a8:	bd80      	pop	{r7, pc}
 80080aa:	bf00      	nop
 80080ac:	2000278c 	.word	0x2000278c
 80080b0:	200027f4 	.word	0x200027f4
 80080b4:	2000285c 	.word	0x2000285c

080080b8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b082      	sub	sp, #8
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80080c0:	f001 fda2 	bl	8009c08 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80080c4:	4b2d      	ldr	r3, [pc, #180]	@ (800817c <prvAddNewTaskToReadyList+0xc4>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	3301      	adds	r3, #1
 80080ca:	4a2c      	ldr	r2, [pc, #176]	@ (800817c <prvAddNewTaskToReadyList+0xc4>)
 80080cc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80080ce:	4b2c      	ldr	r3, [pc, #176]	@ (8008180 <prvAddNewTaskToReadyList+0xc8>)
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d109      	bne.n	80080ea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80080d6:	4a2a      	ldr	r2, [pc, #168]	@ (8008180 <prvAddNewTaskToReadyList+0xc8>)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80080dc:	4b27      	ldr	r3, [pc, #156]	@ (800817c <prvAddNewTaskToReadyList+0xc4>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	2b01      	cmp	r3, #1
 80080e2:	d110      	bne.n	8008106 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80080e4:	f000 fc2e 	bl	8008944 <prvInitialiseTaskLists>
 80080e8:	e00d      	b.n	8008106 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80080ea:	4b26      	ldr	r3, [pc, #152]	@ (8008184 <prvAddNewTaskToReadyList+0xcc>)
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d109      	bne.n	8008106 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80080f2:	4b23      	ldr	r3, [pc, #140]	@ (8008180 <prvAddNewTaskToReadyList+0xc8>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080fc:	429a      	cmp	r2, r3
 80080fe:	d802      	bhi.n	8008106 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008100:	4a1f      	ldr	r2, [pc, #124]	@ (8008180 <prvAddNewTaskToReadyList+0xc8>)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008106:	4b20      	ldr	r3, [pc, #128]	@ (8008188 <prvAddNewTaskToReadyList+0xd0>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	3301      	adds	r3, #1
 800810c:	4a1e      	ldr	r2, [pc, #120]	@ (8008188 <prvAddNewTaskToReadyList+0xd0>)
 800810e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008110:	4b1d      	ldr	r3, [pc, #116]	@ (8008188 <prvAddNewTaskToReadyList+0xd0>)
 8008112:	681a      	ldr	r2, [r3, #0]
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800811c:	4b1b      	ldr	r3, [pc, #108]	@ (800818c <prvAddNewTaskToReadyList+0xd4>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	429a      	cmp	r2, r3
 8008122:	d903      	bls.n	800812c <prvAddNewTaskToReadyList+0x74>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008128:	4a18      	ldr	r2, [pc, #96]	@ (800818c <prvAddNewTaskToReadyList+0xd4>)
 800812a:	6013      	str	r3, [r2, #0]
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008130:	4613      	mov	r3, r2
 8008132:	009b      	lsls	r3, r3, #2
 8008134:	4413      	add	r3, r2
 8008136:	009b      	lsls	r3, r3, #2
 8008138:	4a15      	ldr	r2, [pc, #84]	@ (8008190 <prvAddNewTaskToReadyList+0xd8>)
 800813a:	441a      	add	r2, r3
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	3304      	adds	r3, #4
 8008140:	4619      	mov	r1, r3
 8008142:	4610      	mov	r0, r2
 8008144:	f7fe fd6b 	bl	8006c1e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008148:	f001 fd90 	bl	8009c6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800814c:	4b0d      	ldr	r3, [pc, #52]	@ (8008184 <prvAddNewTaskToReadyList+0xcc>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d00e      	beq.n	8008172 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008154:	4b0a      	ldr	r3, [pc, #40]	@ (8008180 <prvAddNewTaskToReadyList+0xc8>)
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800815e:	429a      	cmp	r2, r3
 8008160:	d207      	bcs.n	8008172 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008162:	4b0c      	ldr	r3, [pc, #48]	@ (8008194 <prvAddNewTaskToReadyList+0xdc>)
 8008164:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008168:	601a      	str	r2, [r3, #0]
 800816a:	f3bf 8f4f 	dsb	sy
 800816e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008172:	bf00      	nop
 8008174:	3708      	adds	r7, #8
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}
 800817a:	bf00      	nop
 800817c:	20000e9c 	.word	0x20000e9c
 8008180:	200009c8 	.word	0x200009c8
 8008184:	20000ea8 	.word	0x20000ea8
 8008188:	20000eb8 	.word	0x20000eb8
 800818c:	20000ea4 	.word	0x20000ea4
 8008190:	200009cc 	.word	0x200009cc
 8008194:	e000ed04 	.word	0xe000ed04

08008198 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008198:	b580      	push	{r7, lr}
 800819a:	b084      	sub	sp, #16
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80081a0:	2300      	movs	r3, #0
 80081a2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d018      	beq.n	80081dc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80081aa:	4b14      	ldr	r3, [pc, #80]	@ (80081fc <vTaskDelay+0x64>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d00b      	beq.n	80081ca <vTaskDelay+0x32>
	__asm volatile
 80081b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081b6:	f383 8811 	msr	BASEPRI, r3
 80081ba:	f3bf 8f6f 	isb	sy
 80081be:	f3bf 8f4f 	dsb	sy
 80081c2:	60bb      	str	r3, [r7, #8]
}
 80081c4:	bf00      	nop
 80081c6:	bf00      	nop
 80081c8:	e7fd      	b.n	80081c6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80081ca:	f000 f88b 	bl	80082e4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80081ce:	2100      	movs	r1, #0
 80081d0:	6878      	ldr	r0, [r7, #4]
 80081d2:	f000 ff51 	bl	8009078 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80081d6:	f000 f893 	bl	8008300 <xTaskResumeAll>
 80081da:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d107      	bne.n	80081f2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80081e2:	4b07      	ldr	r3, [pc, #28]	@ (8008200 <vTaskDelay+0x68>)
 80081e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081e8:	601a      	str	r2, [r3, #0]
 80081ea:	f3bf 8f4f 	dsb	sy
 80081ee:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80081f2:	bf00      	nop
 80081f4:	3710      	adds	r7, #16
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bd80      	pop	{r7, pc}
 80081fa:	bf00      	nop
 80081fc:	20000ec4 	.word	0x20000ec4
 8008200:	e000ed04 	.word	0xe000ed04

08008204 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008204:	b580      	push	{r7, lr}
 8008206:	b08a      	sub	sp, #40	@ 0x28
 8008208:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800820a:	2300      	movs	r3, #0
 800820c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800820e:	2300      	movs	r3, #0
 8008210:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008212:	463a      	mov	r2, r7
 8008214:	1d39      	adds	r1, r7, #4
 8008216:	f107 0308 	add.w	r3, r7, #8
 800821a:	4618      	mov	r0, r3
 800821c:	f7fe fc9e 	bl	8006b5c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008220:	6839      	ldr	r1, [r7, #0]
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	68ba      	ldr	r2, [r7, #8]
 8008226:	9202      	str	r2, [sp, #8]
 8008228:	9301      	str	r3, [sp, #4]
 800822a:	2300      	movs	r3, #0
 800822c:	9300      	str	r3, [sp, #0]
 800822e:	2300      	movs	r3, #0
 8008230:	460a      	mov	r2, r1
 8008232:	4924      	ldr	r1, [pc, #144]	@ (80082c4 <vTaskStartScheduler+0xc0>)
 8008234:	4824      	ldr	r0, [pc, #144]	@ (80082c8 <vTaskStartScheduler+0xc4>)
 8008236:	f7ff fdf1 	bl	8007e1c <xTaskCreateStatic>
 800823a:	4603      	mov	r3, r0
 800823c:	4a23      	ldr	r2, [pc, #140]	@ (80082cc <vTaskStartScheduler+0xc8>)
 800823e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008240:	4b22      	ldr	r3, [pc, #136]	@ (80082cc <vTaskStartScheduler+0xc8>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d002      	beq.n	800824e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008248:	2301      	movs	r3, #1
 800824a:	617b      	str	r3, [r7, #20]
 800824c:	e001      	b.n	8008252 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800824e:	2300      	movs	r3, #0
 8008250:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008252:	697b      	ldr	r3, [r7, #20]
 8008254:	2b01      	cmp	r3, #1
 8008256:	d102      	bne.n	800825e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008258:	f000 ff62 	bl	8009120 <xTimerCreateTimerTask>
 800825c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800825e:	697b      	ldr	r3, [r7, #20]
 8008260:	2b01      	cmp	r3, #1
 8008262:	d11b      	bne.n	800829c <vTaskStartScheduler+0x98>
	__asm volatile
 8008264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008268:	f383 8811 	msr	BASEPRI, r3
 800826c:	f3bf 8f6f 	isb	sy
 8008270:	f3bf 8f4f 	dsb	sy
 8008274:	613b      	str	r3, [r7, #16]
}
 8008276:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008278:	4b15      	ldr	r3, [pc, #84]	@ (80082d0 <vTaskStartScheduler+0xcc>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	3354      	adds	r3, #84	@ 0x54
 800827e:	4a15      	ldr	r2, [pc, #84]	@ (80082d4 <vTaskStartScheduler+0xd0>)
 8008280:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008282:	4b15      	ldr	r3, [pc, #84]	@ (80082d8 <vTaskStartScheduler+0xd4>)
 8008284:	f04f 32ff 	mov.w	r2, #4294967295
 8008288:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800828a:	4b14      	ldr	r3, [pc, #80]	@ (80082dc <vTaskStartScheduler+0xd8>)
 800828c:	2201      	movs	r2, #1
 800828e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008290:	4b13      	ldr	r3, [pc, #76]	@ (80082e0 <vTaskStartScheduler+0xdc>)
 8008292:	2200      	movs	r2, #0
 8008294:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008296:	f001 fc13 	bl	8009ac0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800829a:	e00f      	b.n	80082bc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800829c:	697b      	ldr	r3, [r7, #20]
 800829e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082a2:	d10b      	bne.n	80082bc <vTaskStartScheduler+0xb8>
	__asm volatile
 80082a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082a8:	f383 8811 	msr	BASEPRI, r3
 80082ac:	f3bf 8f6f 	isb	sy
 80082b0:	f3bf 8f4f 	dsb	sy
 80082b4:	60fb      	str	r3, [r7, #12]
}
 80082b6:	bf00      	nop
 80082b8:	bf00      	nop
 80082ba:	e7fd      	b.n	80082b8 <vTaskStartScheduler+0xb4>
}
 80082bc:	bf00      	nop
 80082be:	3718      	adds	r7, #24
 80082c0:	46bd      	mov	sp, r7
 80082c2:	bd80      	pop	{r7, pc}
 80082c4:	0800a4c4 	.word	0x0800a4c4
 80082c8:	08008915 	.word	0x08008915
 80082cc:	20000ec0 	.word	0x20000ec0
 80082d0:	200009c8 	.word	0x200009c8
 80082d4:	20000034 	.word	0x20000034
 80082d8:	20000ebc 	.word	0x20000ebc
 80082dc:	20000ea8 	.word	0x20000ea8
 80082e0:	20000ea0 	.word	0x20000ea0

080082e4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80082e4:	b480      	push	{r7}
 80082e6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80082e8:	4b04      	ldr	r3, [pc, #16]	@ (80082fc <vTaskSuspendAll+0x18>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	3301      	adds	r3, #1
 80082ee:	4a03      	ldr	r2, [pc, #12]	@ (80082fc <vTaskSuspendAll+0x18>)
 80082f0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80082f2:	bf00      	nop
 80082f4:	46bd      	mov	sp, r7
 80082f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fa:	4770      	bx	lr
 80082fc:	20000ec4 	.word	0x20000ec4

08008300 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b084      	sub	sp, #16
 8008304:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008306:	2300      	movs	r3, #0
 8008308:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800830a:	2300      	movs	r3, #0
 800830c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800830e:	4b42      	ldr	r3, [pc, #264]	@ (8008418 <xTaskResumeAll+0x118>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d10b      	bne.n	800832e <xTaskResumeAll+0x2e>
	__asm volatile
 8008316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800831a:	f383 8811 	msr	BASEPRI, r3
 800831e:	f3bf 8f6f 	isb	sy
 8008322:	f3bf 8f4f 	dsb	sy
 8008326:	603b      	str	r3, [r7, #0]
}
 8008328:	bf00      	nop
 800832a:	bf00      	nop
 800832c:	e7fd      	b.n	800832a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800832e:	f001 fc6b 	bl	8009c08 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008332:	4b39      	ldr	r3, [pc, #228]	@ (8008418 <xTaskResumeAll+0x118>)
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	3b01      	subs	r3, #1
 8008338:	4a37      	ldr	r2, [pc, #220]	@ (8008418 <xTaskResumeAll+0x118>)
 800833a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800833c:	4b36      	ldr	r3, [pc, #216]	@ (8008418 <xTaskResumeAll+0x118>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d162      	bne.n	800840a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008344:	4b35      	ldr	r3, [pc, #212]	@ (800841c <xTaskResumeAll+0x11c>)
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d05e      	beq.n	800840a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800834c:	e02f      	b.n	80083ae <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800834e:	4b34      	ldr	r3, [pc, #208]	@ (8008420 <xTaskResumeAll+0x120>)
 8008350:	68db      	ldr	r3, [r3, #12]
 8008352:	68db      	ldr	r3, [r3, #12]
 8008354:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	3318      	adds	r3, #24
 800835a:	4618      	mov	r0, r3
 800835c:	f7fe fcbc 	bl	8006cd8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	3304      	adds	r3, #4
 8008364:	4618      	mov	r0, r3
 8008366:	f7fe fcb7 	bl	8006cd8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800836e:	4b2d      	ldr	r3, [pc, #180]	@ (8008424 <xTaskResumeAll+0x124>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	429a      	cmp	r2, r3
 8008374:	d903      	bls.n	800837e <xTaskResumeAll+0x7e>
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800837a:	4a2a      	ldr	r2, [pc, #168]	@ (8008424 <xTaskResumeAll+0x124>)
 800837c:	6013      	str	r3, [r2, #0]
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008382:	4613      	mov	r3, r2
 8008384:	009b      	lsls	r3, r3, #2
 8008386:	4413      	add	r3, r2
 8008388:	009b      	lsls	r3, r3, #2
 800838a:	4a27      	ldr	r2, [pc, #156]	@ (8008428 <xTaskResumeAll+0x128>)
 800838c:	441a      	add	r2, r3
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	3304      	adds	r3, #4
 8008392:	4619      	mov	r1, r3
 8008394:	4610      	mov	r0, r2
 8008396:	f7fe fc42 	bl	8006c1e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800839e:	4b23      	ldr	r3, [pc, #140]	@ (800842c <xTaskResumeAll+0x12c>)
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083a4:	429a      	cmp	r2, r3
 80083a6:	d302      	bcc.n	80083ae <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80083a8:	4b21      	ldr	r3, [pc, #132]	@ (8008430 <xTaskResumeAll+0x130>)
 80083aa:	2201      	movs	r2, #1
 80083ac:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80083ae:	4b1c      	ldr	r3, [pc, #112]	@ (8008420 <xTaskResumeAll+0x120>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d1cb      	bne.n	800834e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d001      	beq.n	80083c0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80083bc:	f000 fb66 	bl	8008a8c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80083c0:	4b1c      	ldr	r3, [pc, #112]	@ (8008434 <xTaskResumeAll+0x134>)
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d010      	beq.n	80083ee <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80083cc:	f000 f846 	bl	800845c <xTaskIncrementTick>
 80083d0:	4603      	mov	r3, r0
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d002      	beq.n	80083dc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80083d6:	4b16      	ldr	r3, [pc, #88]	@ (8008430 <xTaskResumeAll+0x130>)
 80083d8:	2201      	movs	r2, #1
 80083da:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	3b01      	subs	r3, #1
 80083e0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d1f1      	bne.n	80083cc <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80083e8:	4b12      	ldr	r3, [pc, #72]	@ (8008434 <xTaskResumeAll+0x134>)
 80083ea:	2200      	movs	r2, #0
 80083ec:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80083ee:	4b10      	ldr	r3, [pc, #64]	@ (8008430 <xTaskResumeAll+0x130>)
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d009      	beq.n	800840a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80083f6:	2301      	movs	r3, #1
 80083f8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80083fa:	4b0f      	ldr	r3, [pc, #60]	@ (8008438 <xTaskResumeAll+0x138>)
 80083fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008400:	601a      	str	r2, [r3, #0]
 8008402:	f3bf 8f4f 	dsb	sy
 8008406:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800840a:	f001 fc2f 	bl	8009c6c <vPortExitCritical>

	return xAlreadyYielded;
 800840e:	68bb      	ldr	r3, [r7, #8]
}
 8008410:	4618      	mov	r0, r3
 8008412:	3710      	adds	r7, #16
 8008414:	46bd      	mov	sp, r7
 8008416:	bd80      	pop	{r7, pc}
 8008418:	20000ec4 	.word	0x20000ec4
 800841c:	20000e9c 	.word	0x20000e9c
 8008420:	20000e5c 	.word	0x20000e5c
 8008424:	20000ea4 	.word	0x20000ea4
 8008428:	200009cc 	.word	0x200009cc
 800842c:	200009c8 	.word	0x200009c8
 8008430:	20000eb0 	.word	0x20000eb0
 8008434:	20000eac 	.word	0x20000eac
 8008438:	e000ed04 	.word	0xe000ed04

0800843c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800843c:	b480      	push	{r7}
 800843e:	b083      	sub	sp, #12
 8008440:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008442:	4b05      	ldr	r3, [pc, #20]	@ (8008458 <xTaskGetTickCount+0x1c>)
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008448:	687b      	ldr	r3, [r7, #4]
}
 800844a:	4618      	mov	r0, r3
 800844c:	370c      	adds	r7, #12
 800844e:	46bd      	mov	sp, r7
 8008450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008454:	4770      	bx	lr
 8008456:	bf00      	nop
 8008458:	20000ea0 	.word	0x20000ea0

0800845c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b086      	sub	sp, #24
 8008460:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008462:	2300      	movs	r3, #0
 8008464:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008466:	4b4f      	ldr	r3, [pc, #316]	@ (80085a4 <xTaskIncrementTick+0x148>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	2b00      	cmp	r3, #0
 800846c:	f040 8090 	bne.w	8008590 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008470:	4b4d      	ldr	r3, [pc, #308]	@ (80085a8 <xTaskIncrementTick+0x14c>)
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	3301      	adds	r3, #1
 8008476:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008478:	4a4b      	ldr	r2, [pc, #300]	@ (80085a8 <xTaskIncrementTick+0x14c>)
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800847e:	693b      	ldr	r3, [r7, #16]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d121      	bne.n	80084c8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008484:	4b49      	ldr	r3, [pc, #292]	@ (80085ac <xTaskIncrementTick+0x150>)
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d00b      	beq.n	80084a6 <xTaskIncrementTick+0x4a>
	__asm volatile
 800848e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008492:	f383 8811 	msr	BASEPRI, r3
 8008496:	f3bf 8f6f 	isb	sy
 800849a:	f3bf 8f4f 	dsb	sy
 800849e:	603b      	str	r3, [r7, #0]
}
 80084a0:	bf00      	nop
 80084a2:	bf00      	nop
 80084a4:	e7fd      	b.n	80084a2 <xTaskIncrementTick+0x46>
 80084a6:	4b41      	ldr	r3, [pc, #260]	@ (80085ac <xTaskIncrementTick+0x150>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	60fb      	str	r3, [r7, #12]
 80084ac:	4b40      	ldr	r3, [pc, #256]	@ (80085b0 <xTaskIncrementTick+0x154>)
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4a3e      	ldr	r2, [pc, #248]	@ (80085ac <xTaskIncrementTick+0x150>)
 80084b2:	6013      	str	r3, [r2, #0]
 80084b4:	4a3e      	ldr	r2, [pc, #248]	@ (80085b0 <xTaskIncrementTick+0x154>)
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	6013      	str	r3, [r2, #0]
 80084ba:	4b3e      	ldr	r3, [pc, #248]	@ (80085b4 <xTaskIncrementTick+0x158>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	3301      	adds	r3, #1
 80084c0:	4a3c      	ldr	r2, [pc, #240]	@ (80085b4 <xTaskIncrementTick+0x158>)
 80084c2:	6013      	str	r3, [r2, #0]
 80084c4:	f000 fae2 	bl	8008a8c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80084c8:	4b3b      	ldr	r3, [pc, #236]	@ (80085b8 <xTaskIncrementTick+0x15c>)
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	693a      	ldr	r2, [r7, #16]
 80084ce:	429a      	cmp	r2, r3
 80084d0:	d349      	bcc.n	8008566 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80084d2:	4b36      	ldr	r3, [pc, #216]	@ (80085ac <xTaskIncrementTick+0x150>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d104      	bne.n	80084e6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80084dc:	4b36      	ldr	r3, [pc, #216]	@ (80085b8 <xTaskIncrementTick+0x15c>)
 80084de:	f04f 32ff 	mov.w	r2, #4294967295
 80084e2:	601a      	str	r2, [r3, #0]
					break;
 80084e4:	e03f      	b.n	8008566 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084e6:	4b31      	ldr	r3, [pc, #196]	@ (80085ac <xTaskIncrementTick+0x150>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	68db      	ldr	r3, [r3, #12]
 80084ec:	68db      	ldr	r3, [r3, #12]
 80084ee:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80084f6:	693a      	ldr	r2, [r7, #16]
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	429a      	cmp	r2, r3
 80084fc:	d203      	bcs.n	8008506 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80084fe:	4a2e      	ldr	r2, [pc, #184]	@ (80085b8 <xTaskIncrementTick+0x15c>)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008504:	e02f      	b.n	8008566 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	3304      	adds	r3, #4
 800850a:	4618      	mov	r0, r3
 800850c:	f7fe fbe4 	bl	8006cd8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008514:	2b00      	cmp	r3, #0
 8008516:	d004      	beq.n	8008522 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	3318      	adds	r3, #24
 800851c:	4618      	mov	r0, r3
 800851e:	f7fe fbdb 	bl	8006cd8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008522:	68bb      	ldr	r3, [r7, #8]
 8008524:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008526:	4b25      	ldr	r3, [pc, #148]	@ (80085bc <xTaskIncrementTick+0x160>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	429a      	cmp	r2, r3
 800852c:	d903      	bls.n	8008536 <xTaskIncrementTick+0xda>
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008532:	4a22      	ldr	r2, [pc, #136]	@ (80085bc <xTaskIncrementTick+0x160>)
 8008534:	6013      	str	r3, [r2, #0]
 8008536:	68bb      	ldr	r3, [r7, #8]
 8008538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800853a:	4613      	mov	r3, r2
 800853c:	009b      	lsls	r3, r3, #2
 800853e:	4413      	add	r3, r2
 8008540:	009b      	lsls	r3, r3, #2
 8008542:	4a1f      	ldr	r2, [pc, #124]	@ (80085c0 <xTaskIncrementTick+0x164>)
 8008544:	441a      	add	r2, r3
 8008546:	68bb      	ldr	r3, [r7, #8]
 8008548:	3304      	adds	r3, #4
 800854a:	4619      	mov	r1, r3
 800854c:	4610      	mov	r0, r2
 800854e:	f7fe fb66 	bl	8006c1e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008552:	68bb      	ldr	r3, [r7, #8]
 8008554:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008556:	4b1b      	ldr	r3, [pc, #108]	@ (80085c4 <xTaskIncrementTick+0x168>)
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800855c:	429a      	cmp	r2, r3
 800855e:	d3b8      	bcc.n	80084d2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008560:	2301      	movs	r3, #1
 8008562:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008564:	e7b5      	b.n	80084d2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008566:	4b17      	ldr	r3, [pc, #92]	@ (80085c4 <xTaskIncrementTick+0x168>)
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800856c:	4914      	ldr	r1, [pc, #80]	@ (80085c0 <xTaskIncrementTick+0x164>)
 800856e:	4613      	mov	r3, r2
 8008570:	009b      	lsls	r3, r3, #2
 8008572:	4413      	add	r3, r2
 8008574:	009b      	lsls	r3, r3, #2
 8008576:	440b      	add	r3, r1
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	2b01      	cmp	r3, #1
 800857c:	d901      	bls.n	8008582 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800857e:	2301      	movs	r3, #1
 8008580:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008582:	4b11      	ldr	r3, [pc, #68]	@ (80085c8 <xTaskIncrementTick+0x16c>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d007      	beq.n	800859a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800858a:	2301      	movs	r3, #1
 800858c:	617b      	str	r3, [r7, #20]
 800858e:	e004      	b.n	800859a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008590:	4b0e      	ldr	r3, [pc, #56]	@ (80085cc <xTaskIncrementTick+0x170>)
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	3301      	adds	r3, #1
 8008596:	4a0d      	ldr	r2, [pc, #52]	@ (80085cc <xTaskIncrementTick+0x170>)
 8008598:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800859a:	697b      	ldr	r3, [r7, #20]
}
 800859c:	4618      	mov	r0, r3
 800859e:	3718      	adds	r7, #24
 80085a0:	46bd      	mov	sp, r7
 80085a2:	bd80      	pop	{r7, pc}
 80085a4:	20000ec4 	.word	0x20000ec4
 80085a8:	20000ea0 	.word	0x20000ea0
 80085ac:	20000e54 	.word	0x20000e54
 80085b0:	20000e58 	.word	0x20000e58
 80085b4:	20000eb4 	.word	0x20000eb4
 80085b8:	20000ebc 	.word	0x20000ebc
 80085bc:	20000ea4 	.word	0x20000ea4
 80085c0:	200009cc 	.word	0x200009cc
 80085c4:	200009c8 	.word	0x200009c8
 80085c8:	20000eb0 	.word	0x20000eb0
 80085cc:	20000eac 	.word	0x20000eac

080085d0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80085d0:	b480      	push	{r7}
 80085d2:	b085      	sub	sp, #20
 80085d4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80085d6:	4b2b      	ldr	r3, [pc, #172]	@ (8008684 <vTaskSwitchContext+0xb4>)
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d003      	beq.n	80085e6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80085de:	4b2a      	ldr	r3, [pc, #168]	@ (8008688 <vTaskSwitchContext+0xb8>)
 80085e0:	2201      	movs	r2, #1
 80085e2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80085e4:	e047      	b.n	8008676 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80085e6:	4b28      	ldr	r3, [pc, #160]	@ (8008688 <vTaskSwitchContext+0xb8>)
 80085e8:	2200      	movs	r2, #0
 80085ea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085ec:	4b27      	ldr	r3, [pc, #156]	@ (800868c <vTaskSwitchContext+0xbc>)
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	60fb      	str	r3, [r7, #12]
 80085f2:	e011      	b.n	8008618 <vTaskSwitchContext+0x48>
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d10b      	bne.n	8008612 <vTaskSwitchContext+0x42>
	__asm volatile
 80085fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085fe:	f383 8811 	msr	BASEPRI, r3
 8008602:	f3bf 8f6f 	isb	sy
 8008606:	f3bf 8f4f 	dsb	sy
 800860a:	607b      	str	r3, [r7, #4]
}
 800860c:	bf00      	nop
 800860e:	bf00      	nop
 8008610:	e7fd      	b.n	800860e <vTaskSwitchContext+0x3e>
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	3b01      	subs	r3, #1
 8008616:	60fb      	str	r3, [r7, #12]
 8008618:	491d      	ldr	r1, [pc, #116]	@ (8008690 <vTaskSwitchContext+0xc0>)
 800861a:	68fa      	ldr	r2, [r7, #12]
 800861c:	4613      	mov	r3, r2
 800861e:	009b      	lsls	r3, r3, #2
 8008620:	4413      	add	r3, r2
 8008622:	009b      	lsls	r3, r3, #2
 8008624:	440b      	add	r3, r1
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d0e3      	beq.n	80085f4 <vTaskSwitchContext+0x24>
 800862c:	68fa      	ldr	r2, [r7, #12]
 800862e:	4613      	mov	r3, r2
 8008630:	009b      	lsls	r3, r3, #2
 8008632:	4413      	add	r3, r2
 8008634:	009b      	lsls	r3, r3, #2
 8008636:	4a16      	ldr	r2, [pc, #88]	@ (8008690 <vTaskSwitchContext+0xc0>)
 8008638:	4413      	add	r3, r2
 800863a:	60bb      	str	r3, [r7, #8]
 800863c:	68bb      	ldr	r3, [r7, #8]
 800863e:	685b      	ldr	r3, [r3, #4]
 8008640:	685a      	ldr	r2, [r3, #4]
 8008642:	68bb      	ldr	r3, [r7, #8]
 8008644:	605a      	str	r2, [r3, #4]
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	685a      	ldr	r2, [r3, #4]
 800864a:	68bb      	ldr	r3, [r7, #8]
 800864c:	3308      	adds	r3, #8
 800864e:	429a      	cmp	r2, r3
 8008650:	d104      	bne.n	800865c <vTaskSwitchContext+0x8c>
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	685b      	ldr	r3, [r3, #4]
 8008656:	685a      	ldr	r2, [r3, #4]
 8008658:	68bb      	ldr	r3, [r7, #8]
 800865a:	605a      	str	r2, [r3, #4]
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	685b      	ldr	r3, [r3, #4]
 8008660:	68db      	ldr	r3, [r3, #12]
 8008662:	4a0c      	ldr	r2, [pc, #48]	@ (8008694 <vTaskSwitchContext+0xc4>)
 8008664:	6013      	str	r3, [r2, #0]
 8008666:	4a09      	ldr	r2, [pc, #36]	@ (800868c <vTaskSwitchContext+0xbc>)
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800866c:	4b09      	ldr	r3, [pc, #36]	@ (8008694 <vTaskSwitchContext+0xc4>)
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	3354      	adds	r3, #84	@ 0x54
 8008672:	4a09      	ldr	r2, [pc, #36]	@ (8008698 <vTaskSwitchContext+0xc8>)
 8008674:	6013      	str	r3, [r2, #0]
}
 8008676:	bf00      	nop
 8008678:	3714      	adds	r7, #20
 800867a:	46bd      	mov	sp, r7
 800867c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008680:	4770      	bx	lr
 8008682:	bf00      	nop
 8008684:	20000ec4 	.word	0x20000ec4
 8008688:	20000eb0 	.word	0x20000eb0
 800868c:	20000ea4 	.word	0x20000ea4
 8008690:	200009cc 	.word	0x200009cc
 8008694:	200009c8 	.word	0x200009c8
 8008698:	20000034 	.word	0x20000034

0800869c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b084      	sub	sp, #16
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
 80086a4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d10b      	bne.n	80086c4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80086ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086b0:	f383 8811 	msr	BASEPRI, r3
 80086b4:	f3bf 8f6f 	isb	sy
 80086b8:	f3bf 8f4f 	dsb	sy
 80086bc:	60fb      	str	r3, [r7, #12]
}
 80086be:	bf00      	nop
 80086c0:	bf00      	nop
 80086c2:	e7fd      	b.n	80086c0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80086c4:	4b07      	ldr	r3, [pc, #28]	@ (80086e4 <vTaskPlaceOnEventList+0x48>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	3318      	adds	r3, #24
 80086ca:	4619      	mov	r1, r3
 80086cc:	6878      	ldr	r0, [r7, #4]
 80086ce:	f7fe faca 	bl	8006c66 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80086d2:	2101      	movs	r1, #1
 80086d4:	6838      	ldr	r0, [r7, #0]
 80086d6:	f000 fccf 	bl	8009078 <prvAddCurrentTaskToDelayedList>
}
 80086da:	bf00      	nop
 80086dc:	3710      	adds	r7, #16
 80086de:	46bd      	mov	sp, r7
 80086e0:	bd80      	pop	{r7, pc}
 80086e2:	bf00      	nop
 80086e4:	200009c8 	.word	0x200009c8

080086e8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b086      	sub	sp, #24
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	60f8      	str	r0, [r7, #12]
 80086f0:	60b9      	str	r1, [r7, #8]
 80086f2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d10b      	bne.n	8008712 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80086fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086fe:	f383 8811 	msr	BASEPRI, r3
 8008702:	f3bf 8f6f 	isb	sy
 8008706:	f3bf 8f4f 	dsb	sy
 800870a:	617b      	str	r3, [r7, #20]
}
 800870c:	bf00      	nop
 800870e:	bf00      	nop
 8008710:	e7fd      	b.n	800870e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008712:	4b0a      	ldr	r3, [pc, #40]	@ (800873c <vTaskPlaceOnEventListRestricted+0x54>)
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	3318      	adds	r3, #24
 8008718:	4619      	mov	r1, r3
 800871a:	68f8      	ldr	r0, [r7, #12]
 800871c:	f7fe fa7f 	bl	8006c1e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d002      	beq.n	800872c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008726:	f04f 33ff 	mov.w	r3, #4294967295
 800872a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800872c:	6879      	ldr	r1, [r7, #4]
 800872e:	68b8      	ldr	r0, [r7, #8]
 8008730:	f000 fca2 	bl	8009078 <prvAddCurrentTaskToDelayedList>
	}
 8008734:	bf00      	nop
 8008736:	3718      	adds	r7, #24
 8008738:	46bd      	mov	sp, r7
 800873a:	bd80      	pop	{r7, pc}
 800873c:	200009c8 	.word	0x200009c8

08008740 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b086      	sub	sp, #24
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	68db      	ldr	r3, [r3, #12]
 800874c:	68db      	ldr	r3, [r3, #12]
 800874e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008750:	693b      	ldr	r3, [r7, #16]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d10b      	bne.n	800876e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800875a:	f383 8811 	msr	BASEPRI, r3
 800875e:	f3bf 8f6f 	isb	sy
 8008762:	f3bf 8f4f 	dsb	sy
 8008766:	60fb      	str	r3, [r7, #12]
}
 8008768:	bf00      	nop
 800876a:	bf00      	nop
 800876c:	e7fd      	b.n	800876a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	3318      	adds	r3, #24
 8008772:	4618      	mov	r0, r3
 8008774:	f7fe fab0 	bl	8006cd8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008778:	4b1d      	ldr	r3, [pc, #116]	@ (80087f0 <xTaskRemoveFromEventList+0xb0>)
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d11d      	bne.n	80087bc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008780:	693b      	ldr	r3, [r7, #16]
 8008782:	3304      	adds	r3, #4
 8008784:	4618      	mov	r0, r3
 8008786:	f7fe faa7 	bl	8006cd8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800878e:	4b19      	ldr	r3, [pc, #100]	@ (80087f4 <xTaskRemoveFromEventList+0xb4>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	429a      	cmp	r2, r3
 8008794:	d903      	bls.n	800879e <xTaskRemoveFromEventList+0x5e>
 8008796:	693b      	ldr	r3, [r7, #16]
 8008798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800879a:	4a16      	ldr	r2, [pc, #88]	@ (80087f4 <xTaskRemoveFromEventList+0xb4>)
 800879c:	6013      	str	r3, [r2, #0]
 800879e:	693b      	ldr	r3, [r7, #16]
 80087a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087a2:	4613      	mov	r3, r2
 80087a4:	009b      	lsls	r3, r3, #2
 80087a6:	4413      	add	r3, r2
 80087a8:	009b      	lsls	r3, r3, #2
 80087aa:	4a13      	ldr	r2, [pc, #76]	@ (80087f8 <xTaskRemoveFromEventList+0xb8>)
 80087ac:	441a      	add	r2, r3
 80087ae:	693b      	ldr	r3, [r7, #16]
 80087b0:	3304      	adds	r3, #4
 80087b2:	4619      	mov	r1, r3
 80087b4:	4610      	mov	r0, r2
 80087b6:	f7fe fa32 	bl	8006c1e <vListInsertEnd>
 80087ba:	e005      	b.n	80087c8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	3318      	adds	r3, #24
 80087c0:	4619      	mov	r1, r3
 80087c2:	480e      	ldr	r0, [pc, #56]	@ (80087fc <xTaskRemoveFromEventList+0xbc>)
 80087c4:	f7fe fa2b 	bl	8006c1e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80087c8:	693b      	ldr	r3, [r7, #16]
 80087ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087cc:	4b0c      	ldr	r3, [pc, #48]	@ (8008800 <xTaskRemoveFromEventList+0xc0>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087d2:	429a      	cmp	r2, r3
 80087d4:	d905      	bls.n	80087e2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80087d6:	2301      	movs	r3, #1
 80087d8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80087da:	4b0a      	ldr	r3, [pc, #40]	@ (8008804 <xTaskRemoveFromEventList+0xc4>)
 80087dc:	2201      	movs	r2, #1
 80087de:	601a      	str	r2, [r3, #0]
 80087e0:	e001      	b.n	80087e6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80087e2:	2300      	movs	r3, #0
 80087e4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80087e6:	697b      	ldr	r3, [r7, #20]
}
 80087e8:	4618      	mov	r0, r3
 80087ea:	3718      	adds	r7, #24
 80087ec:	46bd      	mov	sp, r7
 80087ee:	bd80      	pop	{r7, pc}
 80087f0:	20000ec4 	.word	0x20000ec4
 80087f4:	20000ea4 	.word	0x20000ea4
 80087f8:	200009cc 	.word	0x200009cc
 80087fc:	20000e5c 	.word	0x20000e5c
 8008800:	200009c8 	.word	0x200009c8
 8008804:	20000eb0 	.word	0x20000eb0

08008808 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008808:	b480      	push	{r7}
 800880a:	b083      	sub	sp, #12
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008810:	4b06      	ldr	r3, [pc, #24]	@ (800882c <vTaskInternalSetTimeOutState+0x24>)
 8008812:	681a      	ldr	r2, [r3, #0]
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008818:	4b05      	ldr	r3, [pc, #20]	@ (8008830 <vTaskInternalSetTimeOutState+0x28>)
 800881a:	681a      	ldr	r2, [r3, #0]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	605a      	str	r2, [r3, #4]
}
 8008820:	bf00      	nop
 8008822:	370c      	adds	r7, #12
 8008824:	46bd      	mov	sp, r7
 8008826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882a:	4770      	bx	lr
 800882c:	20000eb4 	.word	0x20000eb4
 8008830:	20000ea0 	.word	0x20000ea0

08008834 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b088      	sub	sp, #32
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
 800883c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d10b      	bne.n	800885c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008844:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008848:	f383 8811 	msr	BASEPRI, r3
 800884c:	f3bf 8f6f 	isb	sy
 8008850:	f3bf 8f4f 	dsb	sy
 8008854:	613b      	str	r3, [r7, #16]
}
 8008856:	bf00      	nop
 8008858:	bf00      	nop
 800885a:	e7fd      	b.n	8008858 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d10b      	bne.n	800887a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008862:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008866:	f383 8811 	msr	BASEPRI, r3
 800886a:	f3bf 8f6f 	isb	sy
 800886e:	f3bf 8f4f 	dsb	sy
 8008872:	60fb      	str	r3, [r7, #12]
}
 8008874:	bf00      	nop
 8008876:	bf00      	nop
 8008878:	e7fd      	b.n	8008876 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800887a:	f001 f9c5 	bl	8009c08 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800887e:	4b1d      	ldr	r3, [pc, #116]	@ (80088f4 <xTaskCheckForTimeOut+0xc0>)
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	685b      	ldr	r3, [r3, #4]
 8008888:	69ba      	ldr	r2, [r7, #24]
 800888a:	1ad3      	subs	r3, r2, r3
 800888c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008896:	d102      	bne.n	800889e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008898:	2300      	movs	r3, #0
 800889a:	61fb      	str	r3, [r7, #28]
 800889c:	e023      	b.n	80088e6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681a      	ldr	r2, [r3, #0]
 80088a2:	4b15      	ldr	r3, [pc, #84]	@ (80088f8 <xTaskCheckForTimeOut+0xc4>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	429a      	cmp	r2, r3
 80088a8:	d007      	beq.n	80088ba <xTaskCheckForTimeOut+0x86>
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	685b      	ldr	r3, [r3, #4]
 80088ae:	69ba      	ldr	r2, [r7, #24]
 80088b0:	429a      	cmp	r2, r3
 80088b2:	d302      	bcc.n	80088ba <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80088b4:	2301      	movs	r3, #1
 80088b6:	61fb      	str	r3, [r7, #28]
 80088b8:	e015      	b.n	80088e6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80088ba:	683b      	ldr	r3, [r7, #0]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	697a      	ldr	r2, [r7, #20]
 80088c0:	429a      	cmp	r2, r3
 80088c2:	d20b      	bcs.n	80088dc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	681a      	ldr	r2, [r3, #0]
 80088c8:	697b      	ldr	r3, [r7, #20]
 80088ca:	1ad2      	subs	r2, r2, r3
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80088d0:	6878      	ldr	r0, [r7, #4]
 80088d2:	f7ff ff99 	bl	8008808 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80088d6:	2300      	movs	r3, #0
 80088d8:	61fb      	str	r3, [r7, #28]
 80088da:	e004      	b.n	80088e6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	2200      	movs	r2, #0
 80088e0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80088e2:	2301      	movs	r3, #1
 80088e4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80088e6:	f001 f9c1 	bl	8009c6c <vPortExitCritical>

	return xReturn;
 80088ea:	69fb      	ldr	r3, [r7, #28]
}
 80088ec:	4618      	mov	r0, r3
 80088ee:	3720      	adds	r7, #32
 80088f0:	46bd      	mov	sp, r7
 80088f2:	bd80      	pop	{r7, pc}
 80088f4:	20000ea0 	.word	0x20000ea0
 80088f8:	20000eb4 	.word	0x20000eb4

080088fc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80088fc:	b480      	push	{r7}
 80088fe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008900:	4b03      	ldr	r3, [pc, #12]	@ (8008910 <vTaskMissedYield+0x14>)
 8008902:	2201      	movs	r2, #1
 8008904:	601a      	str	r2, [r3, #0]
}
 8008906:	bf00      	nop
 8008908:	46bd      	mov	sp, r7
 800890a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890e:	4770      	bx	lr
 8008910:	20000eb0 	.word	0x20000eb0

08008914 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b082      	sub	sp, #8
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800891c:	f000 f852 	bl	80089c4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008920:	4b06      	ldr	r3, [pc, #24]	@ (800893c <prvIdleTask+0x28>)
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	2b01      	cmp	r3, #1
 8008926:	d9f9      	bls.n	800891c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008928:	4b05      	ldr	r3, [pc, #20]	@ (8008940 <prvIdleTask+0x2c>)
 800892a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800892e:	601a      	str	r2, [r3, #0]
 8008930:	f3bf 8f4f 	dsb	sy
 8008934:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008938:	e7f0      	b.n	800891c <prvIdleTask+0x8>
 800893a:	bf00      	nop
 800893c:	200009cc 	.word	0x200009cc
 8008940:	e000ed04 	.word	0xe000ed04

08008944 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008944:	b580      	push	{r7, lr}
 8008946:	b082      	sub	sp, #8
 8008948:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800894a:	2300      	movs	r3, #0
 800894c:	607b      	str	r3, [r7, #4]
 800894e:	e00c      	b.n	800896a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008950:	687a      	ldr	r2, [r7, #4]
 8008952:	4613      	mov	r3, r2
 8008954:	009b      	lsls	r3, r3, #2
 8008956:	4413      	add	r3, r2
 8008958:	009b      	lsls	r3, r3, #2
 800895a:	4a12      	ldr	r2, [pc, #72]	@ (80089a4 <prvInitialiseTaskLists+0x60>)
 800895c:	4413      	add	r3, r2
 800895e:	4618      	mov	r0, r3
 8008960:	f7fe f930 	bl	8006bc4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	3301      	adds	r3, #1
 8008968:	607b      	str	r3, [r7, #4]
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2b37      	cmp	r3, #55	@ 0x37
 800896e:	d9ef      	bls.n	8008950 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008970:	480d      	ldr	r0, [pc, #52]	@ (80089a8 <prvInitialiseTaskLists+0x64>)
 8008972:	f7fe f927 	bl	8006bc4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008976:	480d      	ldr	r0, [pc, #52]	@ (80089ac <prvInitialiseTaskLists+0x68>)
 8008978:	f7fe f924 	bl	8006bc4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800897c:	480c      	ldr	r0, [pc, #48]	@ (80089b0 <prvInitialiseTaskLists+0x6c>)
 800897e:	f7fe f921 	bl	8006bc4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008982:	480c      	ldr	r0, [pc, #48]	@ (80089b4 <prvInitialiseTaskLists+0x70>)
 8008984:	f7fe f91e 	bl	8006bc4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008988:	480b      	ldr	r0, [pc, #44]	@ (80089b8 <prvInitialiseTaskLists+0x74>)
 800898a:	f7fe f91b 	bl	8006bc4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800898e:	4b0b      	ldr	r3, [pc, #44]	@ (80089bc <prvInitialiseTaskLists+0x78>)
 8008990:	4a05      	ldr	r2, [pc, #20]	@ (80089a8 <prvInitialiseTaskLists+0x64>)
 8008992:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008994:	4b0a      	ldr	r3, [pc, #40]	@ (80089c0 <prvInitialiseTaskLists+0x7c>)
 8008996:	4a05      	ldr	r2, [pc, #20]	@ (80089ac <prvInitialiseTaskLists+0x68>)
 8008998:	601a      	str	r2, [r3, #0]
}
 800899a:	bf00      	nop
 800899c:	3708      	adds	r7, #8
 800899e:	46bd      	mov	sp, r7
 80089a0:	bd80      	pop	{r7, pc}
 80089a2:	bf00      	nop
 80089a4:	200009cc 	.word	0x200009cc
 80089a8:	20000e2c 	.word	0x20000e2c
 80089ac:	20000e40 	.word	0x20000e40
 80089b0:	20000e5c 	.word	0x20000e5c
 80089b4:	20000e70 	.word	0x20000e70
 80089b8:	20000e88 	.word	0x20000e88
 80089bc:	20000e54 	.word	0x20000e54
 80089c0:	20000e58 	.word	0x20000e58

080089c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b082      	sub	sp, #8
 80089c8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80089ca:	e019      	b.n	8008a00 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80089cc:	f001 f91c 	bl	8009c08 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089d0:	4b10      	ldr	r3, [pc, #64]	@ (8008a14 <prvCheckTasksWaitingTermination+0x50>)
 80089d2:	68db      	ldr	r3, [r3, #12]
 80089d4:	68db      	ldr	r3, [r3, #12]
 80089d6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	3304      	adds	r3, #4
 80089dc:	4618      	mov	r0, r3
 80089de:	f7fe f97b 	bl	8006cd8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80089e2:	4b0d      	ldr	r3, [pc, #52]	@ (8008a18 <prvCheckTasksWaitingTermination+0x54>)
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	3b01      	subs	r3, #1
 80089e8:	4a0b      	ldr	r2, [pc, #44]	@ (8008a18 <prvCheckTasksWaitingTermination+0x54>)
 80089ea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80089ec:	4b0b      	ldr	r3, [pc, #44]	@ (8008a1c <prvCheckTasksWaitingTermination+0x58>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	3b01      	subs	r3, #1
 80089f2:	4a0a      	ldr	r2, [pc, #40]	@ (8008a1c <prvCheckTasksWaitingTermination+0x58>)
 80089f4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80089f6:	f001 f939 	bl	8009c6c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80089fa:	6878      	ldr	r0, [r7, #4]
 80089fc:	f000 f810 	bl	8008a20 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008a00:	4b06      	ldr	r3, [pc, #24]	@ (8008a1c <prvCheckTasksWaitingTermination+0x58>)
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d1e1      	bne.n	80089cc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008a08:	bf00      	nop
 8008a0a:	bf00      	nop
 8008a0c:	3708      	adds	r7, #8
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	bd80      	pop	{r7, pc}
 8008a12:	bf00      	nop
 8008a14:	20000e70 	.word	0x20000e70
 8008a18:	20000e9c 	.word	0x20000e9c
 8008a1c:	20000e84 	.word	0x20000e84

08008a20 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b084      	sub	sp, #16
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	3354      	adds	r3, #84	@ 0x54
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	f001 fc03 	bl	800a238 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d108      	bne.n	8008a4e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a40:	4618      	mov	r0, r3
 8008a42:	f001 fad1 	bl	8009fe8 <vPortFree>
				vPortFree( pxTCB );
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	f001 face 	bl	8009fe8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008a4c:	e019      	b.n	8008a82 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008a54:	2b01      	cmp	r3, #1
 8008a56:	d103      	bne.n	8008a60 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008a58:	6878      	ldr	r0, [r7, #4]
 8008a5a:	f001 fac5 	bl	8009fe8 <vPortFree>
	}
 8008a5e:	e010      	b.n	8008a82 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008a66:	2b02      	cmp	r3, #2
 8008a68:	d00b      	beq.n	8008a82 <prvDeleteTCB+0x62>
	__asm volatile
 8008a6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a6e:	f383 8811 	msr	BASEPRI, r3
 8008a72:	f3bf 8f6f 	isb	sy
 8008a76:	f3bf 8f4f 	dsb	sy
 8008a7a:	60fb      	str	r3, [r7, #12]
}
 8008a7c:	bf00      	nop
 8008a7e:	bf00      	nop
 8008a80:	e7fd      	b.n	8008a7e <prvDeleteTCB+0x5e>
	}
 8008a82:	bf00      	nop
 8008a84:	3710      	adds	r7, #16
 8008a86:	46bd      	mov	sp, r7
 8008a88:	bd80      	pop	{r7, pc}
	...

08008a8c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b083      	sub	sp, #12
 8008a90:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008a92:	4b0c      	ldr	r3, [pc, #48]	@ (8008ac4 <prvResetNextTaskUnblockTime+0x38>)
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d104      	bne.n	8008aa6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8008ac8 <prvResetNextTaskUnblockTime+0x3c>)
 8008a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8008aa2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008aa4:	e008      	b.n	8008ab8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008aa6:	4b07      	ldr	r3, [pc, #28]	@ (8008ac4 <prvResetNextTaskUnblockTime+0x38>)
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	68db      	ldr	r3, [r3, #12]
 8008aac:	68db      	ldr	r3, [r3, #12]
 8008aae:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	685b      	ldr	r3, [r3, #4]
 8008ab4:	4a04      	ldr	r2, [pc, #16]	@ (8008ac8 <prvResetNextTaskUnblockTime+0x3c>)
 8008ab6:	6013      	str	r3, [r2, #0]
}
 8008ab8:	bf00      	nop
 8008aba:	370c      	adds	r7, #12
 8008abc:	46bd      	mov	sp, r7
 8008abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac2:	4770      	bx	lr
 8008ac4:	20000e54 	.word	0x20000e54
 8008ac8:	20000ebc 	.word	0x20000ebc

08008acc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008acc:	b480      	push	{r7}
 8008ace:	b083      	sub	sp, #12
 8008ad0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008ad2:	4b0b      	ldr	r3, [pc, #44]	@ (8008b00 <xTaskGetSchedulerState+0x34>)
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d102      	bne.n	8008ae0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008ada:	2301      	movs	r3, #1
 8008adc:	607b      	str	r3, [r7, #4]
 8008ade:	e008      	b.n	8008af2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ae0:	4b08      	ldr	r3, [pc, #32]	@ (8008b04 <xTaskGetSchedulerState+0x38>)
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d102      	bne.n	8008aee <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008ae8:	2302      	movs	r3, #2
 8008aea:	607b      	str	r3, [r7, #4]
 8008aec:	e001      	b.n	8008af2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008aee:	2300      	movs	r3, #0
 8008af0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008af2:	687b      	ldr	r3, [r7, #4]
	}
 8008af4:	4618      	mov	r0, r3
 8008af6:	370c      	adds	r7, #12
 8008af8:	46bd      	mov	sp, r7
 8008afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afe:	4770      	bx	lr
 8008b00:	20000ea8 	.word	0x20000ea8
 8008b04:	20000ec4 	.word	0x20000ec4

08008b08 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	b084      	sub	sp, #16
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008b14:	2300      	movs	r3, #0
 8008b16:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d051      	beq.n	8008bc2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b22:	4b2a      	ldr	r3, [pc, #168]	@ (8008bcc <xTaskPriorityInherit+0xc4>)
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b28:	429a      	cmp	r2, r3
 8008b2a:	d241      	bcs.n	8008bb0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008b2c:	68bb      	ldr	r3, [r7, #8]
 8008b2e:	699b      	ldr	r3, [r3, #24]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	db06      	blt.n	8008b42 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b34:	4b25      	ldr	r3, [pc, #148]	@ (8008bcc <xTaskPriorityInherit+0xc4>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b3a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008b3e:	68bb      	ldr	r3, [r7, #8]
 8008b40:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	6959      	ldr	r1, [r3, #20]
 8008b46:	68bb      	ldr	r3, [r7, #8]
 8008b48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b4a:	4613      	mov	r3, r2
 8008b4c:	009b      	lsls	r3, r3, #2
 8008b4e:	4413      	add	r3, r2
 8008b50:	009b      	lsls	r3, r3, #2
 8008b52:	4a1f      	ldr	r2, [pc, #124]	@ (8008bd0 <xTaskPriorityInherit+0xc8>)
 8008b54:	4413      	add	r3, r2
 8008b56:	4299      	cmp	r1, r3
 8008b58:	d122      	bne.n	8008ba0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	3304      	adds	r3, #4
 8008b5e:	4618      	mov	r0, r3
 8008b60:	f7fe f8ba 	bl	8006cd8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008b64:	4b19      	ldr	r3, [pc, #100]	@ (8008bcc <xTaskPriorityInherit+0xc4>)
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008b6e:	68bb      	ldr	r3, [r7, #8]
 8008b70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b72:	4b18      	ldr	r3, [pc, #96]	@ (8008bd4 <xTaskPriorityInherit+0xcc>)
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	429a      	cmp	r2, r3
 8008b78:	d903      	bls.n	8008b82 <xTaskPriorityInherit+0x7a>
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b7e:	4a15      	ldr	r2, [pc, #84]	@ (8008bd4 <xTaskPriorityInherit+0xcc>)
 8008b80:	6013      	str	r3, [r2, #0]
 8008b82:	68bb      	ldr	r3, [r7, #8]
 8008b84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b86:	4613      	mov	r3, r2
 8008b88:	009b      	lsls	r3, r3, #2
 8008b8a:	4413      	add	r3, r2
 8008b8c:	009b      	lsls	r3, r3, #2
 8008b8e:	4a10      	ldr	r2, [pc, #64]	@ (8008bd0 <xTaskPriorityInherit+0xc8>)
 8008b90:	441a      	add	r2, r3
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	3304      	adds	r3, #4
 8008b96:	4619      	mov	r1, r3
 8008b98:	4610      	mov	r0, r2
 8008b9a:	f7fe f840 	bl	8006c1e <vListInsertEnd>
 8008b9e:	e004      	b.n	8008baa <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008ba0:	4b0a      	ldr	r3, [pc, #40]	@ (8008bcc <xTaskPriorityInherit+0xc4>)
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008baa:	2301      	movs	r3, #1
 8008bac:	60fb      	str	r3, [r7, #12]
 8008bae:	e008      	b.n	8008bc2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008bb4:	4b05      	ldr	r3, [pc, #20]	@ (8008bcc <xTaskPriorityInherit+0xc4>)
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bba:	429a      	cmp	r2, r3
 8008bbc:	d201      	bcs.n	8008bc2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
	}
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	3710      	adds	r7, #16
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bd80      	pop	{r7, pc}
 8008bcc:	200009c8 	.word	0x200009c8
 8008bd0:	200009cc 	.word	0x200009cc
 8008bd4:	20000ea4 	.word	0x20000ea4

08008bd8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b086      	sub	sp, #24
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008be4:	2300      	movs	r3, #0
 8008be6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d058      	beq.n	8008ca0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008bee:	4b2f      	ldr	r3, [pc, #188]	@ (8008cac <xTaskPriorityDisinherit+0xd4>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	693a      	ldr	r2, [r7, #16]
 8008bf4:	429a      	cmp	r2, r3
 8008bf6:	d00b      	beq.n	8008c10 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008bf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bfc:	f383 8811 	msr	BASEPRI, r3
 8008c00:	f3bf 8f6f 	isb	sy
 8008c04:	f3bf 8f4f 	dsb	sy
 8008c08:	60fb      	str	r3, [r7, #12]
}
 8008c0a:	bf00      	nop
 8008c0c:	bf00      	nop
 8008c0e:	e7fd      	b.n	8008c0c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008c10:	693b      	ldr	r3, [r7, #16]
 8008c12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d10b      	bne.n	8008c30 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c1c:	f383 8811 	msr	BASEPRI, r3
 8008c20:	f3bf 8f6f 	isb	sy
 8008c24:	f3bf 8f4f 	dsb	sy
 8008c28:	60bb      	str	r3, [r7, #8]
}
 8008c2a:	bf00      	nop
 8008c2c:	bf00      	nop
 8008c2e:	e7fd      	b.n	8008c2c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008c30:	693b      	ldr	r3, [r7, #16]
 8008c32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c34:	1e5a      	subs	r2, r3, #1
 8008c36:	693b      	ldr	r3, [r7, #16]
 8008c38:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008c3a:	693b      	ldr	r3, [r7, #16]
 8008c3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c3e:	693b      	ldr	r3, [r7, #16]
 8008c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c42:	429a      	cmp	r2, r3
 8008c44:	d02c      	beq.n	8008ca0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008c46:	693b      	ldr	r3, [r7, #16]
 8008c48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d128      	bne.n	8008ca0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c4e:	693b      	ldr	r3, [r7, #16]
 8008c50:	3304      	adds	r3, #4
 8008c52:	4618      	mov	r0, r3
 8008c54:	f7fe f840 	bl	8006cd8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008c5c:	693b      	ldr	r3, [r7, #16]
 8008c5e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c64:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008c68:	693b      	ldr	r3, [r7, #16]
 8008c6a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008c6c:	693b      	ldr	r3, [r7, #16]
 8008c6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c70:	4b0f      	ldr	r3, [pc, #60]	@ (8008cb0 <xTaskPriorityDisinherit+0xd8>)
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	429a      	cmp	r2, r3
 8008c76:	d903      	bls.n	8008c80 <xTaskPriorityDisinherit+0xa8>
 8008c78:	693b      	ldr	r3, [r7, #16]
 8008c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c7c:	4a0c      	ldr	r2, [pc, #48]	@ (8008cb0 <xTaskPriorityDisinherit+0xd8>)
 8008c7e:	6013      	str	r3, [r2, #0]
 8008c80:	693b      	ldr	r3, [r7, #16]
 8008c82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c84:	4613      	mov	r3, r2
 8008c86:	009b      	lsls	r3, r3, #2
 8008c88:	4413      	add	r3, r2
 8008c8a:	009b      	lsls	r3, r3, #2
 8008c8c:	4a09      	ldr	r2, [pc, #36]	@ (8008cb4 <xTaskPriorityDisinherit+0xdc>)
 8008c8e:	441a      	add	r2, r3
 8008c90:	693b      	ldr	r3, [r7, #16]
 8008c92:	3304      	adds	r3, #4
 8008c94:	4619      	mov	r1, r3
 8008c96:	4610      	mov	r0, r2
 8008c98:	f7fd ffc1 	bl	8006c1e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008ca0:	697b      	ldr	r3, [r7, #20]
	}
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	3718      	adds	r7, #24
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}
 8008caa:	bf00      	nop
 8008cac:	200009c8 	.word	0x200009c8
 8008cb0:	20000ea4 	.word	0x20000ea4
 8008cb4:	200009cc 	.word	0x200009cc

08008cb8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b088      	sub	sp, #32
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
 8008cc0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d06c      	beq.n	8008daa <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008cd0:	69bb      	ldr	r3, [r7, #24]
 8008cd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d10b      	bne.n	8008cf0 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008cd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cdc:	f383 8811 	msr	BASEPRI, r3
 8008ce0:	f3bf 8f6f 	isb	sy
 8008ce4:	f3bf 8f4f 	dsb	sy
 8008ce8:	60fb      	str	r3, [r7, #12]
}
 8008cea:	bf00      	nop
 8008cec:	bf00      	nop
 8008cee:	e7fd      	b.n	8008cec <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008cf0:	69bb      	ldr	r3, [r7, #24]
 8008cf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008cf4:	683a      	ldr	r2, [r7, #0]
 8008cf6:	429a      	cmp	r2, r3
 8008cf8:	d902      	bls.n	8008d00 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008cfa:	683b      	ldr	r3, [r7, #0]
 8008cfc:	61fb      	str	r3, [r7, #28]
 8008cfe:	e002      	b.n	8008d06 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008d00:	69bb      	ldr	r3, [r7, #24]
 8008d02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d04:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008d06:	69bb      	ldr	r3, [r7, #24]
 8008d08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d0a:	69fa      	ldr	r2, [r7, #28]
 8008d0c:	429a      	cmp	r2, r3
 8008d0e:	d04c      	beq.n	8008daa <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008d10:	69bb      	ldr	r3, [r7, #24]
 8008d12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d14:	697a      	ldr	r2, [r7, #20]
 8008d16:	429a      	cmp	r2, r3
 8008d18:	d147      	bne.n	8008daa <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008d1a:	4b26      	ldr	r3, [pc, #152]	@ (8008db4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	69ba      	ldr	r2, [r7, #24]
 8008d20:	429a      	cmp	r2, r3
 8008d22:	d10b      	bne.n	8008d3c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8008d24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d28:	f383 8811 	msr	BASEPRI, r3
 8008d2c:	f3bf 8f6f 	isb	sy
 8008d30:	f3bf 8f4f 	dsb	sy
 8008d34:	60bb      	str	r3, [r7, #8]
}
 8008d36:	bf00      	nop
 8008d38:	bf00      	nop
 8008d3a:	e7fd      	b.n	8008d38 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008d3c:	69bb      	ldr	r3, [r7, #24]
 8008d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d40:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008d42:	69bb      	ldr	r3, [r7, #24]
 8008d44:	69fa      	ldr	r2, [r7, #28]
 8008d46:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008d48:	69bb      	ldr	r3, [r7, #24]
 8008d4a:	699b      	ldr	r3, [r3, #24]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	db04      	blt.n	8008d5a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d50:	69fb      	ldr	r3, [r7, #28]
 8008d52:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008d56:	69bb      	ldr	r3, [r7, #24]
 8008d58:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008d5a:	69bb      	ldr	r3, [r7, #24]
 8008d5c:	6959      	ldr	r1, [r3, #20]
 8008d5e:	693a      	ldr	r2, [r7, #16]
 8008d60:	4613      	mov	r3, r2
 8008d62:	009b      	lsls	r3, r3, #2
 8008d64:	4413      	add	r3, r2
 8008d66:	009b      	lsls	r3, r3, #2
 8008d68:	4a13      	ldr	r2, [pc, #76]	@ (8008db8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008d6a:	4413      	add	r3, r2
 8008d6c:	4299      	cmp	r1, r3
 8008d6e:	d11c      	bne.n	8008daa <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008d70:	69bb      	ldr	r3, [r7, #24]
 8008d72:	3304      	adds	r3, #4
 8008d74:	4618      	mov	r0, r3
 8008d76:	f7fd ffaf 	bl	8006cd8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008d7a:	69bb      	ldr	r3, [r7, #24]
 8008d7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d7e:	4b0f      	ldr	r3, [pc, #60]	@ (8008dbc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	429a      	cmp	r2, r3
 8008d84:	d903      	bls.n	8008d8e <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8008d86:	69bb      	ldr	r3, [r7, #24]
 8008d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d8a:	4a0c      	ldr	r2, [pc, #48]	@ (8008dbc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008d8c:	6013      	str	r3, [r2, #0]
 8008d8e:	69bb      	ldr	r3, [r7, #24]
 8008d90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d92:	4613      	mov	r3, r2
 8008d94:	009b      	lsls	r3, r3, #2
 8008d96:	4413      	add	r3, r2
 8008d98:	009b      	lsls	r3, r3, #2
 8008d9a:	4a07      	ldr	r2, [pc, #28]	@ (8008db8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008d9c:	441a      	add	r2, r3
 8008d9e:	69bb      	ldr	r3, [r7, #24]
 8008da0:	3304      	adds	r3, #4
 8008da2:	4619      	mov	r1, r3
 8008da4:	4610      	mov	r0, r2
 8008da6:	f7fd ff3a 	bl	8006c1e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008daa:	bf00      	nop
 8008dac:	3720      	adds	r7, #32
 8008dae:	46bd      	mov	sp, r7
 8008db0:	bd80      	pop	{r7, pc}
 8008db2:	bf00      	nop
 8008db4:	200009c8 	.word	0x200009c8
 8008db8:	200009cc 	.word	0x200009cc
 8008dbc:	20000ea4 	.word	0x20000ea4

08008dc0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008dc0:	b480      	push	{r7}
 8008dc2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008dc4:	4b07      	ldr	r3, [pc, #28]	@ (8008de4 <pvTaskIncrementMutexHeldCount+0x24>)
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d004      	beq.n	8008dd6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008dcc:	4b05      	ldr	r3, [pc, #20]	@ (8008de4 <pvTaskIncrementMutexHeldCount+0x24>)
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008dd2:	3201      	adds	r2, #1
 8008dd4:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8008dd6:	4b03      	ldr	r3, [pc, #12]	@ (8008de4 <pvTaskIncrementMutexHeldCount+0x24>)
 8008dd8:	681b      	ldr	r3, [r3, #0]
	}
 8008dda:	4618      	mov	r0, r3
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de2:	4770      	bx	lr
 8008de4:	200009c8 	.word	0x200009c8

08008de8 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b086      	sub	sp, #24
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	60f8      	str	r0, [r7, #12]
 8008df0:	60b9      	str	r1, [r7, #8]
 8008df2:	607a      	str	r2, [r7, #4]
 8008df4:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8008df6:	f000 ff07 	bl	8009c08 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8008dfa:	4b29      	ldr	r3, [pc, #164]	@ (8008ea0 <xTaskNotifyWait+0xb8>)
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8008e02:	b2db      	uxtb	r3, r3
 8008e04:	2b02      	cmp	r3, #2
 8008e06:	d01c      	beq.n	8008e42 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8008e08:	4b25      	ldr	r3, [pc, #148]	@ (8008ea0 <xTaskNotifyWait+0xb8>)
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8008e10:	68fa      	ldr	r2, [r7, #12]
 8008e12:	43d2      	mvns	r2, r2
 8008e14:	400a      	ands	r2, r1
 8008e16:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8008e1a:	4b21      	ldr	r3, [pc, #132]	@ (8008ea0 <xTaskNotifyWait+0xb8>)
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	2201      	movs	r2, #1
 8008e20:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d00b      	beq.n	8008e42 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008e2a:	2101      	movs	r1, #1
 8008e2c:	6838      	ldr	r0, [r7, #0]
 8008e2e:	f000 f923 	bl	8009078 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8008e32:	4b1c      	ldr	r3, [pc, #112]	@ (8008ea4 <xTaskNotifyWait+0xbc>)
 8008e34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e38:	601a      	str	r2, [r3, #0]
 8008e3a:	f3bf 8f4f 	dsb	sy
 8008e3e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008e42:	f000 ff13 	bl	8009c6c <vPortExitCritical>

		taskENTER_CRITICAL();
 8008e46:	f000 fedf 	bl	8009c08 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d005      	beq.n	8008e5c <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8008e50:	4b13      	ldr	r3, [pc, #76]	@ (8008ea0 <xTaskNotifyWait+0xb8>)
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8008e5c:	4b10      	ldr	r3, [pc, #64]	@ (8008ea0 <xTaskNotifyWait+0xb8>)
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8008e64:	b2db      	uxtb	r3, r3
 8008e66:	2b02      	cmp	r3, #2
 8008e68:	d002      	beq.n	8008e70 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	617b      	str	r3, [r7, #20]
 8008e6e:	e00a      	b.n	8008e86 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8008e70:	4b0b      	ldr	r3, [pc, #44]	@ (8008ea0 <xTaskNotifyWait+0xb8>)
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8008e78:	68ba      	ldr	r2, [r7, #8]
 8008e7a:	43d2      	mvns	r2, r2
 8008e7c:	400a      	ands	r2, r1
 8008e7e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8008e82:	2301      	movs	r3, #1
 8008e84:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008e86:	4b06      	ldr	r3, [pc, #24]	@ (8008ea0 <xTaskNotifyWait+0xb8>)
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8008e90:	f000 feec 	bl	8009c6c <vPortExitCritical>

		return xReturn;
 8008e94:	697b      	ldr	r3, [r7, #20]
	}
 8008e96:	4618      	mov	r0, r3
 8008e98:	3718      	adds	r7, #24
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	bd80      	pop	{r7, pc}
 8008e9e:	bf00      	nop
 8008ea0:	200009c8 	.word	0x200009c8
 8008ea4:	e000ed04 	.word	0xe000ed04

08008ea8 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b08a      	sub	sp, #40	@ 0x28
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	60f8      	str	r0, [r7, #12]
 8008eb0:	60b9      	str	r1, [r7, #8]
 8008eb2:	603b      	str	r3, [r7, #0]
 8008eb4:	4613      	mov	r3, r2
 8008eb6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8008eb8:	2301      	movs	r3, #1
 8008eba:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d10b      	bne.n	8008eda <xTaskGenericNotify+0x32>
	__asm volatile
 8008ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ec6:	f383 8811 	msr	BASEPRI, r3
 8008eca:	f3bf 8f6f 	isb	sy
 8008ece:	f3bf 8f4f 	dsb	sy
 8008ed2:	61bb      	str	r3, [r7, #24]
}
 8008ed4:	bf00      	nop
 8008ed6:	bf00      	nop
 8008ed8:	e7fd      	b.n	8008ed6 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8008ede:	f000 fe93 	bl	8009c08 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d004      	beq.n	8008ef2 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8008ee8:	6a3b      	ldr	r3, [r7, #32]
 8008eea:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008ef2:	6a3b      	ldr	r3, [r7, #32]
 8008ef4:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8008ef8:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008efa:	6a3b      	ldr	r3, [r7, #32]
 8008efc:	2202      	movs	r2, #2
 8008efe:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8008f02:	79fb      	ldrb	r3, [r7, #7]
 8008f04:	2b04      	cmp	r3, #4
 8008f06:	d82e      	bhi.n	8008f66 <xTaskGenericNotify+0xbe>
 8008f08:	a201      	add	r2, pc, #4	@ (adr r2, 8008f10 <xTaskGenericNotify+0x68>)
 8008f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f0e:	bf00      	nop
 8008f10:	08008f8b 	.word	0x08008f8b
 8008f14:	08008f25 	.word	0x08008f25
 8008f18:	08008f37 	.word	0x08008f37
 8008f1c:	08008f47 	.word	0x08008f47
 8008f20:	08008f51 	.word	0x08008f51
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8008f24:	6a3b      	ldr	r3, [r7, #32]
 8008f26:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8008f2a:	68bb      	ldr	r3, [r7, #8]
 8008f2c:	431a      	orrs	r2, r3
 8008f2e:	6a3b      	ldr	r3, [r7, #32]
 8008f30:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8008f34:	e02c      	b.n	8008f90 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8008f36:	6a3b      	ldr	r3, [r7, #32]
 8008f38:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008f3c:	1c5a      	adds	r2, r3, #1
 8008f3e:	6a3b      	ldr	r3, [r7, #32]
 8008f40:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8008f44:	e024      	b.n	8008f90 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8008f46:	6a3b      	ldr	r3, [r7, #32]
 8008f48:	68ba      	ldr	r2, [r7, #8]
 8008f4a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8008f4e:	e01f      	b.n	8008f90 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8008f50:	7ffb      	ldrb	r3, [r7, #31]
 8008f52:	2b02      	cmp	r3, #2
 8008f54:	d004      	beq.n	8008f60 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8008f56:	6a3b      	ldr	r3, [r7, #32]
 8008f58:	68ba      	ldr	r2, [r7, #8]
 8008f5a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8008f5e:	e017      	b.n	8008f90 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 8008f60:	2300      	movs	r3, #0
 8008f62:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8008f64:	e014      	b.n	8008f90 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8008f66:	6a3b      	ldr	r3, [r7, #32]
 8008f68:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008f6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f70:	d00d      	beq.n	8008f8e <xTaskGenericNotify+0xe6>
	__asm volatile
 8008f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f76:	f383 8811 	msr	BASEPRI, r3
 8008f7a:	f3bf 8f6f 	isb	sy
 8008f7e:	f3bf 8f4f 	dsb	sy
 8008f82:	617b      	str	r3, [r7, #20]
}
 8008f84:	bf00      	nop
 8008f86:	bf00      	nop
 8008f88:	e7fd      	b.n	8008f86 <xTaskGenericNotify+0xde>
					break;
 8008f8a:	bf00      	nop
 8008f8c:	e000      	b.n	8008f90 <xTaskGenericNotify+0xe8>

					break;
 8008f8e:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008f90:	7ffb      	ldrb	r3, [r7, #31]
 8008f92:	2b01      	cmp	r3, #1
 8008f94:	d13b      	bne.n	800900e <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f96:	6a3b      	ldr	r3, [r7, #32]
 8008f98:	3304      	adds	r3, #4
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	f7fd fe9c 	bl	8006cd8 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8008fa0:	6a3b      	ldr	r3, [r7, #32]
 8008fa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fa4:	4b1d      	ldr	r3, [pc, #116]	@ (800901c <xTaskGenericNotify+0x174>)
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	429a      	cmp	r2, r3
 8008faa:	d903      	bls.n	8008fb4 <xTaskGenericNotify+0x10c>
 8008fac:	6a3b      	ldr	r3, [r7, #32]
 8008fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fb0:	4a1a      	ldr	r2, [pc, #104]	@ (800901c <xTaskGenericNotify+0x174>)
 8008fb2:	6013      	str	r3, [r2, #0]
 8008fb4:	6a3b      	ldr	r3, [r7, #32]
 8008fb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fb8:	4613      	mov	r3, r2
 8008fba:	009b      	lsls	r3, r3, #2
 8008fbc:	4413      	add	r3, r2
 8008fbe:	009b      	lsls	r3, r3, #2
 8008fc0:	4a17      	ldr	r2, [pc, #92]	@ (8009020 <xTaskGenericNotify+0x178>)
 8008fc2:	441a      	add	r2, r3
 8008fc4:	6a3b      	ldr	r3, [r7, #32]
 8008fc6:	3304      	adds	r3, #4
 8008fc8:	4619      	mov	r1, r3
 8008fca:	4610      	mov	r0, r2
 8008fcc:	f7fd fe27 	bl	8006c1e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008fd0:	6a3b      	ldr	r3, [r7, #32]
 8008fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d00b      	beq.n	8008ff0 <xTaskGenericNotify+0x148>
	__asm volatile
 8008fd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fdc:	f383 8811 	msr	BASEPRI, r3
 8008fe0:	f3bf 8f6f 	isb	sy
 8008fe4:	f3bf 8f4f 	dsb	sy
 8008fe8:	613b      	str	r3, [r7, #16]
}
 8008fea:	bf00      	nop
 8008fec:	bf00      	nop
 8008fee:	e7fd      	b.n	8008fec <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008ff0:	6a3b      	ldr	r3, [r7, #32]
 8008ff2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ff4:	4b0b      	ldr	r3, [pc, #44]	@ (8009024 <xTaskGenericNotify+0x17c>)
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ffa:	429a      	cmp	r2, r3
 8008ffc:	d907      	bls.n	800900e <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8008ffe:	4b0a      	ldr	r3, [pc, #40]	@ (8009028 <xTaskGenericNotify+0x180>)
 8009000:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009004:	601a      	str	r2, [r3, #0]
 8009006:	f3bf 8f4f 	dsb	sy
 800900a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800900e:	f000 fe2d 	bl	8009c6c <vPortExitCritical>

		return xReturn;
 8009012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8009014:	4618      	mov	r0, r3
 8009016:	3728      	adds	r7, #40	@ 0x28
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}
 800901c:	20000ea4 	.word	0x20000ea4
 8009020:	200009cc 	.word	0x200009cc
 8009024:	200009c8 	.word	0x200009c8
 8009028:	e000ed04 	.word	0xe000ed04

0800902c <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
 800902c:	b580      	push	{r7, lr}
 800902e:	b084      	sub	sp, #16
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d102      	bne.n	8009040 <xTaskNotifyStateClear+0x14>
 800903a:	4b0e      	ldr	r3, [pc, #56]	@ (8009074 <xTaskNotifyStateClear+0x48>)
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	e000      	b.n	8009042 <xTaskNotifyStateClear+0x16>
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
 8009044:	f000 fde0 	bl	8009c08 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
 8009048:	68bb      	ldr	r3, [r7, #8]
 800904a:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800904e:	b2db      	uxtb	r3, r3
 8009050:	2b02      	cmp	r3, #2
 8009052:	d106      	bne.n	8009062 <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009054:	68bb      	ldr	r3, [r7, #8]
 8009056:	2200      	movs	r2, #0
 8009058:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
				xReturn = pdPASS;
 800905c:	2301      	movs	r3, #1
 800905e:	60fb      	str	r3, [r7, #12]
 8009060:	e001      	b.n	8009066 <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
 8009062:	2300      	movs	r3, #0
 8009064:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 8009066:	f000 fe01 	bl	8009c6c <vPortExitCritical>

		return xReturn;
 800906a:	68fb      	ldr	r3, [r7, #12]
	}
 800906c:	4618      	mov	r0, r3
 800906e:	3710      	adds	r7, #16
 8009070:	46bd      	mov	sp, r7
 8009072:	bd80      	pop	{r7, pc}
 8009074:	200009c8 	.word	0x200009c8

08009078 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009078:	b580      	push	{r7, lr}
 800907a:	b084      	sub	sp, #16
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
 8009080:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009082:	4b21      	ldr	r3, [pc, #132]	@ (8009108 <prvAddCurrentTaskToDelayedList+0x90>)
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009088:	4b20      	ldr	r3, [pc, #128]	@ (800910c <prvAddCurrentTaskToDelayedList+0x94>)
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	3304      	adds	r3, #4
 800908e:	4618      	mov	r0, r3
 8009090:	f7fd fe22 	bl	8006cd8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800909a:	d10a      	bne.n	80090b2 <prvAddCurrentTaskToDelayedList+0x3a>
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d007      	beq.n	80090b2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80090a2:	4b1a      	ldr	r3, [pc, #104]	@ (800910c <prvAddCurrentTaskToDelayedList+0x94>)
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	3304      	adds	r3, #4
 80090a8:	4619      	mov	r1, r3
 80090aa:	4819      	ldr	r0, [pc, #100]	@ (8009110 <prvAddCurrentTaskToDelayedList+0x98>)
 80090ac:	f7fd fdb7 	bl	8006c1e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80090b0:	e026      	b.n	8009100 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80090b2:	68fa      	ldr	r2, [r7, #12]
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	4413      	add	r3, r2
 80090b8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80090ba:	4b14      	ldr	r3, [pc, #80]	@ (800910c <prvAddCurrentTaskToDelayedList+0x94>)
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	68ba      	ldr	r2, [r7, #8]
 80090c0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80090c2:	68ba      	ldr	r2, [r7, #8]
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	429a      	cmp	r2, r3
 80090c8:	d209      	bcs.n	80090de <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80090ca:	4b12      	ldr	r3, [pc, #72]	@ (8009114 <prvAddCurrentTaskToDelayedList+0x9c>)
 80090cc:	681a      	ldr	r2, [r3, #0]
 80090ce:	4b0f      	ldr	r3, [pc, #60]	@ (800910c <prvAddCurrentTaskToDelayedList+0x94>)
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	3304      	adds	r3, #4
 80090d4:	4619      	mov	r1, r3
 80090d6:	4610      	mov	r0, r2
 80090d8:	f7fd fdc5 	bl	8006c66 <vListInsert>
}
 80090dc:	e010      	b.n	8009100 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80090de:	4b0e      	ldr	r3, [pc, #56]	@ (8009118 <prvAddCurrentTaskToDelayedList+0xa0>)
 80090e0:	681a      	ldr	r2, [r3, #0]
 80090e2:	4b0a      	ldr	r3, [pc, #40]	@ (800910c <prvAddCurrentTaskToDelayedList+0x94>)
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	3304      	adds	r3, #4
 80090e8:	4619      	mov	r1, r3
 80090ea:	4610      	mov	r0, r2
 80090ec:	f7fd fdbb 	bl	8006c66 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80090f0:	4b0a      	ldr	r3, [pc, #40]	@ (800911c <prvAddCurrentTaskToDelayedList+0xa4>)
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	68ba      	ldr	r2, [r7, #8]
 80090f6:	429a      	cmp	r2, r3
 80090f8:	d202      	bcs.n	8009100 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80090fa:	4a08      	ldr	r2, [pc, #32]	@ (800911c <prvAddCurrentTaskToDelayedList+0xa4>)
 80090fc:	68bb      	ldr	r3, [r7, #8]
 80090fe:	6013      	str	r3, [r2, #0]
}
 8009100:	bf00      	nop
 8009102:	3710      	adds	r7, #16
 8009104:	46bd      	mov	sp, r7
 8009106:	bd80      	pop	{r7, pc}
 8009108:	20000ea0 	.word	0x20000ea0
 800910c:	200009c8 	.word	0x200009c8
 8009110:	20000e88 	.word	0x20000e88
 8009114:	20000e58 	.word	0x20000e58
 8009118:	20000e54 	.word	0x20000e54
 800911c:	20000ebc 	.word	0x20000ebc

08009120 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009120:	b580      	push	{r7, lr}
 8009122:	b08a      	sub	sp, #40	@ 0x28
 8009124:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009126:	2300      	movs	r3, #0
 8009128:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800912a:	f000 fbb1 	bl	8009890 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800912e:	4b1d      	ldr	r3, [pc, #116]	@ (80091a4 <xTimerCreateTimerTask+0x84>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	2b00      	cmp	r3, #0
 8009134:	d021      	beq.n	800917a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009136:	2300      	movs	r3, #0
 8009138:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800913a:	2300      	movs	r3, #0
 800913c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800913e:	1d3a      	adds	r2, r7, #4
 8009140:	f107 0108 	add.w	r1, r7, #8
 8009144:	f107 030c 	add.w	r3, r7, #12
 8009148:	4618      	mov	r0, r3
 800914a:	f7fd fd21 	bl	8006b90 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800914e:	6879      	ldr	r1, [r7, #4]
 8009150:	68bb      	ldr	r3, [r7, #8]
 8009152:	68fa      	ldr	r2, [r7, #12]
 8009154:	9202      	str	r2, [sp, #8]
 8009156:	9301      	str	r3, [sp, #4]
 8009158:	2302      	movs	r3, #2
 800915a:	9300      	str	r3, [sp, #0]
 800915c:	2300      	movs	r3, #0
 800915e:	460a      	mov	r2, r1
 8009160:	4911      	ldr	r1, [pc, #68]	@ (80091a8 <xTimerCreateTimerTask+0x88>)
 8009162:	4812      	ldr	r0, [pc, #72]	@ (80091ac <xTimerCreateTimerTask+0x8c>)
 8009164:	f7fe fe5a 	bl	8007e1c <xTaskCreateStatic>
 8009168:	4603      	mov	r3, r0
 800916a:	4a11      	ldr	r2, [pc, #68]	@ (80091b0 <xTimerCreateTimerTask+0x90>)
 800916c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800916e:	4b10      	ldr	r3, [pc, #64]	@ (80091b0 <xTimerCreateTimerTask+0x90>)
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d001      	beq.n	800917a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009176:	2301      	movs	r3, #1
 8009178:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800917a:	697b      	ldr	r3, [r7, #20]
 800917c:	2b00      	cmp	r3, #0
 800917e:	d10b      	bne.n	8009198 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009184:	f383 8811 	msr	BASEPRI, r3
 8009188:	f3bf 8f6f 	isb	sy
 800918c:	f3bf 8f4f 	dsb	sy
 8009190:	613b      	str	r3, [r7, #16]
}
 8009192:	bf00      	nop
 8009194:	bf00      	nop
 8009196:	e7fd      	b.n	8009194 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009198:	697b      	ldr	r3, [r7, #20]
}
 800919a:	4618      	mov	r0, r3
 800919c:	3718      	adds	r7, #24
 800919e:	46bd      	mov	sp, r7
 80091a0:	bd80      	pop	{r7, pc}
 80091a2:	bf00      	nop
 80091a4:	20000ef8 	.word	0x20000ef8
 80091a8:	0800a4cc 	.word	0x0800a4cc
 80091ac:	08009429 	.word	0x08009429
 80091b0:	20000efc 	.word	0x20000efc

080091b4 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b088      	sub	sp, #32
 80091b8:	af02      	add	r7, sp, #8
 80091ba:	60f8      	str	r0, [r7, #12]
 80091bc:	60b9      	str	r1, [r7, #8]
 80091be:	607a      	str	r2, [r7, #4]
 80091c0:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80091c2:	202c      	movs	r0, #44	@ 0x2c
 80091c4:	f000 fe42 	bl	8009e4c <pvPortMalloc>
 80091c8:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 80091ca:	697b      	ldr	r3, [r7, #20]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d00d      	beq.n	80091ec <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 80091d0:	697b      	ldr	r3, [r7, #20]
 80091d2:	2200      	movs	r2, #0
 80091d4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80091d8:	697b      	ldr	r3, [r7, #20]
 80091da:	9301      	str	r3, [sp, #4]
 80091dc:	6a3b      	ldr	r3, [r7, #32]
 80091de:	9300      	str	r3, [sp, #0]
 80091e0:	683b      	ldr	r3, [r7, #0]
 80091e2:	687a      	ldr	r2, [r7, #4]
 80091e4:	68b9      	ldr	r1, [r7, #8]
 80091e6:	68f8      	ldr	r0, [r7, #12]
 80091e8:	f000 f845 	bl	8009276 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 80091ec:	697b      	ldr	r3, [r7, #20]
	}
 80091ee:	4618      	mov	r0, r3
 80091f0:	3718      	adds	r7, #24
 80091f2:	46bd      	mov	sp, r7
 80091f4:	bd80      	pop	{r7, pc}

080091f6 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 80091f6:	b580      	push	{r7, lr}
 80091f8:	b08a      	sub	sp, #40	@ 0x28
 80091fa:	af02      	add	r7, sp, #8
 80091fc:	60f8      	str	r0, [r7, #12]
 80091fe:	60b9      	str	r1, [r7, #8]
 8009200:	607a      	str	r2, [r7, #4]
 8009202:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8009204:	232c      	movs	r3, #44	@ 0x2c
 8009206:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8009208:	693b      	ldr	r3, [r7, #16]
 800920a:	2b2c      	cmp	r3, #44	@ 0x2c
 800920c:	d00b      	beq.n	8009226 <xTimerCreateStatic+0x30>
	__asm volatile
 800920e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009212:	f383 8811 	msr	BASEPRI, r3
 8009216:	f3bf 8f6f 	isb	sy
 800921a:	f3bf 8f4f 	dsb	sy
 800921e:	61bb      	str	r3, [r7, #24]
}
 8009220:	bf00      	nop
 8009222:	bf00      	nop
 8009224:	e7fd      	b.n	8009222 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009226:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8009228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800922a:	2b00      	cmp	r3, #0
 800922c:	d10b      	bne.n	8009246 <xTimerCreateStatic+0x50>
	__asm volatile
 800922e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009232:	f383 8811 	msr	BASEPRI, r3
 8009236:	f3bf 8f6f 	isb	sy
 800923a:	f3bf 8f4f 	dsb	sy
 800923e:	617b      	str	r3, [r7, #20]
}
 8009240:	bf00      	nop
 8009242:	bf00      	nop
 8009244:	e7fd      	b.n	8009242 <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8009246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009248:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800924a:	69fb      	ldr	r3, [r7, #28]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d00d      	beq.n	800926c <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8009250:	69fb      	ldr	r3, [r7, #28]
 8009252:	2202      	movs	r2, #2
 8009254:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009258:	69fb      	ldr	r3, [r7, #28]
 800925a:	9301      	str	r3, [sp, #4]
 800925c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800925e:	9300      	str	r3, [sp, #0]
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	687a      	ldr	r2, [r7, #4]
 8009264:	68b9      	ldr	r1, [r7, #8]
 8009266:	68f8      	ldr	r0, [r7, #12]
 8009268:	f000 f805 	bl	8009276 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800926c:	69fb      	ldr	r3, [r7, #28]
	}
 800926e:	4618      	mov	r0, r3
 8009270:	3720      	adds	r7, #32
 8009272:	46bd      	mov	sp, r7
 8009274:	bd80      	pop	{r7, pc}

08009276 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8009276:	b580      	push	{r7, lr}
 8009278:	b086      	sub	sp, #24
 800927a:	af00      	add	r7, sp, #0
 800927c:	60f8      	str	r0, [r7, #12]
 800927e:	60b9      	str	r1, [r7, #8]
 8009280:	607a      	str	r2, [r7, #4]
 8009282:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8009284:	68bb      	ldr	r3, [r7, #8]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d10b      	bne.n	80092a2 <prvInitialiseNewTimer+0x2c>
	__asm volatile
 800928a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800928e:	f383 8811 	msr	BASEPRI, r3
 8009292:	f3bf 8f6f 	isb	sy
 8009296:	f3bf 8f4f 	dsb	sy
 800929a:	617b      	str	r3, [r7, #20]
}
 800929c:	bf00      	nop
 800929e:	bf00      	nop
 80092a0:	e7fd      	b.n	800929e <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 80092a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d01e      	beq.n	80092e6 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80092a8:	f000 faf2 	bl	8009890 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80092ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092ae:	68fa      	ldr	r2, [r7, #12]
 80092b0:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80092b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092b4:	68ba      	ldr	r2, [r7, #8]
 80092b6:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 80092b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092ba:	683a      	ldr	r2, [r7, #0]
 80092bc:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80092be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092c0:	6a3a      	ldr	r2, [r7, #32]
 80092c2:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80092c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092c6:	3304      	adds	r3, #4
 80092c8:	4618      	mov	r0, r3
 80092ca:	f7fd fc9b 	bl	8006c04 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d008      	beq.n	80092e6 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80092d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092d6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80092da:	f043 0304 	orr.w	r3, r3, #4
 80092de:	b2da      	uxtb	r2, r3
 80092e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092e2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80092e6:	bf00      	nop
 80092e8:	3718      	adds	r7, #24
 80092ea:	46bd      	mov	sp, r7
 80092ec:	bd80      	pop	{r7, pc}
	...

080092f0 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b08a      	sub	sp, #40	@ 0x28
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	60f8      	str	r0, [r7, #12]
 80092f8:	60b9      	str	r1, [r7, #8]
 80092fa:	607a      	str	r2, [r7, #4]
 80092fc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80092fe:	2300      	movs	r3, #0
 8009300:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d10b      	bne.n	8009320 <xTimerGenericCommand+0x30>
	__asm volatile
 8009308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800930c:	f383 8811 	msr	BASEPRI, r3
 8009310:	f3bf 8f6f 	isb	sy
 8009314:	f3bf 8f4f 	dsb	sy
 8009318:	623b      	str	r3, [r7, #32]
}
 800931a:	bf00      	nop
 800931c:	bf00      	nop
 800931e:	e7fd      	b.n	800931c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009320:	4b19      	ldr	r3, [pc, #100]	@ (8009388 <xTimerGenericCommand+0x98>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d02a      	beq.n	800937e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	2b05      	cmp	r3, #5
 8009338:	dc18      	bgt.n	800936c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800933a:	f7ff fbc7 	bl	8008acc <xTaskGetSchedulerState>
 800933e:	4603      	mov	r3, r0
 8009340:	2b02      	cmp	r3, #2
 8009342:	d109      	bne.n	8009358 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009344:	4b10      	ldr	r3, [pc, #64]	@ (8009388 <xTimerGenericCommand+0x98>)
 8009346:	6818      	ldr	r0, [r3, #0]
 8009348:	f107 0110 	add.w	r1, r7, #16
 800934c:	2300      	movs	r3, #0
 800934e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009350:	f7fd feec 	bl	800712c <xQueueGenericSend>
 8009354:	6278      	str	r0, [r7, #36]	@ 0x24
 8009356:	e012      	b.n	800937e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009358:	4b0b      	ldr	r3, [pc, #44]	@ (8009388 <xTimerGenericCommand+0x98>)
 800935a:	6818      	ldr	r0, [r3, #0]
 800935c:	f107 0110 	add.w	r1, r7, #16
 8009360:	2300      	movs	r3, #0
 8009362:	2200      	movs	r2, #0
 8009364:	f7fd fee2 	bl	800712c <xQueueGenericSend>
 8009368:	6278      	str	r0, [r7, #36]	@ 0x24
 800936a:	e008      	b.n	800937e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800936c:	4b06      	ldr	r3, [pc, #24]	@ (8009388 <xTimerGenericCommand+0x98>)
 800936e:	6818      	ldr	r0, [r3, #0]
 8009370:	f107 0110 	add.w	r1, r7, #16
 8009374:	2300      	movs	r3, #0
 8009376:	683a      	ldr	r2, [r7, #0]
 8009378:	f7fd ffda 	bl	8007330 <xQueueGenericSendFromISR>
 800937c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800937e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009380:	4618      	mov	r0, r3
 8009382:	3728      	adds	r7, #40	@ 0x28
 8009384:	46bd      	mov	sp, r7
 8009386:	bd80      	pop	{r7, pc}
 8009388:	20000ef8 	.word	0x20000ef8

0800938c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800938c:	b580      	push	{r7, lr}
 800938e:	b088      	sub	sp, #32
 8009390:	af02      	add	r7, sp, #8
 8009392:	6078      	str	r0, [r7, #4]
 8009394:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009396:	4b23      	ldr	r3, [pc, #140]	@ (8009424 <prvProcessExpiredTimer+0x98>)
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	68db      	ldr	r3, [r3, #12]
 800939c:	68db      	ldr	r3, [r3, #12]
 800939e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80093a0:	697b      	ldr	r3, [r7, #20]
 80093a2:	3304      	adds	r3, #4
 80093a4:	4618      	mov	r0, r3
 80093a6:	f7fd fc97 	bl	8006cd8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80093aa:	697b      	ldr	r3, [r7, #20]
 80093ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80093b0:	f003 0304 	and.w	r3, r3, #4
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d023      	beq.n	8009400 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80093b8:	697b      	ldr	r3, [r7, #20]
 80093ba:	699a      	ldr	r2, [r3, #24]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	18d1      	adds	r1, r2, r3
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	683a      	ldr	r2, [r7, #0]
 80093c4:	6978      	ldr	r0, [r7, #20]
 80093c6:	f000 f8d5 	bl	8009574 <prvInsertTimerInActiveList>
 80093ca:	4603      	mov	r3, r0
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d020      	beq.n	8009412 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80093d0:	2300      	movs	r3, #0
 80093d2:	9300      	str	r3, [sp, #0]
 80093d4:	2300      	movs	r3, #0
 80093d6:	687a      	ldr	r2, [r7, #4]
 80093d8:	2100      	movs	r1, #0
 80093da:	6978      	ldr	r0, [r7, #20]
 80093dc:	f7ff ff88 	bl	80092f0 <xTimerGenericCommand>
 80093e0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80093e2:	693b      	ldr	r3, [r7, #16]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d114      	bne.n	8009412 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80093e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093ec:	f383 8811 	msr	BASEPRI, r3
 80093f0:	f3bf 8f6f 	isb	sy
 80093f4:	f3bf 8f4f 	dsb	sy
 80093f8:	60fb      	str	r3, [r7, #12]
}
 80093fa:	bf00      	nop
 80093fc:	bf00      	nop
 80093fe:	e7fd      	b.n	80093fc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009400:	697b      	ldr	r3, [r7, #20]
 8009402:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009406:	f023 0301 	bic.w	r3, r3, #1
 800940a:	b2da      	uxtb	r2, r3
 800940c:	697b      	ldr	r3, [r7, #20]
 800940e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009412:	697b      	ldr	r3, [r7, #20]
 8009414:	6a1b      	ldr	r3, [r3, #32]
 8009416:	6978      	ldr	r0, [r7, #20]
 8009418:	4798      	blx	r3
}
 800941a:	bf00      	nop
 800941c:	3718      	adds	r7, #24
 800941e:	46bd      	mov	sp, r7
 8009420:	bd80      	pop	{r7, pc}
 8009422:	bf00      	nop
 8009424:	20000ef0 	.word	0x20000ef0

08009428 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b084      	sub	sp, #16
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009430:	f107 0308 	add.w	r3, r7, #8
 8009434:	4618      	mov	r0, r3
 8009436:	f000 f859 	bl	80094ec <prvGetNextExpireTime>
 800943a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800943c:	68bb      	ldr	r3, [r7, #8]
 800943e:	4619      	mov	r1, r3
 8009440:	68f8      	ldr	r0, [r7, #12]
 8009442:	f000 f805 	bl	8009450 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009446:	f000 f8d7 	bl	80095f8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800944a:	bf00      	nop
 800944c:	e7f0      	b.n	8009430 <prvTimerTask+0x8>
	...

08009450 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b084      	sub	sp, #16
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
 8009458:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800945a:	f7fe ff43 	bl	80082e4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800945e:	f107 0308 	add.w	r3, r7, #8
 8009462:	4618      	mov	r0, r3
 8009464:	f000 f866 	bl	8009534 <prvSampleTimeNow>
 8009468:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d130      	bne.n	80094d2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d10a      	bne.n	800948c <prvProcessTimerOrBlockTask+0x3c>
 8009476:	687a      	ldr	r2, [r7, #4]
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	429a      	cmp	r2, r3
 800947c:	d806      	bhi.n	800948c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800947e:	f7fe ff3f 	bl	8008300 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009482:	68f9      	ldr	r1, [r7, #12]
 8009484:	6878      	ldr	r0, [r7, #4]
 8009486:	f7ff ff81 	bl	800938c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800948a:	e024      	b.n	80094d6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d008      	beq.n	80094a4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009492:	4b13      	ldr	r3, [pc, #76]	@ (80094e0 <prvProcessTimerOrBlockTask+0x90>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d101      	bne.n	80094a0 <prvProcessTimerOrBlockTask+0x50>
 800949c:	2301      	movs	r3, #1
 800949e:	e000      	b.n	80094a2 <prvProcessTimerOrBlockTask+0x52>
 80094a0:	2300      	movs	r3, #0
 80094a2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80094a4:	4b0f      	ldr	r3, [pc, #60]	@ (80094e4 <prvProcessTimerOrBlockTask+0x94>)
 80094a6:	6818      	ldr	r0, [r3, #0]
 80094a8:	687a      	ldr	r2, [r7, #4]
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	1ad3      	subs	r3, r2, r3
 80094ae:	683a      	ldr	r2, [r7, #0]
 80094b0:	4619      	mov	r1, r3
 80094b2:	f7fe fc7f 	bl	8007db4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80094b6:	f7fe ff23 	bl	8008300 <xTaskResumeAll>
 80094ba:	4603      	mov	r3, r0
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d10a      	bne.n	80094d6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80094c0:	4b09      	ldr	r3, [pc, #36]	@ (80094e8 <prvProcessTimerOrBlockTask+0x98>)
 80094c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80094c6:	601a      	str	r2, [r3, #0]
 80094c8:	f3bf 8f4f 	dsb	sy
 80094cc:	f3bf 8f6f 	isb	sy
}
 80094d0:	e001      	b.n	80094d6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80094d2:	f7fe ff15 	bl	8008300 <xTaskResumeAll>
}
 80094d6:	bf00      	nop
 80094d8:	3710      	adds	r7, #16
 80094da:	46bd      	mov	sp, r7
 80094dc:	bd80      	pop	{r7, pc}
 80094de:	bf00      	nop
 80094e0:	20000ef4 	.word	0x20000ef4
 80094e4:	20000ef8 	.word	0x20000ef8
 80094e8:	e000ed04 	.word	0xe000ed04

080094ec <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80094ec:	b480      	push	{r7}
 80094ee:	b085      	sub	sp, #20
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80094f4:	4b0e      	ldr	r3, [pc, #56]	@ (8009530 <prvGetNextExpireTime+0x44>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d101      	bne.n	8009502 <prvGetNextExpireTime+0x16>
 80094fe:	2201      	movs	r2, #1
 8009500:	e000      	b.n	8009504 <prvGetNextExpireTime+0x18>
 8009502:	2200      	movs	r2, #0
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d105      	bne.n	800951c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009510:	4b07      	ldr	r3, [pc, #28]	@ (8009530 <prvGetNextExpireTime+0x44>)
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	68db      	ldr	r3, [r3, #12]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	60fb      	str	r3, [r7, #12]
 800951a:	e001      	b.n	8009520 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800951c:	2300      	movs	r3, #0
 800951e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009520:	68fb      	ldr	r3, [r7, #12]
}
 8009522:	4618      	mov	r0, r3
 8009524:	3714      	adds	r7, #20
 8009526:	46bd      	mov	sp, r7
 8009528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800952c:	4770      	bx	lr
 800952e:	bf00      	nop
 8009530:	20000ef0 	.word	0x20000ef0

08009534 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b084      	sub	sp, #16
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800953c:	f7fe ff7e 	bl	800843c <xTaskGetTickCount>
 8009540:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009542:	4b0b      	ldr	r3, [pc, #44]	@ (8009570 <prvSampleTimeNow+0x3c>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	68fa      	ldr	r2, [r7, #12]
 8009548:	429a      	cmp	r2, r3
 800954a:	d205      	bcs.n	8009558 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800954c:	f000 f93a 	bl	80097c4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	2201      	movs	r2, #1
 8009554:	601a      	str	r2, [r3, #0]
 8009556:	e002      	b.n	800955e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	2200      	movs	r2, #0
 800955c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800955e:	4a04      	ldr	r2, [pc, #16]	@ (8009570 <prvSampleTimeNow+0x3c>)
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009564:	68fb      	ldr	r3, [r7, #12]
}
 8009566:	4618      	mov	r0, r3
 8009568:	3710      	adds	r7, #16
 800956a:	46bd      	mov	sp, r7
 800956c:	bd80      	pop	{r7, pc}
 800956e:	bf00      	nop
 8009570:	20000f00 	.word	0x20000f00

08009574 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009574:	b580      	push	{r7, lr}
 8009576:	b086      	sub	sp, #24
 8009578:	af00      	add	r7, sp, #0
 800957a:	60f8      	str	r0, [r7, #12]
 800957c:	60b9      	str	r1, [r7, #8]
 800957e:	607a      	str	r2, [r7, #4]
 8009580:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009582:	2300      	movs	r3, #0
 8009584:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	68ba      	ldr	r2, [r7, #8]
 800958a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	68fa      	ldr	r2, [r7, #12]
 8009590:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009592:	68ba      	ldr	r2, [r7, #8]
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	429a      	cmp	r2, r3
 8009598:	d812      	bhi.n	80095c0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800959a:	687a      	ldr	r2, [r7, #4]
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	1ad2      	subs	r2, r2, r3
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	699b      	ldr	r3, [r3, #24]
 80095a4:	429a      	cmp	r2, r3
 80095a6:	d302      	bcc.n	80095ae <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80095a8:	2301      	movs	r3, #1
 80095aa:	617b      	str	r3, [r7, #20]
 80095ac:	e01b      	b.n	80095e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80095ae:	4b10      	ldr	r3, [pc, #64]	@ (80095f0 <prvInsertTimerInActiveList+0x7c>)
 80095b0:	681a      	ldr	r2, [r3, #0]
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	3304      	adds	r3, #4
 80095b6:	4619      	mov	r1, r3
 80095b8:	4610      	mov	r0, r2
 80095ba:	f7fd fb54 	bl	8006c66 <vListInsert>
 80095be:	e012      	b.n	80095e6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80095c0:	687a      	ldr	r2, [r7, #4]
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	429a      	cmp	r2, r3
 80095c6:	d206      	bcs.n	80095d6 <prvInsertTimerInActiveList+0x62>
 80095c8:	68ba      	ldr	r2, [r7, #8]
 80095ca:	683b      	ldr	r3, [r7, #0]
 80095cc:	429a      	cmp	r2, r3
 80095ce:	d302      	bcc.n	80095d6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80095d0:	2301      	movs	r3, #1
 80095d2:	617b      	str	r3, [r7, #20]
 80095d4:	e007      	b.n	80095e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80095d6:	4b07      	ldr	r3, [pc, #28]	@ (80095f4 <prvInsertTimerInActiveList+0x80>)
 80095d8:	681a      	ldr	r2, [r3, #0]
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	3304      	adds	r3, #4
 80095de:	4619      	mov	r1, r3
 80095e0:	4610      	mov	r0, r2
 80095e2:	f7fd fb40 	bl	8006c66 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80095e6:	697b      	ldr	r3, [r7, #20]
}
 80095e8:	4618      	mov	r0, r3
 80095ea:	3718      	adds	r7, #24
 80095ec:	46bd      	mov	sp, r7
 80095ee:	bd80      	pop	{r7, pc}
 80095f0:	20000ef4 	.word	0x20000ef4
 80095f4:	20000ef0 	.word	0x20000ef0

080095f8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b08e      	sub	sp, #56	@ 0x38
 80095fc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80095fe:	e0ce      	b.n	800979e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	2b00      	cmp	r3, #0
 8009604:	da19      	bge.n	800963a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009606:	1d3b      	adds	r3, r7, #4
 8009608:	3304      	adds	r3, #4
 800960a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800960c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800960e:	2b00      	cmp	r3, #0
 8009610:	d10b      	bne.n	800962a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009616:	f383 8811 	msr	BASEPRI, r3
 800961a:	f3bf 8f6f 	isb	sy
 800961e:	f3bf 8f4f 	dsb	sy
 8009622:	61fb      	str	r3, [r7, #28]
}
 8009624:	bf00      	nop
 8009626:	bf00      	nop
 8009628:	e7fd      	b.n	8009626 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800962a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009630:	6850      	ldr	r0, [r2, #4]
 8009632:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009634:	6892      	ldr	r2, [r2, #8]
 8009636:	4611      	mov	r1, r2
 8009638:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	2b00      	cmp	r3, #0
 800963e:	f2c0 80ae 	blt.w	800979e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009648:	695b      	ldr	r3, [r3, #20]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d004      	beq.n	8009658 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800964e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009650:	3304      	adds	r3, #4
 8009652:	4618      	mov	r0, r3
 8009654:	f7fd fb40 	bl	8006cd8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009658:	463b      	mov	r3, r7
 800965a:	4618      	mov	r0, r3
 800965c:	f7ff ff6a 	bl	8009534 <prvSampleTimeNow>
 8009660:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	2b09      	cmp	r3, #9
 8009666:	f200 8097 	bhi.w	8009798 <prvProcessReceivedCommands+0x1a0>
 800966a:	a201      	add	r2, pc, #4	@ (adr r2, 8009670 <prvProcessReceivedCommands+0x78>)
 800966c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009670:	08009699 	.word	0x08009699
 8009674:	08009699 	.word	0x08009699
 8009678:	08009699 	.word	0x08009699
 800967c:	0800970f 	.word	0x0800970f
 8009680:	08009723 	.word	0x08009723
 8009684:	0800976f 	.word	0x0800976f
 8009688:	08009699 	.word	0x08009699
 800968c:	08009699 	.word	0x08009699
 8009690:	0800970f 	.word	0x0800970f
 8009694:	08009723 	.word	0x08009723
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800969a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800969e:	f043 0301 	orr.w	r3, r3, #1
 80096a2:	b2da      	uxtb	r2, r3
 80096a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80096aa:	68ba      	ldr	r2, [r7, #8]
 80096ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096ae:	699b      	ldr	r3, [r3, #24]
 80096b0:	18d1      	adds	r1, r2, r3
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80096b8:	f7ff ff5c 	bl	8009574 <prvInsertTimerInActiveList>
 80096bc:	4603      	mov	r3, r0
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d06c      	beq.n	800979c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80096c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096c4:	6a1b      	ldr	r3, [r3, #32]
 80096c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80096c8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80096ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80096d0:	f003 0304 	and.w	r3, r3, #4
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d061      	beq.n	800979c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80096d8:	68ba      	ldr	r2, [r7, #8]
 80096da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096dc:	699b      	ldr	r3, [r3, #24]
 80096de:	441a      	add	r2, r3
 80096e0:	2300      	movs	r3, #0
 80096e2:	9300      	str	r3, [sp, #0]
 80096e4:	2300      	movs	r3, #0
 80096e6:	2100      	movs	r1, #0
 80096e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80096ea:	f7ff fe01 	bl	80092f0 <xTimerGenericCommand>
 80096ee:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80096f0:	6a3b      	ldr	r3, [r7, #32]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d152      	bne.n	800979c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80096f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096fa:	f383 8811 	msr	BASEPRI, r3
 80096fe:	f3bf 8f6f 	isb	sy
 8009702:	f3bf 8f4f 	dsb	sy
 8009706:	61bb      	str	r3, [r7, #24]
}
 8009708:	bf00      	nop
 800970a:	bf00      	nop
 800970c:	e7fd      	b.n	800970a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800970e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009710:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009714:	f023 0301 	bic.w	r3, r3, #1
 8009718:	b2da      	uxtb	r2, r3
 800971a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800971c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009720:	e03d      	b.n	800979e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009724:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009728:	f043 0301 	orr.w	r3, r3, #1
 800972c:	b2da      	uxtb	r2, r3
 800972e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009730:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009734:	68ba      	ldr	r2, [r7, #8]
 8009736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009738:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800973a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800973c:	699b      	ldr	r3, [r3, #24]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d10b      	bne.n	800975a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009746:	f383 8811 	msr	BASEPRI, r3
 800974a:	f3bf 8f6f 	isb	sy
 800974e:	f3bf 8f4f 	dsb	sy
 8009752:	617b      	str	r3, [r7, #20]
}
 8009754:	bf00      	nop
 8009756:	bf00      	nop
 8009758:	e7fd      	b.n	8009756 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800975a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800975c:	699a      	ldr	r2, [r3, #24]
 800975e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009760:	18d1      	adds	r1, r2, r3
 8009762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009764:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009766:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009768:	f7ff ff04 	bl	8009574 <prvInsertTimerInActiveList>
					break;
 800976c:	e017      	b.n	800979e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800976e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009770:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009774:	f003 0302 	and.w	r3, r3, #2
 8009778:	2b00      	cmp	r3, #0
 800977a:	d103      	bne.n	8009784 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800977c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800977e:	f000 fc33 	bl	8009fe8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009782:	e00c      	b.n	800979e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009786:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800978a:	f023 0301 	bic.w	r3, r3, #1
 800978e:	b2da      	uxtb	r2, r3
 8009790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009792:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009796:	e002      	b.n	800979e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009798:	bf00      	nop
 800979a:	e000      	b.n	800979e <prvProcessReceivedCommands+0x1a6>
					break;
 800979c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800979e:	4b08      	ldr	r3, [pc, #32]	@ (80097c0 <prvProcessReceivedCommands+0x1c8>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	1d39      	adds	r1, r7, #4
 80097a4:	2200      	movs	r2, #0
 80097a6:	4618      	mov	r0, r3
 80097a8:	f7fd fef0 	bl	800758c <xQueueReceive>
 80097ac:	4603      	mov	r3, r0
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	f47f af26 	bne.w	8009600 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80097b4:	bf00      	nop
 80097b6:	bf00      	nop
 80097b8:	3730      	adds	r7, #48	@ 0x30
 80097ba:	46bd      	mov	sp, r7
 80097bc:	bd80      	pop	{r7, pc}
 80097be:	bf00      	nop
 80097c0:	20000ef8 	.word	0x20000ef8

080097c4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b088      	sub	sp, #32
 80097c8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80097ca:	e049      	b.n	8009860 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80097cc:	4b2e      	ldr	r3, [pc, #184]	@ (8009888 <prvSwitchTimerLists+0xc4>)
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	68db      	ldr	r3, [r3, #12]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80097d6:	4b2c      	ldr	r3, [pc, #176]	@ (8009888 <prvSwitchTimerLists+0xc4>)
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	68db      	ldr	r3, [r3, #12]
 80097dc:	68db      	ldr	r3, [r3, #12]
 80097de:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	3304      	adds	r3, #4
 80097e4:	4618      	mov	r0, r3
 80097e6:	f7fd fa77 	bl	8006cd8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	6a1b      	ldr	r3, [r3, #32]
 80097ee:	68f8      	ldr	r0, [r7, #12]
 80097f0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80097f8:	f003 0304 	and.w	r3, r3, #4
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d02f      	beq.n	8009860 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	699b      	ldr	r3, [r3, #24]
 8009804:	693a      	ldr	r2, [r7, #16]
 8009806:	4413      	add	r3, r2
 8009808:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800980a:	68ba      	ldr	r2, [r7, #8]
 800980c:	693b      	ldr	r3, [r7, #16]
 800980e:	429a      	cmp	r2, r3
 8009810:	d90e      	bls.n	8009830 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	68ba      	ldr	r2, [r7, #8]
 8009816:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	68fa      	ldr	r2, [r7, #12]
 800981c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800981e:	4b1a      	ldr	r3, [pc, #104]	@ (8009888 <prvSwitchTimerLists+0xc4>)
 8009820:	681a      	ldr	r2, [r3, #0]
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	3304      	adds	r3, #4
 8009826:	4619      	mov	r1, r3
 8009828:	4610      	mov	r0, r2
 800982a:	f7fd fa1c 	bl	8006c66 <vListInsert>
 800982e:	e017      	b.n	8009860 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009830:	2300      	movs	r3, #0
 8009832:	9300      	str	r3, [sp, #0]
 8009834:	2300      	movs	r3, #0
 8009836:	693a      	ldr	r2, [r7, #16]
 8009838:	2100      	movs	r1, #0
 800983a:	68f8      	ldr	r0, [r7, #12]
 800983c:	f7ff fd58 	bl	80092f0 <xTimerGenericCommand>
 8009840:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d10b      	bne.n	8009860 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800984c:	f383 8811 	msr	BASEPRI, r3
 8009850:	f3bf 8f6f 	isb	sy
 8009854:	f3bf 8f4f 	dsb	sy
 8009858:	603b      	str	r3, [r7, #0]
}
 800985a:	bf00      	nop
 800985c:	bf00      	nop
 800985e:	e7fd      	b.n	800985c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009860:	4b09      	ldr	r3, [pc, #36]	@ (8009888 <prvSwitchTimerLists+0xc4>)
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d1b0      	bne.n	80097cc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800986a:	4b07      	ldr	r3, [pc, #28]	@ (8009888 <prvSwitchTimerLists+0xc4>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009870:	4b06      	ldr	r3, [pc, #24]	@ (800988c <prvSwitchTimerLists+0xc8>)
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	4a04      	ldr	r2, [pc, #16]	@ (8009888 <prvSwitchTimerLists+0xc4>)
 8009876:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009878:	4a04      	ldr	r2, [pc, #16]	@ (800988c <prvSwitchTimerLists+0xc8>)
 800987a:	697b      	ldr	r3, [r7, #20]
 800987c:	6013      	str	r3, [r2, #0]
}
 800987e:	bf00      	nop
 8009880:	3718      	adds	r7, #24
 8009882:	46bd      	mov	sp, r7
 8009884:	bd80      	pop	{r7, pc}
 8009886:	bf00      	nop
 8009888:	20000ef0 	.word	0x20000ef0
 800988c:	20000ef4 	.word	0x20000ef4

08009890 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b082      	sub	sp, #8
 8009894:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009896:	f000 f9b7 	bl	8009c08 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800989a:	4b15      	ldr	r3, [pc, #84]	@ (80098f0 <prvCheckForValidListAndQueue+0x60>)
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d120      	bne.n	80098e4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80098a2:	4814      	ldr	r0, [pc, #80]	@ (80098f4 <prvCheckForValidListAndQueue+0x64>)
 80098a4:	f7fd f98e 	bl	8006bc4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80098a8:	4813      	ldr	r0, [pc, #76]	@ (80098f8 <prvCheckForValidListAndQueue+0x68>)
 80098aa:	f7fd f98b 	bl	8006bc4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80098ae:	4b13      	ldr	r3, [pc, #76]	@ (80098fc <prvCheckForValidListAndQueue+0x6c>)
 80098b0:	4a10      	ldr	r2, [pc, #64]	@ (80098f4 <prvCheckForValidListAndQueue+0x64>)
 80098b2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80098b4:	4b12      	ldr	r3, [pc, #72]	@ (8009900 <prvCheckForValidListAndQueue+0x70>)
 80098b6:	4a10      	ldr	r2, [pc, #64]	@ (80098f8 <prvCheckForValidListAndQueue+0x68>)
 80098b8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80098ba:	2300      	movs	r3, #0
 80098bc:	9300      	str	r3, [sp, #0]
 80098be:	4b11      	ldr	r3, [pc, #68]	@ (8009904 <prvCheckForValidListAndQueue+0x74>)
 80098c0:	4a11      	ldr	r2, [pc, #68]	@ (8009908 <prvCheckForValidListAndQueue+0x78>)
 80098c2:	2110      	movs	r1, #16
 80098c4:	200a      	movs	r0, #10
 80098c6:	f7fd fa9b 	bl	8006e00 <xQueueGenericCreateStatic>
 80098ca:	4603      	mov	r3, r0
 80098cc:	4a08      	ldr	r2, [pc, #32]	@ (80098f0 <prvCheckForValidListAndQueue+0x60>)
 80098ce:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80098d0:	4b07      	ldr	r3, [pc, #28]	@ (80098f0 <prvCheckForValidListAndQueue+0x60>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d005      	beq.n	80098e4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80098d8:	4b05      	ldr	r3, [pc, #20]	@ (80098f0 <prvCheckForValidListAndQueue+0x60>)
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	490b      	ldr	r1, [pc, #44]	@ (800990c <prvCheckForValidListAndQueue+0x7c>)
 80098de:	4618      	mov	r0, r3
 80098e0:	f7fe fa14 	bl	8007d0c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80098e4:	f000 f9c2 	bl	8009c6c <vPortExitCritical>
}
 80098e8:	bf00      	nop
 80098ea:	46bd      	mov	sp, r7
 80098ec:	bd80      	pop	{r7, pc}
 80098ee:	bf00      	nop
 80098f0:	20000ef8 	.word	0x20000ef8
 80098f4:	20000ec8 	.word	0x20000ec8
 80098f8:	20000edc 	.word	0x20000edc
 80098fc:	20000ef0 	.word	0x20000ef0
 8009900:	20000ef4 	.word	0x20000ef4
 8009904:	20000fa4 	.word	0x20000fa4
 8009908:	20000f04 	.word	0x20000f04
 800990c:	0800a4d4 	.word	0x0800a4d4

08009910 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b086      	sub	sp, #24
 8009914:	af00      	add	r7, sp, #0
 8009916:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Timer_t *pxTimer = xTimer;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d10b      	bne.n	800993a <xTimerIsTimerActive+0x2a>
	__asm volatile
 8009922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009926:	f383 8811 	msr	BASEPRI, r3
 800992a:	f3bf 8f6f 	isb	sy
 800992e:	f3bf 8f4f 	dsb	sy
 8009932:	60fb      	str	r3, [r7, #12]
}
 8009934:	bf00      	nop
 8009936:	bf00      	nop
 8009938:	e7fd      	b.n	8009936 <xTimerIsTimerActive+0x26>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 800993a:	f000 f965 	bl	8009c08 <vPortEnterCritical>
	{
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0 )
 800993e:	693b      	ldr	r3, [r7, #16]
 8009940:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009944:	f003 0301 	and.w	r3, r3, #1
 8009948:	2b00      	cmp	r3, #0
 800994a:	d102      	bne.n	8009952 <xTimerIsTimerActive+0x42>
		{
			xReturn = pdFALSE;
 800994c:	2300      	movs	r3, #0
 800994e:	617b      	str	r3, [r7, #20]
 8009950:	e001      	b.n	8009956 <xTimerIsTimerActive+0x46>
		}
		else
		{
			xReturn = pdTRUE;
 8009952:	2301      	movs	r3, #1
 8009954:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8009956:	f000 f989 	bl	8009c6c <vPortExitCritical>

	return xReturn;
 800995a:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 800995c:	4618      	mov	r0, r3
 800995e:	3718      	adds	r7, #24
 8009960:	46bd      	mov	sp, r7
 8009962:	bd80      	pop	{r7, pc}

08009964 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8009964:	b580      	push	{r7, lr}
 8009966:	b086      	sub	sp, #24
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2b00      	cmp	r3, #0
 8009974:	d10b      	bne.n	800998e <pvTimerGetTimerID+0x2a>
	__asm volatile
 8009976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800997a:	f383 8811 	msr	BASEPRI, r3
 800997e:	f3bf 8f6f 	isb	sy
 8009982:	f3bf 8f4f 	dsb	sy
 8009986:	60fb      	str	r3, [r7, #12]
}
 8009988:	bf00      	nop
 800998a:	bf00      	nop
 800998c:	e7fd      	b.n	800998a <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800998e:	f000 f93b 	bl	8009c08 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 8009992:	697b      	ldr	r3, [r7, #20]
 8009994:	69db      	ldr	r3, [r3, #28]
 8009996:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8009998:	f000 f968 	bl	8009c6c <vPortExitCritical>

	return pvReturn;
 800999c:	693b      	ldr	r3, [r7, #16]
}
 800999e:	4618      	mov	r0, r3
 80099a0:	3718      	adds	r7, #24
 80099a2:	46bd      	mov	sp, r7
 80099a4:	bd80      	pop	{r7, pc}
	...

080099a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80099a8:	b480      	push	{r7}
 80099aa:	b085      	sub	sp, #20
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	60f8      	str	r0, [r7, #12]
 80099b0:	60b9      	str	r1, [r7, #8]
 80099b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	3b04      	subs	r3, #4
 80099b8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80099c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	3b04      	subs	r3, #4
 80099c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80099c8:	68bb      	ldr	r3, [r7, #8]
 80099ca:	f023 0201 	bic.w	r2, r3, #1
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	3b04      	subs	r3, #4
 80099d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80099d8:	4a0c      	ldr	r2, [pc, #48]	@ (8009a0c <pxPortInitialiseStack+0x64>)
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	3b14      	subs	r3, #20
 80099e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80099e4:	687a      	ldr	r2, [r7, #4]
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	3b04      	subs	r3, #4
 80099ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	f06f 0202 	mvn.w	r2, #2
 80099f6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	3b20      	subs	r3, #32
 80099fc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80099fe:	68fb      	ldr	r3, [r7, #12]
}
 8009a00:	4618      	mov	r0, r3
 8009a02:	3714      	adds	r7, #20
 8009a04:	46bd      	mov	sp, r7
 8009a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0a:	4770      	bx	lr
 8009a0c:	08009a11 	.word	0x08009a11

08009a10 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009a10:	b480      	push	{r7}
 8009a12:	b085      	sub	sp, #20
 8009a14:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009a16:	2300      	movs	r3, #0
 8009a18:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009a1a:	4b13      	ldr	r3, [pc, #76]	@ (8009a68 <prvTaskExitError+0x58>)
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a22:	d00b      	beq.n	8009a3c <prvTaskExitError+0x2c>
	__asm volatile
 8009a24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a28:	f383 8811 	msr	BASEPRI, r3
 8009a2c:	f3bf 8f6f 	isb	sy
 8009a30:	f3bf 8f4f 	dsb	sy
 8009a34:	60fb      	str	r3, [r7, #12]
}
 8009a36:	bf00      	nop
 8009a38:	bf00      	nop
 8009a3a:	e7fd      	b.n	8009a38 <prvTaskExitError+0x28>
	__asm volatile
 8009a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a40:	f383 8811 	msr	BASEPRI, r3
 8009a44:	f3bf 8f6f 	isb	sy
 8009a48:	f3bf 8f4f 	dsb	sy
 8009a4c:	60bb      	str	r3, [r7, #8]
}
 8009a4e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009a50:	bf00      	nop
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d0fc      	beq.n	8009a52 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009a58:	bf00      	nop
 8009a5a:	bf00      	nop
 8009a5c:	3714      	adds	r7, #20
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a64:	4770      	bx	lr
 8009a66:	bf00      	nop
 8009a68:	20000030 	.word	0x20000030
 8009a6c:	00000000 	.word	0x00000000

08009a70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009a70:	4b07      	ldr	r3, [pc, #28]	@ (8009a90 <pxCurrentTCBConst2>)
 8009a72:	6819      	ldr	r1, [r3, #0]
 8009a74:	6808      	ldr	r0, [r1, #0]
 8009a76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a7a:	f380 8809 	msr	PSP, r0
 8009a7e:	f3bf 8f6f 	isb	sy
 8009a82:	f04f 0000 	mov.w	r0, #0
 8009a86:	f380 8811 	msr	BASEPRI, r0
 8009a8a:	4770      	bx	lr
 8009a8c:	f3af 8000 	nop.w

08009a90 <pxCurrentTCBConst2>:
 8009a90:	200009c8 	.word	0x200009c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009a94:	bf00      	nop
 8009a96:	bf00      	nop

08009a98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009a98:	4808      	ldr	r0, [pc, #32]	@ (8009abc <prvPortStartFirstTask+0x24>)
 8009a9a:	6800      	ldr	r0, [r0, #0]
 8009a9c:	6800      	ldr	r0, [r0, #0]
 8009a9e:	f380 8808 	msr	MSP, r0
 8009aa2:	f04f 0000 	mov.w	r0, #0
 8009aa6:	f380 8814 	msr	CONTROL, r0
 8009aaa:	b662      	cpsie	i
 8009aac:	b661      	cpsie	f
 8009aae:	f3bf 8f4f 	dsb	sy
 8009ab2:	f3bf 8f6f 	isb	sy
 8009ab6:	df00      	svc	0
 8009ab8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009aba:	bf00      	nop
 8009abc:	e000ed08 	.word	0xe000ed08

08009ac0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b086      	sub	sp, #24
 8009ac4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009ac6:	4b47      	ldr	r3, [pc, #284]	@ (8009be4 <xPortStartScheduler+0x124>)
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	4a47      	ldr	r2, [pc, #284]	@ (8009be8 <xPortStartScheduler+0x128>)
 8009acc:	4293      	cmp	r3, r2
 8009ace:	d10b      	bne.n	8009ae8 <xPortStartScheduler+0x28>
	__asm volatile
 8009ad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ad4:	f383 8811 	msr	BASEPRI, r3
 8009ad8:	f3bf 8f6f 	isb	sy
 8009adc:	f3bf 8f4f 	dsb	sy
 8009ae0:	60fb      	str	r3, [r7, #12]
}
 8009ae2:	bf00      	nop
 8009ae4:	bf00      	nop
 8009ae6:	e7fd      	b.n	8009ae4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009ae8:	4b3e      	ldr	r3, [pc, #248]	@ (8009be4 <xPortStartScheduler+0x124>)
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	4a3f      	ldr	r2, [pc, #252]	@ (8009bec <xPortStartScheduler+0x12c>)
 8009aee:	4293      	cmp	r3, r2
 8009af0:	d10b      	bne.n	8009b0a <xPortStartScheduler+0x4a>
	__asm volatile
 8009af2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009af6:	f383 8811 	msr	BASEPRI, r3
 8009afa:	f3bf 8f6f 	isb	sy
 8009afe:	f3bf 8f4f 	dsb	sy
 8009b02:	613b      	str	r3, [r7, #16]
}
 8009b04:	bf00      	nop
 8009b06:	bf00      	nop
 8009b08:	e7fd      	b.n	8009b06 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009b0a:	4b39      	ldr	r3, [pc, #228]	@ (8009bf0 <xPortStartScheduler+0x130>)
 8009b0c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009b0e:	697b      	ldr	r3, [r7, #20]
 8009b10:	781b      	ldrb	r3, [r3, #0]
 8009b12:	b2db      	uxtb	r3, r3
 8009b14:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009b16:	697b      	ldr	r3, [r7, #20]
 8009b18:	22ff      	movs	r2, #255	@ 0xff
 8009b1a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009b1c:	697b      	ldr	r3, [r7, #20]
 8009b1e:	781b      	ldrb	r3, [r3, #0]
 8009b20:	b2db      	uxtb	r3, r3
 8009b22:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009b24:	78fb      	ldrb	r3, [r7, #3]
 8009b26:	b2db      	uxtb	r3, r3
 8009b28:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009b2c:	b2da      	uxtb	r2, r3
 8009b2e:	4b31      	ldr	r3, [pc, #196]	@ (8009bf4 <xPortStartScheduler+0x134>)
 8009b30:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009b32:	4b31      	ldr	r3, [pc, #196]	@ (8009bf8 <xPortStartScheduler+0x138>)
 8009b34:	2207      	movs	r2, #7
 8009b36:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009b38:	e009      	b.n	8009b4e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009b3a:	4b2f      	ldr	r3, [pc, #188]	@ (8009bf8 <xPortStartScheduler+0x138>)
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	3b01      	subs	r3, #1
 8009b40:	4a2d      	ldr	r2, [pc, #180]	@ (8009bf8 <xPortStartScheduler+0x138>)
 8009b42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009b44:	78fb      	ldrb	r3, [r7, #3]
 8009b46:	b2db      	uxtb	r3, r3
 8009b48:	005b      	lsls	r3, r3, #1
 8009b4a:	b2db      	uxtb	r3, r3
 8009b4c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009b4e:	78fb      	ldrb	r3, [r7, #3]
 8009b50:	b2db      	uxtb	r3, r3
 8009b52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b56:	2b80      	cmp	r3, #128	@ 0x80
 8009b58:	d0ef      	beq.n	8009b3a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009b5a:	4b27      	ldr	r3, [pc, #156]	@ (8009bf8 <xPortStartScheduler+0x138>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	f1c3 0307 	rsb	r3, r3, #7
 8009b62:	2b04      	cmp	r3, #4
 8009b64:	d00b      	beq.n	8009b7e <xPortStartScheduler+0xbe>
	__asm volatile
 8009b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b6a:	f383 8811 	msr	BASEPRI, r3
 8009b6e:	f3bf 8f6f 	isb	sy
 8009b72:	f3bf 8f4f 	dsb	sy
 8009b76:	60bb      	str	r3, [r7, #8]
}
 8009b78:	bf00      	nop
 8009b7a:	bf00      	nop
 8009b7c:	e7fd      	b.n	8009b7a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009b7e:	4b1e      	ldr	r3, [pc, #120]	@ (8009bf8 <xPortStartScheduler+0x138>)
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	021b      	lsls	r3, r3, #8
 8009b84:	4a1c      	ldr	r2, [pc, #112]	@ (8009bf8 <xPortStartScheduler+0x138>)
 8009b86:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009b88:	4b1b      	ldr	r3, [pc, #108]	@ (8009bf8 <xPortStartScheduler+0x138>)
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009b90:	4a19      	ldr	r2, [pc, #100]	@ (8009bf8 <xPortStartScheduler+0x138>)
 8009b92:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	b2da      	uxtb	r2, r3
 8009b98:	697b      	ldr	r3, [r7, #20]
 8009b9a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009b9c:	4b17      	ldr	r3, [pc, #92]	@ (8009bfc <xPortStartScheduler+0x13c>)
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	4a16      	ldr	r2, [pc, #88]	@ (8009bfc <xPortStartScheduler+0x13c>)
 8009ba2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009ba6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009ba8:	4b14      	ldr	r3, [pc, #80]	@ (8009bfc <xPortStartScheduler+0x13c>)
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	4a13      	ldr	r2, [pc, #76]	@ (8009bfc <xPortStartScheduler+0x13c>)
 8009bae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009bb2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009bb4:	f000 f8da 	bl	8009d6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009bb8:	4b11      	ldr	r3, [pc, #68]	@ (8009c00 <xPortStartScheduler+0x140>)
 8009bba:	2200      	movs	r2, #0
 8009bbc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009bbe:	f000 f8f9 	bl	8009db4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009bc2:	4b10      	ldr	r3, [pc, #64]	@ (8009c04 <xPortStartScheduler+0x144>)
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	4a0f      	ldr	r2, [pc, #60]	@ (8009c04 <xPortStartScheduler+0x144>)
 8009bc8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009bcc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009bce:	f7ff ff63 	bl	8009a98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009bd2:	f7fe fcfd 	bl	80085d0 <vTaskSwitchContext>
	prvTaskExitError();
 8009bd6:	f7ff ff1b 	bl	8009a10 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009bda:	2300      	movs	r3, #0
}
 8009bdc:	4618      	mov	r0, r3
 8009bde:	3718      	adds	r7, #24
 8009be0:	46bd      	mov	sp, r7
 8009be2:	bd80      	pop	{r7, pc}
 8009be4:	e000ed00 	.word	0xe000ed00
 8009be8:	410fc271 	.word	0x410fc271
 8009bec:	410fc270 	.word	0x410fc270
 8009bf0:	e000e400 	.word	0xe000e400
 8009bf4:	20000ff4 	.word	0x20000ff4
 8009bf8:	20000ff8 	.word	0x20000ff8
 8009bfc:	e000ed20 	.word	0xe000ed20
 8009c00:	20000030 	.word	0x20000030
 8009c04:	e000ef34 	.word	0xe000ef34

08009c08 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009c08:	b480      	push	{r7}
 8009c0a:	b083      	sub	sp, #12
 8009c0c:	af00      	add	r7, sp, #0
	__asm volatile
 8009c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c12:	f383 8811 	msr	BASEPRI, r3
 8009c16:	f3bf 8f6f 	isb	sy
 8009c1a:	f3bf 8f4f 	dsb	sy
 8009c1e:	607b      	str	r3, [r7, #4]
}
 8009c20:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009c22:	4b10      	ldr	r3, [pc, #64]	@ (8009c64 <vPortEnterCritical+0x5c>)
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	3301      	adds	r3, #1
 8009c28:	4a0e      	ldr	r2, [pc, #56]	@ (8009c64 <vPortEnterCritical+0x5c>)
 8009c2a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009c2c:	4b0d      	ldr	r3, [pc, #52]	@ (8009c64 <vPortEnterCritical+0x5c>)
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	2b01      	cmp	r3, #1
 8009c32:	d110      	bne.n	8009c56 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009c34:	4b0c      	ldr	r3, [pc, #48]	@ (8009c68 <vPortEnterCritical+0x60>)
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	b2db      	uxtb	r3, r3
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d00b      	beq.n	8009c56 <vPortEnterCritical+0x4e>
	__asm volatile
 8009c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c42:	f383 8811 	msr	BASEPRI, r3
 8009c46:	f3bf 8f6f 	isb	sy
 8009c4a:	f3bf 8f4f 	dsb	sy
 8009c4e:	603b      	str	r3, [r7, #0]
}
 8009c50:	bf00      	nop
 8009c52:	bf00      	nop
 8009c54:	e7fd      	b.n	8009c52 <vPortEnterCritical+0x4a>
	}
}
 8009c56:	bf00      	nop
 8009c58:	370c      	adds	r7, #12
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c60:	4770      	bx	lr
 8009c62:	bf00      	nop
 8009c64:	20000030 	.word	0x20000030
 8009c68:	e000ed04 	.word	0xe000ed04

08009c6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009c6c:	b480      	push	{r7}
 8009c6e:	b083      	sub	sp, #12
 8009c70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009c72:	4b12      	ldr	r3, [pc, #72]	@ (8009cbc <vPortExitCritical+0x50>)
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d10b      	bne.n	8009c92 <vPortExitCritical+0x26>
	__asm volatile
 8009c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c7e:	f383 8811 	msr	BASEPRI, r3
 8009c82:	f3bf 8f6f 	isb	sy
 8009c86:	f3bf 8f4f 	dsb	sy
 8009c8a:	607b      	str	r3, [r7, #4]
}
 8009c8c:	bf00      	nop
 8009c8e:	bf00      	nop
 8009c90:	e7fd      	b.n	8009c8e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009c92:	4b0a      	ldr	r3, [pc, #40]	@ (8009cbc <vPortExitCritical+0x50>)
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	3b01      	subs	r3, #1
 8009c98:	4a08      	ldr	r2, [pc, #32]	@ (8009cbc <vPortExitCritical+0x50>)
 8009c9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009c9c:	4b07      	ldr	r3, [pc, #28]	@ (8009cbc <vPortExitCritical+0x50>)
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d105      	bne.n	8009cb0 <vPortExitCritical+0x44>
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009ca8:	683b      	ldr	r3, [r7, #0]
 8009caa:	f383 8811 	msr	BASEPRI, r3
}
 8009cae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009cb0:	bf00      	nop
 8009cb2:	370c      	adds	r7, #12
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cba:	4770      	bx	lr
 8009cbc:	20000030 	.word	0x20000030

08009cc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009cc0:	f3ef 8009 	mrs	r0, PSP
 8009cc4:	f3bf 8f6f 	isb	sy
 8009cc8:	4b15      	ldr	r3, [pc, #84]	@ (8009d20 <pxCurrentTCBConst>)
 8009cca:	681a      	ldr	r2, [r3, #0]
 8009ccc:	f01e 0f10 	tst.w	lr, #16
 8009cd0:	bf08      	it	eq
 8009cd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009cd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cda:	6010      	str	r0, [r2, #0]
 8009cdc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009ce0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009ce4:	f380 8811 	msr	BASEPRI, r0
 8009ce8:	f3bf 8f4f 	dsb	sy
 8009cec:	f3bf 8f6f 	isb	sy
 8009cf0:	f7fe fc6e 	bl	80085d0 <vTaskSwitchContext>
 8009cf4:	f04f 0000 	mov.w	r0, #0
 8009cf8:	f380 8811 	msr	BASEPRI, r0
 8009cfc:	bc09      	pop	{r0, r3}
 8009cfe:	6819      	ldr	r1, [r3, #0]
 8009d00:	6808      	ldr	r0, [r1, #0]
 8009d02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d06:	f01e 0f10 	tst.w	lr, #16
 8009d0a:	bf08      	it	eq
 8009d0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009d10:	f380 8809 	msr	PSP, r0
 8009d14:	f3bf 8f6f 	isb	sy
 8009d18:	4770      	bx	lr
 8009d1a:	bf00      	nop
 8009d1c:	f3af 8000 	nop.w

08009d20 <pxCurrentTCBConst>:
 8009d20:	200009c8 	.word	0x200009c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009d24:	bf00      	nop
 8009d26:	bf00      	nop

08009d28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b082      	sub	sp, #8
 8009d2c:	af00      	add	r7, sp, #0
	__asm volatile
 8009d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d32:	f383 8811 	msr	BASEPRI, r3
 8009d36:	f3bf 8f6f 	isb	sy
 8009d3a:	f3bf 8f4f 	dsb	sy
 8009d3e:	607b      	str	r3, [r7, #4]
}
 8009d40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009d42:	f7fe fb8b 	bl	800845c <xTaskIncrementTick>
 8009d46:	4603      	mov	r3, r0
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d003      	beq.n	8009d54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009d4c:	4b06      	ldr	r3, [pc, #24]	@ (8009d68 <xPortSysTickHandler+0x40>)
 8009d4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d52:	601a      	str	r2, [r3, #0]
 8009d54:	2300      	movs	r3, #0
 8009d56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009d58:	683b      	ldr	r3, [r7, #0]
 8009d5a:	f383 8811 	msr	BASEPRI, r3
}
 8009d5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009d60:	bf00      	nop
 8009d62:	3708      	adds	r7, #8
 8009d64:	46bd      	mov	sp, r7
 8009d66:	bd80      	pop	{r7, pc}
 8009d68:	e000ed04 	.word	0xe000ed04

08009d6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009d6c:	b480      	push	{r7}
 8009d6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009d70:	4b0b      	ldr	r3, [pc, #44]	@ (8009da0 <vPortSetupTimerInterrupt+0x34>)
 8009d72:	2200      	movs	r2, #0
 8009d74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009d76:	4b0b      	ldr	r3, [pc, #44]	@ (8009da4 <vPortSetupTimerInterrupt+0x38>)
 8009d78:	2200      	movs	r2, #0
 8009d7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8009da8 <vPortSetupTimerInterrupt+0x3c>)
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	4a0a      	ldr	r2, [pc, #40]	@ (8009dac <vPortSetupTimerInterrupt+0x40>)
 8009d82:	fba2 2303 	umull	r2, r3, r2, r3
 8009d86:	099b      	lsrs	r3, r3, #6
 8009d88:	4a09      	ldr	r2, [pc, #36]	@ (8009db0 <vPortSetupTimerInterrupt+0x44>)
 8009d8a:	3b01      	subs	r3, #1
 8009d8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009d8e:	4b04      	ldr	r3, [pc, #16]	@ (8009da0 <vPortSetupTimerInterrupt+0x34>)
 8009d90:	2207      	movs	r2, #7
 8009d92:	601a      	str	r2, [r3, #0]
}
 8009d94:	bf00      	nop
 8009d96:	46bd      	mov	sp, r7
 8009d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9c:	4770      	bx	lr
 8009d9e:	bf00      	nop
 8009da0:	e000e010 	.word	0xe000e010
 8009da4:	e000e018 	.word	0xe000e018
 8009da8:	20000024 	.word	0x20000024
 8009dac:	10624dd3 	.word	0x10624dd3
 8009db0:	e000e014 	.word	0xe000e014

08009db4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009db4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009dc4 <vPortEnableVFP+0x10>
 8009db8:	6801      	ldr	r1, [r0, #0]
 8009dba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009dbe:	6001      	str	r1, [r0, #0]
 8009dc0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009dc2:	bf00      	nop
 8009dc4:	e000ed88 	.word	0xe000ed88

08009dc8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009dc8:	b480      	push	{r7}
 8009dca:	b085      	sub	sp, #20
 8009dcc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009dce:	f3ef 8305 	mrs	r3, IPSR
 8009dd2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	2b0f      	cmp	r3, #15
 8009dd8:	d915      	bls.n	8009e06 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009dda:	4a18      	ldr	r2, [pc, #96]	@ (8009e3c <vPortValidateInterruptPriority+0x74>)
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	4413      	add	r3, r2
 8009de0:	781b      	ldrb	r3, [r3, #0]
 8009de2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009de4:	4b16      	ldr	r3, [pc, #88]	@ (8009e40 <vPortValidateInterruptPriority+0x78>)
 8009de6:	781b      	ldrb	r3, [r3, #0]
 8009de8:	7afa      	ldrb	r2, [r7, #11]
 8009dea:	429a      	cmp	r2, r3
 8009dec:	d20b      	bcs.n	8009e06 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8009dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009df2:	f383 8811 	msr	BASEPRI, r3
 8009df6:	f3bf 8f6f 	isb	sy
 8009dfa:	f3bf 8f4f 	dsb	sy
 8009dfe:	607b      	str	r3, [r7, #4]
}
 8009e00:	bf00      	nop
 8009e02:	bf00      	nop
 8009e04:	e7fd      	b.n	8009e02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009e06:	4b0f      	ldr	r3, [pc, #60]	@ (8009e44 <vPortValidateInterruptPriority+0x7c>)
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009e0e:	4b0e      	ldr	r3, [pc, #56]	@ (8009e48 <vPortValidateInterruptPriority+0x80>)
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	429a      	cmp	r2, r3
 8009e14:	d90b      	bls.n	8009e2e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009e16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e1a:	f383 8811 	msr	BASEPRI, r3
 8009e1e:	f3bf 8f6f 	isb	sy
 8009e22:	f3bf 8f4f 	dsb	sy
 8009e26:	603b      	str	r3, [r7, #0]
}
 8009e28:	bf00      	nop
 8009e2a:	bf00      	nop
 8009e2c:	e7fd      	b.n	8009e2a <vPortValidateInterruptPriority+0x62>
	}
 8009e2e:	bf00      	nop
 8009e30:	3714      	adds	r7, #20
 8009e32:	46bd      	mov	sp, r7
 8009e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e38:	4770      	bx	lr
 8009e3a:	bf00      	nop
 8009e3c:	e000e3f0 	.word	0xe000e3f0
 8009e40:	20000ff4 	.word	0x20000ff4
 8009e44:	e000ed0c 	.word	0xe000ed0c
 8009e48:	20000ff8 	.word	0x20000ff8

08009e4c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b08a      	sub	sp, #40	@ 0x28
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009e54:	2300      	movs	r3, #0
 8009e56:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009e58:	f7fe fa44 	bl	80082e4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009e5c:	4b5c      	ldr	r3, [pc, #368]	@ (8009fd0 <pvPortMalloc+0x184>)
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d101      	bne.n	8009e68 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009e64:	f000 f924 	bl	800a0b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009e68:	4b5a      	ldr	r3, [pc, #360]	@ (8009fd4 <pvPortMalloc+0x188>)
 8009e6a:	681a      	ldr	r2, [r3, #0]
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	4013      	ands	r3, r2
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	f040 8095 	bne.w	8009fa0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d01e      	beq.n	8009eba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009e7c:	2208      	movs	r2, #8
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	4413      	add	r3, r2
 8009e82:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	f003 0307 	and.w	r3, r3, #7
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d015      	beq.n	8009eba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	f023 0307 	bic.w	r3, r3, #7
 8009e94:	3308      	adds	r3, #8
 8009e96:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	f003 0307 	and.w	r3, r3, #7
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d00b      	beq.n	8009eba <pvPortMalloc+0x6e>
	__asm volatile
 8009ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ea6:	f383 8811 	msr	BASEPRI, r3
 8009eaa:	f3bf 8f6f 	isb	sy
 8009eae:	f3bf 8f4f 	dsb	sy
 8009eb2:	617b      	str	r3, [r7, #20]
}
 8009eb4:	bf00      	nop
 8009eb6:	bf00      	nop
 8009eb8:	e7fd      	b.n	8009eb6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d06f      	beq.n	8009fa0 <pvPortMalloc+0x154>
 8009ec0:	4b45      	ldr	r3, [pc, #276]	@ (8009fd8 <pvPortMalloc+0x18c>)
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	687a      	ldr	r2, [r7, #4]
 8009ec6:	429a      	cmp	r2, r3
 8009ec8:	d86a      	bhi.n	8009fa0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009eca:	4b44      	ldr	r3, [pc, #272]	@ (8009fdc <pvPortMalloc+0x190>)
 8009ecc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009ece:	4b43      	ldr	r3, [pc, #268]	@ (8009fdc <pvPortMalloc+0x190>)
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009ed4:	e004      	b.n	8009ee0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ed8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ee2:	685b      	ldr	r3, [r3, #4]
 8009ee4:	687a      	ldr	r2, [r7, #4]
 8009ee6:	429a      	cmp	r2, r3
 8009ee8:	d903      	bls.n	8009ef2 <pvPortMalloc+0xa6>
 8009eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d1f1      	bne.n	8009ed6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009ef2:	4b37      	ldr	r3, [pc, #220]	@ (8009fd0 <pvPortMalloc+0x184>)
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ef8:	429a      	cmp	r2, r3
 8009efa:	d051      	beq.n	8009fa0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009efc:	6a3b      	ldr	r3, [r7, #32]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	2208      	movs	r2, #8
 8009f02:	4413      	add	r3, r2
 8009f04:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f08:	681a      	ldr	r2, [r3, #0]
 8009f0a:	6a3b      	ldr	r3, [r7, #32]
 8009f0c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f10:	685a      	ldr	r2, [r3, #4]
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	1ad2      	subs	r2, r2, r3
 8009f16:	2308      	movs	r3, #8
 8009f18:	005b      	lsls	r3, r3, #1
 8009f1a:	429a      	cmp	r2, r3
 8009f1c:	d920      	bls.n	8009f60 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009f1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	4413      	add	r3, r2
 8009f24:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009f26:	69bb      	ldr	r3, [r7, #24]
 8009f28:	f003 0307 	and.w	r3, r3, #7
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d00b      	beq.n	8009f48 <pvPortMalloc+0xfc>
	__asm volatile
 8009f30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f34:	f383 8811 	msr	BASEPRI, r3
 8009f38:	f3bf 8f6f 	isb	sy
 8009f3c:	f3bf 8f4f 	dsb	sy
 8009f40:	613b      	str	r3, [r7, #16]
}
 8009f42:	bf00      	nop
 8009f44:	bf00      	nop
 8009f46:	e7fd      	b.n	8009f44 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f4a:	685a      	ldr	r2, [r3, #4]
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	1ad2      	subs	r2, r2, r3
 8009f50:	69bb      	ldr	r3, [r7, #24]
 8009f52:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f56:	687a      	ldr	r2, [r7, #4]
 8009f58:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009f5a:	69b8      	ldr	r0, [r7, #24]
 8009f5c:	f000 f90a 	bl	800a174 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009f60:	4b1d      	ldr	r3, [pc, #116]	@ (8009fd8 <pvPortMalloc+0x18c>)
 8009f62:	681a      	ldr	r2, [r3, #0]
 8009f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f66:	685b      	ldr	r3, [r3, #4]
 8009f68:	1ad3      	subs	r3, r2, r3
 8009f6a:	4a1b      	ldr	r2, [pc, #108]	@ (8009fd8 <pvPortMalloc+0x18c>)
 8009f6c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009f6e:	4b1a      	ldr	r3, [pc, #104]	@ (8009fd8 <pvPortMalloc+0x18c>)
 8009f70:	681a      	ldr	r2, [r3, #0]
 8009f72:	4b1b      	ldr	r3, [pc, #108]	@ (8009fe0 <pvPortMalloc+0x194>)
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	429a      	cmp	r2, r3
 8009f78:	d203      	bcs.n	8009f82 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009f7a:	4b17      	ldr	r3, [pc, #92]	@ (8009fd8 <pvPortMalloc+0x18c>)
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	4a18      	ldr	r2, [pc, #96]	@ (8009fe0 <pvPortMalloc+0x194>)
 8009f80:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f84:	685a      	ldr	r2, [r3, #4]
 8009f86:	4b13      	ldr	r3, [pc, #76]	@ (8009fd4 <pvPortMalloc+0x188>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	431a      	orrs	r2, r3
 8009f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f8e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f92:	2200      	movs	r2, #0
 8009f94:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009f96:	4b13      	ldr	r3, [pc, #76]	@ (8009fe4 <pvPortMalloc+0x198>)
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	3301      	adds	r3, #1
 8009f9c:	4a11      	ldr	r2, [pc, #68]	@ (8009fe4 <pvPortMalloc+0x198>)
 8009f9e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009fa0:	f7fe f9ae 	bl	8008300 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009fa4:	69fb      	ldr	r3, [r7, #28]
 8009fa6:	f003 0307 	and.w	r3, r3, #7
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d00b      	beq.n	8009fc6 <pvPortMalloc+0x17a>
	__asm volatile
 8009fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fb2:	f383 8811 	msr	BASEPRI, r3
 8009fb6:	f3bf 8f6f 	isb	sy
 8009fba:	f3bf 8f4f 	dsb	sy
 8009fbe:	60fb      	str	r3, [r7, #12]
}
 8009fc0:	bf00      	nop
 8009fc2:	bf00      	nop
 8009fc4:	e7fd      	b.n	8009fc2 <pvPortMalloc+0x176>
	return pvReturn;
 8009fc6:	69fb      	ldr	r3, [r7, #28]
}
 8009fc8:	4618      	mov	r0, r3
 8009fca:	3728      	adds	r7, #40	@ 0x28
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	bd80      	pop	{r7, pc}
 8009fd0:	20002774 	.word	0x20002774
 8009fd4:	20002788 	.word	0x20002788
 8009fd8:	20002778 	.word	0x20002778
 8009fdc:	2000276c 	.word	0x2000276c
 8009fe0:	2000277c 	.word	0x2000277c
 8009fe4:	20002780 	.word	0x20002780

08009fe8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b086      	sub	sp, #24
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d04f      	beq.n	800a09a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009ffa:	2308      	movs	r3, #8
 8009ffc:	425b      	negs	r3, r3
 8009ffe:	697a      	ldr	r2, [r7, #20]
 800a000:	4413      	add	r3, r2
 800a002:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a004:	697b      	ldr	r3, [r7, #20]
 800a006:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a008:	693b      	ldr	r3, [r7, #16]
 800a00a:	685a      	ldr	r2, [r3, #4]
 800a00c:	4b25      	ldr	r3, [pc, #148]	@ (800a0a4 <vPortFree+0xbc>)
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	4013      	ands	r3, r2
 800a012:	2b00      	cmp	r3, #0
 800a014:	d10b      	bne.n	800a02e <vPortFree+0x46>
	__asm volatile
 800a016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a01a:	f383 8811 	msr	BASEPRI, r3
 800a01e:	f3bf 8f6f 	isb	sy
 800a022:	f3bf 8f4f 	dsb	sy
 800a026:	60fb      	str	r3, [r7, #12]
}
 800a028:	bf00      	nop
 800a02a:	bf00      	nop
 800a02c:	e7fd      	b.n	800a02a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a02e:	693b      	ldr	r3, [r7, #16]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d00b      	beq.n	800a04e <vPortFree+0x66>
	__asm volatile
 800a036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a03a:	f383 8811 	msr	BASEPRI, r3
 800a03e:	f3bf 8f6f 	isb	sy
 800a042:	f3bf 8f4f 	dsb	sy
 800a046:	60bb      	str	r3, [r7, #8]
}
 800a048:	bf00      	nop
 800a04a:	bf00      	nop
 800a04c:	e7fd      	b.n	800a04a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a04e:	693b      	ldr	r3, [r7, #16]
 800a050:	685a      	ldr	r2, [r3, #4]
 800a052:	4b14      	ldr	r3, [pc, #80]	@ (800a0a4 <vPortFree+0xbc>)
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	4013      	ands	r3, r2
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d01e      	beq.n	800a09a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a05c:	693b      	ldr	r3, [r7, #16]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d11a      	bne.n	800a09a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a064:	693b      	ldr	r3, [r7, #16]
 800a066:	685a      	ldr	r2, [r3, #4]
 800a068:	4b0e      	ldr	r3, [pc, #56]	@ (800a0a4 <vPortFree+0xbc>)
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	43db      	mvns	r3, r3
 800a06e:	401a      	ands	r2, r3
 800a070:	693b      	ldr	r3, [r7, #16]
 800a072:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a074:	f7fe f936 	bl	80082e4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a078:	693b      	ldr	r3, [r7, #16]
 800a07a:	685a      	ldr	r2, [r3, #4]
 800a07c:	4b0a      	ldr	r3, [pc, #40]	@ (800a0a8 <vPortFree+0xc0>)
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	4413      	add	r3, r2
 800a082:	4a09      	ldr	r2, [pc, #36]	@ (800a0a8 <vPortFree+0xc0>)
 800a084:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a086:	6938      	ldr	r0, [r7, #16]
 800a088:	f000 f874 	bl	800a174 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a08c:	4b07      	ldr	r3, [pc, #28]	@ (800a0ac <vPortFree+0xc4>)
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	3301      	adds	r3, #1
 800a092:	4a06      	ldr	r2, [pc, #24]	@ (800a0ac <vPortFree+0xc4>)
 800a094:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a096:	f7fe f933 	bl	8008300 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a09a:	bf00      	nop
 800a09c:	3718      	adds	r7, #24
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	bd80      	pop	{r7, pc}
 800a0a2:	bf00      	nop
 800a0a4:	20002788 	.word	0x20002788
 800a0a8:	20002778 	.word	0x20002778
 800a0ac:	20002784 	.word	0x20002784

0800a0b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a0b0:	b480      	push	{r7}
 800a0b2:	b085      	sub	sp, #20
 800a0b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a0b6:	f241 7370 	movw	r3, #6000	@ 0x1770
 800a0ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a0bc:	4b27      	ldr	r3, [pc, #156]	@ (800a15c <prvHeapInit+0xac>)
 800a0be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	f003 0307 	and.w	r3, r3, #7
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d00c      	beq.n	800a0e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	3307      	adds	r3, #7
 800a0ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	f023 0307 	bic.w	r3, r3, #7
 800a0d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a0d8:	68ba      	ldr	r2, [r7, #8]
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	1ad3      	subs	r3, r2, r3
 800a0de:	4a1f      	ldr	r2, [pc, #124]	@ (800a15c <prvHeapInit+0xac>)
 800a0e0:	4413      	add	r3, r2
 800a0e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a0e8:	4a1d      	ldr	r2, [pc, #116]	@ (800a160 <prvHeapInit+0xb0>)
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a0ee:	4b1c      	ldr	r3, [pc, #112]	@ (800a160 <prvHeapInit+0xb0>)
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	68ba      	ldr	r2, [r7, #8]
 800a0f8:	4413      	add	r3, r2
 800a0fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a0fc:	2208      	movs	r2, #8
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	1a9b      	subs	r3, r3, r2
 800a102:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	f023 0307 	bic.w	r3, r3, #7
 800a10a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	4a15      	ldr	r2, [pc, #84]	@ (800a164 <prvHeapInit+0xb4>)
 800a110:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a112:	4b14      	ldr	r3, [pc, #80]	@ (800a164 <prvHeapInit+0xb4>)
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	2200      	movs	r2, #0
 800a118:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a11a:	4b12      	ldr	r3, [pc, #72]	@ (800a164 <prvHeapInit+0xb4>)
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	2200      	movs	r2, #0
 800a120:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	68fa      	ldr	r2, [r7, #12]
 800a12a:	1ad2      	subs	r2, r2, r3
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a130:	4b0c      	ldr	r3, [pc, #48]	@ (800a164 <prvHeapInit+0xb4>)
 800a132:	681a      	ldr	r2, [r3, #0]
 800a134:	683b      	ldr	r3, [r7, #0]
 800a136:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a138:	683b      	ldr	r3, [r7, #0]
 800a13a:	685b      	ldr	r3, [r3, #4]
 800a13c:	4a0a      	ldr	r2, [pc, #40]	@ (800a168 <prvHeapInit+0xb8>)
 800a13e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	685b      	ldr	r3, [r3, #4]
 800a144:	4a09      	ldr	r2, [pc, #36]	@ (800a16c <prvHeapInit+0xbc>)
 800a146:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a148:	4b09      	ldr	r3, [pc, #36]	@ (800a170 <prvHeapInit+0xc0>)
 800a14a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a14e:	601a      	str	r2, [r3, #0]
}
 800a150:	bf00      	nop
 800a152:	3714      	adds	r7, #20
 800a154:	46bd      	mov	sp, r7
 800a156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15a:	4770      	bx	lr
 800a15c:	20000ffc 	.word	0x20000ffc
 800a160:	2000276c 	.word	0x2000276c
 800a164:	20002774 	.word	0x20002774
 800a168:	2000277c 	.word	0x2000277c
 800a16c:	20002778 	.word	0x20002778
 800a170:	20002788 	.word	0x20002788

0800a174 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a174:	b480      	push	{r7}
 800a176:	b085      	sub	sp, #20
 800a178:	af00      	add	r7, sp, #0
 800a17a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a17c:	4b28      	ldr	r3, [pc, #160]	@ (800a220 <prvInsertBlockIntoFreeList+0xac>)
 800a17e:	60fb      	str	r3, [r7, #12]
 800a180:	e002      	b.n	800a188 <prvInsertBlockIntoFreeList+0x14>
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	60fb      	str	r3, [r7, #12]
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	687a      	ldr	r2, [r7, #4]
 800a18e:	429a      	cmp	r2, r3
 800a190:	d8f7      	bhi.n	800a182 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	685b      	ldr	r3, [r3, #4]
 800a19a:	68ba      	ldr	r2, [r7, #8]
 800a19c:	4413      	add	r3, r2
 800a19e:	687a      	ldr	r2, [r7, #4]
 800a1a0:	429a      	cmp	r2, r3
 800a1a2:	d108      	bne.n	800a1b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	685a      	ldr	r2, [r3, #4]
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	685b      	ldr	r3, [r3, #4]
 800a1ac:	441a      	add	r2, r3
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	685b      	ldr	r3, [r3, #4]
 800a1be:	68ba      	ldr	r2, [r7, #8]
 800a1c0:	441a      	add	r2, r3
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	429a      	cmp	r2, r3
 800a1c8:	d118      	bne.n	800a1fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	681a      	ldr	r2, [r3, #0]
 800a1ce:	4b15      	ldr	r3, [pc, #84]	@ (800a224 <prvInsertBlockIntoFreeList+0xb0>)
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	429a      	cmp	r2, r3
 800a1d4:	d00d      	beq.n	800a1f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	685a      	ldr	r2, [r3, #4]
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	685b      	ldr	r3, [r3, #4]
 800a1e0:	441a      	add	r2, r3
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	681a      	ldr	r2, [r3, #0]
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	601a      	str	r2, [r3, #0]
 800a1f0:	e008      	b.n	800a204 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a1f2:	4b0c      	ldr	r3, [pc, #48]	@ (800a224 <prvInsertBlockIntoFreeList+0xb0>)
 800a1f4:	681a      	ldr	r2, [r3, #0]
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	601a      	str	r2, [r3, #0]
 800a1fa:	e003      	b.n	800a204 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	681a      	ldr	r2, [r3, #0]
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a204:	68fa      	ldr	r2, [r7, #12]
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	429a      	cmp	r2, r3
 800a20a:	d002      	beq.n	800a212 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	687a      	ldr	r2, [r7, #4]
 800a210:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a212:	bf00      	nop
 800a214:	3714      	adds	r7, #20
 800a216:	46bd      	mov	sp, r7
 800a218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21c:	4770      	bx	lr
 800a21e:	bf00      	nop
 800a220:	2000276c 	.word	0x2000276c
 800a224:	20002774 	.word	0x20002774

0800a228 <memset>:
 800a228:	4402      	add	r2, r0
 800a22a:	4603      	mov	r3, r0
 800a22c:	4293      	cmp	r3, r2
 800a22e:	d100      	bne.n	800a232 <memset+0xa>
 800a230:	4770      	bx	lr
 800a232:	f803 1b01 	strb.w	r1, [r3], #1
 800a236:	e7f9      	b.n	800a22c <memset+0x4>

0800a238 <_reclaim_reent>:
 800a238:	4b2d      	ldr	r3, [pc, #180]	@ (800a2f0 <_reclaim_reent+0xb8>)
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	4283      	cmp	r3, r0
 800a23e:	b570      	push	{r4, r5, r6, lr}
 800a240:	4604      	mov	r4, r0
 800a242:	d053      	beq.n	800a2ec <_reclaim_reent+0xb4>
 800a244:	69c3      	ldr	r3, [r0, #28]
 800a246:	b31b      	cbz	r3, 800a290 <_reclaim_reent+0x58>
 800a248:	68db      	ldr	r3, [r3, #12]
 800a24a:	b163      	cbz	r3, 800a266 <_reclaim_reent+0x2e>
 800a24c:	2500      	movs	r5, #0
 800a24e:	69e3      	ldr	r3, [r4, #28]
 800a250:	68db      	ldr	r3, [r3, #12]
 800a252:	5959      	ldr	r1, [r3, r5]
 800a254:	b9b1      	cbnz	r1, 800a284 <_reclaim_reent+0x4c>
 800a256:	3504      	adds	r5, #4
 800a258:	2d80      	cmp	r5, #128	@ 0x80
 800a25a:	d1f8      	bne.n	800a24e <_reclaim_reent+0x16>
 800a25c:	69e3      	ldr	r3, [r4, #28]
 800a25e:	4620      	mov	r0, r4
 800a260:	68d9      	ldr	r1, [r3, #12]
 800a262:	f000 f87b 	bl	800a35c <_free_r>
 800a266:	69e3      	ldr	r3, [r4, #28]
 800a268:	6819      	ldr	r1, [r3, #0]
 800a26a:	b111      	cbz	r1, 800a272 <_reclaim_reent+0x3a>
 800a26c:	4620      	mov	r0, r4
 800a26e:	f000 f875 	bl	800a35c <_free_r>
 800a272:	69e3      	ldr	r3, [r4, #28]
 800a274:	689d      	ldr	r5, [r3, #8]
 800a276:	b15d      	cbz	r5, 800a290 <_reclaim_reent+0x58>
 800a278:	4629      	mov	r1, r5
 800a27a:	4620      	mov	r0, r4
 800a27c:	682d      	ldr	r5, [r5, #0]
 800a27e:	f000 f86d 	bl	800a35c <_free_r>
 800a282:	e7f8      	b.n	800a276 <_reclaim_reent+0x3e>
 800a284:	680e      	ldr	r6, [r1, #0]
 800a286:	4620      	mov	r0, r4
 800a288:	f000 f868 	bl	800a35c <_free_r>
 800a28c:	4631      	mov	r1, r6
 800a28e:	e7e1      	b.n	800a254 <_reclaim_reent+0x1c>
 800a290:	6961      	ldr	r1, [r4, #20]
 800a292:	b111      	cbz	r1, 800a29a <_reclaim_reent+0x62>
 800a294:	4620      	mov	r0, r4
 800a296:	f000 f861 	bl	800a35c <_free_r>
 800a29a:	69e1      	ldr	r1, [r4, #28]
 800a29c:	b111      	cbz	r1, 800a2a4 <_reclaim_reent+0x6c>
 800a29e:	4620      	mov	r0, r4
 800a2a0:	f000 f85c 	bl	800a35c <_free_r>
 800a2a4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a2a6:	b111      	cbz	r1, 800a2ae <_reclaim_reent+0x76>
 800a2a8:	4620      	mov	r0, r4
 800a2aa:	f000 f857 	bl	800a35c <_free_r>
 800a2ae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a2b0:	b111      	cbz	r1, 800a2b8 <_reclaim_reent+0x80>
 800a2b2:	4620      	mov	r0, r4
 800a2b4:	f000 f852 	bl	800a35c <_free_r>
 800a2b8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a2ba:	b111      	cbz	r1, 800a2c2 <_reclaim_reent+0x8a>
 800a2bc:	4620      	mov	r0, r4
 800a2be:	f000 f84d 	bl	800a35c <_free_r>
 800a2c2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a2c4:	b111      	cbz	r1, 800a2cc <_reclaim_reent+0x94>
 800a2c6:	4620      	mov	r0, r4
 800a2c8:	f000 f848 	bl	800a35c <_free_r>
 800a2cc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a2ce:	b111      	cbz	r1, 800a2d6 <_reclaim_reent+0x9e>
 800a2d0:	4620      	mov	r0, r4
 800a2d2:	f000 f843 	bl	800a35c <_free_r>
 800a2d6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a2d8:	b111      	cbz	r1, 800a2e0 <_reclaim_reent+0xa8>
 800a2da:	4620      	mov	r0, r4
 800a2dc:	f000 f83e 	bl	800a35c <_free_r>
 800a2e0:	6a23      	ldr	r3, [r4, #32]
 800a2e2:	b11b      	cbz	r3, 800a2ec <_reclaim_reent+0xb4>
 800a2e4:	4620      	mov	r0, r4
 800a2e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a2ea:	4718      	bx	r3
 800a2ec:	bd70      	pop	{r4, r5, r6, pc}
 800a2ee:	bf00      	nop
 800a2f0:	20000034 	.word	0x20000034

0800a2f4 <__libc_init_array>:
 800a2f4:	b570      	push	{r4, r5, r6, lr}
 800a2f6:	4d0d      	ldr	r5, [pc, #52]	@ (800a32c <__libc_init_array+0x38>)
 800a2f8:	4c0d      	ldr	r4, [pc, #52]	@ (800a330 <__libc_init_array+0x3c>)
 800a2fa:	1b64      	subs	r4, r4, r5
 800a2fc:	10a4      	asrs	r4, r4, #2
 800a2fe:	2600      	movs	r6, #0
 800a300:	42a6      	cmp	r6, r4
 800a302:	d109      	bne.n	800a318 <__libc_init_array+0x24>
 800a304:	4d0b      	ldr	r5, [pc, #44]	@ (800a334 <__libc_init_array+0x40>)
 800a306:	4c0c      	ldr	r4, [pc, #48]	@ (800a338 <__libc_init_array+0x44>)
 800a308:	f000 f87e 	bl	800a408 <_init>
 800a30c:	1b64      	subs	r4, r4, r5
 800a30e:	10a4      	asrs	r4, r4, #2
 800a310:	2600      	movs	r6, #0
 800a312:	42a6      	cmp	r6, r4
 800a314:	d105      	bne.n	800a322 <__libc_init_array+0x2e>
 800a316:	bd70      	pop	{r4, r5, r6, pc}
 800a318:	f855 3b04 	ldr.w	r3, [r5], #4
 800a31c:	4798      	blx	r3
 800a31e:	3601      	adds	r6, #1
 800a320:	e7ee      	b.n	800a300 <__libc_init_array+0xc>
 800a322:	f855 3b04 	ldr.w	r3, [r5], #4
 800a326:	4798      	blx	r3
 800a328:	3601      	adds	r6, #1
 800a32a:	e7f2      	b.n	800a312 <__libc_init_array+0x1e>
 800a32c:	0800a66c 	.word	0x0800a66c
 800a330:	0800a66c 	.word	0x0800a66c
 800a334:	0800a66c 	.word	0x0800a66c
 800a338:	0800a670 	.word	0x0800a670

0800a33c <__retarget_lock_acquire_recursive>:
 800a33c:	4770      	bx	lr

0800a33e <__retarget_lock_release_recursive>:
 800a33e:	4770      	bx	lr

0800a340 <memcpy>:
 800a340:	440a      	add	r2, r1
 800a342:	4291      	cmp	r1, r2
 800a344:	f100 33ff 	add.w	r3, r0, #4294967295
 800a348:	d100      	bne.n	800a34c <memcpy+0xc>
 800a34a:	4770      	bx	lr
 800a34c:	b510      	push	{r4, lr}
 800a34e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a352:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a356:	4291      	cmp	r1, r2
 800a358:	d1f9      	bne.n	800a34e <memcpy+0xe>
 800a35a:	bd10      	pop	{r4, pc}

0800a35c <_free_r>:
 800a35c:	b538      	push	{r3, r4, r5, lr}
 800a35e:	4605      	mov	r5, r0
 800a360:	2900      	cmp	r1, #0
 800a362:	d041      	beq.n	800a3e8 <_free_r+0x8c>
 800a364:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a368:	1f0c      	subs	r4, r1, #4
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	bfb8      	it	lt
 800a36e:	18e4      	addlt	r4, r4, r3
 800a370:	f000 f83e 	bl	800a3f0 <__malloc_lock>
 800a374:	4a1d      	ldr	r2, [pc, #116]	@ (800a3ec <_free_r+0x90>)
 800a376:	6813      	ldr	r3, [r2, #0]
 800a378:	b933      	cbnz	r3, 800a388 <_free_r+0x2c>
 800a37a:	6063      	str	r3, [r4, #4]
 800a37c:	6014      	str	r4, [r2, #0]
 800a37e:	4628      	mov	r0, r5
 800a380:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a384:	f000 b83a 	b.w	800a3fc <__malloc_unlock>
 800a388:	42a3      	cmp	r3, r4
 800a38a:	d908      	bls.n	800a39e <_free_r+0x42>
 800a38c:	6820      	ldr	r0, [r4, #0]
 800a38e:	1821      	adds	r1, r4, r0
 800a390:	428b      	cmp	r3, r1
 800a392:	bf01      	itttt	eq
 800a394:	6819      	ldreq	r1, [r3, #0]
 800a396:	685b      	ldreq	r3, [r3, #4]
 800a398:	1809      	addeq	r1, r1, r0
 800a39a:	6021      	streq	r1, [r4, #0]
 800a39c:	e7ed      	b.n	800a37a <_free_r+0x1e>
 800a39e:	461a      	mov	r2, r3
 800a3a0:	685b      	ldr	r3, [r3, #4]
 800a3a2:	b10b      	cbz	r3, 800a3a8 <_free_r+0x4c>
 800a3a4:	42a3      	cmp	r3, r4
 800a3a6:	d9fa      	bls.n	800a39e <_free_r+0x42>
 800a3a8:	6811      	ldr	r1, [r2, #0]
 800a3aa:	1850      	adds	r0, r2, r1
 800a3ac:	42a0      	cmp	r0, r4
 800a3ae:	d10b      	bne.n	800a3c8 <_free_r+0x6c>
 800a3b0:	6820      	ldr	r0, [r4, #0]
 800a3b2:	4401      	add	r1, r0
 800a3b4:	1850      	adds	r0, r2, r1
 800a3b6:	4283      	cmp	r3, r0
 800a3b8:	6011      	str	r1, [r2, #0]
 800a3ba:	d1e0      	bne.n	800a37e <_free_r+0x22>
 800a3bc:	6818      	ldr	r0, [r3, #0]
 800a3be:	685b      	ldr	r3, [r3, #4]
 800a3c0:	6053      	str	r3, [r2, #4]
 800a3c2:	4408      	add	r0, r1
 800a3c4:	6010      	str	r0, [r2, #0]
 800a3c6:	e7da      	b.n	800a37e <_free_r+0x22>
 800a3c8:	d902      	bls.n	800a3d0 <_free_r+0x74>
 800a3ca:	230c      	movs	r3, #12
 800a3cc:	602b      	str	r3, [r5, #0]
 800a3ce:	e7d6      	b.n	800a37e <_free_r+0x22>
 800a3d0:	6820      	ldr	r0, [r4, #0]
 800a3d2:	1821      	adds	r1, r4, r0
 800a3d4:	428b      	cmp	r3, r1
 800a3d6:	bf04      	itt	eq
 800a3d8:	6819      	ldreq	r1, [r3, #0]
 800a3da:	685b      	ldreq	r3, [r3, #4]
 800a3dc:	6063      	str	r3, [r4, #4]
 800a3de:	bf04      	itt	eq
 800a3e0:	1809      	addeq	r1, r1, r0
 800a3e2:	6021      	streq	r1, [r4, #0]
 800a3e4:	6054      	str	r4, [r2, #4]
 800a3e6:	e7ca      	b.n	800a37e <_free_r+0x22>
 800a3e8:	bd38      	pop	{r3, r4, r5, pc}
 800a3ea:	bf00      	nop
 800a3ec:	200028c8 	.word	0x200028c8

0800a3f0 <__malloc_lock>:
 800a3f0:	4801      	ldr	r0, [pc, #4]	@ (800a3f8 <__malloc_lock+0x8>)
 800a3f2:	f7ff bfa3 	b.w	800a33c <__retarget_lock_acquire_recursive>
 800a3f6:	bf00      	nop
 800a3f8:	200028c4 	.word	0x200028c4

0800a3fc <__malloc_unlock>:
 800a3fc:	4801      	ldr	r0, [pc, #4]	@ (800a404 <__malloc_unlock+0x8>)
 800a3fe:	f7ff bf9e 	b.w	800a33e <__retarget_lock_release_recursive>
 800a402:	bf00      	nop
 800a404:	200028c4 	.word	0x200028c4

0800a408 <_init>:
 800a408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a40a:	bf00      	nop
 800a40c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a40e:	bc08      	pop	{r3}
 800a410:	469e      	mov	lr, r3
 800a412:	4770      	bx	lr

0800a414 <_fini>:
 800a414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a416:	bf00      	nop
 800a418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a41a:	bc08      	pop	{r3}
 800a41c:	469e      	mov	lr, r3
 800a41e:	4770      	bx	lr
