<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EFM32 CMSIS: File Index</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li id="current"><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>Silicon Labs EFM32 CMSIS File List</h1>Here is a list of all documented files with brief descriptions:<table>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg230f128_8h.html">efm32wg230f128.h</a> <a href="efm32wg230f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG230F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg230f256_8h.html">efm32wg230f256.h</a> <a href="efm32wg230f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG230F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg230f64_8h.html">efm32wg230f64.h</a> <a href="efm32wg230f64_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG230F64 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg232f128_8h.html">efm32wg232f128.h</a> <a href="efm32wg232f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG232F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg232f256_8h.html">efm32wg232f256.h</a> <a href="efm32wg232f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG232F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg232f64_8h.html">efm32wg232f64.h</a> <a href="efm32wg232f64_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG232F64 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg280f128_8h.html">efm32wg280f128.h</a> <a href="efm32wg280f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG280F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg280f256_8h.html">efm32wg280f256.h</a> <a href="efm32wg280f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG280F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg280f64_8h.html">efm32wg280f64.h</a> <a href="efm32wg280f64_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG280F64 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg290f128_8h.html">efm32wg290f128.h</a> <a href="efm32wg290f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG290F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg290f256_8h.html">efm32wg290f256.h</a> <a href="efm32wg290f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG290F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg290f64_8h.html">efm32wg290f64.h</a> <a href="efm32wg290f64_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG290F64 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg295f128_8h.html">efm32wg295f128.h</a> <a href="efm32wg295f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG295F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg295f256_8h.html">efm32wg295f256.h</a> <a href="efm32wg295f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG295F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg295f64_8h.html">efm32wg295f64.h</a> <a href="efm32wg295f64_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG295F64 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg330f128_8h.html">efm32wg330f128.h</a> <a href="efm32wg330f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG330F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg330f256_8h.html">efm32wg330f256.h</a> <a href="efm32wg330f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG330F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg330f64_8h.html">efm32wg330f64.h</a> <a href="efm32wg330f64_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG330F64 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg332f128_8h.html">efm32wg332f128.h</a> <a href="efm32wg332f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG332F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg332f256_8h.html">efm32wg332f256.h</a> <a href="efm32wg332f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG332F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg332f64_8h.html">efm32wg332f64.h</a> <a href="efm32wg332f64_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG332F64 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg360f128_8h.html">efm32wg360f128.h</a> <a href="efm32wg360f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG360F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg360f256_8h.html">efm32wg360f256.h</a> <a href="efm32wg360f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG360F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg360f64_8h.html">efm32wg360f64.h</a> <a href="efm32wg360f64_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG360F64 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg380f128_8h.html">efm32wg380f128.h</a> <a href="efm32wg380f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG380F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg380f256_8h.html">efm32wg380f256.h</a> <a href="efm32wg380f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG380F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg380f64_8h.html">efm32wg380f64.h</a> <a href="efm32wg380f64_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG380F64 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg390f128_8h.html">efm32wg390f128.h</a> <a href="efm32wg390f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG390F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg390f256_8h.html">efm32wg390f256.h</a> <a href="efm32wg390f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG390F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg390f64_8h.html">efm32wg390f64.h</a> <a href="efm32wg390f64_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG390F64 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg395f128_8h.html">efm32wg395f128.h</a> <a href="efm32wg395f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG395F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg395f256_8h.html">efm32wg395f256.h</a> <a href="efm32wg395f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG395F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg395f64_8h.html">efm32wg395f64.h</a> <a href="efm32wg395f64_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG395F64 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg840f128_8h.html">efm32wg840f128.h</a> <a href="efm32wg840f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG840F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg840f256_8h.html">efm32wg840f256.h</a> <a href="efm32wg840f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG840F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg840f64_8h.html">efm32wg840f64.h</a> <a href="efm32wg840f64_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG840F64 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg842f128_8h.html">efm32wg842f128.h</a> <a href="efm32wg842f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG842F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg842f256_8h.html">efm32wg842f256.h</a> <a href="efm32wg842f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG842F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg842f64_8h.html">efm32wg842f64.h</a> <a href="efm32wg842f64_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG842F64 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg880f128_8h.html">efm32wg880f128.h</a> <a href="efm32wg880f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG880F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg880f256_8h.html">efm32wg880f256.h</a> <a href="efm32wg880f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG880F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg880f64_8h.html">efm32wg880f64.h</a> <a href="efm32wg880f64_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG880F64 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg890f128_8h.html">efm32wg890f128.h</a> <a href="efm32wg890f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG890F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg890f256_8h.html">efm32wg890f256.h</a> <a href="efm32wg890f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG890F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg890f64_8h.html">efm32wg890f64.h</a> <a href="efm32wg890f64_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG890F64 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg895f128_8h.html">efm32wg895f128.h</a> <a href="efm32wg895f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG895F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg895f256_8h.html">efm32wg895f256.h</a> <a href="efm32wg895f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG895F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg895f64_8h.html">efm32wg895f64.h</a> <a href="efm32wg895f64_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG895F64 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg900f256_8h.html">efm32wg900f256.h</a> <a href="efm32wg900f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG900F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg940f128_8h.html">efm32wg940f128.h</a> <a href="efm32wg940f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG940F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg940f256_8h.html">efm32wg940f256.h</a> <a href="efm32wg940f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG940F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg940f64_8h.html">efm32wg940f64.h</a> <a href="efm32wg940f64_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG940F64 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg942f128_8h.html">efm32wg942f128.h</a> <a href="efm32wg942f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG942F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg942f256_8h.html">efm32wg942f256.h</a> <a href="efm32wg942f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG942F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg942f64_8h.html">efm32wg942f64.h</a> <a href="efm32wg942f64_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG942F64 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg980f128_8h.html">efm32wg980f128.h</a> <a href="efm32wg980f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG980F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg980f256_8h.html">efm32wg980f256.h</a> <a href="efm32wg980f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG980F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg980f64_8h.html">efm32wg980f64.h</a> <a href="efm32wg980f64_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG980F64 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg990f128_8h.html">efm32wg990f128.h</a> <a href="efm32wg990f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG990F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg990f256_8h.html">efm32wg990f256.h</a> <a href="efm32wg990f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG990F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg990f64_8h.html">efm32wg990f64.h</a> <a href="efm32wg990f64_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG990F64 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg995f128_8h.html">efm32wg995f128.h</a> <a href="efm32wg995f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG995F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg995f256_8h.html">efm32wg995f256.h</a> <a href="efm32wg995f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG995F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg995f64_8h.html">efm32wg995f64.h</a> <a href="efm32wg995f64_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32WG995F64 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__acmp_8h.html">efm32wg_acmp.h</a> <a href="efm32wg__acmp_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_ACMP register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__adc_8h.html">efm32wg_adc.h</a> <a href="efm32wg__adc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_ADC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__aes_8h.html">efm32wg_aes.h</a> <a href="efm32wg__aes_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_AES register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__af__pins_8h.html">efm32wg_af_pins.h</a> <a href="efm32wg__af__pins_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_AF_PINS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__af__ports_8h.html">efm32wg_af_ports.h</a> <a href="efm32wg__af__ports_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_AF_PORTS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__burtc_8h.html">efm32wg_burtc.h</a> <a href="efm32wg__burtc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_BURTC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__burtc__ret_8h.html">efm32wg_burtc_ret.h</a> <a href="efm32wg__burtc__ret_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_BURTC_RET register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__calibrate_8h.html">efm32wg_calibrate.h</a> <a href="efm32wg__calibrate_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_CALIBRATE register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__cmu_8h.html">efm32wg_cmu.h</a> <a href="efm32wg__cmu_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_CMU register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__dac_8h.html">efm32wg_dac.h</a> <a href="efm32wg__dac_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_DAC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__devinfo_8h.html">efm32wg_devinfo.h</a> <a href="efm32wg__devinfo_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_DEVINFO register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__dma_8h.html">efm32wg_dma.h</a> <a href="efm32wg__dma_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_DMA register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__dma__ch_8h.html">efm32wg_dma_ch.h</a> <a href="efm32wg__dma__ch_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_DMA_CH register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__dma__descriptor_8h.html">efm32wg_dma_descriptor.h</a> <a href="efm32wg__dma__descriptor_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_DMA_DESCRIPTOR register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__dmactrl_8h.html">efm32wg_dmactrl.h</a> <a href="efm32wg__dmactrl_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_DMACTRL register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__dmareq_8h.html">efm32wg_dmareq.h</a> <a href="efm32wg__dmareq_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_DMAREQ register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__ebi_8h.html">efm32wg_ebi.h</a> <a href="efm32wg__ebi_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_EBI register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__emu_8h.html">efm32wg_emu.h</a> <a href="efm32wg__emu_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_EMU register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__etm_8h.html">efm32wg_etm.h</a> <a href="efm32wg__etm_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_ETM register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__fpueh_8h.html">efm32wg_fpueh.h</a> <a href="efm32wg__fpueh_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_FPUEH register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__gpio_8h.html">efm32wg_gpio.h</a> <a href="efm32wg__gpio_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_GPIO register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__gpio__p_8h.html">efm32wg_gpio_p.h</a> <a href="efm32wg__gpio__p_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_GPIO_P register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__i2c_8h.html">efm32wg_i2c.h</a> <a href="efm32wg__i2c_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_I2C register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__lcd_8h.html">efm32wg_lcd.h</a> <a href="efm32wg__lcd_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_LCD register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__lesense_8h.html">efm32wg_lesense.h</a> <a href="efm32wg__lesense_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_LESENSE register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__lesense__buf_8h.html">efm32wg_lesense_buf.h</a> <a href="efm32wg__lesense__buf_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_LESENSE_BUF register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__lesense__ch_8h.html">efm32wg_lesense_ch.h</a> <a href="efm32wg__lesense__ch_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_LESENSE_CH register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__lesense__st_8h.html">efm32wg_lesense_st.h</a> <a href="efm32wg__lesense__st_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_LESENSE_ST register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__letimer_8h.html">efm32wg_letimer.h</a> <a href="efm32wg__letimer_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_LETIMER register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__leuart_8h.html">efm32wg_leuart.h</a> <a href="efm32wg__leuart_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_LEUART register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__msc_8h.html">efm32wg_msc.h</a> <a href="efm32wg__msc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_MSC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__pcnt_8h.html">efm32wg_pcnt.h</a> <a href="efm32wg__pcnt_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_PCNT register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__prs_8h.html">efm32wg_prs.h</a> <a href="efm32wg__prs_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_PRS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__prs__ch_8h.html">efm32wg_prs_ch.h</a> <a href="efm32wg__prs__ch_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_PRS_CH register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__prs__signals_8h.html">efm32wg_prs_signals.h</a> <a href="efm32wg__prs__signals_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_PRS_SIGNALS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__rmu_8h.html">efm32wg_rmu.h</a> <a href="efm32wg__rmu_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_RMU register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__romtable_8h.html">efm32wg_romtable.h</a> <a href="efm32wg__romtable_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_ROMTABLE register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__rtc_8h.html">efm32wg_rtc.h</a> <a href="efm32wg__rtc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_RTC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__timer_8h.html">efm32wg_timer.h</a> <a href="efm32wg__timer_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_TIMER register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__timer__cc_8h.html">efm32wg_timer_cc.h</a> <a href="efm32wg__timer__cc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_TIMER_CC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__uart_8h.html">efm32wg_uart.h</a> <a href="efm32wg__uart_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_UART register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__usart_8h.html">efm32wg_usart.h</a> <a href="efm32wg__usart_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_USART register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__usb_8h.html">efm32wg_usb.h</a> <a href="efm32wg__usb_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_USB register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__usb__diep_8h.html">efm32wg_usb_diep.h</a> <a href="efm32wg__usb__diep_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_USB_DIEP register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__usb__doep_8h.html">efm32wg_usb_doep.h</a> <a href="efm32wg__usb__doep_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_USB_DOEP register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__usb__hc_8h.html">efm32wg_usb_hc.h</a> <a href="efm32wg__usb__hc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_USB_HC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__vcmp_8h.html">efm32wg_vcmp.h</a> <a href="efm32wg__vcmp_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_VCMP register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="efm32wg__wdog_8h.html">efm32wg_wdog.h</a> <a href="efm32wg__wdog_8h-source.html">[code]</a></td><td class="indexvalue">EFM32WG_WDOG register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="em__device_8h.html">em_device.h</a> <a href="em__device_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer for Silicon Laboratories microcontroller devices </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Include/<a class="el" href="system__efm32wg_8h.html">system_efm32wg.h</a> <a href="system__efm32wg_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M4 System Layer for EFM32WG devices </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Source/<a class="el" href="system__efm32wg_8c.html">system_efm32wg.c</a> <a href="system__efm32wg_8c-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M4 System Layer for EFM32WG devices </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Source/GCC/<b>startup_efm32wg.c</b> <a href="GCC_2startup__efm32wg_8c-source.html">[code]</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32WG/Source/IAR/<b>startup_efm32wg.c</b> <a href="IAR_2startup__efm32wg_8c-source.html">[code]</a></td><td class="indexvalue"></td></tr>
</table>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 08:11:04 2015</small> for Silicon Labs EFM32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
