

================================================================
== Vivado HLS Report for 'load_bias_scale'
================================================================
* Date:           Sun Jun  6 15:10:01 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   52|  532|   52|  532|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1  |   24|  264|        25|         16|          1| 1 ~ 16 |    yes   |
        |- Loop 2  |   24|  264|        25|         16|          1| 1 ~ 16 |    yes   |
        +----------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     165|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     248|    -|
|Register         |        -|      -|     4229|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      0|     4229|     413|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln100_1_fu_267_p2              |     +    |      0|  0|  27|          20|          20|
    |add_ln100_fu_235_p2                |     +    |      0|  0|  27|          20|          20|
    |add_ln85_fu_183_p2                 |     +    |      0|  0|  27|          20|          20|
    |i_2_fu_245_p2                      |     +    |      0|  0|  15|           5|           1|
    |i_fu_161_p2                        |     +    |      0|  0|  15|           5|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage10_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage2_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage8_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage1_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state29_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state36_pp1_stage8_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state45_pp1_stage1_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln80_fu_156_p2                |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln95_fu_240_p2                |   icmp   |      0|  0|  11|           5|           5|
    |ap_block_pp0_stage1_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 165|          96|          90|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  161|         36|    1|         36|
    |ap_enable_reg_pp0_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1        |    9|          2|    1|          2|
    |ap_phi_mux_i1_0_phi_fu_148_p4  |    9|          2|    5|         10|
    |ap_phi_mux_i_0_phi_fu_136_p4   |    9|          2|    5|         10|
    |ddr_V_blk_n_AR                 |    9|          2|    1|          2|
    |ddr_V_blk_n_R                  |    9|          2|    1|          2|
    |i1_0_reg_144                   |    9|          2|    5|         10|
    |i_0_reg_132                    |    9|          2|    5|         10|
    |m_axi_ddr_V_ARADDR             |   15|          3|   32|         96|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  248|         55|   57|        180|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |add_ln100_1_reg_435              |   20|   0|   20|          0|
    |add_ln100_reg_421                |   20|   0|   20|          0|
    |add_ln85_reg_330                 |   20|   0|   20|          0|
    |ap_CS_fsm                        |   35|   0|   35|          0|
    |ap_enable_reg_pp0_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |    1|   0|    1|          0|
    |ddr_V_addr_1_read_10_reg_496     |  128|   0|  128|          0|
    |ddr_V_addr_1_read_11_reg_501     |  128|   0|  128|          0|
    |ddr_V_addr_1_read_12_reg_506     |  128|   0|  128|          0|
    |ddr_V_addr_1_read_13_reg_511     |  128|   0|  128|          0|
    |ddr_V_addr_1_read_14_reg_516     |  128|   0|  128|          0|
    |ddr_V_addr_1_read_15_reg_521     |  128|   0|  128|          0|
    |ddr_V_addr_1_read_1_reg_451      |  128|   0|  128|          0|
    |ddr_V_addr_1_read_2_reg_456      |  128|   0|  128|          0|
    |ddr_V_addr_1_read_3_reg_461      |  128|   0|  128|          0|
    |ddr_V_addr_1_read_4_reg_466      |  128|   0|  128|          0|
    |ddr_V_addr_1_read_5_reg_471      |  128|   0|  128|          0|
    |ddr_V_addr_1_read_6_reg_476      |  128|   0|  128|          0|
    |ddr_V_addr_1_read_7_reg_481      |  128|   0|  128|          0|
    |ddr_V_addr_1_read_8_reg_486      |  128|   0|  128|          0|
    |ddr_V_addr_1_read_9_reg_491      |  128|   0|  128|          0|
    |ddr_V_addr_1_read_reg_446        |  128|   0|  128|          0|
    |ddr_V_addr_read_128_reg_346      |  128|   0|  128|          0|
    |ddr_V_addr_read_129_reg_351      |  128|   0|  128|          0|
    |ddr_V_addr_read_130_reg_356      |  128|   0|  128|          0|
    |ddr_V_addr_read_131_reg_361      |  128|   0|  128|          0|
    |ddr_V_addr_read_132_reg_366      |  128|   0|  128|          0|
    |ddr_V_addr_read_133_reg_371      |  128|   0|  128|          0|
    |ddr_V_addr_read_134_reg_376      |  128|   0|  128|          0|
    |ddr_V_addr_read_135_reg_381      |  128|   0|  128|          0|
    |ddr_V_addr_read_136_reg_386      |  128|   0|  128|          0|
    |ddr_V_addr_read_137_reg_391      |  128|   0|  128|          0|
    |ddr_V_addr_read_138_reg_396      |  128|   0|  128|          0|
    |ddr_V_addr_read_139_reg_401      |  128|   0|  128|          0|
    |ddr_V_addr_read_140_reg_406      |  128|   0|  128|          0|
    |ddr_V_addr_read_141_reg_411      |  128|   0|  128|          0|
    |ddr_V_addr_read_142_reg_416      |  128|   0|  128|          0|
    |ddr_V_addr_read_reg_341          |  128|   0|  128|          0|
    |i1_0_reg_144                     |    5|   0|    5|          0|
    |i1_0_reg_144_pp1_iter1_reg       |    5|   0|    5|          0|
    |i_0_reg_132                      |    5|   0|    5|          0|
    |i_0_reg_132_pp0_iter1_reg        |    5|   0|    5|          0|
    |i_2_reg_430                      |    5|   0|    5|          0|
    |i_reg_325                        |    5|   0|    5|          0|
    |icmp_ln80_reg_321                |    1|   0|    1|          0|
    |icmp_ln80_reg_321_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln95_reg_426                |    1|   0|    1|          0|
    |icmp_ln95_reg_426_pp1_iter1_reg  |    1|   0|    1|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            | 4229|   0| 4229|          0|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+-----------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  |  Source Object  |    C Type    |
+----------------------+-----+------+------------+-----------------+--------------+
|ap_clk                |  in |     1| ap_ctrl_hs | load_bias_scale | return value |
|ap_rst                |  in |     1| ap_ctrl_hs | load_bias_scale | return value |
|ap_start              |  in |     1| ap_ctrl_hs | load_bias_scale | return value |
|ap_done               | out |     1| ap_ctrl_hs | load_bias_scale | return value |
|ap_idle               | out |     1| ap_ctrl_hs | load_bias_scale | return value |
|ap_ready              | out |     1| ap_ctrl_hs | load_bias_scale | return value |
|bias_address0         | out |     4|  ap_memory |       bias      |     array    |
|bias_ce0              | out |     1|  ap_memory |       bias      |     array    |
|bias_we0              | out |     1|  ap_memory |       bias      |     array    |
|bias_d0               | out |  2048|  ap_memory |       bias      |     array    |
|scale_address0        | out |     4|  ap_memory |      scale      |     array    |
|scale_ce0             | out |     1|  ap_memory |      scale      |     array    |
|scale_we0             | out |     1|  ap_memory |      scale      |     array    |
|scale_d0              | out |  2048|  ap_memory |      scale      |     array    |
|m_axi_ddr_V_AWVALID   | out |     1|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_AWREADY   |  in |     1|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_AWADDR    | out |    32|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_AWID      | out |     1|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_AWLEN     | out |    32|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_AWSIZE    | out |     3|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_AWBURST   | out |     2|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_AWLOCK    | out |     2|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_AWCACHE   | out |     4|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_AWPROT    | out |     3|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_AWQOS     | out |     4|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_AWREGION  | out |     4|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_AWUSER    | out |     1|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_WVALID    | out |     1|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_WREADY    |  in |     1|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_WDATA     | out |   128|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_WSTRB     | out |    16|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_WLAST     | out |     1|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_WID       | out |     1|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_WUSER     | out |     1|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_ARVALID   | out |     1|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_ARREADY   |  in |     1|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_ARADDR    | out |    32|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_ARID      | out |     1|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_ARLEN     | out |    32|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_ARSIZE    | out |     3|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_ARBURST   | out |     2|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_ARLOCK    | out |     2|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_ARCACHE   | out |     4|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_ARPROT    | out |     3|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_ARQOS     | out |     4|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_ARREGION  | out |     4|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_ARUSER    | out |     1|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_RVALID    |  in |     1|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_RREADY    | out |     1|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_RDATA     |  in |   128|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_RLAST     |  in |     1|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_RID       |  in |     1|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_RUSER     |  in |     1|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_RRESP     |  in |     2|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_BVALID    |  in |     1|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_BREADY    | out |     1|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_BRESP     |  in |     2|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_BID       |  in |     1|    m_axi   |      ddr_V      |    pointer   |
|m_axi_ddr_V_BUSER     |  in |     1|    m_axi   |      ddr_V      |    pointer   |
|TO_r                  |  in |     5|   ap_none  |       TO_r      |    scalar    |
|offset                |  in |    20|   ap_none  |      offset     |    scalar    |
+----------------------+-----+------+------------+-----------------+--------------+

