;redcode
;assert 1
	SPL 0, <40
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV -1, <-20
	JMP -1, @-25
	SUB #270, <1
	ADD -1, <-20
	ADD -1, <-20
	JMP @72, #200
	SLT #777, 6
	CMP 12, @10
	SUB 12, @10
	MOV -1, <-20
	SLT 20, @10
	JMP <121, 106
	SUB 5, <100
	CMP @121, 103
	ADD 270, 60
	SPL 207, @101
	SPL 0, <2
	DJN -1, @-20
	SUB @121, 106
	SUB @121, 106
	SUB 12, @10
	SUB #250, 0
	SUB #250, 0
	ADD 240, 61
	CMP @127, 106
	MOV -4, <-20
	SUB #270, <1
	SUB #270, <1
	SPL <124, 106
	SUB @121, 106
	SUB -27, 0
	SPL -27
	SUB -27, 0
	SUB -27, 0
	SPL -27
	JMP @12, #200
	SLT 702, 10
	SUB #0, 0
	ADD 270, 60
	CMP -207, <-120
	ADD 270, 60
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	MOV -4, <-20
	MOV -4, <-20
	SLT 20, @10
