{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/EECS301/lab2/V/speed_counter.v " "Source file: C:/EECS301/lab2/V/speed_counter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1442928267923 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1442928267923 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/EECS301/lab2/V/speed_counter.v " "Source file: C:/EECS301/lab2/V/speed_counter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1442928267995 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1442928267995 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/EECS301/lab2/V/speed_counter.v " "Source file: C:/EECS301/lab2/V/speed_counter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1442928268065 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1442928268065 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442928270314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442928270315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 22 09:24:29 2015 " "Processing started: Tue Sep 22 09:24:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442928270315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442928270315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab2 -c eecs301_lab2 --recompile=on " "Command: quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab2 -c eecs301_lab2 --recompile=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442928270315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1442928270995 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit speedcount_pwm.v(2) " "Verilog HDL Declaration warning at speedcount_pwm.v(2): \"bit\" is SystemVerilog-2005 keyword" {  } { { "V/speedcount_pwm.v" "" { Text "C:/EECS301/lab2/V/speedcount_pwm.v" 2 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1442928291437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/speedcount_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file v/speedcount_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 speedcount_pwm " "Found entity 1: speedcount_pwm" {  } { { "V/speedcount_pwm.v" "" { Text "C:/EECS301/lab2/V/speedcount_pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442928291440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442928291440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/func.v 1 1 " "Found 1 design units, including 1 entities, in source file v/func.v" { { "Info" "ISGN_ENTITY_NAME" "1 func " "Found entity 1: func" {  } { { "V/func.v" "" { Text "C:/EECS301/lab2/V/func.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442928291442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442928291442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "V/clock_divider.v" "" { Text "C:/EECS301/lab2/V/clock_divider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442928291444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442928291444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "V/pwm.v" "" { Text "C:/EECS301/lab2/V/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442928291446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442928291446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/goal_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/goal_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 goal_counter " "Found entity 1: goal_counter" {  } { { "V/goal_counter.v" "" { Text "C:/EECS301/lab2/V/goal_counter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442928291448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442928291448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file v/flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "V/flipflop.v" "" { Text "C:/EECS301/lab2/V/flipflop.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442928291451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442928291451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "V/counter.v" "" { Text "C:/EECS301/lab2/V/counter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442928291454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442928291454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eecs301_lab2.v 1 1 " "Found 1 design units, including 1 entities, in source file eecs301_lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 eecs301_lab2 " "Found entity 1: eecs301_lab2" {  } { { "eecs301_lab2.v" "" { Text "C:/EECS301/lab2/eecs301_lab2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442928291459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442928291459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/direction_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file v/direction_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 direction_handler " "Found entity 1: direction_handler" {  } { { "V/direction_handler.v" "" { Text "C:/EECS301/lab2/V/direction_handler.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442928291461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442928291461 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "speed_counter.v(16) " "Verilog HDL Module Instantiation warning at speed_counter.v(16): ignored dangling comma in List of Port Connections" {  } { { "V/speed_counter.v" "" { Text "C:/EECS301/lab2/V/speed_counter.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1442928291463 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "speed_counter.v(36) " "Verilog HDL information at speed_counter.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "V/speed_counter.v" "" { Text "C:/EECS301/lab2/V/speed_counter.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1442928291463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/speed_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/speed_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_counter " "Found entity 1: speed_counter" {  } { { "V/speed_counter.v" "" { Text "C:/EECS301/lab2/V/speed_counter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442928291464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442928291464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_clock " "Found entity 1: reset_clock" {  } { { "V/reset_clock.v" "" { Text "C:/EECS301/lab2/V/reset_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442928291466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442928291466 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eecs301_lab2 " "Elaborating entity \"eecs301_lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1442928291536 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 eecs301_lab2.v(21) " "Output port \"HEX0\" at eecs301_lab2.v(21) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/EECS301/lab2/eecs301_lab2.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442928291542 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 eecs301_lab2.v(22) " "Output port \"HEX1\" at eecs301_lab2.v(22) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/EECS301/lab2/eecs301_lab2.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442928291542 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 eecs301_lab2.v(23) " "Output port \"HEX2\" at eecs301_lab2.v(23) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/EECS301/lab2/eecs301_lab2.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442928291542 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 eecs301_lab2.v(24) " "Output port \"HEX3\" at eecs301_lab2.v(24) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/EECS301/lab2/eecs301_lab2.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442928291543 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 eecs301_lab2.v(25) " "Output port \"HEX4\" at eecs301_lab2.v(25) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/EECS301/lab2/eecs301_lab2.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442928291543 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 eecs301_lab2.v(26) " "Output port \"HEX5\" at eecs301_lab2.v(26) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/EECS301/lab2/eecs301_lab2.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442928291543 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] eecs301_lab2.v(32) " "Output port \"LEDR\[9\]\" at eecs301_lab2.v(32) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/EECS301/lab2/eecs301_lab2.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442928291543 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B eecs301_lab2.v(38) " "Output port \"VGA_B\" at eecs301_lab2.v(38) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/EECS301/lab2/eecs301_lab2.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442928291543 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G eecs301_lab2.v(41) " "Output port \"VGA_G\" at eecs301_lab2.v(41) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/EECS301/lab2/eecs301_lab2.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442928291543 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R eecs301_lab2.v(43) " "Output port \"VGA_R\" at eecs301_lab2.v(43) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/EECS301/lab2/eecs301_lab2.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442928291543 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST eecs301_lab2.v(9) " "Output port \"ADC_CONVST\" at eecs301_lab2.v(9) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/EECS301/lab2/eecs301_lab2.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442928291543 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN eecs301_lab2.v(10) " "Output port \"ADC_DIN\" at eecs301_lab2.v(10) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/EECS301/lab2/eecs301_lab2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442928291544 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK eecs301_lab2.v(12) " "Output port \"ADC_SCLK\" at eecs301_lab2.v(12) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/EECS301/lab2/eecs301_lab2.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442928291544 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N eecs301_lab2.v(39) " "Output port \"VGA_BLANK_N\" at eecs301_lab2.v(39) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/EECS301/lab2/eecs301_lab2.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442928291544 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK eecs301_lab2.v(40) " "Output port \"VGA_CLK\" at eecs301_lab2.v(40) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/EECS301/lab2/eecs301_lab2.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442928291544 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS eecs301_lab2.v(42) " "Output port \"VGA_HS\" at eecs301_lab2.v(42) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/EECS301/lab2/eecs301_lab2.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442928291544 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N eecs301_lab2.v(44) " "Output port \"VGA_SYNC_N\" at eecs301_lab2.v(44) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/EECS301/lab2/eecs301_lab2.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442928291544 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS eecs301_lab2.v(45) " "Output port \"VGA_VS\" at eecs301_lab2.v(45) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/EECS301/lab2/eecs301_lab2.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442928291544 "|eecs301_lab2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:count " "Elaborating entity \"counter\" for hierarchy \"counter:count\"" {  } { { "eecs301_lab2.v" "count" { Text "C:/EECS301/lab2/eecs301_lab2.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442928291561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "goal_counter goal_counter:goal " "Elaborating entity \"goal_counter\" for hierarchy \"goal_counter:goal\"" {  } { { "eecs301_lab2.v" "goal" { Text "C:/EECS301/lab2/eecs301_lab2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442928291571 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 goal_counter.v(26) " "Verilog HDL assignment warning at goal_counter.v(26): truncated value with size 32 to match size of target (9)" {  } { { "V/goal_counter.v" "" { Text "C:/EECS301/lab2/V/goal_counter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1442928291572 "|eecs301_lab2|goal_counter:goal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 goal_counter.v(27) " "Verilog HDL assignment warning at goal_counter.v(27): truncated value with size 32 to match size of target (9)" {  } { { "V/goal_counter.v" "" { Text "C:/EECS301/lab2/V/goal_counter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1442928291572 "|eecs301_lab2|goal_counter:goal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:slow " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:slow\"" {  } { { "eecs301_lab2.v" "slow" { Text "C:/EECS301/lab2/eecs301_lab2.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442928291581 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 clock_divider.v(15) " "Verilog HDL assignment warning at clock_divider.v(15): truncated value with size 32 to match size of target (23)" {  } { { "V/clock_divider.v" "" { Text "C:/EECS301/lab2/V/clock_divider.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1442928291582 "|eecs301_lab2|clock_divider:slow"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_clock reset_clock:reset_clk " "Elaborating entity \"reset_clock\" for hierarchy \"reset_clock:reset_clk\"" {  } { { "eecs301_lab2.v" "reset_clk" { Text "C:/EECS301/lab2/eecs301_lab2.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442928291589 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 reset_clock.v(11) " "Verilog HDL assignment warning at reset_clock.v(11): truncated value with size 32 to match size of target (13)" {  } { { "V/reset_clock.v" "" { Text "C:/EECS301/lab2/V/reset_clock.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1442928291590 "|eecs301_lab2|reset_clock:reset_clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speedcount_pwm speedcount_pwm:sp " "Elaborating entity \"speedcount_pwm\" for hierarchy \"speedcount_pwm:sp\"" {  } { { "eecs301_lab2.v" "sp" { Text "C:/EECS301/lab2/eecs301_lab2.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442928291595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 speedcount_pwm.v(15) " "Verilog HDL assignment warning at speedcount_pwm.v(15): truncated value with size 32 to match size of target (6)" {  } { { "V/speedcount_pwm.v" "" { Text "C:/EECS301/lab2/V/speedcount_pwm.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1442928291596 "|eecs301_lab2|speedcount_pwm:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "func func:f " "Elaborating entity \"func\" for hierarchy \"func:f\"" {  } { { "eecs301_lab2.v" "f" { Text "C:/EECS301/lab2/eecs301_lab2.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442928291603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:controller " "Elaborating entity \"pwm\" for hierarchy \"pwm:controller\"" {  } { { "eecs301_lab2.v" "controller" { Text "C:/EECS301/lab2/eecs301_lab2.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442928291613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "direction_handler direction_handler:direct " "Elaborating entity \"direction_handler\" for hierarchy \"direction_handler:direct\"" {  } { { "eecs301_lab2.v" "direct" { Text "C:/EECS301/lab2/eecs301_lab2.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442928291626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_counter speed_counter:sc " "Elaborating entity \"speed_counter\" for hierarchy \"speed_counter:sc\"" {  } { { "eecs301_lab2.v" "sc" { Text "C:/EECS301/lab2/eecs301_lab2.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442928291633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 speed_counter.v(44) " "Verilog HDL assignment warning at speed_counter.v(44): truncated value with size 32 to match size of target (8)" {  } { { "V/speed_counter.v" "" { Text "C:/EECS301/lab2/V/speed_counter.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1442928291635 "|eecs301_lab2|speed_counter:sc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop speed_counter:sc\|flipflop:a0 " "Elaborating entity \"flipflop\" for hierarchy \"speed_counter:sc\|flipflop:a0\"" {  } { { "V/speed_counter.v" "a0" { Text "C:/EECS301/lab2/V/speed_counter.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442928291645 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "enable sc " "Port \"enable\" does not exist in macrofunction \"sc\"" {  } { { "eecs301_lab2.v" "sc" { Text "C:/EECS301/lab2/eecs301_lab2.v" 157 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442928291683 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1442928291693 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EECS301/lab2/eecs301_lab2.map.smsg " "Generated suppressed messages file C:/EECS301/lab2/eecs301_lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1442928291725 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 27 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "699 " "Peak virtual memory: 699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442928291853 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 22 09:24:51 2015 " "Processing ended: Tue Sep 22 09:24:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442928291853 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442928291853 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442928291853 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442928291853 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Rapid Recompile 3 s 27 s " "Quartus II Rapid Recompile was unsuccessful. 3 errors, 27 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442928292498 ""}
