# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_2.srcs/sources_1/imports/RISCV/RISCV.srcs/sources_1/new/EX_MEM.v" \
"../../../../project_2.srcs/sources_1/imports/RISCV/RISCV.srcs/sources_1/new/EX_top.v" \
"../../../../project_2.srcs/sources_1/imports/RISCV/RISCV.srcs/sources_1/new/Forwarding_unit.v" \
"../../../../project_2.srcs/sources_1/imports/RISCV/RISCV.srcs/sources_1/new/ID_EX.v" \
"../../../../project_2.srcs/sources_1/imports/RISCV/RISCV.srcs/sources_1/new/ID_decoder.v" \
"../../../../project_2.srcs/sources_1/imports/RISCV/RISCV.srcs/sources_1/new/IF_ID.v" \
"../../../../project_2.srcs/sources_1/imports/RISCV/RISCV.srcs/sources_1/new/MEM_WB.v" \
"../../../../project_2.srcs/sources_1/imports/RISCV/RISCV.srcs/sources_1/new/MEM_top.v" \
"../../../../project_2.srcs/sources_1/imports/RISCV/RISCV.srcs/sources_1/new/WB_top.v" \
"../../../../project_2.srcs/sources_1/imports/RISCV/RISCV.srcs/sources_1/new/alu.v" \
"../../../../project_2.srcs/sources_1/imports/RISCV/RISCV.srcs/sources_1/new/branch_op.v" \
"../../../../project_2.srcs/sources_1/imports/RISCV/RISCV.srcs/sources_1/new/data_mem.v" \
"../../../../project_2.srcs/sources_1/imports/RISCV/rtl/instr_memory.v" \
"../../../../project_2.srcs/sources_1/imports/RISCV/RISCV.srcs/sources_1/new/main_cpu.v" \
"../../../../project_2.srcs/sources_1/imports/RISCV/rtl/pc.v" \
"../../../../project_2.srcs/sources_1/imports/RISCV/RISCV.srcs/sources_1/new/regfile.v" \
"../../../../project_2.srcs/sim_1/imports/rtl/test_main_cpu.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
