Classic Timing Analyzer report for Accumulator-lab2
Mon May 06 14:05:43 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK50'
  7. Clock Setup: 'HAND_CLK'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                      ; To                                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.374 ns                         ; Reset                                                                                                                     ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[0]                  ; --         ; CLK50    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 14.529 ns                        ; newlcd:inst|LCD_Display:inst|LCD_RW_INT                                                                                   ; LCD_RW                                                           ; CLK50      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.740 ns                         ; DIP[1]                                                                                                                    ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; --         ; HAND_CLK ; 0            ;
; Clock Setup: 'CLK50'         ; N/A   ; None          ; 153.82 MHz ( period = 6.501 ns ) ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]                   ; CLK50      ; CLK50    ; 0            ;
; Clock Setup: 'HAND_CLK'      ; N/A   ; None          ; 416.32 MHz ( period = 2.402 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                          ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK   ; HAND_CLK ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                           ;                                                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK50           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; HAND_CLK        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK50'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                      ; To                                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 153.82 MHz ( period = 6.501 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.273 ns                ;
; N/A                                     ; 153.82 MHz ( period = 6.501 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.273 ns                ;
; N/A                                     ; 153.82 MHz ( period = 6.501 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.273 ns                ;
; N/A                                     ; 153.82 MHz ( period = 6.501 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.273 ns                ;
; N/A                                     ; 153.82 MHz ( period = 6.501 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.273 ns                ;
; N/A                                     ; 154.20 MHz ( period = 6.485 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.257 ns                ;
; N/A                                     ; 154.20 MHz ( period = 6.485 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.257 ns                ;
; N/A                                     ; 154.20 MHz ( period = 6.485 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.257 ns                ;
; N/A                                     ; 154.20 MHz ( period = 6.485 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.257 ns                ;
; N/A                                     ; 154.20 MHz ( period = 6.485 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.257 ns                ;
; N/A                                     ; 156.35 MHz ( period = 6.396 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.168 ns                ;
; N/A                                     ; 156.35 MHz ( period = 6.396 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.168 ns                ;
; N/A                                     ; 156.35 MHz ( period = 6.396 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.168 ns                ;
; N/A                                     ; 156.35 MHz ( period = 6.396 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.168 ns                ;
; N/A                                     ; 156.35 MHz ( period = 6.396 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.168 ns                ;
; N/A                                     ; 156.37 MHz ( period = 6.395 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.158 ns                ;
; N/A                                     ; 156.37 MHz ( period = 6.395 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.158 ns                ;
; N/A                                     ; 156.37 MHz ( period = 6.395 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.158 ns                ;
; N/A                                     ; 156.37 MHz ( period = 6.395 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.158 ns                ;
; N/A                                     ; 156.37 MHz ( period = 6.395 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.158 ns                ;
; N/A                                     ; 156.42 MHz ( period = 6.393 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.156 ns                ;
; N/A                                     ; 156.42 MHz ( period = 6.393 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.156 ns                ;
; N/A                                     ; 156.42 MHz ( period = 6.393 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.156 ns                ;
; N/A                                     ; 156.42 MHz ( period = 6.393 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.156 ns                ;
; N/A                                     ; 156.42 MHz ( period = 6.393 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.156 ns                ;
; N/A                                     ; 156.84 MHz ( period = 6.376 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.148 ns                ;
; N/A                                     ; 156.84 MHz ( period = 6.376 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.148 ns                ;
; N/A                                     ; 156.84 MHz ( period = 6.376 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.148 ns                ;
; N/A                                     ; 156.84 MHz ( period = 6.376 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.148 ns                ;
; N/A                                     ; 156.84 MHz ( period = 6.376 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.148 ns                ;
; N/A                                     ; 160.00 MHz ( period = 6.250 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.022 ns                ;
; N/A                                     ; 160.00 MHz ( period = 6.250 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.022 ns                ;
; N/A                                     ; 160.00 MHz ( period = 6.250 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.022 ns                ;
; N/A                                     ; 160.00 MHz ( period = 6.250 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.022 ns                ;
; N/A                                     ; 160.00 MHz ( period = 6.250 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.022 ns                ;
; N/A                                     ; 166.39 MHz ( period = 6.010 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 166.39 MHz ( period = 6.010 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 166.39 MHz ( period = 6.010 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 166.39 MHz ( period = 6.010 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 166.39 MHz ( period = 6.010 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 166.39 MHz ( period = 6.010 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 166.39 MHz ( period = 6.010 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 166.39 MHz ( period = 6.010 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 166.39 MHz ( period = 6.010 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 166.39 MHz ( period = 6.010 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 166.39 MHz ( period = 6.010 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 166.39 MHz ( period = 6.010 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 166.39 MHz ( period = 6.010 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 166.39 MHz ( period = 6.010 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 166.39 MHz ( period = 6.010 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 166.42 MHz ( period = 6.009 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.769 ns                ;
; N/A                                     ; 166.42 MHz ( period = 6.009 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.769 ns                ;
; N/A                                     ; 166.42 MHz ( period = 6.009 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.769 ns                ;
; N/A                                     ; 166.42 MHz ( period = 6.009 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.769 ns                ;
; N/A                                     ; 166.42 MHz ( period = 6.009 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.769 ns                ;
; N/A                                     ; 166.42 MHz ( period = 6.009 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.769 ns                ;
; N/A                                     ; 166.42 MHz ( period = 6.009 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.769 ns                ;
; N/A                                     ; 166.42 MHz ( period = 6.009 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.769 ns                ;
; N/A                                     ; 166.42 MHz ( period = 6.009 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.769 ns                ;
; N/A                                     ; 166.42 MHz ( period = 6.009 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.769 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 5.451 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 5.451 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 5.451 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 5.451 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 5.451 ns                ;
; N/A                                     ; 184.54 MHz ( period = 5.419 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK50      ; CLK50    ; None                        ; None                      ; 5.181 ns                ;
; N/A                                     ; 184.54 MHz ( period = 5.419 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK50      ; CLK50    ; None                        ; None                      ; 5.181 ns                ;
; N/A                                     ; 184.54 MHz ( period = 5.419 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK50      ; CLK50    ; None                        ; None                      ; 5.181 ns                ;
; N/A                                     ; 184.54 MHz ( period = 5.419 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK50      ; CLK50    ; None                        ; None                      ; 5.181 ns                ;
; N/A                                     ; 184.54 MHz ( period = 5.419 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK50      ; CLK50    ; None                        ; None                      ; 5.181 ns                ;
; N/A                                     ; 203.92 MHz ( period = 4.904 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.678 ns                ;
; N/A                                     ; 203.92 MHz ( period = 4.904 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.678 ns                ;
; N/A                                     ; 203.92 MHz ( period = 4.904 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.678 ns                ;
; N/A                                     ; 203.92 MHz ( period = 4.904 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.678 ns                ;
; N/A                                     ; 203.92 MHz ( period = 4.904 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.678 ns                ;
; N/A                                     ; 214.50 MHz ( period = 4.662 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.460 ns                ;
; N/A                                     ; 221.58 MHz ( period = 4.513 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.301 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.299 ns                ;
; N/A                                     ; 222.57 MHz ( period = 4.493 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 228.83 MHz ( period = 4.370 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 228.99 MHz ( period = 4.367 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.165 ns                ;
; N/A                                     ; 237.08 MHz ( period = 4.218 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.016 ns                ;
; N/A                                     ; 238.66 MHz ( period = 4.190 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.988 ns                ;
; N/A                                     ; 241.72 MHz ( period = 4.137 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.935 ns                ;
; N/A                                     ; 243.25 MHz ( period = 4.111 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.909 ns                ;
; N/A                                     ; 243.31 MHz ( period = 4.110 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.899 ns                ;
; N/A                                     ; 243.43 MHz ( period = 4.108 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.897 ns                ;
; N/A                                     ; 244.44 MHz ( period = 4.091 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.889 ns                ;
; N/A                                     ; 244.92 MHz ( period = 4.083 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.881 ns                ;
; N/A                                     ; 244.98 MHz ( period = 4.082 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.871 ns                ;
; N/A                                     ; 245.10 MHz ( period = 4.080 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.869 ns                ;
; N/A                                     ; 246.12 MHz ( period = 4.063 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.861 ns                ;
; N/A                                     ; 248.14 MHz ( period = 4.030 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.828 ns                ;
; N/A                                     ; 248.20 MHz ( period = 4.029 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.818 ns                ;
; N/A                                     ; 248.32 MHz ( period = 4.027 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.816 ns                ;
; N/A                                     ; 249.38 MHz ( period = 4.010 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.808 ns                ;
; N/A                                     ; 252.02 MHz ( period = 3.968 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.766 ns                ;
; N/A                                     ; 252.21 MHz ( period = 3.965 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; 253.81 MHz ( period = 3.940 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.738 ns                ;
; N/A                                     ; 254.00 MHz ( period = 3.937 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.735 ns                ;
; N/A                                     ; 256.15 MHz ( period = 3.904 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.702 ns                ;
; N/A                                     ; 257.27 MHz ( period = 3.887 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 257.47 MHz ( period = 3.884 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.682 ns                ;
; N/A                                     ; 263.37 MHz ( period = 3.797 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.595 ns                ;
; N/A                                     ; 263.44 MHz ( period = 3.796 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.585 ns                ;
; N/A                                     ; 263.57 MHz ( period = 3.794 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 264.76 MHz ( period = 3.777 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.575 ns                ;
; N/A                                     ; 273.67 MHz ( period = 3.654 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.452 ns                ;
; N/A                                     ; 273.90 MHz ( period = 3.651 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.449 ns                ;
; N/A                                     ; 273.90 MHz ( period = 3.651 ns )                    ; newlcd:inst|LCD_Display:inst|state.HOLD                                                                                   ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.447 ns                ;
; N/A                                     ; 280.50 MHz ( period = 3.565 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 3.353 ns                ;
; N/A                                     ; 280.50 MHz ( period = 3.565 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|next_command.LINE2                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.353 ns                ;
; N/A                                     ; 280.98 MHz ( period = 3.559 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 3.345 ns                ;
; N/A                                     ; 280.98 MHz ( period = 3.559 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 3.345 ns                ;
; N/A                                     ; 280.98 MHz ( period = 3.559 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 3.345 ns                ;
; N/A                                     ; 281.06 MHz ( period = 3.558 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 281.06 MHz ( period = 3.558 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 281.85 MHz ( period = 3.548 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 281.85 MHz ( period = 3.548 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst|LCD_Display:inst|next_command.LINE2                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 282.33 MHz ( period = 3.542 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 3.328 ns                ;
; N/A                                     ; 282.33 MHz ( period = 3.542 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 3.328 ns                ;
; N/A                                     ; 282.33 MHz ( period = 3.542 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 3.328 ns                ;
; N/A                                     ; 282.41 MHz ( period = 3.541 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 282.41 MHz ( period = 3.541 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.297 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.297 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.297 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.297 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.297 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.297 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.297 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.297 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.297 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.297 ns                ;
; N/A                                     ; 285.88 MHz ( period = 3.498 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 285.88 MHz ( period = 3.498 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst|LCD_Display:inst|next_command.LINE2                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 286.37 MHz ( period = 3.492 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 286.37 MHz ( period = 3.492 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 286.37 MHz ( period = 3.492 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 286.45 MHz ( period = 3.491 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 286.45 MHz ( period = 3.491 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; newlcd:inst|LCD_Display:inst|state.HOLD                                                                                   ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 293.00 MHz ( period = 3.413 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 293.00 MHz ( period = 3.413 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 293.00 MHz ( period = 3.413 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 293.00 MHz ( period = 3.413 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 293.00 MHz ( period = 3.413 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 293.00 MHz ( period = 3.413 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 293.00 MHz ( period = 3.413 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 293.00 MHz ( period = 3.413 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 293.00 MHz ( period = 3.413 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 293.00 MHz ( period = 3.413 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 295.95 MHz ( period = 3.379 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.165 ns                ;
; N/A                                     ; 295.95 MHz ( period = 3.379 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.165 ns                ;
; N/A                                     ; 295.95 MHz ( period = 3.379 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.165 ns                ;
; N/A                                     ; 295.95 MHz ( period = 3.379 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.165 ns                ;
; N/A                                     ; 295.95 MHz ( period = 3.379 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.165 ns                ;
; N/A                                     ; 295.95 MHz ( period = 3.379 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.165 ns                ;
; N/A                                     ; 295.95 MHz ( period = 3.379 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.165 ns                ;
; N/A                                     ; 295.95 MHz ( period = 3.379 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.165 ns                ;
; N/A                                     ; 295.95 MHz ( period = 3.379 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.165 ns                ;
; N/A                                     ; 295.95 MHz ( period = 3.379 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.165 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.097 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.097 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.097 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.097 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.097 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.097 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.097 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.097 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.097 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.097 ns                ;
; N/A                                     ; 303.77 MHz ( period = 3.292 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 303.77 MHz ( period = 3.292 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 303.77 MHz ( period = 3.292 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; CLK50      ; CLK50    ; None                        ; None                      ; 1.289 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK50      ; CLK50    ; None                        ; None                      ; 1.286 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK50      ; CLK50    ; None                        ; None                      ; 1.279 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK50      ; CLK50    ; None                        ; None                      ; 1.276 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                           ;                                                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'HAND_CLK'                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                             ; To                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 416.32 MHz ( period = 2.402 ns )               ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; 416.49 MHz ( period = 2.401 ns )               ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 2.187 ns                ;
; N/A   ; 416.67 MHz ( period = 2.400 ns )               ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 2.186 ns                ;
; N/A   ; 417.36 MHz ( period = 2.396 ns )               ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 2.182 ns                ;
; N/A   ; 438.60 MHz ( period = 2.280 ns )               ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 2.066 ns                ;
; N/A   ; 438.79 MHz ( period = 2.279 ns )               ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 2.065 ns                ;
; N/A   ; 438.98 MHz ( period = 2.278 ns )               ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 2.064 ns                ;
; N/A   ; 439.75 MHz ( period = 2.274 ns )               ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 2.060 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.833 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.831 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.827 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.758 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.636 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.540 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.401 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.373 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.281 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.279 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.275 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.260 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.245 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.085 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.043 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 0.963 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 0.850 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 0.821 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                      ;
+-------+--------------+------------+--------+------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                               ; To Clock ;
+-------+--------------+------------+--------+------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.374 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                  ; CLK50    ;
; N/A   ; None         ; 5.374 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                  ; CLK50    ;
; N/A   ; None         ; 5.374 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                  ; CLK50    ;
; N/A   ; None         ; 5.374 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                  ; CLK50    ;
; N/A   ; None         ; 5.374 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                  ; CLK50    ;
; N/A   ; None         ; 5.374 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                  ; CLK50    ;
; N/A   ; None         ; 5.374 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[4]                  ; CLK50    ;
; N/A   ; None         ; 5.374 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                  ; CLK50    ;
; N/A   ; None         ; 5.374 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[1]                  ; CLK50    ;
; N/A   ; None         ; 5.374 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[0]                  ; CLK50    ;
; N/A   ; None         ; 4.925 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[11]                 ; CLK50    ;
; N/A   ; None         ; 4.925 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[15]                 ; CLK50    ;
; N/A   ; None         ; 4.925 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[14]                 ; CLK50    ;
; N/A   ; None         ; 4.925 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[18]                 ; CLK50    ;
; N/A   ; None         ; 4.925 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[19]                 ; CLK50    ;
; N/A   ; None         ; 4.925 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[17]                 ; CLK50    ;
; N/A   ; None         ; 4.925 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[16]                 ; CLK50    ;
; N/A   ; None         ; 4.925 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                 ; CLK50    ;
; N/A   ; None         ; 4.925 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[12]                 ; CLK50    ;
; N/A   ; None         ; 4.925 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]                 ; CLK50    ;
; N/A   ; None         ; 3.512 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_400HZ                           ; CLK50    ;
; N/A   ; None         ; 1.314 ns   ; DIP[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK ;
; N/A   ; None         ; 1.313 ns   ; DIP[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK ;
; N/A   ; None         ; 1.312 ns   ; DIP[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK ;
; N/A   ; None         ; 1.308 ns   ; DIP[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK ;
; N/A   ; None         ; 1.274 ns   ; DIP[1] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK ;
; N/A   ; None         ; 1.273 ns   ; DIP[1] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK ;
; N/A   ; None         ; 1.272 ns   ; DIP[1] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK ;
; N/A   ; None         ; 1.268 ns   ; DIP[1] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK ;
; N/A   ; None         ; 0.924 ns   ; DIP[2] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK ;
; N/A   ; None         ; 0.923 ns   ; DIP[2] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK ;
; N/A   ; None         ; 0.922 ns   ; DIP[2] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK ;
; N/A   ; None         ; 0.918 ns   ; DIP[2] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK ;
; N/A   ; None         ; 0.884 ns   ; DIP[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK ;
; N/A   ; None         ; 0.844 ns   ; DIP[1] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK ;
; N/A   ; None         ; 0.778 ns   ; DIP[3] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK ;
; N/A   ; None         ; 0.777 ns   ; DIP[3] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK ;
; N/A   ; None         ; 0.776 ns   ; DIP[3] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK ;
; N/A   ; None         ; 0.772 ns   ; DIP[3] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK ;
; N/A   ; None         ; 0.527 ns   ; DIP[3] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK ;
; N/A   ; None         ; 0.494 ns   ; DIP[2] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK ;
; N/A   ; None         ; 0.211 ns   ; DIP[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; HAND_CLK ;
; N/A   ; None         ; 0.171 ns   ; DIP[1] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; HAND_CLK ;
; N/A   ; None         ; 0.163 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                       ; CLK50    ;
; N/A   ; None         ; 0.163 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                       ; CLK50    ;
; N/A   ; None         ; 0.163 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                       ; CLK50    ;
; N/A   ; None         ; 0.163 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                       ; CLK50    ;
; N/A   ; None         ; 0.163 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                       ; CLK50    ;
; N/A   ; None         ; -0.159 ns  ; DIP[2] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; HAND_CLK ;
; N/A   ; None         ; -0.217 ns  ; DIP[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; HAND_CLK ;
; N/A   ; None         ; -0.217 ns  ; DIP[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; HAND_CLK ;
; N/A   ; None         ; -0.510 ns  ; DIP[1] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; HAND_CLK ;
+-------+--------------+------------+--------+------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------+
; tco                                                                                                       ;
+-------+--------------+------------+------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                           ; To      ; From Clock ;
+-------+--------------+------------+------------------------------------------------+---------+------------+
; N/A   ; None         ; 14.529 ns  ; newlcd:inst|LCD_Display:inst|LCD_RW_INT        ; LCD_RW  ; CLK50      ;
; N/A   ; None         ; 14.491 ns  ; newlcd:inst|LCD_Display:inst|LCD_RW_INT        ; DBUS[0] ; CLK50      ;
; N/A   ; None         ; 14.491 ns  ; newlcd:inst|LCD_Display:inst|LCD_RW_INT        ; DBUS[1] ; CLK50      ;
; N/A   ; None         ; 14.491 ns  ; newlcd:inst|LCD_Display:inst|LCD_RW_INT        ; DBUS[2] ; CLK50      ;
; N/A   ; None         ; 14.491 ns  ; newlcd:inst|LCD_Display:inst|LCD_RW_INT        ; DBUS[3] ; CLK50      ;
; N/A   ; None         ; 14.491 ns  ; newlcd:inst|LCD_Display:inst|LCD_RW_INT        ; DBUS[6] ; CLK50      ;
; N/A   ; None         ; 14.481 ns  ; newlcd:inst|LCD_Display:inst|LCD_RW_INT        ; DBUS[5] ; CLK50      ;
; N/A   ; None         ; 14.476 ns  ; newlcd:inst|LCD_Display:inst|LCD_RW_INT        ; DBUS[7] ; CLK50      ;
; N/A   ; None         ; 14.471 ns  ; newlcd:inst|LCD_Display:inst|LCD_RW_INT        ; DBUS[4] ; CLK50      ;
; N/A   ; None         ; 14.099 ns  ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[4] ; DBUS[4] ; CLK50      ;
; N/A   ; None         ; 14.050 ns  ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] ; DBUS[3] ; CLK50      ;
; N/A   ; None         ; 14.010 ns  ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[6] ; DBUS[6] ; CLK50      ;
; N/A   ; None         ; 13.751 ns  ; newlcd:inst|LCD_Display:inst|LCD_E             ; LCD_E   ; CLK50      ;
; N/A   ; None         ; 13.629 ns  ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[1] ; DBUS[1] ; CLK50      ;
; N/A   ; None         ; 13.613 ns  ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[5] ; DBUS[5] ; CLK50      ;
; N/A   ; None         ; 13.522 ns  ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[7] ; DBUS[7] ; CLK50      ;
; N/A   ; None         ; 13.105 ns  ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[2] ; DBUS[2] ; CLK50      ;
; N/A   ; None         ; 12.599 ns  ; newlcd:inst|LCD_Display:inst|LCD_RS            ; LCD_RS  ; CLK50      ;
; N/A   ; None         ; 12.510 ns  ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[0] ; DBUS[0] ; CLK50      ;
+-------+--------------+------------+------------------------------------------------+---------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                             ;
+---------------+-------------+-----------+--------+------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                                               ; To Clock ;
+---------------+-------------+-----------+--------+------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.740 ns  ; DIP[1] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; HAND_CLK ;
; N/A           ; None        ; 0.447 ns  ; DIP[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; HAND_CLK ;
; N/A           ; None        ; 0.447 ns  ; DIP[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; HAND_CLK ;
; N/A           ; None        ; 0.389 ns  ; DIP[2] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; HAND_CLK ;
; N/A           ; None        ; 0.067 ns  ; Reset  ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                       ; CLK50    ;
; N/A           ; None        ; 0.067 ns  ; Reset  ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                       ; CLK50    ;
; N/A           ; None        ; 0.067 ns  ; Reset  ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                       ; CLK50    ;
; N/A           ; None        ; 0.067 ns  ; Reset  ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                       ; CLK50    ;
; N/A           ; None        ; 0.067 ns  ; Reset  ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                       ; CLK50    ;
; N/A           ; None        ; 0.059 ns  ; DIP[1] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; HAND_CLK ;
; N/A           ; None        ; 0.019 ns  ; DIP[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; HAND_CLK ;
; N/A           ; None        ; -0.019 ns ; DIP[2] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK ;
; N/A           ; None        ; -0.297 ns ; DIP[3] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK ;
; N/A           ; None        ; -0.347 ns ; DIP[1] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK ;
; N/A           ; None        ; -0.387 ns ; DIP[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK ;
; N/A           ; None        ; -0.445 ns ; DIP[2] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK ;
; N/A           ; None        ; -0.449 ns ; DIP[2] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK ;
; N/A           ; None        ; -0.450 ns ; DIP[2] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK ;
; N/A           ; None        ; -0.451 ns ; DIP[2] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK ;
; N/A           ; None        ; -0.542 ns ; DIP[3] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK ;
; N/A           ; None        ; -0.546 ns ; DIP[3] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK ;
; N/A           ; None        ; -0.547 ns ; DIP[3] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK ;
; N/A           ; None        ; -0.548 ns ; DIP[3] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK ;
; N/A           ; None        ; -0.773 ns ; DIP[1] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK ;
; N/A           ; None        ; -0.777 ns ; DIP[1] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK ;
; N/A           ; None        ; -0.778 ns ; DIP[1] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK ;
; N/A           ; None        ; -0.779 ns ; DIP[1] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK ;
; N/A           ; None        ; -0.813 ns ; DIP[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK ;
; N/A           ; None        ; -0.817 ns ; DIP[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK ;
; N/A           ; None        ; -0.818 ns ; DIP[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK ;
; N/A           ; None        ; -0.819 ns ; DIP[0] ; Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK ;
; N/A           ; None        ; -3.282 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_400HZ                           ; CLK50    ;
; N/A           ; None        ; -4.695 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[11]                 ; CLK50    ;
; N/A           ; None        ; -4.695 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[15]                 ; CLK50    ;
; N/A           ; None        ; -4.695 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[14]                 ; CLK50    ;
; N/A           ; None        ; -4.695 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[18]                 ; CLK50    ;
; N/A           ; None        ; -4.695 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[19]                 ; CLK50    ;
; N/A           ; None        ; -4.695 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[17]                 ; CLK50    ;
; N/A           ; None        ; -4.695 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[16]                 ; CLK50    ;
; N/A           ; None        ; -4.695 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                 ; CLK50    ;
; N/A           ; None        ; -4.695 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[12]                 ; CLK50    ;
; N/A           ; None        ; -4.695 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]                 ; CLK50    ;
; N/A           ; None        ; -5.144 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                  ; CLK50    ;
; N/A           ; None        ; -5.144 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                  ; CLK50    ;
; N/A           ; None        ; -5.144 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                  ; CLK50    ;
; N/A           ; None        ; -5.144 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                  ; CLK50    ;
; N/A           ; None        ; -5.144 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                  ; CLK50    ;
; N/A           ; None        ; -5.144 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                  ; CLK50    ;
; N/A           ; None        ; -5.144 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[4]                  ; CLK50    ;
; N/A           ; None        ; -5.144 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                  ; CLK50    ;
; N/A           ; None        ; -5.144 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[1]                  ; CLK50    ;
; N/A           ; None        ; -5.144 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[0]                  ; CLK50    ;
+---------------+-------------+-----------+--------+------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 06 14:05:43 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Accumulator-lab2 -c Accumulator-lab2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK50" is an undefined clock
    Info: Assuming node "HAND_CLK" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "newlcd:inst|LCD_Display:inst|CLK_400HZ" as buffer
Info: Clock "CLK50" has Internal fmax of 153.82 MHz between source memory "newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0" and destination register "newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]" (period= 6.501 ns)
    Info: + Longest memory to register delay is 6.273 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y19; Fanout = 8; MEM Node = 'newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y19; Fanout = 3; MEM Node = 'newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4]'
        Info: 3: + IC(0.685 ns) + CELL(0.398 ns) = 4.076 ns; Loc. = LCCOMB_X53_Y19_N18; Fanout = 9; COMB Node = 'newlcd:inst|LCD_Display:inst|Equal0~0'
        Info: 4: + IC(0.290 ns) + CELL(0.150 ns) = 4.516 ns; Loc. = LCCOMB_X53_Y19_N16; Fanout = 4; COMB Node = 'newlcd:inst|LCD_Display:inst|Next_Char[3]~6'
        Info: 5: + IC(0.296 ns) + CELL(0.438 ns) = 5.250 ns; Loc. = LCCOMB_X53_Y19_N14; Fanout = 1; COMB Node = 'newlcd:inst|LCD_Display:inst|Add1~0'
        Info: 6: + IC(0.248 ns) + CELL(0.275 ns) = 5.773 ns; Loc. = LCCOMB_X53_Y19_N2; Fanout = 1; COMB Node = 'newlcd:inst|LCD_Display:inst|Selector6~3'
        Info: 7: + IC(0.266 ns) + CELL(0.150 ns) = 6.189 ns; Loc. = LCCOMB_X53_Y19_N26; Fanout = 1; COMB Node = 'newlcd:inst|LCD_Display:inst|Selector6~4'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 6.273 ns; Loc. = LCFF_X53_Y19_N27; Fanout = 2; REG Node = 'newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]'
        Info: Total cell delay = 4.488 ns ( 71.54 % )
        Info: Total interconnect delay = 1.785 ns ( 28.46 % )
    Info: - Smallest clock skew is -0.055 ns
        Info: + Shortest clock path from clock "CLK50" to destination register is 6.827 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'
            Info: 2: + IC(1.779 ns) + CELL(0.787 ns) = 3.565 ns; Loc. = LCFF_X50_Y20_N25; Fanout = 2; REG Node = 'newlcd:inst|LCD_Display:inst|CLK_400HZ'
            Info: 3: + IC(1.708 ns) + CELL(0.000 ns) = 5.273 ns; Loc. = CLKCTRL_G5; Fanout = 44; COMB Node = 'newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl'
            Info: 4: + IC(1.017 ns) + CELL(0.537 ns) = 6.827 ns; Loc. = LCFF_X53_Y19_N27; Fanout = 2; REG Node = 'newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]'
            Info: Total cell delay = 2.323 ns ( 34.03 % )
            Info: Total interconnect delay = 4.504 ns ( 65.97 % )
        Info: - Longest clock path from clock "CLK50" to source memory is 6.882 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'
            Info: 2: + IC(1.779 ns) + CELL(0.787 ns) = 3.565 ns; Loc. = LCFF_X50_Y20_N25; Fanout = 2; REG Node = 'newlcd:inst|LCD_Display:inst|CLK_400HZ'
            Info: 3: + IC(1.708 ns) + CELL(0.000 ns) = 5.273 ns; Loc. = CLKCTRL_G5; Fanout = 44; COMB Node = 'newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl'
            Info: 4: + IC(0.948 ns) + CELL(0.661 ns) = 6.882 ns; Loc. = M4K_X52_Y19; Fanout = 8; MEM Node = 'newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 2.447 ns ( 35.56 % )
            Info: Total interconnect delay = 4.435 ns ( 64.44 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "HAND_CLK" has Internal fmax of 416.32 MHz between source register "Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0]" and destination register "Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6]" (period= 2.402 ns)
    Info: + Longest register to register delay is 2.188 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y19_N17; Fanout = 4; REG Node = 'Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 2: + IC(0.320 ns) + CELL(0.275 ns) = 0.595 ns; Loc. = LCCOMB_X55_Y19_N6; Fanout = 3; COMB Node = 'Accumulator:inst38|Adder8_4bits:inst|FA:inst1|inst7~0'
        Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 0.996 ns; Loc. = LCCOMB_X55_Y19_N0; Fanout = 2; COMB Node = 'Accumulator:inst38|Adder8_4bits:inst|FA:inst2|inst7~0'
        Info: 4: + IC(0.258 ns) + CELL(0.420 ns) = 1.674 ns; Loc. = LCCOMB_X55_Y19_N28; Fanout = 4; COMB Node = 'Accumulator:inst38|Adder8_4bits:inst|FA:inst3|inst7~0'
        Info: 5: + IC(0.280 ns) + CELL(0.150 ns) = 2.104 ns; Loc. = LCCOMB_X55_Y19_N2; Fanout = 1; COMB Node = 'Accumulator:inst38|Adder8_4bits:inst|HA:inst6|inst'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.188 ns; Loc. = LCFF_X55_Y19_N3; Fanout = 3; REG Node = 'Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6]'
        Info: Total cell delay = 1.079 ns ( 49.31 % )
        Info: Total interconnect delay = 1.109 ns ( 50.69 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "HAND_CLK" to destination register is 2.593 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'HAND_CLK'
            Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'HAND_CLK~clk_delay_ctrl'
            Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'HAND_CLK~clkctrl'
            Info: 4: + IC(1.018 ns) + CELL(0.537 ns) = 2.593 ns; Loc. = LCFF_X55_Y19_N3; Fanout = 3; REG Node = 'Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6]'
            Info: Total cell delay = 1.534 ns ( 59.16 % )
            Info: Total interconnect delay = 1.059 ns ( 40.84 % )
        Info: - Longest clock path from clock "HAND_CLK" to source register is 2.593 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'HAND_CLK'
            Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'HAND_CLK~clk_delay_ctrl'
            Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'HAND_CLK~clkctrl'
            Info: 4: + IC(1.018 ns) + CELL(0.537 ns) = 2.593 ns; Loc. = LCFF_X55_Y19_N17; Fanout = 4; REG Node = 'Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 1.534 ns ( 59.16 % )
            Info: Total interconnect delay = 1.059 ns ( 40.84 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]" (data pin = "Reset", clock pin = "CLK50") is 5.374 ns
    Info: + Longest pin to register delay is 8.081 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 49; PIN Node = 'Reset'
        Info: 2: + IC(5.739 ns) + CELL(0.275 ns) = 6.876 ns; Loc. = LCCOMB_X51_Y20_N22; Fanout = 20; COMB Node = 'newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[18]~50'
        Info: 3: + IC(0.695 ns) + CELL(0.510 ns) = 8.081 ns; Loc. = LCFF_X51_Y21_N31; Fanout = 3; REG Node = 'newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]'
        Info: Total cell delay = 1.647 ns ( 20.38 % )
        Info: Total interconnect delay = 6.434 ns ( 79.62 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK50" to destination register is 2.671 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'CLK50~clkctrl'
        Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X51_Y21_N31; Fanout = 3; REG Node = 'newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]'
        Info: Total cell delay = 1.536 ns ( 57.51 % )
        Info: Total interconnect delay = 1.135 ns ( 42.49 % )
Info: tco from clock "CLK50" to destination pin "LCD_RW" through register "newlcd:inst|LCD_Display:inst|LCD_RW_INT" is 14.529 ns
    Info: + Longest clock path from clock "CLK50" to source register is 6.828 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'
        Info: 2: + IC(1.779 ns) + CELL(0.787 ns) = 3.565 ns; Loc. = LCFF_X50_Y20_N25; Fanout = 2; REG Node = 'newlcd:inst|LCD_Display:inst|CLK_400HZ'
        Info: 3: + IC(1.708 ns) + CELL(0.000 ns) = 5.273 ns; Loc. = CLKCTRL_G5; Fanout = 44; COMB Node = 'newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl'
        Info: 4: + IC(1.018 ns) + CELL(0.537 ns) = 6.828 ns; Loc. = LCFF_X54_Y19_N9; Fanout = 9; REG Node = 'newlcd:inst|LCD_Display:inst|LCD_RW_INT'
        Info: Total cell delay = 2.323 ns ( 34.02 % )
        Info: Total interconnect delay = 4.505 ns ( 65.98 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.451 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y19_N9; Fanout = 9; REG Node = 'newlcd:inst|LCD_Display:inst|LCD_RW_INT'
        Info: 2: + IC(4.819 ns) + CELL(2.632 ns) = 7.451 ns; Loc. = PIN_K4; Fanout = 0; PIN Node = 'LCD_RW'
        Info: Total cell delay = 2.632 ns ( 35.32 % )
        Info: Total interconnect delay = 4.819 ns ( 64.68 % )
Info: th for register "Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1]" (data pin = "DIP[1]", clock pin = "HAND_CLK") is 0.740 ns
    Info: + Longest clock path from clock "HAND_CLK" to destination register is 2.593 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'HAND_CLK'
        Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'HAND_CLK~clk_delay_ctrl'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'HAND_CLK~clkctrl'
        Info: 4: + IC(1.018 ns) + CELL(0.537 ns) = 2.593 ns; Loc. = LCFF_X55_Y19_N23; Fanout = 3; REG Node = 'Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 1.534 ns ( 59.16 % )
        Info: Total interconnect delay = 1.059 ns ( 40.84 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.119 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; PIN Node = 'DIP[1]'
        Info: 2: + IC(0.886 ns) + CELL(0.150 ns) = 2.035 ns; Loc. = LCCOMB_X55_Y19_N22; Fanout = 1; COMB Node = 'Accumulator:inst38|Adder8_4bits:inst|FA:inst1|inst4~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.119 ns; Loc. = LCFF_X55_Y19_N23; Fanout = 3; REG Node = 'Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 1.233 ns ( 58.19 % )
        Info: Total interconnect delay = 0.886 ns ( 41.81 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 214 megabytes
    Info: Processing ended: Mon May 06 14:05:43 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


