<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="matmul_partition" language="clc" hwCtrl="ap_ctrl_chain" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="rw" src_name="in1" src_type="int const *" src_isptr="1" src_bitwidth="32" src_size_or_depth="1" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="32" hw_size_or_depth="0" offset_bundle_interface="S_AXILite" offset_bundle_interface_name="control" offset="0x10"/>
      <arg id="1" access_type="rw" src_name="in2" src_type="int const *" src_isptr="1" src_bitwidth="32" src_size_or_depth="1" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="32" hw_size_or_depth="0" offset_bundle_interface="S_AXILite" offset_bundle_interface_name="control" offset="0x1C"/>
      <arg id="2" access_type="rw" src_name="out_r" src_type="int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="32" hw_size_or_depth="0" offset_bundle_interface="S_AXILite" offset_bundle_interface_name="control" offset="0x28"/>
      <arg id="3" access_type="r" src_name="dim" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1"/>
    </args>
    <return src_type="void" src_bitwidth="0" hw_interface="" hw_name="" hw_bitwidth="0" offset="0x0"/>
  </kernel>
</root>
