Record=SubProject|ProjectPath=LedChaser\LedChaser.PrjEmb
Record=SheetSymbol|SourceDocument=FPGA_Memec_Virtex2_V2MB1000_Rev3_Dev_Kit.SchDoc|Designator=U_8X8PWM|SchDesignator=U_8X8PWM|FileName=8X8PWM.SchDoc
Record=SheetSymbol|SourceDocument=8X8PWM.SchDoc|Designator=U_PWM0|SchDesignator=U_PWM0|FileName=PWM.SchDoc
Record=SheetSymbol|SourceDocument=8X8PWM.SchDoc|Designator=U_PWM1|SchDesignator=U_PWM1|FileName=PWM.SchDoc
Record=SheetSymbol|SourceDocument=8X8PWM.SchDoc|Designator=U_PWM2|SchDesignator=U_PWM2|FileName=PWM.SchDoc
Record=SheetSymbol|SourceDocument=8X8PWM.SchDoc|Designator=U_PWM3|SchDesignator=U_PWM3|FileName=PWM.SchDoc
Record=SheetSymbol|SourceDocument=8X8PWM.SchDoc|Designator=U_PWM4|SchDesignator=U_PWM4|FileName=PWM.SchDoc
Record=SheetSymbol|SourceDocument=8X8PWM.SchDoc|Designator=U_PWM5|SchDesignator=U_PWM5|FileName=PWM.SchDoc
Record=SheetSymbol|SourceDocument=8X8PWM.SchDoc|Designator=U_PWM6|SchDesignator=U_PWM6|FileName=PWM.SchDoc
Record=SheetSymbol|SourceDocument=8X8PWM.SchDoc|Designator=U_PWM7|SchDesignator=U_PWM7|FileName=PWM.SchDoc
Record=TopLevelDocument|FileName=FPGA_Memec_Virtex2_V2MB1000_Rev3_Dev_Kit.SchDoc
Record=NEXUS_CORE|ComponentDesignator=P1|BaseComponentDesignator=P1|DocumentName=FPGA_Memec_Virtex2_V2MB1000_Rev3_Dev_Kit.SchDoc|LibraryReference=TSK51A_D|SubProjectPath=LedChaser\LedChaser.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=EQYPCNDN|Description=TSK51A OCD Microprocessor|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|Comment=TSK51A_D|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=TSK51A_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Protel Footprint= |Published=18/12/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=M1|BaseComponentDesignator=M1|DocumentName=FPGA_Memec_Virtex2_V2MB1000_Rev3_Dev_Kit.SchDoc|LibraryReference=RAMS_8x1K|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=KASVLJNE|Description=Single Port RAM|Comment=RAMS_8x1K|Component Kind=Standard|Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x1K|Memory_ByteWrites=False|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=1024|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Protel Footprint= |Published=11/10/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=M1|DocumentName=FPGA_Memec_Virtex2_V2MB1000_Rev3_Dev_Kit.SchDoc|LibraryReference=RAMS_8x1K|SubProjectPath= |Configuration= |Description=Single Port RAM|SubPartUniqueId1=KASVLJNE|SubPartDocPath1=FPGA_Memec_Virtex2_V2MB1000_Rev3_Dev_Kit.SchDoc|Comment=RAMS_8x1K|Component Kind=Standard|Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x1K|Memory_ByteWrites=False|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=1024|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Protel Footprint= |Published=11/10/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=P1|DocumentName=FPGA_Memec_Virtex2_V2MB1000_Rev3_Dev_Kit.SchDoc|LibraryReference=TSK51A_D|SubProjectPath=LedChaser\LedChaser.PrjEmb|Configuration= |Description=TSK51A OCD Microprocessor|SubPartUniqueId1=EQYPCNDN|SubPartDocPath1=FPGA_Memec_Virtex2_V2MB1000_Rev3_Dev_Kit.SchDoc|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|Comment=TSK51A_D|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=TSK51A_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Protel Footprint= |Published=18/12/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=Configuration|Name=XC2V1000 - 4FG456C|DeviceName=XC2V1000-4FG456C
