digraph "CFG for '_Z9cu_dividePffi' function" {
	label="CFG for '_Z9cu_dividePffi' function";

	Node0x45c6350 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = getelementptr inbounds i8, i8 addrspace(4)* %6, i64 12\l  %12 = bitcast i8 addrspace(4)* %11 to i32 addrspace(4)*\l  %13 = load i32, i32 addrspace(4)* %12, align 4, !tbaa !7\l  %14 = mul i32 %5, %10\l  %15 = add i32 %14, %4\l  %16 = udiv i32 %13, %10\l  %17 = mul i32 %16, %10\l  %18 = icmp ugt i32 %13, %17\l  %19 = zext i1 %18 to i32\l  %20 = add i32 %16, %19\l  %21 = mul i32 %20, %10\l  %22 = icmp slt i32 %15, %2\l  br i1 %22, label %23, label %31\l|{<s0>T|<s1>F}}"];
	Node0x45c6350:s0 -> Node0x45c70b0;
	Node0x45c6350:s1 -> Node0x45c8960;
	Node0x45c70b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%23:\l23:                                               \l  %24 = phi i32 [ %29, %23 ], [ %15, %3 ]\l  %25 = sext i32 %24 to i64\l  %26 = getelementptr inbounds float, float addrspace(1)* %0, i64 %25\l  %27 = load float, float addrspace(1)* %26, align 4, !tbaa !16\l  %28 = fdiv contract float %27, %1\l  store float %28, float addrspace(1)* %26, align 4, !tbaa !16\l  %29 = add nsw i32 %24, %21\l  %30 = icmp slt i32 %29, %2\l  br i1 %30, label %23, label %31, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x45c70b0:s0 -> Node0x45c70b0;
	Node0x45c70b0:s1 -> Node0x45c8960;
	Node0x45c8960 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%31:\l31:                                               \l  ret void\l}"];
}
