Info: constrained 'clk' to bel 'X0/Y8/io1'
Info: constrained 'oled_cs' to bel 'X13/Y9/io0'
Info: constrained 'oled_clk' to bel 'X0/Y13/io1'
Info: constrained 'oled_mosi' to bel 'X13/Y11/io0'
Info: constrained 'oled_dc' to bel 'X0/Y8/io0'
Info: constrained 'reset' to bel 'X0/Y13/io0'
Warning: unmatched constraint 'LED' (on line 8)
Info: constrained 'RX' to bel 'X7/Y17/io0'
Info: constrained 'TX' to bel 'X6/Y17/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      327 LCs used as LUT4 only
Info:      193 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       71 LCs used as DFF only
Info: Packing carries..
Info:       13 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        4 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk$SB_IO_IN (fanout 190)
Info: promoting oled_clk$SB_IO_OUT (fanout 76)
Info: promoting driver.current_byte_pos_SB_DFFN_Q_1_D_SB_LUT4_O_I3[1] [reset] (fanout 25)
Info: promoting ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I2[0] [reset] (fanout 16)
Info: promoting driver.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] [cen] (fanout 25)
Info: promoting driver.enable_SB_DFFE_Q_E_SB_LUT4_I3_O [cen] (fanout 24)
Info: promoting $PACKER_GND_NET (fanout 2)
Info: Constraining chains...
Info:       23 LCs used to legalise carry chains.
Info: Checksum: 0xcd3803d0

Info: Device utilisation:
Info: 	         ICESTORM_LC:     625/   1280    48%
Info: 	        ICESTORM_RAM:       2/     16    12%
Info: 	               SB_IO:       8/    112     7%
Info: 	               SB_GB:       7/      8    87%
Info: 	        ICESTORM_PLL:       0/      1     0%
Info: 	         SB_WARMBOOT:       0/      1     0%

Info: Placed 8 cells based on constraints.
Info: Creating initial analytic placement for 476 cells, random placement wirelen = 7363.
Info:     at initial placer iter 0, wirelen = 158
Info:     at initial placer iter 1, wirelen = 107
Info:     at initial placer iter 2, wirelen = 119
Info:     at initial placer iter 3, wirelen = 142
Info: Running main analytical placer, max placement attempts per cell = 51520.
Info:     at iteration #1, type ALL: wirelen solved = 109, spread = 1703, legal = 2339; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 141, spread = 1507, legal = 1965; time = 0.01s
Info:     at iteration #3, type ALL: wirelen solved = 175, spread = 1636, legal = 2246; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 247, spread = 1465, legal = 2012; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 315, spread = 1595, legal = 2024; time = 0.01s
Info:     at iteration #6, type ALL: wirelen solved = 344, spread = 1582, legal = 2057; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 320, spread = 1434, legal = 2092; time = 0.01s
Info: HeAP Placer Time: 0.10s
Info:   of which solving equations: 0.07s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.01s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 276, wirelen = 1965
Info:   at iteration #5: temp = 0.000000, timing cost = 253, wirelen = 1527
Info:   at iteration #10: temp = 0.000000, timing cost = 271, wirelen = 1409
Info:   at iteration #15: temp = 0.000000, timing cost = 256, wirelen = 1329
Info:   at iteration #20: temp = 0.000000, timing cost = 281, wirelen = 1293
Info:   at iteration #25: temp = 0.000000, timing cost = 244, wirelen = 1242
Info:   at iteration #28: temp = 0.000000, timing cost = 250, wirelen = 1220 
Info: SA placement time 0.33s

Info: Max frequency for clock 'oled_clk$SB_IO_OUT_$glb_clk': 67.86 MHz (PASS at 48.00 MHz)
Info: Max frequency for clock       'clk$SB_IO_IN_$glb_clk': 88.62 MHz (PASS at 48.00 MHz)

Info: Clock '$PACKER_GND_NET_$glb_clk' has no interior paths

Info: Max delay <async>                             -> posedge clk$SB_IO_IN_$glb_clk      : 1.36 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk       -> <async>                            : 4.26 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk       -> negedge oled_clk$SB_IO_OUT_$glb_clk: 7.14 ns
Info: Max delay negedge oled_clk$SB_IO_OUT_$glb_clk -> <async>                            : 5.00 ns
Info: Max delay negedge oled_clk$SB_IO_OUT_$glb_clk -> posedge clk$SB_IO_IN_$glb_clk      : 9.51 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [  6097,   6742) |**+
Info: [  6742,   7387) |**+
Info: [  7387,   8032) |********+
Info: [  8032,   8677) |********** 
Info: [  8677,   9322) |*****+
Info: [  9322,   9967) |*****+
Info: [  9967,  10612) |*************************+
Info: [ 10612,  11257) |******************+
Info: [ 11257,  11902) |*********+
Info: [ 11902,  12547) |***********+
Info: [ 12547,  13192) |*****+
Info: [ 13192,  13837) |*********************+
Info: [ 13837,  14482) |********************+
Info: [ 14482,  15127) |**********************************+
Info: [ 15127,  15772) |**********************+
Info: [ 15772,  16417) |**********************************+
Info: [ 16417,  17062) |****************************+
Info: [ 17062,  17707) |*********************************+
Info: [ 17707,  18352) |**************************+
Info: [ 18352,  18997) |************************************************************ 
Info: Checksum: 0x192d0285

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1939 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      222        760 |  222   760 |      1187|       0.10       0.10|
Info:       2000 |      466       1423 |  244   663 |       477|       0.06       0.15|
Info:       2604 |      582       1893 |  116   470 |         0|       0.04       0.19|
Info: Routing complete.
Info: Router1 time 0.19s
Info: Checksum: 0xa7c79a83

Info: Critical path report for clock 'oled_clk$SB_IO_OUT_$glb_clk' (negedge -> negedge):
Info:       type curr  total name
Info:   clk-to-q  0.80  0.80 Source driver.y_SB_DFFNESR_Q_6_D_SB_LUT4_O_LC.O
Info:    routing  1.88  2.67 Net y[0] (1,9) -> (4,11)
Info:                          Sink mem.mem.0.0_RADDR_1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_1_LC.I3
Info:                          Defined in:
Info:                               ./top.v:60.12-60.13
Info:      logic  0.47  3.14 Source mem.mem.0.0_RADDR_1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_1_LC.O
Info:    routing  1.88  5.02 Net mem.mem.0.0_RADDR_1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2] (4,11) -> (2,8)
Info:                          Sink mem.mem.0.0_RADDR_1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.47  5.48 Source mem.mem.0.0_RADDR_1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_LC.O
Info:    routing  0.87  6.35 Net driver.x_SB_DFFNESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] (2,8) -> (2,8)
Info:                          Sink driver.x_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.47  6.82 Source driver.x_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:    routing  0.87  7.68 Net driver.x_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3[0] (2,8) -> (1,7)
Info:                          Sink driver.x_SB_DFFNESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC.I3
Info:                          Defined in:
Info:                               ./st7735.v:328.23-328.28
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.47  8.15 Source driver.x_SB_DFFNESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC.O
Info:    routing  0.87  9.01 Net driver.x_SB_DFFNESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[2] (1,7) -> (1,6)
Info:                          Sink driver.x_SB_DFFNESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.47  9.48 Source driver.x_SB_DFFNESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_LC.O
Info:    routing  0.87  10.35 Net driver.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[3] (1,6) -> (1,6)
Info:                          Sink driver.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.47  10.81 Source driver.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_LC.O
Info:    routing  0.87  11.68 Net driver.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O[0] (1,6) -> (2,6)
Info:                          Sink driver.state_SB_DFFNE_Q_E_SB_LUT4_O_LC.I1
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.59  12.27 Source driver.state_SB_DFFNE_Q_E_SB_LUT4_O_LC.O
Info:    routing  2.70  14.97 Net driver.state_SB_DFFNE_Q_E (2,6) -> (2,6)
Info:                          Sink driver.state_SB_DFFNE_Q_D_SB_LUT4_O_LC.CEN
Info:      setup  0.10  15.07 Source driver.state_SB_DFFNE_Q_D_SB_LUT4_O_LC.CEN
Info: 4.27 ns logic, 10.80 ns routing

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  0.80  0.80 Source urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_LC.O
Info:    routing  2.44  3.23 Net rx_ready (9,16) -> (5,14)
Info:                          Sink seed_flag_SB_LUT4_I3_1_LC.I2
Info:                          Defined in:
Info:                               ../../lib/uart/uart_rx.v:31.13-31.21
Info:      logic  0.56  3.79 Source seed_flag_SB_LUT4_I3_1_LC.O
Info:    routing  0.87  4.66 Net digits_sel_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2] (5,14) -> (4,15)
Info:                          Sink digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.47  5.12 Source digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.O
Info:    routing  0.87  5.99 Net digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1] (4,15) -> (4,14)
Info:                          Sink digits_sel_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.I0
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.66  6.65 Source digits_sel_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.O
Info:    routing  0.87  7.52 Net digits_sel_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0 (4,14) -> (4,14)
Info:                          Sink digits_sel_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.I1
Info:      logic  0.38  7.90 Source digits_sel_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:    routing  0.00  7.90 Net digits_sel_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI (4,14) -> (4,14)
Info:                          Sink digits_sel_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.19  8.08 Source digits_sel_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:    routing  0.00  8.08 Net digits_sel_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI (4,14) -> (4,14)
Info:                          Sink digits_sel_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.19  8.27 Source digits_sel_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:    routing  0.00  8.27 Net digits_sel_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3] (4,14) -> (4,14)
Info:                          Sink digits_sel_SB_DFFESR_Q_3_D_SB_LUT4_O_LC.CIN
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.19  8.46 Source digits_sel_SB_DFFESR_Q_3_D_SB_LUT4_O_LC.COUT
Info:    routing  0.00  8.46 Net digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3] (4,14) -> (4,14)
Info:                          Sink digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_LC.CIN
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.19  8.64 Source digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_LC.COUT
Info:    routing  0.00  8.64 Net digits_sel_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 (4,14) -> (4,14)
Info:                          Sink digits_sel_SB_DFFESR_Q_1_D_SB_LUT4_O_LC.CIN
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.19  8.83 Source digits_sel_SB_DFFESR_Q_1_D_SB_LUT4_O_LC.COUT
Info:    routing  0.38  9.21 Net $nextpnr_ICESTORM_LC_0$I3 (4,14) -> (4,14)
Info:                          Sink $nextpnr_ICESTORM_LC_0.I3
Info:      logic  0.47  9.68 Source $nextpnr_ICESTORM_LC_0.O
Info:    routing  0.87  10.54 Net digits_sel_SB_DFFESR_Q_D (4,14) -> (4,13)
Info:                          Sink digits_sel_SB_DFFESR_Q_DFFLC.I0
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      setup  0.69  11.23 Source digits_sel_SB_DFFESR_Q_DFFLC.I0
Info: 4.95 ns logic, 6.29 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info:       type curr  total name
Info:     source  0.00  0.00 Source RX$sb_io.D_IN_0
Info:    routing  0.87  0.87 Net RX$SB_IO_IN (7,17) -> (8,16)
Info:                          Sink RX_SB_LUT4_I3_LC.I3
Info:                          Defined in:
Info:                               ../../lib/uart/uart_rx.v:30.8-30.10
Info:      setup  0.50  1.36 Source RX_SB_LUT4_I3_LC.I3
Info: 0.50 ns logic, 0.87 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.80  0.80 Source driver.oled_clk_SB_LUT4_O_I3_SB_DFFE_Q_DFFLC.O
Info:    routing  1.41  2.21 Net driver.oled_clk_SB_LUT4_O_I3 (6,12) -> (6,13)
Info:                          Sink driver.oled_clk_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.47  2.67 Source driver.oled_clk_SB_LUT4_O_LC.O
Info:    routing  1.88  4.55 Net oled_clk$SB_IO_OUT (6,13) -> (0,13)
Info:                          Sink oled_clk$sb_io.D_OUT_0
Info:                          Defined in:
Info:                               ./top.v:8.17-8.25
Info: 1.26 ns logic, 3.29 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> 'negedge oled_clk$SB_IO_OUT_$glb_clk':
Info:       type curr  total name
Info:   clk-to-q  0.80  0.80 Source driver.advertise_pixel_consume_buffer_SB_LUT4_I2_LC.O
Info:    routing  0.87  1.66 Net driver.advertise_pixel_consume_buffer_SB_LUT4_I2_O_SB_DFF_D_Q[0] (6,8) -> (5,8)
Info:                          Sink driver.advertise_pixel_consume_buffer_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_LC.I2
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.56  2.22 Source driver.advertise_pixel_consume_buffer_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_LC.O
Info:    routing  0.87  3.09 Net driver.current_byte_pos_SB_DFFN_Q_1_D_SB_LUT4_O_I3[2] (5,8) -> (5,7)
Info:                          Sink driver.state_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.66  3.75 Source driver.state_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:    routing  1.88  5.63 Net driver.state_SB_DFFNE_Q_E_SB_LUT4_O_I3[0] (5,7) -> (2,6)
Info:                          Sink driver.state_SB_DFFNE_Q_E_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               ./st7735.v:226.27-226.45
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.47  6.09 Source driver.state_SB_DFFNE_Q_E_SB_LUT4_O_LC.O
Info:    routing  2.70  8.80 Net driver.state_SB_DFFNE_Q_E (2,6) -> (2,6)
Info:                          Sink driver.state_SB_DFFNE_Q_D_SB_LUT4_O_LC.CEN
Info:      setup  0.10  8.90 Source driver.state_SB_DFFNE_Q_D_SB_LUT4_O_LC.CEN
Info: 2.58 ns logic, 6.32 ns routing

Info: Critical path report for cross-domain path 'negedge oled_clk$SB_IO_OUT_$glb_clk' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.80  0.80 Source oled_cs_SB_LUT4_O_I3_SB_DFFN_Q_DFFLC.O
Info:    routing  1.88  2.67 Net oled_cs_SB_LUT4_O_I3 (8,8) -> (11,9)
Info:                          Sink oled_cs_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.47  3.14 Source oled_cs_SB_LUT4_O_LC.O
Info:    routing  1.33  4.47 Net oled_cs$SB_IO_OUT (11,9) -> (13,9)
Info:                          Sink oled_cs$sb_io.D_OUT_0
Info:                          Defined in:
Info:                               ./top.v:7.17-7.24
Info: 1.26 ns logic, 3.21 ns routing

Info: Critical path report for cross-domain path 'negedge oled_clk$SB_IO_OUT_$glb_clk' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info:       type curr  total name
Info:   clk-to-q  0.80  0.80 Source driver.y_SB_DFFNESR_Q_D_SB_LUT4_O_LC.O
Info:    routing  0.87  1.66 Net y[6] (4,10) -> (4,11)
Info:                          Sink mem.mem.0.0_RADDR_1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_LC.I2
Info:                          Defined in:
Info:                               ./top.v:60.12-60.13
Info:      logic  0.56  2.22 Source mem.mem.0.0_RADDR_1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_LC.O
Info:    routing  1.33  3.55 Net mem.mem.0.0_RADDR_1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] (4,11) -> (2,11)
Info:                          Sink mem.mem.0.0_RADDR_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.38  3.93 Source mem.mem.0.0_RADDR_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:    routing  0.00  3.93 Net mem.mem.0.0_RADDR_1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI (2,11) -> (2,11)
Info:                          Sink mem.mem.0.0_RADDR_1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.19  4.12 Source mem.mem.0.0_RADDR_1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:    routing  0.00  4.12 Net mem.mem.0.0_RADDR_1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI (2,11) -> (2,11)
Info:                          Sink mem.mem.0.0_RADDR_1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.19  4.31 Source mem.mem.0.0_RADDR_1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:    routing  0.38  4.69 Net $nextpnr_ICESTORM_LC_15$I3 (2,11) -> (2,11)
Info:                          Sink $nextpnr_ICESTORM_LC_15.I3
Info:      logic  0.47  5.15 Source $nextpnr_ICESTORM_LC_15.O
Info:    routing  0.87  6.02 Net mem.mem.0.0_RADDR_1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2 (2,11) -> (2,11)
Info:                          Sink mem.mem.0.0_RADDR_1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_LC.I2
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.56  6.58 Source mem.mem.0.0_RADDR_1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:    routing  0.87  7.45 Net mem.mem.0.0_RADDR_1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1] (2,11) -> (2,10)
Info:                          Sink mem.mem.0.0_RADDR_3_SB_LUT4_O_LC.I1
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.38  7.83 Source mem.mem.0.0_RADDR_3_SB_LUT4_O_LC.COUT
Info:    routing  0.00  7.83 Net mem.mem.0.0_RADDR_1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] (2,10) -> (2,10)
Info:                          Sink mem.mem.0.0_RADDR_2_SB_LUT4_O_LC.CIN
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.19  8.01 Source mem.mem.0.0_RADDR_2_SB_LUT4_O_LC.COUT
Info:    routing  0.38  8.40 Net mem.mem.0.0_RADDR_1_SB_LUT4_O_I1[3] (2,10) -> (2,10)
Info:                          Sink mem.mem.0.0_RADDR_1_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.47  8.86 Source mem.mem.0.0_RADDR_1_SB_LUT4_O_LC.O
Info:    routing  1.41  10.27 Net mem.mem.0.0_RADDR_1 (2,10) -> (3,11)
Info:                          Sink mem.mem.0.0_RAM.RADDR_7
Info:      setup  0.10  10.37 Source mem.mem.0.0_RAM.RADDR_7
Info: 4.26 ns logic, 6.11 ns routing

Info: Max frequency for clock 'oled_clk$SB_IO_OUT_$glb_clk': 66.35 MHz (PASS at 48.00 MHz)
Info: Max frequency for clock       'clk$SB_IO_IN_$glb_clk': 89.02 MHz (PASS at 48.00 MHz)

Info: Clock '$PACKER_GND_NET_$glb_clk' has no interior paths

Info: Max delay <async>                             -> posedge clk$SB_IO_IN_$glb_clk      : 1.36 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk       -> <async>                            : 4.55 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk       -> negedge oled_clk$SB_IO_OUT_$glb_clk: 8.90 ns
Info: Max delay negedge oled_clk$SB_IO_OUT_$glb_clk -> <async>                            : 4.47 ns
Info: Max delay negedge oled_clk$SB_IO_OUT_$glb_clk -> posedge clk$SB_IO_IN_$glb_clk      : 10.37 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [  5761,   6407) |***+
Info: [  6407,   7053) |+
Info: [  7053,   7699) |**+
Info: [  7699,   8345) |*****+
Info: [  8345,   8991) |*****+
Info: [  8991,   9637) |*************+
Info: [  9637,  10283) |*************+
Info: [ 10283,  10929) |****************+
Info: [ 10929,  11575) |**********+
Info: [ 11575,  12221) |*******+
Info: [ 12221,  12867) |************+
Info: [ 12867,  13513) |************************+
Info: [ 13513,  14159) |***************+
Info: [ 14159,  14805) |**************************************+
Info: [ 14805,  15451) |******************************+
Info: [ 15451,  16097) |***************************+
Info: [ 16097,  16743) |*****************************+
Info: [ 16743,  17389) |***********************+
Info: [ 17389,  18035) |***********************************+
Info: [ 18035,  18681) |************************************************************ 
1 warning, 0 errors

Info: Program finished normally.
