{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627139409423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627139409424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 24 20:40:09 2021 " "Processing started: Sat Jul 24 20:40:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627139409424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139409424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off blink -c blink " "Command: quartus_map --read_settings_files=on --write_settings_files=off blink -c blink" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139409424 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627139411070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627139411071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_002 " "Found entity 1: soc_system_irq_mapper_002" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_006 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_006" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419545 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_004 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_004.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_007 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_007" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_003 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_006 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_006" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_006.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_004 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_004.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_003 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419558 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419558 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419558 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419558 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627139419561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627139419563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419567 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627139419569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627139419569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_014_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_014_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419570 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_014 " "Found entity 2: soc_system_mm_interconnect_0_router_014" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627139419570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627139419570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_010_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_010_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419570 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_010 " "Found entity 2: soc_system_mm_interconnect_0_router_010" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627139419571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627139419571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_009_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_009_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419571 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_009 " "Found entity 2: soc_system_mm_interconnect_0_router_009" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627139419572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627139419572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_007_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_007_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419572 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_007 " "Found entity 2: soc_system_mm_interconnect_0_router_007" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627139419572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627139419572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_006_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419573 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_006 " "Found entity 2: soc_system_mm_interconnect_0_router_006" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627139419573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627139419573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_004_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419574 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_004 " "Found entity 2: soc_system_mm_interconnect_0_router_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627139419574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627139419574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419575 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627139419575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627139419575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419575 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_translator " "Found entity 1: altera_merlin_axi_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_translator.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_axi_translator.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys_0 " "Found entity 1: soc_system_sysid_qsys_0" {  } { { "soc_system/synthesis/submodules/soc_system_sysid_qsys_0.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_switch_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_switch_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_switch_pio " "Found entity 1: soc_system_switch_pio" {  } { { "soc_system/synthesis/submodules/soc_system_switch_pio.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_switch_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ocram_64K.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ocram_64K.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ocram_64K " "Found entity 1: soc_system_ocram_64K" {  } { { "soc_system/synthesis/submodules/soc_system_ocram_64K.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_64K.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ocram_16b.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ocram_16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ocram_16b " "Found entity 1: soc_system_ocram_16b" {  } { { "soc_system/synthesis/submodules/soc_system_ocram_16b.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_16b.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0 " "Found entity 1: soc_system_nios2_gen2_0" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: soc_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419595 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: soc_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419595 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: soc_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419595 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: soc_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419595 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419595 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419595 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419595 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419595 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419595 ""} { "Info" "ISGN_ENTITY_NAME" "10 soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419595 ""} { "Info" "ISGN_ENTITY_NAME" "11 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419595 ""} { "Info" "ISGN_ENTITY_NAME" "12 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419595 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419595 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: soc_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419595 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: soc_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419595 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: soc_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419595 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: soc_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419595 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419595 ""} { "Info" "ISGN_ENTITY_NAME" "19 soc_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: soc_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419595 ""} { "Info" "ISGN_ENTITY_NAME" "20 soc_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: soc_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419595 ""} { "Info" "ISGN_ENTITY_NAME" "21 soc_system_nios2_gen2_0_cpu " "Found entity 21: soc_system_nios2_gen2_0_cpu" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: soc_system_nios2_gen2_0_cpu_test_bench" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_0 " "Found entity 1: soc_system_master_0" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_0_p2b_adapter " "Found entity 1: soc_system_master_0_p2b_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_master_0_p2b_adapter.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_0_b2p_adapter " "Found entity 1: soc_system_master_0_b2p_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419603 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419603 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419603 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419603 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419603 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419603 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_0_timing_adt " "Found entity 1: soc_system_master_0_timing_adt" {  } { { "soc_system/synthesis/submodules/soc_system_master_0_timing_adt.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419607 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419607 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led_pio " "Found entity 1: soc_system_led_pio" {  } { { "soc_system/synthesis/submodules/soc_system_led_pio.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_0_sim_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419613 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_0_scfifo_w " "Found entity 2: soc_system_jtag_uart_0_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419613 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_0_sim_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419613 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_0_scfifo_r " "Found entity 4: soc_system_jtag_uart_0_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419613 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart_0 " "Found entity 5: soc_system_jtag_uart_0" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_button_pio " "Found entity 1: soc_system_button_pio" {  } { { "soc_system/synthesis/submodules/soc_system_button_pio.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419614 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscvAxi4.v(203) " "Verilog HDL Attribute warning at VexRiscvAxi4.v(203): overriding existing value for attribute \"syn_keep\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 203 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139419615 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscvAxi4.v(213) " "Verilog HDL Attribute warning at VexRiscvAxi4.v(213): overriding existing value for attribute \"syn_keep\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 213 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139419615 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscvAxi4.v(2181) " "Verilog HDL Attribute warning at VexRiscvAxi4.v(2181): overriding existing value for attribute \"syn_keep\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139419618 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscvAxi4.v(2227) " "Verilog HDL Attribute warning at VexRiscvAxi4.v(2227): overriding existing value for attribute \"syn_keep\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139419618 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscvAxi4.v(2297) " "Verilog HDL Attribute warning at VexRiscvAxi4.v(2297): overriding existing value for attribute \"syn_keep\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139419618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/VexRiscvAxi4.v 8 8 " "Found 8 design units, including 8 entities, in source file soc_system/synthesis/submodules/VexRiscvAxi4.v" { { "Info" "ISGN_ENTITY_NAME" "1 BufferCC " "Found entity 1: BufferCC" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419626 ""} { "Info" "ISGN_ENTITY_NAME" "2 FlowCCByToggle " "Found entity 2: FlowCCByToggle" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419626 ""} { "Info" "ISGN_ENTITY_NAME" "3 InstructionCache " "Found entity 3: InstructionCache" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419626 ""} { "Info" "ISGN_ENTITY_NAME" "4 DataCache " "Found entity 4: DataCache" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419626 ""} { "Info" "ISGN_ENTITY_NAME" "5 StreamFork " "Found entity 5: StreamFork" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419626 ""} { "Info" "ISGN_ENTITY_NAME" "6 JtagBridge " "Found entity 6: JtagBridge" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419626 ""} { "Info" "ISGN_ENTITY_NAME" "7 SystemDebugger " "Found entity 7: SystemDebugger" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419626 ""} { "Info" "ISGN_ENTITY_NAME" "8 VexRiscvAxi4 " "Found entity 8: VexRiscvAxi4" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1607 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blink.v 1 1 " "Found 1 design units, including 1 entities, in source file blink.v" { { "Info" "ISGN_ENTITY_NAME" "1 blink " "Found entity 1: blink" {  } { { "blink.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/blink.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139419627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139419627 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "blink " "Elaborating entity \"blink\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627139419757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer altera_std_synchronizer:power_on_reset_std_sync_inst " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"altera_std_synchronizer:power_on_reset_std_sync_inst\"" {  } { { "blink.v" "power_on_reset_std_sync_inst" { Text "/home/khyam/Downloads/qsys/jtag_master/blink.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139419767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altera_std_synchronizer:power_on_reset_std_sync_inst " "Elaborated megafunction instantiation \"altera_std_synchronizer:power_on_reset_std_sync_inst\"" {  } { { "blink.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/blink.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139419777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altera_std_synchronizer:power_on_reset_std_sync_inst " "Instantiated megafunction \"altera_std_synchronizer:power_on_reset_std_sync_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 20 " "Parameter \"depth\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139419777 ""}  } { { "blink.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/blink.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627139419777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "blink.v" "u0" { Text "/home/khyam/Downloads/qsys/jtag_master/blink.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139419779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VexRiscvAxi4 soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0 " "Elaborating entity \"VexRiscvAxi4\" for hierarchy \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\"" {  } { { "soc_system/synthesis/soc_system.v" "vexriscvaxi4_0" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/soc_system.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139419816 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_FORMAL_PC_NEXT VexRiscvAxi4.v(2137) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2137): object \"writeBack_FORMAL_PC_NEXT\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419827 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isMoving VexRiscvAxi4.v(2255) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2255): object \"decode_arbitration_isMoving\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419829 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isFiring VexRiscvAxi4.v(2256) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2256): object \"decode_arbitration_isFiring\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419829 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isMoving VexRiscvAxi4.v(2266) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2266): object \"execute_arbitration_isMoving\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419829 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isFiring VexRiscvAxi4.v(2267) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2267): object \"execute_arbitration_isFiring\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419829 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isMoving VexRiscvAxi4.v(2277) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2277): object \"memory_arbitration_isMoving\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2277 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419829 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isFiring VexRiscvAxi4.v(2278) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2278): object \"memory_arbitration_isFiring\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419829 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_arbitration_isMoving VexRiscvAxi4.v(2288) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2288): object \"writeBack_arbitration_isMoving\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419829 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageInstruction VexRiscvAxi4.v(2290) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2290): object \"lastStageInstruction\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419829 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStagePc VexRiscvAxi4.v(2291) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2291): object \"lastStagePc\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419829 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsValid VexRiscvAxi4.v(2292) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2292): object \"lastStageIsValid\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419829 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsFiring VexRiscvAxi4.v(2293) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2293): object \"lastStageIsFiring\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419829 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_decodePrediction_rsp_wasWrong VexRiscvAxi4.v(2299) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2299): object \"IBusCachedPlugin_decodePrediction_rsp_wasWrong\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419829 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_1 VexRiscvAxi4.v(2301) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2301): object \"IBusCachedPlugin_pcValids_1\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419829 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_2 VexRiscvAxi4.v(2302) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2302): object \"IBusCachedPlugin_pcValids_2\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419829 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_3 VexRiscvAxi4.v(2303) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2303): object \"IBusCachedPlugin_pcValids_3\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2303 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419829 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_isValid VexRiscvAxi4.v(2307) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2307): object \"IBusCachedPlugin_mmuBus_cmd_isValid\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419829 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_bypassTranslation VexRiscvAxi4.v(2309) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2309): object \"IBusCachedPlugin_mmuBus_cmd_bypassTranslation\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419829 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_end VexRiscvAxi4.v(2317) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2317): object \"IBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419829 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_isValid VexRiscvAxi4.v(2319) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2319): object \"DBusCachedPlugin_mmuBus_cmd_isValid\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2319 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419829 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_bypassTranslation VexRiscvAxi4.v(2321) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2321): object \"DBusCachedPlugin_mmuBus_cmd_bypassTranslation\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2321 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419829 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_end VexRiscvAxi4.v(2329) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2329): object \"DBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2329 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419829 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_inWfi VexRiscvAxi4.v(2354) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2354): object \"CsrPlugin_inWfi\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2354 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419830 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_0 VexRiscvAxi4.v(2358) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2358): object \"CsrPlugin_exceptionPendings_0\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2358 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419830 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_1 VexRiscvAxi4.v(2359) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2359): object \"CsrPlugin_exceptionPendings_1\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2359 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419830 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_2 VexRiscvAxi4.v(2360) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2360): object \"CsrPlugin_exceptionPendings_2\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2360 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419830 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_3 VexRiscvAxi4.v(2361) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2361): object \"CsrPlugin_exceptionPendings_3\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2361 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419830 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contextSwitching VexRiscvAxi4.v(2362) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2362): object \"contextSwitching\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2362 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419830 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_fetchPc_corrected VexRiscvAxi4.v(2381) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2381): object \"IBusCachedPlugin_fetchPc_corrected\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2381 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419830 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_iBusRsp_stages_0_output_payload VexRiscvAxi4.v(2395) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2395): object \"IBusCachedPlugin_iBusRsp_stages_0_output_payload\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2395 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419830 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iBus_cmd_payload_size VexRiscvAxi4.v(2447) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2447): object \"iBus_cmd_payload_size\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2447 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419830 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "_zz_81_ VexRiscvAxi4.v(2451) " "Verilog HDL warning at VexRiscvAxi4.v(2451): object _zz_81_ used but never assigned" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2451 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1627139419831 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "_zz_82_ VexRiscvAxi4.v(2470) " "Verilog HDL warning at VexRiscvAxi4.v(2470): object _zz_82_ used but never assigned" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2470 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1627139419831 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DebugPlugin_secondCycle VexRiscvAxi4.v(2559) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2559): object \"DebugPlugin_secondCycle\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2559 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419831 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_misa_base VexRiscvAxi4.v(2591) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2591): object \"CsrPlugin_misa_base\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2591 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419832 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_misa_extensions VexRiscvAxi4.v(2592) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2592): object \"CsrPlugin_misa_extensions\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2592 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419832 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_lastStageWasWfi VexRiscvAxi4.v(2631) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2631): object \"CsrPlugin_lastStageWasWfi\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2631 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419832 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_xtvec_mode VexRiscvAxi4.v(2641) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2641): object \"CsrPlugin_xtvec_mode\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2641 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419832 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_wfiWake VexRiscvAxi4.v(2643) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2643): object \"execute_CsrPlugin_wfiWake\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2643 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419832 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_illegalAccess VexRiscvAxi4.v(2645) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2645): object \"execute_CsrPlugin_illegalAccess\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2645 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419832 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_illegalInstruction VexRiscvAxi4.v(2646) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2646): object \"execute_CsrPlugin_illegalInstruction\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2646 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419832 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_readEnable VexRiscvAxi4.v(2651) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2651): object \"execute_CsrPlugin_readEnable\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2651 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419832 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1__io_outputs_0_thrown_payload_data VexRiscvAxi4.v(2742) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2742): object \"streamFork_1__io_outputs_0_thrown_payload_data\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419833 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1__io_outputs_0_thrown_payload_mask VexRiscvAxi4.v(2743) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2743): object \"streamFork_1__io_outputs_0_thrown_payload_mask\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419833 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1__io_outputs_0_thrown_payload_last VexRiscvAxi4.v(2745) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2745): object \"streamFork_1__io_outputs_0_thrown_payload_last\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2745 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419833 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1__io_outputs_1_thrown_payload_wr VexRiscvAxi4.v(2748) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2748): object \"streamFork_1__io_outputs_1_thrown_payload_wr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2748 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419833 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1__io_outputs_1_thrown_payload_address VexRiscvAxi4.v(2749) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2749): object \"streamFork_1__io_outputs_1_thrown_payload_address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2749 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419833 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1__io_outputs_1_thrown_payload_length VexRiscvAxi4.v(2752) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2752): object \"streamFork_1__io_outputs_1_thrown_payload_length\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2752 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419833 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SRC2_CTRL_string VexRiscvAxi4.v(2764) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2764): object \"decode_SRC2_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2764 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419833 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_1__string VexRiscvAxi4.v(2765) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2765): object \"_zz_1__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2765 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419834 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_2__string VexRiscvAxi4.v(2766) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2766): object \"_zz_2__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2766 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419834 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_3__string VexRiscvAxi4.v(2767) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2767): object \"_zz_3__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2767 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419834 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_4__string VexRiscvAxi4.v(2768) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2768): object \"_zz_4__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2768 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419834 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_5__string VexRiscvAxi4.v(2769) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2769): object \"_zz_5__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2769 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419834 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SHIFT_CTRL_string VexRiscvAxi4.v(2770) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2770): object \"decode_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2770 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419834 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_6__string VexRiscvAxi4.v(2771) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2771): object \"_zz_6__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2771 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419834 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_7__string VexRiscvAxi4.v(2772) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2772): object \"_zz_7__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2772 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419834 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_8__string VexRiscvAxi4.v(2773) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2773): object \"_zz_8__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2773 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419835 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SRC1_CTRL_string VexRiscvAxi4.v(2774) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2774): object \"decode_SRC1_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2774 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419835 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_9__string VexRiscvAxi4.v(2775) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2775): object \"_zz_9__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2775 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419835 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_10__string VexRiscvAxi4.v(2776) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2776): object \"_zz_10__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2776 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419835 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_11__string VexRiscvAxi4.v(2777) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2777): object \"_zz_11__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2777 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419835 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_12__string VexRiscvAxi4.v(2778) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2778): object \"_zz_12__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2778 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419835 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_13__string VexRiscvAxi4.v(2779) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2779): object \"_zz_13__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2779 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419835 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ALU_BITWISE_CTRL_string VexRiscvAxi4.v(2780) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2780): object \"decode_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2780 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419835 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_14__string VexRiscvAxi4.v(2781) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2781): object \"_zz_14__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2781 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419835 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_15__string VexRiscvAxi4.v(2782) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2782): object \"_zz_15__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2782 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419835 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_16__string VexRiscvAxi4.v(2783) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2783): object \"_zz_16__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2783 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419835 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ALU_CTRL_string VexRiscvAxi4.v(2784) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2784): object \"decode_ALU_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2784 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419835 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_17__string VexRiscvAxi4.v(2785) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2785): object \"_zz_17__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2785 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419836 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_18__string VexRiscvAxi4.v(2786) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2786): object \"_zz_18__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2786 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419836 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_19__string VexRiscvAxi4.v(2787) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2787): object \"_zz_19__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2787 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419836 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_20__string VexRiscvAxi4.v(2788) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2788): object \"_zz_20__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2788 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419836 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_21__string VexRiscvAxi4.v(2789) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2789): object \"_zz_21__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2789 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419836 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_22__string VexRiscvAxi4.v(2790) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2790): object \"_zz_22__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2790 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419836 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_23__string VexRiscvAxi4.v(2791) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2791): object \"_zz_23__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2791 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419836 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ENV_CTRL_string VexRiscvAxi4.v(2792) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2792): object \"decode_ENV_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2792 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419836 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_24__string VexRiscvAxi4.v(2793) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2793): object \"_zz_24__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2793 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419836 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_25__string VexRiscvAxi4.v(2794) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2794): object \"_zz_25__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2794 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419836 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_26__string VexRiscvAxi4.v(2795) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2795): object \"_zz_26__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2795 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419836 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_ENV_CTRL_string VexRiscvAxi4.v(2796) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2796): object \"memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2796 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419836 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_27__string VexRiscvAxi4.v(2797) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2797): object \"_zz_27__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2797 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419836 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ENV_CTRL_string VexRiscvAxi4.v(2798) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2798): object \"execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2798 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419836 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_28__string VexRiscvAxi4.v(2799) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2799): object \"_zz_28__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2799 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419836 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_ENV_CTRL_string VexRiscvAxi4.v(2800) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2800): object \"writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2800 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419836 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_29__string VexRiscvAxi4.v(2801) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2801): object \"_zz_29__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2801 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419836 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_BRANCH_CTRL_string VexRiscvAxi4.v(2802) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2802): object \"execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2802 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419837 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_30__string VexRiscvAxi4.v(2803) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2803): object \"_zz_30__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2803 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419837 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_SHIFT_CTRL_string VexRiscvAxi4.v(2804) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2804): object \"memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2804 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419837 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_33__string VexRiscvAxi4.v(2805) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2805): object \"_zz_33__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2805 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419837 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SHIFT_CTRL_string VexRiscvAxi4.v(2806) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2806): object \"execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2806 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419837 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_34__string VexRiscvAxi4.v(2807) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2807): object \"_zz_34__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2807 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419837 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SRC2_CTRL_string VexRiscvAxi4.v(2808) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2808): object \"execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2808 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419837 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_36__string VexRiscvAxi4.v(2809) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2809): object \"_zz_36__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2809 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419837 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SRC1_CTRL_string VexRiscvAxi4.v(2810) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2810): object \"execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2810 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419837 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_37__string VexRiscvAxi4.v(2811) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2811): object \"_zz_37__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2811 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419837 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ALU_CTRL_string VexRiscvAxi4.v(2812) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2812): object \"execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2812 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419837 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_38__string VexRiscvAxi4.v(2813) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2813): object \"_zz_38__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2813 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419837 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ALU_BITWISE_CTRL_string VexRiscvAxi4.v(2814) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2814): object \"execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2814 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419837 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_39__string VexRiscvAxi4.v(2815) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2815): object \"_zz_39__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2815 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419837 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_43__string VexRiscvAxi4.v(2816) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2816): object \"_zz_43__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2816 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419837 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_44__string VexRiscvAxi4.v(2817) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2817): object \"_zz_44__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2817 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419838 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_45__string VexRiscvAxi4.v(2818) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2818): object \"_zz_45__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419838 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_46__string VexRiscvAxi4.v(2819) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2819): object \"_zz_46__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419838 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_47__string VexRiscvAxi4.v(2820) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2820): object \"_zz_47__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419838 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_48__string VexRiscvAxi4.v(2821) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2821): object \"_zz_48__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419838 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_49__string VexRiscvAxi4.v(2822) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2822): object \"_zz_49__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2822 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419838 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_BRANCH_CTRL_string VexRiscvAxi4.v(2823) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2823): object \"decode_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2823 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419838 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_52__string VexRiscvAxi4.v(2824) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2824): object \"_zz_52__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2824 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419838 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_93__string VexRiscvAxi4.v(2825) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2825): object \"_zz_93__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2825 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419838 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_94__string VexRiscvAxi4.v(2826) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2826): object \"_zz_94__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2826 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419838 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_95__string VexRiscvAxi4.v(2827) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2827): object \"_zz_95__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2827 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419838 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_96__string VexRiscvAxi4.v(2828) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2828): object \"_zz_96__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419838 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_97__string VexRiscvAxi4.v(2829) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2829): object \"_zz_97__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419838 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_98__string VexRiscvAxi4.v(2830) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2830): object \"_zz_98__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2830 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419838 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_99__string VexRiscvAxi4.v(2831) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2831): object \"_zz_99__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2831 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419839 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ENV_CTRL_string VexRiscvAxi4.v(2832) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2832): object \"decode_to_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2832 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419839 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_to_memory_ENV_CTRL_string VexRiscvAxi4.v(2833) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2833): object \"execute_to_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2833 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419839 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_to_writeBack_ENV_CTRL_string VexRiscvAxi4.v(2834) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2834): object \"memory_to_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2834 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419839 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ALU_CTRL_string VexRiscvAxi4.v(2835) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2835): object \"decode_to_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2835 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419839 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ALU_BITWISE_CTRL_string VexRiscvAxi4.v(2836) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2836): object \"decode_to_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2836 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419839 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_BRANCH_CTRL_string VexRiscvAxi4.v(2837) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2837): object \"decode_to_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2837 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419839 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SRC1_CTRL_string VexRiscvAxi4.v(2838) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2838): object \"decode_to_execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2838 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419839 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SHIFT_CTRL_string VexRiscvAxi4.v(2839) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2839): object \"decode_to_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2839 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419839 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_to_memory_SHIFT_CTRL_string VexRiscvAxi4.v(2840) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2840): object \"execute_to_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2840 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419839 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SRC2_CTRL_string VexRiscvAxi4.v(2841) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(2841): object \"decode_to_execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2841 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139419839 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscvAxi4.v(5093) " "Verilog HDL Case Statement information at VexRiscvAxi4.v(5093): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5093 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1627139419896 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscvAxi4.v(5107) " "Verilog HDL Case Statement information at VexRiscvAxi4.v(5107): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5107 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1627139419896 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscvAxi4.v(5285) " "Verilog HDL Case Statement information at VexRiscvAxi4.v(5285): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5285 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1627139419898 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscvAxi4.v(5299) " "Verilog HDL Case Statement information at VexRiscvAxi4.v(5299): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5299 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1627139419898 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionCache soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|InstructionCache:IBusCachedPlugin_cache " "Elaborating entity \"InstructionCache\" for hierarchy \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|InstructionCache:IBusCachedPlugin_cache\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_cache" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 3219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139420134 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willClear VexRiscvAxi4.v(210) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(210): object \"lineLoader_wayToAllocate_willClear\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139420135 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willOverflow VexRiscvAxi4.v(212) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(212): object \"lineLoader_wayToAllocate_willOverflow\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139420135 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_isIoAccess VexRiscvAxi4.v(233) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(233): object \"decodeStage_mmuRsp_isIoAccess\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139420135 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowRead VexRiscvAxi4.v(234) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(234): object \"decodeStage_mmuRsp_allowRead\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139420135 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowWrite VexRiscvAxi4.v(235) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(235): object \"decodeStage_mmuRsp_allowWrite\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139420136 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|InstructionCache:IBusCachedPlugin_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataCache soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1_ " "Elaborating entity \"DataCache\" for hierarchy \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1_\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "dataCache_1_" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 3269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139420171 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "haltCpu VexRiscvAxi4.v(500) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(500): object \"haltCpu\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 500 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139420172 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_valid VexRiscvAxi4.v(509) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(509): object \"tagsWriteLastCmd_valid\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 509 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139420172 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_way VexRiscvAxi4.v(510) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(510): object \"tagsWriteLastCmd_payload_way\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 510 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139420173 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_address VexRiscvAxi4.v(511) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(511): object \"tagsWriteLastCmd_payload_address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 511 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139420173 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_valid VexRiscvAxi4.v(512) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(512): object \"tagsWriteLastCmd_payload_data_valid\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 512 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139420173 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_error VexRiscvAxi4.v(513) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(513): object \"tagsWriteLastCmd_payload_data_error\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 513 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139420173 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_address VexRiscvAxi4.v(514) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(514): object \"tagsWriteLastCmd_payload_data_address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 514 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139420173 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_allowExecute VexRiscvAxi4.v(548) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(548): object \"stageB_mmuRsp_allowExecute\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 548 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139420173 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_valid VexRiscvAxi4.v(551) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(551): object \"stageB_tagsReadRsp_0_valid\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 551 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139420173 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_address VexRiscvAxi4.v(553) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(553): object \"stageB_tagsReadRsp_0_address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 553 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139420173 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "VexRiscvAxi4.v(1101) " "Verilog HDL warning at VexRiscvAxi4.v(1101): ignoring unsupported system task" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1101 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1627139420182 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFork soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|StreamFork:streamFork_1_ " "Elaborating entity \"StreamFork\" for hierarchy \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|StreamFork:streamFork_1_\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "streamFork_1_" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 3297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139420217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JtagBridge soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|JtagBridge:jtagBridge_1_ " "Elaborating entity \"JtagBridge\" for hierarchy \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|JtagBridge:jtagBridge_1_\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "jtagBridge_1_" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 3313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139420223 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtag_tap_fsm_stateNext_string VexRiscvAxi4.v(1279) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1279): object \"jtag_tap_fsm_stateNext_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139420224 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|JtagBridge:jtagBridge_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtag_tap_fsm_state_string VexRiscvAxi4.v(1280) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1280): object \"jtag_tap_fsm_state_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139420224 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|JtagBridge:jtagBridge_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_1__string VexRiscvAxi4.v(1281) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1281): object \"_zz_1__string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139420224 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|JtagBridge:jtagBridge_1_"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscvAxi4.v(1376) " "Verilog HDL Case Statement information at VexRiscvAxi4.v(1376): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1376 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1627139420226 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|JtagBridge:jtagBridge_1_"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscvAxi4.v(1431) " "Verilog HDL Case Statement information at VexRiscvAxi4.v(1431): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1431 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1627139420227 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|JtagBridge:jtagBridge_1_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 VexRiscvAxi4.v(1491) " "Verilog HDL assignment warning at VexRiscvAxi4.v(1491): truncated value with size 5 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627139420227 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|JtagBridge:jtagBridge_1_"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscvAxi4.v(1486) " "Verilog HDL Case Statement information at VexRiscvAxi4.v(1486): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1486 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1627139420227 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|JtagBridge:jtagBridge_1_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 VexRiscvAxi4.v(1501) " "Verilog HDL assignment warning at VexRiscvAxi4.v(1501): truncated value with size 33 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627139420227 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|JtagBridge:jtagBridge_1_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 34 VexRiscvAxi4.v(1513) " "Verilog HDL assignment warning at VexRiscvAxi4.v(1513): truncated value with size 35 to match size of target (34)" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627139420227 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|JtagBridge:jtagBridge_1_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlowCCByToggle soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|JtagBridge:jtagBridge_1_\|FlowCCByToggle:flowCCByToggle_1_ " "Elaborating entity \"FlowCCByToggle\" for hierarchy \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|JtagBridge:jtagBridge_1_\|FlowCCByToggle:flowCCByToggle_1_\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "flowCCByToggle_1_" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139420244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferCC soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|JtagBridge:jtagBridge_1_\|FlowCCByToggle:flowCCByToggle_1_\|BufferCC:inputArea_target_buffercc " "Elaborating entity \"BufferCC\" for hierarchy \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|JtagBridge:jtagBridge_1_\|FlowCCByToggle:flowCCByToggle_1_\|BufferCC:inputArea_target_buffercc\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "inputArea_target_buffercc" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139420247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SystemDebugger soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|SystemDebugger:systemDebugger_1_ " "Elaborating entity \"SystemDebugger\" for hierarchy \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|SystemDebugger:systemDebugger_1_\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "systemDebugger_1_" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 3333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139420250 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 VexRiscvAxi4.v(1597) " "Verilog HDL assignment warning at VexRiscvAxi4.v(1597): truncated value with size 9 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627139420252 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|SystemDebugger:systemDebugger_1_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "68 67 VexRiscvAxi4.v(1599) " "Verilog HDL assignment warning at VexRiscvAxi4.v(1599): truncated value with size 68 to match size of target (67)" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627139420252 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|SystemDebugger:systemDebugger_1_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_button_pio soc_system:u0\|soc_system_button_pio:button_pio " "Elaborating entity \"soc_system_button_pio\" for hierarchy \"soc_system:u0\|soc_system_button_pio:button_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "button_pio" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/soc_system.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139420260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"soc_system_jtag_uart_0\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\"" {  } { { "soc_system/synthesis/soc_system.v" "jtag_uart_0" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/soc_system.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139420264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0_scfifo_w soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_0_scfifo_w\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "the_soc_system_jtag_uart_0_scfifo_w" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139420272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "wfifo" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139420427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139420430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139420430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139420430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139420430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139420430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139420430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139420430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139420430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139420430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139420430 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627139420430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139420460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139420460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139420461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139420465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139420465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/khyam/Downloads/qsys/jtag_master/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139420465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139420469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139420469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/khyam/Downloads/qsys/jtag_master/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139420470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139420499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139420499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/khyam/Downloads/qsys/jtag_master/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139420500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139420533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139420533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/khyam/Downloads/qsys/jtag_master/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139420534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139420568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139420568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/khyam/Downloads/qsys/jtag_master/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139420569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0_scfifo_r soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_0_scfifo_r\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "the_soc_system_jtag_uart_0_scfifo_r" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139420576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "soc_system_jtag_uart_0_alt_jtag_atlantic" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139420832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139420852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139420852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139420852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139420852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139420852 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627139420852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_led_pio soc_system:u0\|soc_system_led_pio:led_pio " "Elaborating entity \"soc_system_led_pio\" for hierarchy \"soc_system:u0\|soc_system_led_pio:led_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "led_pio" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/soc_system.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_0 soc_system:u0\|soc_system_master_0:master_0 " "Elaborating entity \"soc_system_master_0\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\"" {  } { { "soc_system/synthesis/soc_system.v" "master_0" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/soc_system.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421529 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627139421529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421529 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421550 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627139421550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421598 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627139421598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_0_timing_adt soc_system:u0\|soc_system_master_0:master_0\|soc_system_master_0_timing_adt:timing_adt " "Elaborating entity \"soc_system_master_0_timing_adt\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|soc_system_master_0_timing_adt:timing_adt\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "timing_adt" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421643 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready soc_system_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at soc_system_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_master_0_timing_adt.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139421643 "|blink|soc_system:u0|soc_system_master_0:master_0|soc_system_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "fifo" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "b2p" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "p2b" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "transacto" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_0_b2p_adapter soc_system:u0\|soc_system_master_0:master_0\|soc_system_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"soc_system_master_0_b2p_adapter\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|soc_system_master_0_b2p_adapter:b2p_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "b2p_adapter" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421727 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at soc_system_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627139421727 "|blink|soc_system:u0|soc_system_master_0:master_0|soc_system_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 soc_system_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at soc_system_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627139421727 "|blink|soc_system:u0|soc_system_master_0:master_0|soc_system_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_0_p2b_adapter soc_system:u0\|soc_system_master_0:master_0\|soc_system_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"soc_system_master_0_p2b_adapter\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|soc_system_master_0_p2b_adapter:p2b_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "p2b_adapter" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "rst_controller" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"soc_system_nios2_gen2_0\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\"" {  } { { "soc_system/synthesis/soc_system.v" "nios2_gen2_0" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/soc_system.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu " "Elaborating entity \"soc_system_nios2_gen2_0_cpu\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v" "cpu" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_test_bench soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_test_bench:the_soc_system_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_test_bench\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_test_bench:the_soc_system_nios2_gen2_0_cpu_test_bench\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_test_bench" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_register_bank_a_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_register_bank_a" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421895 ""}  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627139421895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139421929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139421929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_register_bank_b_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_register_bank_b" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_debug soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139421986 ""}  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627139421986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_break soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139421988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_itrace soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_pib soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_im soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_im:the_soc_system_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_im:the_soc_system_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_avalon_reg soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_ocimem soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422221 ""}  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627139422221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139422261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139422261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_wrapper soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_tck soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_sysclk soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "soc_system_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422365 ""}  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627139422365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422366 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ocram_16b soc_system:u0\|soc_system_ocram_16b:ocram_16b " "Elaborating entity \"soc_system_ocram_16b\" for hierarchy \"soc_system:u0\|soc_system_ocram_16b:ocram_16b\"" {  } { { "soc_system/synthesis/soc_system.v" "ocram_16b" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/soc_system.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_ocram_16b.v" "the_altsyncram" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_16b.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_ocram_16b.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_16b.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_ocram_16b.hex " "Parameter \"init_file\" = \"soc_system_ocram_16b.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422392 ""}  } { { "soc_system/synthesis/submodules/soc_system_ocram_16b.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_16b.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627139422392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pum1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pum1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pum1 " "Found entity 1: altsyncram_pum1" {  } { { "db/altsyncram_pum1.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/altsyncram_pum1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139422425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139422425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pum1 soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram\|altsyncram_pum1:auto_generated " "Elaborating entity \"altsyncram_pum1\" for hierarchy \"soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram\|altsyncram_pum1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ocram_64K soc_system:u0\|soc_system_ocram_64K:ocram_64k " "Elaborating entity \"soc_system_ocram_64K\" for hierarchy \"soc_system:u0\|soc_system_ocram_64K:ocram_64k\"" {  } { { "soc_system/synthesis/soc_system.v" "ocram_64k" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/soc_system.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_ocram_64K.v" "the_altsyncram" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_64K.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_ocram_64K.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_64K.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_ocram_64K.hex " "Parameter \"init_file\" = \"soc_system_ocram_64K.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139422558 ""}  } { { "soc_system/synthesis/submodules/soc_system_ocram_64K.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_64K.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627139422558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d2n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d2n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d2n1 " "Found entity 1: altsyncram_d2n1" {  } { { "db/altsyncram_d2n1.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/altsyncram_d2n1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139422595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139422595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d2n1 soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\|altsyncram_d2n1:auto_generated " "Elaborating entity \"altsyncram_d2n1\" for hierarchy \"soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\|altsyncram_d2n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139422596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139423038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139423038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\|altsyncram_d2n1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\|altsyncram_d2n1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_d2n1.tdf" "decode3" { Text "/home/khyam/Downloads/qsys/jtag_master/db/altsyncram_d2n1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139423068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139423068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\|altsyncram_d2n1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\|altsyncram_d2n1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_d2n1.tdf" "mux2" { Text "/home/khyam/Downloads/qsys/jtag_master/db/altsyncram_d2n1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_switch_pio soc_system:u0\|soc_system_switch_pio:switch_pio " "Elaborating entity \"soc_system_switch_pio\" for hierarchy \"soc_system:u0\|soc_system_switch_pio:switch_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "switch_pio" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/soc_system.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sysid_qsys_0 soc_system:u0\|soc_system_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"soc_system_sysid_qsys_0\" for hierarchy \"soc_system:u0\|soc_system_sysid_qsys_0:sysid_qsys_0\"" {  } { { "soc_system/synthesis/soc_system.v" "sysid_qsys_0" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/soc_system.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/soc_system.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:vexriscvaxi4_0_dbusaxi_translator " "Elaborating entity \"altera_merlin_axi_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:vexriscvaxi4_0_dbusaxi_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vexriscvaxi4_0_dbusaxi_translator" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "master_0_master_translator" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:vexriscvaxi4_0_ibusaxi_translator " "Elaborating entity \"altera_merlin_axi_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:vexriscvaxi4_0_ibusaxi_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vexriscvaxi4_0_ibusaxi_translator" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ocram_64k_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ocram_64k_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "ocram_64k_s1_translator" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ocram_16b_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ocram_16b_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "ocram_16b_s1_translator" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "led_pio_s1_translator" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:vexriscvaxi4_0_dbusaxi_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:vexriscvaxi4_0_dbusaxi_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vexriscvaxi4_0_dbusaxi_agent" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:vexriscvaxi4_0_dbusaxi_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:vexriscvaxi4_0_dbusaxi_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "master_0_master_agent" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:vexriscvaxi4_0_ibusaxi_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:vexriscvaxi4_0_ibusaxi_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vexriscvaxi4_0_ibusaxi_agent" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139423998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_004 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"soc_system_mm_interconnect_0_router_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_004" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_004_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_006 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"soc_system_mm_interconnect_0_router_006\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_006" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_006_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_007 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"soc_system_mm_interconnect_0_router_007\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_007" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_007_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\|soc_system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\|soc_system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_009 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"soc_system_mm_interconnect_0_router_009\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_009" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_009_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009\|soc_system_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_009_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009\|soc_system_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_010 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"soc_system_mm_interconnect_0_router_010\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_010" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_010_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010\|soc_system_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_010_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010\|soc_system_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_014 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_014:router_014 " "Elaborating entity \"soc_system_mm_interconnect_0_router_014\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_014:router_014\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_014" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_014_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_014:router_014\|soc_system_mm_interconnect_0_router_014_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_014_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_014:router_014\|soc_system_mm_interconnect_0_router_014_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv" "the_default_decode" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "master_0_master_limiter" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_burst_adapter" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424164 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 7 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 11 to match size of target (7)" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627139424171 "|blink|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_003" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_004 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_004:cmd_demux_004 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_004:cmd_demux_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_004" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_006 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_006:cmd_demux_006 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_006\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_006:cmd_demux_006\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_006" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_003.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_007 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_007\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_007" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" "arb" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_004 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_004:rsp_mux_004 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_004:rsp_mux_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_004" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_004.sv" "arb" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_004.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_006 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_006:rsp_mux_006 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_006\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_006:rsp_mux_006\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_006" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_006:rsp_mux_006\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_006:rsp_mux_006\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv" "arb" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_006:rsp_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_006:rsp_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/soc_system.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_002 soc_system:u0\|soc_system_irq_mapper_002:irq_mapper_002 " "Elaborating entity \"soc_system_irq_mapper_002\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_002:irq_mapper_002\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_002" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/soc_system.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/soc_system.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_001" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/soc_system.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_002" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/soc_system.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139424923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0i84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0i84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0i84 " "Found entity 1: altsyncram_0i84" {  } { { "db/altsyncram_0i84.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/altsyncram_0i84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139438495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139438495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/mux_elc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139439630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139439630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139439673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139439673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mdi " "Found entity 1: cntr_mdi" {  } { { "db/cntr_mdi.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/cntr_mdi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139439772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139439772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rac " "Found entity 1: cmpr_rac" {  } { { "db/cmpr_rac.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/cmpr_rac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139439803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139439803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/cntr_4vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139439845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139439845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139439989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139439989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139440019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139440019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139440059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139440059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139440090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139440090 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139442281 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1627139442798 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.07.24.20:40:46 Progress: Loading sldee078ccc/alt_sld_fab_wrapper_hw.tcl " "2021.07.24.20:40:46 Progress: Loading sldee078ccc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139446365 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139448065 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139448247 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139449231 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139449375 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139449526 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139449696 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139449699 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139449699 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1627139450994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldee078ccc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldee078ccc/alt_sld_fab.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/ip/sldee078ccc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139451253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139451253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139451385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139451385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139451386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139451386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139451477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139451477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139451591 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139451591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139451591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139451689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139451689 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|RegFilePlugin_regFile " "RAM logic \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|RegFilePlugin_regFile\" is uninferred due to asynchronous read logic" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "RegFilePlugin_regFile" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2844 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1627139458466 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1627139458466 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|RegFilePlugin_regFile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|RegFilePlugin_regFile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1_\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1_\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1_\|ways_0_data_symbol0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1_\|ways_0_data_symbol0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1_\|ways_0_data_symbol1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1_\|ways_0_data_symbol1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1_\|ways_0_data_symbol2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1_\|ways_0_data_symbol2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1_\|ways_0_data_symbol3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1_\|ways_0_data_symbol3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|InstructionCache:IBusCachedPlugin_cache\|ways_0_datas_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|InstructionCache:IBusCachedPlugin_cache\|ways_0_datas_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627139462053 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627139462053 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1627139462053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|altsyncram:RegFilePlugin_regFile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139462087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Instantiated megafunction \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|altsyncram:RegFilePlugin_regFile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462087 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627139462087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2n1 " "Found entity 1: altsyncram_u2n1" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/altsyncram_u2n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139462122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139462122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1_\|altsyncram:ways_0_tags_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1_\|altsyncram:ways_0_tags_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139462146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1_\|altsyncram:ways_0_tags_rtl_0 " "Instantiated megafunction \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1_\|altsyncram:ways_0_tags_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 22 " "Parameter \"WIDTH_B\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462146 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627139462146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_83q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_83q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_83q1 " "Found entity 1: altsyncram_83q1" {  } { { "db/altsyncram_83q1.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/altsyncram_83q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139462180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139462180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1_\|altsyncram:ways_0_data_symbol0_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1_\|altsyncram:ways_0_data_symbol0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139462201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1_\|altsyncram:ways_0_data_symbol0_rtl_0 " "Instantiated megafunction \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1_\|altsyncram:ways_0_data_symbol0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462201 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627139462201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s5q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s5q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s5q1 " "Found entity 1: altsyncram_s5q1" {  } { { "db/altsyncram_s5q1.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/altsyncram_s5q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139462232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139462232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139462266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462266 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627139462266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139462297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139462297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_datas_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_datas_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139462319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_datas_rtl_0 " "Instantiated megafunction \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_datas_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627139462319 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627139462319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m8q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m8q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m8q1 " "Found entity 1: altsyncram_m8q1" {  } { { "db/altsyncram_m8q1.tdf" "" { Text "/home/khyam/Downloads/qsys/jtag_master/db/altsyncram_m8q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627139462354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139462354 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1627139462841 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139468698 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "414 " "414 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627139475582 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[0\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[0\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[0\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[10\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[10\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[10\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[11\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[11\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[11\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[12\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[12\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[12\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[13\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[13\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[13\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[14\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[14\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[14\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[15\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[15\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[15\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[16\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[16\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[16\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[17\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[17\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[17\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[18\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[18\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[18\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[19\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[19\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[19\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[1\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[1\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[1\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[20\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[20\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[20\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[21\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[21\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[21\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[22\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[22\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[22\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[23\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[23\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[23\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[24\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[24\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[24\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[25\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[25\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[25\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[26\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[26\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[26\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[27\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[27\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[27\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[28\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[28\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[28\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[29\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[29\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[29\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[2\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[2\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[2\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[30\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[30\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[30\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[31\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[31\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[31\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[3\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[3\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[3\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[4\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[4\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[4\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[5\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[5\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[5\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[6\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[6\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[6\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[7\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[7\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[7\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[8\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[8\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[8\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[9\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[9\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[9\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[0\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[0\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[0\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[10\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[10\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[10\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[11\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[11\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[11\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[12\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[12\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[12\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[13\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[13\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[13\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[14\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[14\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[14\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[15\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[15\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[15\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[16\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[16\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[16\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[17\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[17\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[17\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[18\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[18\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[18\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[19\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[19\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[19\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[1\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[1\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[1\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[20\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[20\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[20\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[21\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[21\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[21\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[22\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[22\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[22\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[23\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[23\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[23\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[24\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[24\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[24\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[25\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[25\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[25\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[26\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[26\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[26\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[27\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[27\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[27\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[28\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[28\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[28\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[29\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[29\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[29\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[2\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[2\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[2\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[30\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[30\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[30\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[31\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[31\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[31\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[3\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[3\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[3\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[4\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[4\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[4\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[5\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[5\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[5\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[6\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[6\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[6\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[7\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[7\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[7\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[8\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[8\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[8\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[9\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[9\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[9\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[10\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[10\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[10\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[11\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[11\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[11\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[12\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[12\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[12\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[13\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[13\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[13\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[14\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[14\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[14\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[15\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[15\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[15\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[16\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[16\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[16\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[17\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[17\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[17\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[18\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[18\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[18\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[19\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[19\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[19\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[20\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[20\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[20\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[21\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[21\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[21\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[22\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[22\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[22\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[23\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[23\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[23\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[24\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[24\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[24\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[25\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[25\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[25\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[26\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[26\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[26\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[27\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[27\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[27\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[28\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[28\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[28\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[29\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[29\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[29\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[2\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[2\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[2\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[30\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[30\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[30\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[31\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[31\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[31\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[3\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[3\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[3\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[4\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[4\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[4\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[5\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[5\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[5\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[6\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[6\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[6\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[7\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[7\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[7\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[8\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[8\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[8\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[9\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[9\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[9\]" { Text "/home/khyam/Downloads/qsys/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 2297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139475639 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1627139475639 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/khyam/Downloads/qsys/jtag_master/output_files/blink.map.smsg " "Generated suppressed messages file /home/khyam/Downloads/qsys/jtag_master/output_files/blink.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139476561 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 4333 4343 0 0 10 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 4333 of its 4343 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 10 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1627139482424 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627139483622 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627139483622 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "push_button\[2\] " "No output dependent on input pin \"push_button\[2\]\"" {  } { { "blink.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/blink.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139487292 "|blink|push_button[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "push_button\[3\] " "No output dependent on input pin \"push_button\[3\]\"" {  } { { "blink.v" "" { Text "/home/khyam/Downloads/qsys/jtag_master/blink.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627139487292 "|blink|push_button[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1627139487292 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38813 " "Implemented 38813 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627139487380 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627139487380 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36281 " "Implemented 36281 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627139487380 ""} { "Info" "ICUT_CUT_TM_RAMS" "2511 " "Implemented 2511 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1627139487380 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1627139487380 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627139487380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 165 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1627 " "Peak virtual memory: 1627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627139487565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 24 20:41:27 2021 " "Processing ended: Sat Jul 24 20:41:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627139487565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627139487565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:00 " "Total CPU time (on all processors): 00:02:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627139487565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627139487565 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1627139490612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627139490612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 24 20:41:30 2021 " "Processing started: Sat Jul 24 20:41:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627139490612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1627139490612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off blink -c blink " "Command: quartus_fit --read_settings_files=off --write_settings_files=off blink -c blink" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1627139490612 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1627139490657 ""}
{ "Info" "0" "" "Project  = blink" {  } {  } 0 0 "Project  = blink" 0 0 "Fitter" 0 0 1627139490658 ""}
{ "Info" "0" "" "Revision = blink" {  } {  } 0 0 "Revision = blink" 0 0 "Fitter" 0 0 1627139490658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1627139491348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1627139491348 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "System clock has been set back. Feature:       quartus License path:  /home/khyam/Downloads/kh/july_2021/9890969F586A_1626671820155.dat: FlexNet Licensing error:-88,309 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\". " "FLEXlm software error: System clock has been set back. Feature:       quartus License path:  /home/khyam/Downloads/kh/july_2021/9890969F586A_1626671820155.dat: FlexNet Licensing error:-88,309 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\".." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Fitter" 0 -1 1627139491612 ""}
{ "Error" "EMPP_MPP_INVALID_DEVICE_LICENSE" "5CSEMA5F31C6 " "Current license file does not support the 5CSEMA5F31C6 device. Go to the Self-Service Licensing Center on the Intel FPGA website to manage your licenses (https://mysupport.altera.com/AlteraLicensing/license/index.html). " {  } {  } 0 119013 "Current license file does not support the %1!s! device. Go to the Self-Service Licensing Center on the Intel FPGA website to manage your licenses (https://mysupport.altera.com/AlteraLicensing/license/index.html). " 0 0 "Fitter" 0 -1 1627139491612 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 1  2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1022 " "Peak virtual memory: 1022 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627139492603 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 24 20:41:32 2021 " "Processing ended: Sat Jul 24 20:41:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627139492603 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627139492603 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627139492603 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1627139492603 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 167 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 167 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1627139492929 ""}
