Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 12 Nov 2018 15:15:46 -0000
Received: from icoremail.net (unknown [209.85.214.177])
	by mail-app2 (Coremail) with SMTP id by_KCgCn3ySBa+lb30Z9AQ--.38277S3;
	Mon, 12 Nov 2018 20:01:06 +0800 (CST)
Received: from mail-pl1-f177.google.com (unknown [209.85.214.177])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwAnBECAa+lbDJ8xAA--.1646S3;
	Mon, 12 Nov 2018 20:01:04 +0800 (CST)
Received: by mail-pl1-f177.google.com with SMTP id g59-v6so4257666plb.10
        for <xuliker@zju.edu.cn>; Mon, 12 Nov 2018 04:01:04 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :subject:to:cc:references:from:message-id:date:user-agent
         :mime-version:in-reply-to:content-language:content-transfer-encoding
         :sender:precedence:list-id;
        bh=kJ7Wbu3KVQonx3d+/IXnxOOFW6tpMfd4M0NdaquopUY=;
        b=Ww/OCtfQfJ6ZgIckanHHXGg+0JnlT6JYGZuhzPL4vK/4dthUvefpujjZGBMDqZIzdL
         VVxl/PXX5C9nH1MFA3ijYK/kwdNiTsTRFR3eJX9EMylwdfmqzhK/YKkJlBGwOSCoC2TR
         GhDukeHuHSJuIaUZ+RuGrZ9xJc0ABhj8INSZhdPWlkM5QlMnq4OD4WI232YaSGl6l4Xf
         RMd6iwgLPq4tZZehX5d1V7W4sc6O2Em/qKyesxDfoQ/4iH09lp0MhWG2n7p7gADYpIrh
         kOZ2hQ2plDIEcS05pfGMOiCgr4KBzBSPLrrp7DXlK7JMyWY2oPR/Qa29RP8J8cOWlvXw
         +L+A==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AGRZ1gIv+uRYxS0z1AeX6rKNCy3IFO3ssdV6ndxnd4P8g6KTPeuz36GO
	qLHTAugbIKPBHHvAPKIZL4NbXvtr0PMlbupeRhfPprEz5z3HF/fLVg==
X-Received: by 2002:a17:902:b789:: with SMTP id e9-v6mr665777pls.338.1542024063696;
        Mon, 12 Nov 2018 04:01:03 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp3096722pjt;
        Mon, 12 Nov 2018 04:01:02 -0800 (PST)
X-Google-Smtp-Source: AJdET5fXJOn0ds8XRK+Mf+/ID0p3w/HPS5WWs9rqF1on7SLn29OTBR1fcIrE2ff/pw6wjIO3v3ry
X-Received: by 2002:a63:314c:: with SMTP id x73mr567800pgx.323.1542024062488;
        Mon, 12 Nov 2018 04:01:02 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542024062; cv=none;
        d=google.com; s=arc-20160816;
        b=UHq+51WMwktBzdDECqV01uF/Dc//0Ga8T9KzdxXMFHMWYdk1vJ5UXdMbuMC/fE95Ji
         IKQrePAchUO6bA6+RcyriCgxzQMIIMeRj5hBXf1Te5hqL0o5AuO1FAWwH/WSD6F5gLXp
         OuecLxVKcKgZY2uzdTMUkF0uESNw9uCNhOONbdqjyq5KKH4ztNX8HfXPCDxsTs88Wxla
         ZwBabq1gIBX1Q3GT4MGO+VArE//N0h8BJT7id1mAsquSYSaKrsTK8cvb8IuF9EDNHFHk
         hxK10hfGj/8eBfukJyx5UiPRhU2NQ2ZvtmNCMJ5H4XKKWTBdoZneOh4/hX9wuYbHVTUX
         /Ccw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding
         :content-language:in-reply-to:mime-version:user-agent:date
         :message-id:from:references:cc:to:subject;
        bh=kJ7Wbu3KVQonx3d+/IXnxOOFW6tpMfd4M0NdaquopUY=;
        b=lsuoo0lUpU5xroVz02uXtNJesgjED6uLbV4ZvskRg+hVyzWQC3NcapYTvTrd5XILQ+
         e8bY7zOghkOaqgJem6ov5EqJEOK0MOkzc8T2mqlBkwVDTsIKxC9eb68qhlKugqAWkP4K
         lGCruSQnAgLddepx4nwgI8nGlANqmn2VN03fYc7X0RbfcntNGRZtibydNxIhGJr/oxu+
         tmvsG2cxvpxkDl1OrIQP1KjGaFAFWUjPtOpI0H5wYpOBv3vev/aP5d04qUwdAz+cAzqw
         SYbUYRFMdjQrklTJseKSPD+YTDgk+gxdjKmdn9ltAFjb7P+d9oKdcZYqmgzloCtjYE9l
         UQDQ==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id e63si15967204pgc.239.2018.11.12.04.00.47;
        Mon, 12 Nov 2018 04:01:02 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1730120AbeKLVxO (ORCPT <rfc822;tomnomnom1@gmail.com>
        + 99 others); Mon, 12 Nov 2018 16:53:14 -0500
Received: from foss.arm.com ([217.140.101.70]:35012 "EHLO foss.arm.com"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1729556AbeKLVxN (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 12 Nov 2018 16:53:13 -0500
Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249])
        by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id BC19A80D;
        Mon, 12 Nov 2018 04:00:15 -0800 (PST)
Received: from [10.1.197.36] (e112298-lin.cambridge.arm.com [10.1.197.36])
        by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 8CC0F3F5A0;
        Mon, 12 Nov 2018 04:00:13 -0800 (PST)
Subject: Re: [PATCH v6 00/24] arm64: provide pseudo NMI with GICv3
To: linux-arm-kernel@lists.infradead.org
Cc: linux-kernel@vger.kernel.org, daniel.thompson@linaro.org,
        joel@joelfernandes.org, marc.zyngier@arm.com,
        christoffer.dall@arm.com, james.morse@arm.com,
        catalin.marinas@arm.com, will.deacon@arm.com
References: <1542023835-21446-1-git-send-email-julien.thierry@arm.com>
From: Julien Thierry <julien.thierry@arm.com>
Message-ID: <c0d5c4e8-a4cd-4289-24cc-31faf8efd0b6@arm.com>
Date: Mon, 12 Nov 2018 12:00:11 +0000
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101
 Thunderbird/52.8.0
MIME-Version: 1.0
In-Reply-To: <1542023835-21446-1-git-send-email-julien.thierry@arm.com>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Language: en-US
Content-Transfer-Encoding: 7bit
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwAnBECAa+lbDJ8xAA--.1646S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoW3Wr1fGw1fAF1rtr47JF47Arb_yoWfJr1xpa
	y8Cas8Wr4rGFyUu39xArn7uFyYy3s5J3y5trykJ34jgF1YyFy0yFsYyF98CFsru3yDW3yj
	9F4Yy3W0g3WqyaDanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUmIb7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_tr0E3s1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r10
	6r15McIj6I8E87Iv67AKxVWxJVW8Jr1lOx8S6xCaFVCjc4AY6r1j6r4UM4x0Y48IcVAKI4
	8JMx02cVCv0xWlc7I2V7IY0VAS07AlzVAYIcxG8wCY1x0264kExVAvwVAq07x20xylc7Ca
	8VAvwVCFzxkY4VCF77xAMxkIecxEwVCI4VW5JwCY0x0Ix7I2Y4AK64vIr41lcIIF0xvE2I
	x0cI8IcVAFwI0_Xr0_Ar1lcIIF0xvE2Ix0cI8IcVCY1x0267AKxVW8JVWxJwCYIxAIcVC2
	z280aVAFwI0_GcCE3s1lcIIF0xvEx4A2jsIEc7CjxVAFwI0_GcCE3s1l42xK82IYc2Ij64
	vIr41l42xK82IY64kExVAvwVAq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_Jr0_
	Gr1lx2IqxVAqx4xG67AKxVWUJVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17
	CE14v26r1q6r43MIIYrxkI7VAKI48JMIIF0xvE42xK8VAvwI8IcIk0rVWUJVWUCbIYCTnI
	WIevJa73UjIFyTuYvjxUPqXlUUUUU

Hi,

I currently have an issue with my public repository, I'll try to post a 
branch to fetch this series from as soon as possible.

Thanks,

Julien

On 12/11/18 11:56, Julien Thierry wrote:
> Hi,
> 
> This series is a continuation of the work started by Daniel [1]. The goal
> is to use GICv3 interrupt priorities to simulate an NMI.
> 
> The patches depend on the core API for NMIs patches [2].
> 
> To achieve this, set two priorities, one for standard interrupts and
> another, higher priority, for NMIs. Whenever we want to disable interrupts,
> we mask the standard priority instead so NMIs can still be raised. Some
> corner cases though still require to actually mask all interrupts
> effectively disabling the NMI.
> 
> Daniel Thompson ran some benchmarks [3] on a previous version showing a
> small (<1%) performance drop when using interrupt priorities on Cortex-A53
> and GIC-500.
> 
> Currently, only PPIs and SPIs can be set as NMIs. IPIs being currently
> hardcoded IRQ numbers, there isn't a generic interface to set SGIs as NMI
> for now. LPIs being controlled by the ITS cannot be delivered as NMI.
> When an NMI is active on a CPU, no other NMI can be triggered on the CPU.
> 
> Requirements to use this:
> - Have GICv3
> - SCR_EL3.FIQ is set to 1 when linux runs or have single security state
> - Select Kernel Feature -> Use ICC system registers for IRQ masking
> 
> * Patches 1 and 2 are just a bit of cleanup
> 
> * Patch 3 introduces a CPU feature to check if priority masking should be
>    used
> 
> * Patches 4 and 5 add the support for priority masking in GICv3 driver
> 
> * Patches 6 to 11 add the support for priority masking the arch/arm64
>    code
> 
> * Patches 12 and 13 allow us to apply alternatives earlier in the boot
>    process
> 
> * Patches 14 to 16 starts the PMR masking on cpu startup and provides
>    primitives for arm64 GICv3 driver to perform priority masking
> 
> * Patches 17 to 20 Add support for pseudo-NMIs in GICv3 driver
> 
> * Patches 21 to 23 Add support for receiving NMIs in arch/arm64
> 
> * Patch 24 adds the build config and command line option to enable
>    pseudo-NMIs
> 
> Changes since v5[4]:
> * Rebased on v4.20-rc2
> * Reorganized patches again
> * Renamed compile option + PMR values defines
> * Write PMR enablement for cpu startup in C
> * Fix wrong array size passed to __apply_alternatives
> * Do not touch PMR in pt_regs when not using irq masking
> * Remove ISB between PMR and IAR -> turns out it is not needed
> * Simplify irqflags code after introducing PMR in it
> * Use ref count API to track PPIs set as NMI
> * Simplify NMI exit path
> 
> Changes since V4[5]:
> * Rebased to v4.19-rc1
> * Adapted GIC driver to the core NMI API
> * Added option to disable priority masking on command line
> * Added Daniel's Tested-by on patches related replacing PSR.I toggling with
>    PMR masking
> * Fix scope matching for alternative features.
> * Spotted some more places using PSR.I or daif and replaced with generic
>    interrupt functions
> 
> Changes since V3[6]:
> * Big refactoring. As suggested by Marc Z., some of the bigger patches
>    needed to be split into smaller one.
> * Try to reduce the amount of #ifdef for the new feature by introducing
>    an individual cpufeature for priority masking
> * Do not track which alternatives have been applied (was a bit dodgy
>    anyway), and use an alternative for VHE cpu_enable callback
> * Fix a build failure with arm by adding the correct RPR accessors
> * Added Suggested-by tags for changes from comming or inspired by Daniel's
>    series. Do let me know if you feel I missed something and am not giving
>    you due credit.
> 
> Changes since V2[7]:
> * Series rebase to v4.17-rc6
> * Adapt pathces 1 and 2 to the rework of cpufeatures framework
> * Use the group0 detection scheme in the GICv3 driver to identify
>    the priority view, and drop the use of a fake interrupt
> * Add the case for a GIC configured in a single security state
> * Use local_daif_restore instead of local_irq_enable the first time
>    we enable interrupts after a bp hardening in the handling of a kernel
>    entry. Otherwise PRS.I remains set...
> 
> Changes since V1[8]:
> * Series rebased to v4.15-rc8.
> * Check for arm64_early_features in this_cpu_has_cap (spotted by Suzuki).
> * Fix issue where debug exception were not masked when enabling debug in
>    mdscr_el1.
> 
> Changes since RFC[9]:
> * The series was rebased to v4.15-rc2 which implied some changes mainly
>    related to the work on exception entries and daif flags by James Morse.
>    - The first patch in the previous series was dropped because no longer
>      applicable.
>    - With the semantics James introduced of "inheriting" daif flags,
>      handling of PMR on exception entry is simplified as PMR is not altered
>      by taking an exception and already inherited from previous state.
>    - James pointed out that taking a PseudoNMI before reading the FAR_EL1
>      register should not be allowed as per the TRM (D10.2.29):
>      "FAR_EL1 is made UNKNOWN on an exception return from EL1."
>      So in this submission PSR.I bit is cleared only after FAR_EL1 is read.
> * For KVM, only deal with PMR unmasking/restoring in common code, and VHE
>    specific code makes sure PSR.I bit is set when necessary.
> * When detecting the GIC priority view (patch 5), wait for an actual
>    interrupt instead of trying only once.
> 
> 
> [1] http://www.spinics.net/lists/arm-kernel/msg525077.html
> [2] https://lkml.org/lkml/2018/11/12/2113
> [3] https://lkml.org/lkml/2018/7/20/803
> [4] https://lkml.org/lkml/2018/8/28/693
> [5] https://lkml.org/lkml/2018/7/24/321
> [6] https://lkml.org/lkml/2018/5/21/276
> [7] https://lkml.org/lkml/2018/1/17/335
> [8] https://www.spinics.net/lists/arm-kernel/msg620763.html
> [9] https://www.spinics.net/lists/arm-kernel/msg610736.html
> 
> Cheers,
> 
> Julien
> 
> -->
> 
> Daniel Thompson (1):
>    arm64: alternative: Apply alternatives early in boot process
> 
> Julien Thierry (23):
>    arm64: Remove unused daif related functions/macros
>    arm64: cpufeature: Set SYSREG_GIC_CPUIF as a boot system feature
>    arm64: cpufeature: Add cpufeature for IRQ priority masking
>    arm/arm64: gic-v3: Add PMR and RPR accessors
>    irqchip/gic-v3: Switch to PMR masking before calling IRQ handler
>    arm64: ptrace: Provide definitions for PMR values
>    arm64: Make PMR part of task context
>    arm64: Unmask PMR before going idle
>    arm64: kvm: Unmask PMR before entering guest
>    arm64: irqflags: Use ICC_PMR_EL1 for interrupt masking
>    arm64: daifflags: Include PMR in daifflags restore operations
>    arm64: alternative: Allow alternative status checking per cpufeature
>    irqchip/gic-v3: Factor group0 detection into functions
>    arm64: Switch to PMR masking when starting CPUs
>    arm64: gic-v3: Implement arch support for priority masking
>    irqchip/gic-v3: Detect if GIC can support pseudo-NMIs
>    irqchip/gic-v3: Handle pseudo-NMIs
>    irqchip/gic: Add functions to access irq priorities
>    irqchip/gic-v3: Allow interrupts to be set as pseudo-NMI
>    arm64: Handle serror in NMI context
>    arm64: Skip preemption when exiting an NMI
>    arm64: Skip irqflags tracing for NMI in IRQs disabled context
>    arm64: Enable the support of pseudo-NMIs
> 
>   Documentation/admin-guide/kernel-parameters.txt |   6 +
>   Documentation/arm64/booting.txt                 |   5 +
>   arch/arm/include/asm/arch_gicv3.h               |  33 ++++
>   arch/arm64/Kconfig                              |  14 ++
>   arch/arm64/include/asm/alternative.h            |   4 +-
>   arch/arm64/include/asm/arch_gicv3.h             |  32 +++
>   arch/arm64/include/asm/assembler.h              |  10 +-
>   arch/arm64/include/asm/cpucaps.h                |   3 +-
>   arch/arm64/include/asm/cpufeature.h             |  10 +
>   arch/arm64/include/asm/daifflags.h              |  20 +-
>   arch/arm64/include/asm/efi.h                    |   3 +-
>   arch/arm64/include/asm/irqflags.h               | 132 ++++++++++---
>   arch/arm64/include/asm/kvm_host.h               |  12 ++
>   arch/arm64/include/asm/processor.h              |   3 +
>   arch/arm64/include/asm/ptrace.h                 |  20 +-
>   arch/arm64/kernel/alternative.c                 |  60 +++++-
>   arch/arm64/kernel/asm-offsets.c                 |   1 +
>   arch/arm64/kernel/cpufeature.c                  |  42 +++-
>   arch/arm64/kernel/entry.S                       |  40 ++++
>   arch/arm64/kernel/process.c                     |   6 +
>   arch/arm64/kernel/smp.c                         |  34 ++++
>   arch/arm64/kernel/traps.c                       |   8 +-
>   arch/arm64/kvm/hyp/switch.c                     |  16 ++
>   arch/arm64/mm/proc.S                            |  18 ++
>   drivers/irqchip/irq-gic-common.c                |  10 +
>   drivers/irqchip/irq-gic-common.h                |   2 +
>   drivers/irqchip/irq-gic-v3.c                    | 250 +++++++++++++++++++++---
>   include/linux/irqchip/arm-gic-common.h          |   2 +-
>   28 files changed, 695 insertions(+), 101 deletions(-)
> 
> --
> 1.9.1
> 

-- 
Julien Thierry
