<stg><name>fftStage.1</name>


<trans_list>

<trans id="29" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="30" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="64">
<![CDATA[
.split:7 %fftOutData_local = alloca i64 1

]]></Node>
<StgValue><ssdm name="fftOutData_local"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="128" op_0_bw="64">
<![CDATA[
.split:11 %fftOutData_local2_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fftOutData_local2_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="14">
<![CDATA[
.split:15 %call_ln897 = call void @fftStageKernelS2S<64, 2, 1, 0, 0, 5, complex<ap_fixed<25, 10, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<24, 9, 5, 3, 0> >, complex<ap_fixed<25, 10, 5, 3, 0> > >, i128 %fftOutData_local2, i128 %fftOutData_local, i14 %twiddleObj_twiddleTable_M_imag_V_1

]]></Node>
<StgValue><ssdm name="call_ln897"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="14">
<![CDATA[
.split:15 %call_ln897 = call void @fftStageKernelS2S<64, 2, 1, 0, 0, 5, complex<ap_fixed<25, 10, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<24, 9, 5, 3, 0> >, complex<ap_fixed<25, 10, 5, 3, 0> > >, i128 %fftOutData_local2, i128 %fftOutData_local, i14 %twiddleObj_twiddleTable_M_imag_V_1

]]></Node>
<StgValue><ssdm name="call_ln897"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="11" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="1" op_4_bw="1" op_5_bw="3" op_6_bw="5" op_7_bw="1" op_8_bw="51" op_9_bw="32" op_10_bw="51" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:16 %call_ln905 = call void @streamingDataCommutor<complex<ap_fixed<25, 10, 5, 3, 0> > >, i128 %fftOutData_local, i128 %fftOutData_local2_1, i1 %control_count_V_5, i1 %control_bits_V_5, i3 %pf_count_V_3, i5 %sample_in_read_count_V_5, i1 %delay_line_stall_5, i51 %delayline_Array_1, i32 %control_delayline_Array_5, i51 %delayline_Array_19

]]></Node>
<StgValue><ssdm name="call_ln905"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="12" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="1" op_4_bw="1" op_5_bw="3" op_6_bw="5" op_7_bw="1" op_8_bw="51" op_9_bw="32" op_10_bw="51" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:16 %call_ln905 = call void @streamingDataCommutor<complex<ap_fixed<25, 10, 5, 3, 0> > >, i128 %fftOutData_local, i128 %fftOutData_local2_1, i1 %control_count_V_5, i1 %control_bits_V_5, i3 %pf_count_V_3, i5 %sample_in_read_count_V_5, i1 %delay_line_stall_5, i51 %delayline_Array_1, i32 %control_delayline_Array_5, i51 %delayline_Array_19

]]></Node>
<StgValue><ssdm name="call_ln905"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="13" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="14" op_7_bw="1" op_8_bw="1" op_9_bw="2" op_10_bw="5" op_11_bw="1" op_12_bw="53" op_13_bw="32" op_14_bw="53" op_15_bw="14" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="5" op_20_bw="1" op_21_bw="55" op_22_bw="32" op_23_bw="55" op_24_bw="1" op_25_bw="1" op_26_bw="5" op_27_bw="1" op_28_bw="55" op_29_bw="32" op_30_bw="55" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
.split:17 %call_ln906 = call void @fftStage.2, i128 %fftOutData_local2_1, i27 %p_fftOutData_0_0_0_0_0, i27 %p_fftOutData_0_0_0_0_01, i27 %p_fftOutData_0_1_0_0_0, i27 %p_fftOutData_0_1_0_0_02, i14 %twiddleObj_twiddleTable_M_imag_V_2, i1 %control_count_V_7, i1 %control_bits_V_7, i2 %pf_count_V_5, i5 %sample_in_read_count_V_7, i1 %delay_line_stall_7, i53 %delayline_Array_13, i32 %control_delayline_Array_7, i53 %delayline_Array_5, i14 %twiddleObj_twiddleTable_M_imag_V_3, i1 %control_count_V_9, i1 %control_bits_V_9, i1 %pf_count_V_7, i5 %sample_in_read_count_V_9, i1 %delay_line_stall_9, i55 %delayline_Array_10, i32 %control_delayline_Array_9, i55 %delayline_Array_9, i1 %control_count_V_2, i1 %control_bits_V_2, i5 %sample_in_read_count_V_2, i1 %delay_line_stall_2, i55 %delayline_Array_14, i32 %control_delayline_Array_2, i55 %delayline_Array_2

]]></Node>
<StgValue><ssdm name="call_ln906"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="14" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_1_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:4 %specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_12

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln0"/></StgValue>
</operation>

<operation id="19" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local2, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local2, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:8 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutData_local_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i128 %fftOutData_local, i128 %fftOutData_local

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:9 %specmemcore_ln885 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln885"/></StgValue>
</operation>

<operation id="23" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:12 %empty_83 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutData_local2_OC_1_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i128 %fftOutData_local2_1, i128 %fftOutData_local2_1

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="25" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:13 %specmemcore_ln891 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local2_1, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln891"/></StgValue>
</operation>

<operation id="26" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local2_1, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="14" op_7_bw="1" op_8_bw="1" op_9_bw="2" op_10_bw="5" op_11_bw="1" op_12_bw="53" op_13_bw="32" op_14_bw="53" op_15_bw="14" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="5" op_20_bw="1" op_21_bw="55" op_22_bw="32" op_23_bw="55" op_24_bw="1" op_25_bw="1" op_26_bw="5" op_27_bw="1" op_28_bw="55" op_29_bw="32" op_30_bw="55" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
.split:17 %call_ln906 = call void @fftStage.2, i128 %fftOutData_local2_1, i27 %p_fftOutData_0_0_0_0_0, i27 %p_fftOutData_0_0_0_0_01, i27 %p_fftOutData_0_1_0_0_0, i27 %p_fftOutData_0_1_0_0_02, i14 %twiddleObj_twiddleTable_M_imag_V_2, i1 %control_count_V_7, i1 %control_bits_V_7, i2 %pf_count_V_5, i5 %sample_in_read_count_V_7, i1 %delay_line_stall_7, i53 %delayline_Array_13, i32 %control_delayline_Array_7, i53 %delayline_Array_5, i14 %twiddleObj_twiddleTable_M_imag_V_3, i1 %control_count_V_9, i1 %control_bits_V_9, i1 %pf_count_V_7, i5 %sample_in_read_count_V_9, i1 %delay_line_stall_9, i55 %delayline_Array_10, i32 %control_delayline_Array_9, i55 %delayline_Array_9, i1 %control_count_V_2, i1 %control_bits_V_2, i5 %sample_in_read_count_V_2, i1 %delay_line_stall_2, i55 %delayline_Array_14, i32 %control_delayline_Array_2, i55 %delayline_Array_2

]]></Node>
<StgValue><ssdm name="call_ln906"/></StgValue>
</operation>

<operation id="28" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0">
<![CDATA[
.split:18 %ret_ln909 = ret

]]></Node>
<StgValue><ssdm name="ret_ln909"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
