INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_1_105033110_ver1/lab8_1_105033110_ver1.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_1_105033110_ver1/lab8_1_105033110_ver1.srcs/sim_1/new/tset_speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tset_speaker_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_1_105033110_ver1/lab8_1_105033110_ver1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
