

================================================================
== Synthesis Summary Report of 'main'
================================================================
+ General Information: 
    * Date:           Mon Aug 12 18:56:46 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        sparseMatrixPower
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+---------+---------+-----------+-----------+-----+
    |                      Modules                     |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |         |         |           |           |     |
    |                      & Loops                     |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +--------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+---------+---------+-----------+-----------+-----+
    |+ main                                            |  Timing|  -1.24|   121519|  6.076e+05|         -|   121520|      -|        no|   8 (2%)|   4 (1%)|  1179 (1%)|  1510 (2%)|    -|
    | + main_Pipeline_VITIS_LOOP_17_1                  |  Timing|  -1.24|      204|  1.020e+03|         -|      204|      -|        no|        -|  1 (~0%)|   93 (~0%)|  336 (~0%)|    -|
    |  o VITIS_LOOP_17_1                               |      II|   3.65|      202|  1.010e+03|         5|        2|    100|       yes|        -|        -|          -|          -|    -|
    | + main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1  |  Timing|  -0.80|   100011|  5.001e+05|         -|   100011|      -|        no|        -|   3 (1%)|  578 (~0%)|  452 (~0%)|    -|
    |  o VITIS_LOOP_15_1_VITIS_LOOP_14_1               |      II|   3.65|   100009|  5.000e+05|        20|       10|  10000|       yes|        -|        -|          -|          -|    -|
    | o VITIS_LOOP_29_3                                |       -|   3.65|    21300|  1.065e+05|       213|        -|    100|        no|        -|        -|          -|          -|    -|
    |  + main_Pipeline_VITIS_LOOP_32_4                 |  Timing|  -0.22|      209|  1.045e+03|         -|      209|      -|        no|  1 (~0%)|        -|  476 (~0%)|  350 (~0%)|    -|
    |   o VITIS_LOOP_32_4                              |      II|   3.65|      207|  1.035e+03|        10|        2|    100|       yes|        -|        -|          -|          -|    -|
    +--------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+-----------+----------+
| Port      | Direction | Bitwidth |
+-----------+-----------+----------+
| ap_return | out       | 32       |
+-----------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------+-----+--------+-------------+-----+-----------+---------+
| Name                                             | DSP | Pragma | Variable    | Op  | Impl      | Latency |
+--------------------------------------------------+-----+--------+-------------+-----+-----------+---------+
| + main                                           | 4   |        |             |     |           |         |
|   add_ln29_fu_115_p2                             |     |        | add_ln29    | add | fabric    | 0       |
|  + main_Pipeline_VITIS_LOOP_17_1                 | 1   |        |             |     |           |         |
|    add_ln17_1_fu_219_p2                          |     |        | add_ln17_1  | add | fabric    | 0       |
|    am_addmul_7ns_7ns_9ns_17_4_1_U1               | 1   |        | add_ln17    | add | dsp_slice | 3       |
|    add_ln17_2_fu_231_p2                          |     |        | add_ln17_2  | add | fabric    | 0       |
|    am_addmul_7ns_7ns_9ns_17_4_1_U1               | 1   |        | mul_ln19    | mul | dsp_slice | 3       |
|    next_urem13_fu_203_p2                         |     |        | next_urem13 | add | fabric    | 0       |
|    next_urem_fu_209_p2                           |     |        | next_urem   | add | fabric    | 0       |
|  + main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1 | 3   |        |             |     |           |         |
|    add_ln15_2_fu_196_p2                          |     |        | add_ln15_2  | add | fabric    | 0       |
|    add_ln15_3_fu_239_p2                          |     |        | add_ln15_3  | add | fabric    | 0       |
|    am_addmul_7ns_7ns_9ns_17_4_1_U13              | 1   |        | add_ln13    | add | dsp_slice | 3       |
|    mul_7ns_9ns_15_3_1_U7                         | 1   |        | mul_ln13    | mul | dsp       | 2       |
|    mac_muladd_7ns_7ns_7ns_14_4_1_U12             | 1   |        | mul_ln15    | mul | dsp_slice | 3       |
|    mac_muladd_7ns_7ns_7ns_14_4_1_U12             | 1   |        | add_ln15    | add | dsp_slice | 3       |
|    mul_4ns_32s_32_5_1_U10                        |     |        | mul_ln15_1  | mul | dsp       | 4       |
|    am_addmul_7ns_7ns_9ns_17_4_1_U13              | 1   |        | mul_ln15_2  | mul | dsp_slice | 3       |
|    add_ln15_1_fu_361_p2                          |     |        | add_ln15_1  | add | fabric    | 0       |
|    add_ln14_fu_264_p2                            |     |        | add_ln14    | add | fabric    | 0       |
|  + main_Pipeline_VITIS_LOOP_32_4                 | 0   |        |             |     |           |         |
|    add_ln32_fu_258_p2                            |     |        | add_ln32    | add | fabric    | 0       |
|    add_ln32_1_fu_204_p2                          |     |        | add_ln32_1  | add | fabric    | 0       |
|    add_ln32_2_fu_210_p2                          |     |        | add_ln32_2  | add | fabric    | 0       |
|    add_ln33_3_fu_237_p2                          |     |        | add_ln33_3  | add | fabric    | 0       |
|    add_ln33_fu_243_p2                            |     |        | add_ln33    | add | fabric    | 0       |
|    mul_4ns_32s_32_5_1_U25                        |     |        | mul_ln33    | mul | dsp       | 4       |
|    add_ln33_1_fu_303_p2                          |     |        | add_ln33_1  | add | fabric    | 0       |
|    add_ln33_2_fu_325_p2                          |     |        | add_ln33_2  | add | fabric    | 0       |
+--------------------------------------------------+-----+--------+-------------+-----+-----------+---------+


================================================================
== Storage Report
================================================================
+----------------------------------+---------------+------+------+------+--------+----------+------+---------+------------------+
| Name                             | Usage         | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                                  |               |      |      |      |        |          |      |         | Banks            |
+----------------------------------+---------------+------+------+------+--------+----------+------+---------+------------------+
| + main                           |               |      | 8    | 0    |        |          |      |         |                  |
|   data_U                         | ram_1p array  |      | 2    |      |        | data     | auto | 1       | 32, 67, 1        |
|   data_1_U                       | ram_1p array  |      | 2    |      |        | data_1   | auto | 1       | 32, 67, 1        |
|   data_2_U                       | ram_1p array  |      | 2    |      |        | data_2   | auto | 1       | 32, 67, 1        |
|   az_U                           | ram_1p array  |      |      |      |        | az       | auto | 1       | 3, 100, 1        |
|   w_U                            | rom_1p        |      | 4    |      |        | w        | auto | 1       | 4, 10000, 1      |
|  + main_Pipeline_VITIS_LOOP_32_4 |               |      | 1    | 0    |        |          |      |         |                  |
|    data1_U                       | ram_s2p array |      | 1    |      |        | data1    | auto | 1       | 32, 200, 1       |
+----------------------------------+---------------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

