/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [21:0] _00_;
  wire [8:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [21:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~((celloutsig_1_3z | celloutsig_1_6z[6]) & celloutsig_1_2z[9]);
  assign celloutsig_1_10z = ~((celloutsig_1_1z | celloutsig_1_3z) & celloutsig_1_3z);
  assign celloutsig_1_15z = ~((celloutsig_1_6z[6] | in_data[167]) & celloutsig_1_9z);
  assign celloutsig_0_23z = ~((celloutsig_0_18z[8] | celloutsig_0_14z) & celloutsig_0_7z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[127]) & celloutsig_1_0z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z[9] | celloutsig_1_2z[5]) & celloutsig_1_0z);
  assign celloutsig_1_4z = ~((celloutsig_1_3z | celloutsig_1_2z[5]) & celloutsig_1_0z);
  assign celloutsig_1_7z = ~((celloutsig_1_0z | in_data[124]) & celloutsig_1_2z[2]);
  assign celloutsig_0_4z = { in_data[2:0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } + in_data[22:16];
  assign celloutsig_1_17z = { celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_7z } + { celloutsig_1_2z[11:7], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_8z = { in_data[82:78], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z } + { in_data[83:78], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_1z = { in_data[92], celloutsig_0_0z, celloutsig_0_0z } + { in_data[36], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_18z = { _00_[21:15], celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_5z, _00_[7:1], celloutsig_0_9z } + { celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_22z = celloutsig_0_18z[16:14] + { celloutsig_0_4z[6:5], celloutsig_0_14z };
  assign celloutsig_1_2z = { in_data[175:171], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } + in_data[159:148];
  assign celloutsig_1_6z = in_data[177:170] + in_data[169:162];
  reg [8:0] _18_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _18_ <= 9'h000;
    else _18_ <= { celloutsig_0_8z[8:2], celloutsig_0_5z, celloutsig_0_7z };
  assign { _01_[8], _00_[21:15], _01_[0] } = _18_;
  reg [6:0] _19_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _19_ <= 7'h00;
    else _19_ <= { in_data[61:56], celloutsig_0_7z };
  assign _00_[7:1] = _19_;
  assign celloutsig_0_5z = in_data[7:5] != { celloutsig_0_4z[5], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_6z = in_data[76:59] != { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_7z = in_data[38:28] != { celloutsig_0_1z[2:1], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_1z } != { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_7z, _00_[7:1] } != { in_data[65:59], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[170:165] != in_data[188:183];
  assign celloutsig_1_5z = in_data[138:135] != { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_0z = | in_data[87:69];
  assign celloutsig_1_9z = | { in_data[129:125], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_11z = | { in_data[159:157], celloutsig_1_8z };
  assign celloutsig_1_18z = | { celloutsig_1_17z[6:0], celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_1_19z = | { celloutsig_1_2z[7:1], celloutsig_1_1z };
  assign celloutsig_0_14z = | { _00_[17:15], _01_[0], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, _01_[8], _00_[21:15], _01_[0], celloutsig_0_6z };
  assign celloutsig_0_15z = | celloutsig_0_4z[2:0];
  assign celloutsig_0_2z = | { in_data[91:85], celloutsig_0_0z };
  assign celloutsig_0_3z = | { celloutsig_0_1z[2:1], celloutsig_0_0z };
  assign { _00_[14:8], _00_[0] } = { celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_9z };
  assign _01_[7:1] = _00_[21:15];
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
