xpm_cdc.sv,systemverilog,xpm,../../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
xpm_memory.sv,systemverilog,xpm,../../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_Pipelining_Controller_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_Pipelining_Controller_0_0/sim/main_Pipelining_Controller_0_0.vhd,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_ProgramCounter_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_ProgramCounter_0_0/sim/main_ProgramCounter_0_0.vhd,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_CU_Decoder_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_CU_Decoder_0_0/sim/main_CU_Decoder_0_0.vhd,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_Decoder_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_Decoder_0_0/sim/main_Decoder_0_0.vhd,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_RegFile_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_RegFile_0_0/sim/main_RegFile_0_0.vhd,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_Pipelining_Forwarder_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_Pipelining_Forwarder_0_0/sim/main_Pipelining_Forwarder_0_0.vhd,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_Pipelining_Execution_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_Pipelining_Execution_0_0/sim/main_Pipelining_Execution_0_0.vhd,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_CU_RAMAddressControl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_CU_RAMAddressControl_0_0/sim/main_CU_RAMAddressControl_0_0.vhd,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_ALU_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_ALU_0_0/sim/main_ALU_0_0.vhd,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_CU_ImmediateManipula_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_CU_ImmediateManipula_0_0/sim/main_CU_ImmediateManipula_0_0.vhd,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_CU_JumpDestinationSe_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_CU_JumpDestinationSe_0_0/sim/main_CU_JumpDestinationSe_0_0.vhd,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_CU_JumpController_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_CU_JumpController_0_0/sim/main_CU_JumpController_0_0.vhd,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_CU_WriteSelector_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_CU_WriteSelector_0_0/sim/main_CU_WriteSelector_0_0.vhd,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_Pipelining_WriteBack_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_Pipelining_WriteBack_0_0/sim/main_Pipelining_WriteBack_0_0.vhd,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_ALU_FLAG_PACKER_0_1.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_ALU_FLAG_PACKER_0_1/sim/main_ALU_FLAG_PACKER_0_1.vhd,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_clockcontroller_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_clockcontroller_0_0/sim/main_clockcontroller_0_0.vhd,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_mmu_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_mmu_0_0/sim/main_mmu_0_0.vhd,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_mmio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_mmio_0_0/sim/main_mmio_0_0.vhd,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_8,../../../../Integration.gen/sources_1/bd/main/ipshared/09bd/simulation/blk_mem_gen_v8_4.v,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/main/ip/main_blk_mem_gen_0_0/sim/main_blk_mem_gen_0_0.v,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_gram_bram_0.v,verilog,xil_defaultlib,../../../bd/main/ip/main_gram_bram_0/sim/main_gram_bram_0.v,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_iram_bram_0.v,verilog,xil_defaultlib,../../../bd/main/ip/main_iram_bram_0/sim/main_iram_bram_0.v,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_clk_wiz.v,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.v,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_Debugger_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_Debugger_0_0/sim/main_Debugger_0_0.vhd,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_RX_UART_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_RX_UART_0_0/sim/main_RX_UART_0_0.vhd,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main_TX_UART_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_TX_UART_0_0/sim/main_TX_UART_0_0.vhd,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
main.vhd,vhdl,xil_defaultlib,../../../bd/main/sim/main.vhd,incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"incdir="../../../../Integration.gen/sources_1/bd/main/ipshared/3242"
glbl.v,Verilog,xil_defaultlib,glbl.v
