{
  "design": {
    "design_info": {
      "boundary_crc": "0xC7B034F61F5FCFE7",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../KBSCE-Plotter.gen/sources_1/bd/RISC_V",
      "name": "RISC_V",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.1",
      "validated": "true"
    },
    "design_tree": {
      "microblaze_riscv_0": "",
      "microblaze_riscv_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "mdm_1": "",
      "clk_wiz_1": "",
      "rst_clk_wiz_1_100M": "",
      "axi_gpio_leds": "",
      "axi_gpio_switches": "",
      "axi_uartlite_0": "",
      "axi_smc": "",
      "reset_inv_0": ""
    },
    "interface_ports": {
      "LED": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "LED_tri_o",
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "SW": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "SW_tri_i",
            "direction": "I",
            "left": "15",
            "right": "0"
          }
        }
      },
      "usb_uart": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "RxD": {
            "physical_name": "usb_uart_rxd",
            "direction": "I"
          },
          "TxD": {
            "physical_name": "usb_uart_txd",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "RISC_V_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "microblaze_riscv_0": {
        "vlnv": "xilinx.com:ip:microblaze_riscv:1.0",
        "ip_revision": "5",
        "xci_name": "RISC_V_microblaze_riscv_0_0",
        "xci_path": "ip\\RISC_V_microblaze_riscv_0_0\\RISC_V_microblaze_riscv_0_0.xci",
        "inst_hier_path": "microblaze_riscv_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          }
        },
        "interface_ports": {
          "DLMB": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "CPU",
                "value_src": "default"
              },
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "CPU",
                "value_src": "default"
              },
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DP": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "CPU",
                "value_src": "default"
              },
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "riscv > RISC_V microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_riscv_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "15",
            "xci_name": "RISC_V_dlmb_v10_0",
            "xci_path": "ip\\RISC_V_dlmb_v10_0\\RISC_V_dlmb_v10_0.xci",
            "inst_hier_path": "microblaze_riscv_0_local_memory/dlmb_v10",
            "has_run_ip_tcl": "true",
            "interface_ports": {
              "LMB_Sl_0": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "INTERIOR",
                    "value_src": "auto"
                  }
                }
              },
              "LMB_M": {
                "bd_attributes": {
                  "BRIDGES": {
                    "value": "LMB_Sl_0",
                    "value_src": "auto"
                  },
                  "TYPE": {
                    "value": "INTERIOR",
                    "value_src": "auto"
                  }
                },
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "15",
            "xci_name": "RISC_V_ilmb_v10_0",
            "xci_path": "ip\\RISC_V_ilmb_v10_0\\RISC_V_ilmb_v10_0.xci",
            "inst_hier_path": "microblaze_riscv_0_local_memory/ilmb_v10",
            "has_run_ip_tcl": "true",
            "interface_ports": {
              "LMB_Sl_0": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "INTERIOR",
                    "value_src": "auto"
                  }
                }
              },
              "LMB_M": {
                "bd_attributes": {
                  "BRIDGES": {
                    "value": "LMB_Sl_0",
                    "value_src": "auto"
                  },
                  "TYPE": {
                    "value": "INTERIOR",
                    "value_src": "auto"
                  }
                },
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "26",
            "xci_name": "RISC_V_dlmb_bram_if_cntlr_0",
            "xci_path": "ip\\RISC_V_dlmb_bram_if_cntlr_0\\RISC_V_dlmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "interface_ports": {
              "SLMB": {
                "bd_attributes": {
                  "FUNCTION": {
                    "value": "BRAM_CTRL",
                    "value_src": "default"
                  }
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > RISC_V microblaze_riscv_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "26",
            "xci_name": "RISC_V_ilmb_bram_if_cntlr_0",
            "xci_path": "ip\\RISC_V_ilmb_bram_if_cntlr_0\\RISC_V_ilmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "interface_ports": {
              "SLMB": {
                "bd_attributes": {
                  "FUNCTION": {
                    "value": "BRAM_CTRL",
                    "value_src": "default"
                  }
                }
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "11",
            "xci_name": "RISC_V_lmb_bram_0",
            "xci_path": "ip\\RISC_V_lmb_bram_0\\RISC_V_lmb_bram_0.xci",
            "inst_hier_path": "microblaze_riscv_0_local_memory/lmb_bram",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_riscv_0_dlmb": {
            "interface_ports": [
              "dlmb_v10/LMB_M",
              "DLMB"
            ]
          },
          "microblaze_riscv_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_riscv_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_riscv_0_ilmb": {
            "interface_ports": [
              "ilmb_v10/LMB_M",
              "ILMB"
            ]
          },
          "microblaze_riscv_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_riscv_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          },
          "microblaze_riscv_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm_riscv:1.0",
        "ip_revision": "5",
        "xci_name": "RISC_V_mdm_1_0",
        "xci_path": "ip\\RISC_V_mdm_1_0\\RISC_V_mdm_1_0.xci",
        "inst_hier_path": "mdm_1",
        "has_run_ip_tcl": "true"
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "16",
        "xci_name": "RISC_V_clk_wiz_1_0",
        "xci_path": "ip\\RISC_V_clk_wiz_1_0\\RISC_V_clk_wiz_1_0.xci",
        "inst_hier_path": "clk_wiz_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "PRIM_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_1_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "RISC_V_rst_clk_wiz_1_100M_0",
        "xci_path": "ip\\RISC_V_rst_clk_wiz_1_100M_0\\RISC_V_rst_clk_wiz_1_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_1_100M",
        "has_run_ip_tcl": "true"
      },
      "axi_gpio_leds": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "RISC_V_axi_gpio_0_0",
        "xci_path": "ip\\RISC_V_axi_gpio_0_0\\RISC_V_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_leds",
        "has_run_ip_tcl": "true",
        "parameters": {
          "GPIO_BOARD_INTERFACE": {
            "value": "led_16bits"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_gpio_switches": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "RISC_V_axi_gpio_1_0",
        "xci_path": "ip\\RISC_V_axi_gpio_1_0\\RISC_V_axi_gpio_1_0.xci",
        "inst_hier_path": "axi_gpio_switches",
        "has_run_ip_tcl": "true",
        "parameters": {
          "GPIO_BOARD_INTERFACE": {
            "value": "dip_switches_16bits"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "ip_revision": "39",
        "xci_name": "RISC_V_axi_uartlite_0_0",
        "xci_path": "ip\\RISC_V_axi_uartlite_0_0\\RISC_V_axi_uartlite_0_0.xci",
        "inst_hier_path": "axi_uartlite_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "UARTLITE_BOARD_INTERFACE": {
            "value": "usb_uart"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "27",
        "xci_name": "RISC_V_axi_smc_0",
        "xci_path": "ip\\RISC_V_axi_smc_0\\RISC_V_axi_smc_0.xci",
        "inst_hier_path": "axi_smc",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI:M01_AXI:M02_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          }
        }
      },
      "reset_inv_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "5",
        "xci_name": "RISC_V_reset_inv_0_0",
        "xci_path": "ip\\RISC_V_reset_inv_0_0\\RISC_V_reset_inv_0_0.xci",
        "inst_hier_path": "reset_inv_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "LED",
          "axi_gpio_leds/GPIO"
        ]
      },
      "axi_gpio_1_GPIO": {
        "interface_ports": [
          "SW",
          "axi_gpio_switches/GPIO"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "axi_gpio_leds/S_AXI"
        ]
      },
      "axi_smc_M01_AXI": {
        "interface_ports": [
          "axi_smc/M01_AXI",
          "axi_gpio_switches/S_AXI"
        ]
      },
      "axi_smc_M02_AXI": {
        "interface_ports": [
          "axi_smc/M02_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "usb_uart",
          "axi_uartlite_0/UART"
        ]
      },
      "microblaze_riscv_0_M_AXI_DP": {
        "interface_ports": [
          "microblaze_riscv_0/M_AXI_DP",
          "axi_smc/S00_AXI"
        ]
      },
      "microblaze_riscv_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_riscv_0/DEBUG"
        ]
      },
      "microblaze_riscv_0_dlmb_1": {
        "interface_ports": [
          "microblaze_riscv_0/DLMB",
          "microblaze_riscv_0_local_memory/DLMB"
        ]
      },
      "microblaze_riscv_0_ilmb_1": {
        "interface_ports": [
          "microblaze_riscv_0/ILMB",
          "microblaze_riscv_0_local_memory/ILMB"
        ]
      }
    },
    "nets": {
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "rst_clk_wiz_1_100M/dcm_locked"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_1_100M/mb_debug_sys_rst"
        ]
      },
      "microblaze_riscv_0_Clk": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "microblaze_riscv_0/Clk",
          "microblaze_riscv_0_local_memory/LMB_Clk",
          "rst_clk_wiz_1_100M/slowest_sync_clk",
          "axi_smc/aclk",
          "axi_gpio_leds/s_axi_aclk",
          "axi_gpio_switches/s_axi_aclk",
          "axi_uartlite_0/s_axi_aclk"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "reset_inv_0/Op1",
          "rst_clk_wiz_1_100M/ext_reset_in"
        ]
      },
      "reset_inv_0_Res": {
        "ports": [
          "reset_inv_0/Res",
          "clk_wiz_1/reset"
        ]
      },
      "rst_clk_wiz_1_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/bus_struct_reset",
          "microblaze_riscv_0_local_memory/SYS_Rst"
        ]
      },
      "rst_clk_wiz_1_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/mb_reset",
          "microblaze_riscv_0/Reset"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M/peripheral_aresetn",
          "axi_gpio_leds/s_axi_aresetn",
          "axi_smc/aresetn",
          "axi_gpio_switches/s_axi_aresetn",
          "axi_uartlite_0/s_axi_aresetn"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_1/clk_in1"
        ]
      }
    },
    "addressing": {
      "/microblaze_riscv_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_gpio_leds_Reg": {
                "address_block": "/axi_gpio_leds/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_gpio_switches_Reg": {
                "address_block": "/axi_gpio_switches/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "16K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "16K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}