$date
	Fri Aug  8 12:50:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_counter_4bit $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 4 # data_in [3:0] $end
$var reg 1 $ enable $end
$var reg 1 % load $end
$var reg 1 & rst_n $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 ' data_in [3:0] $end
$var wire 1 $ enable $end
$var wire 1 % load $end
$var wire 4 ( out [3:0] $end
$var wire 1 & rst_n $end
$var reg 4 ) count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
bx '
1&
0%
1$
bx #
0"
b0 !
$end
#5
b1 !
b1 (
b1 )
1"
#10
0"
0$
#15
1"
#20
0"
1$
#25
b10 !
b10 (
b10 )
1"
#30
0"
#35
b11 !
b11 (
b11 )
1"
#40
0"
#45
b100 !
b100 (
b100 )
1"
#50
0"
#55
b101 !
b101 (
b101 )
1"
#60
0"
#65
b110 !
b110 (
b110 )
1"
#70
b0 !
b0 (
b0 )
0"
0&
#75
1"
#80
0"
1&
#85
b1 !
b1 (
b1 )
1"
#90
0"
#95
b10 !
b10 (
b10 )
1"
#100
0"
#105
b11 !
b11 (
b11 )
1"
#110
0"
#115
b100 !
b100 (
b100 )
1"
#120
0"
#125
b101 !
b101 (
b101 )
1"
#130
0"
#135
b110 !
b110 (
b110 )
1"
#140
0"
#145
b111 !
b111 (
b111 )
1"
#150
0"
#155
b1000 !
b1000 (
b1000 )
1"
#160
0"
#165
b1001 !
b1001 (
b1001 )
1"
#170
0"
#175
b1010 !
b1010 (
b1010 )
1"
#180
0"
1%
b1011 #
b1011 '
#185
b1011 !
b1011 (
b1011 )
1"
#190
0"
0%
#195
b1100 !
b1100 (
b1100 )
1"
#200
0"
#205
b1101 !
b1101 (
b1101 )
1"
#210
0"
#215
b1110 !
b1110 (
b1110 )
1"
#220
0"
#225
b1111 !
b1111 (
b1111 )
1"
#230
0"
#235
b0 !
b0 (
b0 )
1"
#240
0"
#245
b1 !
b1 (
b1 )
1"
#250
0"
#255
b10 !
b10 (
b10 )
1"
#260
0"
#265
b11 !
b11 (
b11 )
1"
#270
0"
#275
b100 !
b100 (
b100 )
1"
#280
0"
#285
b101 !
b101 (
b101 )
1"
#290
0"
1%
b1111 #
b1111 '
#295
b1111 !
b1111 (
b1111 )
1"
#300
0"
0%
#305
b0 !
b0 (
b0 )
1"
#310
0"
0$
#315
1"
#320
0"
#325
1"
#330
0"
#335
1"
#340
0"
#345
1"
#350
0"
#355
1"
#360
0"
#365
1"
#370
0"
#375
1"
#380
0"
#385
1"
#390
0"
#395
1"
#400
0"
#405
1"
#410
0"
1%
b0 #
b0 '
#415
1"
#420
0"
0%
#425
1"
#430
0"
#435
1"
#440
0"
1$
#445
b1 !
b1 (
b1 )
1"
#450
0"
#455
b10 !
b10 (
b10 )
1"
#460
0"
#465
b11 !
b11 (
b11 )
1"
#470
0"
#475
b100 !
b100 (
b100 )
1"
#480
0"
#485
b101 !
b101 (
b101 )
1"
#490
0"
#495
b110 !
b110 (
b110 )
1"
#500
0"
#505
b111 !
b111 (
b111 )
1"
#510
0"
#515
b1000 !
b1000 (
b1000 )
1"
#520
0"
#525
b1001 !
b1001 (
b1001 )
1"
#530
0"
#535
b1010 !
b1010 (
b1010 )
1"
#540
0"
b11 #
b11 '
#545
b1011 !
b1011 (
b1011 )
1"
#550
0"
#555
b1100 !
b1100 (
b1100 )
1"
#560
b0 !
b0 (
b0 )
0"
0&
#565
1"
#570
0"
#575
1"
#580
0"
#585
1"
#590
0"
#595
1"
#600
0"
#605
1"
#610
0"
1&
#615
b1 !
b1 (
b1 )
1"
#620
0"
#625
b10 !
b10 (
b10 )
1"
#630
0"
#635
b11 !
b11 (
b11 )
1"
#640
0"
#645
b100 !
b100 (
b100 )
1"
#650
0"
#655
b101 !
b101 (
b101 )
1"
#660
0"
#665
b110 !
b110 (
b110 )
1"
#670
0"
#675
b111 !
b111 (
b111 )
1"
#680
0"
#685
b1000 !
b1000 (
b1000 )
1"
#690
0"
#695
b1001 !
b1001 (
b1001 )
1"
#700
0"
#705
b1010 !
b1010 (
b1010 )
1"
#710
0"
