/*
 * Copyright (c) 2023, Renesas Electronics Corporation. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef __SYS_REGS_H__
#define __SYS_REGS_H__

#include <rz_soc_def.h>						/* Get the System base address */


#define SCKCR								(SYS_BASE + 0x00000000)

#define MRCTLA								(SYS_BASE + 0x00000240)
#define MRCTLE								(SYS_BASE + 0x00000250)
#define MRCTLM								(SYS_BASE + 0x00000270)

#define MSTPCRA								(SYS_BASE + 0x00000300)
#define MSTPCRB								(SYS_BASE + 0x00000304)
#define MSTPCRC								(SYS_BASE + 0x00000308)
#define MSTPCRD								(SYS_BASE + 0x0000030C)
#define MSTPCRE								(SYS_BASE + 0x00000310)
#define MSTPCRJ								(SYS_BASE + 0x00000324)
#define MSTPCRK								(SYS_BASE + 0x00000328)
#define MSTPCRL								(SYS_BASE + 0x0000032C)
#define MSTPCRM								(SYS_BASE + 0x00000330)

#define IOVOLCTL0							(SYS_NS_BASE + 0x00003000)
#define IOVOLCTL1							(SYS_NS_BASE + 0x00003100)

#define MD_MON								(SYS_NS_BASE + 0x00004100)
#define PRCRN								(SYS_NS_BASE + 0x00004200)

#define PORT_BASE							(SYS_BASE + 0x00040000)

#define SCKCR2								(SYS_SAFETY_BASE + 0x00000004)
#define PMSEL								(SYS_SAFETY_BASE + 0x00000010)

#define PLL0MON								(SYS_SAFETY_BASE + 0x00000020)
#define PLL0EN								(SYS_SAFETY_BASE + 0x00000030)
#define PLL0_SSCG_CTR						(SYS_SAFETY_BASE + 0x00000034)
#define PLL1MON								(SYS_SAFETY_BASE + 0x00000040)
#define PLL2MON								(SYS_SAFETY_BASE + 0x00000090)
#define PLL2EN								(SYS_SAFETY_BASE + 0x000000A0)
#define PLL2_SSCG_CTR						(SYS_SAFETY_BASE + 0x000000AC)
#define PLL3MON								(SYS_SAFETY_BASE + 0x000000B0)
#define PLL3EN								(SYS_SAFETY_BASE + 0x000000C0)
#define PLL3_VCO_CTR0						(SYS_SAFETY_BASE + 0x000000C4)
#define PLL3_VCO_CTR1						(SYS_SAFETY_BASE + 0x000000C8)
#define PLL4MON								(SYS_SAFETY_BASE + 0x000000D0)

#define SWRSYS								(SYS_SAFETY_BASE + 0x00000210)
#define	SWR55C								(SYS_SAFETY_BASE + 0x00000228)
#define	SWR550								(SYS_SAFETY_BASE + 0x0000022C)
#define	SWR551								(SYS_SAFETY_BASE + 0x00000230)
#define	SWR552								(SYS_SAFETY_BASE + 0x00000234)
#define	SWR553								(SYS_SAFETY_BASE + 0x00000238)


#define MRCTLI								(SYS_SAFETY_BASE + 0x00000260)

#define MSTPCRG								(SYS_SAFETY_BASE + 0x00000318)
#define MSTPCRI								(SYS_SAFETY_BASE + 0x00000320)
#define MSTPCRN								(SYS_SAFETY_BASE + 0x00000334)

#define SSTPCR4								(SYS_SAFETY_BASE + 0x00010200)
#define SSTPCR5								(SYS_SAFETY_BASE + 0x00010204)
#define SSTPCR6								(SYS_SAFETY_BASE + 0x00010208)
#define SSTPCR7								(SYS_SAFETY_BASE + 0x0001020C)

#define SSTPCR0								(SYS_SAFETY_BASE + 0x00011200)
#define SSTPCR1								(SYS_SAFETY_BASE + 0x00011204)

#define CA55_RVBAL0							(SYS_SAFETY_BASE + 0x00015020)
#define CA55_RVBAH0							(SYS_SAFETY_BASE + 0x00015024)
#define CA55_RVBAL1							(SYS_SAFETY_BASE + 0x00015028)
#define CA55_RVBAH1							(SYS_SAFETY_BASE + 0x0001502C)
#define CA55_RVBAL2							(SYS_SAFETY_BASE + 0x00015030)
#define CA55_RVBAH2							(SYS_SAFETY_BASE + 0x00015034)
#define CA55_RVBAL3							(SYS_SAFETY_BASE + 0x00015038)
#define CA55_RVBAH3							(SYS_SAFETY_BASE + 0x0001503C)

#define PRCRS								(SYS_SAFETY_BASE + 0x00016000)

#define PORT_SAFETY_BASE					(SYS_SAFETY_BASE + 0x00040000)

#define MSTACCCTL0							(SYS_SAFETY_BASE + 0x00011300)
#define MSTACCCTL1							(SYS_SAFETY_BASE + 0x00011304)
#define MSTACCCTL2							(SYS_SAFETY_BASE + 0x00010300)
#define MSTACCCTL3							(SYS_SAFETY_BASE + 0x00010304)

#define SLVACCCTL0							(SYS_SAFETY_BASE + 0x011310)
#define SLVACCCTL1							(SYS_SAFETY_BASE + 0x011314)
#define SLVACCCTL2							(SYS_SAFETY_BASE + 0x011318)
#define SLVACCCTL4							(SYS_SAFETY_BASE + 0x011320)
#define SLVACCCTL5							(SYS_SAFETY_BASE + 0x011324)
#define SLVACCCTL6							(SYS_SAFETY_BASE + 0x010310)
#define SLVACCCTL7							(SYS_SAFETY_BASE + 0x010314)
#define SLVACCCTL8							(SYS_SAFETY_BASE + 0x010318)
#define SLVACCCTL9							(SYS_SAFETY_BASE + 0x01031C)

/* xSPI0 */
#define MRCTLA_MRCTLA04						UL(4)
/* xSPI1 */
#define MRCTLA_MRCTLA05						UL(5)
/* Ethernet */
#define MRCTLE_ETHERNET_ALL_MSK				UL(0x000F007F)
/* DDR */
#define MRCTLM_DDR_ALL_MSK					UL(0x03FF0000)

#define IOVOLCTL_18V						UL(0x00000000)			/* 1.8V */
#define IOVOLCTL_33V						UL(0x00000001)			/* 3.3V */

/* Boot Mode */
#define MD_MON_MD0MON_BIT					UL(12)
#define MD_MON_MDxMON_MSK					UL(7)					/* 3 bits wide - MD0MON, MD1MON and MD2MON */
#define MD_MON_MODE_XSPI0_x1				UL(0)
#define MD_MON_MODE_XSPI0_x8				UL(1)
#define MD_MON_MODE_XSPI1_x1				UL(2)
#define MD_MON_MODE_ESD						UL(3)
#define MD_MON_MODE_EMMC					UL(4)
#define MD_MON_MODE_SCIF					UL(5)
#define MD_MON_MODE_USB						UL(6)
#define MD_MON_MODE_COUNT					UL(7)

/* Voltage Select **/
#define MD_MON_MDV_LAT						UL(16)
#define MD_MON_MDV_LAT_MSK					UL(1)					/* 1 bit wide - MDV_LAT 0:1.8V 1:3.3V */
#define MD_MON_MODE_MDV_1V8					UL(0)
#define MD_MON_MODE_MDV_3V3					UL(1)

#define PRCRx_CLOCK_GEN						UL(1)
#define PRCRx_LOW_POWER						UL(2)
#define PRCRx_GPIO							UL(4)
#define PRCRx_SYS_CTRL						UL(8)

#define PMSEL_PMSEL2						UL(2)
#define PMSEL_PMSEL2_MSK					(1U << PMSEL_PMSEL2)
#define PMSEL_PMSEL2_EXT					(0U << PMSEL_PMSEL2)
#define PMSEL_PMSEL2_PLL					(1U << PMSEL_PMSEL2)

#define PMSEL_PMSEL3						UL(3)
#define PMSEL_PMSEL3_MSK					(1U << PMSEL_PMSEL3)
#define PMSEL_PMSEL3_EXT					(0U << PMSEL_PMSEL3)
#define PMSEL_PMSEL3_PLL					(1U << PMSEL_PMSEL3)

#define PMSEL_PMSEL2_MON					UL(11)
#define PMSEL_PMSEL2_MON_MSK				(1U << PMSEL_PMSEL2_MON)
#define PMSEL_PMSEL2_MON_EXT				(0U << PMSEL_PMSEL2_MON)
#define PMSEL_PMSEL2_MON_PLL				(1U << PMSEL_PMSEL2_MON)

#define PMSEL_PMSEL3_MON					UL(12)
#define PMSEL_PMSEL3_MON_MSK				(1U << PMSEL_PMSEL3_MON)
#define PMSEL_PMSEL3_MON_EXT				(0U << PMSEL_PMSEL3_MON)
#define PMSEL_PMSEL3_MON_PLL				(1U << PMSEL_PMSEL3_MON)

/* PLL2 Monitor register bits */
#define PLL2MON_PLL2MON						UL(0)
#define PLL2MON_PLL2MON_MSK					(1U << PLL2MON_PLL2MON)
#define PLL2MON_PLL2MON_LOCK				(1U << PLL2MON_PLL2MON)
/* PLL2 Enable register bits */
#define PLL2EN_PLL2EN						UL(0)
#define PLL2EN_PLL2EN_MSK					(1U << PLL2EN_PLL2EN)
#define PLL2EN_PLL2EN_DISABLE				(0U << PLL2EN_PLL2EN)
#define PLL2EN_PLL2EN_ENABLE				(1U << PLL2EN_PLL2EN)

/* PLL3 Monitor register bits */
#define PLL3MON_PLL3MON						UL(0)
#define PLL3MON_PLL3MON_MSK					(1U << PLL3MON_PLL3MON)
#define PLL3MON_PLL3MON_LOCK				(1U << PLL3MON_PLL3MON)
/* PLL3 Enable register bits */
#define PLL3EN_PLL3EN						UL(0)
#define PLL3EN_PLL3EN_MSK					(1U << PLL3EN_PLL3EN)
#define PLL3EN_PLL3EN_DISABLE				(0U << PLL3EN_PLL3EN)
#define PLL3EN_PLL3EN_ENABLE				(1U << PLL3EN_PLL3EN)

/* xSPI0 */
#define MSTPCRA_MSTPCRA04					UL(4)
#define MSTPCRA_MSTPCRA04_MSK				(0x00000001U << MSTPCRA_MSTPCRA04)
/* xSPI1 */
#define MSTPCRA_MSTPCRA05					UL(5)
#define MSTPCRA_MSTPCRA05_MSK				(0x00000001U << MSTPCRA_MSTPCRA05)
/* SCIF 0 */
#define MSTPCRA_MSTPCRA08					UL(8)
#define MSTPCRA_MSTPCRA08_MSK				(0x00000001U << MSTPCRA_MSTPCRA08)
/* I2C 0*/
#define MSTPCRB_MSTPCRB00					UL(0)
/* SPI 0*/
#define MSTPCRB_MSTPCRB04					UL(4)
/* CMTW */
#define MSTPCRD_MSTPCRD05					UL(5)
#define MSTPCRD_MSTPCRD05_MSK				(0x00000001U << MSTPCRD_MSTPCRD05)
/* Ethernet */
#define MSTPCRE_MSTPCRE00					UL(0)
#define MSTPCRE_MSTPCRE00_MSK				(0x00000001U << MSTPCRE_MSTPCRE00)
#define MSTPCRE_MSTPCRE01					UL(1)
#define MSTPCRE_MSTPCRE01_MSK				(0x00000001U << MSTPCRE_MSTPCRE01)
#define MSTPCRE_MSTPCRE02					UL(2)
#define MSTPCRE_MSTPCRE02_MSK				(0x00000001U << MSTPCRE_MSTPCRE02)
#define MSTPCRE_MSTPCRE03					UL(3)
#define MSTPCRE_MSTPCRE03_MSK				(0x00000001U << MSTPCRE_MSTPCRE03)
#define MSTPCRE_MSTPCRE_ETH_ALL				(MSTPCRE_MSTPCRE00_MSK | MSTPCRE_MSTPCRE01_MSK | MSTPCRE_MSTPCRE02_MSK | MSTPCRE_MSTPCRE03_MSK)
/* USB */
#define MSTPCRE_MSTPCRE08					UL(8)
#define MSTPCRE_MSTPCRE08_MSK				(0x00000001U << MSTPCRE_MSTPCRE08)
/* RTC */
#define MSTPCRG_MSTPCRG05					UL(5)
/* DDR */
#define MSTPCRM_MSTPCRM00					UL(0)
/* LCDC */
#define MSTPCRM_MSTPCRM04					UL(4)
/* PCIe */
#define MSTPCRM_MSTPCRM08					UL(8)
/* SDHI */
#define MSTPCRM_MSTPCRM12					UL(12)
#define MSTPCRM_MSTPCRM12_MSK				(0x00000001U << MSTPCRM_MSTPCRM12)
#define MSTPCRM_MSTPCRM13					UL(13)
#define MSTPCRM_MSTPCRM13_MSK				(0x00000001U << MSTPCRM_MSTPCRM13)
/* CA55 */
#define MSTPCRN_MSTPCRN2					UL(2)
#define MSTPCRN_MSTPCRN2_MSK				(0x00000001U << MSTPCRN_MSTPCRN2)
#define MSTPCRN_MSTPCRN3					UL(3)
#define MSTPCRN_MSTPCRN3_MSK				(0x00000001U << MSTPCRN_MSTPCRN3)
#define MSTPCRN_MSTPCRN4					UL(4)
#define MSTPCRN_MSTPCRN4_MSK				(0x00000001U << MSTPCRN_MSTPCRN4)
#define MSTPCRN_MSTPCRN5					UL(5)
#define MSTPCRN_MSTPCRN5_MSK				(0x00000001U << MSTPCRN_MSTPCRN5)
#define MSTPCRN_MSTPCRN_CA55_ALL			(MSTPCRN_MSTPCRN2_MSK | MSTPCRN_MSTPCRN3_MSK | MSTPCRN_MSTPCRN4_MSK | MSTPCRN_MSTPCRN5_MSK)


/* DDR-A*/
#define SSTPCR0_DDRA0_REQ					UL(0)
#define SSTPCR0_DDRA0_REQ_MSK				(0x00000001U << SSTPCR0_DDRA0_REQ)
#define SSTPCR0_DDRA0_ACK					UL(1)
#define SSTPCR0_DDRA0_ACK_MSK				(0x00000001U << SSTPCR0_DDRA0_ACK)
#define SSTPCR0_DDRA1_REQ					UL(4)
#define SSTPCR0_DDRA1_REQ_MSK				(0x00000001U << SSTPCR0_DDRA1_REQ)
#define SSTPCR0_DDRA1_ACK					UL(5)
#define SSTPCR0_DDRA1_ACK_MSK				(0x00000001U << SSTPCR0_DDRA1_ACK)
#define SSTPCR0_DDRA4_REQ					UL(8)
#define SSTPCR0_DDRA4_REQ_MSK				(0x00000001U << SSTPCR0_DDRA4_REQ)
#define SSTPCR0_DDRA4_ACK					UL(9)
#define SSTPCR0_DDRA4_ACK_MSK				(0x00000001U << SSTPCR0_DDRA4_ACK)
#define SSTPCR0_DDRA_ALL_REQ_MSK			(SSTPCR0_DDRA0_REQ_MSK | SSTPCR0_DDRA1_REQ_MSK | SSTPCR0_DDRA4_REQ_MSK)
#define SSTPCR0_DDRA_ALL_ACK_MSK			(SSTPCR0_DDRA0_ACK_MSK | SSTPCR0_DDRA1_ACK_MSK | SSTPCR0_DDRA4_ACK_MSK)
/* PCIe */
#define SSTPCR1_PCIE0_REQ					UL(0)
#define SSTPCR1_PCIE0_REQ_MSK				(0x00000001U << SSTPCR1_PCIE0_REQ)
#define SSTPCR1_PCIE0_ACK					UL(1)
#define SSTPCR1_PCIE0_ACK_MSK				(0x00000001U << SSTPCR1_PCIE0_ACK)
#define SSTPCR1_PCIE1_REQ					UL(4)
#define SSTPCR1_PCIE1_REQ_MSK				(0x00000001U << SSTPCR1_PCIE1_REQ)
#define SSTPCR1_PCIE1_ACK					UL(5)
#define SSTPCR1_PCIE1_ACK_MSK				(0x00000001U << SSTPCR1_PCIE1_ACK)
/* SDHI */
#define SSTPCR1_SDHI0_REQ					UL(16)
#define SSTPCR1_SDHI0_REQ_MSK				(0x00000001U << SSTPCR1_SDHI0_REQ)
#define SSTPCR1_SDHI0_ACK					UL(17)
#define SSTPCR1_SDHI0_ACK_MSK				(0x00000001U << SSTPCR1_SDHI0_ACK)
#define SSTPCR1_SDHI1_REQ					UL(20)
#define SSTPCR1_SDHI1_REQ_MSK				(0x00000001U << SSTPCR1_SDHI1_REQ)
#define SSTPCR1_SDHI1_ACK					UL(21)
#define SSTPCR1_SDHI1_ACK_MSK				(0x00000001U << SSTPCR1_SDHI1_ACK)

/* DDR-R */
#define SSTPCR4_DDRR2_REQ					UL(0)
#define SSTPCR4_DDRR2_REQ_MSK				(0x00000001U << SSTPCR4_DDRR2_REQ)
#define SSTPCR4_DDRR2_ACK					UL(1)
#define SSTPCR4_DDRR2_ACK_MSK				(0x00000001U << SSTPCR4_DDRR2_ACK)
#define SSTPCR4_DDRR3_REQ					UL(4)
#define SSTPCR4_DDRR3_REQ_MSK				(0x00000001U << SSTPCR4_DDRR3_REQ)
#define SSTPCR4_DDRR3_ACK					UL(5)
#define SSTPCR4_DDRAPB						UL(8)
#define SSTPCR4_DDRAPB_MSK					(0x00000001U << SSTPCR4_DDRAPB)
#define SSTPCR4_DDRR3_ACK_MSK				(0x00000001U << SSTPCR4_DDRR3_ACK)
#define SSTPCR4_DDRR_ALL_REQ_MSK			(SSTPCR4_DDRR2_REQ_MSK | SSTPCR4_DDRR3_REQ_MSK | SSTPCR4_DDRAPB_MSK)
#define SSTPCR4_DDRR_ALL_ACK_MSK			(SSTPCR4_DDRR2_ACK_MSK | SSTPCR4_DDRR3_ACK_MSK)

/* GIC-600 */
#define SSTPCR5_GIC600_REQ					UL(16)
#define SSTPCR5_GIC600_REQ_MSK				(0x00000001U << SSTPCR5_GIC600_REQ)
#define SSTPCR5_GIC600_ACK					UL(17)
#define SSTPCR5_GIC600_ACK_MSK				(0x00000001U << SSTPCR5_GIC600_ACK)
/* xSPI */
#define SSTPCR6_XSPI0_REQ					UL(0)
#define SSTPCR6_XSPI0_REQ_MSK				(0x00000001U << SSTPCR6_XSPI0_REQ)
#define SSTPCR6_XSPI0_ACK					UL(1)
#define SSTPCR6_XSPI0_ACK_MSK				(0x00000001U << SSTPCR6_XSPI0_ACK)
#define SSTPCR6_XSPI1_REQ					UL(4)
#define SSTPCR6_XSPI1_REQ_MSK				(0x00000001U << SSTPCR6_XSPI1_REQ)
#define SSTPCR6_XSPI1_ACK					UL(5)
#define SSTPCR6_XSPI1_ACK_MSK				(0x00000001U << SSTPCR6_XSPI1_ACK)

#endif	/* __SYS_REGS_H__ */
