<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/v2d5/AV2D_AXI4_1/reg</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/v2d5/AV2D_AXI4_1/reg</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet">ABC V2D Core, abc_v2d, AXI4 Accessible Space</h3>
    <p class="ldescdet">This is the V2D Core, abc_v2d, AXI4 space accessible by AXI4. There are total 32kB space.</p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_v2d5_AV2D_AXI4_1_reg">AddressMap abc_soc_top/v2d5/AV2D_AXI4_1/reg</h2>

    <!-- Registers for AddressMap abc_soc_top/v2d5/AV2D_AXI4_1/reg -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7D690095F2E487CE">AV2D_AXI4_PC_M1</a>  </b></td>
        <td class="unboxed sdescmap">ABC V2D Core AXI4 Writable Space for PDPD Coeff-update Mode 1</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr">0x00003fff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00004000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_499FF1FB2881DD8A">AV2D_AXI4_PC_M2</a>  </b></td>
        <td class="unboxed sdescmap">ABC V2D Core AXI4 Writable Space for PDPD Coeff-update Mode 2</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/v2d5/AV2D_AXI4_1/reg</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_7D690095F2E487CE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(128 bit) AV2D_AXI4_PC_M1</span><br/>
      <span class="sdescdet">ABC V2D Core AXI4 Writable Space for PDPD Coeff-update Mode 1</span><br/>
      <span class="ldescdet">This is a dummy register to hold the place for abc_v2d AXI4 writable space for PDPD coefficient update Mode 1. It has total 16kB space. Software uses this space to write PDPD coefficient update Mode 1 data sets for sending to PDPD. A Mode 1 data set has total 512 bits x 241 = 15424 bytes, including dummy bytes as described in ABC HAS. Software must start from this register offset address, 0x0000, to initiate an Mode 1 data set transfer. Every time abc_v2d logic receives an AXI write from this address, 0x0000, a new Mode 1 data set transfer will start. If previous data set transfer were not completed, it would be terminated with error. Only address 0x0000 is mointored for Mode 1 and all other addresses are not looked. Software must send in a data set in the format as shown in HAS, with full size, non-spatial AXI4 writes.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03970000</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access WO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000000000000000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>127</td>
        <td>126</td>
        <td>125</td>
        <td>124</td>
        <td>123</td>
        <td>122</td>
        <td>121</td>
        <td>120</td>
        <td>119</td>
        <td>118</td>
        <td>117</td>
        <td>116</td>
        <td>115</td>
        <td>114</td>
        <td>113</td>
        <td>112</td>
        <td>111</td>
        <td>110</td>
        <td>109</td>
        <td>108</td>
        <td>107</td>
        <td>106</td>
        <td>105</td>
        <td>104</td>
        <td>103</td>
        <td>102</td>
        <td>101</td>
        <td>100</td>
        <td>99</td>
        <td>98</td>
        <td>97</td>
        <td>96</td>
        <td>95</td>
        <td>94</td>
        <td>93</td>
        <td>92</td>
        <td>91</td>
        <td>90</td>
        <td>89</td>
        <td>88</td>
        <td>87</td>
        <td>86</td>
        <td>85</td>
        <td>84</td>
        <td>83</td>
        <td>82</td>
        <td>81</td>
        <td>80</td>
        <td>79</td>
        <td>78</td>
        <td>77</td>
        <td>76</td>
        <td>75</td>
        <td>74</td>
        <td>73</td>
        <td>72</td>
        <td>71</td>
        <td>70</td>
        <td>69</td>
        <td>68</td>
        <td>67</td>
        <td>66</td>
        <td>65</td>
        <td>64</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="128">AV2D_AXI4_PC_M1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="128">WO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[127:00]</b><br/>WO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AV2D_AXI4_PC_M1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This is the dummy register to represent abc_v2d AXI4 space for PDPD Mode 1 coefficient update.</span></p>
          <p><b>Reset: </b>hex:0x00000000000000000000000000000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d5_AV2D_AXI4_1_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_499FF1FB2881DD8A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00004000</span> Register(128 bit) AV2D_AXI4_PC_M2</span><br/>
      <span class="sdescdet">ABC V2D Core AXI4 Writable Space for PDPD Coeff-update Mode 2</span><br/>
      <span class="ldescdet">This is a dummy register to hold the place for abc_v2d AXI4 writable space for PDPD coefficient update Mode 2. It has total 16kB space. The Mode 2 data is the last 512-bit entry, the 241th, in Mode 1 data set, as shown in the format in ABC HAS. The entry in the format has valid data only in least significant 96 bits. Therefore, software does not have to send all 512-bit entry data, and only the first 128-bit AXI beat is sent to PDPD. Software must start from this register offset address, 0x4000, to initiate an Mode 2 data set transfer. Only address 0x4000 is mointored by abc_v2d logic for Mode 2 and all other addresses are not looked. The AXI write transfers must be full size without spatial bytes.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03974000</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access WO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000000000000000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>127</td>
        <td>126</td>
        <td>125</td>
        <td>124</td>
        <td>123</td>
        <td>122</td>
        <td>121</td>
        <td>120</td>
        <td>119</td>
        <td>118</td>
        <td>117</td>
        <td>116</td>
        <td>115</td>
        <td>114</td>
        <td>113</td>
        <td>112</td>
        <td>111</td>
        <td>110</td>
        <td>109</td>
        <td>108</td>
        <td>107</td>
        <td>106</td>
        <td>105</td>
        <td>104</td>
        <td>103</td>
        <td>102</td>
        <td>101</td>
        <td>100</td>
        <td>99</td>
        <td>98</td>
        <td>97</td>
        <td>96</td>
        <td>95</td>
        <td>94</td>
        <td>93</td>
        <td>92</td>
        <td>91</td>
        <td>90</td>
        <td>89</td>
        <td>88</td>
        <td>87</td>
        <td>86</td>
        <td>85</td>
        <td>84</td>
        <td>83</td>
        <td>82</td>
        <td>81</td>
        <td>80</td>
        <td>79</td>
        <td>78</td>
        <td>77</td>
        <td>76</td>
        <td>75</td>
        <td>74</td>
        <td>73</td>
        <td>72</td>
        <td>71</td>
        <td>70</td>
        <td>69</td>
        <td>68</td>
        <td>67</td>
        <td>66</td>
        <td>65</td>
        <td>64</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="128">AV2D_AXI4_PC_M2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="128">WO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[127:00]</b><br/>WO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AV2D_AXI4_PC_M2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This is the dummy register to represent abc_v2d AXI4 space for PDPD Mode 2 coefficient update.</span></p>
          <p><b>Reset: </b>hex:0x00000000000000000000000000000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d5_AV2D_AXI4_1_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
