xpm_memory.sv,systemverilog,xpm,S:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,S:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../../riscv_j.gen/sources_1/bd/Data_RAM/ipshared/2985/simulation/blk_mem_gen_v8_4.v,
Data_RAM_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/Data_RAM/ip/Data_RAM_blk_mem_gen_0_0/sim/Data_RAM_blk_mem_gen_0_0.v,
Data_RAM.v,verilog,xil_defaultlib,../../../bd/Data_RAM/sim/Data_RAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
