Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto c2bad08692874ae1be0c09672e5fdc39 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIR_TESTBENCH_behav xil_defaultlib.FIR_TESTBENCH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/TOP.v" Line 1. Module FIR_TOP_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/SHIFT_REGISTER.v" Line 2. Module shift_Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/MULTIPLIER_BLOCK.v" Line 2. Module multiplier1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/MULTIPLIER_BLOCK.v" Line 2. Module multiplier1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/MULTIPLIER_BLOCK.v" Line 34. Module multiplier2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/MULTIPLIER_BLOCK.v" Line 34. Module multiplier2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/MULTIPLIER_BLOCK.v" Line 85. Module multiplier3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/MULTIPLIER_BLOCK.v" Line 85. Module multiplier3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/TOP.v" Line 1. Module FIR_TOP_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/SHIFT_REGISTER.v" Line 2. Module shift_Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/MULTIPLIER_BLOCK.v" Line 2. Module multiplier1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/MULTIPLIER_BLOCK.v" Line 2. Module multiplier1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/MULTIPLIER_BLOCK.v" Line 34. Module multiplier2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/MULTIPLIER_BLOCK.v" Line 34. Module multiplier2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/MULTIPLIER_BLOCK.v" Line 85. Module multiplier3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/MULTIPLIER_BLOCK.v" Line 85. Module multiplier3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" Line 2. Module adder(EXTEND=4) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_Register
Compiling module xil_defaultlib.adder(EXTEND=3)
Compiling module xil_defaultlib.adder(EXTEND=7)
Compiling module xil_defaultlib.multiplier1
Compiling module xil_defaultlib.adder(EXTEND=2)
Compiling module xil_defaultlib.adder(EXTEND=4)
Compiling module xil_defaultlib.adder(EXTEND=6)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.multiplier2
Compiling module xil_defaultlib.adder(EXTEND=9)
Compiling module xil_defaultlib.multiplier3
Compiling module xil_defaultlib.FIR_TOP_default
Compiling module xil_defaultlib.FIR_TESTBENCH
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIR_TESTBENCH_behav
