$date
    Jul 19, 2016  15:10:50
$end
$version
    Tool:	VERILOG-XL	08.20.001-d
$end
$timescale
     1ps
$end

$scope module asy_fifo_output_test $end
$var parameter 32 !    MEMDEPTH  $end
$var reg       8 "    wdata [7:0] $end
$var reg       1 #    clk  $end
$var reg       1 $    rst  $end
$var reg       1 %    read_req  $end
$var reg       1 &    spi_clk  $end
$var reg       1 '    control_clk_miso  $end
$var wire     120 (    data_out [119:0] $end
$var wire      1 )    spi_cs  $end
$var event     1 *    end_first_pass  $end

$scope module A1 $end
$var parameter 32 +    MEMDEPTH  $end
$var parameter 32 ,    DSIZE  $end
$var parameter 32 -    ASIZE  $end
$var wire      1 .    control_clk_miso  $end
$var wire      8 /    wdata [7:0] $end
$var wire      1 0    clk  $end
$var wire      1 1    read_req  $end
$var wire      1 2    rst  $end
$var reg       4 3    w_pointer [3:0] $end
$var reg       4 4    r_pointer [3:0] $end
$var reg       8 5    rdata [7:0] $end
$var reg       1 6    winc  $end
$var reg       1 7    rinc  $end
$var reg       1 8    spi_cs  $end
$var reg       1 9    w_full  $end
$var reg       1 :    r_empty  $end
$var reg       1 ;    read_en  $end
$var reg      120 <    data_out [119:0] $end
$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
b00000000000000000000000000011110 !
bxxxxxxxx "
x#
0$
x%
x&
x'
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 (
0)
x*
b00000000000000000000000000011110 +
b00000000000000000000000000001000 ,
b00000000000000000000000000000100 -
x.
bxxxxxxxx /
x0
x1
02
b0000 3
b0000 4
b00000000 5
06
07
08
09
0:
0;
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 <
$end
#50000
b00000001 "
b00000001 /
#150000
b00000010 "
b00000010 /
#250000
b00010100 "
b00010100 /
#350000
b00011110 "
b00011110 /
#450000
b00101000 "
b00101000 /
#550000
b00110010 "
b00110010 /
#650000
b00111100 "
b00111100 /
#750000
b01000110 "
b01000110 /
#850000
b01100100 "
b01100100 /
#950000
b01111000 "
b01111000 /
#1050000
b10000010 "
b10000010 /
#1150000
b10001100 "
b10001100 /
#1250000
b10010110 "
b10010110 /
#5250000
1%
11
#5350000
b00110111 "
b00110111 /
#5450000
b11001000 "
b11001000 /
#5550000
b00001111 "
b00001111 /
#5650000
b00010000 "
b00010000 /
#5750000
b00010001 "
b00010001 /
#5850000
b00010010 "
b00010010 /
#5950000
b00010011 "
b00010011 /
#6050000
b00010100 "
b00010100 /
#10000000
1$
12
#10100000
0$
02
#10200000
1$
0'
0#
0%
1'
1#
12
1.
10
01
16
#10210000
0#
00
#10220000
1#
10
#10230000
0#
00
#10240000
1#
10
#10250000
0'
0#
0.
00
#10260000
1#
10
#10270000
0#
00
#10280000
1#
10
#10290000
0#
00
#10300000
1'
1#
1.
10
b0001 3
#10310000
0#
00
#10320000
1#
10
#10330000
0#
00
#10340000
1#
10
#10350000
0'
0#
0.
00
#10360000
1#
10
#10370000
0#
00
#10380000
1#
10
#10390000
0#
00
#10400000
1'
1#
1.
10
b0010 3
#10410000
0#
00
#10420000
1#
10
#10430000
0#
00
#10440000
1#
10
#10450000
0'
0#
0.
00
#10460000
1#
10
#10470000
0#
00
#10480000
1#
10
#10490000
0#
00
#10500000
1'
1#
1.
10
b0011 3
#10510000
0#
00
#10520000
1#
10
#10530000
0#
00
#10540000
1#
10
#10550000
0'
0#
0.
00
#10560000
1#
10
#10570000
0#
00
#10580000
1#
10
#10590000
0#
00
#10600000
1%
1'
1#
11
1.
10
b0100 3
#10610000
0#
00
#10620000
1#
10
#10630000
0#
00
#10640000
1#
10
#10650000
0%
0'
0#
01
0.
00
#10660000
1#
10
#10670000
0#
00
#10680000
1#
10
#10690000
0#
00
#10700000
1'
1#
1.
10
b0101 3
#10710000
0#
00
#10720000
1#
10
#10730000
0#
00
#10740000
1#
10
#10750000
0'
0#
0.
00
#10760000
1#
10
#10770000
0#
00
#10780000
1#
10
#10790000
0#
00
#10800000
1'
1#
1.
10
b0110 3
#10810000
0#
00
#10820000
1#
10
#10830000
0#
00
#10840000
1#
10
#10850000
0'
0#
0.
00
#10860000
1#
10
#10870000
0#
00
#10880000
1#
10
#10890000
0#
00
#10900000
1'
1#
1.
10
b0111 3
#10910000
0#
00
#10920000
1#
10
#10930000
0#
00
#10940000
1#
10
#10950000
0'
0#
0.
00
#10960000
1#
10
#10970000
0#
00
#10980000
1#
10
#10990000
0#
00
#11000000
1'
1#
1.
10
b1000 3
#11010000
0#
00
#11020000
1#
10
#11030000
0#
00
#11040000
1#
10
#11050000
x*
