$comment
	File created using the following command:
		vcd file TESTES.msim.vcd -direction
$end
$date
	Sun Sep 03 20:47:54 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module decodificador_Matriz_De_Led_vlg_vec_tst $end
$var reg 1 ! A1 $end
$var reg 1 " A2 $end
$var reg 1 # A3 $end
$var reg 1 $ B1 $end
$var reg 1 % B2 $end
$var reg 1 & B3 $end
$var wire 1 ' S0 $end
$var wire 1 ( S1 $end
$var wire 1 ) S2 $end
$var wire 1 * S3 $end
$var wire 1 + S4 $end
$var wire 1 , S5 $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 A2~combout $end
$var wire 1 4 B3~combout $end
$var wire 1 5 B1~combout $end
$var wire 1 6 or12_S6~0_combout $end
$var wire 1 7 B2~combout $end
$var wire 1 8 A3~combout $end
$var wire 1 9 A1~combout $end
$var wire 1 : or13_S6~0_combout $end
$var wire 1 ; and01~combout $end
$var wire 1 < and02~combout $end
$var wire 1 = or13_S6~1_combout $end
$var wire 1 > or12_S6~1_combout $end
$var wire 1 ? and03~combout $end
$var wire 1 @ and04~combout $end
$var wire 1 A or13_S6~2_combout $end
$var wire 1 B or12_S6~2_combout $end
$var wire 1 C and05~combout $end
$var wire 1 D and06~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
0%
0&
1'
1(
1)
1*
1+
1,
0-
1.
x/
10
11
12
13
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
$end
#1000000
