(S (SBAR (NNP Whereas) (S (NP (JJ contemporary) (NNP Error) (NNP Correcting) (NNP Codes) (PRN (-LRB- -LRB-) (NNP ECC) (-RRB- -RRB-)) (VBZ designs)) (VP (IN occupy) (NP (NP (DT a) (JJ significant) (NN fraction)) (PP (IN of) (NP (NP (JJ total) (JJ die) (NN area)) (PP (IN in) (NP (NP (NNS chip-multiprocessors)) (PRN (-LRB- -LRB-) (NP (NNP CMPs)) (-RRB- -RRB-)))))))))) (, ,) (NP (VBZ approaches) (SBAR (S (VP (TO to) (VP (VB deal) (PP (IN with) (NP (NP (DT the) (NN vulnerability) (NN increase)) (PP (IN of) (NP (NNP CMP) (NN architecture))) (PP (IN against) (NP (NP (NP (NNP Single) (NNP Event) (NNP Upsets)) (PRN (-LRB- -LRB-) (NP (NNP SEUs)) (-RRB- -RRB-))) (CC and) (NP (NP (JJ Multi-Bit) (NNS Upsets)) (PRN (-LRB- -LRB-) (NP (NNP MBUs)) (-RRB- -RRB-)))))))))))) (VP (VBP are) (VP (VBN sought))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP focus) (PP (IN on) (NP (NP (NN reliability) (NN assessment)) (PP (IN of) (NP (NP (JJ multithreaded) (NNS applications)) (VP (VBG running) (PP (IN on) (NP (NNP CMPs)))))))) (S (VP (TO to) (VP (VB propose) (NP (NP (DT an) (JJ adaptive) (JJ application-relevant) (NN architecture) (NN design)) (SBAR (S (VP (TO to) (VP (VB accommodate) (NP (NP (DT the) (NN impact)) (PP (IN of) (NP (DT both) (NNP SEUs) (CC and) (NNP MBUs))) (PP (IN in) (NP (DT the) (JJ entire) (NNP CMP) (NN architecture))))))))))))) (. .))
(S (NP (DT This) (NN work)) (VP (VBZ concentrates) (PP (IN on) (S (VP (VBG leveraging) (NP (NP (DT the) (JJ intrinsic) (JJ soft-error-immunity) (NN feature)) (PP (IN of) (NP (NP (NNP Spin-Transfer) (NNP Torque) (NNP RAM)) (PRN (-LRB- -LRB-) (NP (NNP STT-RAM)) (-RRB- -RRB-))))) (PP (IN as) (NP (NP (DT an) (NN alternative)) (PP (IN for) (NP (JJ SRAM-based) (NN storage) (CC and) (NN operation) (NNS components))))))))) (. .))
(S (NP (PRP We)) (VP (VBP target) (NP (NP (DT a) (JJ specific) (NN portion)) (PP (IN of) (NP (VBG working) (NN set)))) (PP (IN for) (NP (NN reallocation))) (S (VP (TO to) (VP (VB improve) (NP (NP (DT the) (NN reliability) (NN level)) (PP (IN of) (NP (DT the) (NNP CMP) (NN architecture) (NN design)))))))) (. .))
(S (NP (NP (DT A) (VBN selected) (NN portion)) (PP (IN of) (NP (NP (NNS instructions)) (PP (IN in) (NP (VBN multithreaded) (NN program))))) (SBAR (WHNP (WDT which)) (S (VP (RB experience) (NP (NP (JJ high) (NN rate)) (PP (IN of) (NP (VBG referencing)))) (PP (IN with) (NP (DT the) (JJS lowest) (NN memory) (NN modification))))))) (VP (VBP are) (NP (NP (JJ ideal) (NN candidate)) (S (VP (TO to) (VP (VB be) (VP (VBN stored) (CC and) (VBN executed) (PP (IN in) (NP (ADJP (NNP STT-RAM) (VBN based)) (NNS components))))))))) (. .))
(S (NP (PRP We)) (VP (VP (VBP argue) (PP (IN about) (SBAR (WHADVP (WRB why)) (S (NP (PRP we)) (VP (MD can) (RB not) (VP (VB use) (NP (NNP STT-RAM)) (PP (IN for) (NP (DT the) (JJ global) (NN storage) (CC and) (NN operation) (NNS counterparts))))))))) (CC and) (VP (VB describe) (NP (NP (DT the) (JJ obtained) (NN resiliency)) (PP (VBN compared) (PP (TO to) (NP (DT the) (NN baseline) (NN setup))))))) (. .))
(S (PP (IN In) (NP (NN addition))) (, ,) (NP (NP (DT a) (NN detail) (NN study)) (PP (IN of) (NP (NP (DT the) (NN impact)) (PP (IN of) (NP (NNP SEUs) (CC and) (NNP MBUs))) (PP (IN on) (NP (JJ multithreaded) (NNS programs)))))) (VP (MD will) (VP (VB be) (VP (VBN presented) (PP (IN in) (NP (DT the) (NNP Appendix)))))) (. .))
