--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx92i\bin\nt\trce.exe -ise
C:/Xilinx92i/completed_clock/completed_clock.ise -intstyle ise -e 3 -s 4 -xml
clock clock.ncd -o clock.twr clock.pcf -ucf clock.ucf

Design file:              clock.ncd
Physical constraint file: clock.pcf
Device,package,speed:     xc3s1000,fg676,-4 (PRODUCTION 1.39 2007-04-13)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
seg_com<1>  |   10.330(R)|clk_BUFGP         |   0.000|
seg_com<2>  |    9.835(R)|clk_BUFGP         |   0.000|
seg_com<3>  |   10.550(R)|clk_BUFGP         |   0.000|
seg_com<4>  |   11.482(R)|clk_BUFGP         |   0.000|
seg_com<5>  |   10.097(R)|clk_BUFGP         |   0.000|
seg_com<6>  |   10.332(R)|clk_BUFGP         |   0.000|
seg_com<7>  |    9.782(R)|clk_BUFGP         |   0.000|
seg_data<0> |   10.224(R)|clk_BUFGP         |   0.000|
seg_data<1> |   10.427(R)|clk_BUFGP         |   0.000|
seg_data<2> |   10.721(R)|clk_BUFGP         |   0.000|
seg_data<3> |   10.174(R)|clk_BUFGP         |   0.000|
seg_data<4> |   12.525(R)|clk_BUFGP         |   0.000|
seg_data<5> |   12.609(R)|clk_BUFGP         |   0.000|
seg_data<6> |   10.360(R)|clk_BUFGP         |   0.000|
seg_data<7> |   10.091(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.834|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec 06 16:26:01 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 104 MB



