{
	"finish__design__instance__count__class:antenna_cell": 1,
	"finish__design__instance__area__class:antenna_cell": 5.6448,
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 22.5792,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 321.754,
	"finish__design__instance__count__class:timing_repair_buffer": 21,
	"finish__design__instance__area__class:timing_repair_buffer": 818.496,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 767.693,
	"finish__design__instance__count__class:multi_input_combinational_cell": 18,
	"finish__design__instance__area__class:multi_input_combinational_cell": 787.45,
	"finish__design__instance__count": 52,
	"finish__design__instance__area": 2723.62,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 8.18197,
	"finish__clock__skew__setup": 0.00155506,
	"finish__clock__skew__hold": 0.00155506,
	"finish__timing__drv__max_slew_limit": 0.893533,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.981982,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00335475,
	"finish__power__switching__total": 0.000790658,
	"finish__power__leakage__total": 1.89421e-07,
	"finish__power__total": 0.0041456,
	"finish__design__io": 21,
	"finish__design__die__area": 293639,
	"finish__design__core__area": 288105,
	"finish__design__instance__count": 534,
	"finish__design__instance__area": 5444.41,
	"finish__design__instance__count__stdcell": 534,
	"finish__design__instance__area__stdcell": 5444.41,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0188973,
	"finish__design__instance__utilization__stdcell": 0.0188973,
	"finish__design__rows": 106,
	"finish__design__rows:GF018hv5v_green_sc9": 106,
	"finish__design__sites": 102078,
	"finish__design__sites:GF018hv5v_green_sc9": 102078,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}