No circuit: /home/kandiasrw/aic/Biomedical_10b_Time_SAR_ADC/lvs/nooverlap_clk.ext.spc
Cell 'nooverlap_clk' not found.
WRITE: nt(k),e(x)t,sim (z),(w)ombat,(a)ctel,net(g)en,(s)pice,(E)sacap,(C)
READ:  (r)ead, nt(K), e(X)t, sim (Z), (A)ctel library, net(G)en, (S)pice
Print LISTS: (d)escribe circuit (c)ontents, (i)nstances, (p)orts, (l)eaves (L)
PRINT: (n)ode connectivity (N), (e)lement list, (h)ash table entries (H))
CELL OPS: (f)latten circuit, (F)latten instance, make circuit primiti(v)e (V=all)
toggle (D)ebug, (t)ime commands, embed (P)rotochip, ne(T)cmp
(!) push shell, (<) read input file
(q)uit, (Q)uit immediately, re-(I)nitialize 
