==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-10] Setting target device to 'xczu7eg-ffvc1156-2-i'
INFO: [HLS 200-10] Adding design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../axi_utils.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4_utils.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv6/ipv6.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_utils.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/transport_timer.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/conn_table.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/test_rocev2.cpp' to the project
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp' ... 
WARNING: [HLS 200-40] In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:28:
In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.hpp:32:
In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:30:
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/../packet.hpp:99:4: warning: '/*' within block comment [-Wcomment]
                        /*if ((idx+1)*W > HEADER_SIZE)
                        ^
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/../packet.hpp:125:2: warning: '/*' within block comment [-Wcomment]
        /*bool consumeWord(ap_uint<W>& w)
        ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/conn_table.cpp' ... 
WARNING: [HLS 200-40] In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/conn_table.cpp:29:
In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/conn_table.hpp:32:
In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../ib_transport_protocol/ib_transport_protocol.hpp:34:
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:99:4: warning: '/*' within block comment [-Wcomment]
                        /*if ((idx+1)*W > HEADER_SIZE)
                        ^
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:125:2: warning: '/*' within block comment [-Wcomment]
        /*bool consumeWord(ap_uint<W>& w)
        ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp' ... 
WARNING: [HLS 200-40] In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:29:
In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.hpp:32:
In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../ib_transport_protocol/ib_transport_protocol.hpp:34:
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:99:4: warning: '/*' within block comment [-Wcomment]
                        /*if ((idx+1)*W > HEADER_SIZE)
                        ^
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:125:2: warning: '/*' within block comment [-Wcomment]
        /*bool consumeWord(ap_uint<W>& w)
        ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp' ... 
WARNING: [HLS 200-40] In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:29:
In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.hpp:32:
In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/retransmitter/../ib_transport_protocol.hpp:34:
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/retransmitter/../../packet.hpp:99:4: warning: '/*' within block comment [-Wcomment]
                        /*if ((idx+1)*W > HEADER_SIZE)
                        ^
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/retransmitter/../../packet.hpp:125:2: warning: '/*' within block comment [-Wcomment]
        /*bool consumeWord(ap_uint<W>& w)
        ^
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:226:3: warning: '/*' within block comment [-Wcomment]
                /*case RELEASE:
                ^
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:257:3: warning: '/*' within block comment [-Wcomment]
                /*case RETRANS_0:
                ^
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:357:6: warning: '/*' within block comment [-Wcomment]
                                        /*if (!entry.valid || entry.isTail)
                                        ^
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:375:2: warning: '/*' within block comment [-Wcomment]
        /*switch (rmt_state)
        ^
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:398:6: warning: '/*' within block comment [-Wcomment]
                                        /*if (!entry.valid || entry.isTail)
                                        ^
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:422:4: warning: '/*' within block comment [-Wcomment]
                        /*isEnd = (!entry.valid || entry.psn == checkPsn || entry.isTail);
                        ^
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:430:2: warning: '/*' within block comment [-Wcomment]
        /*case IMD:
        ^
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:431:3: warning: '/*' within block comment [-Wcomment]
                /*if (isEnd)
                ^
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:441:2: warning: '/*' within block comment [-Wcomment]
        /*case CONTINOUS_2:
        ^
11 warnings generated.
INFO: [HLS 200-10] Analyzing design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/transport_timer.cpp' ... 
WARNING: [HLS 200-40] In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/transport_timer.cpp:29:
In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/transport_timer.hpp:33:
In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:34:
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:99:4: warning: '/*' within block comment [-Wcomment]
                        /*if ((idx+1)*W > HEADER_SIZE)
                        ^
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:125:2: warning: '/*' within block comment [-Wcomment]
        /*bool consumeWord(ap_uint<W>& w)
        ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp' ... 
WARNING: [HLS 200-40] In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:30:
In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:34:
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:99:4: warning: '/*' within block comment [-Wcomment]
                        /*if ((idx+1)*W > HEADER_SIZE)
                        ^
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:125:2: warning: '/*' within block comment [-Wcomment]
        /*bool consumeWord(ap_uint<W>& w)
        ^
2 warnings generated.
WARNING: [HLS 200-40] In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1:
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:151:10: warning: enumeration value 'RPCH_HEADER' not handled in switch [-Wswitch]
 switch (state)
         ^
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2885:2: note: in instantiation of function template specialization 'rx_process_exh<512>' requested here
 rx_process_exh( rx_shift2exhFifo,
 ^
1 warning generated.
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:537:36
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp
INFO: [HLS 200-10] Analyzing design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_utils.cpp' ... 
WARNING: [HLS 200-40] In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_utils.cpp:30:
In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:34:
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:99:4: warning: '/*' within block comment [-Wcomment]
                        /*if ((idx+1)*W > HEADER_SIZE)
                        ^
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:125:2: warning: '/*' within block comment [-Wcomment]
        /*bool consumeWord(ap_uint<W>& w)
        ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp' ... 
WARNING: [HLS 200-40] In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:28:
In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:31:
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:99:4: warning: '/*' within block comment [-Wcomment]
                        /*if ((idx+1)*W > HEADER_SIZE)
                        ^
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:125:2: warning: '/*' within block comment [-Wcomment]
        /*bool consumeWord(ap_uint<W>& w)
        ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv6/ipv6.cpp' ... 
WARNING: [HLS 200-40] In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv6/ipv6.cpp:28:
In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv6/ipv6.hpp:30:
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv6/../packet.hpp:99:4: warning: '/*' within block comment [-Wcomment]
                        /*if ((idx+1)*W > HEADER_SIZE)
                        ^
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv6/../packet.hpp:125:2: warning: '/*' within block comment [-Wcomment]
        /*bool consumeWord(ap_uint<W>& w)
        ^
2 warnings generated.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&s_axis_rx_data' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&m_axis_rx_meta' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&m_axis_rx_data' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&s_axis_tx_meta' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&s_axis_tx_data' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&m_axis_tx_data' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-10] Analyzing design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp' ... 
WARNING: [HLS 200-40] In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:45:
In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:30:
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/../packet.hpp:99:4: warning: '/*' within block comment [-Wcomment]
                        /*if ((idx+1)*W > HEADER_SIZE)
                        ^
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/../packet.hpp:125:2: warning: '/*' within block comment [-Wcomment]
        /*bool consumeWord(ap_uint<W>& w)
        ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4_utils.cpp' ... 
WARNING: [HLS 200-40] In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4_utils.cpp:27:
In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:30:
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/../packet.hpp:99:4: warning: '/*' within block comment [-Wcomment]
                        /*if ((idx+1)*W > HEADER_SIZE)
                        ^
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/../packet.hpp:125:2: warning: '/*' within block comment [-Wcomment]
        /*bool consumeWord(ap_uint<W>& w)
        ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file '/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../axi_utils.cpp' ... 
WARNING: [HLS 200-40] In file included from /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../axi_utils.cpp:1:
/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../axi_utils.cpp:328:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:06 ; elapsed = 00:02:14 . Memory (MB): peak = 871.688 ; gain = 194.969 ; free physical = 45574 ; free virtual = 120989
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:06 ; elapsed = 00:02:14 . Memory (MB): peak = 871.688 ; gain = 194.969 ; free physical = 45574 ; free virtual = 120989
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ipv4<512>' into 'rocev2<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:770).
INFO: [XFORM 203-603] Inlining function 'udp<512>' into 'rocev2<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:777).
INFO: [XFORM 203-603] Inlining function 'multi_queue<ap_uint<64>, 500, 2048>' into 'ib_transport_protocol<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:3412).
INFO: [XFORM 203-603] Inlining function 'ib_transport_protocol<512>' into 'rocev2<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:792).
INFO: [XFORM 203-603] Inlining function 'rocev2<512>' into 'rocev2_top' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:1025).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:13 ; elapsed = 00:02:21 . Memory (MB): peak = 999.688 ; gain = 322.969 ; free physical = 45273 ; free virtual = 120713
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'reverse<16>' into 'ipv4Header<512>::getLength' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:638) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 160>::parseWord' into 'process_ipv4<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:125) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 160>::isReady' into 'process_ipv4<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:127) automatically.
INFO: [XFORM 203-602] Inlining function 'ipv4Header<512>::getHeaderLength' into 'process_ipv4<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:135) automatically.
INFO: [XFORM 203-602] Inlining function 'ipv4Header<512>::getSrcAddr' into 'process_ipv4<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'ipv4Header<512>::getLength' into 'process_ipv4<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<16>' into 'ipv4Header<512>::setLength' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:634) automatically.
INFO: [XFORM 203-602] Inlining function 'ipv4Header<512>::setLength' into 'ipv4_generate_ipv4<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:274) automatically.
INFO: [XFORM 203-602] Inlining function 'ipv4Header<512>::setDstAddr' into 'ipv4_generate_ipv4<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:275) automatically.
INFO: [XFORM 203-602] Inlining function 'ipv4Header<512>::setSrcAddr' into 'ipv4_generate_ipv4<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:276) automatically.
INFO: [XFORM 203-602] Inlining function 'ipv4Header<512>::setProtocol' into 'ipv4_generate_ipv4<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:277) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<16>' into 'compute_ipv4_checksum_xk' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<16>' into 'udpHeader<512>::getDstPort' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<16>' into 'udpHeader<512>::getSrcPort' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<16>' into 'udpHeader<512>::getLength' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:107) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 64>::parseWord' into 'process_udp<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function 'udpHeader<512>::getDstPort' into 'process_udp<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 64>::isReady' into 'process_udp<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'udpHeader<512>::getSrcPort' into 'process_udp<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'udpHeader<512>::getLength' into 'process_udp<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'assignDest<net_axis<512> >' into 'udp_rshiftWordByOctet<net_axis<512>, 512, 2>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1411) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<16>' into 'udpHeader<512>::setDstPort' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:95) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<16>' into 'udpHeader<512>::setSrcPort' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<16>' into 'udpHeader<512>::setLength' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:103) automatically.
INFO: [XFORM 203-602] Inlining function 'udpHeader<512>::setDstPort' into 'generate_udp<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:116) automatically.
INFO: [XFORM 203-602] Inlining function 'udpHeader<512>::setSrcPort' into 'generate_udp<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'udpHeader<512>::setLength' into 'generate_udp<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:118) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<24>' into 'BaseTransportHeader<512>::getDstQP' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:372) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<24>' into 'BaseTransportHeader<512>::getPsn' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:364) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 96>::parseWord' into 'rx_process_ibh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 96>::isReady' into 'rx_process_ibh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'BaseTransportHeader<512>::getOpCode' into 'rx_process_ibh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'BaseTransportHeader<512>::getPartitionKey' into 'rx_process_ibh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'BaseTransportHeader<512>::getDstQP' into 'rx_process_ibh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'BaseTransportHeader<512>::getPsn' into 'rx_process_ibh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'assignDest<net_axis<512> >' into 'rshiftWordByOctet<net_axis<512>, 512, 11>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:517) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<32>' into 'RdmaExHeader<512>::getLength' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:470) automatically.
INFO: [XFORM 203-602] Inlining function 'checkIfAethHeader' into 'rx_process_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:158) automatically.
INFO: [XFORM 203-602] Inlining function 'checkIfRethHeader' into 'rx_process_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:162) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 32>::parseWord' into 'rx_process_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 32>::isReady' into 'rx_process_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:185) automatically.
INFO: [XFORM 203-602] Inlining function 'AckExHeader<512>::isNAK' into 'rx_process_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:193) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 32>::getRawHeader' into 'rx_process_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:631->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:632->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:194) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 128>::parseWord' into 'rx_process_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 128>::isReady' into 'rx_process_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'RdmaExHeader<512>::getLength' into 'rx_process_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 128>::getRawHeader' into 'rx_process_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:627->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:628->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'checkIfWriteOrPartReq' into 'rx_process_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:237) automatically.
INFO: [XFORM 203-602] Inlining function 'checkIfResponse' into 'rx_ibh_fsm' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:388) automatically.
INFO: [XFORM 203-602] Inlining function 'checkIfWriteOrPartReq' into 'rx_ibh_fsm' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:504) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 128>::setRawHeader' into 'ExHeader<512>::getRdmaHeader' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:640) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<64>' into 'RdmaExHeader<512>::getVirtualAddress' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:454) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 32>::setRawHeader' into 'ExHeader<512>::getAckHeader' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:647) automatically.
INFO: [XFORM 203-602] Inlining function 'ExHeader<512>::getRdmaHeader' into 'rx_exh_fsm<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:774) automatically.
INFO: [XFORM 203-602] Inlining function 'ExHeader<512>::getAckHeader' into 'rx_exh_fsm<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:891) automatically.
INFO: [XFORM 203-602] Inlining function 'AckExHeader<512>::isNAK' into 'rx_exh_fsm<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:892) automatically.
INFO: [XFORM 203-602] Inlining function 'AckExHeader<512>::getSyndrome' into 'rx_exh_fsm<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:934) automatically.
INFO: [XFORM 203-602] Inlining function 'checkIfRethHeader' into 'rx_exh_payload<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:996) automatically.
INFO: [XFORM 203-602] Inlining function 'assignDest<routed_net_axis<512, 1> >' into 'rshiftWordByOctet<routed_net_axis<512, 1>, 512, 12>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:517) automatically.
INFO: [XFORM 203-602] Inlining function 'assignDest<net_axis<512> >' into 'rshiftWordByOctet<net_axis<512>, 512, 13>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:517) automatically.
INFO: [XFORM 203-602] Inlining function 'print<512>' into 'tx_pkg_arbiter<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2525) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<64>' into 'RdmaExHeader<512>::setVirtualAddress' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:450) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<32>' into 'RdmaExHeader<512>::setLength' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:466) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<32>' into 'RdmaExHeader<512>::setRemoteKey' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<24>' into 'AckExHeader<512>::setMsn' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:498) automatically.
INFO: [XFORM 203-602] Inlining function 'print<512>' into 'generate_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1351) automatically.
INFO: [XFORM 203-602] Inlining function 'AckExHeader<512>::setSyndrome' into 'generate_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1513) automatically.
INFO: [XFORM 203-602] Inlining function 'print<512>' into 'append_payload<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1708) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<24>' into 'BaseTransportHeader<512>::setPsn' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:360) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<24>' into 'BaseTransportHeader<512>::setDstQP' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:368) automatically.
INFO: [XFORM 203-602] Inlining function 'BaseTransportHeader<512>::setOpCode' into 'generate_ibh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1148) automatically.
INFO: [XFORM 203-602] Inlining function 'BaseTransportHeader<512>::setPartitionKey' into 'generate_ibh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1149) automatically.
INFO: [XFORM 203-602] Inlining function 'BaseTransportHeader<512>::setDstQP' into 'generate_ibh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1153) automatically.
INFO: [XFORM 203-602] Inlining function 'BaseTransportHeader<512>::setAckReq' into 'generate_ibh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1180) automatically.
WARNING: [SYNCHK 200-23] /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:62: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:22 ; elapsed = 00:02:30 . Memory (MB): peak = 1019.203 ; gain = 342.484 ; free physical = 45212 ; free virtual = 120633
INFO: [XFORM 203-1101] Packing variable 'm_axis_mem_read_cmd.V.data' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:968) into a 96-bit variable.
INFO: [XFORM 203-1101] Packing variable 'm_axis_mem_write_cmd.V.data' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:967) into a 96-bit variable.
INFO: [XFORM 203-1101] Packing variable 's_axis_tx_meta.V' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:963) into a 155-bit variable.
INFO: [XFORM 203-1101] Packing variable 's_axis_qp_interface.V' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:974) into a 139-bit variable.
INFO: [XFORM 203-1101] Packing variable 's_axis_qp_conn_interface.V' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:975) into a 184-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'reverse<64>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:73).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'reverse<32>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:76:27).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'reverse<24>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:76:27).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'reverse<16>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:76:27).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_ipv4_checksum_xk' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:50:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_crc32<512, 3>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:50:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:76) in function 'reverse<64>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:76) in function 'reverse<32>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:76) in function 'reverse<24>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:76) in function 'reverse<16>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:76) in function 'compute_ipv4_checksum_xk' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:413) in function 'compute_crc32<512, 3>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:419) in function 'compute_crc32<512, 3>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:437) in function 'compute_crc32<512, 3>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:443) in function 'compute_crc32<512, 3>' completely with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'reverse<16>' into 'ipv4Header<512>::getLength' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:638) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 160>::parseWord' into 'process_ipv4<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:125) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 160>::isReady' into 'process_ipv4<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:127) automatically.
INFO: [XFORM 203-602] Inlining function 'ipv4Header<512>::getHeaderLength' into 'process_ipv4<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:135) automatically.
INFO: [XFORM 203-602] Inlining function 'ipv4Header<512>::getSrcAddr' into 'process_ipv4<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'ipv4Header<512>::getLength' into 'process_ipv4<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<16>' into 'ipv4Header<512>::setLength' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:634) automatically.
INFO: [XFORM 203-602] Inlining function 'ipv4Header<512>::setLength' into 'ipv4_generate_ipv4<512>2149' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:274) automatically.
INFO: [XFORM 203-602] Inlining function 'ipv4Header<512>::setDstAddr' into 'ipv4_generate_ipv4<512>2149' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:275) automatically.
INFO: [XFORM 203-602] Inlining function 'ipv4Header<512>::setSrcAddr' into 'ipv4_generate_ipv4<512>2149' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:276) automatically.
INFO: [XFORM 203-602] Inlining function 'ipv4Header<512>::setProtocol' into 'ipv4_generate_ipv4<512>2149' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:277) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 160>::consumeWord' into 'ipv4_generate_ipv4<512>2149' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:289) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<16>' into 'compute_ipv4_checksum_xk' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<16>' into 'udpHeader<512>::getDstPort' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<16>' into 'udpHeader<512>::getSrcPort' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<16>' into 'udpHeader<512>::getLength' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:107) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 64>::parseWord' into 'process_udp<512>2150' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function 'udpHeader<512>::getDstPort' into 'process_udp<512>2150' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 64>::isReady' into 'process_udp<512>2150' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'udpHeader<512>::getSrcPort' into 'process_udp<512>2150' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'udpHeader<512>::getLength' into 'process_udp<512>2150' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<16>' into 'udpHeader<512>::setDstPort' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:95) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<16>' into 'udpHeader<512>::setSrcPort' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<16>' into 'udpHeader<512>::setLength' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:103) automatically.
INFO: [XFORM 203-602] Inlining function 'udpHeader<512>::setDstPort' into 'generate_udp<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:116) automatically.
INFO: [XFORM 203-602] Inlining function 'udpHeader<512>::setSrcPort' into 'generate_udp<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'udpHeader<512>::setLength' into 'generate_udp<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:118) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 64>::consumeWord' into 'generate_udp<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:130) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<24>' into 'BaseTransportHeader<512>::getDstQP' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:372) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<24>' into 'BaseTransportHeader<512>::getPsn' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:364) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 96>::parseWord' into 'rx_process_ibh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 96>::isReady' into 'rx_process_ibh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'BaseTransportHeader<512>::getOpCode' into 'rx_process_ibh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'BaseTransportHeader<512>::getPartitionKey' into 'rx_process_ibh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'BaseTransportHeader<512>::getDstQP' into 'rx_process_ibh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'BaseTransportHeader<512>::getPsn' into 'rx_process_ibh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<32>' into 'RdmaExHeader<512>::getLength' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:470) automatically.
INFO: [XFORM 203-602] Inlining function 'checkIfAethHeader' into 'rx_process_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:158) automatically.
INFO: [XFORM 203-602] Inlining function 'checkIfRethHeader' into 'rx_process_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:162) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 32>::parseWord' into 'rx_process_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 32>::isReady' into 'rx_process_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:185) automatically.
INFO: [XFORM 203-602] Inlining function 'AckExHeader<512>::isNAK' into 'rx_process_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:193) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 32>::getRawHeader' into 'rx_process_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:631->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:632->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:194) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 128>::parseWord' into 'rx_process_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 128>::isReady' into 'rx_process_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'RdmaExHeader<512>::getLength' into 'rx_process_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 128>::getRawHeader' into 'rx_process_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:627->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:628->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'checkIfWriteOrPartReq' into 'rx_process_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:237) automatically.
INFO: [XFORM 203-602] Inlining function 'checkIfResponse' into 'rx_ibh_fsm' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:388) automatically.
INFO: [XFORM 203-602] Inlining function 'checkIfWriteOrPartReq' into 'rx_ibh_fsm' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:504) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 128>::setRawHeader' into 'ExHeader<512>::getRdmaHeader' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:640) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<64>' into 'RdmaExHeader<512>::getVirtualAddress' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:454) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 32>::setRawHeader' into 'ExHeader<512>::getAckHeader' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:647) automatically.
INFO: [XFORM 203-602] Inlining function 'ExHeader<512>::getRdmaHeader' into 'rx_exh_fsm<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:774) automatically.
INFO: [XFORM 203-602] Inlining function 'RdmaExHeader<512>::getLength' into 'rx_exh_fsm<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:777) automatically.
INFO: [XFORM 203-602] Inlining function 'RdmaExHeader<512>::getVirtualAddress' into 'rx_exh_fsm<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:790) automatically.
INFO: [XFORM 203-602] Inlining function 'ExHeader<512>::getAckHeader' into 'rx_exh_fsm<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:891) automatically.
INFO: [XFORM 203-602] Inlining function 'AckExHeader<512>::isNAK' into 'rx_exh_fsm<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:892) automatically.
INFO: [XFORM 203-602] Inlining function 'checkIfRethHeader' into 'rx_exh_payload<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:996) automatically.
INFO: [XFORM 203-602] Inlining function 'assignDest<routed_net_axis<512, 1> >' into 'rshiftWordByOctet<routed_net_axis<512, 1>, 512, 12>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:517) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<64>' into 'RdmaExHeader<512>::setVirtualAddress' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:450) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<32>' into 'RdmaExHeader<512>::setLength' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:466) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<32>' into 'RdmaExHeader<512>::setRemoteKey' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<24>' into 'AckExHeader<512>::setMsn' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:498) automatically.
INFO: [XFORM 203-602] Inlining function 'RdmaExHeader<512>::setVirtualAddress' into 'generate_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1344) automatically.
INFO: [XFORM 203-602] Inlining function 'RdmaExHeader<512>::setLength' into 'generate_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1345) automatically.
INFO: [XFORM 203-602] Inlining function 'RdmaExHeader<512>::setRemoteKey' into 'generate_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1346) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 128>::consumeWord' into 'generate_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1347) automatically.
INFO: [XFORM 203-602] Inlining function 'AckExHeader<512>::setSyndrome' into 'generate_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1513) automatically.
INFO: [XFORM 203-602] Inlining function 'AckExHeader<512>::setMsn' into 'generate_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1514) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 32>::consumeWord' into 'generate_exh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1516) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<24>' into 'BaseTransportHeader<512>::setPsn' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:360) automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<24>' into 'BaseTransportHeader<512>::setDstQP' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:368) automatically.
INFO: [XFORM 203-602] Inlining function 'BaseTransportHeader<512>::setOpCode' into 'generate_ibh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1148) automatically.
INFO: [XFORM 203-602] Inlining function 'BaseTransportHeader<512>::setPartitionKey' into 'generate_ibh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1149) automatically.
INFO: [XFORM 203-602] Inlining function 'BaseTransportHeader<512>::setPsn' into 'generate_ibh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1151) automatically.
INFO: [XFORM 203-602] Inlining function 'BaseTransportHeader<512>::setDstQP' into 'generate_ibh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1153) automatically.
INFO: [XFORM 203-602] Inlining function 'BaseTransportHeader<512>::setAckReq' into 'generate_ibh<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1180) automatically.
INFO: [XFORM 203-602] Inlining function 'packetHeader<512, 96>::consumeWord' into 'prepend_ibh_header<512>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1799) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'rocev2_top', detected/extracted 51 process function(s): 
	 'rocev2_top.entry2153'
	 'process_ipv4<512>'
	 'ipv4_drop_optional_ip_header<512>'
	 'ipv4_lshiftWordByOctet<512, 2>'
	 'ipv4_generate_ipv4<512>2149'
	 'compute_ipv4_checksum_xk'
	 'process_udp<512>2150'
	 'udp_rshiftWordByOctet<net_axis<512>, 512, 2>'
	 'merge_rx_meta'
	 'split_tx_meta'
	 'udp_lshiftWordByOctet<512, 1>'
	 'generate_udp<512>'
	 'qp_interface'
	 'rx_process_ibh<512>'
	 'rshiftWordByOctet<net_axis<512>, 512, 11>'
	 'rx_process_exh<512>'
	 'rx_ibh_fsm'
	 'drop_ooo_ibh<512>'
	 'ipUdpMetaHandler<512>'
	 'rx_exh_fsm<512>'
	 'rx_exh_payload<512>'
	 'handle_read_requests'
	 'stream_merger<ackEvent>'
	 'rshiftWordByOctet<routed_net_axis<512, 1>, 512, 12>'
	 'rshiftWordByOctet<net_axis<512>, 512, 13>'
	 'merge_rx_pkgs<512>'
	 'local_req_handler'
	 'tx_pkg_arbiter<512>'
	 'meta_merger'
	 'lshiftWordByOctet<512, 12>'
	 'lshiftWordByOctet<512, 13>'
	 'generate_exh<512>'
	 'append_payload<512>'
	 'lshiftWordByOctet<512, 11>'
	 'generate_ibh<512>'
	 'prepend_ibh_header<512>'
	 'tx_ipUdpMetaMerger'
	 'mem_cmd_merger<512>'
	 'conn_table'
	 'state_table'
	 'msn_table'
	 'read_req_table'
	 'mq_freelist_handler<2048>'
	 'mq_pointer_table<500>'
	 'mq_meta_table<ap_uint<64>, 2048>'
	 'mq_process_requests<ap_uint<64> >'
	 'Block__proc'
	 'extract_icrc<512>'
	 'mask_header_fields<512, 2>'
	 'compute_crc32<512, 3>'
	 'insert_icrc<512>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1107:3) to (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1139:8) in function 'udp_lshiftWordByOctet<512, 1>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:156:4) to (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:176:3) in function 'rx_process_exh<512>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:182:4) to (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:185:8) in function 'rx_process_exh<512>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:209:4) to (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:217:8) in function 'rx_process_exh<512>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:76:13) to (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1807:3) in function 'prepend_ibh_header<512>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1812:4) to (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1829:3) in function 'prepend_ibh_header<512>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2073:3) to (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2082:3) in function 'meta_merger'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2345:4) to (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2358:3) in function 'merge_rx_pkgs<512>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:280:3) to (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:317:2) in function 'mask_header_fields<512, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:580:3) to (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:612:8) in function 'lshiftWordByOctet<512, 13>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:580:3) to (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:612:8) in function 'lshiftWordByOctet<512, 12>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:580:3) to (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:612:8) in function 'lshiftWordByOctet<512, 11>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/../axi_utils.hpp:1249:3) to (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/../axi_utils.hpp:1281:8) in function 'ipv4_lshiftWordByOctet<512, 2>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:289:7) to (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:303:3) in function 'ipv4_generate_ipv4<512>2149'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:307:4) to (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:316:3) in function 'ipv4_generate_ipv4<512>2149'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:130:7) to (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:137:3) in function 'generate_udp<512>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:141:4) to (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:149:3) in function 'generate_udp<512>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79:21) to (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1358:5) in function 'generate_exh<512>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79:21) to (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1425:5) in function 'generate_exh<512>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:73:38) in function 'generate_exh<512>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1554:5) in function 'generate_exh<512>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:70:3) in function 'compute_ipv4_checksum_xk'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:440:8) to (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:457:7) in function 'compute_crc32<512, 3>'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:412:4) to (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:434:3) in function 'compute_crc32<512, 3>'... converting 65 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_ipv4_checksum_xk' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:50:2)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_crc32<512, 3>' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:50:8)...62 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:53 ; elapsed = 00:03:01 . Memory (MB): peak = 1207.691 ; gain = 530.973 ; free physical = 45067 ; free virtual = 120521
WARNING: [XFORM 203-631] Renaming function 'udp_rshiftWordByOctet<net_axis<512>, 512, 2>' to 'udp_rshiftWordByOcte' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:50:5)
WARNING: [XFORM 203-631] Renaming function 'udp_lshiftWordByOctet<512, 1>' to 'udp_lshiftWordByOcte' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:50:2)
WARNING: [XFORM 203-631] Renaming function 'stream_merger<ackEvent>' to 'stream_merger' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:194:2)
WARNING: [XFORM 203-631] Renaming function 'rshiftWordByOctet<routed_net_axis<512, 1>, 512, 12>' to 'rshiftWordByOctet' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:61:5)
WARNING: [XFORM 203-631] Renaming function 'rshiftWordByOctet<net_axis<512>, 512, 13>' to 'rshiftWordByOctet.1' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:50:5)
WARNING: [XFORM 203-631] Renaming function 'rshiftWordByOctet<net_axis<512>, 512, 11>' to 'rshiftWordByOctet.2' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:50:5)
WARNING: [XFORM 203-631] Renaming function 'prepend_ibh_header<512>' to 'prepend_ibh_header' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:46:3)
WARNING: [XFORM 203-631] Renaming function 'mq_process_requests<ap_uint<64> >' to 'mq_process_requests' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:34:6)
WARNING: [XFORM 203-631] Renaming function 'mq_pointer_table<500>' to 'mq_pointer_table' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:56:4)
WARNING: [XFORM 203-631] Renaming function 'mq_meta_table<ap_uint<64>, 2048>' to 'mq_meta_table' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:64:30)
WARNING: [XFORM 203-631] Renaming function 'mq_freelist_handler<2048>' to 'mq_freelist_handler' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:179:2)
WARNING: [XFORM 203-631] Renaming function 'mask_header_fields<512, 2>' to 'mask_header_fields' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:50:2)
WARNING: [XFORM 203-631] Renaming function 'lshiftWordByOctet<512, 13>' to 'lshiftWordByOctet' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:50:2)
WARNING: [XFORM 203-631] Renaming function 'lshiftWordByOctet<512, 12>' to 'lshiftWordByOctet.1' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:50:2)
WARNING: [XFORM 203-631] Renaming function 'lshiftWordByOctet<512, 11>' to 'lshiftWordByOctet.2' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:50:2)
WARNING: [XFORM 203-631] Renaming function 'ipv4_lshiftWordByOctet<512, 2>' to 'ipv4_lshiftWordByOct' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/../axi_utils.hpp:50:2)
WARNING: [XFORM 203-631] Renaming function 'ipv4_generate_ipv4<512>2149' to 'ipv4_generate_ipv421' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:34:3)
WARNING: [XFORM 203-631] Renaming function 'ipv4_drop_optional_ip_header<512>' to 'ipv4_drop_optional_i' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:50:4)
WARNING: [XFORM 203-631] Renaming function 'ipUdpMetaHandler<512>' to 'ipUdpMetaHandler' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:46:4)
WARNING: [XFORM 203-631] Renaming function 'compute_ipv4_checksum_xk' to 'compute_ipv4_checksu' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:50:2)
WARNING: [XFORM 203-631] Renaming function 'compute_crc32<512, 3>' to 'compute_crc32' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:50:8)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_PartSet.i241.i241.i17.i32.i32' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:296:5) in function 'rx_process_exh<512>' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [HLS 200-658] Generating channel rx_crc2ipFifo_V_data that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel rx_crc2ipFifo_V_keep that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel rx_crc2ipFifo_V_last that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel tx_udp2ipFifo_V_data that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel tx_udp2ipFifo_V_keep that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel tx_udp2ipFifo_V_last that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel tx_udp2ipMetaFifo_V_s that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel tx_udp2ipMetaFifo_V_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel tx_ipUdpMetaFifo_V_t_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel tx_ipUdpMetaFifo_V_t that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel tx_ipUdpMetaFifo_V_m that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel tx_ipUdpMetaFifo_V_l that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel tx_ib2udpFifo_V_data that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel tx_ib2udpFifo_V_keep that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel tx_ib2udpFifo_V_last that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel stateTable2qpi_rsp_V that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel stateTable2rxIbh_rsp_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel msnTable2rxExh_rsp_V that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel rx_readReqAddr_pop_r_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel tx_pkgInfoFifo_V_typ that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel tx_pkgInfoFifo_V_sou that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel tx_pkgInfoFifo_V_wor that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel msnTable2txExh_rsp_V that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel tx_dstQpFifo_V_V that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel stateTable2txIbh_rsp_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel tx_connTable2ibh_rsp_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel mq_releaseFifo_V_V that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel mq_pointerUpdFifo_V_s that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel mq_pointerUpdFifo_V_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel mq_pointerUpdFifo_V_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel mq_pointerUpdFifo_V_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel mq_pointerReqFifo_V_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel mq_pointerReqFifo_V_s that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel mq_metaReqFifo_V_idx that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel mq_metaReqFifo_V_ent that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel mq_metaReqFifo_V_ent_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel mq_metaReqFifo_V_ent_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel mq_metaReqFifo_V_ent_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel mq_metaReqFifo_V_wri that flows backwards in the dataflow region.
WARNING: [HLS 200-658] Generating channel mq_metaReqFifo_V_app that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:14 ; elapsed = 00:03:23 . Memory (MB): peak = 1719.691 ; gain = 1042.973 ; free physical = 44483 ; free virtual = 119919
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rocev2_top' ...
WARNING: [SYN 201-103] Legalizing function name 'rocev2_top.entry3' to 'rocev2_top_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'rocev2_top.entry2153' to 'rocev2_top_entry2153'.
WARNING: [SYN 201-103] Legalizing function name 'process_ipv4<512>' to 'process_ipv4_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'process_udp<512>2150' to 'process_udp_512_2150'.
WARNING: [SYN 201-103] Legalizing function name 'generate_udp<512>' to 'generate_udp_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'rx_process_ibh<512>' to 'rx_process_ibh_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'rshiftWordByOctet.2' to 'rshiftWordByOctet_2'.
WARNING: [SYN 201-103] Legalizing function name 'rx_process_exh<512>' to 'rx_process_exh_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'drop_ooo_ibh<512>' to 'drop_ooo_ibh_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'rx_exh_fsm<512>' to 'rx_exh_fsm_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'rx_exh_payload<512>' to 'rx_exh_payload_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'rshiftWordByOctet.1' to 'rshiftWordByOctet_1'.
WARNING: [SYN 201-103] Legalizing function name 'merge_rx_pkgs<512>' to 'merge_rx_pkgs_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'tx_pkg_arbiter<512>' to 'tx_pkg_arbiter_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'lshiftWordByOctet.1' to 'lshiftWordByOctet_1'.
WARNING: [SYN 201-103] Legalizing function name 'generate_exh<512>' to 'generate_exh_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'append_payload<512>' to 'append_payload_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'lshiftWordByOctet.2' to 'lshiftWordByOctet_2'.
WARNING: [SYN 201-103] Legalizing function name 'generate_ibh<512>' to 'generate_ibh_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'mem_cmd_merger<512>' to 'mem_cmd_merger_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'extract_icrc<512>' to 'extract_icrc_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'insert_icrc<512>' to 'insert_icrc_512_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rocev2_top_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 203.08 seconds; current allocated memory: 1002.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1003.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rocev2_top_entry2153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 1003.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 1003.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_ipv4_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'process_ipv4<512>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1003.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1003.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ipv4_drop_optional_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ipv4_drop_optional_i'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1004.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1004.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ipv4_lshiftWordByOct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ipv4_lshiftWordByOct'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1004.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1005.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ipv4_generate_ipv421' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ipv4_generate_ipv421'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1005.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1005.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_ipv4_checksu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_ipv4_checksu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1006.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1006.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_udp_512_2150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'process_udp<512>2150'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1006.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1007.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udp_rshiftWordByOcte' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'udp_rshiftWordByOcte'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1007.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1007.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_rx_meta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'merge_rx_meta'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1007.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1007.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_tx_meta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'split_tx_meta'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1008.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1008.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udp_lshiftWordByOcte' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'udp_lshiftWordByOcte'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1008.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1008.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_udp_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_udp<512>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1008.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1009.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'qp_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'qp_interface'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1009.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1009.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_process_ibh_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rx_process_ibh<512>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1009.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1010.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rshiftWordByOctet_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rshiftWordByOctet.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1010.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1010.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_process_exh_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rx_process_exh<512>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1011.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1012.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ibh_fsm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rx_ibh_fsm'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1012.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1013.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'drop_ooo_ibh_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'drop_ooo_ibh<512>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1013.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1013.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ipUdpMetaHandler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ipUdpMetaHandler'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1013.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1013.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_exh_fsm_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rx_exh_fsm<512>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1014.882 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1016.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_exh_payload_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rx_exh_payload<512>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 1016.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1016.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_read_requests' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'handle_read_requests'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1017.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1017.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_merger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'stream_merger'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1017.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1017.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rshiftWordByOctet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rshiftWordByOctet'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1017.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1018.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rshiftWordByOctet_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rshiftWordByOctet.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1018.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1018.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_rx_pkgs_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'merge_rx_pkgs<512>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1018.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1018.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'local_req_handler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'local_req_handler'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1019.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1019.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_pkg_arbiter_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'tx_pkg_arbiter<512>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1020.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1021.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'meta_merger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'meta_merger'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1021.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1021.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lshiftWordByOctet_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lshiftWordByOctet.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1022.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1022.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lshiftWordByOctet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lshiftWordByOctet'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1022.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1022.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_exh_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_exh<512>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1023.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'append_payload_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'append_payload<512>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.001 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lshiftWordByOctet_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lshiftWordByOctet.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.002 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_ibh_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_ibh<512>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.002 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepend_ibh_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'prepend_ibh_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.003 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ipUdpMetaMerger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'tx_ipUdpMetaMerger'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.003 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_cmd_merger_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_cmd_merger<512>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.004 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conn_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conn_table'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.004 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'state_table'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.005 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'msn_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'msn_table'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.005 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_req_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_req_table'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_freelist_handler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mq_freelist_handler'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_pointer_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mq_pointer_table'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_meta_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mq_meta_table'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_process_requests' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mq_process_requests'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extract_icrc_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'extract_icrc<512>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mask_header_fields' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mask_header_fields'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.009 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_crc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_crc32'.
INFO: [SCHED 204-61] Pipelining result : Target II = 6, Final II = 6, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (41.577ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_crc32' consists of the following:
	'select' operation ('select_ln446_92', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2116]  (0.449 ns)
	'select' operation ('select_ln446_93', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2121]  (0.449 ns)
	'select' operation ('select_ln446_94', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2126]  (0.449 ns)
	'select' operation ('select_ln446_95', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2131]  (0 ns)
	'select' operation ('select_ln791_11', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:440) [2132]  (0.449 ns)
	'xor' operation ('xor_ln442_12', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:442) [2138]  (0.351 ns)
	'select' operation ('select_ln446_96', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2143]  (0.449 ns)
	'select' operation ('select_ln446_97', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2148]  (0.449 ns)
	'select' operation ('select_ln446_98', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2153]  (0.449 ns)
	'select' operation ('select_ln446_99', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2158]  (0.449 ns)
	'select' operation ('select_ln446_100', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2163]  (0.449 ns)
	'select' operation ('select_ln446_101', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2168]  (0.449 ns)
	'select' operation ('select_ln446_102', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2173]  (0.449 ns)
	'select' operation ('select_ln446_103', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2178]  (0 ns)
	'select' operation ('select_ln791_12', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:440) [2179]  (0.449 ns)
	'xor' operation ('xor_ln442_13', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:442) [2185]  (0.351 ns)
	'select' operation ('select_ln446_104', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2190]  (0.449 ns)
	'select' operation ('select_ln446_105', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2195]  (0.449 ns)
	'select' operation ('select_ln446_106', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2200]  (0.449 ns)
	'select' operation ('select_ln446_107', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2205]  (0.449 ns)
	'select' operation ('select_ln446_108', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2210]  (0.449 ns)
	'select' operation ('select_ln446_109', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2215]  (0.449 ns)
	'select' operation ('select_ln446_110', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2220]  (0.449 ns)
	'select' operation ('select_ln446_111', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2225]  (0 ns)
	'select' operation ('select_ln791_13', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:440) [2226]  (0.449 ns)
	'xor' operation ('xor_ln442_14', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:442) [2232]  (0.351 ns)
	'select' operation ('select_ln446_112', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2237]  (0.449 ns)
	'select' operation ('select_ln446_113', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2242]  (0.449 ns)
	'select' operation ('select_ln446_114', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2247]  (0.449 ns)
	'select' operation ('select_ln446_115', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2252]  (0.449 ns)
	'select' operation ('select_ln446_116', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2257]  (0.449 ns)
	'select' operation ('select_ln446_117', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2262]  (0.449 ns)
	'select' operation ('select_ln446_118', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2267]  (0.449 ns)
	'select' operation ('select_ln446_119', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2272]  (0 ns)
	'select' operation ('select_ln791_14', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:440) [2273]  (0.449 ns)
	'xor' operation ('xor_ln442_15', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:442) [2279]  (0.351 ns)
	'select' operation ('select_ln446_120', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2284]  (0.449 ns)
	'select' operation ('select_ln446_121', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2289]  (0.449 ns)
	'select' operation ('select_ln446_122', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2294]  (0.449 ns)
	'select' operation ('select_ln446_123', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2299]  (0.449 ns)
	'select' operation ('select_ln446_124', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2304]  (0.449 ns)
	'select' operation ('select_ln446_125', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2309]  (0.449 ns)
	'select' operation ('select_ln446_126', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2314]  (0.449 ns)
	'select' operation ('select_ln446_127', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2319]  (0 ns)
	'select' operation ('select_ln791_15', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:440) [2320]  (0.449 ns)
	'xor' operation ('xor_ln442_16', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:442) [2326]  (0.351 ns)
	'select' operation ('select_ln446_128', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2331]  (0.449 ns)
	'select' operation ('select_ln446_129', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2336]  (0.449 ns)
	'select' operation ('select_ln446_130', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2341]  (0.449 ns)
	'select' operation ('select_ln446_131', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2346]  (0.449 ns)
	'select' operation ('select_ln446_132', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2351]  (0.449 ns)
	'select' operation ('select_ln446_133', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2356]  (0.449 ns)
	'select' operation ('select_ln446_134', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2361]  (0.449 ns)
	'select' operation ('select_ln446_135', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2366]  (0 ns)
	'select' operation ('select_ln791_16', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:440) [2367]  (0.449 ns)
	'xor' operation ('xor_ln442_17', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:442) [2373]  (0.351 ns)
	'select' operation ('select_ln446_136', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2378]  (0.449 ns)
	'select' operation ('select_ln446_137', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2383]  (0.449 ns)
	'select' operation ('select_ln446_138', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2388]  (0.449 ns)
	'select' operation ('select_ln446_139', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2393]  (0.449 ns)
	'select' operation ('select_ln446_140', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2398]  (0.449 ns)
	'select' operation ('select_ln446_141', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2403]  (0.449 ns)
	'select' operation ('select_ln446_142', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2408]  (0.449 ns)
	'select' operation ('select_ln446_143', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2413]  (0 ns)
	'select' operation ('select_ln791_17', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:440) [2414]  (0.449 ns)
	'xor' operation ('xor_ln442_18', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:442) [2420]  (0.351 ns)
	'select' operation ('select_ln446_144', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2425]  (0.449 ns)
	'select' operation ('select_ln446_145', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2430]  (0.449 ns)
	'select' operation ('select_ln446_146', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2435]  (0.449 ns)
	'select' operation ('select_ln446_147', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2440]  (0.449 ns)
	'select' operation ('select_ln446_148', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2445]  (0.449 ns)
	'select' operation ('select_ln446_149', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2450]  (0.449 ns)
	'select' operation ('select_ln446_150', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2455]  (0.449 ns)
	'select' operation ('select_ln446_151', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2460]  (0 ns)
	'select' operation ('select_ln791_18', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:440) [2461]  (0.449 ns)
	'xor' operation ('xor_ln442_19', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:442) [2467]  (0.351 ns)
	'select' operation ('select_ln446_152', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2472]  (0.449 ns)
	'select' operation ('select_ln446_153', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2477]  (0.449 ns)
	'select' operation ('select_ln446_154', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2482]  (0.449 ns)
	'select' operation ('select_ln446_155', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2487]  (0.449 ns)
	'select' operation ('select_ln446_156', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2492]  (0.449 ns)
	'select' operation ('select_ln446_157', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2497]  (0.449 ns)
	'select' operation ('select_ln446_158', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2502]  (0.449 ns)
	'select' operation ('select_ln446_159', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2507]  (0 ns)
	'select' operation ('select_ln791_19', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:440) [2508]  (0.449 ns)
	'xor' operation ('xor_ln442_20', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:442) [2514]  (0.351 ns)
	'select' operation ('select_ln446_160', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2519]  (0.449 ns)
	'select' operation ('select_ln446_161', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2524]  (0.449 ns)
	'select' operation ('select_ln446_162', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2529]  (0.449 ns)
	'select' operation ('select_ln446_163', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2534]  (0.449 ns)
	'select' operation ('select_ln446_164', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2539]  (0.449 ns)
	'select' operation ('select_ln446_165', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2544]  (0.449 ns)
	'select' operation ('select_ln446_166', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2549]  (0.449 ns)
	'select' operation ('select_ln446_167', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2554]  (0 ns)
	'select' operation ('select_ln791_20', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:440) [2555]  (0.449 ns)
	'xor' operation ('xor_ln442_21', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:442) [2561]  (0.351 ns)
	'select' operation ('select_ln446_168', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2566]  (0.449 ns)
	'select' operation ('select_ln446_169', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2571]  (0.449 ns)
	'select' operation ('select_ln446_170', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2576]  (0.449 ns)
	'select' operation ('select_ln446_171', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2581]  (0.449 ns)
	'select' operation ('select_ln446_172', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2586]  (0.449 ns)
	'select' operation ('select_ln446_173', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2591]  (0.449 ns)
	'select' operation ('select_ln446_174', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2596]  (0.449 ns)
	'select' operation ('select_ln446_175', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:446) [2601]  (0 ns)
	'select' operation ('select_ln791_21', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:440) [2602]  (0.449 ns)
	'xor' operation ('xor_ln442_22', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:442) [2608]  (0.351 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.25 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.65 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_icrc_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'insert_icrc<512>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.91 seconds; current allocated memory: 1.028 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rocev2_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.029 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.39 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rocev2_top_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rocev2_top_entry3'.
INFO: [HLS 200-111]  Elapsed time: 1.99 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rocev2_top_entry2153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rocev2_top_entry2153'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_ipv4_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'header_ready' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_idx_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_header_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'metaWritten_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_ipv4_512_s'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ipv4_drop_optional_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'doh_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'length_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ipv4_drop_optional_i'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ipv4_lshiftWordByOct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ls_writeRemainder_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ls_firstWord_4' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ipv4_lshiftWordByOct'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ipv4_generate_ipv421' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'gi_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_idx_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_header_V_5' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ipv4_generate_ipv421'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_ipv4_checksu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'cics_firstWord' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_ipv4_checksu'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_udp_512_2150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pu_header_ready' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pu_header_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pu_header_header_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'metaWritten_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_udp_512_2150'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udp_rshiftWordByOcte' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fsmState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rs_firstWord' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'udp_rshiftWordByOcte'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_rx_meta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_rx_meta'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_tx_meta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_tx_meta'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udp_lshiftWordByOcte' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ls_writeRemainder' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ls_firstWord' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'udp_lshiftWordByOcte'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_udp_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_idx_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_header_V_7' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_udp_512_s'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'qp_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'qp_fsmState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'context_newState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'context_qp_num_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'context_remote_psn_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'context_local_psn_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'context_r_key_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'qp_interface'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_process_ibh_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bth_ready' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bth_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bth_header_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'metaWritten' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_process_ibh_512_s'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rshiftWordByOctet_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fsmState_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rs_firstWord_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rshiftWordByOctet_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_process_exh_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'opCode' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'metaWritten_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ackHeader_ready' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ackHeader_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ackHeader_header_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rdmaHeader_ready' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rdmaHeader_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rdmaHeader_header_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'rocev2_top_mux_325_1_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_process_exh_512_s'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ibh_fsm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fsmState_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_op_code_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_partition_key_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_dest_qp_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_psn_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_validPSN' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_numPkg_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'emeta_isNak' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'isResponse' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'emeta_numPkg_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'droppedPackets_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'rocev2_top_mux_325_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ibh_fsm'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'drop_ooo_ibh_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_5' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'drop_ooo_ibh_512_s'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ipUdpMetaHandler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ipUdpMetaHandler'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_exh_fsm_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pe_fsmState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_op_code_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_dest_qp_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_psn_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'consumeReadAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dmaMeta_msn_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dmaMeta_vaddr_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'udpLength_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'exHeader_header_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dmaMeta_dma_length_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'readReqAddr_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_exh_fsm_512_s'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_exh_payload_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rep_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_op_code_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_route' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'rocev2_top_mux_325_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_exh_payload_512_s'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_read_requests' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hrr_fsmState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'request_vaddr_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'request_dma_length_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'request_qpn_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'request_psn_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_read_requests'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_merger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_merger'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rshiftWordByOctet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fsmState_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rs_firstWord_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rshiftWordByOctet'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rshiftWordByOctet_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fsmState_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rs_firstWord_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rshiftWordByOctet_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_rx_pkgs_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_rx_pkgs_512_s'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'local_req_handler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lrh_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_op_code' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_local_vaddr_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_remote_vaddr_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_length_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_qpn_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'local_req_handler'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_pkg_arbiter_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'info_type' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'info_words_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wordCounter_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_pkg_arbiter_512_s'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'meta_merger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'meta_merger'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lshiftWordByOctet_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ls_writeRemainder_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ls_firstWord_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lshiftWordByOctet_1'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lshiftWordByOctet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ls_writeRemainder_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ls_firstWord_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lshiftWordByOctet'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_exh_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ge_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rdmaHeader_idx_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ackHeader_idx_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_op_code_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_addr_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_length_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_isNak' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'metaWritten_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'msnMeta_msn_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'msnMeta_r_key_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_qpn_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_psn_V_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_exh_512_s'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'append_payload_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'firstPayload' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'info_isAETH' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'info_hasPayload' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_16' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'append_payload_512_s'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lshiftWordByOctet_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ls_writeRemainder_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ls_firstWord_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lshiftWordByOctet_2'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_ibh_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'gi_state_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_op_code_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_dest_qp_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_numPkg_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_header_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_ibh_512_s'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepend_ibh_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_header_V_4' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepend_ibh_header'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ipUdpMetaMerger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ipUdpMetaMerger'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_cmd_merger_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_cmd_merger_512_s'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conn_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conn_table'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_table'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'msn_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'msn_table'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_req_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_req_table'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_freelist_handler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'freeListCounter_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_freelist_handler'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_pointer_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'mq_lockedKey_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mq_isLocked' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mq_wait' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mq_request_key_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_pointer_table'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_meta_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_meta_table'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_process_requests' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rt_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newMetaIdx_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'insert_key_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'insert_value_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'popRequest_op' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ptrMeta_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ptrMeta_tail_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ptrMeta_valid' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'popRequest_key_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_process_requests'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extract_icrc_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ei_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ei_prevWord_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ei_prevWord_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ei_prevWord_last_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'extract_icrc_512_s'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mask_header_fields' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ai_wordCount_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mask_header_fields'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_crc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'crcState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'crc' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'currWord_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'currWord_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'currWord_last_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_crc32'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_icrc_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ii_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'crc_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_icrc_512_s'.
INFO: [HLS 200-111]  Elapsed time: 7.47 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rocev2_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_rx_data_V_data_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_rx_data_V_keep_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_rx_data_V_last_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_tx_meta_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_tx_data_V_data_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_tx_data_V_keep_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_tx_data_V_last_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/m_axis_tx_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/m_axis_tx_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/m_axis_tx_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/m_axis_mem_write_cmd_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/m_axis_mem_write_cmd_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/m_axis_mem_read_cmd_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/m_axis_mem_read_cmd_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/m_axis_mem_write_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/m_axis_mem_write_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/m_axis_mem_write_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/m_axis_mem_write_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_mem_read_data_V_data_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_mem_read_data_V_keep_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_mem_read_data_V_last_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_qp_interface_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_qp_conn_interface_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/local_ip_address_V' to 'ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/regCrcDropPkgCount_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/regInvalidPsnDropCount_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rocev2_top' to 'ap_ctrl_none'.
WARNING: [HLS 200-656] Deadlocks can occur since process process_ipv4<512> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process ipv4_drop_optional_i is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process ipv4_lshiftWordByOct is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process ipv4_generate_ipv421 is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process compute_ipv4_checksu is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process process_udp<512>2150 is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process udp_rshiftWordByOcte is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process merge_rx_meta is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process split_tx_meta is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process udp_lshiftWordByOcte is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process generate_udp<512> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process qp_interface is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process rx_process_ibh<512> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process rshiftWordByOctet.2 is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process rx_process_exh<512> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process rx_ibh_fsm is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process drop_ooo_ibh<512> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process ipUdpMetaHandler is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process rx_exh_fsm<512> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process rx_exh_payload<512> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process handle_read_requests is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process stream_merger is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process rshiftWordByOctet is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process rshiftWordByOctet.1 is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process merge_rx_pkgs<512> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process local_req_handler is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process tx_pkg_arbiter<512> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process meta_merger is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process lshiftWordByOctet.1 is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process lshiftWordByOctet is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process generate_exh<512> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process append_payload<512> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process lshiftWordByOctet.2 is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process generate_ibh<512> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process prepend_ibh_header is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process tx_ipUdpMetaMerger is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process mem_cmd_merger<512> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process conn_table is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process state_table is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process msn_table is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process read_req_table is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process mq_freelist_handler is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process mq_pointer_table is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process mq_meta_table is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process mq_process_requests is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process extract_icrc<512> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process mask_header_fields is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process compute_crc32 is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process insert_icrc<512> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for rocev2_top due to rocev2_top.entry3 with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'rocev2_top'.
INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 1.203 GB.
INFO: [RTMG 210-278] Implementing memory 'conn_table_conn_table_remote_qp_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conn_table_conn_table_remote_ip_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conn_table_conn_table_remote_ud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'state_table_state_table_req_old_1_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'state_table_state_table_retryCou_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'msn_table_msn_table_vaddr_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'msn_table_msn_table_dma_length_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'read_req_table_req_table_max_fwd_re_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mq_pointer_table_ptr_table_valid_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mq_meta_table_meta_table_value_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mq_meta_table_meta_table_next_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mq_meta_table_meta_table_valid_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'local_ip_address_V_c_1_U(fifo_w128_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_ip_address_V_c_U(fifo_w128_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_crc2ipFifo_V_data_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_crc2ipFifo_V_keep_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_crc2ipFifo_V_last_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_process2dropFifo_1_5_U(fifo_w512_d8_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rx_process2dropFifo_2_4_U(fifo_w64_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_process2dropFifo_s_6_U(fifo_w1_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_process2dropLengt_1_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ip2udpMetaFifo_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ip2udpMetaFifo_V_1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ip2udpFifo_V_data_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ip2udpFifo_V_keep_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ip2udpFifo_V_last_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_shift2ipv4Fifo_V_1_U(fifo_w512_d8_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tx_shift2ipv4Fifo_V_2_U(fifo_w64_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_shift2ipv4Fifo_V_s_U(fifo_w1_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_udp2ipFifo_V_data_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_udp2ipFifo_V_keep_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_udp2ipFifo_V_last_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_udp2ipMetaFifo_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_udp2ipMetaFifo_V_1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ip2checksum_V_data_V_U(fifo_w512_d8_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ip2checksum_V_keep_V_U(fifo_w64_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ip2checksum_V_last_V_U(fifo_w1_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ip2crcFifo_V_data_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ip2crcFifo_V_keep_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ip2crcFifo_V_last_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_udp2shiftFifo_V_d_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_udp2shiftFifo_V_k_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_udp2shiftFifo_V_l_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_udpMetaFifo_V_U(fifo_w49_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_udp2ibFifo_V_data_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_udp2ibFifo_V_keep_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_udp2ibFifo_V_last_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ipUdpMetaFifo_V_t_1_U(fifo_w128_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ipUdpMetaFifo_V_t_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ipUdpMetaFifo_V_m_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ipUdpMetaFifo_V_l_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ipUdpMetaFifo_V_t_1_U(fifo_w128_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ipUdpMetaFifo_V_t_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ipUdpMetaFifo_V_m_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ipUdpMetaFifo_V_l_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_udpMetaFifo_V_the_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_udpMetaFifo_V_my_s_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_udpMetaFifo_V_len_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_udpMetaFifo_V_val_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_shift2udpFifo_V_d_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_shift2udpFifo_V_k_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_shift2udpFifo_V_l_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ib2udpFifo_V_data_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ib2udpFifo_V_keep_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ib2udpFifo_V_last_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qpi2stateTable_upd_r_1_U(fifo_w68_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stateTable2qpi_rsp_V_U(fifo_w123_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'if2msnTable_init_V_U(fifo_w48_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibh2shiftFifo_V_d_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibh2shiftFifo_V_k_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibh2shiftFifo_V_l_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibh2fsm_MetaFifo_s_9_U(fifo_w92_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibh2exh_MetaFifo_s_10_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_shift2exhFifo_V_d_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_shift2exhFifo_V_k_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_shift2exhFifo_V_l_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exh2dropFifo_V_da_U(fifo_w512_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exh2dropFifo_V_ke_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exh2dropFifo_V_la_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exhMetaFifo_V_U(fifo_w23_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exh2drop_MetaFifo_1_U(fifo_w241_d8_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rxIbh2stateTable_upd_1_U(fifo_w45_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stateTable2rxIbh_rsp_1_U(fifo_w75_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibhDropFifo_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibhDropMetaFifo_V_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_fsm2exh_MetaFifo_s_11_U(fifo_w92_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibhEventFifo_V_U(fifo_w50_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibhDrop2exhFifo_V_1_U(fifo_w512_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibhDrop2exhFifo_V_2_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibhDrop2exhFifo_V_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'exh_lengthFifo_V_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_drop2exhFsm_MetaF_1_U(fifo_w241_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rxExh2msnTable_upd_r_1_U(fifo_w137_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_readReqAddr_pop_r_4_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msnTable2rxExh_rsp_V_U(fifo_w152_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_readReqAddr_pop_r_1_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exhEventMetaFifo_s_12_U(fifo_w50_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_pkgSplitTypeFifo_s_7_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_pkgShiftTypeFifo_s_8_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_readRequestFifo_V_U(fifo_w129_d8_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rx_readReqTable_upd_1_U(fifo_w41_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exh2rethShiftFifo_8_U(fifo_w512_d4_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exh2rethShiftFifo_6_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exh2rethShiftFifo_7_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exh2rethShiftFifo_4_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exh2aethShiftFifo_3_U(fifo_w512_d4_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exh2aethShiftFifo_5_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exh2aethShiftFifo_6_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exhNoShiftFifo_V_1_U(fifo_w512_d4_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exhNoShiftFifo_V_4_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exhNoShiftFifo_V_s_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exhNoShiftFifo_V_3_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_remoteMemCmd_V_U(fifo_w113_d512_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rx_readEvenFifo_V_U(fifo_w135_d512_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ackEventFifo_V_U(fifo_w50_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_rethSift2mergerFi_8_U(fifo_w512_d4_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rx_rethSift2mergerFi_6_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_rethSift2mergerFi_7_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_rethSift2mergerFi_4_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_aethSift2mergerFi_3_U(fifo_w512_d4_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rx_aethSift2mergerFi_5_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_aethSift2mergerFi_6_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_appMetaFifo_V_op_s_U(fifo_w5_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_appMetaFifo_V_qpn_U(fifo_w24_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_appMetaFifo_V_add_U(fifo_w48_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tx_appMetaFifo_V_len_U(fifo_w32_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_appMetaFifo_V_psn_U(fifo_w24_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_appMetaFifo_V_val_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_appMetaFifo_V_isN_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_readReqAddr_push_1_1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_readReqAddr_push_s_2_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_localMemCmdFifo_V_U(fifo_w113_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_pkgInfoFifo_V_typ_U(fifo_w1_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_pkgInfoFifo_V_sou_U(fifo_w1_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_pkgInfoFifo_V_wor_U(fifo_w29_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tx_split2aethShift_V_1_U(fifo_w512_d4_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tx_split2aethShift_V_2_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_split2aethShift_V_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_rethMerge2rethShi_3_U(fifo_w512_d4_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tx_rethMerge2rethShi_5_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_rethMerge2rethShi_6_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_rawPayFifo_V_data_U(fifo_w512_d4_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tx_rawPayFifo_V_keep_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_rawPayFifo_V_last_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ibhconnTable_req_s_3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ibhMetaFifo_V_op_s_U(fifo_w5_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ibhMetaFifo_V_par_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ibhMetaFifo_V_des_U(fifo_w24_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ibhMetaFifo_V_psn_U(fifo_w24_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ibhMetaFifo_V_val_U(fifo_w1_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ibhMetaFifo_V_num_U(fifo_w22_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_exhMetaFifo_V_U(fifo_w135_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_aethShift2payFifo_3_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_aethShift2payFifo_5_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_aethShift2payFifo_6_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_rethShift2payFifo_3_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_rethShift2payFifo_5_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_rethShift2payFifo_6_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'txExh2msnTable_req_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msnTable2txExh_rsp_V_U(fifo_w56_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_exh2payFifo_V_dat_U(fifo_w512_d4_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tx_exh2payFifo_V_kee_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_exh2payFifo_V_las_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_packetInfoFifo_V_U(fifo_w3_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_lengthFifo_V_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_readReqTable_upd_s_0_U(fifo_w40_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_exh2shiftFifo_V_d_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_exh2shiftFifo_V_k_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_exh2shiftFifo_V_l_U(fifo_w1_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
