INFO: [VRFC 10-163] Analyzing VHDL file "/csehome/lgm0905/21s-hardware-system-design/Project/proj/V0/Verilog/mm_mul/mm_mul.srcs/sources_1/ip/floating_point_MAC/sim/floating_point_MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'floating_point_MAC'
