
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xxd_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400ab0 <.init>:
  400ab0:	stp	x29, x30, [sp, #-16]!
  400ab4:	mov	x29, sp
  400ab8:	bl	400cf0 <ferror@plt+0x60>
  400abc:	ldp	x29, x30, [sp], #16
  400ac0:	ret

Disassembly of section .plt:

0000000000400ad0 <strtoul@plt-0x20>:
  400ad0:	stp	x16, x30, [sp, #-16]!
  400ad4:	adrp	x16, 413000 <ferror@plt+0x12370>
  400ad8:	ldr	x17, [x16, #4088]
  400adc:	add	x16, x16, #0xff8
  400ae0:	br	x17
  400ae4:	nop
  400ae8:	nop
  400aec:	nop

0000000000400af0 <strtoul@plt>:
  400af0:	adrp	x16, 414000 <ferror@plt+0x13370>
  400af4:	ldr	x17, [x16]
  400af8:	add	x16, x16, #0x0
  400afc:	br	x17

0000000000400b00 <fputs@plt>:
  400b00:	adrp	x16, 414000 <ferror@plt+0x13370>
  400b04:	ldr	x17, [x16, #8]
  400b08:	add	x16, x16, #0x8
  400b0c:	br	x17

0000000000400b10 <__sprintf_chk@plt>:
  400b10:	adrp	x16, 414000 <ferror@plt+0x13370>
  400b14:	ldr	x17, [x16, #16]
  400b18:	add	x16, x16, #0x10
  400b1c:	br	x17

0000000000400b20 <exit@plt>:
  400b20:	adrp	x16, 414000 <ferror@plt+0x13370>
  400b24:	ldr	x17, [x16, #24]
  400b28:	add	x16, x16, #0x18
  400b2c:	br	x17

0000000000400b30 <perror@plt>:
  400b30:	adrp	x16, 414000 <ferror@plt+0x13370>
  400b34:	ldr	x17, [x16, #32]
  400b38:	add	x16, x16, #0x20
  400b3c:	br	x17

0000000000400b40 <ftell@plt>:
  400b40:	adrp	x16, 414000 <ferror@plt+0x13370>
  400b44:	ldr	x17, [x16, #40]
  400b48:	add	x16, x16, #0x28
  400b4c:	br	x17

0000000000400b50 <putc@plt>:
  400b50:	adrp	x16, 414000 <ferror@plt+0x13370>
  400b54:	ldr	x17, [x16, #48]
  400b58:	add	x16, x16, #0x30
  400b5c:	br	x17

0000000000400b60 <fclose@plt>:
  400b60:	adrp	x16, 414000 <ferror@plt+0x13370>
  400b64:	ldr	x17, [x16, #56]
  400b68:	add	x16, x16, #0x38
  400b6c:	br	x17

0000000000400b70 <fopen@plt>:
  400b70:	adrp	x16, 414000 <ferror@plt+0x13370>
  400b74:	ldr	x17, [x16, #64]
  400b78:	add	x16, x16, #0x40
  400b7c:	br	x17

0000000000400b80 <open@plt>:
  400b80:	adrp	x16, 414000 <ferror@plt+0x13370>
  400b84:	ldr	x17, [x16, #72]
  400b88:	add	x16, x16, #0x48
  400b8c:	br	x17

0000000000400b90 <__strcpy_chk@plt>:
  400b90:	adrp	x16, 414000 <ferror@plt+0x13370>
  400b94:	ldr	x17, [x16, #80]
  400b98:	add	x16, x16, #0x50
  400b9c:	br	x17

0000000000400ba0 <strncmp@plt>:
  400ba0:	adrp	x16, 414000 <ferror@plt+0x13370>
  400ba4:	ldr	x17, [x16, #88]
  400ba8:	add	x16, x16, #0x58
  400bac:	br	x17

0000000000400bb0 <__libc_start_main@plt>:
  400bb0:	adrp	x16, 414000 <ferror@plt+0x13370>
  400bb4:	ldr	x17, [x16, #96]
  400bb8:	add	x16, x16, #0x60
  400bbc:	br	x17

0000000000400bc0 <fdopen@plt>:
  400bc0:	adrp	x16, 414000 <ferror@plt+0x13370>
  400bc4:	ldr	x17, [x16, #104]
  400bc8:	add	x16, x16, #0x68
  400bcc:	br	x17

0000000000400bd0 <__ctype_toupper_loc@plt>:
  400bd0:	adrp	x16, 414000 <ferror@plt+0x13370>
  400bd4:	ldr	x17, [x16, #112]
  400bd8:	add	x16, x16, #0x70
  400bdc:	br	x17

0000000000400be0 <rewind@plt>:
  400be0:	adrp	x16, 414000 <ferror@plt+0x13370>
  400be4:	ldr	x17, [x16, #120]
  400be8:	add	x16, x16, #0x78
  400bec:	br	x17

0000000000400bf0 <getc@plt>:
  400bf0:	adrp	x16, 414000 <ferror@plt+0x13370>
  400bf4:	ldr	x17, [x16, #128]
  400bf8:	add	x16, x16, #0x80
  400bfc:	br	x17

0000000000400c00 <__gmon_start__@plt>:
  400c00:	adrp	x16, 414000 <ferror@plt+0x13370>
  400c04:	ldr	x17, [x16, #136]
  400c08:	add	x16, x16, #0x88
  400c0c:	br	x17

0000000000400c10 <fseek@plt>:
  400c10:	adrp	x16, 414000 <ferror@plt+0x13370>
  400c14:	ldr	x17, [x16, #144]
  400c18:	add	x16, x16, #0x90
  400c1c:	br	x17

0000000000400c20 <abort@plt>:
  400c20:	adrp	x16, 414000 <ferror@plt+0x13370>
  400c24:	ldr	x17, [x16, #152]
  400c28:	add	x16, x16, #0x98
  400c2c:	br	x17

0000000000400c30 <strcmp@plt>:
  400c30:	adrp	x16, 414000 <ferror@plt+0x13370>
  400c34:	ldr	x17, [x16, #160]
  400c38:	add	x16, x16, #0xa0
  400c3c:	br	x17

0000000000400c40 <__ctype_b_loc@plt>:
  400c40:	adrp	x16, 414000 <ferror@plt+0x13370>
  400c44:	ldr	x17, [x16, #168]
  400c48:	add	x16, x16, #0xa8
  400c4c:	br	x17

0000000000400c50 <strtol@plt>:
  400c50:	adrp	x16, 414000 <ferror@plt+0x13370>
  400c54:	ldr	x17, [x16, #176]
  400c58:	add	x16, x16, #0xb0
  400c5c:	br	x17

0000000000400c60 <fwrite@plt>:
  400c60:	adrp	x16, 414000 <ferror@plt+0x13370>
  400c64:	ldr	x17, [x16, #184]
  400c68:	add	x16, x16, #0xb8
  400c6c:	br	x17

0000000000400c70 <fflush@plt>:
  400c70:	adrp	x16, 414000 <ferror@plt+0x13370>
  400c74:	ldr	x17, [x16, #192]
  400c78:	add	x16, x16, #0xc0
  400c7c:	br	x17

0000000000400c80 <fprintf@plt>:
  400c80:	adrp	x16, 414000 <ferror@plt+0x13370>
  400c84:	ldr	x17, [x16, #200]
  400c88:	add	x16, x16, #0xc8
  400c8c:	br	x17

0000000000400c90 <ferror@plt>:
  400c90:	adrp	x16, 414000 <ferror@plt+0x13370>
  400c94:	ldr	x17, [x16, #208]
  400c98:	add	x16, x16, #0xd0
  400c9c:	br	x17

Disassembly of section .text:

0000000000400ca0 <.text>:
  400ca0:	mov	x29, #0x0                   	// #0
  400ca4:	mov	x30, #0x0                   	// #0
  400ca8:	mov	x5, x0
  400cac:	ldr	x1, [sp]
  400cb0:	add	x2, sp, #0x8
  400cb4:	mov	x6, sp
  400cb8:	movz	x0, #0x0, lsl #48
  400cbc:	movk	x0, #0x0, lsl #32
  400cc0:	movk	x0, #0x40, lsl #16
  400cc4:	movk	x0, #0x1188
  400cc8:	movz	x3, #0x0, lsl #48
  400ccc:	movk	x3, #0x0, lsl #32
  400cd0:	movk	x3, #0x40, lsl #16
  400cd4:	movk	x3, #0x2640
  400cd8:	movz	x4, #0x0, lsl #48
  400cdc:	movk	x4, #0x0, lsl #32
  400ce0:	movk	x4, #0x40, lsl #16
  400ce4:	movk	x4, #0x26c0
  400ce8:	bl	400bb0 <__libc_start_main@plt>
  400cec:	bl	400c20 <abort@plt>
  400cf0:	adrp	x0, 413000 <ferror@plt+0x12370>
  400cf4:	ldr	x0, [x0, #4064]
  400cf8:	cbz	x0, 400d00 <ferror@plt+0x70>
  400cfc:	b	400c00 <__gmon_start__@plt>
  400d00:	ret
  400d04:	adrp	x0, 414000 <ferror@plt+0x13370>
  400d08:	add	x0, x0, #0x140
  400d0c:	adrp	x1, 414000 <ferror@plt+0x13370>
  400d10:	add	x1, x1, #0x140
  400d14:	cmp	x0, x1
  400d18:	b.eq	400d4c <ferror@plt+0xbc>  // b.none
  400d1c:	stp	x29, x30, [sp, #-32]!
  400d20:	mov	x29, sp
  400d24:	adrp	x0, 402000 <ferror@plt+0x1370>
  400d28:	ldr	x0, [x0, #1760]
  400d2c:	str	x0, [sp, #24]
  400d30:	mov	x1, x0
  400d34:	cbz	x1, 400d44 <ferror@plt+0xb4>
  400d38:	adrp	x0, 414000 <ferror@plt+0x13370>
  400d3c:	add	x0, x0, #0x140
  400d40:	blr	x1
  400d44:	ldp	x29, x30, [sp], #32
  400d48:	ret
  400d4c:	ret
  400d50:	adrp	x0, 414000 <ferror@plt+0x13370>
  400d54:	add	x0, x0, #0x140
  400d58:	adrp	x1, 414000 <ferror@plt+0x13370>
  400d5c:	add	x1, x1, #0x140
  400d60:	sub	x0, x0, x1
  400d64:	lsr	x1, x0, #63
  400d68:	add	x0, x1, x0, asr #3
  400d6c:	cmp	xzr, x0, asr #1
  400d70:	b.eq	400da8 <ferror@plt+0x118>  // b.none
  400d74:	stp	x29, x30, [sp, #-32]!
  400d78:	mov	x29, sp
  400d7c:	asr	x1, x0, #1
  400d80:	adrp	x0, 402000 <ferror@plt+0x1370>
  400d84:	ldr	x0, [x0, #1768]
  400d88:	str	x0, [sp, #24]
  400d8c:	mov	x2, x0
  400d90:	cbz	x2, 400da0 <ferror@plt+0x110>
  400d94:	adrp	x0, 414000 <ferror@plt+0x13370>
  400d98:	add	x0, x0, #0x140
  400d9c:	blr	x2
  400da0:	ldp	x29, x30, [sp], #32
  400da4:	ret
  400da8:	ret
  400dac:	adrp	x0, 414000 <ferror@plt+0x13370>
  400db0:	ldrb	w0, [x0, #344]
  400db4:	cbnz	w0, 400dd8 <ferror@plt+0x148>
  400db8:	stp	x29, x30, [sp, #-16]!
  400dbc:	mov	x29, sp
  400dc0:	bl	400d04 <ferror@plt+0x74>
  400dc4:	adrp	x0, 414000 <ferror@plt+0x13370>
  400dc8:	mov	w1, #0x1                   	// #1
  400dcc:	strb	w1, [x0, #344]
  400dd0:	ldp	x29, x30, [sp], #16
  400dd4:	ret
  400dd8:	ret
  400ddc:	stp	x29, x30, [sp, #-16]!
  400de0:	mov	x29, sp
  400de4:	bl	400d50 <ferror@plt+0xc0>
  400de8:	ldp	x29, x30, [sp], #16
  400dec:	ret
  400df0:	stp	x29, x30, [sp, #-32]!
  400df4:	mov	x29, sp
  400df8:	str	x19, [sp, #16]
  400dfc:	mov	w19, w0
  400e00:	adrp	x0, 414000 <ferror@plt+0x13370>
  400e04:	ldr	x2, [x0, #352]
  400e08:	adrp	x1, 402000 <ferror@plt+0x1370>
  400e0c:	add	x1, x1, #0x6f0
  400e10:	adrp	x0, 414000 <ferror@plt+0x13370>
  400e14:	ldr	x0, [x0, #320]
  400e18:	bl	400c80 <fprintf@plt>
  400e1c:	mov	x0, #0x0                   	// #0
  400e20:	bl	400b30 <perror@plt>
  400e24:	mov	w0, w19
  400e28:	bl	400b20 <exit@plt>
  400e2c:	stp	x29, x30, [sp, #-48]!
  400e30:	mov	x29, sp
  400e34:	stp	x19, x20, [sp, #16]
  400e38:	str	x21, [sp, #32]
  400e3c:	adrp	x20, 414000 <ferror@plt+0x13370>
  400e40:	add	x21, x20, #0x160
  400e44:	adrp	x19, 414000 <ferror@plt+0x13370>
  400e48:	ldr	x2, [x20, #352]
  400e4c:	adrp	x1, 402000 <ferror@plt+0x1370>
  400e50:	add	x1, x1, #0x6f8
  400e54:	ldr	x0, [x19, #320]
  400e58:	bl	400c80 <fprintf@plt>
  400e5c:	ldr	x2, [x20, #352]
  400e60:	adrp	x1, 402000 <ferror@plt+0x1370>
  400e64:	add	x1, x1, #0x728
  400e68:	ldr	x0, [x19, #320]
  400e6c:	bl	400c80 <fprintf@plt>
  400e70:	ldr	x3, [x19, #320]
  400e74:	mov	x2, #0x9                   	// #9
  400e78:	mov	x1, #0x1                   	// #1
  400e7c:	adrp	x0, 402000 <ferror@plt+0x1370>
  400e80:	add	x0, x0, #0x770
  400e84:	bl	400c60 <fwrite@plt>
  400e88:	ldr	x3, [x19, #320]
  400e8c:	mov	x2, #0x4f                  	// #79
  400e90:	mov	x1, #0x1                   	// #1
  400e94:	adrp	x0, 402000 <ferror@plt+0x1370>
  400e98:	add	x0, x0, #0x780
  400e9c:	bl	400c60 <fwrite@plt>
  400ea0:	ldr	x3, [x19, #320]
  400ea4:	mov	x2, #0x4e                  	// #78
  400ea8:	mov	x1, #0x1                   	// #1
  400eac:	adrp	x0, 402000 <ferror@plt+0x1370>
  400eb0:	add	x0, x0, #0x7d0
  400eb4:	bl	400c60 <fwrite@plt>
  400eb8:	ldr	x3, [x19, #320]
  400ebc:	mov	x2, #0x48                  	// #72
  400ec0:	mov	x1, #0x1                   	// #1
  400ec4:	adrp	x0, 402000 <ferror@plt+0x1370>
  400ec8:	add	x0, x0, #0x820
  400ecc:	bl	400c60 <fwrite@plt>
  400ed0:	ldr	x3, [x19, #320]
  400ed4:	mov	x2, #0x4d                  	// #77
  400ed8:	mov	x1, #0x1                   	// #1
  400edc:	adrp	x0, 402000 <ferror@plt+0x1370>
  400ee0:	add	x0, x0, #0x870
  400ee4:	bl	400c60 <fwrite@plt>
  400ee8:	ldr	x3, [x19, #320]
  400eec:	mov	x2, #0x3a                  	// #58
  400ef0:	mov	x1, #0x1                   	// #1
  400ef4:	adrp	x0, 402000 <ferror@plt+0x1370>
  400ef8:	add	x0, x0, #0x8c0
  400efc:	bl	400c60 <fwrite@plt>
  400f00:	ldr	x3, [x19, #320]
  400f04:	mov	x2, #0x42                  	// #66
  400f08:	mov	x1, #0x1                   	// #1
  400f0c:	adrp	x0, 402000 <ferror@plt+0x1370>
  400f10:	add	x0, x0, #0x900
  400f14:	bl	400c60 <fwrite@plt>
  400f18:	ldr	x3, [x19, #320]
  400f1c:	mov	x2, #0x50                  	// #80
  400f20:	mov	x1, #0x1                   	// #1
  400f24:	adrp	x0, 402000 <ferror@plt+0x1370>
  400f28:	add	x0, x0, #0x948
  400f2c:	bl	400c60 <fwrite@plt>
  400f30:	ldr	x3, [x19, #320]
  400f34:	mov	x2, #0x24                  	// #36
  400f38:	mov	x1, #0x1                   	// #1
  400f3c:	adrp	x0, 402000 <ferror@plt+0x1370>
  400f40:	add	x0, x0, #0x9a0
  400f44:	bl	400c60 <fwrite@plt>
  400f48:	ldr	x3, [x19, #320]
  400f4c:	mov	x2, #0x30                  	// #48
  400f50:	mov	x1, #0x1                   	// #1
  400f54:	adrp	x0, 402000 <ferror@plt+0x1370>
  400f58:	add	x0, x0, #0x9c8
  400f5c:	bl	400c60 <fwrite@plt>
  400f60:	ldr	x3, [x19, #320]
  400f64:	mov	x2, #0x29                  	// #41
  400f68:	mov	x1, #0x1                   	// #1
  400f6c:	adrp	x0, 402000 <ferror@plt+0x1370>
  400f70:	add	x0, x0, #0xa00
  400f74:	bl	400c60 <fwrite@plt>
  400f78:	ldr	x3, [x19, #320]
  400f7c:	mov	x2, #0x3a                  	// #58
  400f80:	mov	x1, #0x1                   	// #1
  400f84:	adrp	x0, 402000 <ferror@plt+0x1370>
  400f88:	add	x0, x0, #0xa30
  400f8c:	bl	400c60 <fwrite@plt>
  400f90:	ldr	x3, [x19, #320]
  400f94:	mov	x2, #0x3a                  	// #58
  400f98:	mov	x1, #0x1                   	// #1
  400f9c:	adrp	x0, 402000 <ferror@plt+0x1370>
  400fa0:	add	x0, x0, #0xa70
  400fa4:	bl	400c60 <fwrite@plt>
  400fa8:	ldr	x3, [x19, #320]
  400fac:	mov	x2, #0x4b                  	// #75
  400fb0:	mov	x1, #0x1                   	// #1
  400fb4:	adrp	x0, 402000 <ferror@plt+0x1370>
  400fb8:	add	x0, x0, #0xab0
  400fbc:	bl	400c60 <fwrite@plt>
  400fc0:	ldr	x3, [x19, #320]
  400fc4:	mov	x2, #0x4c                  	// #76
  400fc8:	mov	x1, #0x1                   	// #1
  400fcc:	adrp	x0, 402000 <ferror@plt+0x1370>
  400fd0:	add	x0, x0, #0xb00
  400fd4:	bl	400c60 <fwrite@plt>
  400fd8:	adrp	x3, 402000 <ferror@plt+0x1370>
  400fdc:	add	x3, x3, #0xb50
  400fe0:	adrp	x2, 402000 <ferror@plt+0x1370>
  400fe4:	add	x2, x2, #0xb60
  400fe8:	adrp	x1, 402000 <ferror@plt+0x1370>
  400fec:	add	x1, x1, #0xb68
  400ff0:	ldr	x0, [x19, #320]
  400ff4:	bl	400c80 <fprintf@plt>
  400ff8:	ldr	x3, [x19, #320]
  400ffc:	mov	x2, #0x2c                  	// #44
  401000:	mov	x1, #0x1                   	// #1
  401004:	adrp	x0, 402000 <ferror@plt+0x1370>
  401008:	add	x0, x0, #0xba8
  40100c:	bl	400c60 <fwrite@plt>
  401010:	add	x3, x21, #0x8
  401014:	adrp	x2, 414000 <ferror@plt+0x13370>
  401018:	add	x2, x2, #0xe8
  40101c:	adrp	x1, 402000 <ferror@plt+0x1370>
  401020:	add	x1, x1, #0xbd8
  401024:	ldr	x0, [x19, #320]
  401028:	bl	400c80 <fprintf@plt>
  40102c:	mov	w0, #0x1                   	// #1
  401030:	bl	400b20 <exit@plt>
  401034:	stp	x29, x30, [sp, #-48]!
  401038:	mov	x29, sp
  40103c:	stp	x19, x20, [sp, #16]
  401040:	str	x21, [sp, #32]
  401044:	mov	x21, x0
  401048:	mov	x20, x1
  40104c:	cbnz	w2, 401104 <ferror@plt+0x474>
  401050:	adrp	x0, 414000 <ferror@plt+0x13370>
  401054:	ldr	w19, [x0, #364]
  401058:	cmp	w19, #0x1
  40105c:	b.eq	401088 <ferror@plt+0x3f8>  // b.none
  401060:	add	w1, w19, #0x1
  401064:	adrp	x0, 414000 <ferror@plt+0x13370>
  401068:	str	w1, [x0, #364]
  40106c:	cbnz	w19, 40115c <ferror@plt+0x4cc>
  401070:	mov	x1, x21
  401074:	mov	x0, x20
  401078:	bl	400b00 <fputs@plt>
  40107c:	cmn	w0, #0x1
  401080:	b.ne	40115c <ferror@plt+0x4cc>  // b.any
  401084:	b	401180 <ferror@plt+0x4f0>
  401088:	adrp	x21, 414000 <ferror@plt+0x13370>
  40108c:	add	x21, x21, #0x160
  401090:	mov	x2, #0xa16                 	// #2582
  401094:	add	x0, x21, #0x10
  401098:	bl	400b90 <__strcpy_chk@plt>
  40109c:	add	w19, w19, #0x1
  4010a0:	str	w19, [x21, #12]
  4010a4:	b	40115c <ferror@plt+0x4cc>
  4010a8:	adrp	x0, 414000 <ferror@plt+0x13370>
  4010ac:	add	x0, x0, #0x160
  4010b0:	ldr	w1, [x0, #12]
  4010b4:	sub	w1, w1, #0x1
  4010b8:	str	w1, [x0, #12]
  4010bc:	b	40110c <ferror@plt+0x47c>
  4010c0:	mov	x1, x21
  4010c4:	adrp	x0, 414000 <ferror@plt+0x13370>
  4010c8:	add	x0, x0, #0x160
  4010cc:	add	x0, x0, #0x10
  4010d0:	bl	400b00 <fputs@plt>
  4010d4:	cmn	w0, #0x1
  4010d8:	b.ne	40111c <ferror@plt+0x48c>  // b.any
  4010dc:	mov	w0, #0x3                   	// #3
  4010e0:	bl	400df0 <ferror@plt+0x160>
  4010e4:	mov	x1, x21
  4010e8:	adrp	x0, 402000 <ferror@plt+0x1370>
  4010ec:	add	x0, x0, #0xc00
  4010f0:	bl	400b00 <fputs@plt>
  4010f4:	cmn	w0, #0x1
  4010f8:	b.ne	40112c <ferror@plt+0x49c>  // b.any
  4010fc:	mov	w0, #0x3                   	// #3
  401100:	bl	400df0 <ferror@plt+0x160>
  401104:	mov	w19, w2
  401108:	tbnz	w2, #31, 4010a8 <ferror@plt+0x418>
  40110c:	adrp	x0, 414000 <ferror@plt+0x13370>
  401110:	ldr	w0, [x0, #364]
  401114:	cmp	w0, #0x2
  401118:	b.eq	4010c0 <ferror@plt+0x430>  // b.none
  40111c:	adrp	x0, 414000 <ferror@plt+0x13370>
  401120:	ldr	w0, [x0, #364]
  401124:	cmp	w0, #0x2
  401128:	b.gt	4010e4 <ferror@plt+0x454>
  40112c:	tbz	w19, #31, 40116c <ferror@plt+0x4dc>
  401130:	adrp	x0, 414000 <ferror@plt+0x13370>
  401134:	ldr	w0, [x0, #364]
  401138:	cmp	w0, #0x0
  40113c:	b.le	401154 <ferror@plt+0x4c4>
  401140:	mov	x1, x21
  401144:	mov	x0, x20
  401148:	bl	400b00 <fputs@plt>
  40114c:	cmn	w0, #0x1
  401150:	b.eq	401180 <ferror@plt+0x4f0>  // b.none
  401154:	adrp	x0, 414000 <ferror@plt+0x13370>
  401158:	str	wzr, [x0, #364]
  40115c:	ldp	x19, x20, [sp, #16]
  401160:	ldr	x21, [sp, #32]
  401164:	ldp	x29, x30, [sp], #48
  401168:	ret
  40116c:	mov	x1, x21
  401170:	mov	x0, x20
  401174:	bl	400b00 <fputs@plt>
  401178:	cmn	w0, #0x1
  40117c:	b.ne	401154 <ferror@plt+0x4c4>  // b.any
  401180:	mov	w0, #0x3                   	// #3
  401184:	bl	400df0 <ferror@plt+0x160>
  401188:	stp	x29, x30, [sp, #-176]!
  40118c:	mov	x29, sp
  401190:	stp	x19, x20, [sp, #16]
  401194:	stp	x21, x22, [sp, #32]
  401198:	stp	x23, x24, [sp, #48]
  40119c:	stp	x25, x26, [sp, #64]
  4011a0:	stp	x27, x28, [sp, #80]
  4011a4:	mov	w22, w0
  4011a8:	mov	x20, x1
  4011ac:	ldr	x0, [x1]
  4011b0:	adrp	x1, 414000 <ferror@plt+0x13370>
  4011b4:	str	x0, [x1, #352]
  4011b8:	ldrb	w1, [x0]
  4011bc:	cbz	w1, 4011f0 <ferror@plt+0x560>
  4011c0:	mov	x3, x0
  4011c4:	mov	w2, #0x0                   	// #0
  4011c8:	mov	w4, #0x1                   	// #1
  4011cc:	add	x0, x0, #0x1
  4011d0:	cmp	w1, #0x2f
  4011d4:	csel	x3, x3, x0, ne  // ne = any
  4011d8:	csel	w2, w2, w4, ne  // ne = any
  4011dc:	ldrb	w1, [x0]
  4011e0:	cbnz	w1, 4011cc <ferror@plt+0x53c>
  4011e4:	cbz	w2, 4011f0 <ferror@plt+0x560>
  4011e8:	adrp	x0, 414000 <ferror@plt+0x13370>
  4011ec:	str	x3, [x0, #352]
  4011f0:	cmp	w22, #0x1
  4011f4:	b.le	40183c <ferror@plt+0xbac>
  4011f8:	str	xzr, [sp, #152]
  4011fc:	str	xzr, [sp, #120]
  401200:	mov	x23, #0xffffffffffffffff    	// #-1
  401204:	mov	w28, w23
  401208:	str	wzr, [sp, #148]
  40120c:	str	wzr, [sp, #140]
  401210:	mov	w24, #0x0                   	// #0
  401214:	mov	w21, #0x0                   	// #0
  401218:	mov	w27, #0x0                   	// #0
  40121c:	str	wzr, [sp, #128]
  401220:	str	wzr, [sp, #144]
  401224:	mov	w0, #0x1                   	// #1
  401228:	str	w0, [sp, #160]
  40122c:	adrp	x26, 402000 <ferror@plt+0x1370>
  401230:	add	x26, x26, #0xc48
  401234:	mov	x25, #0x2                   	// #2
  401238:	adrp	x0, 414000 <ferror@plt+0x13370>
  40123c:	add	x0, x0, #0xe8
  401240:	str	x0, [sp, #104]
  401244:	add	x0, x0, #0x40
  401248:	str	x0, [sp, #112]
  40124c:	b	401790 <ferror@plt+0xb00>
  401250:	mov	x2, x25
  401254:	adrp	x1, 402000 <ferror@plt+0x1370>
  401258:	add	x1, x1, #0xc58
  40125c:	mov	x0, x19
  401260:	bl	400ba0 <strncmp@plt>
  401264:	cbz	w0, 40177c <ferror@plt+0xaec>
  401268:	mov	x2, x25
  40126c:	adrp	x1, 402000 <ferror@plt+0x1370>
  401270:	add	x1, x1, #0xc60
  401274:	mov	x0, x19
  401278:	bl	400ba0 <strncmp@plt>
  40127c:	cbz	w0, 4017e0 <ferror@plt+0xb50>
  401280:	mov	x2, x25
  401284:	adrp	x1, 402000 <ferror@plt+0x1370>
  401288:	add	x1, x1, #0xc68
  40128c:	mov	x0, x19
  401290:	bl	400ba0 <strncmp@plt>
  401294:	cbnz	w0, 4012a8 <ferror@plt+0x618>
  401298:	ldr	x0, [sp, #104]
  40129c:	ldr	x1, [sp, #112]
  4012a0:	str	x1, [x0, #40]
  4012a4:	b	401780 <ferror@plt+0xaf0>
  4012a8:	mov	x2, x25
  4012ac:	adrp	x1, 402000 <ferror@plt+0x1370>
  4012b0:	add	x1, x1, #0xc70
  4012b4:	mov	x0, x19
  4012b8:	bl	400ba0 <strncmp@plt>
  4012bc:	cbz	w0, 4017e8 <ferror@plt+0xb58>
  4012c0:	mov	x2, x25
  4012c4:	adrp	x1, 402000 <ferror@plt+0x1370>
  4012c8:	add	x1, x1, #0xc78
  4012cc:	mov	x0, x19
  4012d0:	bl	400ba0 <strncmp@plt>
  4012d4:	cbz	w0, 4017f0 <ferror@plt+0xb60>
  4012d8:	mov	x2, x25
  4012dc:	adrp	x1, 402000 <ferror@plt+0x1370>
  4012e0:	add	x1, x1, #0xc80
  4012e4:	mov	x0, x19
  4012e8:	bl	400ba0 <strncmp@plt>
  4012ec:	cbz	w0, 4017f8 <ferror@plt+0xb68>
  4012f0:	mov	x2, x25
  4012f4:	adrp	x1, 402000 <ferror@plt+0x1370>
  4012f8:	add	x1, x1, #0xc88
  4012fc:	mov	x0, x19
  401300:	bl	400ba0 <strncmp@plt>
  401304:	cbnz	w0, 401318 <ferror@plt+0x688>
  401308:	ldr	w0, [sp, #128]
  40130c:	add	w0, w0, #0x1
  401310:	str	w0, [sp, #128]
  401314:	b	401780 <ferror@plt+0xaf0>
  401318:	mov	x2, x25
  40131c:	adrp	x1, 402000 <ferror@plt+0x1370>
  401320:	add	x1, x1, #0xc90
  401324:	mov	x0, x19
  401328:	bl	400ba0 <strncmp@plt>
  40132c:	cbnz	w0, 401340 <ferror@plt+0x6b0>
  401330:	ldr	w0, [sp, #148]
  401334:	add	w0, w0, #0x1
  401338:	str	w0, [sp, #148]
  40133c:	b	401780 <ferror@plt+0xaf0>
  401340:	mov	x2, x25
  401344:	adrp	x1, 402000 <ferror@plt+0x1370>
  401348:	add	x1, x1, #0xc98
  40134c:	mov	x0, x19
  401350:	bl	400ba0 <strncmp@plt>
  401354:	cbz	w0, 4013d0 <ferror@plt+0x740>
  401358:	mov	x2, x25
  40135c:	adrp	x1, 402000 <ferror@plt+0x1370>
  401360:	add	x1, x1, #0xca8
  401364:	mov	x0, x19
  401368:	bl	400ba0 <strncmp@plt>
  40136c:	cbnz	w0, 40141c <ferror@plt+0x78c>
  401370:	ldrb	w0, [x19, #2]
  401374:	cbz	w0, 4013ac <ferror@plt+0x71c>
  401378:	add	x19, x19, #0x2
  40137c:	mov	x2, #0x9                   	// #9
  401380:	mov	x1, x19
  401384:	adrp	x0, 402000 <ferror@plt+0x1370>
  401388:	add	x0, x0, #0xcb0
  40138c:	bl	400ba0 <strncmp@plt>
  401390:	cbz	w0, 401804 <ferror@plt+0xb74>
  401394:	mov	x2, #0x3                   	// #3
  401398:	mov	x1, x19
  40139c:	adrp	x0, 402000 <ferror@plt+0x1370>
  4013a0:	add	x0, x0, #0xcc0
  4013a4:	bl	400ba0 <strncmp@plt>
  4013a8:	cbnz	w0, 401400 <ferror@plt+0x770>
  4013ac:	ldr	x0, [x20, #16]
  4013b0:	cbz	x0, 401418 <ferror@plt+0x788>
  4013b4:	mov	w2, #0x0                   	// #0
  4013b8:	mov	x1, #0x0                   	// #0
  4013bc:	bl	400c50 <strtol@plt>
  4013c0:	mov	w27, w0
  4013c4:	add	x20, x20, #0x8
  4013c8:	sub	w22, w22, #0x1
  4013cc:	b	401780 <ferror@plt+0xaf0>
  4013d0:	adrp	x3, 414000 <ferror@plt+0x13370>
  4013d4:	add	x3, x3, #0x160
  4013d8:	add	x3, x3, #0x8
  4013dc:	adrp	x2, 414000 <ferror@plt+0x13370>
  4013e0:	add	x2, x2, #0xe8
  4013e4:	adrp	x1, 402000 <ferror@plt+0x1370>
  4013e8:	add	x1, x1, #0xca0
  4013ec:	adrp	x0, 414000 <ferror@plt+0x13370>
  4013f0:	ldr	x0, [x0, #320]
  4013f4:	bl	400c80 <fprintf@plt>
  4013f8:	mov	w0, #0x0                   	// #0
  4013fc:	bl	400b20 <exit@plt>
  401400:	mov	w2, #0x0                   	// #0
  401404:	mov	x1, #0x0                   	// #0
  401408:	mov	x0, x19
  40140c:	bl	400c50 <strtol@plt>
  401410:	mov	w27, w0
  401414:	b	401780 <ferror@plt+0xaf0>
  401418:	bl	400e2c <ferror@plt+0x19c>
  40141c:	mov	x2, x25
  401420:	adrp	x1, 402000 <ferror@plt+0x1370>
  401424:	add	x1, x1, #0xcc8
  401428:	mov	x0, x19
  40142c:	bl	400ba0 <strncmp@plt>
  401430:	cbnz	w0, 401498 <ferror@plt+0x808>
  401434:	ldrb	w0, [x19, #2]
  401438:	cbz	w0, 401458 <ferror@plt+0x7c8>
  40143c:	add	x19, x19, #0x2
  401440:	mov	x2, #0x4                   	// #4
  401444:	mov	x1, x19
  401448:	adrp	x0, 402000 <ferror@plt+0x1370>
  40144c:	add	x0, x0, #0xcd0
  401450:	bl	400ba0 <strncmp@plt>
  401454:	cbnz	w0, 40147c <ferror@plt+0x7ec>
  401458:	ldr	x0, [x20, #16]
  40145c:	cbz	x0, 401494 <ferror@plt+0x804>
  401460:	mov	w2, #0x0                   	// #0
  401464:	mov	x1, #0x0                   	// #0
  401468:	bl	400c50 <strtol@plt>
  40146c:	mov	w28, w0
  401470:	add	x20, x20, #0x8
  401474:	sub	w22, w22, #0x1
  401478:	b	401780 <ferror@plt+0xaf0>
  40147c:	mov	w2, #0x0                   	// #0
  401480:	mov	x1, #0x0                   	// #0
  401484:	mov	x0, x19
  401488:	bl	400c50 <strtol@plt>
  40148c:	mov	w28, w0
  401490:	b	401780 <ferror@plt+0xaf0>
  401494:	bl	400e2c <ferror@plt+0x19c>
  401498:	mov	x2, x25
  40149c:	adrp	x1, 402000 <ferror@plt+0x1370>
  4014a0:	add	x1, x1, #0xcd8
  4014a4:	mov	x0, x19
  4014a8:	bl	400ba0 <strncmp@plt>
  4014ac:	cbnz	w0, 401550 <ferror@plt+0x8c0>
  4014b0:	ldrb	w0, [x19, #2]
  4014b4:	cbz	w0, 4014d4 <ferror@plt+0x844>
  4014b8:	add	x19, x19, #0x2
  4014bc:	mov	x2, #0x5                   	// #5
  4014c0:	mov	x1, x19
  4014c4:	adrp	x0, 402000 <ferror@plt+0x1370>
  4014c8:	add	x0, x0, #0xce0
  4014cc:	bl	400ba0 <strncmp@plt>
  4014d0:	cbnz	w0, 401514 <ferror@plt+0x884>
  4014d4:	ldr	x3, [x20, #16]
  4014d8:	cbz	x3, 40152c <ferror@plt+0x89c>
  4014dc:	ldrb	w0, [x3]
  4014e0:	cmp	w0, #0x2b
  4014e4:	cset	x1, eq  // eq = none
  4014e8:	cinc	x0, x3, eq  // eq = none
  4014ec:	ldrb	w2, [x3, x1]
  4014f0:	cmp	w2, #0x2d
  4014f4:	b.eq	401530 <ferror@plt+0x8a0>  // b.none
  4014f8:	mov	w2, #0x0                   	// #0
  4014fc:	mov	x1, #0x0                   	// #0
  401500:	bl	400af0 <strtoul@plt>
  401504:	str	x0, [sp, #152]
  401508:	add	x20, x20, #0x8
  40150c:	sub	w22, w22, #0x1
  401510:	b	401780 <ferror@plt+0xaf0>
  401514:	mov	w2, #0x0                   	// #0
  401518:	mov	x1, #0x0                   	// #0
  40151c:	mov	x0, x19
  401520:	bl	400af0 <strtoul@plt>
  401524:	str	x0, [sp, #152]
  401528:	b	401780 <ferror@plt+0xaf0>
  40152c:	bl	400e2c <ferror@plt+0x19c>
  401530:	add	x0, x1, #0x1
  401534:	mov	w2, #0x0                   	// #0
  401538:	mov	x1, #0x0                   	// #0
  40153c:	add	x0, x3, x0
  401540:	bl	400af0 <strtoul@plt>
  401544:	neg	x0, x0
  401548:	str	x0, [sp, #152]
  40154c:	b	401508 <ferror@plt+0x878>
  401550:	mov	x2, x25
  401554:	adrp	x1, 402000 <ferror@plt+0x1370>
  401558:	add	x1, x1, #0xce8
  40155c:	mov	x0, x19
  401560:	bl	400ba0 <strncmp@plt>
  401564:	cbnz	w0, 401644 <ferror@plt+0x9b4>
  401568:	ldrb	w0, [x19, #2]
  40156c:	str	w0, [sp, #136]
  401570:	cbz	w0, 4015f0 <ferror@plt+0x960>
  401574:	add	x1, x19, #0x2
  401578:	mov	x2, #0x3                   	// #3
  40157c:	str	x1, [sp, #120]
  401580:	adrp	x0, 402000 <ferror@plt+0x1370>
  401584:	add	x0, x0, #0xcf0
  401588:	bl	400ba0 <strncmp@plt>
  40158c:	cbz	w0, 4015f0 <ferror@plt+0x960>
  401590:	mov	x2, #0x3                   	// #3
  401594:	ldr	x1, [sp, #120]
  401598:	adrp	x0, 402000 <ferror@plt+0x1370>
  40159c:	add	x0, x0, #0xcf8
  4015a0:	bl	400ba0 <strncmp@plt>
  4015a4:	cbz	w0, 4015f0 <ferror@plt+0x960>
  4015a8:	ldr	w0, [sp, #136]
  4015ac:	cmp	w0, #0x2b
  4015b0:	cset	w1, eq  // eq = none
  4015b4:	str	w1, [sp, #160]
  4015b8:	add	w0, w1, #0x2
  4015bc:	ldrb	w0, [x19, w0, sxtw]
  4015c0:	cmp	w0, #0x2d
  4015c4:	cset	w0, eq  // eq = none
  4015c8:	str	w0, [sp, #144]
  4015cc:	and	x0, x1, #0xff
  4015d0:	add	x0, x0, #0x2
  4015d4:	cinc	x0, x0, eq  // eq = none
  4015d8:	mov	w2, #0x0                   	// #0
  4015dc:	mov	x1, #0x0                   	// #0
  4015e0:	add	x0, x19, x0
  4015e4:	bl	400c50 <strtol@plt>
  4015e8:	str	x0, [sp, #120]
  4015ec:	b	401780 <ferror@plt+0xaf0>
  4015f0:	ldr	x3, [x20, #16]
  4015f4:	cbz	x3, 401640 <ferror@plt+0x9b0>
  4015f8:	ldrb	w0, [x3]
  4015fc:	cmp	w0, #0x2b
  401600:	cset	w0, eq  // eq = none
  401604:	str	w0, [sp, #160]
  401608:	cset	x1, eq  // eq = none
  40160c:	ldrb	w0, [x3, x1]
  401610:	cmp	w0, #0x2d
  401614:	cset	w0, eq  // eq = none
  401618:	str	w0, [sp, #144]
  40161c:	cinc	x0, x1, eq  // eq = none
  401620:	mov	w2, #0x0                   	// #0
  401624:	mov	x1, #0x0                   	// #0
  401628:	add	x0, x3, x0
  40162c:	bl	400c50 <strtol@plt>
  401630:	str	x0, [sp, #120]
  401634:	add	x20, x20, #0x8
  401638:	sub	w22, w22, #0x1
  40163c:	b	401780 <ferror@plt+0xaf0>
  401640:	bl	400e2c <ferror@plt+0x19c>
  401644:	mov	x2, x25
  401648:	adrp	x1, 402000 <ferror@plt+0x1370>
  40164c:	add	x1, x1, #0xd00
  401650:	mov	x0, x19
  401654:	bl	400ba0 <strncmp@plt>
  401658:	cbnz	w0, 4016c0 <ferror@plt+0xa30>
  40165c:	ldrb	w0, [x19, #2]
  401660:	cbz	w0, 401680 <ferror@plt+0x9f0>
  401664:	add	x19, x19, #0x2
  401668:	mov	x2, x25
  40166c:	mov	x1, x19
  401670:	adrp	x0, 402000 <ferror@plt+0x1370>
  401674:	add	x0, x0, #0xd08
  401678:	bl	400ba0 <strncmp@plt>
  40167c:	cbnz	w0, 4016a4 <ferror@plt+0xa14>
  401680:	ldr	x0, [x20, #16]
  401684:	cbz	x0, 4016bc <ferror@plt+0xa2c>
  401688:	mov	w2, #0x0                   	// #0
  40168c:	mov	x1, #0x0                   	// #0
  401690:	bl	400c50 <strtol@plt>
  401694:	mov	x23, x0
  401698:	add	x20, x20, #0x8
  40169c:	sub	w22, w22, #0x1
  4016a0:	b	401780 <ferror@plt+0xaf0>
  4016a4:	mov	w2, #0x0                   	// #0
  4016a8:	mov	x1, #0x0                   	// #0
  4016ac:	mov	x0, x19
  4016b0:	bl	400c50 <strtol@plt>
  4016b4:	mov	x23, x0
  4016b8:	b	401780 <ferror@plt+0xaf0>
  4016bc:	bl	400e2c <ferror@plt+0x19c>
  4016c0:	adrp	x1, 402000 <ferror@plt+0x1370>
  4016c4:	add	x1, x1, #0xc48
  4016c8:	mov	x0, x19
  4016cc:	bl	400c30 <strcmp@plt>
  4016d0:	cbnz	w0, 401764 <ferror@plt+0xad4>
  4016d4:	add	x20, x20, #0x8
  4016d8:	sub	w22, w22, #0x1
  4016dc:	cbz	w27, 401810 <ferror@plt+0xb80>
  4016e0:	tbnz	w28, #31, 40186c <ferror@plt+0xbdc>
  4016e4:	cmp	w27, #0x0
  4016e8:	b.le	4018a8 <ferror@plt+0xc18>
  4016ec:	cmp	w24, #0x0
  4016f0:	cset	w1, eq  // eq = none
  4016f4:	str	w1, [sp, #136]
  4016f8:	cmp	w24, #0x4
  4016fc:	cset	w0, eq  // eq = none
  401700:	str	w0, [sp, #112]
  401704:	sub	w0, w24, #0x3
  401708:	cmp	w0, #0x1
  40170c:	cset	w0, ls  // ls = plast
  401710:	orr	w0, w1, w0
  401714:	cbz	w0, 4018d0 <ferror@plt+0xc40>
  401718:	cmp	w27, #0x100
  40171c:	b.gt	4018a8 <ferror@plt+0xc18>
  401720:	cmp	w28, #0x0
  401724:	ccmp	w28, w27, #0x0, gt
  401728:	b.gt	4018d8 <ferror@plt+0xc48>
  40172c:	ldr	w0, [sp, #112]
  401730:	cbz	w0, 4018dc <ferror@plt+0xc4c>
  401734:	sub	w0, w28, #0x1
  401738:	tst	w0, w28
  40173c:	b.eq	4018dc <ferror@plt+0xc4c>  // b.none
  401740:	adrp	x0, 414000 <ferror@plt+0x13370>
  401744:	ldr	x2, [x0, #352]
  401748:	adrp	x1, 402000 <ferror@plt+0x1370>
  40174c:	add	x1, x1, #0xd40
  401750:	adrp	x0, 414000 <ferror@plt+0x13370>
  401754:	ldr	x0, [x0, #320]
  401758:	bl	400c80 <fprintf@plt>
  40175c:	mov	w0, #0x1                   	// #1
  401760:	bl	400b20 <exit@plt>
  401764:	ldrb	w0, [x19]
  401768:	cmp	w0, #0x2d
  40176c:	b.ne	4016dc <ferror@plt+0xa4c>  // b.any
  401770:	ldrb	w0, [x19, #1]
  401774:	cbz	w0, 4016dc <ferror@plt+0xa4c>
  401778:	bl	400e2c <ferror@plt+0x19c>
  40177c:	mov	w24, #0x3                   	// #3
  401780:	add	x20, x20, #0x8
  401784:	sub	w22, w22, #0x1
  401788:	cmp	w22, #0x1
  40178c:	b.le	4016dc <ferror@plt+0xa4c>
  401790:	ldr	x19, [x20, #8]
  401794:	mov	x2, x25
  401798:	mov	x1, x26
  40179c:	mov	x0, x19
  4017a0:	bl	400ba0 <strncmp@plt>
  4017a4:	mov	w1, #0x0                   	// #0
  4017a8:	cbnz	w0, 4017b8 <ferror@plt+0xb28>
  4017ac:	ldrb	w0, [x19, #2]
  4017b0:	cmp	w0, #0x0
  4017b4:	cset	w1, ne  // ne = any
  4017b8:	add	x19, x19, w1, sxtw
  4017bc:	mov	x2, x25
  4017c0:	adrp	x1, 402000 <ferror@plt+0x1370>
  4017c4:	add	x1, x1, #0xc50
  4017c8:	mov	x0, x19
  4017cc:	bl	400ba0 <strncmp@plt>
  4017d0:	cbnz	w0, 401250 <ferror@plt+0x5c0>
  4017d4:	mov	w0, #0x1                   	// #1
  4017d8:	sub	w21, w0, w21
  4017dc:	b	401780 <ferror@plt+0xaf0>
  4017e0:	mov	w24, #0x4                   	// #4
  4017e4:	b	401780 <ferror@plt+0xaf0>
  4017e8:	mov	w24, #0x1                   	// #1
  4017ec:	b	401780 <ferror@plt+0xaf0>
  4017f0:	mov	w24, #0x2                   	// #2
  4017f4:	b	401780 <ferror@plt+0xaf0>
  4017f8:	mov	w0, #0x1                   	// #1
  4017fc:	str	w0, [sp, #140]
  401800:	b	401780 <ferror@plt+0xaf0>
  401804:	mov	w0, #0x1                   	// #1
  401808:	str	w0, [sp, #140]
  40180c:	b	401780 <ferror@plt+0xaf0>
  401810:	cmp	w24, #0x2
  401814:	b.eq	402618 <ferror@plt+0x1988>  // b.none
  401818:	cmp	w24, #0x3
  40181c:	b.eq	401834 <ferror@plt+0xba4>  // b.none
  401820:	cmp	w24, #0x1
  401824:	b.eq	402634 <ferror@plt+0x19a4>  // b.none
  401828:	tbnz	w28, #31, 401888 <ferror@plt+0xbf8>
  40182c:	mov	w27, #0x10                  	// #16
  401830:	b	4016ec <ferror@plt+0xa5c>
  401834:	mov	w27, #0x6                   	// #6
  401838:	b	4016e0 <ferror@plt+0xa50>
  40183c:	str	xzr, [sp, #152]
  401840:	str	xzr, [sp, #120]
  401844:	mov	x23, #0xffffffffffffffff    	// #-1
  401848:	str	wzr, [sp, #148]
  40184c:	str	wzr, [sp, #140]
  401850:	mov	w24, #0x0                   	// #0
  401854:	mov	w21, #0x0                   	// #0
  401858:	str	wzr, [sp, #128]
  40185c:	str	wzr, [sp, #144]
  401860:	mov	w0, #0x1                   	// #1
  401864:	str	w0, [sp, #160]
  401868:	mov	w27, #0x10                  	// #16
  40186c:	cmp	w24, #0x3
  401870:	b.eq	4018a0 <ferror@plt+0xc10>  // b.none
  401874:	cmp	w24, #0x4
  401878:	b.eq	4025e8 <ferror@plt+0x1958>  // b.none
  40187c:	cbz	w24, 402610 <ferror@plt+0x1980>
  401880:	mov	w28, #0x0                   	// #0
  401884:	b	4016e4 <ferror@plt+0xa54>
  401888:	mov	w27, #0x10                  	// #16
  40188c:	b	401874 <ferror@plt+0xbe4>
  401890:	mov	w27, #0xc                   	// #12
  401894:	b	401880 <ferror@plt+0xbf0>
  401898:	mov	w27, #0x1e                  	// #30
  40189c:	b	401880 <ferror@plt+0xbf0>
  4018a0:	mov	w28, #0x1                   	// #1
  4018a4:	b	4016e4 <ferror@plt+0xa54>
  4018a8:	mov	w3, #0x100                 	// #256
  4018ac:	adrp	x0, 414000 <ferror@plt+0x13370>
  4018b0:	ldr	x2, [x0, #352]
  4018b4:	adrp	x1, 402000 <ferror@plt+0x1370>
  4018b8:	add	x1, x1, #0xd10
  4018bc:	adrp	x0, 414000 <ferror@plt+0x13370>
  4018c0:	ldr	x0, [x0, #320]
  4018c4:	bl	400c80 <fprintf@plt>
  4018c8:	mov	w0, #0x1                   	// #1
  4018cc:	bl	400b20 <exit@plt>
  4018d0:	str	w0, [sp, #136]
  4018d4:	b	401720 <ferror@plt+0xa90>
  4018d8:	mov	w28, w27
  4018dc:	cmp	w22, #0x3
  4018e0:	b.gt	401960 <ferror@plt+0xcd0>
  4018e4:	cmp	w22, #0x1
  4018e8:	b.eq	401904 <ferror@plt+0xc74>  // b.none
  4018ec:	ldr	x0, [x20, #8]
  4018f0:	ldrb	w1, [x0]
  4018f4:	cmp	w1, #0x2d
  4018f8:	b.ne	401964 <ferror@plt+0xcd4>  // b.any
  4018fc:	ldrb	w1, [x0, #1]
  401900:	cbnz	w1, 401964 <ferror@plt+0xcd4>
  401904:	adrp	x0, 414000 <ferror@plt+0x13370>
  401908:	ldr	x26, [x0, #336]
  40190c:	cmp	w22, #0x2
  401910:	b.le	4019ac <ferror@plt+0xd1c>
  401914:	ldr	x0, [x20, #16]
  401918:	ldrb	w1, [x0]
  40191c:	cmp	w1, #0x2d
  401920:	b.eq	4019a4 <ferror@plt+0xd14>  // b.none
  401924:	ldr	w1, [sp, #128]
  401928:	cmp	w1, #0x0
  40192c:	mov	w1, #0x201                 	// #513
  401930:	csinc	w1, w1, wzr, eq  // eq = none
  401934:	mov	w2, #0x1b6                 	// #438
  401938:	orr	w1, w1, #0x40
  40193c:	bl	400b80 <open@plt>
  401940:	tbnz	w0, #31, 401a0c <ferror@plt+0xd7c>
  401944:	adrp	x1, 402000 <ferror@plt+0x1370>
  401948:	add	x1, x1, #0xd88
  40194c:	bl	400bc0 <fdopen@plt>
  401950:	mov	x22, x0
  401954:	cbz	x0, 401a0c <ferror@plt+0xd7c>
  401958:	bl	400be0 <rewind@plt>
  40195c:	b	4019b4 <ferror@plt+0xd24>
  401960:	bl	400e2c <ferror@plt+0x19c>
  401964:	adrp	x1, 402000 <ferror@plt+0x1370>
  401968:	add	x1, x1, #0xd80
  40196c:	bl	400b70 <fopen@plt>
  401970:	mov	x26, x0
  401974:	cbnz	x0, 40190c <ferror@plt+0xc7c>
  401978:	adrp	x0, 414000 <ferror@plt+0x13370>
  40197c:	ldr	x2, [x0, #352]
  401980:	adrp	x1, 402000 <ferror@plt+0x1370>
  401984:	add	x1, x1, #0x6f0
  401988:	adrp	x0, 414000 <ferror@plt+0x13370>
  40198c:	ldr	x0, [x0, #320]
  401990:	bl	400c80 <fprintf@plt>
  401994:	ldr	x0, [x20, #8]
  401998:	bl	400b30 <perror@plt>
  40199c:	mov	w0, #0x2                   	// #2
  4019a0:	b	401d38 <ferror@plt+0x10a8>
  4019a4:	ldrb	w1, [x0, #1]
  4019a8:	cbnz	w1, 401924 <ferror@plt+0xc94>
  4019ac:	adrp	x0, 414000 <ferror@plt+0x13370>
  4019b0:	ldr	x22, [x0, #328]
  4019b4:	ldr	w0, [sp, #128]
  4019b8:	cbz	w0, 401d6c <ferror@plt+0x10dc>
  4019bc:	cmp	w24, #0x1
  4019c0:	b.hi	401a38 <ferror@plt+0xda8>  // b.pmore
  4019c4:	adrp	x0, 414000 <ferror@plt+0x13370>
  4019c8:	ldr	x0, [x0, #320]
  4019cc:	str	x0, [sp, #128]
  4019d0:	ldr	w0, [sp, #144]
  4019d4:	cbz	w0, 4019e4 <ferror@plt+0xd54>
  4019d8:	ldr	x0, [sp, #120]
  4019dc:	neg	x0, x0
  4019e0:	str	x0, [sp, #120]
  4019e4:	mov	x0, x26
  4019e8:	bl	400be0 <rewind@plt>
  4019ec:	mov	w28, w27
  4019f0:	str	xzr, [sp, #104]
  4019f4:	mov	x20, #0x0                   	// #0
  4019f8:	str	wzr, [sp, #112]
  4019fc:	mov	w25, #0xffffffff            	// #-1
  401a00:	mov	w21, #0x1                   	// #1
  401a04:	mov	w23, #0x0                   	// #0
  401a08:	b	401ad4 <ferror@plt+0xe44>
  401a0c:	adrp	x0, 414000 <ferror@plt+0x13370>
  401a10:	ldr	x2, [x0, #352]
  401a14:	adrp	x1, 402000 <ferror@plt+0x1370>
  401a18:	add	x1, x1, #0x6f0
  401a1c:	adrp	x0, 414000 <ferror@plt+0x13370>
  401a20:	ldr	x0, [x0, #320]
  401a24:	bl	400c80 <fprintf@plt>
  401a28:	ldr	x0, [x20, #16]
  401a2c:	bl	400b30 <perror@plt>
  401a30:	mov	w0, #0x3                   	// #3
  401a34:	b	401d38 <ferror@plt+0x10a8>
  401a38:	adrp	x0, 414000 <ferror@plt+0x13370>
  401a3c:	ldr	x2, [x0, #352]
  401a40:	adrp	x1, 402000 <ferror@plt+0x1370>
  401a44:	add	x1, x1, #0xd90
  401a48:	adrp	x0, 414000 <ferror@plt+0x13370>
  401a4c:	ldr	x0, [x0, #320]
  401a50:	bl	400c80 <fprintf@plt>
  401a54:	mov	w0, #0xffffffff            	// #-1
  401a58:	b	401d38 <ferror@plt+0x10a8>
  401a5c:	sub	w1, w0, #0x9
  401a60:	cmp	w0, #0x20
  401a64:	ccmp	w1, #0x1, #0x0, ne  // ne = any
  401a68:	b.hi	401af4 <ferror@plt+0xe64>  // b.pmore
  401a6c:	b	401ad4 <ferror@plt+0xe44>
  401a70:	sub	w1, w0, #0x41
  401a74:	cmp	w1, #0x5
  401a78:	b.hi	401a84 <ferror@plt+0xdf4>  // b.pmore
  401a7c:	sub	w19, w0, #0x37
  401a80:	b	401b14 <ferror@plt+0xe84>
  401a84:	cbnz	w21, 401ce4 <ferror@plt+0x1054>
  401a88:	mov	w19, #0xffffffff            	// #-1
  401a8c:	b	401b14 <ferror@plt+0xe84>
  401a90:	mov	w28, #0x0                   	// #0
  401a94:	ldr	x0, [sp, #120]
  401a98:	ldr	x1, [sp, #104]
  401a9c:	add	x21, x0, x1
  401aa0:	cmp	x21, x20
  401aa4:	b.ne	401b48 <ferror@plt+0xeb8>  // b.any
  401aa8:	cmp	w25, #0x0
  401aac:	ccmp	w19, #0x0, #0x1, ge  // ge = tcont
  401ab0:	b.ge	401bd4 <ferror@plt+0xf44>  // b.tcont
  401ab4:	ldr	w0, [sp, #112]
  401ab8:	cmp	w0, #0x0
  401abc:	ccmp	w25, #0x0, #0x0, lt  // lt = tstop
  401ac0:	ccmp	w19, #0x0, #0x0, lt  // lt = tstop
  401ac4:	b.lt	401c80 <ferror@plt+0xff0>  // b.tstop
  401ac8:	str	w25, [sp, #112]
  401acc:	mov	w25, w19
  401ad0:	mov	w21, w23
  401ad4:	mov	x0, x26
  401ad8:	bl	400bf0 <getc@plt>
  401adc:	cmn	w0, #0x1
  401ae0:	b.eq	401d04 <ferror@plt+0x1074>  // b.none
  401ae4:	cmp	w0, #0xd
  401ae8:	b.eq	401ad4 <ferror@plt+0xe44>  // b.none
  401aec:	cmp	w24, #0x1
  401af0:	b.eq	401a5c <ferror@plt+0xdcc>  // b.none
  401af4:	sub	w1, w0, #0x30
  401af8:	mov	w19, w1
  401afc:	cmp	w1, #0x9
  401b00:	b.ls	401b14 <ferror@plt+0xe84>  // b.plast
  401b04:	sub	w1, w0, #0x61
  401b08:	cmp	w1, #0x5
  401b0c:	b.hi	401a70 <ferror@plt+0xde0>  // b.pmore
  401b10:	sub	w19, w0, #0x57
  401b14:	cmp	w28, w27
  401b18:	b.lt	401a94 <ferror@plt+0xe04>  // b.tstop
  401b1c:	ldr	w0, [sp, #136]
  401b20:	cbz	w0, 401a90 <ferror@plt+0xe00>
  401b24:	tbnz	w19, #31, 401cf0 <ferror@plt+0x1060>
  401b28:	sxtw	x0, w19
  401b2c:	ldr	x1, [sp, #104]
  401b30:	orr	x0, x0, x1, lsl #4
  401b34:	str	x0, [sp, #104]
  401b38:	str	w25, [sp, #112]
  401b3c:	mov	w25, w19
  401b40:	mov	w21, w23
  401b44:	b	401ad4 <ferror@plt+0xe44>
  401b48:	mov	x0, x22
  401b4c:	bl	400c70 <fflush@plt>
  401b50:	cbnz	w0, 401b70 <ferror@plt+0xee0>
  401b54:	mov	w2, #0x1                   	// #1
  401b58:	sub	x1, x21, x20
  401b5c:	mov	x0, x22
  401b60:	bl	400c10 <fseek@plt>
  401b64:	tbnz	w0, #31, 401b78 <ferror@plt+0xee8>
  401b68:	mov	x20, x21
  401b6c:	b	401aa8 <ferror@plt+0xe18>
  401b70:	mov	w0, #0x3                   	// #3
  401b74:	bl	400df0 <ferror@plt+0x160>
  401b78:	cmp	x21, x20
  401b7c:	b.lt	401bac <ferror@plt+0xf1c>  // b.tstop
  401b80:	b.le	401aa8 <ferror@plt+0xe18>
  401b84:	mov	x1, x22
  401b88:	mov	w0, w23
  401b8c:	bl	400b50 <putc@plt>
  401b90:	cmn	w0, #0x1
  401b94:	b.eq	401bcc <ferror@plt+0xf3c>  // b.none
  401b98:	add	x20, x20, #0x1
  401b9c:	cmp	x21, x20
  401ba0:	b.ne	401b84 <ferror@plt+0xef4>  // b.any
  401ba4:	mov	x20, x21
  401ba8:	b	401aa8 <ferror@plt+0xe18>
  401bac:	adrp	x0, 414000 <ferror@plt+0x13370>
  401bb0:	ldr	x2, [x0, #352]
  401bb4:	adrp	x1, 402000 <ferror@plt+0x1370>
  401bb8:	add	x1, x1, #0xdc0
  401bbc:	ldr	x0, [sp, #128]
  401bc0:	bl	400c80 <fprintf@plt>
  401bc4:	mov	w0, #0x5                   	// #5
  401bc8:	b	401d38 <ferror@plt+0x10a8>
  401bcc:	mov	w0, #0x3                   	// #3
  401bd0:	bl	400df0 <ferror@plt+0x160>
  401bd4:	mov	x1, x22
  401bd8:	orr	w0, w19, w25, lsl #4
  401bdc:	bl	400b50 <putc@plt>
  401be0:	cmn	w0, #0x1
  401be4:	b.eq	401c1c <ferror@plt+0xf8c>  // b.none
  401be8:	add	x20, x20, #0x1
  401bec:	ldr	x0, [sp, #104]
  401bf0:	add	x0, x0, #0x1
  401bf4:	str	x0, [sp, #104]
  401bf8:	add	w28, w28, #0x1
  401bfc:	ldr	w0, [sp, #136]
  401c00:	cmp	w0, #0x0
  401c04:	ccmp	w28, w27, #0x1, ne  // ne = any
  401c08:	b.ge	401c24 <ferror@plt+0xf94>  // b.tcont
  401c0c:	str	w25, [sp, #112]
  401c10:	mov	w25, #0xffffffff            	// #-1
  401c14:	mov	w21, w23
  401c18:	b	401ad4 <ferror@plt+0xe44>
  401c1c:	mov	w0, #0x3                   	// #3
  401c20:	bl	400df0 <ferror@plt+0x160>
  401c24:	mov	x0, x26
  401c28:	bl	400bf0 <getc@plt>
  401c2c:	mov	w19, w0
  401c30:	cmp	w0, #0xa
  401c34:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  401c38:	b.ne	401c24 <ferror@plt+0xf94>  // b.any
  401c3c:	cmn	w0, #0x1
  401c40:	b.eq	401c58 <ferror@plt+0xfc8>  // b.none
  401c44:	str	w25, [sp, #112]
  401c48:	str	xzr, [sp, #104]
  401c4c:	mov	w25, #0xffffffff            	// #-1
  401c50:	mov	w21, #0x1                   	// #1
  401c54:	b	401ad4 <ferror@plt+0xe44>
  401c58:	mov	x0, x26
  401c5c:	bl	400c90 <ferror@plt>
  401c60:	cbnz	w0, 401c78 <ferror@plt+0xfe8>
  401c64:	str	w25, [sp, #112]
  401c68:	mov	w25, w19
  401c6c:	str	xzr, [sp, #104]
  401c70:	mov	w21, #0x1                   	// #1
  401c74:	b	401ad4 <ferror@plt+0xe44>
  401c78:	mov	w0, #0x2                   	// #2
  401c7c:	bl	400df0 <ferror@plt+0x160>
  401c80:	ldr	w0, [sp, #136]
  401c84:	cmp	w0, #0x0
  401c88:	ldr	x0, [sp, #104]
  401c8c:	csel	x0, x0, xzr, eq  // eq = none
  401c90:	str	x0, [sp, #104]
  401c94:	mov	x0, x26
  401c98:	bl	400bf0 <getc@plt>
  401c9c:	cmp	w0, #0xa
  401ca0:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  401ca4:	b.ne	401c94 <ferror@plt+0x1004>  // b.any
  401ca8:	cmn	w0, #0x1
  401cac:	b.eq	401cc0 <ferror@plt+0x1030>  // b.none
  401cb0:	str	w25, [sp, #112]
  401cb4:	mov	w25, w19
  401cb8:	mov	w21, #0x1                   	// #1
  401cbc:	b	401ad4 <ferror@plt+0xe44>
  401cc0:	mov	x0, x26
  401cc4:	bl	400c90 <ferror@plt>
  401cc8:	cbnz	w0, 401cdc <ferror@plt+0x104c>
  401ccc:	str	w25, [sp, #112]
  401cd0:	mov	w25, w19
  401cd4:	mov	w21, #0x1                   	// #1
  401cd8:	b	401ad4 <ferror@plt+0xe44>
  401cdc:	mov	w0, #0x2                   	// #2
  401ce0:	bl	400df0 <ferror@plt+0x160>
  401ce4:	str	w25, [sp, #112]
  401ce8:	mov	w25, #0xffffffff            	// #-1
  401cec:	b	401ad4 <ferror@plt+0xe44>
  401cf0:	str	w25, [sp, #112]
  401cf4:	mov	w25, w19
  401cf8:	mov	w28, #0x0                   	// #0
  401cfc:	mov	w21, w23
  401d00:	b	401ad4 <ferror@plt+0xe44>
  401d04:	mov	x0, x22
  401d08:	bl	400c70 <fflush@plt>
  401d0c:	cbnz	w0, 401d54 <ferror@plt+0x10c4>
  401d10:	mov	w2, #0x2                   	// #2
  401d14:	mov	x1, #0x0                   	// #0
  401d18:	mov	x0, x22
  401d1c:	bl	400c10 <fseek@plt>
  401d20:	mov	x0, x22
  401d24:	bl	400b60 <fclose@plt>
  401d28:	cbnz	w0, 401d5c <ferror@plt+0x10cc>
  401d2c:	mov	x0, x26
  401d30:	bl	400b60 <fclose@plt>
  401d34:	cbnz	w0, 401d64 <ferror@plt+0x10d4>
  401d38:	ldp	x19, x20, [sp, #16]
  401d3c:	ldp	x21, x22, [sp, #32]
  401d40:	ldp	x23, x24, [sp, #48]
  401d44:	ldp	x25, x26, [sp, #64]
  401d48:	ldp	x27, x28, [sp, #80]
  401d4c:	ldp	x29, x30, [sp], #176
  401d50:	ret
  401d54:	mov	w0, #0x3                   	// #3
  401d58:	bl	400df0 <ferror@plt+0x160>
  401d5c:	mov	w0, #0x3                   	// #3
  401d60:	bl	400df0 <ferror@plt+0x160>
  401d64:	mov	w0, #0x2                   	// #2
  401d68:	bl	400df0 <ferror@plt+0x160>
  401d6c:	ldr	w1, [sp, #144]
  401d70:	cmp	w1, #0x0
  401d74:	cset	w19, ne  // ne = any
  401d78:	ldr	x3, [sp, #120]
  401d7c:	cmp	x3, #0x0
  401d80:	ccmp	w19, #0x0, #0x0, eq  // eq = none
  401d84:	ldr	w0, [sp, #160]
  401d88:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  401d8c:	b.ne	401ee8 <ferror@plt+0x1258>  // b.any
  401d90:	cbz	w0, 401e0c <ferror@plt+0x117c>
  401d94:	cmp	w1, #0x0
  401d98:	mov	w2, #0x1                   	// #1
  401d9c:	cneg	x1, x3, ne  // ne = any
  401da0:	mov	x0, x26
  401da4:	bl	400c10 <fseek@plt>
  401da8:	cmp	w0, #0x0
  401dac:	ccmp	w19, #0x0, #0x4, lt  // lt = tstop
  401db0:	b.ne	401e3c <ferror@plt+0x11ac>  // b.any
  401db4:	tbz	w0, #31, 401e60 <ferror@plt+0x11d0>
  401db8:	ldr	x25, [sp, #120]
  401dbc:	mov	x19, #0x0                   	// #0
  401dc0:	cmp	x19, x25
  401dc4:	b.eq	401e6c <ferror@plt+0x11dc>  // b.none
  401dc8:	mov	x0, x26
  401dcc:	bl	400bf0 <getc@plt>
  401dd0:	add	x19, x19, #0x1
  401dd4:	cmn	w0, #0x1
  401dd8:	b.ne	401dc0 <ferror@plt+0x1130>  // b.any
  401ddc:	mov	x0, x26
  401de0:	bl	400c90 <ferror@plt>
  401de4:	cbnz	w0, 401ee0 <ferror@plt+0x1250>
  401de8:	adrp	x0, 414000 <ferror@plt+0x13370>
  401dec:	ldr	x2, [x0, #352]
  401df0:	adrp	x1, 402000 <ferror@plt+0x1370>
  401df4:	add	x1, x1, #0xde8
  401df8:	adrp	x0, 414000 <ferror@plt+0x13370>
  401dfc:	ldr	x0, [x0, #320]
  401e00:	bl	400c80 <fprintf@plt>
  401e04:	mov	w0, #0x4                   	// #4
  401e08:	b	401d38 <ferror@plt+0x10a8>
  401e0c:	ldr	w0, [sp, #144]
  401e10:	cbz	w0, 401e34 <ferror@plt+0x11a4>
  401e14:	ldr	x0, [sp, #120]
  401e18:	neg	x1, x0
  401e1c:	mov	w0, #0x2                   	// #2
  401e20:	str	w0, [sp, #144]
  401e24:	ldr	w2, [sp, #144]
  401e28:	mov	x0, x26
  401e2c:	bl	400c10 <fseek@plt>
  401e30:	b	401da8 <ferror@plt+0x1118>
  401e34:	ldr	x1, [sp, #120]
  401e38:	b	401e24 <ferror@plt+0x1194>
  401e3c:	adrp	x0, 414000 <ferror@plt+0x13370>
  401e40:	ldr	x2, [x0, #352]
  401e44:	adrp	x1, 402000 <ferror@plt+0x1370>
  401e48:	add	x1, x1, #0xde8
  401e4c:	adrp	x0, 414000 <ferror@plt+0x13370>
  401e50:	ldr	x0, [x0, #320]
  401e54:	bl	400c80 <fprintf@plt>
  401e58:	mov	w0, #0x4                   	// #4
  401e5c:	b	401d38 <ferror@plt+0x10a8>
  401e60:	mov	x0, x26
  401e64:	bl	400b40 <ftell@plt>
  401e68:	str	x0, [sp, #120]
  401e6c:	cmp	w24, #0x2
  401e70:	b.eq	401ef0 <ferror@plt+0x1260>  // b.none
  401e74:	cmp	w24, #0x1
  401e78:	b.eq	402238 <ferror@plt+0x15a8>  // b.none
  401e7c:	lsl	w1, w28, #1
  401e80:	lsl	w0, w28, #3
  401e84:	add	w0, w0, #0x1
  401e88:	cmp	w24, #0x3
  401e8c:	csinc	w1, w0, w1, eq  // eq = none
  401e90:	str	w1, [sp, #160]
  401e94:	lsr	x0, x23, #63
  401e98:	and	w0, w0, #0xff
  401e9c:	str	w0, [sp, #164]
  401ea0:	cbz	x23, 4025c4 <ferror@plt+0x1934>
  401ea4:	mul	w0, w1, w27
  401ea8:	sub	w0, w0, #0x1
  401eac:	str	w0, [sp, #144]
  401eb0:	ldr	w20, [sp, #128]
  401eb4:	str	w20, [sp, #140]
  401eb8:	mov	w0, #0x9                   	// #9
  401ebc:	str	w0, [sp, #104]
  401ec0:	mov	x25, #0x0                   	// #0
  401ec4:	adrp	x0, 402000 <ferror@plt+0x1370>
  401ec8:	add	x0, x0, #0xe50
  401ecc:	str	x0, [sp, #168]
  401ed0:	adrp	x24, 414000 <ferror@plt+0x13370>
  401ed4:	add	x24, x24, #0x160
  401ed8:	add	x24, x24, #0xa28
  401edc:	b	402424 <ferror@plt+0x1794>
  401ee0:	mov	w0, #0x2                   	// #2
  401ee4:	bl	400df0 <ferror@plt+0x160>
  401ee8:	str	xzr, [sp, #120]
  401eec:	b	401e6c <ferror@plt+0x11dc>
  401ef0:	adrp	x0, 414000 <ferror@plt+0x13370>
  401ef4:	ldr	x0, [x0, #336]
  401ef8:	cmp	x0, x26
  401efc:	b.eq	401f74 <ferror@plt+0x12e4>  // b.none
  401f00:	bl	400c40 <__ctype_b_loc@plt>
  401f04:	mov	x25, x0
  401f08:	ldr	x0, [x20, #8]
  401f0c:	ldrb	w1, [x0]
  401f10:	ldr	x0, [x25]
  401f14:	ldrh	w1, [x0, x1, lsl #1]
  401f18:	adrp	x0, 402000 <ferror@plt+0x1370>
  401f1c:	add	x0, x0, #0x998
  401f20:	adrp	x2, 402000 <ferror@plt+0x1370>
  401f24:	add	x2, x2, #0xc08
  401f28:	tst	x1, #0x800
  401f2c:	csel	x2, x2, x0, ne  // ne = any
  401f30:	adrp	x1, 402000 <ferror@plt+0x1370>
  401f34:	add	x1, x1, #0xe00
  401f38:	mov	x0, x22
  401f3c:	bl	400c80 <fprintf@plt>
  401f40:	tbnz	w0, #31, 401f9c <ferror@plt+0x130c>
  401f44:	ldr	x0, [x20, #8]
  401f48:	ldrb	w19, [x0]
  401f4c:	mov	w0, w19
  401f50:	mov	x21, #0x1                   	// #1
  401f54:	mov	w28, #0x5f                  	// #95
  401f58:	cbnz	w19, 401fcc <ferror@plt+0x133c>
  401f5c:	mov	x1, x22
  401f60:	adrp	x0, 402000 <ferror@plt+0x1370>
  401f64:	add	x0, x0, #0xe18
  401f68:	bl	400b00 <fputs@plt>
  401f6c:	cmn	w0, #0x1
  401f70:	b.eq	401ffc <ferror@plt+0x136c>  // b.none
  401f74:	ldr	w19, [sp, #128]
  401f78:	mov	x21, #0x0                   	// #0
  401f7c:	adrp	x28, 414000 <ferror@plt+0x13370>
  401f80:	add	x28, x28, #0xe8
  401f84:	add	x0, x28, #0x30
  401f88:	str	x0, [sp, #104]
  401f8c:	adrp	x0, 402000 <ferror@plt+0x1370>
  401f90:	add	x0, x0, #0xc20
  401f94:	str	x0, [sp, #112]
  401f98:	b	402020 <ferror@plt+0x1390>
  401f9c:	mov	w0, #0x3                   	// #3
  401fa0:	bl	400df0 <ferror@plt+0x160>
  401fa4:	mov	w0, w28
  401fa8:	mov	x1, x22
  401fac:	bl	400b50 <putc@plt>
  401fb0:	cmn	w0, #0x1
  401fb4:	b.eq	401ff4 <ferror@plt+0x1364>  // b.none
  401fb8:	ldr	x0, [x20, #8]
  401fbc:	ldrb	w19, [x0, x21]
  401fc0:	mov	w0, w19
  401fc4:	add	x21, x21, #0x1
  401fc8:	cbz	w19, 401f5c <ferror@plt+0x12cc>
  401fcc:	and	x19, x19, #0xff
  401fd0:	ldr	x1, [x25]
  401fd4:	ldrh	w1, [x1, x19, lsl #1]
  401fd8:	tbz	w1, #3, 401fa4 <ferror@plt+0x1314>
  401fdc:	ldr	w1, [sp, #140]
  401fe0:	cbz	w1, 401fa8 <ferror@plt+0x1318>
  401fe4:	bl	400bd0 <__ctype_toupper_loc@plt>
  401fe8:	ldr	x0, [x0]
  401fec:	ldr	w0, [x0, x19, lsl #2]
  401ff0:	b	401fa8 <ferror@plt+0x1318>
  401ff4:	mov	w0, #0x3                   	// #3
  401ff8:	bl	400df0 <ferror@plt+0x160>
  401ffc:	mov	w0, #0x3                   	// #3
  402000:	bl	400df0 <ferror@plt+0x160>
  402004:	adrp	x2, 402000 <ferror@plt+0x1370>
  402008:	add	x2, x2, #0xc30
  40200c:	mov	w3, w19
  402010:	mov	x0, x22
  402014:	bl	400c80 <fprintf@plt>
  402018:	add	x21, x21, #0x1
  40201c:	tbnz	w0, #31, 402084 <ferror@plt+0x13f4>
  402020:	mov	w25, w21
  402024:	tbnz	x23, #63, 402030 <ferror@plt+0x13a0>
  402028:	cmp	x21, x23
  40202c:	b.ge	40208c <ferror@plt+0x13fc>  // b.tcont
  402030:	mov	x0, x26
  402034:	bl	400bf0 <getc@plt>
  402038:	mov	w19, w0
  40203c:	cmn	w0, #0x1
  402040:	b.eq	40218c <ferror@plt+0x14fc>  // b.none
  402044:	ldr	x0, [x28, #40]
  402048:	adrp	x1, 402000 <ferror@plt+0x1370>
  40204c:	add	x1, x1, #0xc10
  402050:	ldr	x2, [sp, #104]
  402054:	cmp	x0, x2
  402058:	ldr	x0, [sp, #112]
  40205c:	csel	x1, x1, x0, eq  // eq = none
  402060:	sdiv	w0, w25, w27
  402064:	msub	w25, w0, w27, w25
  402068:	cbnz	w25, 402004 <ferror@plt+0x1374>
  40206c:	cmp	w21, #0x0
  402070:	csel	w25, w25, w24, ne  // ne = any
  402074:	adrp	x2, 402000 <ferror@plt+0x1370>
  402078:	add	x2, x2, #0xe20
  40207c:	add	x2, x2, w25, sxtw
  402080:	b	40200c <ferror@plt+0x137c>
  402084:	mov	w0, #0x3                   	// #3
  402088:	bl	400df0 <ferror@plt+0x160>
  40208c:	cmn	w19, #0x1
  402090:	b.eq	40218c <ferror@plt+0x14fc>  // b.none
  402094:	cbnz	w25, 4021a0 <ferror@plt+0x1510>
  402098:	adrp	x0, 414000 <ferror@plt+0x13370>
  40209c:	ldr	x0, [x0, #336]
  4020a0:	cmp	x26, x0
  4020a4:	mov	w0, #0x3                   	// #3
  4020a8:	ldr	w1, [sp, #128]
  4020ac:	csel	w2, w1, w0, ne  // ne = any
  4020b0:	mov	x1, x22
  4020b4:	adrp	x0, 402000 <ferror@plt+0x1370>
  4020b8:	add	x0, x0, #0xe28
  4020bc:	add	x0, x0, w2, sxtw
  4020c0:	bl	400b00 <fputs@plt>
  4020c4:	cmn	w0, #0x1
  4020c8:	b.eq	4021c0 <ferror@plt+0x1530>  // b.none
  4020cc:	adrp	x0, 414000 <ferror@plt+0x13370>
  4020d0:	ldr	x0, [x0, #336]
  4020d4:	cmp	x26, x0
  4020d8:	b.eq	40216c <ferror@plt+0x14dc>  // b.none
  4020dc:	bl	400c40 <__ctype_b_loc@plt>
  4020e0:	mov	x23, x0
  4020e4:	ldr	x0, [x20, #8]
  4020e8:	ldrb	w1, [x0]
  4020ec:	ldr	x0, [x23]
  4020f0:	ldrh	w1, [x0, x1, lsl #1]
  4020f4:	adrp	x0, 402000 <ferror@plt+0x1370>
  4020f8:	add	x0, x0, #0x998
  4020fc:	adrp	x2, 402000 <ferror@plt+0x1370>
  402100:	add	x2, x2, #0xc08
  402104:	tst	x1, #0x800
  402108:	csel	x2, x2, x0, ne  // ne = any
  40210c:	adrp	x1, 402000 <ferror@plt+0x1370>
  402110:	add	x1, x1, #0xe30
  402114:	mov	x0, x22
  402118:	bl	400c80 <fprintf@plt>
  40211c:	tbnz	w0, #31, 4021c8 <ferror@plt+0x1538>
  402120:	ldr	x0, [x20, #8]
  402124:	ldrb	w1, [x0]
  402128:	mov	w0, w1
  40212c:	mov	x21, #0x1                   	// #1
  402130:	mov	w24, #0x5f                  	// #95
  402134:	cbnz	w1, 4021f8 <ferror@plt+0x1568>
  402138:	adrp	x0, 402000 <ferror@plt+0x1370>
  40213c:	add	x0, x0, #0xc40
  402140:	adrp	x2, 402000 <ferror@plt+0x1370>
  402144:	add	x2, x2, #0xc38
  402148:	ldr	w1, [sp, #140]
  40214c:	cmp	w1, #0x0
  402150:	mov	w3, w25
  402154:	csel	x2, x2, x0, ne  // ne = any
  402158:	adrp	x1, 402000 <ferror@plt+0x1370>
  40215c:	add	x1, x1, #0xe40
  402160:	mov	x0, x22
  402164:	bl	400c80 <fprintf@plt>
  402168:	tbnz	w0, #31, 402228 <ferror@plt+0x1598>
  40216c:	mov	x0, x26
  402170:	bl	400b60 <fclose@plt>
  402174:	cbnz	w0, 402230 <ferror@plt+0x15a0>
  402178:	mov	x0, x22
  40217c:	bl	400b60 <fclose@plt>
  402180:	cbz	w0, 401d38 <ferror@plt+0x10a8>
  402184:	mov	w0, #0x3                   	// #3
  402188:	bl	400df0 <ferror@plt+0x160>
  40218c:	mov	x0, x26
  402190:	bl	400c90 <ferror@plt>
  402194:	cbz	w0, 402094 <ferror@plt+0x1404>
  402198:	mov	w0, #0x2                   	// #2
  40219c:	bl	400df0 <ferror@plt+0x160>
  4021a0:	mov	x1, x22
  4021a4:	adrp	x0, 402000 <ferror@plt+0x1370>
  4021a8:	add	x0, x0, #0xd38
  4021ac:	bl	400b00 <fputs@plt>
  4021b0:	cmn	w0, #0x1
  4021b4:	b.ne	402098 <ferror@plt+0x1408>  // b.any
  4021b8:	mov	w0, #0x3                   	// #3
  4021bc:	bl	400df0 <ferror@plt+0x160>
  4021c0:	mov	w0, #0x3                   	// #3
  4021c4:	bl	400df0 <ferror@plt+0x160>
  4021c8:	mov	w0, #0x3                   	// #3
  4021cc:	bl	400df0 <ferror@plt+0x160>
  4021d0:	mov	w0, w24
  4021d4:	mov	x1, x22
  4021d8:	bl	400b50 <putc@plt>
  4021dc:	cmn	w0, #0x1
  4021e0:	b.eq	402220 <ferror@plt+0x1590>  // b.none
  4021e4:	ldr	x0, [x20, #8]
  4021e8:	ldrb	w1, [x0, x21]
  4021ec:	mov	w0, w1
  4021f0:	add	x21, x21, #0x1
  4021f4:	cbz	w1, 402138 <ferror@plt+0x14a8>
  4021f8:	and	x19, x1, #0xff
  4021fc:	ldr	x1, [x23]
  402200:	ldrh	w1, [x1, x19, lsl #1]
  402204:	tbz	w1, #3, 4021d0 <ferror@plt+0x1540>
  402208:	ldr	w1, [sp, #140]
  40220c:	cbz	w1, 4021d4 <ferror@plt+0x1544>
  402210:	bl	400bd0 <__ctype_toupper_loc@plt>
  402214:	ldr	x0, [x0]
  402218:	ldr	w0, [x0, x19, lsl #2]
  40221c:	b	4021d4 <ferror@plt+0x1544>
  402220:	mov	w0, #0x3                   	// #3
  402224:	bl	400df0 <ferror@plt+0x160>
  402228:	mov	w0, #0x3                   	// #3
  40222c:	bl	400df0 <ferror@plt+0x160>
  402230:	mov	w0, #0x2                   	// #2
  402234:	bl	400df0 <ferror@plt+0x160>
  402238:	lsr	x25, x23, #63
  40223c:	and	w25, w25, #0xff
  402240:	cbz	x23, 402594 <ferror@plt+0x1904>
  402244:	mov	w20, w27
  402248:	mov	x21, #0x0                   	// #0
  40224c:	adrp	x24, 414000 <ferror@plt+0x13370>
  402250:	add	x24, x24, #0xe8
  402254:	mov	w28, #0xa                   	// #10
  402258:	b	402278 <ferror@plt+0x15e8>
  40225c:	mov	w0, #0x3                   	// #3
  402260:	bl	400df0 <ferror@plt+0x160>
  402264:	mov	w0, #0x3                   	// #3
  402268:	bl	400df0 <ferror@plt+0x160>
  40226c:	cmp	w25, #0x0
  402270:	ccmp	x21, x23, #0x1, eq  // eq = none
  402274:	b.ge	402578 <ferror@plt+0x18e8>  // b.tcont
  402278:	mov	x0, x26
  40227c:	bl	400bf0 <getc@plt>
  402280:	mov	w19, w0
  402284:	cmn	w0, #0x1
  402288:	b.eq	40256c <ferror@plt+0x18dc>  // b.none
  40228c:	ubfx	x2, x19, #4, #4
  402290:	ldr	x0, [x24, #40]
  402294:	mov	x1, x22
  402298:	ldrb	w0, [x0, w2, uxtw]
  40229c:	bl	400b50 <putc@plt>
  4022a0:	cmn	w0, #0x1
  4022a4:	b.eq	40225c <ferror@plt+0x15cc>  // b.none
  4022a8:	and	w19, w19, #0xf
  4022ac:	ldr	x0, [x24, #40]
  4022b0:	mov	x1, x22
  4022b4:	ldrb	w0, [x0, w19, uxtw]
  4022b8:	bl	400b50 <putc@plt>
  4022bc:	cmn	w0, #0x1
  4022c0:	b.eq	40225c <ferror@plt+0x15cc>  // b.none
  4022c4:	add	x21, x21, #0x1
  4022c8:	subs	w20, w20, #0x1
  4022cc:	b.ne	40226c <ferror@plt+0x15dc>  // b.any
  4022d0:	mov	x1, x22
  4022d4:	mov	w0, w28
  4022d8:	bl	400b50 <putc@plt>
  4022dc:	cmn	w0, #0x1
  4022e0:	b.eq	402264 <ferror@plt+0x15d4>  // b.none
  4022e4:	mov	w20, w27
  4022e8:	b	40226c <ferror@plt+0x15dc>
  4022ec:	mov	w0, #0x2                   	// #2
  4022f0:	bl	400df0 <ferror@plt+0x160>
  4022f4:	mov	w0, #0x3                   	// #3
  4022f8:	bl	400df0 <ferror@plt+0x160>
  4022fc:	mov	w0, #0x2                   	// #2
  402300:	bl	400df0 <ferror@plt+0x160>
  402304:	ldr	x0, [sp, #120]
  402308:	ldr	x1, [sp, #152]
  40230c:	add	x4, x0, x1
  402310:	add	x4, x4, x25
  402314:	ldr	x3, [sp, #168]
  402318:	mov	x2, #0xa16                 	// #2582
  40231c:	mov	w1, #0x0                   	// #0
  402320:	mov	x0, x24
  402324:	bl	400b10 <__sprintf_chk@plt>
  402328:	str	w0, [sp, #104]
  40232c:	sxtw	x0, w0
  402330:	mov	w1, #0x20                  	// #32
  402334:	strb	w1, [x0, x24]
  402338:	add	x0, x0, #0x1
  40233c:	cmp	w0, #0xa14
  402340:	b.le	402334 <ferror@plt+0x16a4>
  402344:	b	40243c <ferror@plt+0x17ac>
  402348:	ldr	w0, [sp, #112]
  40234c:	cbz	w0, 402398 <ferror@plt+0x1708>
  402350:	adrp	x0, 414000 <ferror@plt+0x13370>
  402354:	ldr	x1, [x0, #272]
  402358:	sub	w0, w28, #0x1
  40235c:	eor	w0, w0, w20
  402360:	ldr	w2, [sp, #160]
  402364:	mul	w0, w0, w2
  402368:	sdiv	w0, w0, w28
  40236c:	ldr	w2, [sp, #104]
  402370:	add	w2, w2, #0x1
  402374:	add	w0, w0, w2
  402378:	ubfx	x2, x19, #4, #4
  40237c:	ldrb	w2, [x1, x2]
  402380:	strb	w2, [x24, w0, sxtw]
  402384:	and	x2, x19, #0xf
  402388:	ldrb	w1, [x1, x2]
  40238c:	add	w0, w0, #0x1
  402390:	strb	w1, [x24, w0, sxtw]
  402394:	b	402480 <ferror@plt+0x17f0>
  402398:	ldr	w0, [sp, #160]
  40239c:	mul	w2, w0, w20
  4023a0:	sdiv	w2, w2, w28
  4023a4:	ldr	w0, [sp, #104]
  4023a8:	add	w0, w0, #0x1
  4023ac:	add	w2, w2, w0
  4023b0:	add	x2, x24, w2, sxtw
  4023b4:	mov	w1, #0x7                   	// #7
  4023b8:	asr	w0, w19, w1
  4023bc:	and	w0, w0, #0x1
  4023c0:	add	w0, w0, #0x30
  4023c4:	strb	w0, [x2], #1
  4023c8:	sub	w1, w1, #0x1
  4023cc:	cmn	w1, #0x1
  4023d0:	b.ne	4023b8 <ferror@plt+0x1728>  // b.any
  4023d4:	b	402480 <ferror@plt+0x17f0>
  4023d8:	sub	w0, w19, #0x20
  4023dc:	cmp	w0, #0x5f
  4023e0:	mov	w0, #0x2e                  	// #46
  4023e4:	csel	w19, w19, w0, cc  // cc = lo, ul, last
  4023e8:	ldr	w0, [sp, #104]
  4023ec:	add	w0, w0, #0x3
  4023f0:	ldr	w1, [sp, #144]
  4023f4:	sdiv	w1, w1, w28
  4023f8:	add	w0, w0, w1
  4023fc:	add	w1, w0, w20
  402400:	strb	w19, [x24, w1, sxtw]
  402404:	add	x25, x25, #0x1
  402408:	add	w20, w20, #0x1
  40240c:	cmp	w20, w27
  402410:	b.eq	4024bc <ferror@plt+0x182c>  // b.none
  402414:	ldr	w0, [sp, #164]
  402418:	cmp	w0, #0x0
  40241c:	ccmp	x25, x23, #0x1, eq  // eq = none
  402420:	b.ge	4025c0 <ferror@plt+0x1930>  // b.tcont
  402424:	mov	x0, x26
  402428:	bl	400bf0 <getc@plt>
  40242c:	mov	w19, w0
  402430:	cmn	w0, #0x1
  402434:	b.eq	4025b4 <ferror@plt+0x1924>  // b.none
  402438:	cbz	w20, 402304 <ferror@plt+0x1674>
  40243c:	ldr	w0, [sp, #136]
  402440:	cbz	w0, 402348 <ferror@plt+0x16b8>
  402444:	adrp	x0, 414000 <ferror@plt+0x13370>
  402448:	ldr	x1, [x0, #272]
  40244c:	ldr	w0, [sp, #160]
  402450:	mul	w0, w0, w20
  402454:	sdiv	w0, w0, w28
  402458:	ldr	w2, [sp, #104]
  40245c:	add	w2, w2, #0x1
  402460:	add	w0, w0, w2
  402464:	ubfx	x2, x19, #4, #4
  402468:	ldrb	w2, [x1, x2]
  40246c:	strb	w2, [x24, w0, sxtw]
  402470:	and	x2, x19, #0xf
  402474:	ldrb	w1, [x1, x2]
  402478:	add	w0, w0, #0x1
  40247c:	strb	w1, [x24, w0, sxtw]
  402480:	cbz	w19, 402624 <ferror@plt+0x1994>
  402484:	ldr	w0, [sp, #140]
  402488:	add	w0, w0, #0x1
  40248c:	str	w0, [sp, #140]
  402490:	ldr	w0, [sp, #148]
  402494:	cbz	w0, 4023d8 <ferror@plt+0x1748>
  402498:	cmp	w19, #0x3f
  40249c:	b.le	4024b4 <ferror@plt+0x1824>
  4024a0:	sub	w19, w19, #0x40
  4024a4:	adrp	x0, 402000 <ferror@plt+0x1370>
  4024a8:	add	x0, x0, #0xe58
  4024ac:	ldrb	w19, [x0, w19, sxtw]
  4024b0:	b	4023d8 <ferror@plt+0x1748>
  4024b4:	mov	w19, #0x2e                  	// #46
  4024b8:	b	4023e8 <ferror@plt+0x1758>
  4024bc:	add	w0, w0, w27
  4024c0:	mov	w1, #0xa                   	// #10
  4024c4:	strb	w1, [x24, w0, sxtw]
  4024c8:	add	w0, w0, #0x1
  4024cc:	strb	wzr, [x24, w0, sxtw]
  4024d0:	cmp	w21, #0x0
  4024d4:	ldr	w0, [sp, #140]
  4024d8:	csinc	w2, w0, wzr, ne  // ne = any
  4024dc:	mov	x1, x24
  4024e0:	mov	x0, x22
  4024e4:	bl	401034 <ferror@plt+0x3a4>
  4024e8:	ldr	w20, [sp, #128]
  4024ec:	str	w20, [sp, #140]
  4024f0:	b	402414 <ferror@plt+0x1784>
  4024f4:	mov	w0, #0x2                   	// #2
  4024f8:	bl	400df0 <ferror@plt+0x160>
  4024fc:	ldr	w0, [sp, #160]
  402500:	mul	w0, w0, w27
  402504:	sub	w0, w0, #0x1
  402508:	sdiv	w0, w0, w28
  40250c:	ldr	w1, [sp, #104]
  402510:	add	w1, w1, #0x3
  402514:	add	w0, w0, w1
  402518:	add	w20, w0, w20
  40251c:	adrp	x1, 414000 <ferror@plt+0x13370>
  402520:	add	x1, x1, #0x160
  402524:	add	x1, x1, #0xa28
  402528:	mov	w0, #0xa                   	// #10
  40252c:	strb	w0, [x1, w20, sxtw]
  402530:	add	w20, w20, #0x1
  402534:	strb	wzr, [x1, w20, sxtw]
  402538:	mov	w2, #0x1                   	// #1
  40253c:	mov	x0, x22
  402540:	bl	401034 <ferror@plt+0x3a4>
  402544:	b	4025c8 <ferror@plt+0x1938>
  402548:	mov	w2, #0xffffffff            	// #-1
  40254c:	adrp	x1, 414000 <ferror@plt+0x13370>
  402550:	add	x1, x1, #0x160
  402554:	add	x1, x1, #0xa28
  402558:	mov	x0, x22
  40255c:	bl	401034 <ferror@plt+0x3a4>
  402560:	b	4025c8 <ferror@plt+0x1938>
  402564:	mov	w0, #0x2                   	// #2
  402568:	bl	400df0 <ferror@plt+0x160>
  40256c:	mov	x0, x26
  402570:	bl	400c90 <ferror@plt>
  402574:	cbnz	w0, 4022ec <ferror@plt+0x165c>
  402578:	cmp	w27, w20
  40257c:	b.le	402594 <ferror@plt+0x1904>
  402580:	mov	x1, x22
  402584:	mov	w0, #0xa                   	// #10
  402588:	bl	400b50 <putc@plt>
  40258c:	cmn	w0, #0x1
  402590:	b.eq	4022f4 <ferror@plt+0x1664>  // b.none
  402594:	mov	x0, x26
  402598:	bl	400b60 <fclose@plt>
  40259c:	cbnz	w0, 4022fc <ferror@plt+0x166c>
  4025a0:	mov	x0, x22
  4025a4:	bl	400b60 <fclose@plt>
  4025a8:	cbz	w0, 401d38 <ferror@plt+0x10a8>
  4025ac:	mov	w0, #0x3                   	// #3
  4025b0:	bl	400df0 <ferror@plt+0x160>
  4025b4:	mov	x0, x26
  4025b8:	bl	400c90 <ferror@plt>
  4025bc:	cbnz	w0, 4024f4 <ferror@plt+0x1864>
  4025c0:	cbnz	w20, 4024fc <ferror@plt+0x186c>
  4025c4:	cbnz	w21, 402548 <ferror@plt+0x18b8>
  4025c8:	mov	x0, x26
  4025cc:	bl	400b60 <fclose@plt>
  4025d0:	cbnz	w0, 402564 <ferror@plt+0x18d4>
  4025d4:	mov	x0, x22
  4025d8:	bl	400b60 <fclose@plt>
  4025dc:	cbz	w0, 401d38 <ferror@plt+0x10a8>
  4025e0:	mov	w0, #0x3                   	// #3
  4025e4:	bl	400df0 <ferror@plt+0x160>
  4025e8:	mov	w28, w24
  4025ec:	cmp	w27, #0x0
  4025f0:	b.le	4018a8 <ferror@plt+0xc18>
  4025f4:	cmp	w24, #0x0
  4025f8:	cset	w0, eq  // eq = none
  4025fc:	str	w0, [sp, #136]
  402600:	cmp	w24, #0x4
  402604:	cset	w0, eq  // eq = none
  402608:	str	w0, [sp, #112]
  40260c:	b	401718 <ferror@plt+0xa88>
  402610:	mov	w28, #0x2                   	// #2
  402614:	b	4025ec <ferror@plt+0x195c>
  402618:	tbnz	w28, #31, 401890 <ferror@plt+0xc00>
  40261c:	mov	w27, #0xc                   	// #12
  402620:	b	4016ec <ferror@plt+0xa5c>
  402624:	ldr	w0, [sp, #148]
  402628:	cbz	w0, 4023d8 <ferror@plt+0x1748>
  40262c:	mov	w19, #0x2e                  	// #46
  402630:	b	4023e8 <ferror@plt+0x1758>
  402634:	tbnz	w28, #31, 401898 <ferror@plt+0xc08>
  402638:	mov	w27, #0x1e                  	// #30
  40263c:	b	4016e4 <ferror@plt+0xa54>
  402640:	stp	x29, x30, [sp, #-64]!
  402644:	mov	x29, sp
  402648:	stp	x19, x20, [sp, #16]
  40264c:	adrp	x20, 413000 <ferror@plt+0x12370>
  402650:	add	x20, x20, #0xdf0
  402654:	stp	x21, x22, [sp, #32]
  402658:	adrp	x21, 413000 <ferror@plt+0x12370>
  40265c:	add	x21, x21, #0xde8
  402660:	sub	x20, x20, x21
  402664:	mov	w22, w0
  402668:	stp	x23, x24, [sp, #48]
  40266c:	mov	x23, x1
  402670:	mov	x24, x2
  402674:	bl	400ab0 <strtoul@plt-0x40>
  402678:	cmp	xzr, x20, asr #3
  40267c:	b.eq	4026a8 <ferror@plt+0x1a18>  // b.none
  402680:	asr	x20, x20, #3
  402684:	mov	x19, #0x0                   	// #0
  402688:	ldr	x3, [x21, x19, lsl #3]
  40268c:	mov	x2, x24
  402690:	add	x19, x19, #0x1
  402694:	mov	x1, x23
  402698:	mov	w0, w22
  40269c:	blr	x3
  4026a0:	cmp	x20, x19
  4026a4:	b.ne	402688 <ferror@plt+0x19f8>  // b.any
  4026a8:	ldp	x19, x20, [sp, #16]
  4026ac:	ldp	x21, x22, [sp, #32]
  4026b0:	ldp	x23, x24, [sp, #48]
  4026b4:	ldp	x29, x30, [sp], #64
  4026b8:	ret
  4026bc:	nop
  4026c0:	ret

Disassembly of section .fini:

00000000004026c4 <.fini>:
  4026c4:	stp	x29, x30, [sp, #-16]!
  4026c8:	mov	x29, sp
  4026cc:	ldp	x29, x30, [sp], #16
  4026d0:	ret
