<profile>

<section name = "Vivado HLS Report for 'pad_3_51_0_9'" level="0">
<item name = "Date">Fri Dec 11 11:28:20 2020
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">conv_test</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.077 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">15919, 15919, 0.159 ms, 0.159 ms, 15919, 15919, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">15918, 15918, 5306, -, -, 3, no</column>
<column name=" + Loop 1.1">5304, 5304, 104, -, -, 51, no</column>
<column name="  ++ Loop 1.1.1">102, 102, 2, -, -, 51, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 0, 0, 159, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 69, -</column>
<column name="Register">-, -, 75, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln19_fu_146_p2">*, 0, 0, 40, 8, 6</column>
<column name="add_ln11_fu_102_p2">+, 0, 0, 15, 8, 6</column>
<column name="add_ln19_2_fu_168_p2">+, 0, 0, 20, 13, 13</column>
<column name="add_ln19_fu_136_p2">+, 0, 0, 15, 8, 8</column>
<column name="i_fu_114_p2">+, 0, 0, 9, 2, 1</column>
<column name="j_fu_126_p2">+, 0, 0, 15, 6, 1</column>
<column name="k_fu_158_p2">+, 0, 0, 15, 6, 1</column>
<column name="icmp_ln11_fu_108_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln13_fu_120_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="icmp_ln15_fu_152_p2">icmp, 0, 0, 11, 6, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="i_0_reg_57">9, 2, 2, 4</column>
<column name="j_0_reg_80">9, 2, 6, 12</column>
<column name="k_0_reg_91">9, 2, 6, 12</column>
<column name="phi_mul_reg_68">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln11_reg_178">8, 0, 8, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="i_0_reg_57">2, 0, 2, 0</column>
<column name="i_reg_186">2, 0, 2, 0</column>
<column name="j_0_reg_80">6, 0, 6, 0</column>
<column name="j_reg_194">6, 0, 6, 0</column>
<column name="k_0_reg_91">6, 0, 6, 0</column>
<column name="k_reg_207">6, 0, 6, 0</column>
<column name="mul_ln19_reg_199">13, 0, 13, 0</column>
<column name="phi_mul_reg_68">8, 0, 8, 0</column>
<column name="zext_ln19_6_reg_212">13, 0, 64, 51</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pad&lt;3, 51, 0&gt;9, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pad&lt;3, 51, 0&gt;9, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pad&lt;3, 51, 0&gt;9, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pad&lt;3, 51, 0&gt;9, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pad&lt;3, 51, 0&gt;9, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pad&lt;3, 51, 0&gt;9, return value</column>
<column name="input_r_address0">out, 13, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 13, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
