The total number of ir is:22
Line	Instruction
   0	INC 0,0,6
   1	LIT R[0],0,6
   2	STO R[0],0,4
   3	LOD R[0],0,4
   4	LIT R[1],0,0
   5	GTR R[0],R[0],R[1]
   6	JPC R[0],0,17
   7	LOD R[0],0,4
   8	MUL R[0],R[0],R[0]
   9	STO R[0],0,5
  10	LOD R[0],0,4
  11	LIT R[1],0,1
  12	SUB R[0],R[0],R[1]
  13	STO R[0],0,4
  14	LOD R[0],0,5
  15	SIO R[0],0,1
  16	JMP 0,0,3
  17	LOD R[0],0,4
  18	SIO R[0],0,1
  19	LOD R[0],0,5
  20	SIO R[0],0,1
  21	RTN 0,0,0

The initial state of Virtual machine is:
Line OP   R  L  M	PC BP SP
   0 NUL  0  0  0	 0  1  0	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[1]={0}	
The total number of ir is:22
Line OP  R  L  M	Line	Instruction
   0  6  0  0  6	   0	INC 0,0,6
   1  1  0  0  6	   1	LIT R[0],0,6
   2  4  0  0  4	   2	STO R[0],0,4
   3  3  0  0  4	   3	LOD R[0],0,4
   4  1  1  0  0	   4	LIT R[1],0,0
   5 23  0  0  1	   5	GTR R[0],R[0],R[1]
   6  8  0  0 17	   6	JPC R[0],0,17
   7  3  0  0  4	   7	LOD R[0],0,4
   8 15  0  0  0	   8	MUL R[0],R[0],R[0]
   9  4  0  0  5	   9	STO R[0],0,5
  10  3  0  0  4	  10	LOD R[0],0,4
  11  1  1  0  1	  11	LIT R[1],0,1
  12 14  0  0  1	  12	SUB R[0],R[0],R[1]
  13  4  0  0  4	  13	STO R[0],0,4
  14  3  0  0  5	  14	LOD R[0],0,5
  15  9  0  0  1	  15	SIO R[0],0,1
  16  7  0  0  3	  16	JMP 0,0,3
  17  3  0  0  4	  17	LOD R[0],0,4
  18  9  0  0  1	  18	SIO R[0],0,1
  19  3  0  0  5	  19	LOD R[0],0,5
  20  9  0  0  1	  20	SIO R[0],0,1
  21  2  0  0  0	  21	RTN 0,0,0

Line	Idx OP	 R	L  M	PC BP SP
   1     0 INC  0  0  6	 1  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
   2     1 LIT  0  0  6	 2  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
   3     2 STO  0  0  4	 3  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   4     3 LOD  0  0  4	 4  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   5     4 LIT  1  0  0	 5  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   6     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   7     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   8     7 LOD  0  0  4	 8  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   9     8 MUL  0  0  0	 9  1  6	Register[16]={36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
  10     9 STO  0  0  5	10  1  6	Register[16]={36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
  11    10 LOD  0  0  4	11  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
  12    11 LIT  1  0  1	12  1  6	Register[16]={6 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
  13    12 SUB  0  0  1	13  1  6	Register[16]={5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
  14    13 STO  0  0  4	14  1  6	Register[16]={5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  15    14 LOD  0  0  5	15  1  6	Register[16]={36 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  16    15 SIO  0  0  1	16  1  6	Register[16]={36 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  17    16 JMP  0  0  3	 3  1  6	Register[16]={36 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  18     3 LOD  0  0  4	 4  1  6	Register[16]={5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  19     4 LIT  1  0  0	 5  1  6	Register[16]={5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  20     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  21     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  22     7 LOD  0  0  4	 8  1  6	Register[16]={5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  23     8 MUL  0  0  0	 9  1  6	Register[16]={25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  24     9 STO  0  0  5	10  1  6	Register[16]={25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  25    10 LOD  0  0  4	11  1  6	Register[16]={5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  26    11 LIT  1  0  1	12  1  6	Register[16]={5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  27    12 SUB  0  0  1	13  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  28    13 STO  0  0  4	14  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  29    14 LOD  0  0  5	15  1  6	Register[16]={25 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  30    15 SIO  0  0  1	16  1  6	Register[16]={25 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  31    16 JMP  0  0  3	 3  1  6	Register[16]={25 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  32     3 LOD  0  0  4	 4  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  33     4 LIT  1  0  0	 5  1  6	Register[16]={4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  34     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  35     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  36     7 LOD  0  0  4	 8  1  6	Register[16]={4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  37     8 MUL  0  0  0	 9  1  6	Register[16]={16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  38     9 STO  0  0  5	10  1  6	Register[16]={16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  39    10 LOD  0  0  4	11  1  6	Register[16]={4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  40    11 LIT  1  0  1	12  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  41    12 SUB  0  0  1	13  1  6	Register[16]={3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  42    13 STO  0  0  4	14  1  6	Register[16]={3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  43    14 LOD  0  0  5	15  1  6	Register[16]={16 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  44    15 SIO  0  0  1	16  1  6	Register[16]={16 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  45    16 JMP  0  0  3	 3  1  6	Register[16]={16 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  46     3 LOD  0  0  4	 4  1  6	Register[16]={3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  47     4 LIT  1  0  0	 5  1  6	Register[16]={3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  48     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  49     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  50     7 LOD  0  0  4	 8  1  6	Register[16]={3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  51     8 MUL  0  0  0	 9  1  6	Register[16]={9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  52     9 STO  0  0  5	10  1  6	Register[16]={9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  53    10 LOD  0  0  4	11  1  6	Register[16]={3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  54    11 LIT  1  0  1	12  1  6	Register[16]={3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  55    12 SUB  0  0  1	13  1  6	Register[16]={2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  56    13 STO  0  0  4	14  1  6	Register[16]={2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  57    14 LOD  0  0  5	15  1  6	Register[16]={9 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  58    15 SIO  0  0  1	16  1  6	Register[16]={9 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  59    16 JMP  0  0  3	 3  1  6	Register[16]={9 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  60     3 LOD  0  0  4	 4  1  6	Register[16]={2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  61     4 LIT  1  0  0	 5  1  6	Register[16]={2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  62     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  63     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  64     7 LOD  0  0  4	 8  1  6	Register[16]={2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  65     8 MUL  0  0  0	 9  1  6	Register[16]={4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  66     9 STO  0  0  5	10  1  6	Register[16]={4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  67    10 LOD  0  0  4	11  1  6	Register[16]={2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  68    11 LIT  1  0  1	12  1  6	Register[16]={2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  69    12 SUB  0  0  1	13  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  70    13 STO  0  0  4	14  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  71    14 LOD  0  0  5	15  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  72    15 SIO  0  0  1	16  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  73    16 JMP  0  0  3	 3  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  74     3 LOD  0  0  4	 4  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  75     4 LIT  1  0  0	 5  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  76     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  77     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  78     7 LOD  0  0  4	 8  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  79     8 MUL  0  0  0	 9  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  80     9 STO  0  0  5	10  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  81    10 LOD  0  0  4	11  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  82    11 LIT  1  0  1	12  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  83    12 SUB  0  0  1	13  1  6	Register[16]={0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  84    13 STO  0  0  4	14  1  6	Register[16]={0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  85    14 LOD  0  0  5	15  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  86    15 SIO  0  0  1	16  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  87    16 JMP  0  0  3	 3  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  88     3 LOD  0  0  4	 4  1  6	Register[16]={0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  89     4 LIT  1  0  0	 5  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  90     5 GTR  0  0  1	 6  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  91     6 JPC  0  0 17	17  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  92    17 LOD  0  0  4	18  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  93    18 SIO  0  0  1	19  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  94    19 LOD  0  0  5	20  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  95    20 SIO  0  0  1	21  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  96    21 RTN  0  0  0	 0  1  0	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[1]={0}	
The total number of ir is:22
Line	Instruction
   0	INC 0,0,6
   1	LIT R[0],0,6
   2	STO R[0],0,4
   3	LOD R[0],0,4
   4	LIT R[1],0,0
   5	GTR R[0],R[0],R[1]
   6	JPC R[0],0,17
   7	LOD R[0],0,4
   8	MUL R[0],R[0],R[0]
   9	STO R[0],0,5
  10	LOD R[0],0,4
  11	LIT R[1],0,1
  12	SUB R[0],R[0],R[1]
  13	STO R[0],0,4
  14	LOD R[0],0,5
  15	SIO R[0],0,1
  16	JMP 0,0,3
  17	LOD R[0],0,4
  18	SIO R[0],0,1
  19	LOD R[0],0,5
  20	SIO R[0],0,1
  21	RTN 0,0,0

The initial state of Virtual machine is:
Line OP   R  L  M	PC BP SP
   0 NUL  0  0  0	 0  1  0	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[1]={0}	
The total number of ir is:22
Line OP  R  L  M	Line	Instruction
   0  6  0  0  6	   0	INC 0,0,6
   1  1  0  0  6	   1	LIT R[0],0,6
   2  4  0  0  4	   2	STO R[0],0,4
   3  3  0  0  4	   3	LOD R[0],0,4
   4  1  1  0  0	   4	LIT R[1],0,0
   5 23  0  0  1	   5	GTR R[0],R[0],R[1]
   6  8  0  0 17	   6	JPC R[0],0,17
   7  3  0  0  4	   7	LOD R[0],0,4
   8 15  0  0  0	   8	MUL R[0],R[0],R[0]
   9  4  0  0  5	   9	STO R[0],0,5
  10  3  0  0  4	  10	LOD R[0],0,4
  11  1  1  0  1	  11	LIT R[1],0,1
  12 14  0  0  1	  12	SUB R[0],R[0],R[1]
  13  4  0  0  4	  13	STO R[0],0,4
  14  3  0  0  5	  14	LOD R[0],0,5
  15  9  0  0  1	  15	SIO R[0],0,1
  16  7  0  0  3	  16	JMP 0,0,3
  17  3  0  0  4	  17	LOD R[0],0,4
  18  9  0  0  1	  18	SIO R[0],0,1
  19  3  0  0  5	  19	LOD R[0],0,5
  20  9  0  0  1	  20	SIO R[0],0,1
  21  2  0  0  0	  21	RTN 0,0,0

Line	Idx OP	 R	L  M	PC BP SP
   1     0 INC  0  0  6	 1  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
   2     1 LIT  0  0  6	 2  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
   3     2 STO  0  0  4	 3  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   4     3 LOD  0  0  4	 4  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   5     4 LIT  1  0  0	 5  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   6     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   7     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   8     7 LOD  0  0  4	 8  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   9     8 MUL  0  0  0	 9  1  6	Register[16]={36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
  10     9 STO  0  0  5	10  1  6	Register[16]={36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
  11    10 LOD  0  0  4	11  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
  12    11 LIT  1  0  1	12  1  6	Register[16]={6 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
  13    12 SUB  0  0  1	13  1  6	Register[16]={5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
  14    13 STO  0  0  4	14  1  6	Register[16]={5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  15    14 LOD  0  0  5	15  1  6	Register[16]={36 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  16    15 SIO  0  0  1	16  1  6	Register[16]={36 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  17    16 JMP  0  0  3	 3  1  6	Register[16]={36 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  18     3 LOD  0  0  4	 4  1  6	Register[16]={5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  19     4 LIT  1  0  0	 5  1  6	Register[16]={5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  20     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  21     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  22     7 LOD  0  0  4	 8  1  6	Register[16]={5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  23     8 MUL  0  0  0	 9  1  6	Register[16]={25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  24     9 STO  0  0  5	10  1  6	Register[16]={25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  25    10 LOD  0  0  4	11  1  6	Register[16]={5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  26    11 LIT  1  0  1	12  1  6	Register[16]={5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  27    12 SUB  0  0  1	13  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  28    13 STO  0  0  4	14  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  29    14 LOD  0  0  5	15  1  6	Register[16]={25 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  30    15 SIO  0  0  1	16  1  6	Register[16]={25 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  31    16 JMP  0  0  3	 3  1  6	Register[16]={25 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  32     3 LOD  0  0  4	 4  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  33     4 LIT  1  0  0	 5  1  6	Register[16]={4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  34     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  35     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  36     7 LOD  0  0  4	 8  1  6	Register[16]={4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  37     8 MUL  0  0  0	 9  1  6	Register[16]={16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  38     9 STO  0  0  5	10  1  6	Register[16]={16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  39    10 LOD  0  0  4	11  1  6	Register[16]={4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  40    11 LIT  1  0  1	12  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  41    12 SUB  0  0  1	13  1  6	Register[16]={3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  42    13 STO  0  0  4	14  1  6	Register[16]={3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  43    14 LOD  0  0  5	15  1  6	Register[16]={16 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  44    15 SIO  0  0  1	16  1  6	Register[16]={16 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  45    16 JMP  0  0  3	 3  1  6	Register[16]={16 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  46     3 LOD  0  0  4	 4  1  6	Register[16]={3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  47     4 LIT  1  0  0	 5  1  6	Register[16]={3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  48     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  49     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  50     7 LOD  0  0  4	 8  1  6	Register[16]={3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  51     8 MUL  0  0  0	 9  1  6	Register[16]={9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  52     9 STO  0  0  5	10  1  6	Register[16]={9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  53    10 LOD  0  0  4	11  1  6	Register[16]={3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  54    11 LIT  1  0  1	12  1  6	Register[16]={3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  55    12 SUB  0  0  1	13  1  6	Register[16]={2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  56    13 STO  0  0  4	14  1  6	Register[16]={2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  57    14 LOD  0  0  5	15  1  6	Register[16]={9 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  58    15 SIO  0  0  1	16  1  6	Register[16]={9 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  59    16 JMP  0  0  3	 3  1  6	Register[16]={9 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  60     3 LOD  0  0  4	 4  1  6	Register[16]={2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  61     4 LIT  1  0  0	 5  1  6	Register[16]={2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  62     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  63     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  64     7 LOD  0  0  4	 8  1  6	Register[16]={2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  65     8 MUL  0  0  0	 9  1  6	Register[16]={4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  66     9 STO  0  0  5	10  1  6	Register[16]={4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  67    10 LOD  0  0  4	11  1  6	Register[16]={2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  68    11 LIT  1  0  1	12  1  6	Register[16]={2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  69    12 SUB  0  0  1	13  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  70    13 STO  0  0  4	14  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  71    14 LOD  0  0  5	15  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  72    15 SIO  0  0  1	16  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  73    16 JMP  0  0  3	 3  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  74     3 LOD  0  0  4	 4  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  75     4 LIT  1  0  0	 5  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  76     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  77     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  78     7 LOD  0  0  4	 8  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  79     8 MUL  0  0  0	 9  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  80     9 STO  0  0  5	10  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  81    10 LOD  0  0  4	11  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  82    11 LIT  1  0  1	12  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  83    12 SUB  0  0  1	13  1  6	Register[16]={0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  84    13 STO  0  0  4	14  1  6	Register[16]={0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  85    14 LOD  0  0  5	15  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  86    15 SIO  0  0  1	16  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  87    16 JMP  0  0  3	 3  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  88     3 LOD  0  0  4	 4  1  6	Register[16]={0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  89     4 LIT  1  0  0	 5  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  90     5 GTR  0  0  1	 6  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  91     6 JPC  0  0 17	17  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  92    17 LOD  0  0  4	18  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  93    18 SIO  0  0  1	19  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  94    19 LOD  0  0  5	20  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  95    20 SIO  0  0  1	21  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  96    21 RTN  0  0  0	 0  1  0	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[1]={0}	
The total number of ir is:22
Line	Instruction
   0	INC 0,0,6
   1	LIT R[0],0,6
   2	STO R[0],0,4
   3	LOD R[0],0,4
   4	LIT R[1],0,0
   5	GTR R[0],R[0],R[1]
   6	JPC R[0],0,17
   7	LOD R[0],0,4
   8	MUL R[0],R[0],R[0]
   9	STO R[0],0,5
  10	LOD R[0],0,4
  11	LIT R[1],0,1
  12	SUB R[0],R[0],R[1]
  13	STO R[0],0,4
  14	LOD R[0],0,5
  15	SIO R[0],0,1
  16	JMP 0,0,3
  17	LOD R[0],0,4
  18	SIO R[0],0,1
  19	LOD R[0],0,5
  20	SIO R[0],0,1
  21	RTN 0,0,0

The initial state of Virtual machine is:
Line OP   R  L  M	PC BP SP
   0 NUL  0  0  0	 0  1  0	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[1]={0}	
The total number of ir is:22
Line OP  R  L  M	Line	Instruction
   0  6  0  0  6	   0	INC 0,0,6
   1  1  0  0  6	   1	LIT R[0],0,6
   2  4  0  0  4	   2	STO R[0],0,4
   3  3  0  0  4	   3	LOD R[0],0,4
   4  1  1  0  0	   4	LIT R[1],0,0
   5 23  0  0  1	   5	GTR R[0],R[0],R[1]
   6  8  0  0 17	   6	JPC R[0],0,17
   7  3  0  0  4	   7	LOD R[0],0,4
   8 15  0  0  0	   8	MUL R[0],R[0],R[0]
   9  4  0  0  5	   9	STO R[0],0,5
  10  3  0  0  4	  10	LOD R[0],0,4
  11  1  1  0  1	  11	LIT R[1],0,1
  12 14  0  0  1	  12	SUB R[0],R[0],R[1]
  13  4  0  0  4	  13	STO R[0],0,4
  14  3  0  0  5	  14	LOD R[0],0,5
  15  9  0  0  1	  15	SIO R[0],0,1
  16  7  0  0  3	  16	JMP 0,0,3
  17  3  0  0  4	  17	LOD R[0],0,4
  18  9  0  0  1	  18	SIO R[0],0,1
  19  3  0  0  5	  19	LOD R[0],0,5
  20  9  0  0  1	  20	SIO R[0],0,1
  21  2  0  0  0	  21	RTN 0,0,0

Line	Idx OP	 R	L  M	PC BP SP
   1     0 INC  0  0  6	 1  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
   2     1 LIT  0  0  6	 2  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
   3     2 STO  0  0  4	 3  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   4     3 LOD  0  0  4	 4  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   5     4 LIT  1  0  0	 5  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   6     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   7     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   8     7 LOD  0  0  4	 8  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   9     8 MUL  0  0  0	 9  1  6	Register[16]={36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
  10     9 STO  0  0  5	10  1  6	Register[16]={36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
  11    10 LOD  0  0  4	11  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
  12    11 LIT  1  0  1	12  1  6	Register[16]={6 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
  13    12 SUB  0  0  1	13  1  6	Register[16]={5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
  14    13 STO  0  0  4	14  1  6	Register[16]={5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  15    14 LOD  0  0  5	15  1  6	Register[16]={36 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  16    15 SIO  0  0  1	16  1  6	Register[16]={36 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  17    16 JMP  0  0  3	 3  1  6	Register[16]={36 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  18     3 LOD  0  0  4	 4  1  6	Register[16]={5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  19     4 LIT  1  0  0	 5  1  6	Register[16]={5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  20     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  21     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  22     7 LOD  0  0  4	 8  1  6	Register[16]={5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  23     8 MUL  0  0  0	 9  1  6	Register[16]={25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  24     9 STO  0  0  5	10  1  6	Register[16]={25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  25    10 LOD  0  0  4	11  1  6	Register[16]={5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  26    11 LIT  1  0  1	12  1  6	Register[16]={5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  27    12 SUB  0  0  1	13  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  28    13 STO  0  0  4	14  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  29    14 LOD  0  0  5	15  1  6	Register[16]={25 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  30    15 SIO  0  0  1	16  1  6	Register[16]={25 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  31    16 JMP  0  0  3	 3  1  6	Register[16]={25 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  32     3 LOD  0  0  4	 4  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  33     4 LIT  1  0  0	 5  1  6	Register[16]={4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  34     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  35     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  36     7 LOD  0  0  4	 8  1  6	Register[16]={4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  37     8 MUL  0  0  0	 9  1  6	Register[16]={16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  38     9 STO  0  0  5	10  1  6	Register[16]={16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  39    10 LOD  0  0  4	11  1  6	Register[16]={4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  40    11 LIT  1  0  1	12  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  41    12 SUB  0  0  1	13  1  6	Register[16]={3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  42    13 STO  0  0  4	14  1  6	Register[16]={3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  43    14 LOD  0  0  5	15  1  6	Register[16]={16 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  44    15 SIO  0  0  1	16  1  6	Register[16]={16 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  45    16 JMP  0  0  3	 3  1  6	Register[16]={16 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  46     3 LOD  0  0  4	 4  1  6	Register[16]={3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  47     4 LIT  1  0  0	 5  1  6	Register[16]={3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  48     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  49     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  50     7 LOD  0  0  4	 8  1  6	Register[16]={3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  51     8 MUL  0  0  0	 9  1  6	Register[16]={9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  52     9 STO  0  0  5	10  1  6	Register[16]={9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  53    10 LOD  0  0  4	11  1  6	Register[16]={3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  54    11 LIT  1  0  1	12  1  6	Register[16]={3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  55    12 SUB  0  0  1	13  1  6	Register[16]={2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  56    13 STO  0  0  4	14  1  6	Register[16]={2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  57    14 LOD  0  0  5	15  1  6	Register[16]={9 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  58    15 SIO  0  0  1	16  1  6	Register[16]={9 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  59    16 JMP  0  0  3	 3  1  6	Register[16]={9 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  60     3 LOD  0  0  4	 4  1  6	Register[16]={2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  61     4 LIT  1  0  0	 5  1  6	Register[16]={2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  62     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  63     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  64     7 LOD  0  0  4	 8  1  6	Register[16]={2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  65     8 MUL  0  0  0	 9  1  6	Register[16]={4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  66     9 STO  0  0  5	10  1  6	Register[16]={4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  67    10 LOD  0  0  4	11  1  6	Register[16]={2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  68    11 LIT  1  0  1	12  1  6	Register[16]={2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  69    12 SUB  0  0  1	13  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  70    13 STO  0  0  4	14  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  71    14 LOD  0  0  5	15  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  72    15 SIO  0  0  1	16  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  73    16 JMP  0  0  3	 3  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  74     3 LOD  0  0  4	 4  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  75     4 LIT  1  0  0	 5  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  76     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  77     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  78     7 LOD  0  0  4	 8  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  79     8 MUL  0  0  0	 9  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  80     9 STO  0  0  5	10  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  81    10 LOD  0  0  4	11  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  82    11 LIT  1  0  1	12  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  83    12 SUB  0  0  1	13  1  6	Register[16]={0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  84    13 STO  0  0  4	14  1  6	Register[16]={0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  85    14 LOD  0  0  5	15  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  86    15 SIO  0  0  1	16  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  87    16 JMP  0  0  3	 3  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  88     3 LOD  0  0  4	 4  1  6	Register[16]={0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  89     4 LIT  1  0  0	 5  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  90     5 GTR  0  0  1	 6  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  91     6 JPC  0  0 17	17  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  92    17 LOD  0  0  4	18  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  93    18 SIO  0  0  1	19  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  94    19 LOD  0  0  5	20  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  95    20 SIO  0  0  1	21  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  96    21 RTN  0  0  0	 0  1  0	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[1]={0}	
The total number of ir is:22
Line	Instruction
   0	INC 0,0,6
   1	LIT R[0],0,6
   2	STO R[0],0,4
   3	LOD R[0],0,4
   4	LIT R[1],0,0
   5	GTR R[0],R[0],R[1]
   6	JPC R[0],0,17
   7	LOD R[0],0,4
   8	MUL R[0],R[0],R[0]
   9	STO R[0],0,5
  10	LOD R[0],0,4
  11	LIT R[1],0,1
  12	SUB R[0],R[0],R[1]
  13	STO R[0],0,4
  14	LOD R[0],0,5
  15	SIO R[0],0,1
  16	JMP 0,0,3
  17	LOD R[0],0,4
  18	SIO R[0],0,1
  19	LOD R[0],0,5
  20	SIO R[0],0,1
  21	RTN 0,0,0

The initial state of Virtual machine is:
Line OP   R  L  M	PC BP SP
   0 NUL  0  0  0	 0  1  0	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[1]={0}	
The total number of ir is:22
Line OP  R  L  M	Line	Instruction
   0  6  0  0  6	   0	INC 0,0,6
   1  1  0  0  6	   1	LIT R[0],0,6
   2  4  0  0  4	   2	STO R[0],0,4
   3  3  0  0  4	   3	LOD R[0],0,4
   4  1  1  0  0	   4	LIT R[1],0,0
   5 23  0  0  1	   5	GTR R[0],R[0],R[1]
   6  8  0  0 17	   6	JPC R[0],0,17
   7  3  0  0  4	   7	LOD R[0],0,4
   8 15  0  0  0	   8	MUL R[0],R[0],R[0]
   9  4  0  0  5	   9	STO R[0],0,5
  10  3  0  0  4	  10	LOD R[0],0,4
  11  1  1  0  1	  11	LIT R[1],0,1
  12 14  0  0  1	  12	SUB R[0],R[0],R[1]
  13  4  0  0  4	  13	STO R[0],0,4
  14  3  0  0  5	  14	LOD R[0],0,5
  15  9  0  0  1	  15	SIO R[0],0,1
  16  7  0  0  3	  16	JMP 0,0,3
  17  3  0  0  4	  17	LOD R[0],0,4
  18  9  0  0  1	  18	SIO R[0],0,1
  19  3  0  0  5	  19	LOD R[0],0,5
  20  9  0  0  1	  20	SIO R[0],0,1
  21  2  0  0  0	  21	RTN 0,0,0

Line	Idx OP	 R	L  M	PC BP SP
   1     0 INC  0  0  6	 1  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
   2     1 LIT  0  0  6	 2  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
   3     2 STO  0  0  4	 3  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   4     3 LOD  0  0  4	 4  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   5     4 LIT  1  0  0	 5  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   6     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   7     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   8     7 LOD  0  0  4	 8  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
   9     8 MUL  0  0  0	 9  1  6	Register[16]={36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
  10     9 STO  0  0  5	10  1  6	Register[16]={36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
  11    10 LOD  0  0  4	11  1  6	Register[16]={6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
  12    11 LIT  1  0  1	12  1  6	Register[16]={6 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
  13    12 SUB  0  0  1	13  1  6	Register[16]={5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 6}	
  14    13 STO  0  0  4	14  1  6	Register[16]={5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  15    14 LOD  0  0  5	15  1  6	Register[16]={36 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  16    15 SIO  0  0  1	16  1  6	Register[16]={36 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  17    16 JMP  0  0  3	 3  1  6	Register[16]={36 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  18     3 LOD  0  0  4	 4  1  6	Register[16]={5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  19     4 LIT  1  0  0	 5  1  6	Register[16]={5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  20     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  21     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  22     7 LOD  0  0  4	 8  1  6	Register[16]={5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  23     8 MUL  0  0  0	 9  1  6	Register[16]={25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  24     9 STO  0  0  5	10  1  6	Register[16]={25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  25    10 LOD  0  0  4	11  1  6	Register[16]={5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  26    11 LIT  1  0  1	12  1  6	Register[16]={5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  27    12 SUB  0  0  1	13  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 5}	
  28    13 STO  0  0  4	14  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  29    14 LOD  0  0  5	15  1  6	Register[16]={25 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  30    15 SIO  0  0  1	16  1  6	Register[16]={25 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  31    16 JMP  0  0  3	 3  1  6	Register[16]={25 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  32     3 LOD  0  0  4	 4  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  33     4 LIT  1  0  0	 5  1  6	Register[16]={4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  34     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  35     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  36     7 LOD  0  0  4	 8  1  6	Register[16]={4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  37     8 MUL  0  0  0	 9  1  6	Register[16]={16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  38     9 STO  0  0  5	10  1  6	Register[16]={16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  39    10 LOD  0  0  4	11  1  6	Register[16]={4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  40    11 LIT  1  0  1	12  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  41    12 SUB  0  0  1	13  1  6	Register[16]={3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 4}	
  42    13 STO  0  0  4	14  1  6	Register[16]={3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  43    14 LOD  0  0  5	15  1  6	Register[16]={16 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  44    15 SIO  0  0  1	16  1  6	Register[16]={16 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  45    16 JMP  0  0  3	 3  1  6	Register[16]={16 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  46     3 LOD  0  0  4	 4  1  6	Register[16]={3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  47     4 LIT  1  0  0	 5  1  6	Register[16]={3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  48     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  49     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  50     7 LOD  0  0  4	 8  1  6	Register[16]={3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  51     8 MUL  0  0  0	 9  1  6	Register[16]={9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  52     9 STO  0  0  5	10  1  6	Register[16]={9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  53    10 LOD  0  0  4	11  1  6	Register[16]={3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  54    11 LIT  1  0  1	12  1  6	Register[16]={3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  55    12 SUB  0  0  1	13  1  6	Register[16]={2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 3}	
  56    13 STO  0  0  4	14  1  6	Register[16]={2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  57    14 LOD  0  0  5	15  1  6	Register[16]={9 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  58    15 SIO  0  0  1	16  1  6	Register[16]={9 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  59    16 JMP  0  0  3	 3  1  6	Register[16]={9 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  60     3 LOD  0  0  4	 4  1  6	Register[16]={2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  61     4 LIT  1  0  0	 5  1  6	Register[16]={2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  62     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  63     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  64     7 LOD  0  0  4	 8  1  6	Register[16]={2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  65     8 MUL  0  0  0	 9  1  6	Register[16]={4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  66     9 STO  0  0  5	10  1  6	Register[16]={4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  67    10 LOD  0  0  4	11  1  6	Register[16]={2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  68    11 LIT  1  0  1	12  1  6	Register[16]={2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  69    12 SUB  0  0  1	13  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 2}	
  70    13 STO  0  0  4	14  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  71    14 LOD  0  0  5	15  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  72    15 SIO  0  0  1	16  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  73    16 JMP  0  0  3	 3  1  6	Register[16]={4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  74     3 LOD  0  0  4	 4  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  75     4 LIT  1  0  0	 5  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  76     5 GTR  0  0  1	 6  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  77     6 JPC  0  0 17	 7  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  78     7 LOD  0  0  4	 8  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  79     8 MUL  0  0  0	 9  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  80     9 STO  0  0  5	10  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  81    10 LOD  0  0  4	11  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  82    11 LIT  1  0  1	12  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  83    12 SUB  0  0  1	13  1  6	Register[16]={0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 1}	
  84    13 STO  0  0  4	14  1  6	Register[16]={0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  85    14 LOD  0  0  5	15  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  86    15 SIO  0  0  1	16  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  87    16 JMP  0  0  3	 3  1  6	Register[16]={1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  88     3 LOD  0  0  4	 4  1  6	Register[16]={0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  89     4 LIT  1  0  0	 5  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  90     5 GTR  0  0  1	 6  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  91     6 JPC  0  0 17	17  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  92    17 LOD  0  0  4	18  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  93    18 SIO  0  0  1	19  1  6	Register[16]={0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  94    19 LOD  0  0  5	20  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  95    20 SIO  0  0  1	21  1  6	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[6]={0 0 0 0 0 0}	
  96    21 RTN  0  0  0	 0  1  0	Register[16]={1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}	Stack[1]={0}	
