#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000186cc5b4680 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000186cc61af70 .scope module, "z_monocicle_tb" "z_monocicle_tb" 3 3;
 .timescale -9 -12;
v00000186cc66a090_0 .var "CLK", 0 0;
v00000186cc66abd0_0 .var "RST", 0 0;
S_00000186cc61b100 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 38, 3 38 0, S_00000186cc61af70;
 .timescale -9 -12;
v00000186cc6092b0_0 .var/i "i", 31 0;
S_00000186cc5cffa0 .scope module, "monocicle_prueba" "monocicle" 3 7, 4 12 0, S_00000186cc61af70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
v00000186cc666e40_0 .net "ALUtoAND", 0 0, v00000186cc608e50_0;  1 drivers
v00000186cc665900_0 .net "ALUtodata_mem", 63 0, v00000186cc608ef0_0;  1 drivers
v00000186cc666ee0_0 .net "ANDtomux2", 0 0, L_00000186cc606590;  1 drivers
v00000186cc665f40_0 .net "CLK", 0 0, v00000186cc66a090_0;  1 drivers
v00000186cc666120_0 .net "PCtoInst_mem", 63 0, v00000186cc609710_0;  1 drivers
v00000186cc6675c0_0 .net "RST", 0 0, v00000186cc66abd0_0;  1 drivers
v00000186cc666f80_0 .net *"_ivl_15", 0 0, L_00000186cc66af90;  1 drivers
v00000186cc667660_0 .net *"_ivl_17", 2 0, L_00000186cc66a3b0;  1 drivers
v00000186cc6670c0_0 .net *"_ivl_19", 6 0, L_00000186cc66bad0;  1 drivers
L_00000186cc6f21c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000186cc667700_0 .net/2u *"_ivl_6", 1 0, L_00000186cc6f21c8;  1 drivers
v00000186cc666620_0 .net *"_ivl_9", 61 0, L_00000186cc66aef0;  1 drivers
v00000186cc666940_0 .net "adder1tomux2", 63 0, L_00000186cc66ad10;  1 drivers
v00000186cc666da0_0 .net "adder2tomux2", 63 0, L_00000186cc66b490;  1 drivers
v00000186cc6661c0_0 .net "data_memtomux3", 63 0, v00000186cc65b7d0_0;  1 drivers
v00000186cc665c20_0 .net "decotoALU", 3 0, v00000186cc65c090_0;  1 drivers
v00000186cc665860_0 .net "decotoAND", 0 0, v00000186cc65add0_0;  1 drivers
v00000186cc6659a0_0 .net "decotodatamem", 0 0, v00000186cc65b2d0_0;  1 drivers
v00000186cc666bc0_0 .net "decotomux1", 0 0, v00000186cc65c4f0_0;  1 drivers
v00000186cc667160_0 .net "decotomux3", 0 0, v00000186cc65abf0_0;  1 drivers
v00000186cc6672a0_0 .net "decotoreg", 0 0, v00000186cc65ae70_0;  1 drivers
v00000186cc666a80_0 .net "immgentomux1", 63 0, v00000186cc667520_0;  1 drivers
v00000186cc665cc0_0 .net "instruction", 31 0, v00000186cc65ac90_0;  1 drivers
v00000186cc665a40_0 .net "mux1toALU", 63 0, v00000186cc65baf0_0;  1 drivers
v00000186cc6666c0_0 .net "mux2toPC", 63 0, v00000186cc65b0f0_0;  1 drivers
v00000186cc6663a0_0 .net "mux3toreg", 63 0, v00000186cc65b410_0;  1 drivers
v00000186cc666760_0 .net "regtoALU", 63 0, L_00000186cc66b530;  1 drivers
v00000186cc665d60_0 .net "regtomux1", 63 0, L_00000186cc66a130;  1 drivers
L_00000186cc66bdf0 .part v00000186cc65ac90_0, 15, 5;
L_00000186cc66a310 .part v00000186cc65ac90_0, 20, 5;
L_00000186cc66a950 .part v00000186cc65ac90_0, 7, 5;
L_00000186cc66aef0 .part v00000186cc609710_0, 2, 62;
L_00000186cc66a9f0 .concat [ 62 2 0 0], L_00000186cc66aef0, L_00000186cc6f21c8;
L_00000186cc66af90 .part v00000186cc65ac90_0, 30, 1;
L_00000186cc66a3b0 .part v00000186cc65ac90_0, 12, 3;
L_00000186cc66bad0 .part v00000186cc65ac90_0, 0, 7;
L_00000186cc66b170 .concat [ 7 3 1 0], L_00000186cc66bad0, L_00000186cc66a3b0, L_00000186cc66af90;
S_00000186cc5d0130 .scope module, "ALU_mono" "ALU" 4 24, 5 1 0, S_00000186cc5cffa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 4 "ALU_operation";
    .port_info 3 /OUTPUT 64 "ALU_result";
    .port_info 4 /OUTPUT 1 "zero";
v00000186cc609670_0 .net "A", 63 0, L_00000186cc66b530;  alias, 1 drivers
v00000186cc609c10_0 .net "ALU_operation", 3 0, v00000186cc65c090_0;  alias, 1 drivers
v00000186cc608ef0_0 .var "ALU_result", 63 0;
v00000186cc609850_0 .net "B", 63 0, v00000186cc65baf0_0;  alias, 1 drivers
v00000186cc608e50_0 .var "zero", 0 0;
E_00000186cc60a960 .event anyedge, v00000186cc609c10_0, v00000186cc609670_0, v00000186cc609850_0, v00000186cc608ef0_0;
S_00000186cc5c54f0 .scope module, "PC_mono" "PC" 4 41, 6 1 0, S_00000186cc5cffa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 64 "IN";
    .port_info 3 /OUTPUT 64 "OUT";
v00000186cc608db0_0 .net "IN", 63 0, v00000186cc65b0f0_0;  alias, 1 drivers
v00000186cc609710_0 .var "OUT", 63 0;
v00000186cc6090d0_0 .net "clk", 0 0, v00000186cc66a090_0;  alias, 1 drivers
v00000186cc609170_0 .net "rst", 0 0, v00000186cc66abd0_0;  alias, 1 drivers
E_00000186cc60ac60 .event posedge, v00000186cc6090d0_0;
S_00000186cc5c5680 .scope module, "adder1" "adder" 4 43, 7 1 0, S_00000186cc5cffa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "Q";
v00000186cc65c3b0_0 .net "A", 63 0, v00000186cc609710_0;  alias, 1 drivers
L_00000186cc6f2210 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000186cc65b550_0 .net "B", 63 0, L_00000186cc6f2210;  1 drivers
v00000186cc65ab50_0 .net "Q", 63 0, L_00000186cc66ad10;  alias, 1 drivers
L_00000186cc66ad10 .arith/sum 64, v00000186cc609710_0, L_00000186cc6f2210;
S_00000186cc5c15e0 .scope module, "adder2" "adder" 4 45, 7 1 0, S_00000186cc5cffa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "Q";
v00000186cc65a8d0_0 .net "A", 63 0, v00000186cc609710_0;  alias, 1 drivers
v00000186cc65bff0_0 .net "B", 63 0, v00000186cc667520_0;  alias, 1 drivers
v00000186cc65aab0_0 .net "Q", 63 0, L_00000186cc66b490;  alias, 1 drivers
L_00000186cc66b490 .arith/sum 64, v00000186cc609710_0, v00000186cc667520_0;
S_00000186cc5c1770 .scope module, "control_mono" "control" 4 47, 8 1 0, S_00000186cc5cffa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemtoReg";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 4 "ALUOp";
P_00000186cc3dba10 .param/l "arit_op" 1 8 10, C4<0110011>;
P_00000186cc3dba48 .param/l "beq_op" 1 8 9, C4<1100011>;
P_00000186cc3dba80 .param/l "lw_op" 1 8 12, C4<0000011>;
P_00000186cc3dbab8 .param/l "sw_op" 1 8 11, C4<0100011>;
v00000186cc65c090_0 .var "ALUOp", 3 0;
v00000186cc65c4f0_0 .var "ALUSrc", 0 0;
v00000186cc65add0_0 .var "Branch", 0 0;
v00000186cc65b2d0_0 .var "MemWrite", 0 0;
v00000186cc65abf0_0 .var "MemtoReg", 0 0;
v00000186cc65ae70_0 .var "RegWrite", 0 0;
v00000186cc65b5f0_0 .net "instruction", 10 0, L_00000186cc66b170;  1 drivers
E_00000186cc60a2e0 .event anyedge, v00000186cc65b5f0_0;
S_00000186cc5e14e0 .scope module, "data_mono" "data_mem" 4 26, 9 1 0, S_00000186cc5cffa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wrt_en";
    .port_info 3 /INPUT 64 "address";
    .port_info 4 /INPUT 64 "write_data";
    .port_info 5 /OUTPUT 64 "read_data";
v00000186cc65c450_0 .net "address", 63 0, v00000186cc608ef0_0;  alias, 1 drivers
v00000186cc65ba50_0 .net "clk", 0 0, v00000186cc66a090_0;  alias, 1 drivers
v00000186cc65b690_0 .var/i "i", 31 0;
v00000186cc65bcd0 .array "memory", 0 63, 7 0;
v00000186cc65b7d0_0 .var "read_data", 63 0;
v00000186cc65bd70_0 .net "rst", 0 0, v00000186cc66abd0_0;  alias, 1 drivers
v00000186cc65a970_0 .net "write_data", 63 0, L_00000186cc66a130;  alias, 1 drivers
v00000186cc65c130_0 .net "wrt_en", 0 0, v00000186cc65b2d0_0;  alias, 1 drivers
v00000186cc65bcd0_0 .array/port v00000186cc65bcd0, 0;
v00000186cc65bcd0_1 .array/port v00000186cc65bcd0, 1;
v00000186cc65bcd0_2 .array/port v00000186cc65bcd0, 2;
E_00000186cc60a920/0 .event anyedge, v00000186cc608ef0_0, v00000186cc65bcd0_0, v00000186cc65bcd0_1, v00000186cc65bcd0_2;
v00000186cc65bcd0_3 .array/port v00000186cc65bcd0, 3;
v00000186cc65bcd0_4 .array/port v00000186cc65bcd0, 4;
v00000186cc65bcd0_5 .array/port v00000186cc65bcd0, 5;
v00000186cc65bcd0_6 .array/port v00000186cc65bcd0, 6;
E_00000186cc60a920/1 .event anyedge, v00000186cc65bcd0_3, v00000186cc65bcd0_4, v00000186cc65bcd0_5, v00000186cc65bcd0_6;
v00000186cc65bcd0_7 .array/port v00000186cc65bcd0, 7;
v00000186cc65bcd0_8 .array/port v00000186cc65bcd0, 8;
v00000186cc65bcd0_9 .array/port v00000186cc65bcd0, 9;
v00000186cc65bcd0_10 .array/port v00000186cc65bcd0, 10;
E_00000186cc60a920/2 .event anyedge, v00000186cc65bcd0_7, v00000186cc65bcd0_8, v00000186cc65bcd0_9, v00000186cc65bcd0_10;
v00000186cc65bcd0_11 .array/port v00000186cc65bcd0, 11;
v00000186cc65bcd0_12 .array/port v00000186cc65bcd0, 12;
v00000186cc65bcd0_13 .array/port v00000186cc65bcd0, 13;
v00000186cc65bcd0_14 .array/port v00000186cc65bcd0, 14;
E_00000186cc60a920/3 .event anyedge, v00000186cc65bcd0_11, v00000186cc65bcd0_12, v00000186cc65bcd0_13, v00000186cc65bcd0_14;
v00000186cc65bcd0_15 .array/port v00000186cc65bcd0, 15;
v00000186cc65bcd0_16 .array/port v00000186cc65bcd0, 16;
v00000186cc65bcd0_17 .array/port v00000186cc65bcd0, 17;
v00000186cc65bcd0_18 .array/port v00000186cc65bcd0, 18;
E_00000186cc60a920/4 .event anyedge, v00000186cc65bcd0_15, v00000186cc65bcd0_16, v00000186cc65bcd0_17, v00000186cc65bcd0_18;
v00000186cc65bcd0_19 .array/port v00000186cc65bcd0, 19;
v00000186cc65bcd0_20 .array/port v00000186cc65bcd0, 20;
v00000186cc65bcd0_21 .array/port v00000186cc65bcd0, 21;
v00000186cc65bcd0_22 .array/port v00000186cc65bcd0, 22;
E_00000186cc60a920/5 .event anyedge, v00000186cc65bcd0_19, v00000186cc65bcd0_20, v00000186cc65bcd0_21, v00000186cc65bcd0_22;
v00000186cc65bcd0_23 .array/port v00000186cc65bcd0, 23;
v00000186cc65bcd0_24 .array/port v00000186cc65bcd0, 24;
v00000186cc65bcd0_25 .array/port v00000186cc65bcd0, 25;
v00000186cc65bcd0_26 .array/port v00000186cc65bcd0, 26;
E_00000186cc60a920/6 .event anyedge, v00000186cc65bcd0_23, v00000186cc65bcd0_24, v00000186cc65bcd0_25, v00000186cc65bcd0_26;
v00000186cc65bcd0_27 .array/port v00000186cc65bcd0, 27;
v00000186cc65bcd0_28 .array/port v00000186cc65bcd0, 28;
v00000186cc65bcd0_29 .array/port v00000186cc65bcd0, 29;
v00000186cc65bcd0_30 .array/port v00000186cc65bcd0, 30;
E_00000186cc60a920/7 .event anyedge, v00000186cc65bcd0_27, v00000186cc65bcd0_28, v00000186cc65bcd0_29, v00000186cc65bcd0_30;
v00000186cc65bcd0_31 .array/port v00000186cc65bcd0, 31;
v00000186cc65bcd0_32 .array/port v00000186cc65bcd0, 32;
v00000186cc65bcd0_33 .array/port v00000186cc65bcd0, 33;
v00000186cc65bcd0_34 .array/port v00000186cc65bcd0, 34;
E_00000186cc60a920/8 .event anyedge, v00000186cc65bcd0_31, v00000186cc65bcd0_32, v00000186cc65bcd0_33, v00000186cc65bcd0_34;
v00000186cc65bcd0_35 .array/port v00000186cc65bcd0, 35;
v00000186cc65bcd0_36 .array/port v00000186cc65bcd0, 36;
v00000186cc65bcd0_37 .array/port v00000186cc65bcd0, 37;
v00000186cc65bcd0_38 .array/port v00000186cc65bcd0, 38;
E_00000186cc60a920/9 .event anyedge, v00000186cc65bcd0_35, v00000186cc65bcd0_36, v00000186cc65bcd0_37, v00000186cc65bcd0_38;
v00000186cc65bcd0_39 .array/port v00000186cc65bcd0, 39;
v00000186cc65bcd0_40 .array/port v00000186cc65bcd0, 40;
v00000186cc65bcd0_41 .array/port v00000186cc65bcd0, 41;
v00000186cc65bcd0_42 .array/port v00000186cc65bcd0, 42;
E_00000186cc60a920/10 .event anyedge, v00000186cc65bcd0_39, v00000186cc65bcd0_40, v00000186cc65bcd0_41, v00000186cc65bcd0_42;
v00000186cc65bcd0_43 .array/port v00000186cc65bcd0, 43;
v00000186cc65bcd0_44 .array/port v00000186cc65bcd0, 44;
v00000186cc65bcd0_45 .array/port v00000186cc65bcd0, 45;
v00000186cc65bcd0_46 .array/port v00000186cc65bcd0, 46;
E_00000186cc60a920/11 .event anyedge, v00000186cc65bcd0_43, v00000186cc65bcd0_44, v00000186cc65bcd0_45, v00000186cc65bcd0_46;
v00000186cc65bcd0_47 .array/port v00000186cc65bcd0, 47;
v00000186cc65bcd0_48 .array/port v00000186cc65bcd0, 48;
v00000186cc65bcd0_49 .array/port v00000186cc65bcd0, 49;
v00000186cc65bcd0_50 .array/port v00000186cc65bcd0, 50;
E_00000186cc60a920/12 .event anyedge, v00000186cc65bcd0_47, v00000186cc65bcd0_48, v00000186cc65bcd0_49, v00000186cc65bcd0_50;
v00000186cc65bcd0_51 .array/port v00000186cc65bcd0, 51;
v00000186cc65bcd0_52 .array/port v00000186cc65bcd0, 52;
v00000186cc65bcd0_53 .array/port v00000186cc65bcd0, 53;
v00000186cc65bcd0_54 .array/port v00000186cc65bcd0, 54;
E_00000186cc60a920/13 .event anyedge, v00000186cc65bcd0_51, v00000186cc65bcd0_52, v00000186cc65bcd0_53, v00000186cc65bcd0_54;
v00000186cc65bcd0_55 .array/port v00000186cc65bcd0, 55;
v00000186cc65bcd0_56 .array/port v00000186cc65bcd0, 56;
v00000186cc65bcd0_57 .array/port v00000186cc65bcd0, 57;
v00000186cc65bcd0_58 .array/port v00000186cc65bcd0, 58;
E_00000186cc60a920/14 .event anyedge, v00000186cc65bcd0_55, v00000186cc65bcd0_56, v00000186cc65bcd0_57, v00000186cc65bcd0_58;
v00000186cc65bcd0_59 .array/port v00000186cc65bcd0, 59;
v00000186cc65bcd0_60 .array/port v00000186cc65bcd0, 60;
v00000186cc65bcd0_61 .array/port v00000186cc65bcd0, 61;
v00000186cc65bcd0_62 .array/port v00000186cc65bcd0, 62;
E_00000186cc60a920/15 .event anyedge, v00000186cc65bcd0_59, v00000186cc65bcd0_60, v00000186cc65bcd0_61, v00000186cc65bcd0_62;
v00000186cc65bcd0_63 .array/port v00000186cc65bcd0, 63;
E_00000186cc60a920/16 .event anyedge, v00000186cc65bcd0_63;
E_00000186cc60a920 .event/or E_00000186cc60a920/0, E_00000186cc60a920/1, E_00000186cc60a920/2, E_00000186cc60a920/3, E_00000186cc60a920/4, E_00000186cc60a920/5, E_00000186cc60a920/6, E_00000186cc60a920/7, E_00000186cc60a920/8, E_00000186cc60a920/9, E_00000186cc60a920/10, E_00000186cc60a920/11, E_00000186cc60a920/12, E_00000186cc60a920/13, E_00000186cc60a920/14, E_00000186cc60a920/15, E_00000186cc60a920/16;
S_00000186cc5bbfa0 .scope module, "gate" "and1" 4 50, 10 1 0, S_00000186cc5cffa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "q";
L_00000186cc606590 .functor AND 1, v00000186cc65add0_0, v00000186cc608e50_0, C4<1>, C4<1>;
v00000186cc65c630_0 .net "a", 0 0, v00000186cc65add0_0;  alias, 1 drivers
v00000186cc65b730_0 .net "b", 0 0, v00000186cc608e50_0;  alias, 1 drivers
v00000186cc65b370_0 .net "q", 0 0, L_00000186cc606590;  alias, 1 drivers
S_00000186cc3dd650 .scope module, "inst_mono" "inst_mem" 4 39, 11 6 0, S_00000186cc5cffa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 64 "read_adr";
    .port_info 3 /OUTPUT 32 "instruction";
P_00000186cc611f20 .param/l "adr_in" 0 11 6, +C4<00000000000000000000000001000000>;
P_00000186cc611f58 .param/l "depth" 0 11 6, +C4<00000000000000000000000001010000>;
P_00000186cc611f90 .param/l "width" 0 11 6, +C4<00000000000000000000000000100000>;
v00000186cc65af10_0 .net "clk", 0 0, v00000186cc66a090_0;  alias, 1 drivers
v00000186cc65be10_0 .var/i "i", 31 0;
v00000186cc65ac90_0 .var "instruction", 31 0;
v00000186cc65b230 .array "memory", 0 79, 31 0;
v00000186cc65c590_0 .net "read_adr", 63 0, L_00000186cc66a9f0;  1 drivers
v00000186cc65c6d0_0 .net "rst", 0 0, v00000186cc66abd0_0;  alias, 1 drivers
v00000186cc65b230_0 .array/port v00000186cc65b230, 0;
v00000186cc65b230_1 .array/port v00000186cc65b230, 1;
v00000186cc65b230_2 .array/port v00000186cc65b230, 2;
E_00000186cc60b7e0/0 .event anyedge, v00000186cc65c590_0, v00000186cc65b230_0, v00000186cc65b230_1, v00000186cc65b230_2;
v00000186cc65b230_3 .array/port v00000186cc65b230, 3;
v00000186cc65b230_4 .array/port v00000186cc65b230, 4;
v00000186cc65b230_5 .array/port v00000186cc65b230, 5;
v00000186cc65b230_6 .array/port v00000186cc65b230, 6;
E_00000186cc60b7e0/1 .event anyedge, v00000186cc65b230_3, v00000186cc65b230_4, v00000186cc65b230_5, v00000186cc65b230_6;
v00000186cc65b230_7 .array/port v00000186cc65b230, 7;
v00000186cc65b230_8 .array/port v00000186cc65b230, 8;
v00000186cc65b230_9 .array/port v00000186cc65b230, 9;
v00000186cc65b230_10 .array/port v00000186cc65b230, 10;
E_00000186cc60b7e0/2 .event anyedge, v00000186cc65b230_7, v00000186cc65b230_8, v00000186cc65b230_9, v00000186cc65b230_10;
v00000186cc65b230_11 .array/port v00000186cc65b230, 11;
v00000186cc65b230_12 .array/port v00000186cc65b230, 12;
v00000186cc65b230_13 .array/port v00000186cc65b230, 13;
v00000186cc65b230_14 .array/port v00000186cc65b230, 14;
E_00000186cc60b7e0/3 .event anyedge, v00000186cc65b230_11, v00000186cc65b230_12, v00000186cc65b230_13, v00000186cc65b230_14;
v00000186cc65b230_15 .array/port v00000186cc65b230, 15;
v00000186cc65b230_16 .array/port v00000186cc65b230, 16;
v00000186cc65b230_17 .array/port v00000186cc65b230, 17;
v00000186cc65b230_18 .array/port v00000186cc65b230, 18;
E_00000186cc60b7e0/4 .event anyedge, v00000186cc65b230_15, v00000186cc65b230_16, v00000186cc65b230_17, v00000186cc65b230_18;
v00000186cc65b230_19 .array/port v00000186cc65b230, 19;
v00000186cc65b230_20 .array/port v00000186cc65b230, 20;
v00000186cc65b230_21 .array/port v00000186cc65b230, 21;
v00000186cc65b230_22 .array/port v00000186cc65b230, 22;
E_00000186cc60b7e0/5 .event anyedge, v00000186cc65b230_19, v00000186cc65b230_20, v00000186cc65b230_21, v00000186cc65b230_22;
v00000186cc65b230_23 .array/port v00000186cc65b230, 23;
v00000186cc65b230_24 .array/port v00000186cc65b230, 24;
v00000186cc65b230_25 .array/port v00000186cc65b230, 25;
v00000186cc65b230_26 .array/port v00000186cc65b230, 26;
E_00000186cc60b7e0/6 .event anyedge, v00000186cc65b230_23, v00000186cc65b230_24, v00000186cc65b230_25, v00000186cc65b230_26;
v00000186cc65b230_27 .array/port v00000186cc65b230, 27;
v00000186cc65b230_28 .array/port v00000186cc65b230, 28;
v00000186cc65b230_29 .array/port v00000186cc65b230, 29;
v00000186cc65b230_30 .array/port v00000186cc65b230, 30;
E_00000186cc60b7e0/7 .event anyedge, v00000186cc65b230_27, v00000186cc65b230_28, v00000186cc65b230_29, v00000186cc65b230_30;
v00000186cc65b230_31 .array/port v00000186cc65b230, 31;
v00000186cc65b230_32 .array/port v00000186cc65b230, 32;
v00000186cc65b230_33 .array/port v00000186cc65b230, 33;
v00000186cc65b230_34 .array/port v00000186cc65b230, 34;
E_00000186cc60b7e0/8 .event anyedge, v00000186cc65b230_31, v00000186cc65b230_32, v00000186cc65b230_33, v00000186cc65b230_34;
v00000186cc65b230_35 .array/port v00000186cc65b230, 35;
v00000186cc65b230_36 .array/port v00000186cc65b230, 36;
v00000186cc65b230_37 .array/port v00000186cc65b230, 37;
v00000186cc65b230_38 .array/port v00000186cc65b230, 38;
E_00000186cc60b7e0/9 .event anyedge, v00000186cc65b230_35, v00000186cc65b230_36, v00000186cc65b230_37, v00000186cc65b230_38;
v00000186cc65b230_39 .array/port v00000186cc65b230, 39;
v00000186cc65b230_40 .array/port v00000186cc65b230, 40;
v00000186cc65b230_41 .array/port v00000186cc65b230, 41;
v00000186cc65b230_42 .array/port v00000186cc65b230, 42;
E_00000186cc60b7e0/10 .event anyedge, v00000186cc65b230_39, v00000186cc65b230_40, v00000186cc65b230_41, v00000186cc65b230_42;
v00000186cc65b230_43 .array/port v00000186cc65b230, 43;
v00000186cc65b230_44 .array/port v00000186cc65b230, 44;
v00000186cc65b230_45 .array/port v00000186cc65b230, 45;
v00000186cc65b230_46 .array/port v00000186cc65b230, 46;
E_00000186cc60b7e0/11 .event anyedge, v00000186cc65b230_43, v00000186cc65b230_44, v00000186cc65b230_45, v00000186cc65b230_46;
v00000186cc65b230_47 .array/port v00000186cc65b230, 47;
v00000186cc65b230_48 .array/port v00000186cc65b230, 48;
v00000186cc65b230_49 .array/port v00000186cc65b230, 49;
v00000186cc65b230_50 .array/port v00000186cc65b230, 50;
E_00000186cc60b7e0/12 .event anyedge, v00000186cc65b230_47, v00000186cc65b230_48, v00000186cc65b230_49, v00000186cc65b230_50;
v00000186cc65b230_51 .array/port v00000186cc65b230, 51;
v00000186cc65b230_52 .array/port v00000186cc65b230, 52;
v00000186cc65b230_53 .array/port v00000186cc65b230, 53;
v00000186cc65b230_54 .array/port v00000186cc65b230, 54;
E_00000186cc60b7e0/13 .event anyedge, v00000186cc65b230_51, v00000186cc65b230_52, v00000186cc65b230_53, v00000186cc65b230_54;
v00000186cc65b230_55 .array/port v00000186cc65b230, 55;
v00000186cc65b230_56 .array/port v00000186cc65b230, 56;
v00000186cc65b230_57 .array/port v00000186cc65b230, 57;
v00000186cc65b230_58 .array/port v00000186cc65b230, 58;
E_00000186cc60b7e0/14 .event anyedge, v00000186cc65b230_55, v00000186cc65b230_56, v00000186cc65b230_57, v00000186cc65b230_58;
v00000186cc65b230_59 .array/port v00000186cc65b230, 59;
v00000186cc65b230_60 .array/port v00000186cc65b230, 60;
v00000186cc65b230_61 .array/port v00000186cc65b230, 61;
v00000186cc65b230_62 .array/port v00000186cc65b230, 62;
E_00000186cc60b7e0/15 .event anyedge, v00000186cc65b230_59, v00000186cc65b230_60, v00000186cc65b230_61, v00000186cc65b230_62;
v00000186cc65b230_63 .array/port v00000186cc65b230, 63;
v00000186cc65b230_64 .array/port v00000186cc65b230, 64;
v00000186cc65b230_65 .array/port v00000186cc65b230, 65;
v00000186cc65b230_66 .array/port v00000186cc65b230, 66;
E_00000186cc60b7e0/16 .event anyedge, v00000186cc65b230_63, v00000186cc65b230_64, v00000186cc65b230_65, v00000186cc65b230_66;
v00000186cc65b230_67 .array/port v00000186cc65b230, 67;
v00000186cc65b230_68 .array/port v00000186cc65b230, 68;
v00000186cc65b230_69 .array/port v00000186cc65b230, 69;
v00000186cc65b230_70 .array/port v00000186cc65b230, 70;
E_00000186cc60b7e0/17 .event anyedge, v00000186cc65b230_67, v00000186cc65b230_68, v00000186cc65b230_69, v00000186cc65b230_70;
v00000186cc65b230_71 .array/port v00000186cc65b230, 71;
v00000186cc65b230_72 .array/port v00000186cc65b230, 72;
v00000186cc65b230_73 .array/port v00000186cc65b230, 73;
v00000186cc65b230_74 .array/port v00000186cc65b230, 74;
E_00000186cc60b7e0/18 .event anyedge, v00000186cc65b230_71, v00000186cc65b230_72, v00000186cc65b230_73, v00000186cc65b230_74;
v00000186cc65b230_75 .array/port v00000186cc65b230, 75;
v00000186cc65b230_76 .array/port v00000186cc65b230, 76;
v00000186cc65b230_77 .array/port v00000186cc65b230, 77;
v00000186cc65b230_78 .array/port v00000186cc65b230, 78;
E_00000186cc60b7e0/19 .event anyedge, v00000186cc65b230_75, v00000186cc65b230_76, v00000186cc65b230_77, v00000186cc65b230_78;
v00000186cc65b230_79 .array/port v00000186cc65b230, 79;
E_00000186cc60b7e0/20 .event anyedge, v00000186cc65b230_79;
E_00000186cc60b7e0 .event/or E_00000186cc60b7e0/0, E_00000186cc60b7e0/1, E_00000186cc60b7e0/2, E_00000186cc60b7e0/3, E_00000186cc60b7e0/4, E_00000186cc60b7e0/5, E_00000186cc60b7e0/6, E_00000186cc60b7e0/7, E_00000186cc60b7e0/8, E_00000186cc60b7e0/9, E_00000186cc60b7e0/10, E_00000186cc60b7e0/11, E_00000186cc60b7e0/12, E_00000186cc60b7e0/13, E_00000186cc60b7e0/14, E_00000186cc60b7e0/15, E_00000186cc60b7e0/16, E_00000186cc60b7e0/17, E_00000186cc60b7e0/18, E_00000186cc60b7e0/19, E_00000186cc60b7e0/20;
S_00000186cc5d2760 .scope module, "mux1" "mux21" 4 32, 12 1 0, S_00000186cc5cffa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 64 "IN0";
    .port_info 2 /INPUT 64 "IN1";
    .port_info 3 /OUTPUT 64 "OUT";
v00000186cc65afb0_0 .net "IN0", 63 0, L_00000186cc66a130;  alias, 1 drivers
v00000186cc65a830_0 .net "IN1", 63 0, v00000186cc667520_0;  alias, 1 drivers
v00000186cc65baf0_0 .var "OUT", 63 0;
v00000186cc65aa10_0 .net "SEL", 0 0, v00000186cc65c4f0_0;  alias, 1 drivers
E_00000186cc60b4a0 .event anyedge, v00000186cc65c4f0_0, v00000186cc65a970_0, v00000186cc65bff0_0;
S_00000186cc5e0fb0 .scope module, "mux2" "mux21" 4 30, 12 1 0, S_00000186cc5cffa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 64 "IN0";
    .port_info 2 /INPUT 64 "IN1";
    .port_info 3 /OUTPUT 64 "OUT";
v00000186cc65b050_0 .net "IN0", 63 0, L_00000186cc66ad10;  alias, 1 drivers
v00000186cc65ad30_0 .net "IN1", 63 0, L_00000186cc66b490;  alias, 1 drivers
v00000186cc65b0f0_0 .var "OUT", 63 0;
v00000186cc65beb0_0 .net "SEL", 0 0, L_00000186cc606590;  alias, 1 drivers
E_00000186cc60b520 .event anyedge, v00000186cc65b370_0, v00000186cc65ab50_0, v00000186cc65aab0_0;
S_00000186cc5e1140 .scope module, "mux3" "mux21" 4 28, 12 1 0, S_00000186cc5cffa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 64 "IN0";
    .port_info 2 /INPUT 64 "IN1";
    .port_info 3 /OUTPUT 64 "OUT";
v00000186cc65b190_0 .net "IN0", 63 0, v00000186cc608ef0_0;  alias, 1 drivers
v00000186cc65b870_0 .net "IN1", 63 0, v00000186cc65b7d0_0;  alias, 1 drivers
v00000186cc65b410_0 .var "OUT", 63 0;
v00000186cc65c1d0_0 .net "SEL", 0 0, v00000186cc65abf0_0;  alias, 1 drivers
E_00000186cc60b8a0 .event anyedge, v00000186cc65abf0_0, v00000186cc608ef0_0, v00000186cc65b7d0_0;
S_00000186cc665020 .scope module, "register_mono" "register" 4 36, 13 1 0, S_00000186cc5cffa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "regwrite";
    .port_info 3 /INPUT 5 "adr_reg1";
    .port_info 4 /INPUT 5 "adr_reg2";
    .port_info 5 /INPUT 5 "adr_wr_reg";
    .port_info 6 /INPUT 64 "wr_data";
    .port_info 7 /OUTPUT 64 "reg_data1";
    .port_info 8 /OUTPUT 64 "reg_data2";
P_00000186cc5f71a0 .param/l "depth" 0 13 1, +C4<00000000000000000000000000100000>;
P_00000186cc5f71d8 .param/l "width" 0 13 1, +C4<00000000000000000000000001000000>;
L_00000186cc6f2018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000186cc65b9b0_0 .net/2u *"_ivl_0", 4 0, L_00000186cc6f2018;  1 drivers
L_00000186cc6f20a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000186cc65c270_0 .net/2u *"_ivl_10", 63 0, L_00000186cc6f20a8;  1 drivers
L_00000186cc6f20f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000186cc65bf50_0 .net/2u *"_ivl_14", 4 0, L_00000186cc6f20f0;  1 drivers
v00000186cc65bb90_0 .net *"_ivl_16", 0 0, L_00000186cc66adb0;  1 drivers
v00000186cc65bc30_0 .net *"_ivl_18", 63 0, L_00000186cc66a590;  1 drivers
v00000186cc65c310_0 .net *"_ivl_2", 0 0, L_00000186cc66ae50;  1 drivers
v00000186cc666440_0 .net *"_ivl_20", 6 0, L_00000186cc66a270;  1 drivers
L_00000186cc6f2138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000186cc667340_0 .net *"_ivl_23", 1 0, L_00000186cc6f2138;  1 drivers
L_00000186cc6f2180 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000186cc667200_0 .net/2u *"_ivl_24", 63 0, L_00000186cc6f2180;  1 drivers
v00000186cc667020_0 .net *"_ivl_4", 63 0, L_00000186cc66bf30;  1 drivers
v00000186cc665ae0_0 .net *"_ivl_6", 6 0, L_00000186cc66a1d0;  1 drivers
L_00000186cc6f2060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000186cc665ea0_0 .net *"_ivl_9", 1 0, L_00000186cc6f2060;  1 drivers
v00000186cc666260_0 .net "adr_reg1", 4 0, L_00000186cc66bdf0;  1 drivers
v00000186cc665b80_0 .net "adr_reg2", 4 0, L_00000186cc66a310;  1 drivers
v00000186cc666800_0 .net "adr_wr_reg", 4 0, L_00000186cc66a950;  1 drivers
v00000186cc6673e0_0 .net "clk", 0 0, v00000186cc66a090_0;  alias, 1 drivers
v00000186cc6669e0_0 .net "reg_data1", 63 0, L_00000186cc66b530;  alias, 1 drivers
v00000186cc667480_0 .net "reg_data2", 63 0, L_00000186cc66a130;  alias, 1 drivers
v00000186cc666d00 .array "registers", 0 31, 63 0;
v00000186cc666300_0 .net "regwrite", 0 0, v00000186cc65ae70_0;  alias, 1 drivers
v00000186cc666580_0 .net "rst", 0 0, v00000186cc66abd0_0;  alias, 1 drivers
v00000186cc6664e0_0 .net "wr_data", 63 0, v00000186cc65b410_0;  alias, 1 drivers
L_00000186cc66ae50 .cmp/ne 5, L_00000186cc66bdf0, L_00000186cc6f2018;
L_00000186cc66bf30 .array/port v00000186cc666d00, L_00000186cc66a1d0;
L_00000186cc66a1d0 .concat [ 5 2 0 0], L_00000186cc66bdf0, L_00000186cc6f2060;
L_00000186cc66b530 .functor MUXZ 64, L_00000186cc6f20a8, L_00000186cc66bf30, L_00000186cc66ae50, C4<>;
L_00000186cc66adb0 .cmp/ne 5, L_00000186cc66a310, L_00000186cc6f20f0;
L_00000186cc66a590 .array/port v00000186cc666d00, L_00000186cc66a270;
L_00000186cc66a270 .concat [ 5 2 0 0], L_00000186cc66a310, L_00000186cc6f2138;
L_00000186cc66a130 .functor MUXZ 64, L_00000186cc6f2180, L_00000186cc66a590, L_00000186cc66adb0, C4<>;
S_00000186cc6649e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 13 22, 13 22 0, S_00000186cc665020;
 .timescale -9 -12;
v00000186cc65b910_0 .var/i "i", 31 0;
S_00000186cc664e90 .scope module, "signextend_mono" "signextend" 4 34, 14 1 0, S_00000186cc5cffa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "IN";
    .port_info 1 /OUTPUT 64 "OUT";
v00000186cc665e00_0 .net "IN", 31 0, v00000186cc65ac90_0;  alias, 1 drivers
v00000186cc667520_0 .var "OUT", 63 0;
E_00000186cc60b9a0 .event anyedge, v00000186cc65ac90_0;
S_00000186cc664850 .scope autotask, "mostrar_data_mem" "mostrar_data_mem" 3 63, 3 63 0, S_00000186cc61af70;
 .timescale -9 -12;
v00000186cc666080_0 .var/i "b", 31 0;
TD_z_monocicle_tb.mostrar_data_mem ;
    %fork t_1, S_00000186cc6654d0;
    %jmp t_0;
    .scope S_00000186cc6654d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000186cc665fe0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000186cc665fe0_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v00000186cc666080_0;
    %pow/s;
    %addi 1, 0, 32;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000186cc665fe0_0;
    %addi 7, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000186cc65bcd0, 4;
    %load/vec4 v00000186cc665fe0_0;
    %addi 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000186cc65bcd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000186cc665fe0_0;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000186cc65bcd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000186cc665fe0_0;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000186cc65bcd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000186cc665fe0_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000186cc65bcd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000186cc665fe0_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000186cc65bcd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000186cc665fe0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000186cc65bcd0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v00000186cc665fe0_0;
    %load/vec4a v00000186cc65bcd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000186cc665fe0_0;
    %addi 7, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000186cc65bcd0, 4;
    %load/vec4 v00000186cc665fe0_0;
    %addi 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000186cc65bcd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000186cc665fe0_0;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000186cc65bcd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000186cc665fe0_0;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000186cc65bcd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000186cc665fe0_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000186cc65bcd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000186cc665fe0_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000186cc65bcd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000186cc665fe0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000186cc65bcd0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v00000186cc665fe0_0;
    %load/vec4a v00000186cc65bcd0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 65 "$display", "Data_Mem[%d]:(h)|%h|(d)|%d|", v00000186cc665fe0_0, S<1,vec4,u64>, S<0,vec4,u64> {2 0 0};
    %load/vec4 v00000186cc665fe0_0;
    %addi 8, 0, 32;
    %store/vec4 v00000186cc665fe0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_00000186cc664850;
t_0 %join;
    %end;
S_00000186cc6654d0 .scope autobegin, "$ivl_for_loop4" "$ivl_for_loop4" 3 64, 3 64 0, S_00000186cc664850;
 .timescale -9 -12;
v00000186cc665fe0_0 .var/i "a", 31 0;
S_00000186cc665340 .scope autotask, "mostrar_inst_mem" "mostrar_inst_mem" 3 50, 3 50 0, S_00000186cc61af70;
 .timescale -9 -12;
v00000186cc666b20_0 .var/i "b", 31 0;
TD_z_monocicle_tb.mostrar_inst_mem ;
    %fork t_3, S_00000186cc6651b0;
    %jmp t_2;
    .scope S_00000186cc6651b0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000186cc6668a0_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000186cc6668a0_0;
    %load/vec4 v00000186cc666b20_0;
    %cmp/s;
    %jmp/0xz T_1.3, 5;
    %vpi_call/w 3 52 "$display", "Inst_Mem[%d]:|%b|", v00000186cc6668a0_0, &A<v00000186cc65b230, v00000186cc6668a0_0 > {0 0 0};
    %load/vec4 v00000186cc6668a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000186cc6668a0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_00000186cc665340;
t_2 %join;
    %end;
S_00000186cc6651b0 .scope autobegin, "$ivl_for_loop2" "$ivl_for_loop2" 3 51, 3 51 0, S_00000186cc665340;
 .timescale -9 -12;
v00000186cc6668a0_0 .var/i "a", 31 0;
S_00000186cc665660 .scope autotask, "mostrar_regs" "mostrar_regs" 3 56, 3 56 0, S_00000186cc61af70;
 .timescale -9 -12;
v00000186cc66ac70_0 .var/i "b", 31 0;
TD_z_monocicle_tb.mostrar_regs ;
    %fork t_5, S_00000186cc664b70;
    %jmp t_4;
    .scope S_00000186cc664b70;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000186cc666c60_0, 0, 32;
T_2.4 ;
    %load/vec4 v00000186cc666c60_0;
    %load/vec4 v00000186cc66ac70_0;
    %cmp/s;
    %jmp/0xz T_2.5, 5;
    %vpi_call/w 3 58 "$display", "Reg[%d]:(h)|%h|(d)|%d|", v00000186cc666c60_0, &A<v00000186cc666d00, v00000186cc666c60_0 >, &A<v00000186cc666d00, v00000186cc666c60_0 > {0 0 0};
    %load/vec4 v00000186cc666c60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000186cc666c60_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %end;
    .scope S_00000186cc665660;
t_4 %join;
    %end;
S_00000186cc664b70 .scope autobegin, "$ivl_for_loop3" "$ivl_for_loop3" 3 57, 3 57 0, S_00000186cc665660;
 .timescale -9 -12;
v00000186cc666c60_0 .var/i "a", 31 0;
    .scope S_00000186cc5d0130;
T_3 ;
    %wait E_00000186cc60a960;
    %load/vec4 v00000186cc609c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v00000186cc608ef0_0, 0, 64;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v00000186cc609670_0;
    %load/vec4 v00000186cc609850_0;
    %and;
    %store/vec4 v00000186cc608ef0_0, 0, 64;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v00000186cc609670_0;
    %load/vec4 v00000186cc609850_0;
    %or;
    %store/vec4 v00000186cc608ef0_0, 0, 64;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v00000186cc609670_0;
    %load/vec4 v00000186cc609850_0;
    %add;
    %store/vec4 v00000186cc608ef0_0, 0, 64;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v00000186cc609670_0;
    %load/vec4 v00000186cc609850_0;
    %sub;
    %store/vec4 v00000186cc608ef0_0, 0, 64;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %load/vec4 v00000186cc608ef0_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000186cc608e50_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000186cc608e50_0, 0, 1;
T_3.7 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000186cc5e14e0;
T_4 ;
    %wait E_00000186cc60ac60;
    %load/vec4 v00000186cc65bd70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000186cc65b690_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000186cc65b690_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000186cc65b690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000186cc65bcd0, 0, 4;
    %load/vec4 v00000186cc65b690_0;
    %addi 1, 0, 32;
    %store/vec4 v00000186cc65b690_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %load/vec4 v00000186cc65c130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000186cc65a970_0;
    %split/vec4 8;
    %ix/getv 3, v00000186cc65c450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000186cc65bcd0, 0, 4;
    %split/vec4 8;
    %load/vec4 v00000186cc65c450_0;
    %addi 1, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000186cc65bcd0, 0, 4;
    %split/vec4 8;
    %load/vec4 v00000186cc65c450_0;
    %addi 2, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000186cc65bcd0, 0, 4;
    %split/vec4 8;
    %load/vec4 v00000186cc65c450_0;
    %addi 3, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000186cc65bcd0, 0, 4;
    %split/vec4 8;
    %load/vec4 v00000186cc65c450_0;
    %addi 4, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000186cc65bcd0, 0, 4;
    %split/vec4 8;
    %load/vec4 v00000186cc65c450_0;
    %addi 5, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000186cc65bcd0, 0, 4;
    %split/vec4 8;
    %load/vec4 v00000186cc65c450_0;
    %addi 6, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000186cc65bcd0, 0, 4;
    %load/vec4 v00000186cc65c450_0;
    %addi 7, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000186cc65bcd0, 0, 4;
T_4.4 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000186cc5e14e0;
T_5 ;
    %wait E_00000186cc60a920;
    %load/vec4 v00000186cc65c450_0;
    %addi 7, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000186cc65bcd0, 4;
    %load/vec4 v00000186cc65c450_0;
    %addi 6, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000186cc65bcd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000186cc65c450_0;
    %addi 5, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000186cc65bcd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000186cc65c450_0;
    %addi 4, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000186cc65bcd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000186cc65c450_0;
    %addi 3, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000186cc65bcd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000186cc65c450_0;
    %addi 2, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000186cc65bcd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000186cc65c450_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000186cc65bcd0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000186cc65c450_0;
    %load/vec4a v00000186cc65bcd0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000186cc65b7d0_0, 0, 64;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000186cc5e1140;
T_6 ;
Ewait_0 .event/or E_00000186cc60b8a0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000186cc65c1d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000186cc65b190_0;
    %store/vec4 v00000186cc65b410_0, 0, 64;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000186cc65b870_0;
    %store/vec4 v00000186cc65b410_0, 0, 64;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000186cc5e0fb0;
T_7 ;
Ewait_1 .event/or E_00000186cc60b520, E_0x0;
    %wait Ewait_1;
    %load/vec4 v00000186cc65beb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000186cc65b050_0;
    %store/vec4 v00000186cc65b0f0_0, 0, 64;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000186cc65ad30_0;
    %store/vec4 v00000186cc65b0f0_0, 0, 64;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000186cc5d2760;
T_8 ;
Ewait_2 .event/or E_00000186cc60b4a0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v00000186cc65aa10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000186cc65afb0_0;
    %store/vec4 v00000186cc65baf0_0, 0, 64;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000186cc65a830_0;
    %store/vec4 v00000186cc65baf0_0, 0, 64;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000186cc664e90;
T_9 ;
    %wait E_00000186cc60b9a0;
    %load/vec4 v00000186cc665e00_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v00000186cc667520_0, 0, 64;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v00000186cc665e00_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v00000186cc665e00_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000186cc667520_0, 0, 64;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v00000186cc665e00_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v00000186cc665e00_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000186cc665e00_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000186cc667520_0, 0, 64;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v00000186cc665e00_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v00000186cc665e00_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000186cc665e00_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000186cc665e00_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000186cc665e00_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000186cc667520_0, 0, 64;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000186cc665020;
T_10 ;
    %wait E_00000186cc60ac60;
    %load/vec4 v00000186cc666300_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v00000186cc666800_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000186cc6664e0_0;
    %load/vec4 v00000186cc666800_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000186cc666d00, 0, 4;
T_10.0 ;
    %load/vec4 v00000186cc666580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.3, 8;
    %fork t_7, S_00000186cc6649e0;
    %jmp t_6;
    .scope S_00000186cc6649e0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000186cc65b910_0, 0, 32;
T_10.5 ;
    %load/vec4 v00000186cc65b910_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.6, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v00000186cc65b910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000186cc666d00, 0, 4;
    %load/vec4 v00000186cc65b910_0;
    %addi 1, 0, 32;
    %store/vec4 v00000186cc65b910_0, 0, 32;
    %jmp T_10.5;
T_10.6 ;
    %end;
    .scope S_00000186cc665020;
t_6 %join;
T_10.3 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000186cc3dd650;
T_11 ;
    %wait E_00000186cc60ac60;
    %load/vec4 v00000186cc65c6d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000186cc65be10_0, 0, 32;
T_11.2 ;
    %load/vec4 v00000186cc65be10_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000186cc65be10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000186cc65b230, 0, 4;
    %load/vec4 v00000186cc65be10_0;
    %addi 1, 0, 32;
    %store/vec4 v00000186cc65be10_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000186cc3dd650;
T_12 ;
    %wait E_00000186cc60b7e0;
    %ix/getv 4, v00000186cc65c590_0;
    %load/vec4a v00000186cc65b230, 4;
    %store/vec4 v00000186cc65ac90_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000186cc5c54f0;
T_13 ;
    %wait E_00000186cc60ac60;
    %load/vec4 v00000186cc609170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000186cc609710_0, 0, 64;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000186cc608db0_0;
    %store/vec4 v00000186cc609710_0, 0, 64;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000186cc5c1770;
T_14 ;
    %wait E_00000186cc60a2e0;
    %load/vec4 v00000186cc65b5f0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %pushi/vec4 15, 0, 5;
    %split/vec4 1;
    %store/vec4 v00000186cc65ae70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65c4f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65b2d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65abf0_0, 0, 1;
    %store/vec4 v00000186cc65add0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000186cc65c090_0, 0, 4;
    %jmp T_14.5;
T_14.0 ;
    %pushi/vec4 16, 0, 5;
    %split/vec4 1;
    %store/vec4 v00000186cc65ae70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65c4f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65b2d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65abf0_0, 0, 1;
    %store/vec4 v00000186cc65add0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000186cc65c090_0, 0, 4;
    %jmp T_14.5;
T_14.1 ;
    %pushi/vec4 6, 0, 5;
    %split/vec4 1;
    %store/vec4 v00000186cc65ae70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65c4f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65b2d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65abf0_0, 0, 1;
    %store/vec4 v00000186cc65add0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000186cc65c090_0, 0, 4;
    %jmp T_14.5;
T_14.2 ;
    %pushi/vec4 11, 0, 5;
    %split/vec4 1;
    %store/vec4 v00000186cc65ae70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65c4f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65b2d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65abf0_0, 0, 1;
    %store/vec4 v00000186cc65add0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000186cc65c090_0, 0, 4;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v00000186cc65b5f0_0;
    %parti/s 4, 7, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %pushi/vec4 15, 0, 5;
    %split/vec4 1;
    %store/vec4 v00000186cc65ae70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65c4f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65b2d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65abf0_0, 0, 1;
    %store/vec4 v00000186cc65add0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000186cc65c090_0, 0, 4;
    %jmp T_14.11;
T_14.6 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v00000186cc65ae70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65c4f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65b2d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65abf0_0, 0, 1;
    %store/vec4 v00000186cc65add0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000186cc65c090_0, 0, 4;
    %jmp T_14.11;
T_14.7 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v00000186cc65ae70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65c4f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65b2d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65abf0_0, 0, 1;
    %store/vec4 v00000186cc65add0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000186cc65c090_0, 0, 4;
    %jmp T_14.11;
T_14.8 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v00000186cc65ae70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65c4f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65b2d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65abf0_0, 0, 1;
    %store/vec4 v00000186cc65add0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000186cc65c090_0, 0, 4;
    %jmp T_14.11;
T_14.9 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v00000186cc65ae70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65c4f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65b2d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000186cc65abf0_0, 0, 1;
    %store/vec4 v00000186cc65add0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000186cc65c090_0, 0, 4;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000186cc61af70;
T_15 ;
T_15.0 ;
    %delay 1000, 0;
    %load/vec4 v00000186cc66a090_0;
    %inv;
    %store/vec4 v00000186cc66a090_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_00000186cc61af70;
T_16 ;
    %vpi_call/w 3 13 "$dumpfile", "prueba_monocicle" {0 0 0};
    %vpi_call/w 3 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000186cc61af70 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000186cc66a090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000186cc66abd0_0, 0;
    %vpi_call/w 3 20 "$display", "PC:", v00000186cc609710_0 {0 0 0};
    %alloc S_00000186cc665340;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v00000186cc666b20_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_inst_mem, S_00000186cc665340;
    %join;
    %free S_00000186cc665340;
    %alloc S_00000186cc665660;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000186cc66ac70_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_regs, S_00000186cc665660;
    %join;
    %free S_00000186cc665660;
    %alloc S_00000186cc664850;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000186cc666080_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_data_mem, S_00000186cc664850;
    %join;
    %free S_00000186cc664850;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000186cc66abd0_0, 0;
    %delay 1000, 0;
    %vpi_call/w 3 27 "$readmemh", "data_initial", v00000186cc65bcd0 {0 0 0};
    %vpi_call/w 3 28 "$readmemb", "inst_initial", v00000186cc65b230 {0 0 0};
    %vpi_call/w 3 30 "$display", "\012ACTIVACION DE RESET\012" {0 0 0};
    %vpi_call/w 3 31 "$display", "----------------" {0 0 0};
    %vpi_call/w 3 32 "$display", "PC:", v00000186cc609710_0 {0 0 0};
    %alloc S_00000186cc665340;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v00000186cc666b20_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_inst_mem, S_00000186cc665340;
    %join;
    %free S_00000186cc665340;
    %alloc S_00000186cc665660;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000186cc66ac70_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_regs, S_00000186cc665660;
    %join;
    %free S_00000186cc665660;
    %alloc S_00000186cc664850;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000186cc666080_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_data_mem, S_00000186cc664850;
    %join;
    %free S_00000186cc664850;
    %vpi_call/w 3 36 "$display", "----------------" {0 0 0};
    %fork t_9, S_00000186cc61b100;
    %jmp t_8;
    .scope S_00000186cc61b100;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000186cc6092b0_0, 0, 32;
T_16.0 ;
    %load/vec4 v00000186cc6092b0_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_16.1, 5;
    %delay 2000, 0;
    %vpi_call/w 3 40 "$display", "-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-" {0 0 0};
    %vpi_call/w 3 41 "$display", "PC:", v00000186cc609710_0 {0 0 0};
    %alloc S_00000186cc665660;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v00000186cc66ac70_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_regs, S_00000186cc665660;
    %join;
    %free S_00000186cc665660;
    %alloc S_00000186cc664850;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v00000186cc666080_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_data_mem, S_00000186cc664850;
    %join;
    %free S_00000186cc664850;
    %load/vec4 v00000186cc6092b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000186cc6092b0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .scope S_00000186cc61af70;
t_8 %join;
    %vpi_call/w 3 46 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "Z_monocicle_tb.sv";
    "./monocicle.sv";
    "./ALU.sv";
    "./PC.sv";
    "./adder.sv";
    "./control.sv";
    "./data_mem.sv";
    "./and1.sv";
    "./inst_mem.sv";
    "./mux21.sv";
    "./register.sv";
    "./signextend.sv";
