// Seed: 1173307901
module module_0 (
    input wire id_0,
    input wire id_1,
    output tri0 id_2,
    output wire id_3,
    input wire id_4,
    output tri0 id_5,
    output wor id_6,
    input tri0 id_7
    , id_17,
    output supply0 id_8,
    input tri1 id_9,
    output wand id_10,
    input uwire id_11,
    input tri0 id_12,
    input wor id_13,
    input supply1 id_14,
    input wire id_15
);
  wire id_18;
  wire id_19;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1
    , id_16,
    input supply1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    output tri id_5,
    input wor id_6,
    input supply0 id_7,
    output wor id_8,
    input wire id_9,
    output wand id_10,
    output tri id_11,
    input uwire id_12,
    output uwire id_13,
    output wor id_14
);
  initial begin : LABEL_0
    id_8.id_6 = 1'b0 != 1;
  end
  assign id_1 = 1'b0;
  assign id_5 = id_12;
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_13,
      id_5,
      id_9,
      id_5,
      id_8,
      id_12,
      id_8,
      id_7,
      id_4,
      id_9,
      id_3,
      id_12,
      id_7,
      id_12
  );
  assign id_8 = id_12;
  wire id_18, id_19 = id_17;
endmodule
