#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov 27 18:08:04 2023
# Process ID: 24140
# Current directory: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_3f43_user_debug_bridge_0_synth_1
# Command line: vivado -log bd_3f43_user_debug_bridge_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_3f43_user_debug_bridge_0.tcl
# Log file: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_3f43_user_debug_bridge_0_synth_1/bd_3f43_user_debug_bridge_0.vds
# Journal file: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_3f43_user_debug_bridge_0_synth_1/vivado.jou
# Running On: wolverine.cs.ucr.edu, OS: Linux, CPU Frequency: 2599.811 MHz, CPU Physical cores: 16, Host memory: 134923 MB
#-----------------------------------------------------------
source bd_3f43_user_debug_bridge_0.tcl -notrace
INFO: Dispatch client connection id - 32860
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1845.504 ; gain = 89.984 ; free physical = 98091 ; free virtual = 121559
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/ip_repo/xilinx_com_hls_topKQueryScores_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/clk_metadata_adapter_v1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_3f43_user_debug_bridge_0
Command: synth_design -top bd_3f43_user_debug_bridge_0 -part xcu250-figd2104-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24820
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3431.230 ; gain = 354.727 ; free physical = 85629 ; free virtual = 109099
Synthesis current peak Physical Memory [PSS] (MB): peak = 2498.641; parent = 2371.931; children = 126.710
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4719.441; parent = 3435.203; children = 1284.238
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_3f43_user_debug_bridge_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_0/ip/ip_2/synth/bd_3f43_user_debug_bridge_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_53f9' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/synth/bd_53f9.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_53f9_axi_jtag_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_3f43_user_debug_bridge_0_synth_1/.Xil/Vivado-24140-wolverine.cs.ucr.edu/realtime/bd_53f9_axi_jtag_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_53f9_axi_jtag_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_3f43_user_debug_bridge_0_synth_1/.Xil/Vivado-24140-wolverine.cs.ucr.edu/realtime/bd_53f9_axi_jtag_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_53f9_bs_switch_1_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_3f43_user_debug_bridge_0_synth_1/.Xil/Vivado-24140-wolverine.cs.ucr.edu/realtime/bd_53f9_bs_switch_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_53f9_bs_switch_1_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_3f43_user_debug_bridge_0_synth_1/.Xil/Vivado-24140-wolverine.cs.ucr.edu/realtime/bd_53f9_bs_switch_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_53f9_bsip_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_3f43_user_debug_bridge_0_synth_1/.Xil/Vivado-24140-wolverine.cs.ucr.edu/realtime/bd_53f9_bsip_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_53f9_bsip_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_3f43_user_debug_bridge_0_synth_1/.Xil/Vivado-24140-wolverine.cs.ucr.edu/realtime/bd_53f9_bsip_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_53f9' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/synth/bd_53f9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3f43_user_debug_bridge_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_0/ip/ip_2/synth/bd_3f43_user_debug_bridge_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3503.176 ; gain = 426.672 ; free physical = 85763 ; free virtual = 109236
Synthesis current peak Physical Memory [PSS] (MB): peak = 2498.641; parent = 2371.931; children = 126.710
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4787.410; parent = 3503.172; children = 1284.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3520.984 ; gain = 444.480 ; free physical = 85712 ; free virtual = 109185
Synthesis current peak Physical Memory [PSS] (MB): peak = 2498.641; parent = 2371.931; children = 126.710
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4805.223; parent = 3520.984; children = 1284.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3520.984 ; gain = 444.480 ; free physical = 85684 ; free virtual = 109157
Synthesis current peak Physical Memory [PSS] (MB): peak = 2498.641; parent = 2371.931; children = 126.710
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4805.223; parent = 3520.984; children = 1284.238
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3520.984 ; gain = 0.000 ; free physical = 85664 ; free virtual = 109137
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/ip/ip_0/bd_53f9_axi_jtag_0/bd_53f9_axi_jtag_0_in_context.xdc] for cell 'inst/axi_jtag'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/ip/ip_0/bd_53f9_axi_jtag_0/bd_53f9_axi_jtag_0_in_context.xdc] for cell 'inst/axi_jtag'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/ip/ip_1/bd_53f9_bsip_0/bd_53f9_bsip_0_in_context.xdc] for cell 'inst/bsip'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/ip/ip_1/bd_53f9_bsip_0/bd_53f9_bsip_0_in_context.xdc] for cell 'inst/bsip'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/ip/ip_2/bd_53f9_bs_switch_1_0/bd_53f9_bs_switch_1_0_in_context.xdc] for cell 'inst/bs_switch_1'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/ip/ip_2/bd_53f9_bs_switch_1_0/bd_53f9_bs_switch_1_0_in_context.xdc] for cell 'inst/bs_switch_1'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_0/ip/ip_2/bd_3f43_user_debug_bridge_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_0/ip/ip_2/bd_3f43_user_debug_bridge_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_3f43_user_debug_bridge_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_3f43_user_debug_bridge_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3562.734 ; gain = 0.000 ; free physical = 84588 ; free virtual = 108062
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3562.734 ; gain = 0.000 ; free physical = 84585 ; free virtual = 108060
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3562.734 ; gain = 486.230 ; free physical = 85268 ; free virtual = 108749
Synthesis current peak Physical Memory [PSS] (MB): peak = 2511.399; parent = 2385.520; children = 126.710
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4846.969; parent = 3562.730; children = 1284.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3562.734 ; gain = 486.230 ; free physical = 85265 ; free virtual = 108746
Synthesis current peak Physical Memory [PSS] (MB): peak = 2511.399; parent = 2385.520; children = 126.710
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4846.969; parent = 3562.730; children = 1284.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_jtag. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/bsip. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/bs_switch_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3562.734 ; gain = 486.230 ; free physical = 85296 ; free virtual = 108777
Synthesis current peak Physical Memory [PSS] (MB): peak = 2511.399; parent = 2385.520; children = 126.710
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4846.969; parent = 3562.730; children = 1284.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3562.734 ; gain = 486.230 ; free physical = 85351 ; free virtual = 108833
Synthesis current peak Physical Memory [PSS] (MB): peak = 2511.399; parent = 2385.520; children = 126.710
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4846.969; parent = 3562.730; children = 1284.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3562.734 ; gain = 486.230 ; free physical = 85330 ; free virtual = 108825
Synthesis current peak Physical Memory [PSS] (MB): peak = 2511.399; parent = 2385.520; children = 126.710
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4846.969; parent = 3562.730; children = 1284.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 3887.887 ; gain = 811.383 ; free physical = 82783 ; free virtual = 106310
Synthesis current peak Physical Memory [PSS] (MB): peak = 2926.982; parent = 2801.103; children = 126.710
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5172.125; parent = 3887.887; children = 1284.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 3887.887 ; gain = 811.383 ; free physical = 82766 ; free virtual = 106292
Synthesis current peak Physical Memory [PSS] (MB): peak = 2927.073; parent = 2801.193; children = 126.710
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5172.125; parent = 3887.887; children = 1284.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 3906.914 ; gain = 830.410 ; free physical = 82739 ; free virtual = 106265
Synthesis current peak Physical Memory [PSS] (MB): peak = 2927.073; parent = 2801.193; children = 126.710
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5191.156; parent = 3906.918; children = 1284.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 3912.855 ; gain = 836.352 ; free physical = 82363 ; free virtual = 105890
Synthesis current peak Physical Memory [PSS] (MB): peak = 2928.273; parent = 2801.729; children = 126.710
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5197.094; parent = 3912.855; children = 1284.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 3912.855 ; gain = 836.352 ; free physical = 82361 ; free virtual = 105888
Synthesis current peak Physical Memory [PSS] (MB): peak = 2928.279; parent = 2801.735; children = 126.710
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5197.094; parent = 3912.855; children = 1284.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 3912.855 ; gain = 836.352 ; free physical = 82360 ; free virtual = 105887
Synthesis current peak Physical Memory [PSS] (MB): peak = 2928.309; parent = 2801.765; children = 126.710
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5197.094; parent = 3912.855; children = 1284.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 3912.855 ; gain = 836.352 ; free physical = 82357 ; free virtual = 105884
Synthesis current peak Physical Memory [PSS] (MB): peak = 2928.314; parent = 2801.771; children = 126.710
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5197.094; parent = 3912.855; children = 1284.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 3912.855 ; gain = 836.352 ; free physical = 82355 ; free virtual = 105881
Synthesis current peak Physical Memory [PSS] (MB): peak = 2928.314; parent = 2801.771; children = 126.710
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5197.094; parent = 3912.855; children = 1284.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 3912.855 ; gain = 836.352 ; free physical = 82356 ; free virtual = 105882
Synthesis current peak Physical Memory [PSS] (MB): peak = 2928.314; parent = 2801.771; children = 126.710
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5197.094; parent = 3912.855; children = 1284.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |bd_53f9_axi_jtag_0    |         1|
|2     |bd_53f9_bs_switch_1_0 |         1|
|3     |bd_53f9_bsip_0        |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |bd_53f9_axi_jtag    |     1|
|2     |bd_53f9_bs_switch_1 |     1|
|3     |bd_53f9_bsip        |     1|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 3912.855 ; gain = 836.352 ; free physical = 82370 ; free virtual = 105896
Synthesis current peak Physical Memory [PSS] (MB): peak = 2928.329; parent = 2801.785; children = 126.710
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5197.094; parent = 3912.855; children = 1284.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 3912.855 ; gain = 794.602 ; free physical = 82417 ; free virtual = 105943
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 3912.859 ; gain = 836.352 ; free physical = 82411 ; free virtual = 105937
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3912.859 ; gain = 0.000 ; free physical = 82400 ; free virtual = 105926
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4000.363 ; gain = 0.000 ; free physical = 82631 ; free virtual = 106157
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: af56ccf3
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 4014.301 ; gain = 2060.199 ; free physical = 83010 ; free virtual = 106539
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_3f43_user_debug_bridge_0_synth_1/bd_3f43_user_debug_bridge_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_3f43_user_debug_bridge_0, cache-ID = ed63bcd3803b8bad
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_3f43_user_debug_bridge_0_synth_1/bd_3f43_user_debug_bridge_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_3f43_user_debug_bridge_0_utilization_synth.rpt -pb bd_3f43_user_debug_bridge_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 18:09:25 2023...
