,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/RWeick/REF1329-N64-Gameshark-Clone.git,2022-12-30 22:11:17+00:00,"This implements the original LZ9FC17 GAL on an Altera EPM240. It fully supports all functionality to include: parallel port, 7 segment display, and the GS button",2,RWeick/REF1329-N64-Gameshark-Clone,583777517,Verilog,REF1329-N64-Gameshark-Clone,2661,33,2024-04-11 18:19:48+00:00,[],https://api.github.com/licenses/gpl-3.0
1,https://github.com/jge162/ScoreBoard-wTimer.git,2023-01-11 02:20:29+00:00,"Objective of this project was to emulate a Basketball scoreboard, with timer and two teams scores. See readme for pic and more details. FPGA design with Vivado.",7,jge162/ScoreBoard-wTimer,587549877,Verilog,ScoreBoard-wTimer,2498,23,2024-01-17 07:03:49+00:00,"['verilog', 'vivado', 'fpga', 'basketball', 'countdown-timer', 'scoreboard', 'timer', 'nexys-a7', 'xilinx', 'egcp446']",https://api.github.com/licenses/gpl-3.0
2,https://github.com/RIOSMPW/OpenXRAM.git,2023-01-16 03:39:05+00:00,sram/rram/mram.. compiler,4,RIOSMPW/OpenXRAM,589414849,Verilog,OpenXRAM,32938,21,2024-01-29 06:39:39+00:00,[],https://api.github.com/licenses/mit
3,https://github.com/juj/gowin_flipflop_drainer.git,2023-01-02 21:48:29+00:00,A test case for stress testing Tang Nano 4K and 9K and Primer 20K (Gowin FPGAs),2,juj/gowin_flipflop_drainer,584544119,Verilog,gowin_flipflop_drainer,1498,20,2024-03-30 15:23:20+00:00,[],None
4,https://github.com/Mazamars312/Analogue_Pocket_Neogeo_Overdrive.git,2023-01-14 01:56:06+00:00,The Analogue Neogeo Overdrive core,2,Mazamars312/Analogue_Pocket_Neogeo_Overdrive,588784411,Verilog,Analogue_Pocket_Neogeo_Overdrive,114939,16,2024-02-24 06:52:39+00:00,[],None
5,https://github.com/ABKGroup/TritonPart.git,2022-12-31 03:19:20+00:00,The first version of TritonPart,1,ABKGroup/TritonPart,583819973,Verilog,TritonPart,435672,14,2024-03-22 03:40:39+00:00,[],https://api.github.com/licenses/bsd-3-clause
6,https://github.com/410011max/IC-Contest.git,2023-01-13 07:59:28+00:00,,0,410011max/IC-Contest,588475286,Verilog,IC-Contest,27378,13,2024-03-15 05:37:38+00:00,[],None
7,https://github.com/vlsiexcellence/Digital-ASIC-Design-Projects-.git,2023-01-11 05:52:38+00:00,"Verilog Design, Simulation & Synthesis of Digital ASIC Projects ",1,vlsiexcellence/Digital-ASIC-Design-Projects-,587597192,Verilog,Digital-ASIC-Design-Projects-,2236,12,2024-02-18 06:15:53+00:00,[],None
8,https://github.com/0611roxe/SDRAM-dependent-image-system.git,2023-01-10 08:14:19+00:00,"A real-time image acquisition system based on autonomous SDRAM, using automatic read-write FIFO and VGA drivers",3,0611roxe/SDRAM-dependent-image-system,587212183,Verilog,SDRAM-dependent-image-system,2869,11,2023-08-07 01:34:36+00:00,[],https://api.github.com/licenses/mit
9,https://github.com/antongale/arcade-slapfight.git,2022-12-31 17:16:26+00:00,SlapFight core for the Analogue Pocket,1,antongale/arcade-slapfight,583966047,Verilog,arcade-slapfight,1811,10,2023-12-13 00:04:59+00:00,[],https://api.github.com/licenses/gpl-3.0
10,https://github.com/7vik-g/16bit-pipelined-RISC-processor-sky130.git,2023-01-01 04:43:14+00:00,,2,7vik-g/16bit-pipelined-RISC-processor-sky130,584047989,Verilog,16bit-pipelined-RISC-processor-sky130,98385,9,2023-12-19 00:47:52+00:00,[],https://api.github.com/licenses/apache-2.0
11,https://github.com/Blue-Silence/ArchLab.git,2023-01-12 06:08:49+00:00,Lab for Digital Design and Computer Architecture Spring 2022 (252-0028-00L) (ETH).,0,Blue-Silence/ArchLab,588020866,Verilog,ArchLab,331,9,2024-03-05 00:32:09+00:00,[],None
12,https://github.com/Nidhinchandran47/my_rtl_code.git,2023-01-14 13:18:10+00:00,Repository for RTL building blocks   #100daysofrtl  VERILOG VHDL System Verilog,1,Nidhinchandran47/my_rtl_code,588915458,Verilog,my_rtl_code,1789,8,2024-01-11 04:18:15+00:00,"['hdl', 'rtl-coding', 'verilog', 'verilog-hdl', 'verilog-programs', 'verilog-project', 'vlsi', 'fpga', 'system-verilog', 'vhdl']",None
13,https://github.com/abdelazeem201/Cadence-RTL-to-GDSII-Flow.git,2023-01-08 17:09:25+00:00,"In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools. ",1,abdelazeem201/Cadence-RTL-to-GDSII-Flow,586590591,Verilog,Cadence-RTL-to-GDSII-Flow,7745,7,2024-03-07 07:45:58+00:00,[],https://api.github.com/licenses/mit
14,https://github.com/xiachunqiudong/cpu_design.git,2022-12-30 02:09:23+00:00,,0,xiachunqiudong/cpu_design,583513162,Verilog,cpu_design,10520,7,2024-02-28 06:37:29+00:00,[],None
15,https://github.com/anozaki/tc-fpga-counter.git,2023-01-15 07:16:06+00:00,Turing Complete Game + FPGA counter,0,anozaki/tc-fpga-counter,589137334,Verilog,tc-fpga-counter,746,6,2024-02-24 14:03:53+00:00,[],None
16,https://github.com/Feanor1021/PYNQ-Z2-Arduino-LCDKEYPAD-shield-pcb-and-verilog-design.git,2023-01-06 13:27:13+00:00,This project is a hardware and software project that provides an interface between 16x2 LCD screen and a PYNQ-Z2 development board. You can use the project both arduino and PYNQ-Z2.,0,Feanor1021/PYNQ-Z2-Arduino-LCDKEYPAD-shield-pcb-and-verilog-design,585929703,Verilog,PYNQ-Z2-Arduino-LCDKEYPAD-shield-pcb-and-verilog-design,5561,5,2023-09-04 05:30:58+00:00,[],None
17,https://github.com/Li-Jinsong/MIPS-Single-39.git,2023-01-08 08:20:21+00:00,MIPS单周期CPU，共支持39条指令,0,Li-Jinsong/MIPS-Single-39,586463268,Verilog,MIPS-Single-39,376,4,2024-03-06 05:18:42+00:00,"['cpu', 'mips', 'mips-cpu', 'mips32']",None
18,https://github.com/chaoyij/EE457_Lab.git,2023-01-13 18:24:11+00:00,USC EE457 Lab Repository:,0,chaoyij/EE457_Lab,588684593,Verilog,EE457_Lab,47,4,2024-03-31 09:40:55+00:00,[],None
19,https://github.com/Kalache-abdesattar/Flexible-Multipurpose-Cryptographic-System-on-FPGA.git,2023-01-02 12:10:20+00:00,Design and Implementation of a multipurpose cryptographic system in VHDL,0,Kalache-abdesattar/Flexible-Multipurpose-Cryptographic-System-on-FPGA,584382353,Verilog,Flexible-Multipurpose-Cryptographic-System-on-FPGA,4250,4,2024-02-05 03:36:24+00:00,[],https://api.github.com/licenses/mit
20,https://github.com/kallateju8/100_Days_Of_RTL.git,2023-01-02 15:21:27+00:00,,5,kallateju8/100_Days_Of_RTL,584441324,Verilog,100_Days_Of_RTL,223,4,2024-03-05 17:42:22+00:00,[],None
21,https://github.com/trailofbits/verilog_tools.git,2023-01-04 18:50:26+00:00,verilog circuit utilities.,3,trailofbits/verilog_tools,585272202,Verilog,verilog_tools,250,4,2023-09-07 02:51:11+00:00,[],https://api.github.com/licenses/agpl-3.0
22,https://github.com/wjwangcrypto/KyberISE.git,2023-01-12 14:44:05+00:00,,0,wjwangcrypto/KyberISE,588191758,Verilog,KyberISE,672,4,2024-03-31 06:48:52+00:00,[],None
23,https://github.com/Deepak42074/SRAM_IMC_MPW8.git,2022-12-30 08:54:43+00:00,"The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researchers  under the supervision of Prof: Manan Suri (NVM &Neuromorphic Hardware Research Group IIT-Delhi, https://web.iitd.ac.in/~manansuri/).",0,Deepak42074/SRAM_IMC_MPW8,583592655,Verilog,SRAM_IMC_MPW8,21092,3,2023-12-27 11:06:58+00:00,[],https://api.github.com/licenses/apache-2.0
24,https://github.com/SJTU-ECTL/MECALS.git,2023-01-11 05:48:42+00:00,An approximate logic synthesis tool under the maximum error constraint,0,SJTU-ECTL/MECALS,587596252,Verilog,MECALS,229312,3,2023-10-03 16:07:44+00:00,"['approximate-computing', 'logic-synthesis', 'maximum-error']",None
25,https://github.com/spiritTrance/hardware_synthesis.git,2023-01-01 15:41:20+00:00,重庆大学2020级硬综,0,spiritTrance/hardware_synthesis,584150914,Verilog,hardware_synthesis,2826,3,2024-01-10 08:21:26+00:00,[],None
26,https://github.com/LueApp/FPGA_elevator.git,2023-01-05 00:49:09+00:00,Use FPGA to simulate an elevator with two floors. ,0,LueApp/FPGA_elevator,585356423,Verilog,FPGA_elevator,3864,3,2023-01-05 17:28:33+00:00,[],None
27,https://github.com/fereshtehbaradaran/FPGA-Synthesizable-Verilog-Modules.git,2023-01-12 08:06:03+00:00,,0,fereshtehbaradaran/FPGA-Synthesizable-Verilog-Modules,588054066,Verilog,FPGA-Synthesizable-Verilog-Modules,142,3,2023-11-15 12:53:04+00:00,[],None
28,https://github.com/deilt/Deilt_RISCV.git,2023-01-03 08:46:14+00:00,,0,deilt/Deilt_RISCV,584683852,Verilog,Deilt_RISCV,151763,3,2023-09-25 02:24:44+00:00,[],https://api.github.com/licenses/apache-2.0
29,https://github.com/huyphan168/Sobel-Verilog.git,2023-01-13 05:14:40+00:00,Implementation of Sobel Operation using AXIS protocol and buffer with 1 MAC.,0,huyphan168/Sobel-Verilog,588432364,Verilog,Sobel-Verilog,60,3,2023-04-21 13:21:54+00:00,[],None
30,https://github.com/transistorfet/fidget.git,2023-01-15 06:46:24+00:00,An FPGA board that can interface to the Computie expansion bus using an iCE40HX1K,2,transistorfet/fidget,589131791,Verilog,fidget,7003,3,2023-12-21 00:40:47+00:00,"['fpga', 'hardware', 'ice40', 'ice40hx1k', 'icestorm', 'systemverilog', 'tinyfpga-bx', 'verilog', 'electronics', 'kicad-pcb', 'open-source-hardware', 'pcb']",https://api.github.com/licenses/gpl-3.0
31,https://github.com/Cassie-Lim/CAlab.git,2022-12-31 03:50:08+00:00,2022 CAlab Computer architecture lab in UCAS,0,Cassie-Lim/CAlab,583824227,Verilog,CAlab,48878,3,2023-12-22 14:42:02+00:00,[],None
32,https://github.com/MuratovAS/icesugar-z80.git,2023-01-14 23:10:29+00:00,A Z80 verilog project for Lattice FPGA using VSCode. With the function of automated installation Toolchain ,1,MuratovAS/icesugar-z80,589059204,Verilog,icesugar-z80,239,3,2024-01-10 18:41:46+00:00,"['code', 'ecp5', 'fpga', 'i8080', 'icarus', 'ice40', 'icebreaker', 'icesugar', 'ide', 'lattice', 'makefile', 'toolchain', 'verilog', 'vscode', 'z80']",https://api.github.com/licenses/mit
33,https://github.com/AKASHTHER/floating-point-arithmatic.git,2023-01-09 05:25:56+00:00,"Addition and multiplication operation of 16 bit (1sign bit, 5 exponent bits, 10 matissa bits) floating point number.",0,AKASHTHER/floating-point-arithmatic,586738428,Verilog,floating-point-arithmatic,9,3,2023-03-22 02:29:56+00:00,[],None
34,https://github.com/shikye/design_r.git,2023-01-07 05:19:50+00:00,,0,shikye/design_r,586148916,Verilog,design_r,802,2,2023-01-20 15:15:57+00:00,[],None
35,https://github.com/zhangkai0425/Dual-Port-RAM.git,2023-01-10 15:07:10+00:00,Implementation of dual port ram and test bench file.,1,zhangkai0425/Dual-Port-RAM,587356971,Verilog,Dual-Port-RAM,190,2,2023-06-12 15:08:48+00:00,[],None
36,https://github.com/Dai-dirk/UPTRA.git,2023-01-15 03:42:55+00:00,UPTRA:  An Ultra-Parameterized Temporal CGRA Modeling and Optimization,0,Dai-dirk/UPTRA,589101403,Verilog,UPTRA,2535,2,2023-12-18 09:05:50+00:00,[],None
37,https://github.com/CyberPunkYu/MIPS.git,2023-01-15 07:17:40+00:00,,0,CyberPunkYu/MIPS,589137631,Verilog,MIPS,1798,2,2023-11-07 11:04:58+00:00,[],None
38,https://github.com/bhim4078652/BFloat-16-and-INT-8-Arithmetics-.git,2023-01-01 12:03:42+00:00,,0,bhim4078652/BFloat-16-and-INT-8-Arithmetics-,584108988,Verilog,BFloat-16-and-INT-8-Arithmetics-,152,2,2023-08-24 01:35:53+00:00,[],https://api.github.com/licenses/mit
39,https://github.com/Abonite/MACPU-FPGA.git,2023-01-01 14:12:36+00:00,Verilog implementation of MACPU,0,Abonite/MACPU-FPGA,584132828,Verilog,MACPU-FPGA,128,2,2023-03-05 08:31:45+00:00,[],https://api.github.com/licenses/gpl-3.0
40,https://github.com/R-Rjn/Verilog-learnings.git,2023-01-14 06:29:51+00:00,,0,R-Rjn/Verilog-learnings,588829521,Verilog,Verilog-learnings,96,2,2023-02-11 13:48:33+00:00,[],https://api.github.com/licenses/unlicense
41,https://github.com/SERV-VPU/vpu.git,2023-01-13 13:17:30+00:00,,0,SERV-VPU/vpu,588577805,Verilog,vpu,699,2,2023-07-18 11:57:16+00:00,[],None
42,https://github.com/3abqreno/AES-Encryption-Verilog.git,2023-01-04 21:43:46+00:00,,0,3abqreno/AES-Encryption-Verilog,585318972,Verilog,AES-Encryption-Verilog,19466,2,2023-01-08 05:15:06+00:00,[],None
43,https://github.com/EnPassant123/MPW8_Submission2.git,2022-12-31 20:00:49+00:00,Resubmit to get past tapeout errors,0,EnPassant123/MPW8_Submission2,583991798,Verilog,MPW8_Submission2,9781,2,2023-02-08 07:07:15+00:00,[],https://api.github.com/licenses/apache-2.0
44,https://github.com/Enqurance/2022_Project.git,2023-01-12 09:44:37+00:00,,1,Enqurance/2022_Project,588086281,Verilog,2022_Project,89,2,2023-02-04 09:16:15+00:00,[],None
45,https://github.com/yangjx66/taxi-meter-fpga.git,2023-01-12 05:22:00+00:00,基于FPGA的出租车计价器,0,yangjx66/taxi-meter-fpga,588009663,Verilog,taxi-meter-fpga,269,2,2023-07-31 04:20:13+00:00,[],None
46,https://github.com/MuratovAS/icesugar-riscv.git,2023-01-11 14:49:33+00:00,A RiscV verilog project for Lattice FPGA using VSCode. With the function of automated installation Toolchain ,0,MuratovAS/icesugar-riscv,587770952,Verilog,icesugar-riscv,154,2,2023-10-09 08:50:55+00:00,"['code', 'fpga', 'toolchain', 'ecp5', 'icarus', 'ice40', 'icebreaker', 'icesugar', 'ide', 'lattice', 'riscv', 'riscv32', 'verilog', 'vscode', 'picorv32', 'picosoc']",https://api.github.com/licenses/mit
47,https://github.com/SinnLiu/CPU_Design_MIPS.git,2023-01-16 13:26:19+00:00,《CPU设计实战》学习记录及代码,0,SinnLiu/CPU_Design_MIPS,589587911,Verilog,CPU_Design_MIPS,106,2,2024-03-16 06:31:55+00:00,['computer-architecture'],None
48,https://github.com/BilalAlpaslan/MITT_Sayisal_islemci_tasarimi_2023.git,2022-12-30 09:53:31+00:00,,0,BilalAlpaslan/MITT_Sayisal_islemci_tasarimi_2023,583606924,Verilog,MITT_Sayisal_islemci_tasarimi_2023,12,2,2023-10-16 19:43:09+00:00,[],None
49,https://github.com/Mihirtcd/Xilinx-Vivado-projects.git,2023-01-15 16:32:29+00:00,"Amateur FPGA designer's Xilinx Vivado repo on GitHub. Includes variety of projects, design descriptions, source code & bitstreams. A learning journey for those interested in FPGA design & implementation.#verilog #fpga #xilinx #electronics",0,Mihirtcd/Xilinx-Vivado-projects,589271044,Verilog,Xilinx-Vivado-projects,26394,2,2023-09-17 15:12:25+00:00,[],None
50,https://github.com/AhmedEsaam/PCI-Compliant-Target-Device.git,2023-01-16 21:53:58+00:00,,0,AhmedEsaam/PCI-Compliant-Target-Device,589762415,Verilog,PCI-Compliant-Target-Device,820,2,2023-05-17 06:14:02+00:00,[],None
51,https://github.com/lvyitian/public_personal_files.git,2023-01-15 08:50:58+00:00,,0,lvyitian/public_personal_files,589155485,Verilog,public_personal_files,1232833,2,2024-03-25 07:08:05+00:00,[],https://api.github.com/licenses/cc0-1.0
52,https://github.com/BlackOutDevelops/VerilogProject.git,2023-01-03 20:17:22+00:00,HDL in Digital System Design,0,BlackOutDevelops/VerilogProject,584903364,Verilog,VerilogProject,148,2,2023-01-14 11:27:31+00:00,[],None
53,https://github.com/BrettMathis/osu180cells.git,2023-01-05 17:47:56+00:00,Caravel user project using osu standard cell library for gf180nm technology,0,BrettMathis/osu180cells,585645336,Verilog,osu180cells,281587,2,2023-01-19 03:33:12+00:00,[],https://api.github.com/licenses/apache-2.0
54,https://github.com/DWARAKRAM/AHB2APB-BRIDGE.git,2023-01-13 12:30:09+00:00,This repository contains the verilog codes for the AHB to APB bridge (AMBA)),0,DWARAKRAM/AHB2APB-BRIDGE,588562189,Verilog,AHB2APB-BRIDGE,21687,2,2024-02-26 09:39:24+00:00,[],None
55,https://github.com/klam20/FPGAProjects.git,2022-12-31 18:19:55+00:00,,1,klam20/FPGAProjects,583977023,Verilog,FPGAProjects,68,2,2023-11-17 14:09:30+00:00,[],None
56,https://github.com/asmaaadel0/Computer-Architecture-Labs-Solution.git,2023-01-02 07:06:18+00:00,It's a solution for Architecture Labs CMP3010 3rd computer engineering Cairo university,0,asmaaadel0/Computer-Architecture-Labs-Solution,584304360,Verilog,Computer-Architecture-Labs-Solution,530,2,2024-03-22 21:46:37+00:00,[],https://api.github.com/licenses/mit
57,https://github.com/Saikiran12346/100--days--of--RTL.git,2023-01-02 16:45:32+00:00,,0,Saikiran12346/100--days--of--RTL,584467492,Verilog,100--days--of--RTL,76,2,2023-11-25 06:20:03+00:00,[],None
58,https://github.com/cslab-chosun/online-fuzzy-chisel.git,2023-01-03 00:42:03+00:00,Online Fuzzy Controller Chisel,0,cslab-chosun/online-fuzzy-chisel,584574620,Verilog,online-fuzzy-chisel,6865,2,2023-12-26 06:38:35+00:00,[],https://api.github.com/licenses/gpl-3.0
59,https://github.com/TargaryenGary/frequencyMeasure-purecode-.git,2023-01-01 16:03:50+00:00,只包含.v文件,0,TargaryenGary/frequencyMeasure-purecode-,584155564,Verilog,frequencyMeasure-purecode-,3,2,2024-03-04 08:16:17+00:00,[],None
60,https://github.com/gjonhajdari/24bit-cpu.git,2023-01-07 19:18:40+00:00,University project in Computer Architecture. 24-bit CPU design that can handle some MIPS instructions,1,gjonhajdari/24bit-cpu,586336950,Verilog,24bit-cpu,1117,2,2024-04-02 20:24:05+00:00,[],None
61,https://github.com/DanielProanoGuevara/iob-vga.git,2023-01-03 17:04:22+00:00,,1,DanielProanoGuevara/iob-vga,584847003,Verilog,iob-vga,41,1,2023-05-15 18:28:26+00:00,[],None
62,https://github.com/Aharon44/RISC-MIPS-Pipeline-With-Branch-Predictor.git,2023-01-10 08:44:55+00:00,,0,Aharon44/RISC-MIPS-Pipeline-With-Branch-Predictor,587222045,Verilog,RISC-MIPS-Pipeline-With-Branch-Predictor,3451,1,2023-01-20 14:03:07+00:00,[],None
63,https://github.com/younghoonNa/FPGA-Programming.git,2023-01-11 15:02:09+00:00,FPGA Programming basic,0,younghoonNa/FPGA-Programming,587775807,Verilog,FPGA-Programming,10,1,2023-01-19 06:40:21+00:00,[],None
64,https://github.com/WayneJiangCN/2022-FPGA-Contest.git,2023-01-01 16:55:54+00:00,,0,WayneJiangCN/2022-FPGA-Contest,584165892,Verilog,2022-FPGA-Contest,55614,1,2023-03-24 01:19:17+00:00,[],None
65,https://github.com/kennedn/fpga-learning.git,2023-01-03 12:57:04+00:00,Repository with IceStick FPGA solutions for Digi-Key youtube series,0,kennedn/fpga-learning,584760794,Verilog,fpga-learning,9,1,2023-10-14 02:17:53+00:00,[],None
66,https://github.com/Acharx/Digital-Design-Course-Project-With-FPGA.git,2023-01-08 23:47:08+00:00,"I Design Aircraft Engine Overheat Protection with FPGA, Xilinx. This is include only basic signal.",0,Acharx/Digital-Design-Course-Project-With-FPGA,586674613,Verilog,Digital-Design-Course-Project-With-FPGA,301,1,2023-12-14 01:34:00+00:00,[],None
67,https://github.com/2001-hagar/GPIO-UART-TO-APB.git,2023-01-04 21:40:31+00:00,,1,2001-hagar/GPIO-UART-TO-APB,585318208,Verilog,GPIO-UART-TO-APB,25,1,2023-12-23 03:09:47+00:00,[],None
68,https://github.com/gmsanchez/edu-ciaa-fpga-verilog.git,2023-01-02 17:30:39+00:00,Examples on how to use the EDU-CIA-FPGA with Verilog and APIO,0,gmsanchez/edu-ciaa-fpga-verilog,584481007,Verilog,edu-ciaa-fpga-verilog,863,1,2024-03-19 15:37:42+00:00,[],https://api.github.com/licenses/gpl-3.0
69,https://github.com/AjwadF123/Low-Pass-Filter-on-Verilog.git,2023-01-10 17:01:16+00:00,This is a simple module implementing Low Pass Filtering in Verilog Language. The Coefficients have been obtained by MATLAB.,0,AjwadF123/Low-Pass-Filter-on-Verilog,587400207,Verilog,Low-Pass-Filter-on-Verilog,4,1,2023-09-15 01:12:57+00:00,[],None
70,https://github.com/Moamenhimself/uart-controller.git,2023-01-04 21:15:05+00:00,This is a part of a Computer arcitecture project which is implementing a GPIO controller and UART controller connected  to the APB bus in Verilog.,0,Moamenhimself/uart-controller,585311896,Verilog,uart-controller,4,1,2023-03-13 06:32:47+00:00,[],None
71,https://github.com/0xdcia/proyecto_CHS.git,2023-01-02 12:50:11+00:00,"Proyecto final de Codiseño Hardware-Software, MUITEL UPV",0,0xdcia/proyecto_CHS,584393641,Verilog,proyecto_CHS,496129,1,2023-02-10 12:45:04+00:00,[],None
72,https://github.com/kaveesh680/TrafficLightController.git,2023-01-02 11:26:40+00:00,,0,kaveesh680/TrafficLightController,584370261,Verilog,TrafficLightController,33,1,2023-01-31 22:59:13+00:00,[],None
73,https://github.com/wiizzz/CA2022.git,2023-01-13 14:30:13+00:00,NTU CSIE Computer Architecture 2022 Fall,0,wiizzz/CA2022,588603955,Verilog,CA2022,3767,1,2023-09-07 15:48:53+00:00,[],None
74,https://github.com/deepakmk7835/vlsi-projects.git,2022-12-30 17:26:55+00:00,Repo contains all the projects related to VLSI domain.,0,deepakmk7835/vlsi-projects,583719832,Verilog,vlsi-projects,877,1,2023-03-07 10:59:09+00:00,[],None
75,https://github.com/xobs/caravel-minimax.git,2023-01-03 09:41:11+00:00,Silicon implementation of minimax,0,xobs/caravel-minimax,584700795,Verilog,caravel-minimax,6511,1,2023-01-04 18:33:37+00:00,[],https://api.github.com/licenses/apache-2.0
76,https://github.com/zhangkai0425/VWork.git,2023-01-14 04:00:35+00:00,Coding work during Alibaba-AQL,0,zhangkai0425/VWork,588804507,Verilog,VWork,72394,1,2023-10-06 14:21:53+00:00,[],None
77,https://github.com/aloretocornidez/school-notes.git,2023-01-11 16:38:12+00:00,,0,aloretocornidez/school-notes,587812094,Verilog,school-notes,84841,1,2024-01-12 16:50:40+00:00,[],None
78,https://github.com/berrios96sean/Verilog.git,2022-12-30 22:36:33+00:00,Simple Verilog Gates designed and tested with Icarus Verilog and GTKWave as a waveform viewer ,0,berrios96sean/Verilog,583781445,Verilog,Verilog,104,1,2023-01-31 22:53:44+00:00,[],None
79,https://github.com/RongyeL/rvseed.git,2023-01-03 14:05:27+00:00,RISC-V Design Getting Started Guide,0,RongyeL/rvseed,584784286,Verilog,rvseed,816,1,2023-10-03 08:01:29+00:00,[],None
80,https://github.com/fxesdev/nX-U8_Debug.git,2022-12-31 14:09:48+00:00,FPGA implementation of the nX-U8 debug protocol,0,fxesdev/nX-U8_Debug,583930705,Verilog,nX-U8_Debug,22,1,2024-02-02 08:10:57+00:00,[],https://api.github.com/licenses/gpl-3.0
81,https://github.com/Aswin-Raj-K/RV32I-Processor-Design.git,2022-12-30 07:32:30+00:00,Implementation of RV32I Processor on the Basys 3,1,Aswin-Raj-K/RV32I-Processor-Design,583574015,Verilog,RV32I-Processor-Design,5130,1,2024-03-11 19:16:33+00:00,[],None
82,https://github.com/aliasgeorge9329/verilog_mtds.git,2023-01-13 02:33:29+00:00,,0,aliasgeorge9329/verilog_mtds,588397320,Verilog,verilog_mtds,75,1,2023-01-15 08:04:27+00:00,[],None
83,https://github.com/AKASHTHER/fixed-point-arithmetic.git,2023-01-09 05:19:27+00:00,Parameterized fixed point addition and multiplication operation .,0,AKASHTHER/fixed-point-arithmetic,586737021,Verilog,fixed-point-arithmetic,3,1,2023-03-22 08:25:45+00:00,[],None
84,https://github.com/bihany-harsh/Computer-Architecture-and-Organization.git,2023-01-16 07:57:39+00:00,,1,bihany-harsh/Computer-Architecture-and-Organization,589475420,Verilog,Computer-Architecture-and-Organization,21792,1,2023-12-01 18:02:10+00:00,[],None
85,https://github.com/junjie1475/digital_logic_and_computer_organization_lab.git,2022-12-30 09:47:42+00:00,,0,junjie1475/digital_logic_and_computer_organization_lab,583605508,Verilog,digital_logic_and_computer_organization_lab,665,1,2022-12-30 10:02:35+00:00,[],None
86,https://github.com/BrendenWiley689/Radar-Pulse-Sync.git,2023-01-04 21:33:27+00:00,Verilog Code ,0,BrendenWiley689/Radar-Pulse-Sync,585316575,Verilog,Radar-Pulse-Sync,1,1,2023-10-17 04:34:28+00:00,[],None
87,https://github.com/ThorKn/tiny_user_project_vgaclock_mpw8.git,2022-12-31 18:42:59+00:00,,0,ThorKn/tiny_user_project_vgaclock_mpw8,583980712,Verilog,tiny_user_project_vgaclock_mpw8,8469,1,2023-01-31 22:55:31+00:00,[],https://api.github.com/licenses/apache-2.0
88,https://github.com/abhav1947/Password-based-memory-access-using-Altera-DE10-Cyclone-5-Soc-board.git,2023-01-03 15:59:18+00:00,password protected memory read write,0,abhav1947/Password-based-memory-access-using-Altera-DE10-Cyclone-5-Soc-board,584824905,Verilog,Password-based-memory-access-using-Altera-DE10-Cyclone-5-Soc-board,6,1,2023-09-13 11:50:44+00:00,[],None
89,https://github.com/holyuming/NYCU-2022-FALL-ICLAB.git,2023-01-06 16:34:05+00:00,國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授,1,holyuming/NYCU-2022-FALL-ICLAB,585990322,Verilog,NYCU-2022-FALL-ICLAB,22004,1,2024-02-06 14:14:25+00:00,[],None
90,https://github.com/PChandraSekharReddy/Tree-Adders.git,2023-01-07 11:10:49+00:00,Verilog Code for Tree Adders,0,PChandraSekharReddy/Tree-Adders,586217966,Verilog,Tree-Adders,7,1,2023-12-19 07:02:41+00:00,[],None
91,https://github.com/kevweldon/Basic_Avalon_Sim.git,2023-01-16 01:55:47+00:00,Platform Designer example demonstrating sequential and burst Avalon communication from Avalon BFM to on-chip RAM. (Quartus 23.4),0,kevweldon/Basic_Avalon_Sim,589393955,Verilog,Basic_Avalon_Sim,774,1,2024-02-28 21:22:39+00:00,[],None
92,https://github.com/Ye-Jinhong/FFT-Generator.git,2023-01-03 07:08:47+00:00,,0,Ye-Jinhong/FFT-Generator,584656613,Verilog,FFT-Generator,4021,1,2023-01-23 11:35:02+00:00,[],None
93,https://github.com/iw4p/Verilog.git,2023-01-04 18:36:16+00:00,Basic and simple Verilog programs with testbench,0,iw4p/Verilog,585267937,Verilog,Verilog,4,1,2023-05-21 06:54:01+00:00,[],None
94,https://github.com/Geo4u/Verilog-Projects.git,2023-01-14 16:29:05+00:00,Completed Fall 2022,0,Geo4u/Verilog-Projects,588967519,Verilog,Verilog-Projects,6,1,2023-07-04 05:24:40+00:00,[],
95,https://github.com/realBumblebee/HDLbits.git,2023-01-09 06:08:54+00:00,practice answers to HDLbits RTL code,0,realBumblebee/HDLbits,586748577,Verilog,HDLbits,3,1,2023-02-03 00:36:37+00:00,[],None
96,https://github.com/marsohod4you/MA3128.git,2023-01-15 06:22:05+00:00,Altera CPLD MAX EPM3128TC100 hat board for Raspberry Pi3 / Pi4,0,marsohod4you/MA3128,589127508,Verilog,MA3128,2510,1,2023-10-20 06:06:36+00:00,[],https://api.github.com/licenses/gpl-3.0
97,https://github.com/Bhavuk-HDL/custom-asic.git,2023-01-08 14:11:05+00:00,Eight different verilog projects are combined to creat a big custom asic project.,1,Bhavuk-HDL/custom-asic,586542041,Verilog,custom-asic,90,1,2024-01-30 17:05:20+00:00,"['asic', 'caravel', 'fifo', 'hdl', 'nand2tetris', 'ram', 'risc-v', 'spi', 'sram', 'uart', 'verilog']",None
98,https://github.com/weiber23727698/Computer-Architecture.git,2022-12-31 16:45:08+00:00,,0,weiber23727698/Computer-Architecture,583960314,Verilog,Computer-Architecture,4299,1,2023-05-04 18:19:54+00:00,[],None
99,https://github.com/lailhio/NSCSCC2023KA.git,2023-01-02 12:18:27+00:00,,0,lailhio/NSCSCC2023KA,584384598,Verilog,NSCSCC2023KA,7969,1,2023-07-24 12:41:32+00:00,[],None
100,https://github.com/mostsfamahmoud/APB_GPIO_UART_Controller.git,2023-01-05 15:16:20+00:00,,0,mostsfamahmoud/APB_GPIO_UART_Controller,585595384,Verilog,APB_GPIO_UART_Controller,15,1,2023-09-25 05:43:55+00:00,[],None
101,https://github.com/p-ram/new-to-verilog-.git,2023-01-06 17:26:45+00:00,Verilog made easy,0,p-ram/new-to-verilog-,586006478,Verilog,new-to-verilog-,34,1,2023-01-31 23:11:42+00:00,[],None
102,https://github.com/fm4dd/pmod-charlcd.git,2023-01-02 04:49:36+00:00,PMOD module for connecting a HD44780-compatible character LCD,0,fm4dd/pmod-charlcd,584277785,Verilog,pmod-charlcd,10529,1,2023-02-05 10:08:11+00:00,"['character-lcd', 'fpga', 'kicad', 'pcb', 'pmod']",
103,https://github.com/ktan9811/Verilog_StopWatch.git,2023-01-02 15:10:45+00:00,make stopwatch with velilog,0,ktan9811/Verilog_StopWatch,584437882,Verilog,Verilog_StopWatch,7,1,2023-12-13 01:43:26+00:00,[],None
104,https://github.com/Advaithva/All-Langs-6.git,2023-01-06 00:40:50+00:00,,0,Advaithva/All-Langs-6,585744564,Verilog,All-Langs-6,8,1,2023-05-01 03:15:21+00:00,[],None
105,https://github.com/lauchinyuan/tinyRV32.git,2023-01-07 03:14:53+00:00,A simple RISC-V core,0,lauchinyuan/tinyRV32,586128787,Verilog,tinyRV32,86,1,2023-04-19 07:26:14+00:00,[],None
106,https://github.com/shareefj/glbl_playtime.git,2023-01-06 19:07:53+00:00,,0,shareefj/glbl_playtime,586035240,Verilog,glbl_playtime,4,1,2024-01-17 09:57:18+00:00,[],None
107,https://github.com/AhmedRadwan2000/GCD_Calculator_Datapath.git,2022-12-30 07:55:13+00:00,,0,AhmedRadwan2000/GCD_Calculator_Datapath,583579092,Verilog,GCD_Calculator_Datapath,268,0,2022-12-30 07:58:34+00:00,[],None
108,https://github.com/komalg27/IIT_Indore_Dadda_Multiplier_mpw8.git,2022-12-30 23:17:18+00:00,,0,komalg27/IIT_Indore_Dadda_Multiplier_mpw8,583787742,Verilog,IIT_Indore_Dadda_Multiplier_mpw8,65706,0,2022-12-30 23:31:53+00:00,[],https://api.github.com/licenses/apache-2.0
109,https://github.com/mbalestrini/caravel_wrapped_hack_soc_MPW2_alive_test.git,2023-01-11 19:57:08+00:00,,1,mbalestrini/caravel_wrapped_hack_soc_MPW2_alive_test,587878743,Verilog,caravel_wrapped_hack_soc_MPW2_alive_test,5528,0,2023-01-11 20:01:44+00:00,[],None
110,https://github.com/Rezajahani8x/MIPS-Processor-III.git,2023-01-07 09:48:07+00:00,"As in previous projects MIPS processor was designed, in this specific project the processor is designed and implemented in a way to work with pipeline approach.",0,Rezajahani8x/MIPS-Processor-III,586200494,Verilog,MIPS-Processor-III,829,0,2023-07-15 15:32:50+00:00,[],None
111,https://github.com/ghkim5643/EIII.git,2023-01-06 15:56:50+00:00,https://www.aisemiconductor2022.com/,1,ghkim5643/EIII,585978359,Verilog,EIII,38,0,2023-01-06 16:50:15+00:00,[],None
112,https://github.com/rkvaishnavp/uart-core.git,2023-01-06 08:54:31+00:00,,0,rkvaishnavp/uart-core,585852528,Verilog,uart-core,7,0,2023-03-03 01:49:48+00:00,[],None
113,https://github.com/ProJect-riSuKascope/RisukaScope-Logic.git,2023-01-04 13:30:58+00:00,Amateur Radio Telescope for neutral hydrogen spectrum observing. FPGA logical source,0,ProJect-riSuKascope/RisukaScope-Logic,585162598,Verilog,RisukaScope-Logic,5235,0,2023-01-04 13:48:42+00:00,[],https://api.github.com/licenses/apache-2.0
114,https://github.com/erenizgi/firstVerilogCodes.git,2023-01-04 13:19:38+00:00,my first verilog practices,0,erenizgi/firstVerilogCodes,585158615,Verilog,firstVerilogCodes,2,0,2023-01-04 13:20:52+00:00,[],None
115,https://github.com/MohamedEhabBasha/Arch-Project.git,2023-01-05 11:41:58+00:00,,0,MohamedEhabBasha/Arch-Project,585522475,Verilog,Arch-Project,91,0,2023-01-05 11:50:54+00:00,[],None
116,https://github.com/NishitaAmberkar/Pacman-SystemVerilog.git,2023-01-05 20:12:25+00:00,,0,NishitaAmberkar/Pacman-SystemVerilog,585687218,Verilog,Pacman-SystemVerilog,37776,0,2023-01-05 20:13:38+00:00,[],None
117,https://github.com/BugBox0820/Computer-organization.git,2023-01-10 10:33:05+00:00,,0,BugBox0820/Computer-organization,587258545,Verilog,Computer-organization,22,0,2023-01-10 10:45:07+00:00,[],None
118,https://github.com/SavrajSian/MIPS-CPU-Verilog.git,2023-01-01 02:06:14+00:00,,0,SavrajSian/MIPS-CPU-Verilog,584031847,Verilog,MIPS-CPU-Verilog,3476,0,2023-01-01 02:07:17+00:00,[],None
119,https://github.com/HazemHamdyy/apb-bus-gpio-uart.git,2023-01-02 00:35:18+00:00,,0,HazemHamdyy/apb-bus-gpio-uart,584240008,Verilog,apb-bus-gpio-uart,125,0,2023-01-02 00:37:30+00:00,[],None
120,https://github.com/filipbg92/test_caravel.git,2023-01-04 00:25:48+00:00,,0,filipbg92/test_caravel,584957426,Verilog,test_caravel,2173,0,2023-01-04 00:26:05+00:00,[],https://api.github.com/licenses/apache-2.0
121,https://github.com/erentoy/AES-Chiper.git,2023-01-03 18:36:01+00:00,"AES encryption, Verilog",0,erentoy/AES-Chiper,584875227,Verilog,AES-Chiper,7,0,2023-01-03 19:33:59+00:00,[],None
122,https://github.com/gczcqu/cpu_design.git,2023-01-04 03:19:09+00:00,,0,gczcqu/cpu_design,584992150,Verilog,cpu_design,48,0,2023-01-04 03:22:07+00:00,[],None
123,https://github.com/LadyNick/Lab01-ALU12CS161L.git,2023-01-12 23:13:10+00:00,,0,LadyNick/Lab01-ALU12CS161L,588354245,Verilog,Lab01-ALU12CS161L,2002,0,2023-08-09 06:31:45+00:00,[],None
124,https://github.com/Kurasavella/lab1.git,2023-01-14 18:33:40+00:00,,0,Kurasavella/lab1,589000881,Verilog,lab1,11054,0,2023-01-14 18:39:59+00:00,[],None
125,https://github.com/Zeki-M/HDLBits.git,2023-01-15 22:29:54+00:00,My Verilog HDL solution for HDLBits @ https://hdlbits.01xz.net/wiki/Main_Page,0,Zeki-M/HDLBits,589357139,Verilog,HDLBits,133,0,2023-01-15 23:35:10+00:00,[],https://api.github.com/licenses/gpl-3.0
126,https://github.com/aryanmaurya383/CS220-Assignments.git,2023-01-16 08:07:17+00:00,,0,aryanmaurya383/CS220-Assignments,589478441,Verilog,CS220-Assignments,698,0,2023-07-11 16:17:49+00:00,[],None
127,https://github.com/lopez-seb/UART_Project.git,2023-01-14 01:04:27+00:00,UART Receive and Transmit Module built in Verilog and Synthesized onto the Basys3 FPGA board,0,lopez-seb/UART_Project,588776319,Verilog,UART_Project,4,0,2023-01-14 01:10:22+00:00,[],None
128,https://github.com/evd18i021/odd_even_parallel_complete.git,2022-12-30 10:33:00+00:00,32-point proposed Integer DCT using parallel architecture ,0,evd18i021/odd_even_parallel_complete,583616423,Verilog,odd_even_parallel_complete,2233,0,2022-12-30 10:33:13+00:00,[],https://api.github.com/licenses/apache-2.0
129,https://github.com/QUATTROSAYISALTASARIM/32-bit-carry-look-ahead-adder-.git,2022-12-30 12:35:22+00:00,32-bit toplayıcı algoritması,0,QUATTROSAYISALTASARIM/32-bit-carry-look-ahead-adder-,583644969,Verilog,32-bit-carry-look-ahead-adder-,75,0,2022-12-30 12:37:37+00:00,[],None
130,https://github.com/JimenaVega/TP-Final-Arquitectura-2021.git,2023-01-12 19:32:18+00:00,Trabajo final de arquitectura de computadoras 2022. Facultad de Ciencias Exactas,0,JimenaVega/TP-Final-Arquitectura-2021,588293440,Verilog,TP-Final-Arquitectura-2021,3234,0,2023-01-12 20:44:29+00:00,[],None
131,https://github.com/molofsky/IsPrime.git,2023-01-09 23:59:34+00:00,Verilog function to check if a four bit input is prime,0,molofsky/IsPrime,587093204,Verilog,IsPrime,6,0,2023-01-11 04:39:01+00:00,[],None
132,https://github.com/saicharan0112/misc-docker-images.git,2023-01-03 02:45:41+00:00,,1,saicharan0112/misc-docker-images,584597722,Verilog,misc-docker-images,1558,0,2023-03-04 01:39:19+00:00,[],None
133,https://github.com/andreeaam238/teme-smp.git,2023-01-02 09:41:38+00:00,,0,andreeaam238/teme-smp,584341989,Verilog,teme-smp,9273,0,2023-02-16 10:57:26+00:00,[],None
134,https://github.com/yusufnageye/SMART-ALARM-CLOCK.git,2023-01-08 21:01:00+00:00,,0,yusufnageye/SMART-ALARM-CLOCK,586644958,Verilog,SMART-ALARM-CLOCK,10,0,2023-01-08 21:04:04+00:00,[],None
135,https://github.com/aymane-eljerari/mips32.git,2023-01-08 16:25:40+00:00,This repository documents the process of building a pipelined CPU following the MIPS instruction set architecture. ,0,aymane-eljerari/mips32,586578919,Verilog,mips32,1512,0,2023-07-13 11:10:54+00:00,"['cpu', 'mips']",None
136,https://github.com/o97520/Verilog-Codes-and-Circuits-.git,2023-01-16 12:38:07+00:00,iVerilog & GTKWave,0,o97520/Verilog-Codes-and-Circuits-,589570365,Verilog,Verilog-Codes-and-Circuits-,957,0,2023-01-16 12:50:50+00:00,[],None
137,https://github.com/saitejagoruganthu/CMPE200-Computer-Architecture-And-Design.git,2023-01-16 21:50:57+00:00,,0,saitejagoruganthu/CMPE200-Computer-Architecture-And-Design,589761641,Verilog,CMPE200-Computer-Architecture-And-Design,264808,0,2023-01-16 23:17:30+00:00,[],None
138,https://github.com/abi7ash/DigitalDesignUsingVerilog.git,2023-01-15 15:31:50+00:00,,0,abi7ash/DigitalDesignUsingVerilog,589253768,Verilog,DigitalDesignUsingVerilog,626,0,2023-01-17 05:32:33+00:00,[],https://api.github.com/licenses/apache-2.0
139,https://github.com/xobs/caravel-minimax-global-routing-segfault.git,2023-01-16 02:10:44+00:00,A segfaulting branch of caravel-minimax,0,xobs/caravel-minimax-global-routing-segfault,589396797,Verilog,caravel-minimax-global-routing-segfault,22430,0,2023-01-16 02:12:02+00:00,[],https://api.github.com/licenses/apache-2.0
140,https://github.com/shaogaosheng/sm4_ctr_rtl.git,2023-01-15 11:37:53+00:00,,0,shaogaosheng/sm4_ctr_rtl,589191778,Verilog,sm4_ctr_rtl,70,0,2023-01-15 11:47:39+00:00,[],None
141,https://github.com/HakeemOS/Mux4to1.git,2023-01-12 16:53:27+00:00,,0,HakeemOS/Mux4to1,588240039,Verilog,Mux4to1,487,0,2023-01-12 16:58:39+00:00,[],None
142,https://github.com/Yogesh0211/Design-of-a-Cricket-Game-Using-FPGAs.git,2023-01-13 13:16:21+00:00,"Within this project, we have broken down our approach to implementing a realistic cricket game onto a Basys 3 FPGA board, Using Verilog. ",0,Yogesh0211/Design-of-a-Cricket-Game-Using-FPGAs,588577438,Verilog,Design-of-a-Cricket-Game-Using-FPGAs,10,0,2023-01-13 13:19:54+00:00,[],None
143,https://github.com/brand-kelly/digital_design_fundamentals.git,2023-01-13 20:22:30+00:00,,0,brand-kelly/digital_design_fundamentals,588718452,Verilog,digital_design_fundamentals,212,0,2023-01-13 20:24:48+00:00,[],None
144,https://github.com/juhiyon/led_test.git,2023-01-09 01:35:54+00:00,,0,juhiyon/led_test,586692260,Verilog,led_test,5,0,2023-01-09 01:36:17+00:00,[],None
145,https://github.com/doishimpeiu/zatunafolda.git,2023-01-03 18:24:24+00:00,,0,doishimpeiu/zatunafolda,584871652,Verilog,zatunafolda,958,0,2023-06-26 09:11:43+00:00,[],None
146,https://github.com/C109112189/one-data.git,2023-01-04 09:11:29+00:00,,0,C109112189/one-data,585079999,Verilog,one-data,66909,0,2023-01-10 14:22:44+00:00,[],None
147,https://github.com/burntchow/Intro-to-Vivado.git,2022-12-31 18:21:41+00:00,CECS 341 - Lab 1,0,burntchow/Intro-to-Vivado,583977336,Verilog,Intro-to-Vivado,1,0,2022-12-31 19:35:19+00:00,[],None
148,https://github.com/S-Mansi-NITK/tic-tac-toe.git,2023-01-09 08:50:12+00:00,,0,S-Mansi-NITK/tic-tac-toe,586795498,Verilog,tic-tac-toe,19547,0,2023-01-09 09:03:11+00:00,[],None
149,https://github.com/GenDiMeo/gESSM.git,2023-01-10 10:23:36+00:00,,0,GenDiMeo/gESSM,587255440,Verilog,gESSM,4,0,2023-01-16 11:18:15+00:00,[],https://api.github.com/licenses/mit
150,https://github.com/DiseNisrc/Final_Project-Breakout_clone.git,2023-01-10 16:19:13+00:00,,0,DiseNisrc/Final_Project-Breakout_clone,587384865,Verilog,Final_Project-Breakout_clone,45,0,2023-01-10 16:28:19+00:00,[],None
151,https://github.com/Edward7820/Pipelined-CPU-with-Branch-Predictor.git,2023-01-01 12:25:33+00:00,,0,Edward7820/Pipelined-CPU-with-Branch-Predictor,584112868,Verilog,Pipelined-CPU-with-Branch-Predictor,24,0,2023-03-23 15:51:11+00:00,[],None
152,https://github.com/tyrionhuu/Calculator-by-Nexys-4A.git,2023-01-05 04:09:51+00:00,,0,tyrionhuu/Calculator-by-Nexys-4A,585397617,Verilog,Calculator-by-Nexys-4A,12170,0,2023-01-05 04:41:07+00:00,[],https://api.github.com/licenses/mit
153,https://github.com/sanjaysattva/Computer-organisation-projects.git,2023-01-02 18:44:35+00:00,,0,sanjaysattva/Computer-organisation-projects,584501645,Verilog,Computer-organisation-projects,13,0,2023-01-02 18:55:43+00:00,[],None
154,https://github.com/Sud-ana/user_proj_mul32.git,2022-12-30 11:45:34+00:00,,0,Sud-ana/user_proj_mul32,583633370,Verilog,user_proj_mul32,2204,0,2022-12-30 11:45:48+00:00,[],https://api.github.com/licenses/apache-2.0
155,https://github.com/EnPassant123/MPW8_submission.git,2022-12-31 02:39:45+00:00,,0,EnPassant123/MPW8_submission,583814498,Verilog,MPW8_submission,14649,0,2022-12-31 02:53:17+00:00,[],https://api.github.com/licenses/apache-2.0
156,https://github.com/skerr92/wrapped_oak8m14.git,2022-12-31 16:28:02+00:00,,0,skerr92/wrapped_oak8m14,583957218,Verilog,wrapped_oak8m14,15,0,2022-12-31 18:18:56+00:00,[],https://api.github.com/licenses/mit
157,https://github.com/klosskopf/worstcomponents.git,2022-12-30 21:33:15+00:00,Every one of these is probably the single worst wishbone peripheral out there,0,klosskopf/worstcomponents,583770939,Verilog,worstcomponents,26,0,2022-12-30 21:37:02+00:00,[],None
158,https://github.com/Aydogan-Goktug/32bit-ALU.git,2023-01-07 15:46:09+00:00,It's an 32 bit ALU(Arithmetic Logic Unit).,0,Aydogan-Goktug/32bit-ALU,586285214,Verilog,32bit-ALU,47,0,2023-01-07 15:46:41+00:00,[],None
159,https://github.com/astrakhov-design/aflp_kurs_gorbunova.git,2023-01-08 02:05:50+00:00,,0,astrakhov-design/aflp_kurs_gorbunova,586403112,Verilog,aflp_kurs_gorbunova,3417,0,2023-01-18 00:34:58+00:00,[],None
160,https://github.com/bdk/Divider_Verilog.git,2023-01-08 05:42:27+00:00,,0,bdk/Divider_Verilog,586435289,Verilog,Divider_Verilog,114,0,2023-01-08 05:44:25+00:00,[],None
161,https://github.com/AqdasJavaid/RISCV32-IC-single-cycle-processor.git,2023-01-08 07:13:54+00:00,RISCV32-IC single-cycle-processor,0,AqdasJavaid/RISCV32-IC-single-cycle-processor,586451235,Verilog,RISCV32-IC-single-cycle-processor,39,0,2023-01-08 07:28:41+00:00,[],None
162,https://github.com/tangxuehuang/FPGA.git,2023-01-10 12:32:07+00:00,自学代码,0,tangxuehuang/FPGA,587297581,Verilog,FPGA,3,0,2023-01-10 12:33:48+00:00,[],None
163,https://github.com/FedericoPerenno/RISC-V-Lite-Design.git,2023-01-10 13:58:20+00:00,VHDL design of a RISC-V-lite processor.,0,FedericoPerenno/RISC-V-Lite-Design,587329157,Verilog,RISC-V-Lite-Design,4045,0,2023-01-10 14:15:39+00:00,[],None
164,https://github.com/Sharif2499/iverilog.git,2023-01-12 19:17:51+00:00,,0,Sharif2499/iverilog,588288896,Verilog,iverilog,7,0,2023-01-12 19:29:00+00:00,[],None
165,https://github.com/YuriiSak/MATLAB.git,2023-01-12 18:54:53+00:00,Here will be my MatLab labratories ,0,YuriiSak/MATLAB,588281666,Verilog,MATLAB,3460,0,2023-01-14 10:02:50+00:00,[],None
166,https://github.com/rishikeshkchapekar/dyumnin_1.git,2023-01-12 04:15:06+00:00,,0,rishikeshkchapekar/dyumnin_1,587994779,Verilog,dyumnin_1,18,0,2023-01-12 04:33:54+00:00,[],https://api.github.com/licenses/bsd-2-clause
167,https://github.com/sharathat45/Vector-dot-product.git,2023-01-11 21:56:05+00:00,"Floating Point Addition, Subtraction, Multiplication and Vector dot product",0,sharathat45/Vector-dot-product,587911688,Verilog,Vector-dot-product,855,0,2023-01-11 21:59:27+00:00,[],None
168,https://github.com/manoj153/EFX_SAPP_SOC.git,2023-01-11 16:14:33+00:00,,0,manoj153/EFX_SAPP_SOC,587803249,Verilog,EFX_SAPP_SOC,43361,0,2023-01-11 16:15:24+00:00,[],None
169,https://github.com/ncrefe/Proccessor_Design.git,2023-01-11 20:42:41+00:00,Computer Architecture,0,ncrefe/Proccessor_Design,587892053,Verilog,Proccessor_Design,429,0,2023-01-14 10:48:10+00:00,[],None
170,https://github.com/surajgovin/Verilog-Coding.git,2023-01-09 17:32:51+00:00,These are few works that have implemented during my free time. I like to understand the concepts learnt in class visually. Verilog has made me understand the depths of designing circuits and intracacies involved.,0,surajgovin/Verilog-Coding,586983846,Verilog,Verilog-Coding,81,0,2023-01-22 00:51:45+00:00,[],None
171,https://github.com/Bun-chan/NIOSII.git,2023-01-10 22:49:59+00:00,NIOS II Soft Processor using Quartus Prime and Platform Designer,0,Bun-chan/NIOSII,587505531,Verilog,NIOSII,41392,0,2023-01-10 22:51:58+00:00,[],None
172,https://github.com/Benny021018/logic2022-final-project-16th.git,2023-01-10 06:41:57+00:00,,0,Benny021018/logic2022-final-project-16th,587184367,Verilog,logic2022-final-project-16th,5,0,2023-01-10 06:42:54+00:00,[],None
173,https://github.com/lbthomsen/6502.git,2023-01-07 01:56:06+00:00,6502 Stuff on FPGA,0,lbthomsen/6502,586116496,Verilog,6502,1678,0,2023-01-07 03:58:14+00:00,[],None
174,https://github.com/DhamuDynamic/ALU-using-Pipelining.git,2023-01-07 03:45:47+00:00,,0,DhamuDynamic/ALU-using-Pipelining,586133940,Verilog,ALU-using-Pipelining,216,0,2023-01-07 03:47:43+00:00,[],None
175,https://github.com/chae0382/Testbench.git,2023-01-07 14:29:22+00:00,RISCV Verilog testbench,0,chae0382/Testbench,586265177,Verilog,Testbench,1,0,2023-01-07 14:32:54+00:00,[],None
176,https://github.com/wenxuan-hu/ISP_ASIC.git,2023-01-07 15:03:18+00:00,RTL for ISP,0,wenxuan-hu/ISP_ASIC,586273972,Verilog,ISP_ASIC,7,0,2023-01-07 15:11:14+00:00,[],None
177,https://github.com/ShayanGhalehdar/Floating-point-adder.git,2023-01-09 20:38:40+00:00,takes two single-precision floating-points and adds them,0,ShayanGhalehdar/Floating-point-adder,587043874,Verilog,Floating-point-adder,200,0,2023-01-09 20:39:38+00:00,[],None
178,https://github.com/vikasbansal97/SynchronousAndAsynchronousFIFO.git,2023-01-09 17:55:49+00:00,,0,vikasbansal97/SynchronousAndAsynchronousFIFO,586992007,Verilog,SynchronousAndAsynchronousFIFO,4,0,2023-02-11 07:35:50+00:00,[],None
179,https://github.com/NCKU-CAID/IC_Contest_Grad_Preliminary.git,2023-01-13 07:57:40+00:00,,0,NCKU-CAID/IC_Contest_Grad_Preliminary,588474802,Verilog,IC_Contest_Grad_Preliminary,9338,0,2023-01-13 09:09:38+00:00,[],None
180,https://github.com/jbuchermn/ice40-tests.git,2023-01-16 13:24:03+00:00,,0,jbuchermn/ice40-tests,589587083,Verilog,ice40-tests,35,0,2023-01-16 13:27:37+00:00,[],None
181,https://github.com/ESN2022/GRAFFIN_Lab3.git,2023-01-16 07:04:43+00:00,,0,ESN2022/GRAFFIN_Lab3,589460604,Verilog,GRAFFIN_Lab3,235,0,2023-01-16 10:55:31+00:00,[],None
182,https://github.com/TJine/SDRAM-Controller.git,2023-01-04 06:18:38+00:00,SDRAM Controller,0,TJine/SDRAM-Controller,585030878,Verilog,SDRAM-Controller,23,0,2023-10-07 04:03:04+00:00,[],None
183,https://github.com/ESN2022/AFARI_Lab1.git,2023-01-04 13:21:57+00:00,,0,ESN2022/AFARI_Lab1,585159444,Verilog,AFARI_Lab1,259,0,2023-01-04 16:36:06+00:00,[],None
184,https://github.com/Megha2899/nbitmutiplier.git,2023-01-04 13:19:45+00:00,,0,Megha2899/nbitmutiplier,585158652,Verilog,nbitmutiplier,2,0,2023-01-04 13:21:50+00:00,[],None
185,https://github.com/AhmedAdel72000/32-bit-5-stage-pipelined-High-performance-MIPS-based-RISC-Core-based-on-Harvard-Architecture.git,2023-01-02 11:53:00+00:00,"This project aims to implement a 32-bit 5-stage pipelined High-performance MIPS-based RISC Core based on Harvard Architecture. The MIPS processor was designed using MIPS ISA (Instruction Set Architecture) and divided into three main modules: datapath unit, control unit, and hazard unit. ",0,AhmedAdel72000/32-bit-5-stage-pipelined-High-performance-MIPS-based-RISC-Core-based-on-Harvard-Architecture,584377442,Verilog,32-bit-5-stage-pipelined-High-performance-MIPS-based-RISC-Core-based-on-Harvard-Architecture,548,0,2023-01-02 14:09:21+00:00,[],None
186,https://github.com/ck9753/Verilog-projects.git,2023-01-04 01:29:53+00:00,,0,ck9753/Verilog-projects,584969440,Verilog,Verilog-projects,70979,0,2023-05-05 20:19:21+00:00,[],None
187,https://github.com/aaarazm/FPGA_LAB4.git,2023-01-03 11:53:17+00:00,,0,aaarazm/FPGA_LAB4,584740245,Verilog,FPGA_LAB4,3899,0,2023-01-03 11:57:58+00:00,[],None
188,https://github.com/srivathsa662001/VLSI-PROJECT.git,2023-01-03 14:59:02+00:00,,0,srivathsa662001/VLSI-PROJECT,584803666,Verilog,VLSI-PROJECT,8,0,2023-01-03 15:44:40+00:00,[],None
189,https://github.com/KrispyBandito/Pipelined-Cpu.git,2023-01-05 00:32:13+00:00,,0,KrispyBandito/Pipelined-Cpu,585353172,Verilog,Pipelined-Cpu,24,0,2023-01-05 01:31:13+00:00,[],None
190,https://github.com/CalinPavel/RISC-V-processor.git,2023-01-13 09:23:44+00:00,,0,CalinPavel/RISC-V-processor,588502832,Verilog,RISC-V-processor,235,0,2023-02-05 17:17:46+00:00,[],None
191,https://github.com/ESN2022/FAYARD_Lab3.git,2023-01-13 12:17:03+00:00,,0,ESN2022/FAYARD_Lab3,588558037,Verilog,FAYARD_Lab3,546,0,2023-01-13 15:21:57+00:00,[],None
192,https://github.com/dshriya/Y86-Processor-Design.git,2023-01-05 18:22:53+00:00,,0,dshriya/Y86-Processor-Design,585656127,Verilog,Y86-Processor-Design,5489,0,2023-01-05 18:27:32+00:00,[],None
193,https://github.com/ACVenkatesh/RTL.git,2023-01-07 06:20:12+00:00,,0,ACVenkatesh/RTL,586159838,Verilog,RTL,208,0,2023-01-07 06:30:21+00:00,[],None
194,https://github.com/DJYounkin/Basys3-LFSR-Project.git,2023-01-06 20:26:18+00:00,Basys3 LFSR,0,DJYounkin/Basys3-LFSR-Project,586055667,Verilog,Basys3-LFSR-Project,5,0,2023-01-06 20:27:42+00:00,[],None
195,https://github.com/zpxsfhj/FPGA_module.git,2023-01-10 09:20:42+00:00,"In this repository,I have some common modules stored",0,zpxsfhj/FPGA_module,587233891,Verilog,FPGA_module,6,0,2023-01-11 05:51:54+00:00,[],None
196,https://github.com/yololz/project.git,2023-01-12 12:29:19+00:00,邏設(二),0,yololz/project,588141025,Verilog,project,82,0,2023-01-12 12:31:06+00:00,[],None
197,https://github.com/gitzhen0/CSSE232-Accumulator-Processor.git,2023-01-12 16:56:03+00:00,Copied From CSSE232 Course Repo,0,gitzhen0/CSSE232-Accumulator-Processor,588240988,Verilog,CSSE232-Accumulator-Processor,3599,0,2023-01-12 17:29:56+00:00,[],None
198,https://github.com/o97520/32bit-RISC-cpu-unfinished-Verilog.git,2023-01-16 12:59:43+00:00,MIPS inspired 5-stage pipeline 32bit cpu,0,o97520/32bit-RISC-cpu-unfinished-Verilog,589578095,Verilog,32bit-RISC-cpu-unfinished-Verilog,3,0,2023-01-16 13:09:48+00:00,[],None
199,https://github.com/FedericoPerenno/High-Level-Design-of-2D-Convolution-Accelerators-with-HLS-and-ESP.git,2023-01-10 14:29:02+00:00,,0,FedericoPerenno/High-Level-Design-of-2D-Convolution-Accelerators-with-HLS-and-ESP,587341583,Verilog,High-Level-Design-of-2D-Convolution-Accelerators-with-HLS-and-ESP,11413,0,2023-01-10 14:39:52+00:00,[],None
200,https://github.com/antoinevg/hello-rusthdl.git,2023-01-05 18:41:34+00:00,,0,antoinevg/hello-rusthdl,585661532,Verilog,hello-rusthdl,6,0,2023-01-14 09:28:30+00:00,[],None
201,https://github.com/shakiba25/Verilog_project.git,2023-01-10 21:19:36+00:00,,0,shakiba25/Verilog_project,587483010,Verilog,Verilog_project,116,0,2023-01-10 22:00:13+00:00,[],None
202,https://github.com/ahmetenesturan/SSTU_final.git,2023-01-07 12:57:16+00:00,,0,ahmetenesturan/SSTU_final,586242211,Verilog,SSTU_final,131,0,2023-04-18 21:47:50+00:00,[],None
203,https://github.com/cse140l-wi23/lab0.git,2023-01-08 02:05:37+00:00,,0,cse140l-wi23/lab0,586403081,Verilog,lab0,602,0,2023-01-11 00:34:41+00:00,[],
204,https://github.com/ESN2022/MILLION_Lab2.git,2023-01-09 15:42:57+00:00,Codesign Lab2,0,ESN2022/MILLION_Lab2,586942980,Verilog,MILLION_Lab2,612,0,2023-01-19 23:50:17+00:00,[],None
205,https://github.com/ykc2428233/HDLBits.git,2023-01-08 19:57:46+00:00,,0,ykc2428233/HDLBits,586631386,Verilog,HDLBits,27,0,2023-04-26 01:26:51+00:00,[],None
206,https://github.com/TanveerKahlon/verilog_alu_design.git,2023-01-08 16:03:24+00:00,,0,TanveerKahlon/verilog_alu_design,586572798,Verilog,verilog_alu_design,418,0,2023-01-08 16:04:42+00:00,[],None
207,https://github.com/siweinstock/archlab5.git,2023-01-16 13:17:38+00:00,,0,siweinstock/archlab5,589584734,Verilog,archlab5,16,0,2023-05-06 08:03:29+00:00,[],None
208,https://github.com/mohammadhasanloo/CAD-ColParity-Function.git,2023-01-03 07:44:03+00:00,,0,mohammadhasanloo/CAD-ColParity-Function,584665938,Verilog,CAD-ColParity-Function,4837,0,2023-02-07 14:54:32+00:00,[],None
209,https://github.com/usseez/verilog.git,2022-12-31 14:34:11+00:00,,0,usseez/verilog,583935520,Verilog,verilog,6,0,2022-12-31 14:42:05+00:00,[],None
210,https://github.com/Sree-vishnu-s/8-bit-binary-to-bcd-verilog-code.git,2022-12-31 14:09:26+00:00,8 bit to bcd converter,0,Sree-vishnu-s/8-bit-binary-to-bcd-verilog-code,583930632,Verilog,8-bit-binary-to-bcd-verilog-code,1,0,2023-01-01 14:57:53+00:00,"['bcd', 'binary-to-bcd', 'verilog', '8-bit-binary', '8-bit-binary-bcd']",None
211,https://github.com/AbdulMoizSheikh1/Co-Processor-with-Floating-Point-Unit-and-Encrypt-Capabilities_3.git,2023-01-01 17:49:53+00:00,,0,AbdulMoizSheikh1/Co-Processor-with-Floating-Point-Unit-and-Encrypt-Capabilities_3,584176627,Verilog,Co-Processor-with-Floating-Point-Unit-and-Encrypt-Capabilities_3,84248,0,2023-01-01 17:55:36+00:00,[],https://api.github.com/licenses/apache-2.0
212,https://github.com/RabbitCabbage/RISCV-CPU-OJ.git,2023-01-01 07:47:41+00:00,for online judge,0,RabbitCabbage/RISCV-CPU-OJ,584070895,Verilog,RISCV-CPU-OJ,1035,0,2023-01-01 07:57:13+00:00,[],None
213,https://github.com/Mahendra-Maddirala/Binary-Convolutional-Neural-Network..git,2023-01-03 07:48:54+00:00,,0,Mahendra-Maddirala/Binary-Convolutional-Neural-Network.,584667350,Verilog,Binary-Convolutional-Neural-Network.,35,0,2023-01-03 07:52:39+00:00,[],None
214,https://github.com/Ushodaya56/USHODAYA-A.git,2023-01-04 00:59:31+00:00,HDL_Marathon,0,Ushodaya56/USHODAYA-A,584963640,Verilog,USHODAYA-A,4070,0,2023-01-15 05:42:06+00:00,[],None
215,https://github.com/tsamouridis/Transmitter-Receiver-System.git,2023-01-10 19:23:21+00:00,Implementation of Transmitter-Receiver System using UART protocol and representation of output in 7-segment LED displays,0,tsamouridis/Transmitter-Receiver-System,587448687,Verilog,Transmitter-Receiver-System,4507,0,2023-04-21 19:26:51+00:00,[],None
216,https://github.com/IshaanReni/MIPS_CPU.git,2023-01-10 19:12:22+00:00,MIPS-Compatible CPU,0,IshaanReni/MIPS_CPU,587445204,Verilog,MIPS_CPU,17561,0,2023-01-10 21:57:16+00:00,[],None
217,https://github.com/Louisejchi/FPGA-Tetris-11th.git,2023-01-10 16:09:00+00:00,,0,Louisejchi/FPGA-Tetris-11th,587381185,Verilog,FPGA-Tetris-11th,582,0,2023-01-13 09:33:39+00:00,[],None
218,https://github.com/yl3524/802.11a-Frontend-FPGA.git,2023-01-11 02:44:30+00:00,,0,yl3524/802.11a-Frontend-FPGA,587555082,Verilog,802.11a-Frontend-FPGA,37,0,2023-02-05 17:02:13+00:00,[],None
219,https://github.com/EngPeterAtef/Five-stages-pipeline-processsor.git,2023-01-04 19:56:35+00:00,,0,EngPeterAtef/Five-stages-pipeline-processsor,585291132,,Five-stages-pipeline-processsor,9656,0,2023-04-10 12:20:26+00:00,[],None
220,https://github.com/AmirHosseinYari2002/Multi_Cycle_Implementation.git,2023-01-05 12:16:48+00:00,,0,AmirHosseinYari2002/Multi_Cycle_Implementation,585533305,Verilog,Multi_Cycle_Implementation,300,0,2023-10-14 18:41:35+00:00,[],None
221,https://github.com/subru-37/Verilog-projects.git,2023-01-04 20:30:00+00:00,,0,subru-37/Verilog-projects,585300496,Verilog,Verilog-projects,17,0,2023-01-04 20:31:50+00:00,[],None
222,https://github.com/MariamRaouf30/Computer-Architecture-Project.git,2023-01-04 20:32:29+00:00,,2,MariamRaouf30/Computer-Architecture-Project,585301274,Verilog,Computer-Architecture-Project,16,0,2023-01-05 22:00:39+00:00,[],None
223,https://github.com/asazeez/verilog-alu.git,2023-01-05 02:03:51+00:00,,0,asazeez/verilog-alu,585371525,Verilog,verilog-alu,0,0,2023-01-05 02:06:51+00:00,[],None
224,https://github.com/BeeBeansTechnologies/SiTCPXG_Netlist_for_RFSoC_Gen1.git,2023-01-05 02:02:08+00:00,,0,BeeBeansTechnologies/SiTCPXG_Netlist_for_RFSoC_Gen1,585371195,Verilog,SiTCPXG_Netlist_for_RFSoC_Gen1,882,0,2023-01-05 02:08:00+00:00,[],
225,https://github.com/swmike01/FPGA-project_Da-Vinci-Code.git,2023-01-13 14:02:56+00:00,,0,swmike01/FPGA-project_Da-Vinci-Code,588593622,Verilog,FPGA-project_Da-Vinci-Code,13416,0,2023-01-13 14:13:01+00:00,[],None
226,https://github.com/evolvecmos/intra_oral_sensor.git,2023-01-14 13:12:16+00:00,CMOS Photodetector Sensor with RISC-V Processor,0,evolvecmos/intra_oral_sensor,588913948,Verilog,intra_oral_sensor,124029,0,2023-01-14 13:14:13+00:00,[],https://api.github.com/licenses/apache-2.0
227,https://github.com/MarkLin0222/final_reversi.git,2023-01-16 09:17:31+00:00,,0,MarkLin0222/final_reversi,589501980,Verilog,final_reversi,17973,0,2023-01-17 07:44:21+00:00,[],None
228,https://github.com/ouzbe/verilog.git,2023-01-15 14:46:53+00:00,,0,ouzbe/verilog,589241120,Verilog,verilog,1,0,2023-01-15 14:52:38+00:00,[],None
229,https://github.com/2022-m07-ecg/VHDL_Filters.git,2023-01-16 11:38:51+00:00,,0,2022-m07-ecg/VHDL_Filters,589550020,Verilog,VHDL_Filters,72,0,2023-01-17 00:15:45+00:00,[],None
230,https://github.com/evd18i021/wave2d_53_6blocks_ext.git,2022-12-30 06:10:24+00:00,"13X13 proposed N-parallel (5,3) lifting based 2D DWT",0,evd18i021/wave2d_53_6blocks_ext,583555999,Verilog,wave2d_53_6blocks_ext,3382,0,2022-12-30 06:10:40+00:00,[],https://api.github.com/licenses/apache-2.0
231,https://github.com/middletucker/EECE-235.git,2022-12-30 08:08:25+00:00,,0,middletucker/EECE-235,583582086,Verilog,EECE-235,1999,0,2022-12-30 08:11:23+00:00,[],None
232,https://github.com/krishbin/apicore.git,2023-01-01 16:39:11+00:00,,1,krishbin/apicore,584162568,Verilog,apicore,119,0,2023-01-04 02:54:20+00:00,[],None
233,https://github.com/LeoLiangjianbin/SPI_demo.git,2023-01-01 11:32:51+00:00,,0,LeoLiangjianbin/SPI_demo,584103801,Verilog,SPI_demo,13,0,2023-01-01 11:40:02+00:00,[],None
234,https://github.com/AqdasJavaid/RTL-of-4-way-set-associative-cache-with-parameterize-size.git,2023-01-08 07:58:43+00:00,RTL of 4-way set associative cache with parameterize size,0,AqdasJavaid/RTL-of-4-way-set-associative-cache-with-parameterize-size,586459242,Verilog,RTL-of-4-way-set-associative-cache-with-parameterize-size,12,0,2023-01-08 08:00:15+00:00,[],None
235,https://github.com/linhengpei/IC_contest.git,2023-01-10 08:32:21+00:00,,0,linhengpei/IC_contest,587217913,Verilog,IC_contest,5160,0,2023-02-05 13:07:25+00:00,[],None
236,https://github.com/xan-dros/emma_symbiflow_examples.git,2023-01-09 15:35:03+00:00,,0,xan-dros/emma_symbiflow_examples,586939851,Verilog,emma_symbiflow_examples,58731,0,2023-09-13 11:55:19+00:00,[],https://api.github.com/licenses/apache-2.0
237,https://github.com/hvd007-harsh/Verilog_RTLCoding.git,2023-01-11 13:46:12+00:00,this all verilog code of shift Register ,0,hvd007-harsh/Verilog_RTLCoding,587746769,Verilog,Verilog_RTLCoding,59,0,2023-03-15 02:58:25+00:00,[],None
238,https://github.com/Udonhef2bmad/fpga-2D-radar.git,2023-01-11 08:28:46+00:00,Fpga-based radar using an HC-SR04 ultrasonic ranging module mounted on a swivel servo.,0,Udonhef2bmad/fpga-2D-radar,587641111,Verilog,fpga-2D-radar,78124,0,2023-01-31 21:52:34+00:00,[],https://api.github.com/licenses/apache-2.0
239,https://github.com/zayaanali/touhou-project.git,2023-01-12 07:45:22+00:00,,0,zayaanali/touhou-project,588047913,Verilog,touhou-project,33919,0,2023-01-12 07:51:51+00:00,[],None
240,https://github.com/943861lkfH/VGA_UART.git,2023-01-10 11:54:28+00:00,,0,943861lkfH/VGA_UART,587284673,Verilog,VGA_UART,1778,0,2023-01-10 11:57:38+00:00,[],None
241,https://github.com/thkim2031/mpw8.git,2023-01-13 02:08:08+00:00,,0,thkim2031/mpw8,588391675,Verilog,mpw8,2173,0,2023-01-13 02:08:25+00:00,[],https://api.github.com/licenses/apache-2.0
242,https://github.com/juhiyon/uart_receiver.git,2023-01-09 01:28:11+00:00,,0,juhiyon/uart_receiver,586690859,Verilog,uart_receiver,5,0,2023-01-09 01:30:00+00:00,[],None
243,https://github.com/xerxes1920/Final_Vetris.git,2023-01-03 19:01:10+00:00,"Fabricated a Tetris-like game on an FPGA with a working pipelined processor with a custom ISA, a custom graphics module, and an input module using Verilog; implemented game logic in assembly and created a simple assembler",0,xerxes1920/Final_Vetris,584882542,Verilog,Final_Vetris,20431,0,2023-01-03 19:40:33+00:00,[],None
244,https://github.com/Ramu100/Ramu100.git,2023-01-02 10:56:50+00:00,Config files for my GitHub profile.,0,Ramu100/Ramu100,584362155,Verilog,Ramu100,7,0,2023-01-31 22:59:10+00:00,"['config', 'github-config']",None
245,https://github.com/oreomustdoit/Linear-Convolution-Hardware.git,2023-01-07 11:35:47+00:00,,0,oreomustdoit/Linear-Convolution-Hardware,586223437,Verilog,Linear-Convolution-Hardware,182,0,2023-01-07 13:05:59+00:00,[],None
246,https://github.com/Minhkhoa444/Simple-FIR-LPF.git,2022-12-31 08:40:14+00:00,,1,Minhkhoa444/Simple-FIR-LPF,583870511,Verilog,Simple-FIR-LPF,13,0,2022-12-31 08:40:40+00:00,[],https://api.github.com/licenses/mit
247,https://github.com/Lingzp/multply.git,2023-01-07 03:53:23+00:00,,0,Lingzp/multply,586135196,Verilog,multply,482,0,2023-01-07 05:24:52+00:00,[],None
248,https://github.com/LeeJS00/PlacementGen.git,2023-01-09 07:51:23+00:00,Physical Layout(Placement) generative model,0,LeeJS00/PlacementGen,586776647,Verilog,PlacementGen,8894,0,2023-01-09 09:03:46+00:00,[],None
249,https://github.com/jeonggunlee/SimpleMIPSonFPGA.git,2023-01-09 07:36:24+00:00,FPGA를 이용한 Simple MIPS 설계,0,jeonggunlee/SimpleMIPSonFPGA,586772201,Verilog,SimpleMIPSonFPGA,8370,0,2023-01-09 07:39:47+00:00,[],None
250,https://github.com/ahahahahah1/CS220-Computer-Organization.git,2023-01-15 12:57:03+00:00,Files for the coding assignments of the Department Compulsory sophomore year course at IIT Kanpur,0,ahahahahah1/CS220-Computer-Organization,589210899,Verilog,CS220-Computer-Organization,757,0,2023-11-24 23:01:29+00:00,[],None
251,https://github.com/djkabutar/FPGA_miner_uart.git,2023-01-07 07:24:12+00:00,FPGA based serial bitcoin miner,0,djkabutar/FPGA_miner_uart,586171785,Verilog,FPGA_miner_uart,14,0,2023-01-07 07:26:25+00:00,[],None
252,https://github.com/yanyiyang2000/verilog-old.git,2023-01-01 22:12:33+00:00,"Verilog implementation of various adders, multipliers and finite state machines",0,yanyiyang2000/verilog-old,584221036,Verilog,verilog-old,80,0,2024-02-08 22:57:30+00:00,"['hdl', 'verilog']",None
253,https://github.com/UTN-BA-Sats/cores.git,2023-01-03 21:34:01+00:00,IP Cores utilizados por el proyecto de investigación.,0,UTN-BA-Sats/cores,584922571,Verilog,cores,2379,0,2024-03-13 19:38:59+00:00,[],https://api.github.com/licenses/gpl-3.0
254,https://github.com/Ultimos2020/Ripple_carry_adder.git,2023-01-04 17:05:42+00:00,,0,Ultimos2020/Ripple_carry_adder,585239427,Verilog,Ripple_carry_adder,1,0,2023-01-04 17:07:36+00:00,[],None
255,https://github.com/sumanthnimmakayala/mcm_resource.git,2022-12-30 09:06:22+00:00,,0,sumanthnimmakayala/mcm_resource,583595375,Verilog,mcm_resource,3365,0,2022-12-30 09:06:38+00:00,[],https://api.github.com/licenses/apache-2.0
256,https://github.com/Nishad9302/SSD_MPW8.git,2022-12-30 14:37:11+00:00,,0,Nishad9302/SSD_MPW8,583676252,Verilog,SSD_MPW8,57713,0,2022-12-30 14:52:06+00:00,[],https://api.github.com/licenses/apache-2.0
257,https://github.com/xinsiyanhuo/-CPU.git,2022-12-30 07:04:08+00:00,个人代码,0,xinsiyanhuo/-CPU,583567590,Verilog,-CPU,105,0,2022-12-30 07:25:50+00:00,[],None
258,https://github.com/mohithharsha/fastmu_32x32.git,2022-12-30 09:54:08+00:00,,0,mohithharsha/fastmu_32x32,583607064,Verilog,fastmu_32x32,3367,0,2022-12-30 09:54:23+00:00,[],https://api.github.com/licenses/apache-2.0
259,https://github.com/klosskopf/worstsoc.git,2022-12-30 21:27:23+00:00,Probably the single worst wishbone SoC out there,0,klosskopf/worstsoc,583769864,Verilog,worstsoc,12,0,2022-12-30 22:21:23+00:00,[],None
260,https://github.com/SuperMB/Debounce_ArcticFoxBlog.git,2023-01-10 09:53:29+00:00,Demonstration of using Arctic Fox to debounce a button press,0,SuperMB/Debounce_ArcticFoxBlog,587245055,Verilog,Debounce_ArcticFoxBlog,7,0,2023-01-10 10:30:40+00:00,[],https://api.github.com/licenses/bsd-3-clause
261,https://github.com/CedricKuang/mips_cpu.git,2023-01-10 23:11:35+00:00,A MIPS ISA CPU written in Verilog,0,CedricKuang/mips_cpu,587510125,Verilog,mips_cpu,6,0,2023-01-10 23:12:31+00:00,[],None
262,https://github.com/juhiyon/spi_master.git,2023-01-09 01:38:37+00:00,FPGA's spi master code and ARDUINO's slave code,0,juhiyon/spi_master,586692788,Verilog,spi_master,11,0,2023-01-09 01:43:55+00:00,[],None
263,https://github.com/SiangYong/FPGA-Final-Project.git,2023-01-08 15:36:27+00:00,C109112163,0,SiangYong/FPGA-Final-Project,586565535,Verilog,FPGA-Final-Project,17046,0,2023-01-10 17:26:25+00:00,[],None
264,https://github.com/yngmky24/LogicDesignFinalDemo.git,2023-01-10 06:46:17+00:00,,0,yngmky24/LogicDesignFinalDemo,587185567,Verilog,LogicDesignFinalDemo,12,0,2023-01-10 06:54:40+00:00,[],None
265,https://github.com/kmakhno/SD_Test.git,2023-01-03 20:57:08+00:00,Test project for exploring SD protocol,0,kmakhno/SD_Test,584913609,Verilog,SD_Test,14,0,2023-01-03 20:57:54+00:00,[],None
266,https://github.com/ereiss123/FPGA_Morse_Encoder.git,2023-01-01 01:26:01+00:00,Morse Encoder for a Basys3 FPGA,0,ereiss123/FPGA_Morse_Encoder,584027908,Verilog,FPGA_Morse_Encoder,13,0,2023-01-01 01:37:16+00:00,[],https://api.github.com/licenses/mit
267,https://github.com/yth345/single-cycle-CPU.git,2022-12-31 06:02:37+00:00,Designed a single cycle CPU supporting several RISC-V instructions.,0,yth345/single-cycle-CPU,583843964,Verilog,single-cycle-CPU,143,0,2022-12-31 06:31:37+00:00,[],None
268,https://github.com/Pacorg23/verylog.git,2023-01-01 06:00:40+00:00,Programas variados en verilog,0,Pacorg23/verylog,584056862,Verilog,verylog,7648,0,2023-05-29 20:18:30+00:00,[],None
269,https://github.com/AmirHosseinYari2002/Single_Cycle_Implementation.git,2023-01-05 12:01:43+00:00,,0,AmirHosseinYari2002/Single_Cycle_Implementation,585528382,Verilog,Single_Cycle_Implementation,713,0,2023-10-14 18:42:19+00:00,[],None
270,https://github.com/DoniaGameel/Architecture-labs.git,2023-01-05 14:13:40+00:00,,0,DoniaGameel/Architecture-labs,585572716,Verilog,Architecture-labs,1086,0,2023-01-28 22:22:23+00:00,[],None
271,https://github.com/PChandraSekharReddy/MIPS-6-Stage-Pipeline.git,2023-01-07 11:50:29+00:00,,0,PChandraSekharReddy/MIPS-6-Stage-Pipeline,586226677,Verilog,MIPS-6-Stage-Pipeline,10,0,2023-01-07 11:52:10+00:00,[],None
272,https://github.com/College-Projects-2019-2024/APB-portocol-GPIOandUART.git,2022-12-31 10:20:48+00:00,"APB is low bandwidth and low performance bus. So, the components requiring lower bandwidth like the peripheral devices such as UART, GPIO devices are connected to the APB.",1,College-Projects-2019-2024/APB-portocol-GPIOandUART,583887938,Verilog,APB-portocol-GPIOandUART,904,0,2022-12-31 10:25:57+00:00,[],None
273,https://github.com/shenhuawh/demo.git,2022-12-31 12:01:02+00:00,练习,0,shenhuawh/demo,583906101,Verilog,demo,7,0,2023-01-01 06:29:14+00:00,[],None
274,https://github.com/Karthikeyan564/Metis.git,2022-12-31 17:50:33+00:00,,0,Karthikeyan564/Metis,583972124,Verilog,Metis,2645,0,2022-12-31 17:50:49+00:00,[],https://api.github.com/licenses/apache-2.0
275,https://github.com/ESN2022/GU_LAB3.git,2023-01-16 12:40:14+00:00,,0,ESN2022/GU_LAB3,589571147,Verilog,GU_LAB3,1085,0,2023-01-18 13:06:56+00:00,[],None
276,https://github.com/zhang123-lf/uart-example.git,2023-01-13 08:57:45+00:00,,0,zhang123-lf/uart-example,588494047,Verilog,uart-example,1429,0,2023-03-02 03:08:30+00:00,[],https://api.github.com/licenses/mit
277,https://github.com/anthonyle-ql/chipalliance_tests.git,2023-01-11 16:11:57+00:00,,0,anthonyle-ql/chipalliance_tests,587802198,Verilog,chipalliance_tests,1218,0,2023-01-11 16:21:42+00:00,[],None
278,https://github.com/bleronmorina/CPU24BitFinal.git,2023-01-11 19:58:46+00:00,,0,bleronmorina/CPU24BitFinal,587879271,Verilog,CPU24BitFinal,16,0,2023-04-15 12:25:59+00:00,[],None
279,https://github.com/NimmakayalaSudha/JPEG-Image-compression.git,2023-01-11 17:52:32+00:00,,0,NimmakayalaSudha/JPEG-Image-compression,587838642,Verilog,JPEG-Image-compression,4730,0,2023-01-11 17:54:04+00:00,[],None
280,https://github.com/yaseenahmed02/RISC-V-Processor.git,2023-01-14 21:36:36+00:00,A Verilog implementation of a pipelined RISC-V data-path supporting 40 instructions,0,yaseenahmed02/RISC-V-Processor,589041848,Verilog,RISC-V-Processor,380,0,2023-02-03 16:31:13+00:00,[],None
281,https://github.com/G-uit-student/CNN_Zybo.git,2023-01-04 19:26:43+00:00,,0,G-uit-student/CNN_Zybo,585282705,Verilog,CNN_Zybo,24168,0,2024-01-13 07:04:52+00:00,[],None
282,https://github.com/cg56/riscv.git,2023-01-01 05:45:35+00:00,,0,cg56/riscv,584054998,Verilog,riscv,110,0,2023-05-14 05:31:55+00:00,[],None
283,https://github.com/ESN2022/LOUGHLIMI_LAB3.git,2023-01-16 10:26:52+00:00,,0,ESN2022/LOUGHLIMI_LAB3,589525833,Verilog,LOUGHLIMI_LAB3,1281,0,2023-01-16 10:29:29+00:00,[],None
284,https://github.com/ESN2022/AFARI_Lab3.git,2023-01-16 10:55:48+00:00,,0,ESN2022/AFARI_Lab3,589535639,Verilog,AFARI_Lab3,449,0,2023-01-16 11:08:48+00:00,[],None
285,https://github.com/cacokt/riscv_CPU.git,2023-01-10 14:49:35+00:00,,0,cacokt/riscv_CPU,587349952,Verilog,riscv_CPU,10,0,2023-01-10 14:53:43+00:00,[],None
286,https://github.com/soshiKyutech/pattern.git,2023-01-12 18:52:39+00:00,,0,soshiKyutech/pattern,588280976,Verilog,pattern,124193,0,2023-01-12 19:14:02+00:00,[],None
287,https://github.com/Naimehossein77/verilog_codes-3-2-.git,2023-01-12 17:33:14+00:00,,0,Naimehossein77/verilog_codes-3-2-,588254064,Verilog,verilog_codes-3-2-,16,0,2023-01-12 17:34:36+00:00,[],None
288,https://github.com/othmane99/Lab1OthmaneESN.git,2023-01-04 13:31:25+00:00,,0,othmane99/Lab1OthmaneESN,585162770,Verilog,Lab1OthmaneESN,1171,0,2023-01-04 16:42:11+00:00,[],None
289,https://github.com/KyleBae1017/COSE222_CA.git,2023-01-03 08:32:41+00:00,Implementing pipelined RV32I CPU capable of handling hazards using DE0 board ,0,KyleBae1017/COSE222_CA,584679730,Verilog,COSE222_CA,12451,0,2023-01-14 10:44:06+00:00,[],None
290,https://github.com/KanishR1/adders.git,2023-01-04 02:46:59+00:00,,0,KanishR1/adders,584985213,Verilog,adders,182,0,2023-01-04 02:51:07+00:00,[],None
291,https://github.com/piyush01028/verilog.git,2023-01-03 13:21:58+00:00,my verilog learning,0,piyush01028/verilog,584769336,Verilog,verilog,13,0,2023-01-03 13:36:33+00:00,[],None
292,https://github.com/elif-t/vernam_chipher.git,2023-01-13 14:37:39+00:00,Designing a system to implement Vernam cipher (one-time pad). ,0,elif-t/vernam_chipher,588606922,Verilog,vernam_chipher,79,0,2023-01-16 08:00:18+00:00,[],None
293,https://github.com/tima8816811/FPGA-calculator.git,2023-01-02 17:44:23+00:00,,0,tima8816811/FPGA-calculator,584485056,Verilog,FPGA-calculator,7,0,2023-01-02 17:47:47+00:00,[],None
294,https://github.com/EsraaHemdan24/32-bit-5-stage-pipelined-MIPS-based-RISC-Core-based-on-Harvard-Architecture.git,2023-01-02 12:16:47+00:00,"This project aims to implement a 32-bit 5-stage pipelined High-performance MIPS-based RISC Core based on Harvard Architecture. The MIPS processor was designed using MIPS ISA (Instruction Set Architecture) and divided into three main modules: datapath unit, control unit, and hazard unit. ",0,EsraaHemdan24/32-bit-5-stage-pipelined-MIPS-based-RISC-Core-based-on-Harvard-Architecture,584384126,Verilog,32-bit-5-stage-pipelined-MIPS-based-RISC-Core-based-on-Harvard-Architecture,555,0,2023-01-02 12:23:39+00:00,[],None
295,https://github.com/mdgunathilaka/TrafficLightController.git,2023-01-02 18:36:41+00:00,,0,mdgunathilaka/TrafficLightController,584499564,Verilog,TrafficLightController,333,0,2023-01-12 22:23:07+00:00,[],None
296,https://github.com/e7639/-.git,2023-01-03 02:39:38+00:00,,0,e7639/-,584596489,Verilog,-,1634,0,2023-01-03 02:51:26+00:00,[],None
297,https://github.com/ReemAbdelbary/Computer-Architecture-Project.git,2023-01-05 01:36:37+00:00,,1,ReemAbdelbary/Computer-Architecture-Project,585365782,Verilog,Computer-Architecture-Project,19,0,2023-01-05 13:21:39+00:00,[],None
298,https://github.com/ylljetakicaj/CPU-24bit.git,2023-01-04 19:36:50+00:00,,1,ylljetakicaj/CPU-24bit,585285581,Verilog,CPU-24bit,83,0,2023-04-16 00:31:00+00:00,[],None
299,https://github.com/Nirbhay-Kumar-Shyam/KGP-RICS-Processor.git,2023-01-05 08:34:57+00:00,,0,Nirbhay-Kumar-Shyam/KGP-RICS-Processor,585464397,Verilog,KGP-RICS-Processor,3942,0,2023-01-05 10:57:24+00:00,[],None
300,https://github.com/rrrryannn/FPGA-project-1.git,2023-01-08 13:30:26+00:00,,0,rrrryannn/FPGA-project-1,586530966,Verilog,FPGA-project-1,1731,0,2023-01-08 13:33:32+00:00,[],None
301,https://github.com/PatrickkMo/SUTD-CS-1D.git,2023-01-08 03:17:57+00:00,,1,PatrickkMo/SUTD-CS-1D,586413345,Verilog,SUTD-CS-1D,7063,0,2023-03-15 07:15:52+00:00,[],None
302,https://github.com/burntchow/Logic-Block-Design.git,2022-12-31 18:58:10+00:00,CECS 341 - Lab 2,0,burntchow/Logic-Block-Design,583982970,Verilog,Logic-Block-Design,3,0,2022-12-31 19:34:23+00:00,[],None
303,https://github.com/AbdelrhmanRady/Computer-Architecture-Project.git,2023-01-05 16:21:31+00:00,,0,AbdelrhmanRady/Computer-Architecture-Project,585617770,Verilog,Computer-Architecture-Project,5,0,2023-01-05 21:58:21+00:00,[],None
304,https://github.com/Ahmed-Zein/UART-and-GPIO-controller-with-ABP-protocol.git,2023-01-01 01:04:18+00:00,An implementation of a GPIO controller and UART with AMBA apb interface.,0,Ahmed-Zein/UART-and-GPIO-controller-with-ABP-protocol,584025832,Verilog,UART-and-GPIO-controller-with-ABP-protocol,22,0,2023-01-05 19:33:41+00:00,[],https://api.github.com/licenses/mit
305,https://github.com/evsenin/Libero_HDL_Simulink.git,2023-01-07 15:16:47+00:00,,0,evsenin/Libero_HDL_Simulink,586277448,Verilog,Libero_HDL_Simulink,120,0,2023-01-07 16:05:57+00:00,[],None
306,https://github.com/ESN2022/kurklu_lab3.git,2023-01-13 12:33:34+00:00,,0,ESN2022/kurklu_lab3,588563397,Verilog,kurklu_lab3,287,0,2023-01-13 13:44:17+00:00,[],None
307,https://github.com/ESN2022/Kanaan_Lab2.git,2023-01-13 01:34:46+00:00,,0,ESN2022/Kanaan_Lab2,588384534,Verilog,Kanaan_Lab2,435,0,2023-01-20 01:30:39+00:00,[],None
308,https://github.com/C109112162/FPGA_homework.git,2023-01-11 07:43:48+00:00,,0,C109112162/FPGA_homework,587627583,Verilog,FPGA_homework,53602,0,2023-01-11 08:00:19+00:00,[],None
309,https://github.com/sumanthnimmakayala/integer_mcm.git,2022-12-30 09:33:34+00:00,,0,sumanthnimmakayala/integer_mcm,583602033,Verilog,integer_mcm,3364,0,2022-12-30 09:33:49+00:00,[],https://api.github.com/licenses/apache-2.0
310,https://github.com/kunal-kumar10/Verilog.git,2022-12-31 14:08:50+00:00,,0,kunal-kumar10/Verilog,583930496,Verilog,Verilog,9,0,2022-12-31 14:09:26+00:00,[],None
311,https://github.com/KamenRiderV3/TestChip.git,2022-12-30 20:36:46+00:00,,0,KamenRiderV3/TestChip,583760369,Verilog,TestChip,2203,0,2022-12-30 20:37:02+00:00,[],https://api.github.com/licenses/apache-2.0
312,https://github.com/tumrabert/Calculator_SoC_Project.git,2022-12-30 15:58:50+00:00,,0,tumrabert/Calculator_SoC_Project,583697614,Verilog,Calculator_SoC_Project,57,0,2024-01-05 16:21:34+00:00,[],None
313,https://github.com/Ali-Ahmadii/32Bit_SingleCycle_MIPS.git,2022-12-31 17:37:55+00:00,Computer Architecture Project,0,Ali-Ahmadii/32Bit_SingleCycle_MIPS,583969907,Verilog,32Bit_SingleCycle_MIPS,149,0,2024-01-05 17:54:01+00:00,[],None
314,https://github.com/yangboy881/C109112130_FPGA_lab6.git,2023-01-06 09:38:10+00:00,,0,yangboy881/C109112130_FPGA_lab6,585865009,Verilog,C109112130_FPGA_lab6,48688,0,2023-01-06 09:42:03+00:00,[],None
315,https://github.com/xiu137/strong_box.git,2023-01-06 10:02:51+00:00,,0,xiu137/strong_box,585872101,Verilog,strong_box,476,0,2023-01-06 10:03:03+00:00,[],None
316,https://github.com/943861lkfH/Prima.git,2023-01-10 09:37:46+00:00,,0,943861lkfH/Prima,587239453,Verilog,Prima,1694,0,2023-01-10 09:47:53+00:00,[],None
317,https://github.com/zhiyang-jzy/fpga-pipeline-cpu.git,2023-01-10 13:09:12+00:00,,0,zhiyang-jzy/fpga-pipeline-cpu,587310696,Verilog,fpga-pipeline-cpu,119,0,2023-01-10 13:17:44+00:00,[],None
318,https://github.com/Baungarten-CINVESTAV/eFPGA_4X4_MPW8.git,2022-12-31 09:53:53+00:00,eFPGA_4X4_MPW8,0,Baungarten-CINVESTAV/eFPGA_4X4_MPW8,583883064,Verilog,eFPGA_4X4_MPW8,91460,0,2022-12-31 10:08:02+00:00,[],https://api.github.com/licenses/apache-2.0
319,https://github.com/Baungarten-CINVESTAV/eFPGA_MPW8.git,2022-12-31 08:23:43+00:00,eFPGA developed with OpenFPGA,0,Baungarten-CINVESTAV/eFPGA_MPW8,583867727,Verilog,eFPGA_MPW8,90217,0,2022-12-31 08:35:00+00:00,[],https://api.github.com/licenses/apache-2.0
320,https://github.com/youmnaMahmoudd/UART-AND-GPIO-AS-APB-SLAVES.git,2023-01-01 00:25:27+00:00,,0,youmnaMahmoudd/UART-AND-GPIO-AS-APB-SLAVES,584022013,Verilog,UART-AND-GPIO-AS-APB-SLAVES,19,0,2023-01-05 20:07:32+00:00,[],None
321,https://github.com/mahshidhp/CA-lab.git,2022-12-31 10:39:45+00:00,,0,mahshidhp/CA-lab,583891326,Verilog,CA-lab,631,0,2022-12-31 11:26:04+00:00,[],None
322,https://github.com/oreomustdoit/8bit-mymicroprocessor.git,2023-01-07 13:39:55+00:00,,1,oreomustdoit/8bit-mymicroprocessor,586252526,Verilog,8bit-mymicroprocessor,222,0,2023-01-07 13:40:33+00:00,[],None
323,https://github.com/Rezajahani8x/MIPS-Processor-II.git,2023-01-07 09:45:07+00:00,This project involves a MIPS processor which works in multi cycle period and conducts different operations.,0,Rezajahani8x/MIPS-Processor-II,586199834,Verilog,MIPS-Processor-II,780,0,2023-07-15 15:32:27+00:00,[],None
324,https://github.com/vikasbansal97/GCDAndLCMComputation.git,2023-01-09 18:05:38+00:00,,0,vikasbansal97/GCDAndLCMComputation,586995317,Verilog,GCDAndLCMComputation,5,0,2023-06-29 13:12:42+00:00,[],None
325,https://github.com/devopsgittrainingc/maven.git,2023-01-09 14:52:54+00:00,,0,devopsgittrainingc/maven,586923770,Verilog,maven,4,0,2023-02-01 15:53:49+00:00,[],None
326,https://github.com/kenjikoba/cpu.git,2023-01-05 05:45:40+00:00,,0,kenjikoba/cpu,585418415,Verilog,cpu,76,0,2023-01-05 13:34:35+00:00,[],None
327,https://github.com/AqdasJavaid/RISCV32-IC-5-stage-pipeline-processor.git,2023-01-08 07:31:25+00:00,RISCV32-IC 5 stage piprline processor,0,AqdasJavaid/RISCV32-IC-5-stage-pipeline-processor,586454369,Verilog,RISCV32-IC-5-stage-pipeline-processor,197,0,2023-01-08 07:39:51+00:00,[],None
328,https://github.com/BinakuEndri/CPU24-bit-SingleCycle.git,2023-01-08 14:06:22+00:00,,0,BinakuEndri/CPU24-bit-SingleCycle,586540674,Verilog,CPU24-bit-SingleCycle,31,0,2023-01-14 02:01:44+00:00,[],None
329,https://github.com/Averydreaming/RISCV-CPU.git,2023-01-08 14:05:38+00:00,,0,Averydreaming/RISCV-CPU,586540457,Verilog,RISCV-CPU,202,0,2023-11-01 12:17:52+00:00,[],None
330,https://github.com/stankevichevg/fpga.git,2023-01-15 23:47:11+00:00,,0,stankevichevg/fpga,589371329,Verilog,fpga,1042,0,2023-02-17 00:23:11+00:00,[],None
331,https://github.com/cs220-adi-sid/CS220_Assignments.git,2023-01-14 09:19:41+00:00,,0,cs220-adi-sid/CS220_Assignments,588862479,Verilog,CS220_Assignments,752,0,2023-09-20 11:11:30+00:00,[],None
332,https://github.com/JyunWei-Su/cad-vlsi-mnist.git,2023-01-13 16:30:00+00:00,,0,JyunWei-Su/cad-vlsi-mnist,588647011,Verilog,cad-vlsi-mnist,14,0,2023-01-13 17:11:30+00:00,[],None
333,https://github.com/zablockIO/4StageCPU.git,2023-01-12 20:51:02+00:00,,0,zablockIO/4StageCPU,588316902,Verilog,4StageCPU,11,0,2023-01-12 20:53:30+00:00,[],None
334,https://github.com/MAxPy-Project/AxArith.git,2023-01-13 00:08:18+00:00,Verilog Library of Approximate Arithmetic Operator,1,MAxPy-Project/AxArith,588366349,Verilog,AxArith,29,0,2023-10-23 13:00:53+00:00,[],None
335,https://github.com/dev2ce/BH1750-LCD1602.git,2023-01-16 16:14:03+00:00,Measure ambient light intensity & display on 1602 lcd,0,dev2ce/BH1750-LCD1602,589653964,Verilog,BH1750-LCD1602,7,0,2023-01-16 16:18:04+00:00,[],None
336,https://github.com/Shubham-codebench/fir_filters.git,2023-01-12 06:50:11+00:00,,0,Shubham-codebench/fir_filters,588031905,Verilog,fir_filters,69,0,2023-01-12 06:52:41+00:00,[],None
337,https://github.com/DelPro123/washing-machine.git,2023-01-12 11:06:16+00:00,,0,DelPro123/washing-machine,588114056,Verilog,washing-machine,579,0,2023-01-12 11:08:41+00:00,[],None
338,https://github.com/evd18i021/accumulator_npar_parallel_complete.git,2022-12-30 10:34:05+00:00,"accumulator based 2D parallel architecture (N-outputs at a time), area and throughput efficient IDCT/IDST architecutre for hevc standard",0,evd18i021/accumulator_npar_parallel_complete,583616691,Verilog,accumulator_npar_parallel_complete,2215,0,2022-12-30 10:34:22+00:00,[],https://api.github.com/licenses/apache-2.0
339,https://github.com/7vik-g/-16bit-pipelined-RISC-processor-mpw8.git,2022-12-30 17:51:27+00:00,,0,7vik-g/-16bit-pipelined-RISC-processor-mpw8,583725653,Verilog,-16bit-pipelined-RISC-processor-mpw8,85905,0,2022-12-30 18:05:08+00:00,[],https://api.github.com/licenses/apache-2.0
340,https://github.com/shubhamgarg1299/Mux-Using-Verilog.git,2023-01-03 08:35:02+00:00,,0,shubhamgarg1299/Mux-Using-Verilog,584680442,Verilog,Mux-Using-Verilog,4,0,2023-01-03 17:57:55+00:00,[],None
341,https://github.com/ESN2022/MILLION_Lab1.git,2023-01-04 13:20:55+00:00,Codesign Lab1,0,ESN2022/MILLION_Lab1,585159046,Verilog,MILLION_Lab1,664,0,2023-01-04 15:59:23+00:00,[],None
342,https://github.com/jzeiselmusic/led_screen.git,2023-01-04 17:03:39+00:00,control a PMOD LED screen via SPI - FPGA project,0,jzeiselmusic/led_screen,585238738,Verilog,led_screen,16,0,2023-01-04 17:13:58+00:00,[],None
343,https://github.com/0XXX0TNIK/Matlab-KEOA.git,2023-01-16 20:59:13+00:00,,0,0XXX0TNIK/Matlab-KEOA,589748029,Verilog,Matlab-KEOA,4531,0,2023-01-17 12:37:41+00:00,[],None
344,https://github.com/watchfog/Memory-based-FFT-Generator.git,2023-01-03 06:29:58+00:00,,0,watchfog/Memory-based-FFT-Generator,584646435,Verilog,Memory-based-FFT-Generator,1482,0,2024-03-21 03:05:28+00:00,[],None
345,https://github.com/0abhinav007/three-way-light-control.git,2022-12-31 06:32:51+00:00,,0,0abhinav007/three-way-light-control,583848862,Verilog,three-way-light-control,47,0,2023-01-04 19:20:03+00:00,[],None
346,https://github.com/C109112189/VGA.git,2023-01-04 08:14:30+00:00,,0,C109112189/VGA,585062708,Verilog,VGA,43810,0,2023-01-10 12:55:56+00:00,[],None
347,https://github.com/soujanyalohanathen/HDL_TrafficController.git,2023-01-02 18:02:28+00:00,,0,soujanyalohanathen/HDL_TrafficController,584490257,Verilog,HDL_TrafficController,9,0,2023-01-02 18:04:13+00:00,[],None
348,https://github.com/debashish101tech/Pipelined_Register_ALU_Memory.git,2023-01-03 00:36:25+00:00,,0,debashish101tech/Pipelined_Register_ALU_Memory,584573745,Verilog,Pipelined_Register_ALU_Memory,4,0,2023-01-07 12:37:32+00:00,[],None
349,https://github.com/apahm/eth_subsystem.git,2023-01-05 16:04:58+00:00,,0,apahm/eth_subsystem,585612151,Verilog,eth_subsystem,25,0,2023-01-05 16:05:53+00:00,[],None
350,https://github.com/cheyi091/computer-architecture.git,2022-12-31 14:59:46+00:00,,0,cheyi091/computer-architecture,583940497,Verilog,computer-architecture,8657,0,2023-01-17 06:37:19+00:00,[],None
351,https://github.com/kakaricardo2008/caravel_nhanle.git,2022-12-31 16:02:22+00:00,,0,kakaricardo2008/caravel_nhanle,583952402,Verilog,caravel_nhanle,2173,0,2022-12-31 16:02:36+00:00,[],https://api.github.com/licenses/apache-2.0
352,https://github.com/Owlbearpig/TL2-FPGA-Design.git,2023-01-02 12:03:23+00:00,,0,Owlbearpig/TL2-FPGA-Design,584380373,Verilog,TL2-FPGA-Design,37,0,2023-01-02 12:56:10+00:00,[],None
353,https://github.com/Hadi-loo/Computer-Aided-Design-Course.git,2022-12-30 08:29:48+00:00,,0,Hadi-loo/Computer-Aided-Design-Course,583586859,Verilog,Computer-Aided-Design-Course,9121,0,2023-03-02 19:33:44+00:00,[],https://api.github.com/licenses/mit
354,https://github.com/CricySaray/dedicated-files.git,2022-12-30 11:38:33+00:00,save some files that are useful for future,0,CricySaray/dedicated-files,583631754,Verilog,dedicated-files,7900,0,2022-12-30 13:54:52+00:00,[],None
355,https://github.com/ryanycs/snake-game-in-FPGA-using-verilog.git,2023-01-09 08:53:17+00:00,This is a snake game using verilog,0,ryanycs/snake-game-in-FPGA-using-verilog,586796528,Verilog,snake-game-in-FPGA-using-verilog,14692,0,2023-10-10 17:44:13+00:00,"['game', 'verilog']",None
356,https://github.com/evd18i021/lifting97_extdirect.git,2022-12-30 05:15:06+00:00,,0,evd18i021/lifting97_extdirect,583545148,Verilog,lifting97_extdirect,3375,0,2022-12-30 05:15:22+00:00,[],https://api.github.com/licenses/apache-2.0
357,https://github.com/RafikYacoub/risc-v-processor.git,2023-01-15 12:43:00+00:00,Risc-V processor using verilog that supports 40 instructions and the compressed instructions as well.,0,RafikYacoub/risc-v-processor,589207355,Verilog,risc-v-processor,163,0,2023-01-15 12:45:08+00:00,[],None
358,https://github.com/TimothyGeissler/FullAdder-Verilog.git,2023-01-16 17:28:06+00:00,,0,TimothyGeissler/FullAdder-Verilog,589681651,Verilog,FullAdder-Verilog,28,0,2023-01-16 17:28:28+00:00,[],None
359,https://github.com/azwefabless/AZW-test-project-1.git,2023-01-04 18:29:04+00:00,Very simple test design to flush the basic user interaction with our online development flows and software and help the company find areas to improve the user experience,0,azwefabless/AZW-test-project-1,585265843,Verilog,AZW-test-project-1,2173,0,2023-01-04 18:29:18+00:00,[],https://api.github.com/licenses/apache-2.0
360,https://github.com/0abhinav007/seven-segment-display.git,2023-01-04 19:21:09+00:00,,0,0abhinav007/seven-segment-display,585281109,Verilog,seven-segment-display,40,0,2023-01-04 19:22:40+00:00,[],None
361,https://github.com/NCKU-CAID/IC_Contest_Grad_Final.git,2023-01-13 09:09:17+00:00,,0,NCKU-CAID/IC_Contest_Grad_Final,588498076,Verilog,IC_Contest_Grad_Final,8052,0,2023-01-13 09:12:53+00:00,[],None
362,https://github.com/andrijastt/VLSI-Project.git,2023-01-06 15:16:02+00:00,"PS/2 is a type of serial communication, typically used for user input devices (keyboard, mouse, bar code scanner, etc). FPGA board display first two bytes of button pressed or released by keyboard.",0,andrijastt/VLSI-Project,585964794,Verilog,VLSI-Project,278,0,2023-01-25 10:34:22+00:00,[],None
363,https://github.com/bishalmondal001/8-bit-Microprocessor.git,2023-01-07 11:45:31+00:00, Designed a 8 bit Microprocessor in  Verilog. The processor is made on 8085 Archi- tecture with limited specification. We can perform total 16 instructions using 3 Registers and the Accumulator with this microprocessor.,0,bishalmondal001/8-bit-Microprocessor,586225515,Verilog,8-bit-Microprocessor,320,0,2023-01-07 12:56:44+00:00,[],None
364,https://github.com/KohakuBlueleaf/NNUE_acceleration_circuit.git,2023-01-12 13:47:55+00:00,NNUE implemented for Gomoku in verilog,0,KohakuBlueleaf/NNUE_acceleration_circuit,588169681,Verilog,NNUE_acceleration_circuit,68,0,2023-09-19 10:11:31+00:00,[],None
365,https://github.com/ShayanGhalehdar/MIPS-Architecture-single_cycle-and-multi_cycle.git,2023-01-09 20:15:20+00:00,datapath and control unit of MIPS processor single-cycle and multi-cycle implementation using verilog,0,ShayanGhalehdar/MIPS-Architecture-single_cycle-and-multi_cycle,587036933,Verilog,MIPS-Architecture-single_cycle-and-multi_cycle,700,0,2023-01-09 20:22:03+00:00,[],None
366,https://github.com/vikasbansal97/ThreeLevelUnsignedPipelineMultiplier.git,2023-01-09 18:00:06+00:00,,0,vikasbansal97/ThreeLevelUnsignedPipelineMultiplier,586993398,Verilog,ThreeLevelUnsignedPipelineMultiplier,225,0,2023-02-02 13:36:15+00:00,[],None
367,https://github.com/wyx0russ/RUSS_repository.git,2023-01-09 05:39:46+00:00,,0,wyx0russ/RUSS_repository,586741584,Verilog,RUSS_repository,2,0,2023-01-09 09:02:10+00:00,[],None
368,https://github.com/usman479/32bit_priority_encoder.git,2023-01-08 12:46:29+00:00,,0,usman479/32bit_priority_encoder,586519844,Verilog,32bit_priority_encoder,1356,0,2023-01-12 17:11:50+00:00,[],None
369,https://github.com/AbdelrahmanKhaled826/4bit_adder_subtractor.git,2023-01-05 17:56:35+00:00,,0,AbdelrahmanKhaled826/4bit_adder_subtractor,585648152,Verilog,4bit_adder_subtractor,172,0,2023-12-18 15:35:44+00:00,[],None
370,https://github.com/EmineKamar/fpga-grayscale-rgb.git,2023-01-05 20:19:35+00:00,,0,EmineKamar/fpga-grayscale-rgb,585689045,Verilog,fpga-grayscale-rgb,185,0,2024-01-26 17:59:03+00:00,[],None
371,https://github.com/HaoWen46/Pipelined_RISCV_CPU.git,2023-01-06 04:49:39+00:00,,0,HaoWen46/Pipelined_RISCV_CPU,585792788,Verilog,Pipelined_RISCV_CPU,11,0,2024-03-03 17:58:30+00:00,[],None
372,https://github.com/HakeemOS/SlowClocks.git,2023-01-16 02:25:55+00:00,,0,HakeemOS/SlowClocks,589399788,Verilog,SlowClocks,47,0,2023-01-16 02:26:38+00:00,[],None
373,https://github.com/vovazaichenko22/mathlab2.git,2023-01-16 23:22:40+00:00,,0,vovazaichenko22/mathlab2,589782675,Verilog,mathlab2,946,0,2023-01-16 23:25:59+00:00,[],None
374,https://github.com/Karadzov00/VLSI-Project.git,2023-01-09 17:22:07+00:00,,0,Karadzov00/VLSI-Project,586979994,Verilog,VLSI-Project,81,0,2023-02-23 01:29:20+00:00,[],None
375,https://github.com/KuoTingYi/FPGA--Final_Project.git,2023-01-09 16:38:54+00:00,,0,KuoTingYi/FPGA--Final_Project,586964363,Verilog,FPGA--Final_Project,23,0,2023-01-09 16:55:11+00:00,[],None
376,https://github.com/Gawlas/digital-electronics-lab.git,2023-01-13 23:15:54+00:00,,0,Gawlas/digital-electronics-lab,588757533,Verilog,digital-electronics-lab,2,0,2023-01-13 23:17:07+00:00,[],None
377,https://github.com/radhe-2022/IIT_Indore_MM.git,2022-12-30 08:44:45+00:00,mpw8 ,0,radhe-2022/IIT_Indore_MM,583590261,Verilog,IIT_Indore_MM,66175,0,2022-12-30 09:10:38+00:00,[],https://api.github.com/licenses/apache-2.0
378,https://github.com/Shashank-06/iit_indore_neuron.git,2022-12-30 17:06:26+00:00,,0,Shashank-06/iit_indore_neuron,583714792,Verilog,iit_indore_neuron,61510,0,2022-12-30 17:19:29+00:00,[],https://api.github.com/licenses/apache-2.0
379,https://github.com/cGandom/Handwritten-Digit-Detection.git,2023-01-03 11:49:31+00:00,Hardware implementation of a handwritten digit detection using Multi-Layer Perceptron (MLP) Neural Network,0,cGandom/Handwritten-Digit-Detection,584739070,Verilog,Handwritten-Digit-Detection,4090,0,2023-01-03 18:52:47+00:00,[],https://api.github.com/licenses/mit
380,https://github.com/emilwandersen/codea3.git,2023-01-02 10:18:21+00:00,,0,emilwandersen/codea3,584351807,Verilog,codea3,195,0,2023-01-02 10:18:37+00:00,[],None
381,https://github.com/farooqakhtar/One_Hz_Counter.git,2023-01-03 05:40:02+00:00,Using Basys 3 FPGA; increments one seven-segment digit from 0 to 9 every second; resets at 9 or on reset button press,0,farooqakhtar/One_Hz_Counter,584634296,Verilog,One_Hz_Counter,3,0,2023-02-28 04:42:50+00:00,[],None
382,https://github.com/hemahawas/Computer_Architecture_Project.git,2023-01-05 21:13:32+00:00,,1,hemahawas/Computer_Architecture_Project,585702828,Verilog,Computer_Architecture_Project,21,0,2023-04-01 20:22:13+00:00,[],None
383,https://github.com/Wandering-Li/double-elevator-control.git,2023-01-05 18:42:52+00:00,double elevator control system in VerilogHDL.,0,Wandering-Li/double-elevator-control,585661928,Verilog,double-elevator-control,1651,0,2023-01-05 18:46:01+00:00,[],None
384,https://github.com/kareem62/computer-architecture-project.git,2023-01-05 18:48:18+00:00,,1,kareem62/computer-architecture-project,585663432,Verilog,computer-architecture-project,11,0,2023-01-05 18:54:16+00:00,[],None
385,https://github.com/khushi18640/FPGA-PROGRAMS-.git,2023-01-07 13:38:59+00:00,,0,khushi18640/FPGA-PROGRAMS-,586252292,Verilog,FPGA-PROGRAMS-,9,0,2023-01-07 13:54:30+00:00,[],None
386,https://github.com/suhanimitra/EC311Lab2.git,2023-01-08 00:14:38+00:00,,0,suhanimitra/EC311Lab2,586388524,Verilog,EC311Lab2,147,0,2023-01-08 00:16:38+00:00,[],None
387,https://github.com/alithegreat74/MIPS-CPU-Project.git,2022-12-31 07:44:25+00:00,this a project for my computer architecture course. we have to build a mips style data path using logisim and verilog,0,alithegreat74/MIPS-CPU-Project,583860979,Verilog,MIPS-CPU-Project,132,0,2022-12-31 09:31:34+00:00,[],https://api.github.com/licenses/mpl-2.0
388,https://github.com/crt-cyy/axi_stream_insert_header.git,2023-01-01 19:13:19+00:00,,0,crt-cyy/axi_stream_insert_header,584192422,Verilog,axi_stream_insert_header,1535,0,2023-01-02 04:29:27+00:00,[],None
389,https://github.com/zmf17/Digital-IC.git,2023-01-02 08:56:08+00:00,数字电路梳理,0,zmf17/Digital-IC,584330219,Verilog,Digital-IC,4,0,2023-01-02 09:00:53+00:00,[],None
390,https://github.com/Udesh245/Vending-machine.git,2023-01-01 08:15:33+00:00,"This is an implementation of a vending machine using Verilog HDL. The machine accepts 5 and 10 coins, and can give four products worth 5,10,15 or 20 rupees, by giving select inputs. The machine gives the desired product and the remaining change as output. ",0,Udesh245/Vending-machine,584074676,Verilog,Vending-machine,23,0,2023-01-02 13:06:22+00:00,[],None
391,https://github.com/zhangchengkai/CPU_submit.git,2023-01-01 10:18:40+00:00,,0,zhangchengkai/CPU_submit,584092353,Verilog,CPU_submit,39,0,2023-01-01 10:19:23+00:00,[],None
392,https://github.com/MeghaAgarwal1/FIFO_TB.git,2023-01-05 04:01:04+00:00,,0,MeghaAgarwal1/FIFO_TB,585395772,Verilog,FIFO_TB,2,0,2023-01-05 04:02:32+00:00,[],None
393,https://github.com/Big-Hugh/HDLBits.git,2023-01-05 13:24:49+00:00,,0,Big-Hugh/HDLBits,585555604,Verilog,HDLBits,0,0,2023-01-05 13:29:25+00:00,[],None
394,https://github.com/mrezaee39/ECHO.git,2023-01-08 22:57:55+00:00,,0,mrezaee39/ECHO,586666541,Verilog,ECHO,4,0,2023-01-08 23:05:33+00:00,[],None
395,https://github.com/KAOZUOI/CarSimulation.git,2023-01-08 15:22:09+00:00,"In the first semester of sophomore year, I completed the basic course project of digital design together with my roommate",0,KAOZUOI/CarSimulation,586561408,Verilog,CarSimulation,178,0,2023-02-15 13:23:35+00:00,[],None
396,https://github.com/juhiyon/spi_slave.git,2023-01-09 01:42:02+00:00,FPGA's spi slave code,0,juhiyon/spi_slave,586693371,Verilog,spi_slave,7,0,2023-01-09 01:43:13+00:00,[],None
397,https://github.com/oguznrl/SimonChiper.git,2023-01-11 19:01:24+00:00,,0,oguznrl/SimonChiper,587861338,Verilog,SimonChiper,10,0,2023-04-04 19:51:19+00:00,[],None
398,https://github.com/dylanhans/cpuDesignEngineering_Project.git,2023-01-09 23:40:29+00:00,Completed CPUDESIGN Full Course Project,0,dylanhans/cpuDesignEngineering_Project,587089362,Verilog,cpuDesignEngineering_Project,1167,0,2024-02-01 22:44:33+00:00,[],None
399,https://github.com/dandeandean/Mips-Processor.git,2023-01-09 21:02:50+00:00,Pipelined MIPS processor,0,dandeandean/Mips-Processor,587050927,Verilog,Mips-Processor,1468,0,2024-02-07 18:59:22+00:00,[],None
400,https://github.com/burakkececi/mips-processor-lite-32bit.git,2023-01-13 16:20:38+00:00,Mips lite processor with additional operation,0,burakkececi/mips-processor-lite-32bit,588643858,Verilog,mips-processor-lite-32bit,5,0,2023-11-13 19:41:29+00:00,[],None
401,https://github.com/ESN2022/SACCO_Lab1.git,2023-01-04 13:21:05+00:00,,1,ESN2022/SACCO_Lab1,585159106,Verilog,SACCO_Lab1,831,0,2023-01-04 16:32:21+00:00,[],None
402,https://github.com/luk1684tw/HDLBits.git,2023-01-04 14:50:55+00:00,,0,luk1684tw/HDLBits,585191580,Verilog,HDLBits,6,0,2023-01-04 14:51:30+00:00,[],None
403,https://github.com/saran18/8-bit-ALU.git,2023-01-03 09:14:34+00:00,,0,saran18/8-bit-ALU,584692332,Verilog,8-bit-ALU,517,0,2023-06-19 05:41:29+00:00,[],None
404,https://github.com/alibahmanyar/verilog_adder_multiplier.git,2023-01-03 15:18:21+00:00,,0,alibahmanyar/verilog_adder_multiplier,584810400,Verilog,verilog_adder_multiplier,1500,0,2023-01-17 07:54:07+00:00,[],None
405,https://github.com/xmyang100/FPU.git,2023-01-03 06:31:17+00:00,,0,xmyang100/FPU,584646778,Verilog,FPU,40223,0,2023-01-03 09:13:54+00:00,[],None
406,https://github.com/narada98/trafficlight-controller-HDL.git,2023-01-03 14:07:41+00:00,traffic light controller using verilog,0,narada98/trafficlight-controller-HDL,584785092,Verilog,trafficlight-controller-HDL,2701,0,2023-01-03 14:09:32+00:00,[],None
407,https://github.com/DhamuDynamic/GCD-Machine.git,2023-01-08 10:26:11+00:00,,0,DhamuDynamic/GCD-Machine,586488013,Verilog,GCD-Machine,25,0,2023-01-08 10:28:15+00:00,[],None
408,https://github.com/MahboobMMonza/Verilog-Simple-Combination-Lock-FSM.git,2023-01-08 07:30:35+00:00,A detailed guide on how to design a simple combination lock using Moore FSMs in Verilog.,0,MahboobMMonza/Verilog-Simple-Combination-Lock-FSM,586454228,Verilog,Verilog-Simple-Combination-Lock-FSM,4718,0,2023-01-08 07:37:26+00:00,[],None
409,https://github.com/NimmakayalaSudha/Google-Dinosaur-game.git,2023-01-11 17:47:10+00:00,,0,NimmakayalaSudha/Google-Dinosaur-game,587836781,Verilog,Google-Dinosaur-game,664,0,2023-01-11 17:51:46+00:00,[],None
410,https://github.com/AhmadUrabi/CompArchProject.git,2023-01-10 21:40:45+00:00,,0,AhmadUrabi/CompArchProject,587488492,Verilog,CompArchProject,209,0,2023-06-05 13:12:54+00:00,[],None
411,https://github.com/donanana/FPGA_game.git,2023-01-11 04:22:16+00:00,,0,donanana/FPGA_game,587576799,Verilog,FPGA_game,81861,0,2023-01-11 04:59:53+00:00,[],None
412,https://github.com/tbudge/SystemVerilog.git,2023-01-09 16:59:02+00:00,,0,tbudge/SystemVerilog,586971785,Verilog,SystemVerilog,7690,0,2023-01-09 16:59:11+00:00,[],https://api.github.com/licenses/cc0-1.0
413,https://github.com/lsy1205/Verilog_Final_public.git,2023-01-12 14:12:26+00:00,,0,lsy1205/Verilog_Final_public,588179586,Verilog,Verilog_Final_public,244,0,2023-01-12 14:28:47+00:00,[],None
414,https://github.com/John-Steve-C/riscv_cpu_test.git,2022-12-31 08:54:33+00:00,,0,John-Steve-C/riscv_cpu_test,583872877,Verilog,riscv_cpu_test,35,0,2022-12-31 08:54:39+00:00,[],None
415,https://github.com/ArslanNustian/Verilog.git,2023-01-01 14:03:53+00:00,Various Verilog Files and Projects,0,ArslanNustian/Verilog,584131061,Verilog,Verilog,994,0,2023-01-01 14:07:34+00:00,[],None
416,https://github.com/mlisu/Embevity.git,2023-01-02 00:46:50+00:00,,0,mlisu/Embevity,584241438,Verilog,Embevity,4,0,2023-01-02 00:54:05+00:00,[],None
417,https://github.com/lahiruakmeemana/TrafficLightController.git,2023-01-02 15:58:47+00:00,CS4362 - Hardware Description Languages - Assignment,0,lahiruakmeemana/TrafficLightController,584452831,Verilog,TrafficLightController,759,0,2023-01-02 18:22:04+00:00,[],None
418,https://github.com/AmmarMo123/CPU-in-verilog.git,2022-12-31 23:01:01+00:00,,0,AmmarMo123/CPU-in-verilog,584013555,Verilog,CPU-in-verilog,7,0,2022-12-31 23:07:23+00:00,[],None
419,https://github.com/ashbir/mpw8.git,2022-12-30 03:07:45+00:00,,1,ashbir/mpw8,583523423,Verilog,mpw8,6356,0,2022-12-30 03:08:58+00:00,[],https://api.github.com/licenses/apache-2.0
420,https://github.com/charlieee2010/Trafficlight.git,2023-01-10 19:22:08+00:00,A process that simulates the operation of traffic lights.,0,charlieee2010/Trafficlight,587448314,Verilog,Trafficlight,7,0,2023-01-10 19:24:39+00:00,[],None
421,https://github.com/charlieee2010/100DaysOfRTL.git,2023-01-10 10:13:06+00:00,,0,charlieee2010/100DaysOfRTL,587251822,Verilog,100DaysOfRTL,736,0,2023-01-11 22:33:31+00:00,[],None
422,https://github.com/eva445/team1.git,2023-01-09 08:16:26+00:00,our degital design hw,0,eva445/team1,586784311,Verilog,team1,5,0,2023-01-09 08:39:09+00:00,[],None
423,https://github.com/ESN2022/MILLION_Lab3.git,2023-01-16 07:07:30+00:00,Codesign Lab 3,0,ESN2022/MILLION_Lab3,589461344,Verilog,MILLION_Lab3,500,0,2023-01-16 11:02:27+00:00,[],None
424,https://github.com/happy42779/verilog.git,2023-01-16 03:08:42+00:00,This is a github for verilog lab codes. It may be just temporary.,0,happy42779/verilog,589408925,Verilog,verilog,5,0,2023-01-16 03:10:50+00:00,[],None
425,https://github.com/ESN2022/LOUGHLIMI_Lab2.git,2023-01-13 10:51:16+00:00,,0,ESN2022/LOUGHLIMI_Lab2,588531309,Verilog,LOUGHLIMI_Lab2,263,0,2023-01-13 11:08:14+00:00,[],None
426,https://github.com/NoakLiu/CPU.git,2023-01-11 21:30:24+00:00,Verilog Implementation of CPU,0,NoakLiu/CPU,587905071,Verilog,CPU,4267,0,2023-11-30 08:43:39+00:00,[],None
427,https://github.com/QChencq/Hardware_design.git,2023-01-03 11:55:49+00:00,,1,QChencq/Hardware_design,584740978,Verilog,Hardware_design,42,0,2023-01-31 23:02:26+00:00,[],None
428,https://github.com/andrastantos/brew-open-silicon.git,2023-01-16 02:03:11+00:00,Brew CPU implementation for Open Silicon,0,andrastantos/brew-open-silicon,589395370,Verilog,brew-open-silicon,2206,0,2023-01-16 02:05:07+00:00,[],https://api.github.com/licenses/apache-2.0
429,https://github.com/kohiblancaj/Clock-With-Alarm-.git,2023-01-15 05:11:01+00:00,HDL Project  Type the following on your terminal:  (1) iverilog -o Testbench.vvp Testbench.v  (2) vvp Testbench.vvp  (3) gtkwave,0,kohiblancaj/Clock-With-Alarm-,589115600,Verilog,Clock-With-Alarm-,5197,0,2023-01-15 06:06:58+00:00,[],None
430,https://github.com/qwuang/openwifi-hw.git,2023-01-14 15:37:34+00:00,,0,qwuang/openwifi-hw,588953123,Verilog,openwifi-hw,503088,0,2023-03-28 13:10:34+00:00,[],https://api.github.com/licenses/agpl-3.0
431,https://github.com/learn-cocotb/assignment-1-xor-verification-trisha2915.git,2023-01-15 09:43:05+00:00,assignment-1-xor-verification-trisha2915 created by GitHub Classroom,0,learn-cocotb/assignment-1-xor-verification-trisha2915,589166297,Verilog,assignment-1-xor-verification-trisha2915,31,0,2023-01-19 10:05:15+00:00,[],None
432,https://github.com/shubhamgarg1299/Full_Adder_Verilog.git,2023-01-02 07:13:22+00:00,,0,shubhamgarg1299/Full_Adder_Verilog,584305865,Verilog,Full_Adder_Verilog,0,0,2023-01-02 07:14:11+00:00,[],None
433,https://github.com/jdclav/RISCV-learning.git,2023-01-02 16:52:46+00:00,Process of me learning how to build a RISCV processor,0,jdclav/RISCV-learning,584469647,Verilog,RISCV-learning,335,0,2023-01-07 00:36:40+00:00,[],None
434,https://github.com/segin-GH/verilog.git,2023-01-06 02:19:08+00:00,verilog examples,0,segin-GH/verilog,585762831,Verilog,verilog,19,0,2023-01-06 13:00:44+00:00,[],None
435,https://github.com/hashing-cell/CPEN311-Labs.git,2023-01-06 05:40:07+00:00,,0,hashing-cell/CPEN311-Labs,585803234,Verilog,CPEN311-Labs,48234,0,2023-01-06 05:56:52+00:00,[],None
436,https://github.com/Mohammadbadawi01/N_bit_shiftRegister.git,2023-01-05 21:48:18+00:00,Verilog design,0,Mohammadbadawi01/N_bit_shiftRegister,585710808,Verilog,N_bit_shiftRegister,2,0,2023-01-21 18:14:51+00:00,[],None
437,https://github.com/lironcohen8/Architecture_Lab_Verilog_Processor.git,2022-12-30 14:55:01+00:00,Implementation of Processor in Verilog for TAU architecture lab 5.,0,lironcohen8/Architecture_Lab_Verilog_Processor,583680896,Verilog,Architecture_Lab_Verilog_Processor,1463,0,2023-02-28 17:37:27+00:00,[],None
438,https://github.com/komalg27/IIT_INDORE_Round-Robin-Arbiter.git,2022-12-30 15:42:17+00:00,The Round-robin arbiter mechanism is useful when no starvation of grants is allowed. The arbiter quantizes time shares each requestor is allowed to have. A minimal fairness is guaranteed by granting requestors in Round-robin manner. The requestors can prioritize their time shares by the weight.,0,komalg27/IIT_INDORE_Round-Robin-Arbiter,583693277,Verilog,IIT_INDORE_Round-Robin-Arbiter,56314,0,2022-12-30 15:59:41+00:00,[],https://api.github.com/licenses/apache-2.0
439,https://github.com/ESN2022/SACCO_Lab2.git,2023-01-13 07:30:24+00:00,,1,ESN2022/SACCO_Lab2,588466773,Verilog,SACCO_Lab2,1441,0,2023-01-13 07:39:43+00:00,[],None
440,https://github.com/shashankholla/vortex_assignment.git,2023-01-13 23:48:57+00:00,,0,shashankholla/vortex_assignment,588763290,Verilog,vortex_assignment,345196,0,2023-01-13 23:57:51+00:00,[],https://api.github.com/licenses/bsd-3-clause
441,https://github.com/oicq2009/FGPA_Development.git,2023-01-04 13:15:05+00:00,FPGA硬體實驗（實驗II）,0,oicq2009/FGPA_Development,585157067,Verilog,FGPA_Development,18,0,2023-01-08 14:27:18+00:00,[],None
442,https://github.com/sinhuyeonjun/hyeon-jun.git,2023-01-04 06:21:16+00:00,basic 2023 verilog code,0,sinhuyeonjun/hyeon-jun,585031526,Verilog,hyeon-jun,300,0,2023-01-04 10:20:34+00:00,[],None
443,https://github.com/juhiyon/digital_clock.git,2023-01-09 01:33:50+00:00,digital clock with uart tx,0,juhiyon/digital_clock,586691875,Verilog,digital_clock,7,0,2023-09-13 11:54:52+00:00,[],None
444,https://github.com/juhiyon/uart_transmitter.git,2023-01-09 01:31:15+00:00,,0,juhiyon/uart_transmitter,586691403,Verilog,uart_transmitter,5,0,2023-01-09 01:33:00+00:00,[],None
445,https://github.com/yeahxun/fucking-CNN.git,2023-01-09 07:57:11+00:00,,1,yeahxun/fucking-CNN,586778399,Verilog,fucking-CNN,62,0,2023-01-09 08:00:38+00:00,[],None
446,https://github.com/yusufnageye/Seatbelt-sensor-.git,2023-01-08 21:10:39+00:00,,0,yusufnageye/Seatbelt-sensor-,586646843,Verilog,Seatbelt-sensor-,7,0,2023-01-08 21:12:00+00:00,[],None
447,https://github.com/mfkiwl/FPGA-CSAT.git,2023-01-10 17:50:15+00:00,Accelerating CircuitSAT through FPGA-based accelerator cards,0,mfkiwl/FPGA-CSAT,587417495,Verilog,FPGA-CSAT,1822,0,2023-02-17 20:27:12+00:00,[],None
448,https://github.com/Razias2k/Snake-Game.git,2023-01-12 03:51:48+00:00,Code for a Snake Game in Verilog HDL,0,Razias2k/Snake-Game,587989476,Verilog,Snake-Game,4,0,2023-01-12 03:53:02+00:00,[],None
449,https://github.com/KanishR1/keypad_scanner.git,2022-12-31 04:25:06+00:00,,0,KanishR1/keypad_scanner,583829249,Verilog,keypad_scanner,9,0,2022-12-31 12:28:52+00:00,[],None
450,https://github.com/jeshraghian/test-sky130.git,2022-12-31 09:12:25+00:00,,0,jeshraghian/test-sky130,583876049,Verilog,test-sky130,2173,0,2022-12-31 18:14:41+00:00,[],https://api.github.com/licenses/apache-2.0
451,https://github.com/kartik2340/mychipksk.git,2023-01-11 16:29:06+00:00,,0,kartik2340/mychipksk,587808613,Verilog,mychipksk,2206,0,2023-01-11 16:29:23+00:00,[],https://api.github.com/licenses/apache-2.0
452,https://github.com/skibo/PetVideoSim.git,2023-01-06 23:39:20+00:00,Verilog simulations of Commodore PET video circuitry.,0,skibo/PetVideoSim,586095085,Verilog,PetVideoSim,26,0,2023-01-07 00:47:49+00:00,[],None
453,https://github.com/canh25xp/RISC-SPM.git,2023-01-14 05:58:18+00:00,Design a RISC Stored-Program Machine Using Verilog HDL ,0,canh25xp/RISC-SPM,588823863,Verilog,RISC-SPM,18643,0,2023-12-27 04:30:14+00:00,"['hdl', 'risc', 'verilog', 'cpu', 'fpga']",None
454,https://github.com/shun7b/motor.git,2022-12-30 11:33:39+00:00,,0,shun7b/motor,583630548,Verilog,motor,22,0,2022-12-30 11:34:33+00:00,[],None
455,https://github.com/omkarpatil06/university_courses.git,2023-01-02 13:50:32+00:00,"Contains code used throughout university for coursework, assignments, reports and having some fun.",0,omkarpatil06/university_courses,584412230,Verilog,university_courses,552,0,2023-09-03 00:02:36+00:00,[],https://api.github.com/licenses/mit
456,https://github.com/UCR-CS161L/Lab01-ALU.git,2023-01-02 23:20:46+00:00,,1,UCR-CS161L/Lab01-ALU,584561248,Verilog,Lab01-ALU,1870,0,2023-01-03 21:14:47+00:00,[],None
457,https://github.com/Jianglai-0023/CPU_test_forOJ.git,2023-01-02 05:31:48+00:00,,0,Jianglai-0023/CPU_test_forOJ,584285213,Verilog,CPU_test_forOJ,105,0,2023-01-02 05:35:24+00:00,[],None
458,https://github.com/simgeozlemsarp/alu-tasar-m-kodlar-m.git,2023-01-06 10:43:06+00:00,"işlemcilerin içinde bulunan aritmetik lojik ünitesi (ALU) tasarımı yapılıp, bu tasarımın simulasyon ortamında doğrulanabilmesi için tesbench ortamı geliştirilmesi projesi.",0,simgeozlemsarp/alu-tasar-m-kodlar-m,585883618,Verilog,alu-tasar-m-kodlar-m,3179,0,2023-01-06 11:02:25+00:00,[],None
459,https://github.com/HawkPhantom/Caravel_SHA3.git,2022-12-31 14:00:19+00:00,Implementation of SHA 3 algorithm on caravel,1,HawkPhantom/Caravel_SHA3,583928704,Verilog,Caravel_SHA3,8103,0,2022-12-31 17:33:07+00:00,[],https://api.github.com/licenses/apache-2.0
460,https://github.com/pankajverma31/pankaj.git,2023-01-02 14:42:57+00:00,,0,pankajverma31/pankaj,584428816,Verilog,pankaj,2173,0,2023-01-02 14:43:14+00:00,[],https://api.github.com/licenses/apache-2.0
461,https://github.com/Shazarulislam/RTL-Coding-Behavioral-Level.git,2023-01-02 16:06:12+00:00,,0,Shazarulislam/RTL-Coding-Behavioral-Level,584455161,Verilog,RTL-Coding-Behavioral-Level,266,0,2023-01-05 13:23:35+00:00,[],None
462,https://github.com/DhamuDynamic/Pipeling_01.git,2023-01-02 17:29:56+00:00,,0,DhamuDynamic/Pipeling_01,584480807,Verilog,Pipeling_01,166,0,2023-01-02 17:33:36+00:00,[],None
463,https://github.com/ucrdrk/Lab01-ALU.git,2023-01-03 23:17:23+00:00,,0,ucrdrk/Lab01-ALU,584944488,Verilog,Lab01-ALU,1857,0,2023-01-03 23:17:28+00:00,[],None
464,https://github.com/1820031-CPE/Verilog-Activities.git,2023-01-08 13:34:52+00:00,,0,1820031-CPE/Verilog-Activities,586532166,Verilog,Verilog-Activities,200,0,2023-01-08 13:36:03+00:00,[],None
465,https://github.com/LauYeeYu/RV32I-CPU-sim-OJ.git,2023-01-07 08:55:18+00:00,,0,LauYeeYu/RV32I-CPU-sim-OJ,586189614,Verilog,RV32I-CPU-sim-OJ,64,0,2023-01-07 08:55:24+00:00,[],None
466,https://github.com/andrewson97/Trafic-light-control-system.git,2023-01-12 09:44:10+00:00,A trafic light control system using FPGA board,0,andrewson97/Trafic-light-control-system,588086115,Verilog,Trafic-light-control-system,650,0,2023-01-12 09:48:17+00:00,[],None
467,https://github.com/saicharan0112/calculator.git,2023-01-15 13:42:49+00:00,,0,saicharan0112/calculator,589223008,Verilog,calculator,350,0,2023-01-15 17:04:15+00:00,[],https://api.github.com/licenses/gpl-2.0
468,https://github.com/Intubun/inverter_iverilog_demo_project.git,2023-01-15 15:35:01+00:00,A demo for analysing the logic of an openlane project useing GTKWave and iverilog,0,Intubun/inverter_iverilog_demo_project,589254670,Verilog,inverter_iverilog_demo_project,12,0,2023-01-15 16:00:02+00:00,[],https://api.github.com/licenses/apache-2.0
469,https://github.com/Bun-chan/NIOS_II_OK.git,2023-01-16 09:50:10+00:00,NIOS II soft processor,0,Bun-chan/NIOS_II_OK,589513162,Verilog,NIOS_II_OK,35573,0,2023-01-16 09:51:41+00:00,[],None
470,https://github.com/NickSica/ECEC574.git,2023-01-09 14:22:52+00:00,,0,NickSica/ECEC574,586912051,Verilog,ECEC574,25884,0,2023-02-08 14:41:38+00:00,[],None
471,https://github.com/vikasbansal97/Signed3DigitBCDAdderSubtractor.git,2023-01-09 18:02:17+00:00,,0,vikasbansal97/Signed3DigitBCDAdderSubtractor,586994239,Verilog,Signed3DigitBCDAdderSubtractor,26,0,2023-02-11 07:11:22+00:00,[],None
472,https://github.com/rohanraaj2/Frog-Hunter.git,2023-01-04 16:36:37+00:00,,0,rohanraaj2/Frog-Hunter,585229386,Verilog,Frog-Hunter,4175,0,2023-01-04 16:45:07+00:00,[],None
473,https://github.com/110321071/mora-game.git,2023-01-09 07:14:47+00:00,,0,110321071/mora-game,586765954,Verilog,mora-game,269,0,2023-01-09 07:56:40+00:00,[],None
474,https://github.com/ErfanMomeniii/verilogLearning.git,2023-01-08 09:50:20+00:00,Some examples of implementation the simple logic gates,0,ErfanMomeniii/verilogLearning,586480534,Verilog,verilogLearning,4,0,2023-01-10 20:29:29+00:00,[],None
475,https://github.com/Devil-SX/fpgaEx1.git,2023-01-09 13:41:28+00:00,Homework 1 of BIT's soc-lab,0,Devil-SX/fpgaEx1,586895931,Verilog,fpgaEx1,670,0,2023-02-26 13:17:25+00:00,[],None
476,https://github.com/FQuental/FPGA.git,2023-01-08 02:08:20+00:00,,0,FQuental/FPGA,586403424,Verilog,FPGA,242,0,2023-01-08 02:09:17+00:00,[],None
477,https://github.com/Haritha-tadepalli/Content-Addressable-Memory.git,2023-01-12 04:43:35+00:00,,0,Haritha-tadepalli/Content-Addressable-Memory,588000888,Verilog,Content-Addressable-Memory,67,0,2023-01-12 05:06:51+00:00,[],None
478,https://github.com/GuoxiaoLiu/CLB.git,2023-01-15 02:58:05+00:00,,0,GuoxiaoLiu/CLB,589094230,Verilog,CLB,218,0,2023-01-15 03:02:21+00:00,[],None
479,https://github.com/PINHAO-TUNG/NYCU-ICLAB-2022FALL.git,2023-01-15 03:18:51+00:00,,0,PINHAO-TUNG/NYCU-ICLAB-2022FALL,589097745,Verilog,NYCU-ICLAB-2022FALL,100,0,2023-02-07 13:18:46+00:00,[],None
480,https://github.com/sabihdordab/tic-tac-toe.git,2023-01-14 20:20:03+00:00,,1,sabihdordab/tic-tac-toe,589025708,Verilog,tic-tac-toe,115,0,2023-01-14 20:21:27+00:00,[],None
481,https://github.com/0abhinav007/squarer-3bit.git,2023-01-13 05:11:29+00:00,,0,0abhinav007/squarer-3bit,588431705,Verilog,squarer-3bit,0,0,2023-01-13 05:14:15+00:00,[],None
482,https://github.com/TristoneLee/RISCV_TEST.git,2023-01-13 14:10:36+00:00,,0,TristoneLee/RISCV_TEST,588596484,Verilog,RISCV_TEST,34,0,2023-01-13 14:10:41+00:00,[],None
483,https://github.com/dineshannayya/uart2spi.git,2023-01-11 05:06:50+00:00,,1,dineshannayya/uart2spi,587586816,Verilog,uart2spi,1289,0,2023-01-11 05:21:43+00:00,[],None
484,https://github.com/ruth561/riscv32i.git,2023-01-11 11:08:11+00:00,,0,ruth561/riscv32i,587693788,Verilog,riscv32i,67,0,2023-09-13 11:56:36+00:00,[],https://api.github.com/licenses/gpl-3.0
485,https://github.com/yijinguo/RISCV_CPU_Submit.git,2023-01-10 16:39:03+00:00,,0,yijinguo/RISCV_CPU_Submit,587392111,Verilog,RISCV_CPU_Submit,37,0,2023-01-10 16:39:10+00:00,[],None
486,https://github.com/erenizgi/fourBitAdderSubtractor.git,2023-01-04 13:22:12+00:00,four bit adder subtractor with two's complement,0,erenizgi/fourBitAdderSubtractor,585159544,Verilog,fourBitAdderSubtractor,3,0,2023-01-04 13:23:11+00:00,[],None
487,https://github.com/ACVenkatesh/AXI_design.git,2023-01-07 07:43:15+00:00,,0,ACVenkatesh/AXI_design,586175323,Verilog,AXI_design,44,0,2023-01-07 07:44:15+00:00,[],None
488,https://github.com/shubhamgarg1299/picorv32a_openlane_sky130.git,2023-01-09 20:54:18+00:00,,0,shubhamgarg1299/picorv32a_openlane_sky130,587048450,Verilog,picorv32a_openlane_sky130,3887,0,2023-02-27 15:12:48+00:00,[],None
489,https://github.com/rhit-adlerbn/CSSE232-2223b-02-Team4.git,2023-01-10 03:34:13+00:00,,0,rhit-adlerbn/CSSE232-2223b-02-Team4,587139114,Verilog,CSSE232-2223b-02-Team4,3,0,2023-01-25 00:31:01+00:00,[],None
490,https://github.com/rbchipscan/intro_to_fpga.git,2023-01-09 21:11:10+00:00,repo to contain all the tutorials and examples and testbed while i learn FPGA will be moved to playground in the future,0,rbchipscan/intro_to_fpga,587053361,Verilog,intro_to_fpga,6,0,2023-01-09 21:18:06+00:00,[],None
491,https://github.com/NAMenodiado/HDL-Based-Rhythm-Game.git,2023-01-09 12:15:10+00:00,,0,NAMenodiado/HDL-Based-Rhythm-Game,586864576,Verilog,HDL-Based-Rhythm-Game,720,0,2023-01-09 12:19:54+00:00,[],None
492,https://github.com/shubhamgarg1299/Full_Subtractor_Verilog.git,2023-01-02 07:15:07+00:00,,0,shubhamgarg1299/Full_Subtractor_Verilog,584306236,Verilog,Full_Subtractor_Verilog,0,0,2023-01-02 07:15:36+00:00,[],None
493,https://github.com/RKhoramian/CA-01-project.git,2022-12-30 07:55:37+00:00,,0,RKhoramian/CA-01-project,583579192,Verilog,CA-01-project,246,0,2022-12-30 09:07:38+00:00,[],None
494,https://github.com/shubhamgarg1299/Demux.git,2023-01-08 11:51:59+00:00,,0,shubhamgarg1299/Demux,586506964,Verilog,Demux,2,0,2023-01-08 11:52:54+00:00,[],None
495,https://github.com/TanveerKahlon/Verilog_vending_machine.git,2023-01-08 15:58:45+00:00,,0,TanveerKahlon/Verilog_vending_machine,586571535,Verilog,Verilog_vending_machine,3070,0,2023-01-08 16:00:04+00:00,[],None
496,https://github.com/Melanotaure/Z80-on-FPGA.git,2023-01-08 13:24:49+00:00,,0,Melanotaure/Z80-on-FPGA,586529518,Verilog,Z80-on-FPGA,7,0,2023-01-08 13:47:24+00:00,[],None
497,https://github.com/AydoganArslantash/32-bit-ALU.git,2023-01-07 15:22:23+00:00,We had to make 32bit ALU(Arithmetic Logic Unit) for our University Project.,1,AydoganArslantash/32-bit-ALU,586278954,Verilog,32-bit-ALU,49,0,2023-01-07 15:28:10+00:00,[],None
498,https://github.com/alpier9/cpu.git,2023-01-07 16:12:09+00:00,,0,alpier9/cpu,586291960,Verilog,cpu,1,0,2023-01-07 16:14:38+00:00,[],None
499,https://github.com/ianlin26/FPGA-Tetris.git,2023-01-09 03:11:00+00:00,,0,ianlin26/FPGA-Tetris,586710849,Verilog,FPGA-Tetris,568,0,2023-01-10 07:04:18+00:00,[],None
500,https://github.com/danfbrowne/DigitalSystemsDesign.git,2023-01-05 01:27:58+00:00,Projects for the Digital Systems Design Graduate course. Includes Verilog and TCL files that were used in conjunction with Xilinx Vivado to simulate and provide reports for the given modules.,0,danfbrowne/DigitalSystemsDesign,585364024,Verilog,DigitalSystemsDesign,704,0,2023-01-05 01:32:50+00:00,[],None
501,https://github.com/Tower-FPGA/packet_chopper.git,2023-01-03 12:44:20+00:00,,0,Tower-FPGA/packet_chopper,584756433,Verilog,packet_chopper,10,0,2023-01-03 14:02:45+00:00,[],None
502,https://github.com/seijirom/caravel_tutorial.git,2023-01-05 12:44:01+00:00,,0,seijirom/caravel_tutorial,585542073,Verilog,caravel_tutorial,2173,0,2023-01-05 12:44:18+00:00,[],https://api.github.com/licenses/apache-2.0
503,https://github.com/Hossam-Sayed/architecture-project.git,2023-01-05 18:49:49+00:00,,0,Hossam-Sayed/architecture-project,585663864,Verilog,architecture-project,1665,0,2023-01-05 18:56:56+00:00,[],None
504,https://github.com/kaylanw4/final.git,2023-01-06 03:35:15+00:00,,0,kaylanw4/final,585778248,Verilog,final,4867,0,2023-05-13 21:23:49+00:00,[],None
505,https://github.com/Subhajit009iitr/Cache.git,2023-01-13 10:50:41+00:00,A simplified Cache simulator,0,Subhajit009iitr/Cache,588531125,Verilog,Cache,1908,0,2023-01-13 10:55:17+00:00,[],None
506,https://github.com/Listener4031/CPU2022_test.git,2023-01-13 15:43:23+00:00,,0,Listener4031/CPU2022_test,588630519,Verilog,CPU2022_test,42,0,2023-01-13 16:05:08+00:00,[],None
507,https://github.com/Terence1219/nycu-2022-fall-computer-organization.git,2023-01-13 16:10:42+00:00,,0,Terence1219/nycu-2022-fall-computer-organization,588640403,Verilog,nycu-2022-fall-computer-organization,14,0,2023-02-21 10:24:29+00:00,[],None
508,https://github.com/paul86992/IC-Design-Contest-2021-Group-B.git,2023-01-11 15:30:36+00:00,The project is the problem of 2021 IC Design Contest for group B (Cell-Based IC Design Category for Graduate Level),0,paul86992/IC-Design-Contest-2021-Group-B,587786657,Verilog,IC-Design-Contest-2021-Group-B,133,0,2023-01-12 18:39:50+00:00,[],None
509,https://github.com/DelPro123/traffic-light.git,2023-01-12 11:09:12+00:00,,0,DelPro123/traffic-light,588115079,Verilog,traffic-light,1563,0,2023-01-12 11:11:02+00:00,[],None
510,https://github.com/CCCCCCCChou/digital-design.git,2023-01-12 12:56:02+00:00,final project,0,CCCCCCCChou/digital-design,588150073,Verilog,digital-design,31,0,2023-01-12 13:04:33+00:00,[],None
511,https://github.com/dxlnr/morphgen.git,2023-01-12 20:08:07+00:00,Implementing a Processor.,0,dxlnr/morphgen,588304265,Verilog,morphgen,7806,0,2023-08-04 15:46:35+00:00,"['cpu', 'riscv', 'assembler', 'arm']",https://api.github.com/licenses/mit
512,https://github.com/mfallon90-old/synth_git.git,2023-01-12 18:28:52+00:00,,0,mfallon90-old/synth_git,588273098,Verilog,synth_git,8330,0,2023-01-12 18:33:07+00:00,[],None
513,https://github.com/kamiki2363/EESM5020_Embedded-System-Engineer.git,2023-01-12 14:27:24+00:00,,0,kamiki2363/EESM5020_Embedded-System-Engineer,588185356,Verilog,EESM5020_Embedded-System-Engineer,5605,0,2023-01-12 14:46:32+00:00,[],None
514,https://github.com/djkabutar/fpga_miner_mipi.git,2023-01-16 11:17:45+00:00,,1,djkabutar/fpga_miner_mipi,589542948,Verilog,fpga_miner_mipi,26322,0,2023-01-16 11:19:32+00:00,[],https://api.github.com/licenses/mit
515,https://github.com/abcsml/SDRAMController.git,2023-01-14 08:19:36+00:00,SDRAMController,2,abcsml/SDRAMController,588850353,Verilog,SDRAMController,557,0,2023-02-10 05:20:24+00:00,[],None
516,https://github.com/hannahlila04/verilog-projects.git,2023-01-01 08:35:59+00:00,,0,hannahlila04/verilog-projects,584077515,Verilog,verilog-projects,11,0,2023-03-16 19:16:52+00:00,[],None
517,https://github.com/mohammadhasanloo/CAD-CA1-Permutation-Function.git,2022-12-31 17:06:57+00:00,,0,mohammadhasanloo/CAD-CA1-Permutation-Function,583964402,Verilog,CAD-CA1-Permutation-Function,1975,0,2023-02-07 14:55:13+00:00,[],None
518,https://github.com/Sud-ana/user_project_mul32.git,2022-12-30 17:35:32+00:00,,0,Sud-ana/user_project_mul32,583721853,Verilog,user_project_mul32,2203,0,2022-12-30 17:35:49+00:00,[],https://api.github.com/licenses/apache-2.0
519,https://github.com/Mehul-Kumar-Sahoo/Frequency_Divider.git,2023-01-01 16:03:15+00:00,,0,Mehul-Kumar-Sahoo/Frequency_Divider,584155449,Verilog,Frequency_Divider,5,0,2023-03-04 16:50:27+00:00,[],None
520,https://github.com/itsubaidrehman/RTL-Designs.git,2023-01-02 06:53:57+00:00,,0,itsubaidrehman/RTL-Designs,584301650,Verilog,RTL-Designs,303,0,2023-01-02 06:57:28+00:00,[],None
521,https://github.com/suraj-2306/ProcessorDesign.git,2023-01-15 05:57:37+00:00,Implementation of 4 stage pipelined 8 bit cutsom RISC-V processor ,0,suraj-2306/ProcessorDesign,589123073,Verilog,ProcessorDesign,8,0,2023-12-29 05:46:12+00:00,"['iverilog', 'risc-v']",None
522,https://github.com/rythlm/Verilog.git,2023-01-16 00:40:54+00:00,LAB,0,rythlm/Verilog,589380247,Verilog,Verilog,154,0,2023-01-16 00:50:23+00:00,[],None
523,https://github.com/EdenAnto/Calculator_IntelChallange2022.git,2023-01-04 12:00:21+00:00,Design calculator on de10lite board,0,EdenAnto/Calculator_IntelChallange2022,585132520,Verilog,Calculator_IntelChallange2022,18906,0,2024-02-21 20:07:41+00:00,[],None
524,https://github.com/yinghuaxia/Simple-Proccessor.git,2023-01-12 11:52:54+00:00,,0,yinghuaxia/Simple-Proccessor,588128933,Verilog,Simple-Proccessor,11,0,2023-02-19 05:59:45+00:00,[],https://api.github.com/licenses/mit
525,https://github.com/namu00/RISC-V_CPU.git,2023-01-01 09:35:39+00:00,Studyroom for RISC-V Computer Architecture,0,namu00/RISC-V_CPU,584086061,Verilog,RISC-V_CPU,40,0,2024-03-11 14:17:40+00:00,[],None
526,https://github.com/mukullokhande99/nsdcs_mul.git,2022-12-30 09:25:39+00:00,,0,mukullokhande99/nsdcs_mul,583599926,Verilog,nsdcs_mul,2203,0,2022-12-30 09:25:52+00:00,[],https://api.github.com/licenses/apache-2.0
527,https://github.com/mattvenn/project5-walkthrough-mpw8.git,2023-01-03 11:04:09+00:00,,0,mattvenn/project5-walkthrough-mpw8,584725863,Verilog,project5-walkthrough-mpw8,57693,0,2023-01-03 11:07:45+00:00,[],https://api.github.com/licenses/apache-2.0
528,https://github.com/ESN2022/LOUGHLIMI_lab1.git,2023-01-04 13:54:07+00:00,,0,ESN2022/LOUGHLIMI_lab1,585170707,Verilog,LOUGHLIMI_lab1,1180,0,2023-01-04 16:44:13+00:00,[],None
529,https://github.com/erenizgi/counterDandJK.git,2023-01-04 13:23:58+00:00,implemented counters with D and JK flip flops,0,erenizgi/counterDandJK,585160178,Verilog,counterDandJK,3,0,2023-01-04 13:24:50+00:00,[],None
530,https://github.com/phire/cube.git,2022-12-30 11:42:21+00:00,My attempt at learning how to make out-of-order cpus,0,phire/cube,583632623,Verilog,cube,1801,0,2022-12-30 11:42:57+00:00,[],None
531,https://github.com/burntchow/Arithmetic-Logic-Unit.git,2022-12-31 19:20:21+00:00,CECS 341 - Lab 3,0,burntchow/Arithmetic-Logic-Unit,583986189,Verilog,Arithmetic-Logic-Unit,3,0,2022-12-31 19:35:00+00:00,[],None
532,https://github.com/mstfcaglar/VHDL-Verilog-SystemVerilog.git,2022-12-31 21:03:22+00:00,Eğitim amaçlı,0,mstfcaglar/VHDL-Verilog-SystemVerilog,583999951,Verilog,VHDL-Verilog-SystemVerilog,402,0,2022-12-31 22:28:31+00:00,[],None
533,https://github.com/Ghospicer/VerySimpleCPU.git,2022-12-31 21:19:50+00:00,Very simple CPU,0,Ghospicer/VerySimpleCPU,584002085,Verilog,VerySimpleCPU,5,0,2023-06-29 10:25:27+00:00,[],None
534,https://github.com/Shazarulislam/RTL-Coding-Data-Flow-Level.git,2023-01-01 07:39:21+00:00,This Repository contains Verilog Codes of RTLs via ModelSim,0,Shazarulislam/RTL-Coding-Data-Flow-Level,584069706,Verilog,RTL-Coding-Data-Flow-Level,9,0,2023-01-02 16:08:16+00:00,[],None
535,https://github.com/debashish101tech/Multiplier_with_data_and_control_path.git,2023-01-02 07:53:56+00:00,,0,debashish101tech/Multiplier_with_data_and_control_path,584315030,Verilog,Multiplier_with_data_and_control_path,6,0,2023-01-02 07:59:09+00:00,[],None
536,https://github.com/ESN2022/El-Wasmi_Lab3.git,2023-01-13 12:35:20+00:00,,0,ESN2022/El-Wasmi_Lab3,588564035,Verilog,El-Wasmi_Lab3,233,0,2023-01-16 16:31:27+00:00,[],None
537,https://github.com/Subhajit009iitr/Pipelined_Processor.git,2023-01-13 10:25:01+00:00,A Customized 5-stage Pipelined processor for computing operations like Fibonacci and Factorial,0,Subhajit009iitr/Pipelined_Processor,588522956,Verilog,Pipelined_Processor,129,0,2023-01-13 10:54:26+00:00,[],None
538,https://github.com/plutonh/CS_Class_tasks.git,2023-01-13 06:01:40+00:00,,0,plutonh/CS_Class_tasks,588443314,Verilog,CS_Class_tasks,2502,0,2023-01-13 07:15:03+00:00,[],None
539,https://github.com/Rezajahani8x/MIPS-Processor-I.git,2023-01-07 09:38:36+00:00,"In this project a MIPS processor is designed and implemented which conducts ""Arithmetic/Logical"", ""Memory Reference"", and ""Control Flow"" instructions.",0,Rezajahani8x/MIPS-Processor-I,586198468,Verilog,MIPS-Processor-I,673,0,2023-07-15 15:32:08+00:00,[],None
540,https://github.com/MohamedAdel0301/Arch-Project.git,2023-01-05 18:52:42+00:00,,0,MohamedAdel0301/Arch-Project,585664658,Verilog,Arch-Project,12,0,2023-01-05 19:28:59+00:00,[],None
541,https://github.com/X-HUXI/FPGA.git,2023-01-07 06:05:34+00:00,,0,X-HUXI/FPGA,586157050,Verilog,FPGA,18,0,2023-01-07 06:14:44+00:00,[],None
542,https://github.com/109321001/rockpapersistor.git,2023-01-10 00:07:32+00:00,FPGA,0,109321001/rockpapersistor,587094827,Verilog,rockpapersistor,9,0,2023-09-13 11:55:32+00:00,[],None
543,https://github.com/HakeemOS/FullAdder4Bit.git,2023-01-09 21:22:52+00:00,,0,HakeemOS/FullAdder4Bit,587056571,Verilog,FullAdder4Bit,622,0,2023-01-12 16:51:23+00:00,[],None
544,https://github.com/Onkar-Joshi/Dynamic-Pattern-Detector.git,2023-01-05 04:57:35+00:00,,0,Onkar-Joshi/Dynamic-Pattern-Detector,585407598,Verilog,Dynamic-Pattern-Detector,1,0,2023-01-05 04:59:17+00:00,[],None
545,https://github.com/Ah-nasr/Architecture_project_APB.git,2023-01-05 17:35:28+00:00,,0,Ah-nasr/Architecture_project_APB,585641464,Verilog,Architecture_project_APB,2384,0,2023-01-05 17:47:08+00:00,[],None
546,https://github.com/clyee0807/Pinball.git,2023-01-07 07:06:06+00:00,,0,clyee0807/Pinball,586168453,Verilog,Pinball,3001,0,2023-10-04 11:19:04+00:00,[],None
547,https://github.com/DumplingIsNice/2022P4P-41-Extension-to-RISC-V-ISA-for-an-Application-Specific-Resource-Scarce-Soft-Core-CNN-Process.git,2023-01-07 08:03:49+00:00,Extension to RISC-V ISA for an Application-Specific Resource-Scarce Soft-Core CNN Processor (2022),0,DumplingIsNice/2022P4P-41-Extension-to-RISC-V-ISA-for-an-Application-Specific-Resource-Scarce-Soft-Core-CNN-Process,586179277,Verilog,2022P4P-41-Extension-to-RISC-V-ISA-for-an-Application-Specific-Resource-Scarce-Soft-Core-CNN-Process,20931,0,2023-01-07 08:07:03+00:00,[],None
548,https://github.com/evsenin/Simulink_HDL_Libero.git,2023-01-07 14:41:10+00:00,,0,evsenin/Simulink_HDL_Libero,586268280,Verilog,Simulink_HDL_Libero,1169,0,2023-01-07 15:00:53+00:00,[],None
549,https://github.com/bryan-kwan/pongers.git,2023-01-11 00:03:47+00:00,,0,bryan-kwan/pongers,587520776,Verilog,pongers,28512,0,2023-01-18 03:22:07+00:00,[],None
550,https://github.com/puranikvinit/braille-to-ascii.git,2023-01-09 12:00:52+00:00,,0,puranikvinit/braille-to-ascii,586859592,Verilog,braille-to-ascii,2935,0,2023-01-16 08:36:18+00:00,[],None
551,https://github.com/jemfgeronimo/ltc235x_hw_test.git,2023-01-09 05:32:01+00:00,,0,jemfgeronimo/ltc235x_hw_test,586739855,Verilog,ltc235x_hw_test,5956020,0,2023-01-09 07:07:23+00:00,[],None
552,https://github.com/husni-faiz/traffic-light-controller.git,2023-01-10 16:23:35+00:00,,0,husni-faiz/traffic-light-controller,587386546,Verilog,traffic-light-controller,9,0,2023-01-13 07:02:15+00:00,[],None
553,https://github.com/Sainzgupta/Asynchronous-FIFO.git,2023-01-10 13:51:06+00:00,,0,Sainzgupta/Asynchronous-FIFO,587326395,Verilog,Asynchronous-FIFO,689,0,2023-01-10 13:55:24+00:00,[],None
554,https://github.com/chihyeong-an/AI_accelerator.git,2023-01-09 05:42:43+00:00,,0,chihyeong-an/AI_accelerator,586742254,Verilog,AI_accelerator,53,0,2023-01-09 05:47:34+00:00,[],None
555,https://github.com/hsidd1/Datapath-and-Controller.git,2023-01-10 17:55:38+00:00,Datapath and controller module designed in Verilog.,1,hsidd1/Datapath-and-Controller,587419426,Verilog,Datapath-and-Controller,5,0,2023-05-08 20:52:05+00:00,"['hdl', 'verilog']",None
556,https://github.com/943861lkfH/lab5_processor.git,2023-01-10 19:39:55+00:00,,0,943861lkfH/lab5_processor,587453782,Verilog,lab5_processor,184,0,2023-01-10 19:41:43+00:00,[],None
557,https://github.com/MatanShemesh10/3X3_Matrix_Filter.git,2023-01-12 10:24:07+00:00,3X3-Matrix-Filter,0,MatanShemesh10/3X3_Matrix_Filter,588100282,Verilog,3X3_Matrix_Filter,3,0,2023-01-12 13:35:26+00:00,[],None
558,https://github.com/yunzhong8/MIPS.git,2023-01-16 15:51:52+00:00,,0,yunzhong8/MIPS,589645498,Verilog,MIPS,94,0,2023-01-16 15:53:48+00:00,[],None
559,https://github.com/hanashraf/Arch_Project.git,2023-01-05 21:57:04+00:00,,0,hanashraf/Arch_Project,585712663,Verilog,Arch_Project,97,0,2023-01-05 22:45:20+00:00,[],None
560,https://github.com/Anjanamb/FPGA-Implementation-and-interfacing.git,2023-01-14 20:42:10+00:00,For the FPGA UART data transmission purpose this repository is created,1,Anjanamb/FPGA-Implementation-and-interfacing,589030533,Verilog,FPGA-Implementation-and-interfacing,45996,0,2023-07-22 08:25:24+00:00,[],https://api.github.com/licenses/mit
561,https://github.com/kamiki2363/ELEC5140_Project.git,2023-01-12 14:05:03+00:00,,0,kamiki2363/ELEC5140_Project,588176549,Verilog,ELEC5140_Project,2261,0,2023-01-12 14:09:08+00:00,[],None
562,https://github.com/bennytsai1234/logic_verilog.git,2023-01-12 14:02:49+00:00,,0,bennytsai1234/logic_verilog,588175647,Verilog,logic_verilog,2,0,2023-01-12 14:09:58+00:00,[],None
563,https://github.com/icgrp/asym_bft.git,2023-01-01 19:03:05+00:00,Asymmetry in Butterfly Fat Tree FPGA NoC (FPT 2023),0,icgrp/asym_bft,584190586,Verilog,asym_bft,357612,0,2023-12-01 15:42:23+00:00,[],None
564,https://github.com/SizeDrip/Past-Projects.git,2023-01-05 23:03:28+00:00,"Larger projects I've completed in the past. Mostly for resume/showcase purposes. For inquiries on other projects, send me a message.",0,SizeDrip/Past-Projects,585726309,Verilog,Past-Projects,497192,0,2024-01-08 00:15:13+00:00,[],https://api.github.com/licenses/gpl-3.0
565,https://github.com/huxiao1/ALU.git,2023-01-03 08:31:46+00:00,CPU-ALU Sim,0,huxiao1/ALU,584679465,Verilog,ALU,3,0,2023-01-03 08:36:50+00:00,[],None
566,https://github.com/patelkharsh2/EmojiRaceFPGA.git,2023-01-06 23:08:38+00:00,A space-race like game coded in Verilog for the Atrix-7 FPGA Board,0,patelkharsh2/EmojiRaceFPGA,586089815,Verilog,EmojiRaceFPGA,13,0,2023-01-06 23:15:03+00:00,[],None
567,https://github.com/jolycode/-VSCPU-design.git,2023-01-12 12:05:07+00:00,Very Simple CPU Design,0,jolycode/-VSCPU-design,588132902,Verilog,-VSCPU-design,2,0,2023-01-24 11:06:50+00:00,"['cpu', 'verilog']",None
568,https://github.com/juhiyon/uart_tx_rx_book_version.git,2023-01-09 01:36:49+00:00,,0,juhiyon/uart_tx_rx_book_version,586692454,Verilog,uart_tx_rx_book_version,31,0,2023-01-09 01:37:44+00:00,[],None
569,https://github.com/psteko/fpga-verilog-blackjack.git,2023-01-12 19:37:48+00:00,,0,psteko/fpga-verilog-blackjack,588295124,Verilog,fpga-verilog-blackjack,1464,0,2023-01-12 19:41:53+00:00,[],https://api.github.com/licenses/mit
570,https://github.com/CalebMartim/lcl.git,2023-01-12 18:00:59+00:00,Code saved from my laboratory of logic circuits course,0,CalebMartim/lcl,588263674,Verilog,lcl,389,0,2023-02-02 14:48:10+00:00,[],None
571,https://github.com/ESN2022/DEMAGALHAES_Lab3.git,2023-01-13 12:34:41+00:00,,0,ESN2022/DEMAGALHAES_Lab3,588563798,Verilog,DEMAGALHAES_Lab3,244,0,2023-01-16 16:59:57+00:00,[],None
572,https://github.com/LiteinXW/Logic-Design.git,2023-01-10 07:15:28+00:00,,0,LiteinXW/Logic-Design,587194139,Verilog,Logic-Design,2,0,2023-01-10 07:16:23+00:00,[],None
573,https://github.com/yangyiqiu123/fpga_project.git,2023-01-10 06:47:58+00:00,,0,yangyiqiu123/fpga_project,587186054,Verilog,fpga_project,5,0,2023-01-10 06:49:08+00:00,[],None
574,https://github.com/paras204/CS_220.git,2023-01-16 08:57:35+00:00,,0,paras204/CS_220,589494999,Verilog,CS_220,129,0,2023-07-15 14:51:38+00:00,[],None
575,https://github.com/Aisha-Hassan/Aisha-Hassan.git,2023-01-15 22:32:34+00:00,,0,Aisha-Hassan/Aisha-Hassan,589357733,Verilog,Aisha-Hassan,2173,0,2023-01-15 22:32:49+00:00,[],https://api.github.com/licenses/apache-2.0
576,https://github.com/siewyangzhi/EE2026-Project.git,2023-01-14 14:00:09+00:00,,0,siewyangzhi/EE2026-Project,588926397,Verilog,EE2026-Project,10926,0,2023-01-14 14:07:48+00:00,[],None
577,https://github.com/HakeemOS/FlipFlops.git,2023-01-14 16:56:49+00:00,,0,HakeemOS/FlipFlops,588975147,Verilog,FlipFlops,121,0,2023-01-14 16:57:41+00:00,[],None
578,https://github.com/michael-ngx/digital-systems-labs.git,2023-01-11 12:12:50+00:00,Verilog programs for DE1-SoC board,0,michael-ngx/digital-systems-labs,587713763,Verilog,digital-systems-labs,3017,0,2023-08-18 15:30:41+00:00,[],None
579,https://github.com/oliviawu77/ConvolutionEngine.git,2023-01-12 02:56:41+00:00,,0,oliviawu77/ConvolutionEngine,587977447,Verilog,ConvolutionEngine,55,0,2023-01-12 02:58:08+00:00,[],None
580,https://github.com/xwxb/FPGA_8_bit_CPU_CourseDesignByBJFU.git,2023-01-01 12:03:43+00:00,,0,xwxb/FPGA_8_bit_CPU_CourseDesignByBJFU,584108993,Verilog,FPGA_8_bit_CPU_CourseDesignByBJFU,5987,0,2023-01-01 12:22:31+00:00,[],None
581,https://github.com/VrushabhDamle/sky130CLA.git,2022-12-30 15:39:19+00:00,,0,VrushabhDamle/sky130CLA,583692552,Verilog,sky130CLA,58508,0,2022-12-30 16:11:44+00:00,[],https://api.github.com/licenses/apache-2.0
582,https://github.com/sajjadahmed677/azadi-v3.git,2022-12-30 16:36:18+00:00,,0,sajjadahmed677/azadi-v3,583707149,Verilog,azadi-v3,51024,0,2022-12-30 16:36:34+00:00,[],https://api.github.com/licenses/apache-2.0
583,https://github.com/Scrawach/spi.git,2022-12-30 09:00:16+00:00,Serial peripheral interface module written in verilog.,0,Scrawach/spi,583593939,Verilog,spi,6,0,2023-01-04 22:48:44+00:00,"['rtl', 'spi', 'tranceiver']",None
584,https://github.com/mohithharsha/fastmul_16x16.git,2022-12-30 09:51:20+00:00,,0,mohithharsha/fastmul_16x16,583606388,Verilog,fastmul_16x16,3361,0,2022-12-30 09:51:38+00:00,[],https://api.github.com/licenses/apache-2.0
585,https://github.com/Meet-Patel2580/Verilog-Labs.git,2023-01-03 22:45:27+00:00,Projects using FPGA board,0,Meet-Patel2580/Verilog-Labs,584938355,Verilog,Verilog-Labs,9,0,2023-01-03 22:46:29+00:00,[],None
586,https://github.com/ESN2022/Kanaan_Lab1.git,2023-01-04 13:25:00+00:00,ESN11 Lab1,0,ESN2022/Kanaan_Lab1,585160553,Verilog,Kanaan_Lab1,651,0,2023-01-17 19:24:37+00:00,[],None
587,https://github.com/Dbailey22/Electrical-Engineering.git,2023-01-07 20:37:50+00:00,,0,Dbailey22/Electrical-Engineering,586352900,Verilog,Electrical-Engineering,28,0,2023-01-07 21:28:16+00:00,[],None
588,https://github.com/paul86992/IC-Design-Contest-2022-Group-B.git,2023-01-09 13:09:06+00:00,The project is the problem of 2022 IC Design Contest for group B (Cell-Based IC Design Category for Graduate Level),0,paul86992/IC-Design-Contest-2022-Group-B,586883459,Verilog,IC-Design-Contest-2022-Group-B,3948,0,2023-01-10 02:25:33+00:00,[],None
589,https://github.com/gczcqu/cqu_mips_design.git,2023-01-09 13:02:16+00:00,,1,gczcqu/cqu_mips_design,586880945,Verilog,cqu_mips_design,28,0,2023-01-09 13:03:45+00:00,[],None
590,https://github.com/eugene1031/Verilog.git,2023-01-11 16:16:14+00:00,,0,eugene1031/Verilog,587803860,Verilog,Verilog,42,0,2023-12-01 04:30:26+00:00,[],None
