
H7-LQFP100-RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000150bc  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b0  0801535c  0801535c  0002535c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801570c  0801570c  0002570c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08015714  08015714  00025714  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08015718  08015718  00025718  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000100  24000000  0801571c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004fdc  24000100  0801581c  00030100  2**5
                  ALLOC
  8 ._user_heap_stack 00000604  240050dc  0801581c  000350dc  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00030100  2**0
                  CONTENTS, READONLY
 10 .debug_info   000326d3  00000000  00000000  0003012e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000548f  00000000  00000000  00062801  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002628  00000000  00000000  00067c90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00002430  00000000  00000000  0006a2b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00007a9c  00000000  00000000  0006c6e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00030906  00000000  00000000  00074184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001944cd  00000000  00000000  000a4a8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00238f57  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000ad64  00000000  00000000  00238fa8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000100 	.word	0x24000100
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08015344 	.word	0x08015344

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000104 	.word	0x24000104
 80002dc:	08015344 	.word	0x08015344

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000390:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000394:	f000 b974 	b.w	8000680 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	4604      	mov	r4, r0
 80003b8:	468e      	mov	lr, r1
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d14d      	bne.n	800045a <__udivmoddi4+0xaa>
 80003be:	428a      	cmp	r2, r1
 80003c0:	4694      	mov	ip, r2
 80003c2:	d969      	bls.n	8000498 <__udivmoddi4+0xe8>
 80003c4:	fab2 f282 	clz	r2, r2
 80003c8:	b152      	cbz	r2, 80003e0 <__udivmoddi4+0x30>
 80003ca:	fa01 f302 	lsl.w	r3, r1, r2
 80003ce:	f1c2 0120 	rsb	r1, r2, #32
 80003d2:	fa20 f101 	lsr.w	r1, r0, r1
 80003d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003da:	ea41 0e03 	orr.w	lr, r1, r3
 80003de:	4094      	lsls	r4, r2
 80003e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003e4:	0c21      	lsrs	r1, r4, #16
 80003e6:	fbbe f6f8 	udiv	r6, lr, r8
 80003ea:	fa1f f78c 	uxth.w	r7, ip
 80003ee:	fb08 e316 	mls	r3, r8, r6, lr
 80003f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003f6:	fb06 f107 	mul.w	r1, r6, r7
 80003fa:	4299      	cmp	r1, r3
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x64>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000406:	f080 811f 	bcs.w	8000648 <__udivmoddi4+0x298>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 811c 	bls.w	8000648 <__udivmoddi4+0x298>
 8000410:	3e02      	subs	r6, #2
 8000412:	4463      	add	r3, ip
 8000414:	1a5b      	subs	r3, r3, r1
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb3 f0f8 	udiv	r0, r3, r8
 800041c:	fb08 3310 	mls	r3, r8, r0, r3
 8000420:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000424:	fb00 f707 	mul.w	r7, r0, r7
 8000428:	42a7      	cmp	r7, r4
 800042a:	d90a      	bls.n	8000442 <__udivmoddi4+0x92>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000434:	f080 810a 	bcs.w	800064c <__udivmoddi4+0x29c>
 8000438:	42a7      	cmp	r7, r4
 800043a:	f240 8107 	bls.w	800064c <__udivmoddi4+0x29c>
 800043e:	4464      	add	r4, ip
 8000440:	3802      	subs	r0, #2
 8000442:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000446:	1be4      	subs	r4, r4, r7
 8000448:	2600      	movs	r6, #0
 800044a:	b11d      	cbz	r5, 8000454 <__udivmoddi4+0xa4>
 800044c:	40d4      	lsrs	r4, r2
 800044e:	2300      	movs	r3, #0
 8000450:	e9c5 4300 	strd	r4, r3, [r5]
 8000454:	4631      	mov	r1, r6
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	428b      	cmp	r3, r1
 800045c:	d909      	bls.n	8000472 <__udivmoddi4+0xc2>
 800045e:	2d00      	cmp	r5, #0
 8000460:	f000 80ef 	beq.w	8000642 <__udivmoddi4+0x292>
 8000464:	2600      	movs	r6, #0
 8000466:	e9c5 0100 	strd	r0, r1, [r5]
 800046a:	4630      	mov	r0, r6
 800046c:	4631      	mov	r1, r6
 800046e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000472:	fab3 f683 	clz	r6, r3
 8000476:	2e00      	cmp	r6, #0
 8000478:	d14a      	bne.n	8000510 <__udivmoddi4+0x160>
 800047a:	428b      	cmp	r3, r1
 800047c:	d302      	bcc.n	8000484 <__udivmoddi4+0xd4>
 800047e:	4282      	cmp	r2, r0
 8000480:	f200 80f9 	bhi.w	8000676 <__udivmoddi4+0x2c6>
 8000484:	1a84      	subs	r4, r0, r2
 8000486:	eb61 0303 	sbc.w	r3, r1, r3
 800048a:	2001      	movs	r0, #1
 800048c:	469e      	mov	lr, r3
 800048e:	2d00      	cmp	r5, #0
 8000490:	d0e0      	beq.n	8000454 <__udivmoddi4+0xa4>
 8000492:	e9c5 4e00 	strd	r4, lr, [r5]
 8000496:	e7dd      	b.n	8000454 <__udivmoddi4+0xa4>
 8000498:	b902      	cbnz	r2, 800049c <__udivmoddi4+0xec>
 800049a:	deff      	udf	#255	; 0xff
 800049c:	fab2 f282 	clz	r2, r2
 80004a0:	2a00      	cmp	r2, #0
 80004a2:	f040 8092 	bne.w	80005ca <__udivmoddi4+0x21a>
 80004a6:	eba1 010c 	sub.w	r1, r1, ip
 80004aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004ae:	fa1f fe8c 	uxth.w	lr, ip
 80004b2:	2601      	movs	r6, #1
 80004b4:	0c20      	lsrs	r0, r4, #16
 80004b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ba:	fb07 1113 	mls	r1, r7, r3, r1
 80004be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004c2:	fb0e f003 	mul.w	r0, lr, r3
 80004c6:	4288      	cmp	r0, r1
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x12c>
 80004ca:	eb1c 0101 	adds.w	r1, ip, r1
 80004ce:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80004d2:	d202      	bcs.n	80004da <__udivmoddi4+0x12a>
 80004d4:	4288      	cmp	r0, r1
 80004d6:	f200 80cb 	bhi.w	8000670 <__udivmoddi4+0x2c0>
 80004da:	4643      	mov	r3, r8
 80004dc:	1a09      	subs	r1, r1, r0
 80004de:	b2a4      	uxth	r4, r4
 80004e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e4:	fb07 1110 	mls	r1, r7, r0, r1
 80004e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004ec:	fb0e fe00 	mul.w	lr, lr, r0
 80004f0:	45a6      	cmp	lr, r4
 80004f2:	d908      	bls.n	8000506 <__udivmoddi4+0x156>
 80004f4:	eb1c 0404 	adds.w	r4, ip, r4
 80004f8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004fc:	d202      	bcs.n	8000504 <__udivmoddi4+0x154>
 80004fe:	45a6      	cmp	lr, r4
 8000500:	f200 80bb 	bhi.w	800067a <__udivmoddi4+0x2ca>
 8000504:	4608      	mov	r0, r1
 8000506:	eba4 040e 	sub.w	r4, r4, lr
 800050a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800050e:	e79c      	b.n	800044a <__udivmoddi4+0x9a>
 8000510:	f1c6 0720 	rsb	r7, r6, #32
 8000514:	40b3      	lsls	r3, r6
 8000516:	fa22 fc07 	lsr.w	ip, r2, r7
 800051a:	ea4c 0c03 	orr.w	ip, ip, r3
 800051e:	fa20 f407 	lsr.w	r4, r0, r7
 8000522:	fa01 f306 	lsl.w	r3, r1, r6
 8000526:	431c      	orrs	r4, r3
 8000528:	40f9      	lsrs	r1, r7
 800052a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800052e:	fa00 f306 	lsl.w	r3, r0, r6
 8000532:	fbb1 f8f9 	udiv	r8, r1, r9
 8000536:	0c20      	lsrs	r0, r4, #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fb09 1118 	mls	r1, r9, r8, r1
 8000540:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000544:	fb08 f00e 	mul.w	r0, r8, lr
 8000548:	4288      	cmp	r0, r1
 800054a:	fa02 f206 	lsl.w	r2, r2, r6
 800054e:	d90b      	bls.n	8000568 <__udivmoddi4+0x1b8>
 8000550:	eb1c 0101 	adds.w	r1, ip, r1
 8000554:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000558:	f080 8088 	bcs.w	800066c <__udivmoddi4+0x2bc>
 800055c:	4288      	cmp	r0, r1
 800055e:	f240 8085 	bls.w	800066c <__udivmoddi4+0x2bc>
 8000562:	f1a8 0802 	sub.w	r8, r8, #2
 8000566:	4461      	add	r1, ip
 8000568:	1a09      	subs	r1, r1, r0
 800056a:	b2a4      	uxth	r4, r4
 800056c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000570:	fb09 1110 	mls	r1, r9, r0, r1
 8000574:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000578:	fb00 fe0e 	mul.w	lr, r0, lr
 800057c:	458e      	cmp	lr, r1
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x1e2>
 8000580:	eb1c 0101 	adds.w	r1, ip, r1
 8000584:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000588:	d26c      	bcs.n	8000664 <__udivmoddi4+0x2b4>
 800058a:	458e      	cmp	lr, r1
 800058c:	d96a      	bls.n	8000664 <__udivmoddi4+0x2b4>
 800058e:	3802      	subs	r0, #2
 8000590:	4461      	add	r1, ip
 8000592:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000596:	fba0 9402 	umull	r9, r4, r0, r2
 800059a:	eba1 010e 	sub.w	r1, r1, lr
 800059e:	42a1      	cmp	r1, r4
 80005a0:	46c8      	mov	r8, r9
 80005a2:	46a6      	mov	lr, r4
 80005a4:	d356      	bcc.n	8000654 <__udivmoddi4+0x2a4>
 80005a6:	d053      	beq.n	8000650 <__udivmoddi4+0x2a0>
 80005a8:	b15d      	cbz	r5, 80005c2 <__udivmoddi4+0x212>
 80005aa:	ebb3 0208 	subs.w	r2, r3, r8
 80005ae:	eb61 010e 	sbc.w	r1, r1, lr
 80005b2:	fa01 f707 	lsl.w	r7, r1, r7
 80005b6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ba:	40f1      	lsrs	r1, r6
 80005bc:	431f      	orrs	r7, r3
 80005be:	e9c5 7100 	strd	r7, r1, [r5]
 80005c2:	2600      	movs	r6, #0
 80005c4:	4631      	mov	r1, r6
 80005c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	40d8      	lsrs	r0, r3
 80005d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d4:	fa21 f303 	lsr.w	r3, r1, r3
 80005d8:	4091      	lsls	r1, r2
 80005da:	4301      	orrs	r1, r0
 80005dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005e0:	fa1f fe8c 	uxth.w	lr, ip
 80005e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005e8:	fb07 3610 	mls	r6, r7, r0, r3
 80005ec:	0c0b      	lsrs	r3, r1, #16
 80005ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005f2:	fb00 f60e 	mul.w	r6, r0, lr
 80005f6:	429e      	cmp	r6, r3
 80005f8:	fa04 f402 	lsl.w	r4, r4, r2
 80005fc:	d908      	bls.n	8000610 <__udivmoddi4+0x260>
 80005fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000602:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000606:	d22f      	bcs.n	8000668 <__udivmoddi4+0x2b8>
 8000608:	429e      	cmp	r6, r3
 800060a:	d92d      	bls.n	8000668 <__udivmoddi4+0x2b8>
 800060c:	3802      	subs	r0, #2
 800060e:	4463      	add	r3, ip
 8000610:	1b9b      	subs	r3, r3, r6
 8000612:	b289      	uxth	r1, r1
 8000614:	fbb3 f6f7 	udiv	r6, r3, r7
 8000618:	fb07 3316 	mls	r3, r7, r6, r3
 800061c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000620:	fb06 f30e 	mul.w	r3, r6, lr
 8000624:	428b      	cmp	r3, r1
 8000626:	d908      	bls.n	800063a <__udivmoddi4+0x28a>
 8000628:	eb1c 0101 	adds.w	r1, ip, r1
 800062c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000630:	d216      	bcs.n	8000660 <__udivmoddi4+0x2b0>
 8000632:	428b      	cmp	r3, r1
 8000634:	d914      	bls.n	8000660 <__udivmoddi4+0x2b0>
 8000636:	3e02      	subs	r6, #2
 8000638:	4461      	add	r1, ip
 800063a:	1ac9      	subs	r1, r1, r3
 800063c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000640:	e738      	b.n	80004b4 <__udivmoddi4+0x104>
 8000642:	462e      	mov	r6, r5
 8000644:	4628      	mov	r0, r5
 8000646:	e705      	b.n	8000454 <__udivmoddi4+0xa4>
 8000648:	4606      	mov	r6, r0
 800064a:	e6e3      	b.n	8000414 <__udivmoddi4+0x64>
 800064c:	4618      	mov	r0, r3
 800064e:	e6f8      	b.n	8000442 <__udivmoddi4+0x92>
 8000650:	454b      	cmp	r3, r9
 8000652:	d2a9      	bcs.n	80005a8 <__udivmoddi4+0x1f8>
 8000654:	ebb9 0802 	subs.w	r8, r9, r2
 8000658:	eb64 0e0c 	sbc.w	lr, r4, ip
 800065c:	3801      	subs	r0, #1
 800065e:	e7a3      	b.n	80005a8 <__udivmoddi4+0x1f8>
 8000660:	4646      	mov	r6, r8
 8000662:	e7ea      	b.n	800063a <__udivmoddi4+0x28a>
 8000664:	4620      	mov	r0, r4
 8000666:	e794      	b.n	8000592 <__udivmoddi4+0x1e2>
 8000668:	4640      	mov	r0, r8
 800066a:	e7d1      	b.n	8000610 <__udivmoddi4+0x260>
 800066c:	46d0      	mov	r8, sl
 800066e:	e77b      	b.n	8000568 <__udivmoddi4+0x1b8>
 8000670:	3b02      	subs	r3, #2
 8000672:	4461      	add	r1, ip
 8000674:	e732      	b.n	80004dc <__udivmoddi4+0x12c>
 8000676:	4630      	mov	r0, r6
 8000678:	e709      	b.n	800048e <__udivmoddi4+0xde>
 800067a:	4464      	add	r4, ip
 800067c:	3802      	subs	r0, #2
 800067e:	e742      	b.n	8000506 <__udivmoddi4+0x156>

08000680 <__aeabi_idiv0>:
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop

08000684 <HAL_TIM_OC_DelayElapsedCallback>:
 *
 * @param htim Pointer to the timer handle structure.
 *             Supported timer instances are htim1, htim2, and htim3.
 */
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
  if (htim == &htim1)
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	4a13      	ldr	r2, [pc, #76]	; (80006dc <HAL_TIM_OC_DelayElapsedCallback+0x58>)
 8000690:	4293      	cmp	r3, r2
 8000692:	d106      	bne.n	80006a2 <HAL_TIM_OC_DelayElapsedCallback+0x1e>
  {
	  osEventFlagsSet(event_flags, PMT_FLAG_ID);
 8000694:	4b12      	ldr	r3, [pc, #72]	; (80006e0 <HAL_TIM_OC_DelayElapsedCallback+0x5c>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	2101      	movs	r1, #1
 800069a:	4618      	mov	r0, r3
 800069c:	f010 fbf2 	bl	8010e84 <osEventFlagsSet>
  }
  else
  {
	  printf("Unknown Timer Interrupt\n");
  }
}
 80006a0:	e018      	b.n	80006d4 <HAL_TIM_OC_DelayElapsedCallback+0x50>
  else if (htim == &htim2)
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	4a0f      	ldr	r2, [pc, #60]	; (80006e4 <HAL_TIM_OC_DelayElapsedCallback+0x60>)
 80006a6:	4293      	cmp	r3, r2
 80006a8:	d106      	bne.n	80006b8 <HAL_TIM_OC_DelayElapsedCallback+0x34>
	  osEventFlagsSet(event_flags, ERPA_FLAG_ID);
 80006aa:	4b0d      	ldr	r3, [pc, #52]	; (80006e0 <HAL_TIM_OC_DelayElapsedCallback+0x5c>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	2102      	movs	r1, #2
 80006b0:	4618      	mov	r0, r3
 80006b2:	f010 fbe7 	bl	8010e84 <osEventFlagsSet>
}
 80006b6:	e00d      	b.n	80006d4 <HAL_TIM_OC_DelayElapsedCallback+0x50>
  else if (htim == &htim3)
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	4a0b      	ldr	r2, [pc, #44]	; (80006e8 <HAL_TIM_OC_DelayElapsedCallback+0x64>)
 80006bc:	4293      	cmp	r3, r2
 80006be:	d106      	bne.n	80006ce <HAL_TIM_OC_DelayElapsedCallback+0x4a>
	  osEventFlagsSet(event_flags, HK_FLAG_ID);
 80006c0:	4b07      	ldr	r3, [pc, #28]	; (80006e0 <HAL_TIM_OC_DelayElapsedCallback+0x5c>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	2104      	movs	r1, #4
 80006c6:	4618      	mov	r0, r3
 80006c8:	f010 fbdc 	bl	8010e84 <osEventFlagsSet>
}
 80006cc:	e002      	b.n	80006d4 <HAL_TIM_OC_DelayElapsedCallback+0x50>
	  printf("Unknown Timer Interrupt\n");
 80006ce:	4807      	ldr	r0, [pc, #28]	; (80006ec <HAL_TIM_OC_DelayElapsedCallback+0x68>)
 80006d0:	f013 ff9a 	bl	8014608 <puts>
}
 80006d4:	bf00      	nop
 80006d6:	3708      	adds	r7, #8
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	240004e8 	.word	0x240004e8
 80006e0:	24000688 	.word	0x24000688
 80006e4:	24000534 	.word	0x24000534
 80006e8:	24000580 	.word	0x24000580
 80006ec:	0801539c 	.word	0x0801539c

080006f0 <HAL_UART_RxCpltCallback>:
 * toggling GPIO pins, starting or stopping timers, and other operations.
 *
 * @param huart Pointer to a UART_HandleTypeDef structure that contains
 *              the configuration information for the specified UART module.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b086      	sub	sp, #24
 80006f4:	af02      	add	r7, sp, #8
 80006f6:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 80006f8:	2201      	movs	r2, #1
 80006fa:	49bf      	ldr	r1, [pc, #764]	; (80009f8 <HAL_UART_RxCpltCallback+0x308>)
 80006fc:	48bf      	ldr	r0, [pc, #764]	; (80009fc <HAL_UART_RxCpltCallback+0x30c>)
 80006fe:	f00d fed7 	bl	800e4b0 <HAL_UART_Receive_IT>
	unsigned char key = UART_RX_BUFFER[0];
 8000702:	4bbd      	ldr	r3, [pc, #756]	; (80009f8 <HAL_UART_RxCpltCallback+0x308>)
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	73fb      	strb	r3, [r7, #15]

	switch (key) {
 8000708:	7bfb      	ldrb	r3, [r7, #15]
 800070a:	2b25      	cmp	r3, #37	; 0x25
 800070c:	f200 8204 	bhi.w	8000b18 <HAL_UART_RxCpltCallback+0x428>
 8000710:	a201      	add	r2, pc, #4	; (adr r2, 8000718 <HAL_UART_RxCpltCallback+0x28>)
 8000712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000716:	bf00      	nop
 8000718:	080008e7 	.word	0x080008e7
 800071c:	0800090f 	.word	0x0800090f
 8000720:	08000937 	.word	0x08000937
 8000724:	08000963 	.word	0x08000963
 8000728:	0800098f 	.word	0x0800098f
 800072c:	080009b7 	.word	0x080009b7
 8000730:	080009e3 	.word	0x080009e3
 8000734:	08000a87 	.word	0x08000a87
 8000738:	08000b19 	.word	0x08000b19
 800073c:	08000b19 	.word	0x08000b19
 8000740:	080007c5 	.word	0x080007c5
 8000744:	080007b1 	.word	0x080007b1
 8000748:	08000aaf 	.word	0x08000aaf
 800074c:	08000ab7 	.word	0x08000ab7
 8000750:	08000ad3 	.word	0x08000ad3
 8000754:	08000aef 	.word	0x08000aef
 8000758:	08000ac5 	.word	0x08000ac5
 800075c:	08000ae1 	.word	0x08000ae1
 8000760:	08000afd 	.word	0x08000afd
 8000764:	080008fb 	.word	0x080008fb
 8000768:	08000923 	.word	0x08000923
 800076c:	0800094d 	.word	0x0800094d
 8000770:	08000979 	.word	0x08000979
 8000774:	080009a3 	.word	0x080009a3
 8000778:	080009cd 	.word	0x080009cd
 800077c:	08000a71 	.word	0x08000a71
 8000780:	08000a9b 	.word	0x08000a9b
 8000784:	080007d9 	.word	0x080007d9
 8000788:	08000815 	.word	0x08000815
 800078c:	08000851 	.word	0x08000851
 8000790:	08000b19 	.word	0x08000b19
 8000794:	08000b19 	.word	0x08000b19
 8000798:	08000b19 	.word	0x08000b19
 800079c:	08000b19 	.word	0x08000b19
 80007a0:	08000b19 	.word	0x08000b19
 80007a4:	08000b19 	.word	0x08000b19
 80007a8:	08000893 	.word	0x08000893
 80007ac:	080008bd 	.word	0x080008bd
	case 0x0B: {
		printf("SDN1 ON\n");
 80007b0:	4893      	ldr	r0, [pc, #588]	; (8000a00 <HAL_UART_RxCpltCallback+0x310>)
 80007b2:	f013 ff29 	bl	8014608 <puts>
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_SET);
 80007b6:	4b93      	ldr	r3, [pc, #588]	; (8000a04 <HAL_UART_RxCpltCallback+0x314>)
 80007b8:	2104      	movs	r1, #4
 80007ba:	2201      	movs	r2, #1
 80007bc:	4618      	mov	r0, r3
 80007be:	f007 fdbd 	bl	800833c <HAL_GPIO_WritePin>
		break;
 80007c2:	e1a9      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x0A: {
		printf("SDN1 OFF\n");
 80007c4:	4890      	ldr	r0, [pc, #576]	; (8000a08 <HAL_UART_RxCpltCallback+0x318>)
 80007c6:	f013 ff1f 	bl	8014608 <puts>
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_RESET);
 80007ca:	4b8e      	ldr	r3, [pc, #568]	; (8000a04 <HAL_UART_RxCpltCallback+0x314>)
 80007cc:	2104      	movs	r1, #4
 80007ce:	2200      	movs	r2, #0
 80007d0:	4618      	mov	r0, r3
 80007d2:	f007 fdb3 	bl	800833c <HAL_GPIO_WritePin>
		break;
 80007d6:	e19f      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x1B: {
		printf("Step Up\n");
 80007d8:	488c      	ldr	r0, [pc, #560]	; (8000a0c <HAL_UART_RxCpltCallback+0x31c>)
 80007da:	f013 ff15 	bl	8014608 <puts>
		if (step < 17) {
 80007de:	4b8c      	ldr	r3, [pc, #560]	; (8000a10 <HAL_UART_RxCpltCallback+0x320>)
 80007e0:	781b      	ldrb	r3, [r3, #0]
 80007e2:	2b10      	cmp	r3, #16
 80007e4:	f200 8191 	bhi.w	8000b0a <HAL_UART_RxCpltCallback+0x41a>
			step+=2;
 80007e8:	4b89      	ldr	r3, [pc, #548]	; (8000a10 <HAL_UART_RxCpltCallback+0x320>)
 80007ea:	781b      	ldrb	r3, [r3, #0]
 80007ec:	3302      	adds	r3, #2
 80007ee:	b2da      	uxtb	r2, r3
 80007f0:	4b87      	ldr	r3, [pc, #540]	; (8000a10 <HAL_UART_RxCpltCallback+0x320>)
 80007f2:	701a      	strb	r2, [r3, #0]
			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, DAC_OUT[step]);
 80007f4:	4b86      	ldr	r3, [pc, #536]	; (8000a10 <HAL_UART_RxCpltCallback+0x320>)
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	461a      	mov	r2, r3
 80007fa:	4b86      	ldr	r3, [pc, #536]	; (8000a14 <HAL_UART_RxCpltCallback+0x324>)
 80007fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000800:	2200      	movs	r2, #0
 8000802:	2100      	movs	r1, #0
 8000804:	4884      	ldr	r0, [pc, #528]	; (8000a18 <HAL_UART_RxCpltCallback+0x328>)
 8000806:	f004 fb6c 	bl	8004ee2 <HAL_DAC_SetValue>
			HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 800080a:	2100      	movs	r1, #0
 800080c:	4882      	ldr	r0, [pc, #520]	; (8000a18 <HAL_UART_RxCpltCallback+0x328>)
 800080e:	f004 f9ad 	bl	8004b6c <HAL_DAC_Start>

		}
		break;
 8000812:	e17a      	b.n	8000b0a <HAL_UART_RxCpltCallback+0x41a>
	}
	case 0x1C: {
		printf("Step Down\n");
 8000814:	4881      	ldr	r0, [pc, #516]	; (8000a1c <HAL_UART_RxCpltCallback+0x32c>)
 8000816:	f013 fef7 	bl	8014608 <puts>
		if (step > 3) {
 800081a:	4b7d      	ldr	r3, [pc, #500]	; (8000a10 <HAL_UART_RxCpltCallback+0x320>)
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	2b03      	cmp	r3, #3
 8000820:	f240 8175 	bls.w	8000b0e <HAL_UART_RxCpltCallback+0x41e>
			step-=2;
 8000824:	4b7a      	ldr	r3, [pc, #488]	; (8000a10 <HAL_UART_RxCpltCallback+0x320>)
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	3b02      	subs	r3, #2
 800082a:	b2da      	uxtb	r2, r3
 800082c:	4b78      	ldr	r3, [pc, #480]	; (8000a10 <HAL_UART_RxCpltCallback+0x320>)
 800082e:	701a      	strb	r2, [r3, #0]
			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, DAC_OUT[step]);
 8000830:	4b77      	ldr	r3, [pc, #476]	; (8000a10 <HAL_UART_RxCpltCallback+0x320>)
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	461a      	mov	r2, r3
 8000836:	4b77      	ldr	r3, [pc, #476]	; (8000a14 <HAL_UART_RxCpltCallback+0x324>)
 8000838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800083c:	2200      	movs	r2, #0
 800083e:	2100      	movs	r1, #0
 8000840:	4875      	ldr	r0, [pc, #468]	; (8000a18 <HAL_UART_RxCpltCallback+0x328>)
 8000842:	f004 fb4e 	bl	8004ee2 <HAL_DAC_SetValue>
			HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000846:	2100      	movs	r1, #0
 8000848:	4873      	ldr	r0, [pc, #460]	; (8000a18 <HAL_UART_RxCpltCallback+0x328>)
 800084a:	f004 f98f 	bl	8004b6c <HAL_DAC_Start>

		}
		break;
 800084e:	e15e      	b.n	8000b0e <HAL_UART_RxCpltCallback+0x41e>
	}
	case 0x1D: {
		printf("Toggle AutoSweep\n");
 8000850:	4873      	ldr	r0, [pc, #460]	; (8000a20 <HAL_UART_RxCpltCallback+0x330>)
 8000852:	f013 fed9 	bl	8014608 <puts>
		if (!auto_sweep) {
 8000856:	4b73      	ldr	r3, [pc, #460]	; (8000a24 <HAL_UART_RxCpltCallback+0x334>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d10e      	bne.n	800087c <HAL_UART_RxCpltCallback+0x18c>
			auto_sweep = 1;
 800085e:	4b71      	ldr	r3, [pc, #452]	; (8000a24 <HAL_UART_RxCpltCallback+0x334>)
 8000860:	2201      	movs	r2, #1
 8000862:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Start(&htim2);
 8000864:	4870      	ldr	r0, [pc, #448]	; (8000a28 <HAL_UART_RxCpltCallback+0x338>)
 8000866:	f00c f8cf 	bl	800ca08 <HAL_TIM_Base_Start>

			HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, DAC_OUT, 32, DAC_ALIGN_12B_R);
 800086a:	2300      	movs	r3, #0
 800086c:	9300      	str	r3, [sp, #0]
 800086e:	2320      	movs	r3, #32
 8000870:	4a68      	ldr	r2, [pc, #416]	; (8000a14 <HAL_UART_RxCpltCallback+0x324>)
 8000872:	2100      	movs	r1, #0
 8000874:	4868      	ldr	r0, [pc, #416]	; (8000a18 <HAL_UART_RxCpltCallback+0x328>)
 8000876:	f004 f9d1 	bl	8004c1c <HAL_DAC_Start_DMA>
			auto_sweep = 0;
			HAL_TIM_Base_Stop(&htim2);

			HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
		}
		break;
 800087a:	e14d      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
			auto_sweep = 0;
 800087c:	4b69      	ldr	r3, [pc, #420]	; (8000a24 <HAL_UART_RxCpltCallback+0x334>)
 800087e:	2200      	movs	r2, #0
 8000880:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop(&htim2);
 8000882:	4869      	ldr	r0, [pc, #420]	; (8000a28 <HAL_UART_RxCpltCallback+0x338>)
 8000884:	f00c f930 	bl	800cae8 <HAL_TIM_Base_Stop>
			HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8000888:	2100      	movs	r1, #0
 800088a:	4863      	ldr	r0, [pc, #396]	; (8000a18 <HAL_UART_RxCpltCallback+0x328>)
 800088c:	f004 fa86 	bl	8004d9c <HAL_DAC_Stop_DMA>
		break;
 8000890:	e142      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x24: {
		printf("Factor Up\n");
 8000892:	4866      	ldr	r0, [pc, #408]	; (8000a2c <HAL_UART_RxCpltCallback+0x33c>)
 8000894:	f013 feb8 	bl	8014608 <puts>
		if (cadence <= 50000){
 8000898:	4b65      	ldr	r3, [pc, #404]	; (8000a30 <HAL_UART_RxCpltCallback+0x340>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	f24c 3250 	movw	r2, #50000	; 0xc350
 80008a0:	4293      	cmp	r3, r2
 80008a2:	f200 8136 	bhi.w	8000b12 <HAL_UART_RxCpltCallback+0x422>
			cadence *= 2;
 80008a6:	4b62      	ldr	r3, [pc, #392]	; (8000a30 <HAL_UART_RxCpltCallback+0x340>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	005b      	lsls	r3, r3, #1
 80008ac:	4a60      	ldr	r2, [pc, #384]	; (8000a30 <HAL_UART_RxCpltCallback+0x340>)
 80008ae:	6013      	str	r3, [r2, #0]
			TIM2->ARR = cadence;
 80008b0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80008b4:	4b5e      	ldr	r3, [pc, #376]	; (8000a30 <HAL_UART_RxCpltCallback+0x340>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	62d3      	str	r3, [r2, #44]	; 0x2c
		}
		break;
 80008ba:	e12a      	b.n	8000b12 <HAL_UART_RxCpltCallback+0x422>
	}
	case 0x25: {
		printf("Factor Down\n");
 80008bc:	485d      	ldr	r0, [pc, #372]	; (8000a34 <HAL_UART_RxCpltCallback+0x344>)
 80008be:	f013 fea3 	bl	8014608 <puts>
		if (cadence >= 6250){
 80008c2:	4b5b      	ldr	r3, [pc, #364]	; (8000a30 <HAL_UART_RxCpltCallback+0x340>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	f641 0269 	movw	r2, #6249	; 0x1869
 80008ca:	4293      	cmp	r3, r2
 80008cc:	f240 8123 	bls.w	8000b16 <HAL_UART_RxCpltCallback+0x426>
			cadence /= 2;
 80008d0:	4b57      	ldr	r3, [pc, #348]	; (8000a30 <HAL_UART_RxCpltCallback+0x340>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	4a56      	ldr	r2, [pc, #344]	; (8000a30 <HAL_UART_RxCpltCallback+0x340>)
 80008d8:	6013      	str	r3, [r2, #0]
			TIM2->ARR = cadence;
 80008da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80008de:	4b54      	ldr	r3, [pc, #336]	; (8000a30 <HAL_UART_RxCpltCallback+0x340>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	62d3      	str	r3, [r2, #44]	; 0x2c
		}
		break;
 80008e4:	e117      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x426>
	}
	case 0x00: {
		printf("SYS ON PB5\n");
 80008e6:	4854      	ldr	r0, [pc, #336]	; (8000a38 <HAL_UART_RxCpltCallback+0x348>)
 80008e8:	f013 fe8e 	bl	8014608 <puts>
		HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_SET);
 80008ec:	4b45      	ldr	r3, [pc, #276]	; (8000a04 <HAL_UART_RxCpltCallback+0x314>)
 80008ee:	2120      	movs	r1, #32
 80008f0:	2201      	movs	r2, #1
 80008f2:	4618      	mov	r0, r3
 80008f4:	f007 fd22 	bl	800833c <HAL_GPIO_WritePin>
		break;
 80008f8:	e10e      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x13: {
		printf("SYS OFF PB5\n");
 80008fa:	4850      	ldr	r0, [pc, #320]	; (8000a3c <HAL_UART_RxCpltCallback+0x34c>)
 80008fc:	f013 fe84 	bl	8014608 <puts>
		HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_RESET);
 8000900:	4b40      	ldr	r3, [pc, #256]	; (8000a04 <HAL_UART_RxCpltCallback+0x314>)
 8000902:	2120      	movs	r1, #32
 8000904:	2200      	movs	r2, #0
 8000906:	4618      	mov	r0, r3
 8000908:	f007 fd18 	bl	800833c <HAL_GPIO_WritePin>
		break;
 800090c:	e104      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x01: {

		printf("800v ON PB6\n");
 800090e:	484c      	ldr	r0, [pc, #304]	; (8000a40 <HAL_UART_RxCpltCallback+0x350>)
 8000910:	f013 fe7a 	bl	8014608 <puts>
		HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_SET);
 8000914:	4b3b      	ldr	r3, [pc, #236]	; (8000a04 <HAL_UART_RxCpltCallback+0x314>)
 8000916:	2140      	movs	r1, #64	; 0x40
 8000918:	2201      	movs	r2, #1
 800091a:	4618      	mov	r0, r3
 800091c:	f007 fd0e 	bl	800833c <HAL_GPIO_WritePin>
		break;
 8000920:	e0fa      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x14: {
		printf("800v OFF PB6\n");
 8000922:	4848      	ldr	r0, [pc, #288]	; (8000a44 <HAL_UART_RxCpltCallback+0x354>)
 8000924:	f013 fe70 	bl	8014608 <puts>
		HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_RESET);
 8000928:	4b36      	ldr	r3, [pc, #216]	; (8000a04 <HAL_UART_RxCpltCallback+0x314>)
 800092a:	2140      	movs	r1, #64	; 0x40
 800092c:	2200      	movs	r2, #0
 800092e:	4618      	mov	r0, r3
 8000930:	f007 fd04 	bl	800833c <HAL_GPIO_WritePin>
		break;
 8000934:	e0f0      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x02: {
		printf("5v ON PC2\n");
 8000936:	4844      	ldr	r0, [pc, #272]	; (8000a48 <HAL_UART_RxCpltCallback+0x358>)
 8000938:	f013 fe66 	bl	8014608 <puts>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_SET);
 800093c:	4b43      	ldr	r3, [pc, #268]	; (8000a4c <HAL_UART_RxCpltCallback+0x35c>)
 800093e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000942:	2201      	movs	r2, #1
 8000944:	4618      	mov	r0, r3
 8000946:	f007 fcf9 	bl	800833c <HAL_GPIO_WritePin>
		break;
 800094a:	e0e5      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x15: {
		printf("5v OFF PC2\n");
 800094c:	4840      	ldr	r0, [pc, #256]	; (8000a50 <HAL_UART_RxCpltCallback+0x360>)
 800094e:	f013 fe5b 	bl	8014608 <puts>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_RESET);
 8000952:	4b3e      	ldr	r3, [pc, #248]	; (8000a4c <HAL_UART_RxCpltCallback+0x35c>)
 8000954:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000958:	2200      	movs	r2, #0
 800095a:	4618      	mov	r0, r3
 800095c:	f007 fcee 	bl	800833c <HAL_GPIO_WritePin>
		break;
 8000960:	e0da      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x03: {
		printf("n200v ON PC13\n");
 8000962:	483c      	ldr	r0, [pc, #240]	; (8000a54 <HAL_UART_RxCpltCallback+0x364>)
 8000964:	f013 fe50 	bl	8014608 <puts>
		HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_SET);
 8000968:	4b38      	ldr	r3, [pc, #224]	; (8000a4c <HAL_UART_RxCpltCallback+0x35c>)
 800096a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800096e:	2201      	movs	r2, #1
 8000970:	4618      	mov	r0, r3
 8000972:	f007 fce3 	bl	800833c <HAL_GPIO_WritePin>
		break;
 8000976:	e0cf      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x16: {
		printf("n200v OFF PC13\n");
 8000978:	4837      	ldr	r0, [pc, #220]	; (8000a58 <HAL_UART_RxCpltCallback+0x368>)
 800097a:	f013 fe45 	bl	8014608 <puts>
		HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_RESET);
 800097e:	4b33      	ldr	r3, [pc, #204]	; (8000a4c <HAL_UART_RxCpltCallback+0x35c>)
 8000980:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000984:	2200      	movs	r2, #0
 8000986:	4618      	mov	r0, r3
 8000988:	f007 fcd8 	bl	800833c <HAL_GPIO_WritePin>
		break;
 800098c:	e0c4      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x04: {
		printf("3v3 ON PC7\n");
 800098e:	4833      	ldr	r0, [pc, #204]	; (8000a5c <HAL_UART_RxCpltCallback+0x36c>)
 8000990:	f013 fe3a 	bl	8014608 <puts>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_SET);
 8000994:	4b2d      	ldr	r3, [pc, #180]	; (8000a4c <HAL_UART_RxCpltCallback+0x35c>)
 8000996:	2180      	movs	r1, #128	; 0x80
 8000998:	2201      	movs	r2, #1
 800099a:	4618      	mov	r0, r3
 800099c:	f007 fcce 	bl	800833c <HAL_GPIO_WritePin>
		break;
 80009a0:	e0ba      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x17: {
		printf("3v3 OFF PC7\n");
 80009a2:	482f      	ldr	r0, [pc, #188]	; (8000a60 <HAL_UART_RxCpltCallback+0x370>)
 80009a4:	f013 fe30 	bl	8014608 <puts>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_RESET);
 80009a8:	4b28      	ldr	r3, [pc, #160]	; (8000a4c <HAL_UART_RxCpltCallback+0x35c>)
 80009aa:	2180      	movs	r1, #128	; 0x80
 80009ac:	2200      	movs	r2, #0
 80009ae:	4618      	mov	r0, r3
 80009b0:	f007 fcc4 	bl	800833c <HAL_GPIO_WritePin>
		break;
 80009b4:	e0b0      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x05: {
		printf("n5v ON PC8\n");
 80009b6:	482b      	ldr	r0, [pc, #172]	; (8000a64 <HAL_UART_RxCpltCallback+0x374>)
 80009b8:	f013 fe26 	bl	8014608 <puts>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_SET);
 80009bc:	4b23      	ldr	r3, [pc, #140]	; (8000a4c <HAL_UART_RxCpltCallback+0x35c>)
 80009be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009c2:	2201      	movs	r2, #1
 80009c4:	4618      	mov	r0, r3
 80009c6:	f007 fcb9 	bl	800833c <HAL_GPIO_WritePin>
		break;
 80009ca:	e0a5      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x18: {
		printf("n5v OFF PC8\n");
 80009cc:	4826      	ldr	r0, [pc, #152]	; (8000a68 <HAL_UART_RxCpltCallback+0x378>)
 80009ce:	f013 fe1b 	bl	8014608 <puts>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_RESET);
 80009d2:	4b1e      	ldr	r3, [pc, #120]	; (8000a4c <HAL_UART_RxCpltCallback+0x35c>)
 80009d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009d8:	2200      	movs	r2, #0
 80009da:	4618      	mov	r0, r3
 80009dc:	f007 fcae 	bl	800833c <HAL_GPIO_WritePin>
		break;
 80009e0:	e09a      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x06: {
		printf("15v ON PC9\n");
 80009e2:	4822      	ldr	r0, [pc, #136]	; (8000a6c <HAL_UART_RxCpltCallback+0x37c>)
 80009e4:	f013 fe10 	bl	8014608 <puts>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_SET);
 80009e8:	4b18      	ldr	r3, [pc, #96]	; (8000a4c <HAL_UART_RxCpltCallback+0x35c>)
 80009ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009ee:	2201      	movs	r2, #1
 80009f0:	4618      	mov	r0, r3
 80009f2:	f007 fca3 	bl	800833c <HAL_GPIO_WritePin>
		break;
 80009f6:	e08f      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
 80009f8:	2400068c 	.word	0x2400068c
 80009fc:	240005cc 	.word	0x240005cc
 8000a00:	080153b4 	.word	0x080153b4
 8000a04:	58020400 	.word	0x58020400
 8000a08:	080153bc 	.word	0x080153bc
 8000a0c:	080153c8 	.word	0x080153c8
 8000a10:	24000004 	.word	0x24000004
 8000a14:	24000008 	.word	0x24000008
 8000a18:	240002d4 	.word	0x240002d4
 8000a1c:	080153d0 	.word	0x080153d0
 8000a20:	080153dc 	.word	0x080153dc
 8000a24:	24000684 	.word	0x24000684
 8000a28:	24000534 	.word	0x24000534
 8000a2c:	080153f0 	.word	0x080153f0
 8000a30:	24000000 	.word	0x24000000
 8000a34:	080153fc 	.word	0x080153fc
 8000a38:	08015408 	.word	0x08015408
 8000a3c:	08015414 	.word	0x08015414
 8000a40:	08015420 	.word	0x08015420
 8000a44:	0801542c 	.word	0x0801542c
 8000a48:	0801543c 	.word	0x0801543c
 8000a4c:	58020800 	.word	0x58020800
 8000a50:	08015448 	.word	0x08015448
 8000a54:	08015454 	.word	0x08015454
 8000a58:	08015464 	.word	0x08015464
 8000a5c:	08015474 	.word	0x08015474
 8000a60:	08015480 	.word	0x08015480
 8000a64:	0801548c 	.word	0x0801548c
 8000a68:	08015498 	.word	0x08015498
 8000a6c:	080154a4 	.word	0x080154a4
	}
	case 0x19: {
		printf("15v OFF PC9\n");
 8000a70:	482b      	ldr	r0, [pc, #172]	; (8000b20 <HAL_UART_RxCpltCallback+0x430>)
 8000a72:	f013 fdc9 	bl	8014608 <puts>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_RESET);
 8000a76:	4b2b      	ldr	r3, [pc, #172]	; (8000b24 <HAL_UART_RxCpltCallback+0x434>)
 8000a78:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f007 fc5c 	bl	800833c <HAL_GPIO_WritePin>
		break;
 8000a84:	e048      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x07: {
		printf("n3v3 ON PC6\n");
 8000a86:	4828      	ldr	r0, [pc, #160]	; (8000b28 <HAL_UART_RxCpltCallback+0x438>)
 8000a88:	f013 fdbe 	bl	8014608 <puts>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_SET);
 8000a8c:	4b25      	ldr	r3, [pc, #148]	; (8000b24 <HAL_UART_RxCpltCallback+0x434>)
 8000a8e:	2140      	movs	r1, #64	; 0x40
 8000a90:	2201      	movs	r2, #1
 8000a92:	4618      	mov	r0, r3
 8000a94:	f007 fc52 	bl	800833c <HAL_GPIO_WritePin>
		break;
 8000a98:	e03e      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x1A: {
		printf("n3v3 OFF PC6\n");
 8000a9a:	4824      	ldr	r0, [pc, #144]	; (8000b2c <HAL_UART_RxCpltCallback+0x43c>)
 8000a9c:	f013 fdb4 	bl	8014608 <puts>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_RESET);
 8000aa0:	4b20      	ldr	r3, [pc, #128]	; (8000b24 <HAL_UART_RxCpltCallback+0x434>)
 8000aa2:	2140      	movs	r1, #64	; 0x40
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f007 fc48 	bl	800833c <HAL_GPIO_WritePin>
		break;
 8000aac:	e034      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x0C: {
		printf("Enter STOP mode\n");
 8000aae:	4820      	ldr	r0, [pc, #128]	; (8000b30 <HAL_UART_RxCpltCallback+0x440>)
 8000ab0:	f013 fdaa 	bl	8014608 <puts>
//		HAL_SuspendTick();
//		HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
//		NVIC_SystemReset();
		break;
 8000ab4:	e030      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x0D: {
		printf("PMT ON\n");
 8000ab6:	481f      	ldr	r0, [pc, #124]	; (8000b34 <HAL_UART_RxCpltCallback+0x444>)
 8000ab8:	f013 fda6 	bl	8014608 <puts>
		PMT_ON = 1;
 8000abc:	4b1e      	ldr	r3, [pc, #120]	; (8000b38 <HAL_UART_RxCpltCallback+0x448>)
 8000abe:	2201      	movs	r2, #1
 8000ac0:	701a      	strb	r2, [r3, #0]
		break;
 8000ac2:	e029      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x10: {
		printf("PMT OFF\n");
 8000ac4:	481d      	ldr	r0, [pc, #116]	; (8000b3c <HAL_UART_RxCpltCallback+0x44c>)
 8000ac6:	f013 fd9f 	bl	8014608 <puts>
		PMT_ON = 0;
 8000aca:	4b1b      	ldr	r3, [pc, #108]	; (8000b38 <HAL_UART_RxCpltCallback+0x448>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	701a      	strb	r2, [r3, #0]
		break;
 8000ad0:	e022      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x0E: {
		printf("ERPA ON\n");
 8000ad2:	481b      	ldr	r0, [pc, #108]	; (8000b40 <HAL_UART_RxCpltCallback+0x450>)
 8000ad4:	f013 fd98 	bl	8014608 <puts>
		ERPA_ON = 1;
 8000ad8:	4b1a      	ldr	r3, [pc, #104]	; (8000b44 <HAL_UART_RxCpltCallback+0x454>)
 8000ada:	2201      	movs	r2, #1
 8000adc:	701a      	strb	r2, [r3, #0]
		break;
 8000ade:	e01b      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x11: {
		printf("ERPA OFF\n");
 8000ae0:	4819      	ldr	r0, [pc, #100]	; (8000b48 <HAL_UART_RxCpltCallback+0x458>)
 8000ae2:	f013 fd91 	bl	8014608 <puts>
		ERPA_ON = 0;
 8000ae6:	4b17      	ldr	r3, [pc, #92]	; (8000b44 <HAL_UART_RxCpltCallback+0x454>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	701a      	strb	r2, [r3, #0]
		break;
 8000aec:	e014      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x0F: {
		printf("HK ON \n");
 8000aee:	4817      	ldr	r0, [pc, #92]	; (8000b4c <HAL_UART_RxCpltCallback+0x45c>)
 8000af0:	f013 fd8a 	bl	8014608 <puts>
		HK_ON = 1;
 8000af4:	4b16      	ldr	r3, [pc, #88]	; (8000b50 <HAL_UART_RxCpltCallback+0x460>)
 8000af6:	2201      	movs	r2, #1
 8000af8:	701a      	strb	r2, [r3, #0]
		break;
 8000afa:	e00d      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
	}
	case 0x12: {
		printf("HK OFF\n");
 8000afc:	4815      	ldr	r0, [pc, #84]	; (8000b54 <HAL_UART_RxCpltCallback+0x464>)
 8000afe:	f013 fd83 	bl	8014608 <puts>
		HK_ON = 0;
 8000b02:	4b13      	ldr	r3, [pc, #76]	; (8000b50 <HAL_UART_RxCpltCallback+0x460>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	701a      	strb	r2, [r3, #0]
		break;
 8000b08:	e006      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
		break;
 8000b0a:	bf00      	nop
 8000b0c:	e004      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
		break;
 8000b0e:	bf00      	nop
 8000b10:	e002      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
		break;
 8000b12:	bf00      	nop
 8000b14:	e000      	b.n	8000b18 <HAL_UART_RxCpltCallback+0x428>
		break;
 8000b16:	bf00      	nop
	}
	}
}
 8000b18:	bf00      	nop
 8000b1a:	3710      	adds	r7, #16
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	080154b0 	.word	0x080154b0
 8000b24:	58020800 	.word	0x58020800
 8000b28:	080154bc 	.word	0x080154bc
 8000b2c:	080154c8 	.word	0x080154c8
 8000b30:	080154d8 	.word	0x080154d8
 8000b34:	080154e8 	.word	0x080154e8
 8000b38:	2400067e 	.word	0x2400067e
 8000b3c:	080154f0 	.word	0x080154f0
 8000b40:	080154f8 	.word	0x080154f8
 8000b44:	2400067f 	.word	0x2400067f
 8000b48:	08015500 	.word	0x08015500
 8000b4c:	0801550c 	.word	0x0801550c
 8000b50:	24000680 	.word	0x24000680
 8000b54:	08015514 	.word	0x08015514

08000b58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b5c:	f002 fa72 	bl	8003044 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b60:	f000 f89a 	bl	8000c98 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000b64:	f000 f918 	bl	8000d98 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b68:	f000 fe6a 	bl	8001840 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b6c:	f000 fe38 	bl	80017e0 <MX_DMA_Init>
  MX_TIM3_Init();
 8000b70:	f000 fd9c 	bl	80016ac <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000b74:	f000 fde8 	bl	8001748 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000b78:	f000 fb28 	bl	80011cc <MX_I2C1_Init>
  MX_SPI2_Init();
 8000b7c:	f000 fc1a 	bl	80013b4 <MX_SPI2_Init>
  MX_TIM2_Init();
 8000b80:	f000 fd1e 	bl	80015c0 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000b84:	f000 fc6e 	bl	8001464 <MX_TIM1_Init>
  MX_ADC3_Init();
 8000b88:	f000 fa5c 	bl	8001044 <MX_ADC3_Init>
  MX_ADC1_Init();
 8000b8c:	f000 f934 	bl	8000df8 <MX_ADC1_Init>
  MX_DAC1_Init();
 8000b90:	f000 faea 	bl	8001168 <MX_DAC1_Init>
  MX_SPI1_Init();
 8000b94:	f000 fbb6 	bl	8001304 <MX_SPI1_Init>
  MX_RTC_Init();
 8000b98:	f000 fb58 	bl	800124c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  if (!handshake())
 8000b9c:	f000 feca 	bl	8001934 <handshake>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d101      	bne.n	8000baa <main+0x52>
  {
	  Error_Handler();
 8000ba6:	f001 fb71 	bl	800228c <Error_Handler>
  }


  HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 8000baa:	2100      	movs	r1, #0
 8000bac:	4825      	ldr	r0, [pc, #148]	; (8000c44 <main+0xec>)
 8000bae:	f00c f83b 	bl	800cc28 <HAL_TIM_OC_Start_IT>
  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	4824      	ldr	r0, [pc, #144]	; (8000c48 <main+0xf0>)
 8000bb6:	f00c f837 	bl	800cc28 <HAL_TIM_OC_Start_IT>
  HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_1);
 8000bba:	2100      	movs	r1, #0
 8000bbc:	4823      	ldr	r0, [pc, #140]	; (8000c4c <main+0xf4>)
 8000bbe:	f00c f833 	bl	800cc28 <HAL_TIM_OC_Start_IT>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000bc2:	f010 f809 	bl	8010bd8 <osKernelInitialize>
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
	/* add queues, ... */
  mid_MsgQueue = osMessageQueueNew(MSGQUEUE_OBJECTS, sizeof(packet_t), NULL);
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	2108      	movs	r1, #8
 8000bca:	2010      	movs	r0, #16
 8000bcc:	f010 fa04 	bl	8010fd8 <osMessageQueueNew>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	4a1f      	ldr	r2, [pc, #124]	; (8000c50 <main+0xf8>)
 8000bd4:	6013      	str	r3, [r2, #0]
  }
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of PMT_task */
  PMT_taskHandle = osThreadNew(PMT_init, NULL, &PMT_task_attributes);
 8000bd6:	4a1f      	ldr	r2, [pc, #124]	; (8000c54 <main+0xfc>)
 8000bd8:	2100      	movs	r1, #0
 8000bda:	481f      	ldr	r0, [pc, #124]	; (8000c58 <main+0x100>)
 8000bdc:	f010 f846 	bl	8010c6c <osThreadNew>
 8000be0:	4603      	mov	r3, r0
 8000be2:	4a1e      	ldr	r2, [pc, #120]	; (8000c5c <main+0x104>)
 8000be4:	6013      	str	r3, [r2, #0]

  /* creation of ERPA_task */
  ERPA_taskHandle = osThreadNew(ERPA_init, NULL, &ERPA_task_attributes);
 8000be6:	4a1e      	ldr	r2, [pc, #120]	; (8000c60 <main+0x108>)
 8000be8:	2100      	movs	r1, #0
 8000bea:	481e      	ldr	r0, [pc, #120]	; (8000c64 <main+0x10c>)
 8000bec:	f010 f83e 	bl	8010c6c <osThreadNew>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	4a1d      	ldr	r2, [pc, #116]	; (8000c68 <main+0x110>)
 8000bf4:	6013      	str	r3, [r2, #0]

  /* creation of HK_task */
  HK_taskHandle = osThreadNew(HK_init, NULL, &HK_task_attributes);
 8000bf6:	4a1d      	ldr	r2, [pc, #116]	; (8000c6c <main+0x114>)
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	481d      	ldr	r0, [pc, #116]	; (8000c70 <main+0x118>)
 8000bfc:	f010 f836 	bl	8010c6c <osThreadNew>
 8000c00:	4603      	mov	r3, r0
 8000c02:	4a1c      	ldr	r2, [pc, #112]	; (8000c74 <main+0x11c>)
 8000c04:	6013      	str	r3, [r2, #0]

  /* creation of UART_RX_task */
  UART_RX_taskHandle = osThreadNew(UART_RX_init, NULL, &UART_RX_task_attributes);
 8000c06:	4a1c      	ldr	r2, [pc, #112]	; (8000c78 <main+0x120>)
 8000c08:	2100      	movs	r1, #0
 8000c0a:	481c      	ldr	r0, [pc, #112]	; (8000c7c <main+0x124>)
 8000c0c:	f010 f82e 	bl	8010c6c <osThreadNew>
 8000c10:	4603      	mov	r3, r0
 8000c12:	4a1b      	ldr	r2, [pc, #108]	; (8000c80 <main+0x128>)
 8000c14:	6013      	str	r3, [r2, #0]

  /* creation of UART_TX_task */
  UART_TX_taskHandle = osThreadNew(UART_TX_init, NULL, &UART_TX_task_attributes);
 8000c16:	4a1b      	ldr	r2, [pc, #108]	; (8000c84 <main+0x12c>)
 8000c18:	2100      	movs	r1, #0
 8000c1a:	481b      	ldr	r0, [pc, #108]	; (8000c88 <main+0x130>)
 8000c1c:	f010 f826 	bl	8010c6c <osThreadNew>
 8000c20:	4603      	mov	r3, r0
 8000c22:	4a1a      	ldr	r2, [pc, #104]	; (8000c8c <main+0x134>)
 8000c24:	6013      	str	r3, [r2, #0]
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  event_flags = osEventFlagsNew(NULL);
 8000c26:	2000      	movs	r0, #0
 8000c28:	f010 f8ed 	bl	8010e06 <osEventFlagsNew>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	4a18      	ldr	r2, [pc, #96]	; (8000c90 <main+0x138>)
 8000c30:	6013      	str	r3, [r2, #0]
  system_setup();
 8000c32:	f000 feb1 	bl	8001998 <system_setup>
  printf("Starting kernal...\n");
 8000c36:	4817      	ldr	r0, [pc, #92]	; (8000c94 <main+0x13c>)
 8000c38:	f013 fce6 	bl	8014608 <puts>

  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000c3c:	f00f fff0 	bl	8010c20 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000c40:	e7fe      	b.n	8000c40 <main+0xe8>
 8000c42:	bf00      	nop
 8000c44:	240004e8 	.word	0x240004e8
 8000c48:	24000534 	.word	0x24000534
 8000c4c:	24000580 	.word	0x24000580
 8000c50:	24000674 	.word	0x24000674
 8000c54:	08015580 	.word	0x08015580
 8000c58:	0800211d 	.word	0x0800211d
 8000c5c:	24000660 	.word	0x24000660
 8000c60:	080155a4 	.word	0x080155a4
 8000c64:	08002161 	.word	0x08002161
 8000c68:	24000664 	.word	0x24000664
 8000c6c:	080155c8 	.word	0x080155c8
 8000c70:	080021a5 	.word	0x080021a5
 8000c74:	24000668 	.word	0x24000668
 8000c78:	080155ec 	.word	0x080155ec
 8000c7c:	080021e9 	.word	0x080021e9
 8000c80:	2400066c 	.word	0x2400066c
 8000c84:	08015610 	.word	0x08015610
 8000c88:	0800220d 	.word	0x0800220d
 8000c8c:	24000670 	.word	0x24000670
 8000c90:	24000688 	.word	0x24000688
 8000c94:	0801551c 	.word	0x0801551c

08000c98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b09c      	sub	sp, #112	; 0x70
 8000c9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ca2:	224c      	movs	r2, #76	; 0x4c
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f013 fb40 	bl	801432c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cac:	1d3b      	adds	r3, r7, #4
 8000cae:	2220      	movs	r2, #32
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f013 fb3a 	bl	801432c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000cb8:	2002      	movs	r0, #2
 8000cba:	f007 fc8d 	bl	80085d8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	603b      	str	r3, [r7, #0]
 8000cc2:	4b33      	ldr	r3, [pc, #204]	; (8000d90 <SystemClock_Config+0xf8>)
 8000cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cc6:	4a32      	ldr	r2, [pc, #200]	; (8000d90 <SystemClock_Config+0xf8>)
 8000cc8:	f023 0301 	bic.w	r3, r3, #1
 8000ccc:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000cce:	4b30      	ldr	r3, [pc, #192]	; (8000d90 <SystemClock_Config+0xf8>)
 8000cd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cd2:	f003 0301 	and.w	r3, r3, #1
 8000cd6:	603b      	str	r3, [r7, #0]
 8000cd8:	4b2e      	ldr	r3, [pc, #184]	; (8000d94 <SystemClock_Config+0xfc>)
 8000cda:	699b      	ldr	r3, [r3, #24]
 8000cdc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000ce0:	4a2c      	ldr	r2, [pc, #176]	; (8000d94 <SystemClock_Config+0xfc>)
 8000ce2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ce6:	6193      	str	r3, [r2, #24]
 8000ce8:	4b2a      	ldr	r3, [pc, #168]	; (8000d94 <SystemClock_Config+0xfc>)
 8000cea:	699b      	ldr	r3, [r3, #24]
 8000cec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000cf0:	603b      	str	r3, [r7, #0]
 8000cf2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000cf4:	bf00      	nop
 8000cf6:	4b27      	ldr	r3, [pc, #156]	; (8000d94 <SystemClock_Config+0xfc>)
 8000cf8:	699b      	ldr	r3, [r3, #24]
 8000cfa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000cfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000d02:	d1f8      	bne.n	8000cf6 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000d04:	230a      	movs	r3, #10
 8000d06:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d0c:	2340      	movs	r3, #64	; 0x40
 8000d0e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000d10:	2301      	movs	r3, #1
 8000d12:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d14:	2302      	movs	r3, #2
 8000d16:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000d1c:	2304      	movs	r3, #4
 8000d1e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000d20:	230c      	movs	r3, #12
 8000d22:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 4;
 8000d24:	2304      	movs	r3, #4
 8000d26:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000d30:	230c      	movs	r3, #12
 8000d32:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000d34:	2300      	movs	r3, #0
 8000d36:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d40:	4618      	mov	r0, r3
 8000d42:	f007 fc83 	bl	800864c <HAL_RCC_OscConfig>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000d4c:	f001 fa9e 	bl	800228c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d50:	233f      	movs	r3, #63	; 0x3f
 8000d52:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d54:	2303      	movs	r3, #3
 8000d56:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000d60:	2300      	movs	r3, #0
 8000d62:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000d64:	2340      	movs	r3, #64	; 0x40
 8000d66:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000d68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d6c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d72:	1d3b      	adds	r3, r7, #4
 8000d74:	2101      	movs	r1, #1
 8000d76:	4618      	mov	r0, r3
 8000d78:	f008 f8c2 	bl	8008f00 <HAL_RCC_ClockConfig>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d001      	beq.n	8000d86 <SystemClock_Config+0xee>
  {
    Error_Handler();
 8000d82:	f001 fa83 	bl	800228c <Error_Handler>
  }
}
 8000d86:	bf00      	nop
 8000d88:	3770      	adds	r7, #112	; 0x70
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	58000400 	.word	0x58000400
 8000d94:	58024800 	.word	0x58024800

08000d98 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b0b0      	sub	sp, #192	; 0xc0
 8000d9c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d9e:	463b      	mov	r3, r7
 8000da0:	22c0      	movs	r2, #192	; 0xc0
 8000da2:	2100      	movs	r1, #0
 8000da4:	4618      	mov	r0, r3
 8000da6:	f013 fac1 	bl	801432c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000daa:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000dae:	f04f 0300 	mov.w	r3, #0
 8000db2:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 8000db6:	2304      	movs	r3, #4
 8000db8:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 9;
 8000dba:	2309      	movs	r3, #9
 8000dbc:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 4;
 8000dbe:	2304      	movs	r3, #4
 8000dc0:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000dc2:	2302      	movs	r3, #2
 8000dc4:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000dca:	23c0      	movs	r3, #192	; 0xc0
 8000dcc:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000dce:	2320      	movs	r3, #32
 8000dd0:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 3072;
 8000dd2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000dd6:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000dde:	463b      	mov	r3, r7
 8000de0:	4618      	mov	r0, r3
 8000de2:	f008 fc5b 	bl	800969c <HAL_RCCEx_PeriphCLKConfig>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 8000dec:	f001 fa4e 	bl	800228c <Error_Handler>
  }
}
 8000df0:	bf00      	nop
 8000df2:	37c0      	adds	r7, #192	; 0xc0
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}

08000df8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b08a      	sub	sp, #40	; 0x28
 8000dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000dfe:	f107 031c 	add.w	r3, r7, #28
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
 8000e06:	605a      	str	r2, [r3, #4]
 8000e08:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e0a:	463b      	mov	r3, r7
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	601a      	str	r2, [r3, #0]
 8000e10:	605a      	str	r2, [r3, #4]
 8000e12:	609a      	str	r2, [r3, #8]
 8000e14:	60da      	str	r2, [r3, #12]
 8000e16:	611a      	str	r2, [r3, #16]
 8000e18:	615a      	str	r2, [r3, #20]
 8000e1a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000e1c:	4b7c      	ldr	r3, [pc, #496]	; (8001010 <MX_ADC1_Init+0x218>)
 8000e1e:	4a7d      	ldr	r2, [pc, #500]	; (8001014 <MX_ADC1_Init+0x21c>)
 8000e20:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000e22:	4b7b      	ldr	r3, [pc, #492]	; (8001010 <MX_ADC1_Init+0x218>)
 8000e24:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000e28:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e2a:	4b79      	ldr	r3, [pc, #484]	; (8001010 <MX_ADC1_Init+0x218>)
 8000e2c:	2208      	movs	r2, #8
 8000e2e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000e30:	4b77      	ldr	r3, [pc, #476]	; (8001010 <MX_ADC1_Init+0x218>)
 8000e32:	2201      	movs	r2, #1
 8000e34:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e36:	4b76      	ldr	r3, [pc, #472]	; (8001010 <MX_ADC1_Init+0x218>)
 8000e38:	2204      	movs	r2, #4
 8000e3a:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000e3c:	4b74      	ldr	r3, [pc, #464]	; (8001010 <MX_ADC1_Init+0x218>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000e42:	4b73      	ldr	r3, [pc, #460]	; (8001010 <MX_ADC1_Init+0x218>)
 8000e44:	2201      	movs	r2, #1
 8000e46:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 11;
 8000e48:	4b71      	ldr	r3, [pc, #452]	; (8001010 <MX_ADC1_Init+0x218>)
 8000e4a:	220b      	movs	r2, #11
 8000e4c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e4e:	4b70      	ldr	r3, [pc, #448]	; (8001010 <MX_ADC1_Init+0x218>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e54:	4b6e      	ldr	r3, [pc, #440]	; (8001010 <MX_ADC1_Init+0x218>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e5a:	4b6d      	ldr	r3, [pc, #436]	; (8001010 <MX_ADC1_Init+0x218>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000e60:	4b6b      	ldr	r3, [pc, #428]	; (8001010 <MX_ADC1_Init+0x218>)
 8000e62:	2203      	movs	r2, #3
 8000e64:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000e66:	4b6a      	ldr	r3, [pc, #424]	; (8001010 <MX_ADC1_Init+0x218>)
 8000e68:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000e6c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000e6e:	4b68      	ldr	r3, [pc, #416]	; (8001010 <MX_ADC1_Init+0x218>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000e74:	4b66      	ldr	r3, [pc, #408]	; (8001010 <MX_ADC1_Init+0x218>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e7c:	4864      	ldr	r0, [pc, #400]	; (8001010 <MX_ADC1_Init+0x218>)
 8000e7e:	f002 fb6d 	bl	800355c <HAL_ADC_Init>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d001      	beq.n	8000e8c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000e88:	f001 fa00 	bl	800228c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000e90:	f107 031c 	add.w	r3, r7, #28
 8000e94:	4619      	mov	r1, r3
 8000e96:	485e      	ldr	r0, [pc, #376]	; (8001010 <MX_ADC1_Init+0x218>)
 8000e98:	f003 fc88 	bl	80047ac <HAL_ADCEx_MultiModeConfigChannel>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8000ea2:	f001 f9f3 	bl	800228c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000ea6:	4b5c      	ldr	r3, [pc, #368]	; (8001018 <MX_ADC1_Init+0x220>)
 8000ea8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000eaa:	2306      	movs	r3, #6
 8000eac:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 8000eae:	2307      	movs	r3, #7
 8000eb0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000eb2:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000eb6:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000eb8:	2304      	movs	r3, #4
 8000eba:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ec4:	463b      	mov	r3, r7
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	4851      	ldr	r0, [pc, #324]	; (8001010 <MX_ADC1_Init+0x218>)
 8000eca:	f002 fdcb 	bl	8003a64 <HAL_ADC_ConfigChannel>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8000ed4:	f001 f9da 	bl	800228c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000ed8:	4b50      	ldr	r3, [pc, #320]	; (800101c <MX_ADC1_Init+0x224>)
 8000eda:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000edc:	230c      	movs	r3, #12
 8000ede:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ee0:	463b      	mov	r3, r7
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	484a      	ldr	r0, [pc, #296]	; (8001010 <MX_ADC1_Init+0x218>)
 8000ee6:	f002 fdbd 	bl	8003a64 <HAL_ADC_ConfigChannel>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 8000ef0:	f001 f9cc 	bl	800228c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000ef4:	4b4a      	ldr	r3, [pc, #296]	; (8001020 <MX_ADC1_Init+0x228>)
 8000ef6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000ef8:	2312      	movs	r3, #18
 8000efa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000efc:	463b      	mov	r3, r7
 8000efe:	4619      	mov	r1, r3
 8000f00:	4843      	ldr	r0, [pc, #268]	; (8001010 <MX_ADC1_Init+0x218>)
 8000f02:	f002 fdaf 	bl	8003a64 <HAL_ADC_ConfigChannel>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d001      	beq.n	8000f10 <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 8000f0c:	f001 f9be 	bl	800228c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000f10:	4b44      	ldr	r3, [pc, #272]	; (8001024 <MX_ADC1_Init+0x22c>)
 8000f12:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000f14:	2318      	movs	r3, #24
 8000f16:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f18:	463b      	mov	r3, r7
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	483c      	ldr	r0, [pc, #240]	; (8001010 <MX_ADC1_Init+0x218>)
 8000f1e:	f002 fda1 	bl	8003a64 <HAL_ADC_ConfigChannel>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d001      	beq.n	8000f2c <MX_ADC1_Init+0x134>
  {
    Error_Handler();
 8000f28:	f001 f9b0 	bl	800228c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000f2c:	4b3e      	ldr	r3, [pc, #248]	; (8001028 <MX_ADC1_Init+0x230>)
 8000f2e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000f30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f34:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f36:	463b      	mov	r3, r7
 8000f38:	4619      	mov	r1, r3
 8000f3a:	4835      	ldr	r0, [pc, #212]	; (8001010 <MX_ADC1_Init+0x218>)
 8000f3c:	f002 fd92 	bl	8003a64 <HAL_ADC_ConfigChannel>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <MX_ADC1_Init+0x152>
  {
    Error_Handler();
 8000f46:	f001 f9a1 	bl	800228c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000f4a:	4b38      	ldr	r3, [pc, #224]	; (800102c <MX_ADC1_Init+0x234>)
 8000f4c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000f4e:	f44f 7383 	mov.w	r3, #262	; 0x106
 8000f52:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f54:	463b      	mov	r3, r7
 8000f56:	4619      	mov	r1, r3
 8000f58:	482d      	ldr	r0, [pc, #180]	; (8001010 <MX_ADC1_Init+0x218>)
 8000f5a:	f002 fd83 	bl	8003a64 <HAL_ADC_ConfigChannel>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d001      	beq.n	8000f68 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 8000f64:	f001 f992 	bl	800228c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000f68:	4b31      	ldr	r3, [pc, #196]	; (8001030 <MX_ADC1_Init+0x238>)
 8000f6a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000f6c:	f44f 7386 	mov.w	r3, #268	; 0x10c
 8000f70:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f72:	463b      	mov	r3, r7
 8000f74:	4619      	mov	r1, r3
 8000f76:	4826      	ldr	r0, [pc, #152]	; (8001010 <MX_ADC1_Init+0x218>)
 8000f78:	f002 fd74 	bl	8003a64 <HAL_ADC_ConfigChannel>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_ADC1_Init+0x18e>
  {
    Error_Handler();
 8000f82:	f001 f983 	bl	800228c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000f86:	4b2b      	ldr	r3, [pc, #172]	; (8001034 <MX_ADC1_Init+0x23c>)
 8000f88:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8000f8a:	f44f 7389 	mov.w	r3, #274	; 0x112
 8000f8e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f90:	463b      	mov	r3, r7
 8000f92:	4619      	mov	r1, r3
 8000f94:	481e      	ldr	r0, [pc, #120]	; (8001010 <MX_ADC1_Init+0x218>)
 8000f96:	f002 fd65 	bl	8003a64 <HAL_ADC_ConfigChannel>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <MX_ADC1_Init+0x1ac>
  {
    Error_Handler();
 8000fa0:	f001 f974 	bl	800228c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000fa4:	4b24      	ldr	r3, [pc, #144]	; (8001038 <MX_ADC1_Init+0x240>)
 8000fa6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8000fa8:	f44f 738c 	mov.w	r3, #280	; 0x118
 8000fac:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fae:	463b      	mov	r3, r7
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	4817      	ldr	r0, [pc, #92]	; (8001010 <MX_ADC1_Init+0x218>)
 8000fb4:	f002 fd56 	bl	8003a64 <HAL_ADC_ConfigChannel>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <MX_ADC1_Init+0x1ca>
  {
    Error_Handler();
 8000fbe:	f001 f965 	bl	800228c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000fc2:	4b1e      	ldr	r3, [pc, #120]	; (800103c <MX_ADC1_Init+0x244>)
 8000fc4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8000fc6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fca:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fd0:	463b      	mov	r3, r7
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	480e      	ldr	r0, [pc, #56]	; (8001010 <MX_ADC1_Init+0x218>)
 8000fd6:	f002 fd45 	bl	8003a64 <HAL_ADC_ConfigChannel>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_ADC1_Init+0x1ec>
  {
    Error_Handler();
 8000fe0:	f001 f954 	bl	800228c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8000fe4:	4b16      	ldr	r3, [pc, #88]	; (8001040 <MX_ADC1_Init+0x248>)
 8000fe6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_11;
 8000fe8:	f240 2306 	movw	r3, #518	; 0x206
 8000fec:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 8000fee:	2307      	movs	r3, #7
 8000ff0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ff2:	463b      	mov	r3, r7
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	4806      	ldr	r0, [pc, #24]	; (8001010 <MX_ADC1_Init+0x218>)
 8000ff8:	f002 fd34 	bl	8003a64 <HAL_ADC_ConfigChannel>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <MX_ADC1_Init+0x20e>
  {
    Error_Handler();
 8001002:	f001 f943 	bl	800228c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001006:	bf00      	nop
 8001008:	3728      	adds	r7, #40	; 0x28
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	2400011c 	.word	0x2400011c
 8001014:	40022000 	.word	0x40022000
 8001018:	0c900008 	.word	0x0c900008
 800101c:	10c00010 	.word	0x10c00010
 8001020:	14f00020 	.word	0x14f00020
 8001024:	1d500080 	.word	0x1d500080
 8001028:	21800100 	.word	0x21800100
 800102c:	25b00200 	.word	0x25b00200
 8001030:	2a000400 	.word	0x2a000400
 8001034:	2e300800 	.word	0x2e300800
 8001038:	3ac04000 	.word	0x3ac04000
 800103c:	3ef08000 	.word	0x3ef08000
 8001040:	47520000 	.word	0x47520000

08001044 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b088      	sub	sp, #32
 8001048:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800104a:	1d3b      	adds	r3, r7, #4
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]
 8001056:	611a      	str	r2, [r3, #16]
 8001058:	615a      	str	r2, [r3, #20]
 800105a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800105c:	4b3d      	ldr	r3, [pc, #244]	; (8001154 <MX_ADC3_Init+0x110>)
 800105e:	4a3e      	ldr	r2, [pc, #248]	; (8001158 <MX_ADC3_Init+0x114>)
 8001060:	601a      	str	r2, [r3, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001062:	4b3c      	ldr	r3, [pc, #240]	; (8001154 <MX_ADC3_Init+0x110>)
 8001064:	2208      	movs	r2, #8
 8001066:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001068:	4b3a      	ldr	r3, [pc, #232]	; (8001154 <MX_ADC3_Init+0x110>)
 800106a:	2201      	movs	r2, #1
 800106c:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800106e:	4b39      	ldr	r3, [pc, #228]	; (8001154 <MX_ADC3_Init+0x110>)
 8001070:	2204      	movs	r2, #4
 8001072:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001074:	4b37      	ldr	r3, [pc, #220]	; (8001154 <MX_ADC3_Init+0x110>)
 8001076:	2200      	movs	r2, #0
 8001078:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = ENABLE;
 800107a:	4b36      	ldr	r3, [pc, #216]	; (8001154 <MX_ADC3_Init+0x110>)
 800107c:	2201      	movs	r2, #1
 800107e:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 4;
 8001080:	4b34      	ldr	r3, [pc, #208]	; (8001154 <MX_ADC3_Init+0x110>)
 8001082:	2204      	movs	r2, #4
 8001084:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001086:	4b33      	ldr	r3, [pc, #204]	; (8001154 <MX_ADC3_Init+0x110>)
 8001088:	2200      	movs	r2, #0
 800108a:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800108c:	4b31      	ldr	r3, [pc, #196]	; (8001154 <MX_ADC3_Init+0x110>)
 800108e:	2200      	movs	r2, #0
 8001090:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001092:	4b30      	ldr	r3, [pc, #192]	; (8001154 <MX_ADC3_Init+0x110>)
 8001094:	2200      	movs	r2, #0
 8001096:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8001098:	4b2e      	ldr	r3, [pc, #184]	; (8001154 <MX_ADC3_Init+0x110>)
 800109a:	2203      	movs	r2, #3
 800109c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800109e:	4b2d      	ldr	r3, [pc, #180]	; (8001154 <MX_ADC3_Init+0x110>)
 80010a0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010a4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80010a6:	4b2b      	ldr	r3, [pc, #172]	; (8001154 <MX_ADC3_Init+0x110>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 80010ac:	4b29      	ldr	r3, [pc, #164]	; (8001154 <MX_ADC3_Init+0x110>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80010b4:	4827      	ldr	r0, [pc, #156]	; (8001154 <MX_ADC3_Init+0x110>)
 80010b6:	f002 fa51 	bl	800355c <HAL_ADC_Init>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_ADC3_Init+0x80>
  {
    Error_Handler();
 80010c0:	f001 f8e4 	bl	800228c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80010c4:	4b25      	ldr	r3, [pc, #148]	; (800115c <MX_ADC3_Init+0x118>)
 80010c6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010c8:	2306      	movs	r3, #6
 80010ca:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 80010cc:	2307      	movs	r3, #7
 80010ce:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010d0:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80010d4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010d6:	2304      	movs	r3, #4
 80010d8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010da:	2300      	movs	r3, #0
 80010dc:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80010de:	2300      	movs	r3, #0
 80010e0:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80010e2:	1d3b      	adds	r3, r7, #4
 80010e4:	4619      	mov	r1, r3
 80010e6:	481b      	ldr	r0, [pc, #108]	; (8001154 <MX_ADC3_Init+0x110>)
 80010e8:	f002 fcbc 	bl	8003a64 <HAL_ADC_ConfigChannel>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MX_ADC3_Init+0xb2>
  {
    Error_Handler();
 80010f2:	f001 f8cb 	bl	800228c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80010f6:	4b1a      	ldr	r3, [pc, #104]	; (8001160 <MX_ADC3_Init+0x11c>)
 80010f8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80010fa:	230c      	movs	r3, #12
 80010fc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80010fe:	1d3b      	adds	r3, r7, #4
 8001100:	4619      	mov	r1, r3
 8001102:	4814      	ldr	r0, [pc, #80]	; (8001154 <MX_ADC3_Init+0x110>)
 8001104:	f002 fcae 	bl	8003a64 <HAL_ADC_ConfigChannel>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <MX_ADC3_Init+0xce>
  {
    Error_Handler();
 800110e:	f001 f8bd 	bl	800228c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001112:	2301      	movs	r3, #1
 8001114:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001116:	2312      	movs	r3, #18
 8001118:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800111a:	1d3b      	adds	r3, r7, #4
 800111c:	4619      	mov	r1, r3
 800111e:	480d      	ldr	r0, [pc, #52]	; (8001154 <MX_ADC3_Init+0x110>)
 8001120:	f002 fca0 	bl	8003a64 <HAL_ADC_ConfigChannel>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_ADC3_Init+0xea>
  {
    Error_Handler();
 800112a:	f001 f8af 	bl	800228c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800112e:	4b0d      	ldr	r3, [pc, #52]	; (8001164 <MX_ADC3_Init+0x120>)
 8001130:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001132:	2318      	movs	r3, #24
 8001134:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001136:	1d3b      	adds	r3, r7, #4
 8001138:	4619      	mov	r1, r3
 800113a:	4806      	ldr	r0, [pc, #24]	; (8001154 <MX_ADC3_Init+0x110>)
 800113c:	f002 fc92 	bl	8003a64 <HAL_ADC_ConfigChannel>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <MX_ADC3_Init+0x106>
  {
    Error_Handler();
 8001146:	f001 f8a1 	bl	800228c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800114a:	bf00      	nop
 800114c:	3720      	adds	r7, #32
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	24000180 	.word	0x24000180
 8001158:	58026000 	.word	0x58026000
 800115c:	cb840000 	.word	0xcb840000
 8001160:	cfb80000 	.word	0xcfb80000
 8001164:	04300002 	.word	0x04300002

08001168 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b08a      	sub	sp, #40	; 0x28
 800116c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800116e:	1d3b      	adds	r3, r7, #4
 8001170:	2224      	movs	r2, #36	; 0x24
 8001172:	2100      	movs	r1, #0
 8001174:	4618      	mov	r0, r3
 8001176:	f013 f8d9 	bl	801432c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800117a:	4b12      	ldr	r3, [pc, #72]	; (80011c4 <MX_DAC1_Init+0x5c>)
 800117c:	4a12      	ldr	r2, [pc, #72]	; (80011c8 <MX_DAC1_Init+0x60>)
 800117e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001180:	4810      	ldr	r0, [pc, #64]	; (80011c4 <MX_DAC1_Init+0x5c>)
 8001182:	f003 fcd1 	bl	8004b28 <HAL_DAC_Init>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800118c:	f001 f87e 	bl	800228c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001190:	2300      	movs	r3, #0
 8001192:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001194:	230a      	movs	r3, #10
 8001196:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001198:	2300      	movs	r3, #0
 800119a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800119c:	2301      	movs	r3, #1
 800119e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80011a0:	2300      	movs	r3, #0
 80011a2:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80011a4:	1d3b      	adds	r3, r7, #4
 80011a6:	2200      	movs	r2, #0
 80011a8:	4619      	mov	r1, r3
 80011aa:	4806      	ldr	r0, [pc, #24]	; (80011c4 <MX_DAC1_Init+0x5c>)
 80011ac:	f003 feec 	bl	8004f88 <HAL_DAC_ConfigChannel>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 80011b6:	f001 f869 	bl	800228c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80011ba:	bf00      	nop
 80011bc:	3728      	adds	r7, #40	; 0x28
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	240002d4 	.word	0x240002d4
 80011c8:	40007400 	.word	0x40007400

080011cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011d0:	4b1b      	ldr	r3, [pc, #108]	; (8001240 <MX_I2C1_Init+0x74>)
 80011d2:	4a1c      	ldr	r2, [pc, #112]	; (8001244 <MX_I2C1_Init+0x78>)
 80011d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00506682;
 80011d6:	4b1a      	ldr	r3, [pc, #104]	; (8001240 <MX_I2C1_Init+0x74>)
 80011d8:	4a1b      	ldr	r2, [pc, #108]	; (8001248 <MX_I2C1_Init+0x7c>)
 80011da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011dc:	4b18      	ldr	r3, [pc, #96]	; (8001240 <MX_I2C1_Init+0x74>)
 80011de:	2200      	movs	r2, #0
 80011e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011e2:	4b17      	ldr	r3, [pc, #92]	; (8001240 <MX_I2C1_Init+0x74>)
 80011e4:	2201      	movs	r2, #1
 80011e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011e8:	4b15      	ldr	r3, [pc, #84]	; (8001240 <MX_I2C1_Init+0x74>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80011ee:	4b14      	ldr	r3, [pc, #80]	; (8001240 <MX_I2C1_Init+0x74>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011f4:	4b12      	ldr	r3, [pc, #72]	; (8001240 <MX_I2C1_Init+0x74>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011fa:	4b11      	ldr	r3, [pc, #68]	; (8001240 <MX_I2C1_Init+0x74>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001200:	4b0f      	ldr	r3, [pc, #60]	; (8001240 <MX_I2C1_Init+0x74>)
 8001202:	2200      	movs	r2, #0
 8001204:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001206:	480e      	ldr	r0, [pc, #56]	; (8001240 <MX_I2C1_Init+0x74>)
 8001208:	f007 f8b2 	bl	8008370 <HAL_I2C_Init>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001212:	f001 f83b 	bl	800228c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001216:	2100      	movs	r1, #0
 8001218:	4809      	ldr	r0, [pc, #36]	; (8001240 <MX_I2C1_Init+0x74>)
 800121a:	f007 f945 	bl	80084a8 <HAL_I2CEx_ConfigAnalogFilter>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001224:	f001 f832 	bl	800228c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001228:	2100      	movs	r1, #0
 800122a:	4805      	ldr	r0, [pc, #20]	; (8001240 <MX_I2C1_Init+0x74>)
 800122c:	f007 f987 	bl	800853e <HAL_I2CEx_ConfigDigitalFilter>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001236:	f001 f829 	bl	800228c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800123a:	bf00      	nop
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	24000360 	.word	0x24000360
 8001244:	40005400 	.word	0x40005400
 8001248:	00506682 	.word	0x00506682

0800124c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b086      	sub	sp, #24
 8001250:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001252:	1d3b      	adds	r3, r7, #4
 8001254:	2200      	movs	r2, #0
 8001256:	601a      	str	r2, [r3, #0]
 8001258:	605a      	str	r2, [r3, #4]
 800125a:	609a      	str	r2, [r3, #8]
 800125c:	60da      	str	r2, [r3, #12]
 800125e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001260:	2300      	movs	r3, #0
 8001262:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001264:	4b25      	ldr	r3, [pc, #148]	; (80012fc <MX_RTC_Init+0xb0>)
 8001266:	4a26      	ldr	r2, [pc, #152]	; (8001300 <MX_RTC_Init+0xb4>)
 8001268:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800126a:	4b24      	ldr	r3, [pc, #144]	; (80012fc <MX_RTC_Init+0xb0>)
 800126c:	2200      	movs	r2, #0
 800126e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001270:	4b22      	ldr	r3, [pc, #136]	; (80012fc <MX_RTC_Init+0xb0>)
 8001272:	227f      	movs	r2, #127	; 0x7f
 8001274:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001276:	4b21      	ldr	r3, [pc, #132]	; (80012fc <MX_RTC_Init+0xb0>)
 8001278:	22ff      	movs	r2, #255	; 0xff
 800127a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800127c:	4b1f      	ldr	r3, [pc, #124]	; (80012fc <MX_RTC_Init+0xb0>)
 800127e:	2200      	movs	r2, #0
 8001280:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001282:	4b1e      	ldr	r3, [pc, #120]	; (80012fc <MX_RTC_Init+0xb0>)
 8001284:	2200      	movs	r2, #0
 8001286:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001288:	4b1c      	ldr	r3, [pc, #112]	; (80012fc <MX_RTC_Init+0xb0>)
 800128a:	2200      	movs	r2, #0
 800128c:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800128e:	4b1b      	ldr	r3, [pc, #108]	; (80012fc <MX_RTC_Init+0xb0>)
 8001290:	2200      	movs	r2, #0
 8001292:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001294:	4819      	ldr	r0, [pc, #100]	; (80012fc <MX_RTC_Init+0xb0>)
 8001296:	f00a feff 	bl	800c098 <HAL_RTC_Init>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 80012a0:	f000 fff4 	bl	800228c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80012a4:	2300      	movs	r3, #0
 80012a6:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80012a8:	2300      	movs	r3, #0
 80012aa:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80012ac:	2300      	movs	r3, #0
 80012ae:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80012b0:	2300      	movs	r3, #0
 80012b2:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80012b4:	2300      	movs	r3, #0
 80012b6:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80012b8:	1d3b      	adds	r3, r7, #4
 80012ba:	2201      	movs	r2, #1
 80012bc:	4619      	mov	r1, r3
 80012be:	480f      	ldr	r0, [pc, #60]	; (80012fc <MX_RTC_Init+0xb0>)
 80012c0:	f00a ff6c 	bl	800c19c <HAL_RTC_SetTime>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80012ca:	f000 ffdf 	bl	800228c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 80012ce:	2305      	movs	r3, #5
 80012d0:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 80012d2:	2305      	movs	r3, #5
 80012d4:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x31;
 80012d6:	2331      	movs	r3, #49	; 0x31
 80012d8:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x24;
 80012da:	2324      	movs	r3, #36	; 0x24
 80012dc:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80012de:	463b      	mov	r3, r7
 80012e0:	2201      	movs	r2, #1
 80012e2:	4619      	mov	r1, r3
 80012e4:	4805      	ldr	r0, [pc, #20]	; (80012fc <MX_RTC_Init+0xb0>)
 80012e6:	f00b f853 	bl	800c390 <HAL_RTC_SetDate>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 80012f0:	f000 ffcc 	bl	800228c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80012f4:	bf00      	nop
 80012f6:	3718      	adds	r7, #24
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	240003b4 	.word	0x240003b4
 8001300:	58004000 	.word	0x58004000

08001304 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001308:	4b28      	ldr	r3, [pc, #160]	; (80013ac <MX_SPI1_Init+0xa8>)
 800130a:	4a29      	ldr	r2, [pc, #164]	; (80013b0 <MX_SPI1_Init+0xac>)
 800130c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800130e:	4b27      	ldr	r3, [pc, #156]	; (80013ac <MX_SPI1_Init+0xa8>)
 8001310:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001314:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8001316:	4b25      	ldr	r3, [pc, #148]	; (80013ac <MX_SPI1_Init+0xa8>)
 8001318:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800131c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 800131e:	4b23      	ldr	r3, [pc, #140]	; (80013ac <MX_SPI1_Init+0xa8>)
 8001320:	220f      	movs	r2, #15
 8001322:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001324:	4b21      	ldr	r3, [pc, #132]	; (80013ac <MX_SPI1_Init+0xa8>)
 8001326:	2200      	movs	r2, #0
 8001328:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800132a:	4b20      	ldr	r3, [pc, #128]	; (80013ac <MX_SPI1_Init+0xa8>)
 800132c:	2200      	movs	r2, #0
 800132e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001330:	4b1e      	ldr	r3, [pc, #120]	; (80013ac <MX_SPI1_Init+0xa8>)
 8001332:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001336:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001338:	4b1c      	ldr	r3, [pc, #112]	; (80013ac <MX_SPI1_Init+0xa8>)
 800133a:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 800133e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001340:	4b1a      	ldr	r3, [pc, #104]	; (80013ac <MX_SPI1_Init+0xa8>)
 8001342:	2200      	movs	r2, #0
 8001344:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001346:	4b19      	ldr	r3, [pc, #100]	; (80013ac <MX_SPI1_Init+0xa8>)
 8001348:	2200      	movs	r2, #0
 800134a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800134c:	4b17      	ldr	r3, [pc, #92]	; (80013ac <MX_SPI1_Init+0xa8>)
 800134e:	2200      	movs	r2, #0
 8001350:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001352:	4b16      	ldr	r3, [pc, #88]	; (80013ac <MX_SPI1_Init+0xa8>)
 8001354:	2200      	movs	r2, #0
 8001356:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001358:	4b14      	ldr	r3, [pc, #80]	; (80013ac <MX_SPI1_Init+0xa8>)
 800135a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800135e:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001360:	4b12      	ldr	r3, [pc, #72]	; (80013ac <MX_SPI1_Init+0xa8>)
 8001362:	2200      	movs	r2, #0
 8001364:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001366:	4b11      	ldr	r3, [pc, #68]	; (80013ac <MX_SPI1_Init+0xa8>)
 8001368:	2200      	movs	r2, #0
 800136a:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800136c:	4b0f      	ldr	r3, [pc, #60]	; (80013ac <MX_SPI1_Init+0xa8>)
 800136e:	2200      	movs	r2, #0
 8001370:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001372:	4b0e      	ldr	r3, [pc, #56]	; (80013ac <MX_SPI1_Init+0xa8>)
 8001374:	2200      	movs	r2, #0
 8001376:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001378:	4b0c      	ldr	r3, [pc, #48]	; (80013ac <MX_SPI1_Init+0xa8>)
 800137a:	2200      	movs	r2, #0
 800137c:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800137e:	4b0b      	ldr	r3, [pc, #44]	; (80013ac <MX_SPI1_Init+0xa8>)
 8001380:	2200      	movs	r2, #0
 8001382:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001384:	4b09      	ldr	r3, [pc, #36]	; (80013ac <MX_SPI1_Init+0xa8>)
 8001386:	2200      	movs	r2, #0
 8001388:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800138a:	4b08      	ldr	r3, [pc, #32]	; (80013ac <MX_SPI1_Init+0xa8>)
 800138c:	2200      	movs	r2, #0
 800138e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001390:	4b06      	ldr	r3, [pc, #24]	; (80013ac <MX_SPI1_Init+0xa8>)
 8001392:	2200      	movs	r2, #0
 8001394:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001396:	4805      	ldr	r0, [pc, #20]	; (80013ac <MX_SPI1_Init+0xa8>)
 8001398:	f00b f9a0 	bl	800c6dc <HAL_SPI_Init>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 80013a2:	f000 ff73 	bl	800228c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013a6:	bf00      	nop
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	240003d8 	.word	0x240003d8
 80013b0:	40013000 	.word	0x40013000

080013b4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80013b8:	4b28      	ldr	r3, [pc, #160]	; (800145c <MX_SPI2_Init+0xa8>)
 80013ba:	4a29      	ldr	r2, [pc, #164]	; (8001460 <MX_SPI2_Init+0xac>)
 80013bc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80013be:	4b27      	ldr	r3, [pc, #156]	; (800145c <MX_SPI2_Init+0xa8>)
 80013c0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80013c4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80013c6:	4b25      	ldr	r3, [pc, #148]	; (800145c <MX_SPI2_Init+0xa8>)
 80013c8:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80013cc:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 80013ce:	4b23      	ldr	r3, [pc, #140]	; (800145c <MX_SPI2_Init+0xa8>)
 80013d0:	220f      	movs	r2, #15
 80013d2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013d4:	4b21      	ldr	r3, [pc, #132]	; (800145c <MX_SPI2_Init+0xa8>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013da:	4b20      	ldr	r3, [pc, #128]	; (800145c <MX_SPI2_Init+0xa8>)
 80013dc:	2200      	movs	r2, #0
 80013de:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80013e0:	4b1e      	ldr	r3, [pc, #120]	; (800145c <MX_SPI2_Init+0xa8>)
 80013e2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80013e6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80013e8:	4b1c      	ldr	r3, [pc, #112]	; (800145c <MX_SPI2_Init+0xa8>)
 80013ea:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 80013ee:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013f0:	4b1a      	ldr	r3, [pc, #104]	; (800145c <MX_SPI2_Init+0xa8>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80013f6:	4b19      	ldr	r3, [pc, #100]	; (800145c <MX_SPI2_Init+0xa8>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013fc:	4b17      	ldr	r3, [pc, #92]	; (800145c <MX_SPI2_Init+0xa8>)
 80013fe:	2200      	movs	r2, #0
 8001400:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001402:	4b16      	ldr	r3, [pc, #88]	; (800145c <MX_SPI2_Init+0xa8>)
 8001404:	2200      	movs	r2, #0
 8001406:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001408:	4b14      	ldr	r3, [pc, #80]	; (800145c <MX_SPI2_Init+0xa8>)
 800140a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800140e:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001410:	4b12      	ldr	r3, [pc, #72]	; (800145c <MX_SPI2_Init+0xa8>)
 8001412:	2200      	movs	r2, #0
 8001414:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001416:	4b11      	ldr	r3, [pc, #68]	; (800145c <MX_SPI2_Init+0xa8>)
 8001418:	2200      	movs	r2, #0
 800141a:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800141c:	4b0f      	ldr	r3, [pc, #60]	; (800145c <MX_SPI2_Init+0xa8>)
 800141e:	2200      	movs	r2, #0
 8001420:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001422:	4b0e      	ldr	r3, [pc, #56]	; (800145c <MX_SPI2_Init+0xa8>)
 8001424:	2200      	movs	r2, #0
 8001426:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001428:	4b0c      	ldr	r3, [pc, #48]	; (800145c <MX_SPI2_Init+0xa8>)
 800142a:	2200      	movs	r2, #0
 800142c:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800142e:	4b0b      	ldr	r3, [pc, #44]	; (800145c <MX_SPI2_Init+0xa8>)
 8001430:	2200      	movs	r2, #0
 8001432:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001434:	4b09      	ldr	r3, [pc, #36]	; (800145c <MX_SPI2_Init+0xa8>)
 8001436:	2200      	movs	r2, #0
 8001438:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800143a:	4b08      	ldr	r3, [pc, #32]	; (800145c <MX_SPI2_Init+0xa8>)
 800143c:	2200      	movs	r2, #0
 800143e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001440:	4b06      	ldr	r3, [pc, #24]	; (800145c <MX_SPI2_Init+0xa8>)
 8001442:	2200      	movs	r2, #0
 8001444:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001446:	4805      	ldr	r0, [pc, #20]	; (800145c <MX_SPI2_Init+0xa8>)
 8001448:	f00b f948 	bl	800c6dc <HAL_SPI_Init>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_SPI2_Init+0xa2>
  {
    Error_Handler();
 8001452:	f000 ff1b 	bl	800228c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	24000460 	.word	0x24000460
 8001460:	40003800 	.word	0x40003800

08001464 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b09a      	sub	sp, #104	; 0x68
 8001468:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800146a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800146e:	2200      	movs	r2, #0
 8001470:	601a      	str	r2, [r3, #0]
 8001472:	605a      	str	r2, [r3, #4]
 8001474:	609a      	str	r2, [r3, #8]
 8001476:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001478:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]
 8001480:	605a      	str	r2, [r3, #4]
 8001482:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001484:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	605a      	str	r2, [r3, #4]
 800148e:	609a      	str	r2, [r3, #8]
 8001490:	60da      	str	r2, [r3, #12]
 8001492:	611a      	str	r2, [r3, #16]
 8001494:	615a      	str	r2, [r3, #20]
 8001496:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001498:	1d3b      	adds	r3, r7, #4
 800149a:	222c      	movs	r2, #44	; 0x2c
 800149c:	2100      	movs	r1, #0
 800149e:	4618      	mov	r0, r3
 80014a0:	f012 ff44 	bl	801432c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80014a4:	4b44      	ldr	r3, [pc, #272]	; (80015b8 <MX_TIM1_Init+0x154>)
 80014a6:	4a45      	ldr	r2, [pc, #276]	; (80015bc <MX_TIM1_Init+0x158>)
 80014a8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 96-1;
 80014aa:	4b43      	ldr	r3, [pc, #268]	; (80015b8 <MX_TIM1_Init+0x154>)
 80014ac:	225f      	movs	r2, #95	; 0x5f
 80014ae:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014b0:	4b41      	ldr	r3, [pc, #260]	; (80015b8 <MX_TIM1_Init+0x154>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 62500-1;
 80014b6:	4b40      	ldr	r3, [pc, #256]	; (80015b8 <MX_TIM1_Init+0x154>)
 80014b8:	f24f 4223 	movw	r2, #62499	; 0xf423
 80014bc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014be:	4b3e      	ldr	r3, [pc, #248]	; (80015b8 <MX_TIM1_Init+0x154>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014c4:	4b3c      	ldr	r3, [pc, #240]	; (80015b8 <MX_TIM1_Init+0x154>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014ca:	4b3b      	ldr	r3, [pc, #236]	; (80015b8 <MX_TIM1_Init+0x154>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80014d0:	4839      	ldr	r0, [pc, #228]	; (80015b8 <MX_TIM1_Init+0x154>)
 80014d2:	f00b fa42 	bl	800c95a <HAL_TIM_Base_Init>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80014dc:	f000 fed6 	bl	800228c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014e4:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80014e6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80014ea:	4619      	mov	r1, r3
 80014ec:	4832      	ldr	r0, [pc, #200]	; (80015b8 <MX_TIM1_Init+0x154>)
 80014ee:	f00c f881 	bl	800d5f4 <HAL_TIM_ConfigClockSource>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80014f8:	f000 fec8 	bl	800228c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80014fc:	482e      	ldr	r0, [pc, #184]	; (80015b8 <MX_TIM1_Init+0x154>)
 80014fe:	f00b fced 	bl	800cedc <HAL_TIM_PWM_Init>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001508:	f000 fec0 	bl	800228c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800150c:	2300      	movs	r3, #0
 800150e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001510:	2300      	movs	r3, #0
 8001512:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001514:	2300      	movs	r3, #0
 8001516:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001518:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800151c:	4619      	mov	r1, r3
 800151e:	4826      	ldr	r0, [pc, #152]	; (80015b8 <MX_TIM1_Init+0x154>)
 8001520:	f00c fdbe 	bl	800e0a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800152a:	f000 feaf 	bl	800228c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800152e:	2360      	movs	r3, #96	; 0x60
 8001530:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 480-1;
 8001532:	f240 13df 	movw	r3, #479	; 0x1df
 8001536:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001538:	2300      	movs	r3, #0
 800153a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800153c:	2300      	movs	r3, #0
 800153e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001540:	2300      	movs	r3, #0
 8001542:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001544:	2300      	movs	r3, #0
 8001546:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001548:	2300      	movs	r3, #0
 800154a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800154c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001550:	2200      	movs	r2, #0
 8001552:	4619      	mov	r1, r3
 8001554:	4818      	ldr	r0, [pc, #96]	; (80015b8 <MX_TIM1_Init+0x154>)
 8001556:	f00b ff39 	bl	800d3cc <HAL_TIM_PWM_ConfigChannel>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8001560:	f000 fe94 	bl	800228c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001564:	2300      	movs	r3, #0
 8001566:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001568:	2300      	movs	r3, #0
 800156a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800156c:	2300      	movs	r3, #0
 800156e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001570:	2300      	movs	r3, #0
 8001572:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001574:	2300      	movs	r3, #0
 8001576:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001578:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800157c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800157e:	2300      	movs	r3, #0
 8001580:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001582:	2300      	movs	r3, #0
 8001584:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001586:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800158a:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800158c:	2300      	movs	r3, #0
 800158e:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001590:	2300      	movs	r3, #0
 8001592:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001594:	1d3b      	adds	r3, r7, #4
 8001596:	4619      	mov	r1, r3
 8001598:	4807      	ldr	r0, [pc, #28]	; (80015b8 <MX_TIM1_Init+0x154>)
 800159a:	f00c fe0f 	bl	800e1bc <HAL_TIMEx_ConfigBreakDeadTime>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 80015a4:	f000 fe72 	bl	800228c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80015a8:	4803      	ldr	r0, [pc, #12]	; (80015b8 <MX_TIM1_Init+0x154>)
 80015aa:	f001 f9fd 	bl	80029a8 <HAL_TIM_MspPostInit>

}
 80015ae:	bf00      	nop
 80015b0:	3768      	adds	r7, #104	; 0x68
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	240004e8 	.word	0x240004e8
 80015bc:	40010000 	.word	0x40010000

080015c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b08e      	sub	sp, #56	; 0x38
 80015c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015ca:	2200      	movs	r2, #0
 80015cc:	601a      	str	r2, [r3, #0]
 80015ce:	605a      	str	r2, [r3, #4]
 80015d0:	609a      	str	r2, [r3, #8]
 80015d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015d4:	f107 031c 	add.w	r3, r7, #28
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	605a      	str	r2, [r3, #4]
 80015de:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015e0:	463b      	mov	r3, r7
 80015e2:	2200      	movs	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]
 80015e6:	605a      	str	r2, [r3, #4]
 80015e8:	609a      	str	r2, [r3, #8]
 80015ea:	60da      	str	r2, [r3, #12]
 80015ec:	611a      	str	r2, [r3, #16]
 80015ee:	615a      	str	r2, [r3, #20]
 80015f0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015f2:	4b2d      	ldr	r3, [pc, #180]	; (80016a8 <MX_TIM2_Init+0xe8>)
 80015f4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015f8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48-1;
 80015fa:	4b2b      	ldr	r3, [pc, #172]	; (80016a8 <MX_TIM2_Init+0xe8>)
 80015fc:	222f      	movs	r2, #47	; 0x2f
 80015fe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001600:	4b29      	ldr	r3, [pc, #164]	; (80016a8 <MX_TIM2_Init+0xe8>)
 8001602:	2200      	movs	r2, #0
 8001604:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3125-1;
 8001606:	4b28      	ldr	r3, [pc, #160]	; (80016a8 <MX_TIM2_Init+0xe8>)
 8001608:	f640 4234 	movw	r2, #3124	; 0xc34
 800160c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800160e:	4b26      	ldr	r3, [pc, #152]	; (80016a8 <MX_TIM2_Init+0xe8>)
 8001610:	2200      	movs	r2, #0
 8001612:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001614:	4b24      	ldr	r3, [pc, #144]	; (80016a8 <MX_TIM2_Init+0xe8>)
 8001616:	2280      	movs	r2, #128	; 0x80
 8001618:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800161a:	4823      	ldr	r0, [pc, #140]	; (80016a8 <MX_TIM2_Init+0xe8>)
 800161c:	f00b f99d 	bl	800c95a <HAL_TIM_Base_Init>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001626:	f000 fe31 	bl	800228c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800162a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800162e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001630:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001634:	4619      	mov	r1, r3
 8001636:	481c      	ldr	r0, [pc, #112]	; (80016a8 <MX_TIM2_Init+0xe8>)
 8001638:	f00b ffdc 	bl	800d5f4 <HAL_TIM_ConfigClockSource>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001642:	f000 fe23 	bl	800228c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001646:	4818      	ldr	r0, [pc, #96]	; (80016a8 <MX_TIM2_Init+0xe8>)
 8001648:	f00b fc48 	bl	800cedc <HAL_TIM_PWM_Init>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001652:	f000 fe1b 	bl	800228c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001656:	2320      	movs	r3, #32
 8001658:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800165a:	2300      	movs	r3, #0
 800165c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800165e:	f107 031c 	add.w	r3, r7, #28
 8001662:	4619      	mov	r1, r3
 8001664:	4810      	ldr	r0, [pc, #64]	; (80016a8 <MX_TIM2_Init+0xe8>)
 8001666:	f00c fd1b 	bl	800e0a0 <HAL_TIMEx_MasterConfigSynchronization>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001670:	f000 fe0c 	bl	800228c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001674:	2360      	movs	r3, #96	; 0x60
 8001676:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001678:	2300      	movs	r3, #0
 800167a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800167c:	2300      	movs	r3, #0
 800167e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001680:	2300      	movs	r3, #0
 8001682:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001684:	463b      	mov	r3, r7
 8001686:	220c      	movs	r2, #12
 8001688:	4619      	mov	r1, r3
 800168a:	4807      	ldr	r0, [pc, #28]	; (80016a8 <MX_TIM2_Init+0xe8>)
 800168c:	f00b fe9e 	bl	800d3cc <HAL_TIM_PWM_ConfigChannel>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001696:	f000 fdf9 	bl	800228c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800169a:	4803      	ldr	r0, [pc, #12]	; (80016a8 <MX_TIM2_Init+0xe8>)
 800169c:	f001 f984 	bl	80029a8 <HAL_TIM_MspPostInit>

}
 80016a0:	bf00      	nop
 80016a2:	3738      	adds	r7, #56	; 0x38
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	24000534 	.word	0x24000534

080016ac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b088      	sub	sp, #32
 80016b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016b2:	f107 0310 	add.w	r3, r7, #16
 80016b6:	2200      	movs	r2, #0
 80016b8:	601a      	str	r2, [r3, #0]
 80016ba:	605a      	str	r2, [r3, #4]
 80016bc:	609a      	str	r2, [r3, #8]
 80016be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016c0:	1d3b      	adds	r3, r7, #4
 80016c2:	2200      	movs	r2, #0
 80016c4:	601a      	str	r2, [r3, #0]
 80016c6:	605a      	str	r2, [r3, #4]
 80016c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80016ca:	4b1d      	ldr	r3, [pc, #116]	; (8001740 <MX_TIM3_Init+0x94>)
 80016cc:	4a1d      	ldr	r2, [pc, #116]	; (8001744 <MX_TIM3_Init+0x98>)
 80016ce:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 48-1;
 80016d0:	4b1b      	ldr	r3, [pc, #108]	; (8001740 <MX_TIM3_Init+0x94>)
 80016d2:	222f      	movs	r2, #47	; 0x2f
 80016d4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016d6:	4b1a      	ldr	r3, [pc, #104]	; (8001740 <MX_TIM3_Init+0x94>)
 80016d8:	2200      	movs	r2, #0
 80016da:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80016dc:	4b18      	ldr	r3, [pc, #96]	; (8001740 <MX_TIM3_Init+0x94>)
 80016de:	f240 32e7 	movw	r2, #999	; 0x3e7
 80016e2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016e4:	4b16      	ldr	r3, [pc, #88]	; (8001740 <MX_TIM3_Init+0x94>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016ea:	4b15      	ldr	r3, [pc, #84]	; (8001740 <MX_TIM3_Init+0x94>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80016f0:	4813      	ldr	r0, [pc, #76]	; (8001740 <MX_TIM3_Init+0x94>)
 80016f2:	f00b f932 	bl	800c95a <HAL_TIM_Base_Init>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80016fc:	f000 fdc6 	bl	800228c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001700:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001704:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001706:	f107 0310 	add.w	r3, r7, #16
 800170a:	4619      	mov	r1, r3
 800170c:	480c      	ldr	r0, [pc, #48]	; (8001740 <MX_TIM3_Init+0x94>)
 800170e:	f00b ff71 	bl	800d5f4 <HAL_TIM_ConfigClockSource>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001718:	f000 fdb8 	bl	800228c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800171c:	2300      	movs	r3, #0
 800171e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001720:	2300      	movs	r3, #0
 8001722:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001724:	1d3b      	adds	r3, r7, #4
 8001726:	4619      	mov	r1, r3
 8001728:	4805      	ldr	r0, [pc, #20]	; (8001740 <MX_TIM3_Init+0x94>)
 800172a:	f00c fcb9 	bl	800e0a0 <HAL_TIMEx_MasterConfigSynchronization>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001734:	f000 fdaa 	bl	800228c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001738:	bf00      	nop
 800173a:	3720      	adds	r7, #32
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	24000580 	.word	0x24000580
 8001744:	40000400 	.word	0x40000400

08001748 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800174c:	4b22      	ldr	r3, [pc, #136]	; (80017d8 <MX_USART1_UART_Init+0x90>)
 800174e:	4a23      	ldr	r2, [pc, #140]	; (80017dc <MX_USART1_UART_Init+0x94>)
 8001750:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 460800;
 8001752:	4b21      	ldr	r3, [pc, #132]	; (80017d8 <MX_USART1_UART_Init+0x90>)
 8001754:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 8001758:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800175a:	4b1f      	ldr	r3, [pc, #124]	; (80017d8 <MX_USART1_UART_Init+0x90>)
 800175c:	2200      	movs	r2, #0
 800175e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001760:	4b1d      	ldr	r3, [pc, #116]	; (80017d8 <MX_USART1_UART_Init+0x90>)
 8001762:	2200      	movs	r2, #0
 8001764:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001766:	4b1c      	ldr	r3, [pc, #112]	; (80017d8 <MX_USART1_UART_Init+0x90>)
 8001768:	2200      	movs	r2, #0
 800176a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800176c:	4b1a      	ldr	r3, [pc, #104]	; (80017d8 <MX_USART1_UART_Init+0x90>)
 800176e:	220c      	movs	r2, #12
 8001770:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001772:	4b19      	ldr	r3, [pc, #100]	; (80017d8 <MX_USART1_UART_Init+0x90>)
 8001774:	2200      	movs	r2, #0
 8001776:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001778:	4b17      	ldr	r3, [pc, #92]	; (80017d8 <MX_USART1_UART_Init+0x90>)
 800177a:	2200      	movs	r2, #0
 800177c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800177e:	4b16      	ldr	r3, [pc, #88]	; (80017d8 <MX_USART1_UART_Init+0x90>)
 8001780:	2200      	movs	r2, #0
 8001782:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001784:	4b14      	ldr	r3, [pc, #80]	; (80017d8 <MX_USART1_UART_Init+0x90>)
 8001786:	2200      	movs	r2, #0
 8001788:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800178a:	4b13      	ldr	r3, [pc, #76]	; (80017d8 <MX_USART1_UART_Init+0x90>)
 800178c:	2200      	movs	r2, #0
 800178e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001790:	4811      	ldr	r0, [pc, #68]	; (80017d8 <MX_USART1_UART_Init+0x90>)
 8001792:	f00c fdaf 	bl	800e2f4 <HAL_UART_Init>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d001      	beq.n	80017a0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800179c:	f000 fd76 	bl	800228c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017a0:	2100      	movs	r1, #0
 80017a2:	480d      	ldr	r0, [pc, #52]	; (80017d8 <MX_USART1_UART_Init+0x90>)
 80017a4:	f00f f909 	bl	80109ba <HAL_UARTEx_SetTxFifoThreshold>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80017ae:	f000 fd6d 	bl	800228c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017b2:	2100      	movs	r1, #0
 80017b4:	4808      	ldr	r0, [pc, #32]	; (80017d8 <MX_USART1_UART_Init+0x90>)
 80017b6:	f00f f93e 	bl	8010a36 <HAL_UARTEx_SetRxFifoThreshold>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80017c0:	f000 fd64 	bl	800228c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80017c4:	4804      	ldr	r0, [pc, #16]	; (80017d8 <MX_USART1_UART_Init+0x90>)
 80017c6:	f00f f8bf 	bl	8010948 <HAL_UARTEx_DisableFifoMode>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80017d0:	f000 fd5c 	bl	800228c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80017d4:	bf00      	nop
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	240005cc 	.word	0x240005cc
 80017dc:	40011000 	.word	0x40011000

080017e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80017e6:	4b15      	ldr	r3, [pc, #84]	; (800183c <MX_DMA_Init+0x5c>)
 80017e8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80017ec:	4a13      	ldr	r2, [pc, #76]	; (800183c <MX_DMA_Init+0x5c>)
 80017ee:	f043 0301 	orr.w	r3, r3, #1
 80017f2:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80017f6:	4b11      	ldr	r3, [pc, #68]	; (800183c <MX_DMA_Init+0x5c>)
 80017f8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80017fc:	f003 0301 	and.w	r3, r3, #1
 8001800:	607b      	str	r3, [r7, #4]
 8001802:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8001804:	2200      	movs	r2, #0
 8001806:	2105      	movs	r1, #5
 8001808:	200b      	movs	r0, #11
 800180a:	f003 f965 	bl	8004ad8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800180e:	200b      	movs	r0, #11
 8001810:	f003 f97c 	bl	8004b0c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001814:	2200      	movs	r2, #0
 8001816:	2105      	movs	r1, #5
 8001818:	200c      	movs	r0, #12
 800181a:	f003 f95d 	bl	8004ad8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800181e:	200c      	movs	r0, #12
 8001820:	f003 f974 	bl	8004b0c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001824:	2200      	movs	r2, #0
 8001826:	2105      	movs	r1, #5
 8001828:	2010      	movs	r0, #16
 800182a:	f003 f955 	bl	8004ad8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800182e:	2010      	movs	r0, #16
 8001830:	f003 f96c 	bl	8004b0c <HAL_NVIC_EnableIRQ>

}
 8001834:	bf00      	nop
 8001836:	3708      	adds	r7, #8
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	58024400 	.word	0x58024400

08001840 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b08a      	sub	sp, #40	; 0x28
 8001844:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001846:	f107 0314 	add.w	r3, r7, #20
 800184a:	2200      	movs	r2, #0
 800184c:	601a      	str	r2, [r3, #0]
 800184e:	605a      	str	r2, [r3, #4]
 8001850:	609a      	str	r2, [r3, #8]
 8001852:	60da      	str	r2, [r3, #12]
 8001854:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001856:	4b34      	ldr	r3, [pc, #208]	; (8001928 <MX_GPIO_Init+0xe8>)
 8001858:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800185c:	4a32      	ldr	r2, [pc, #200]	; (8001928 <MX_GPIO_Init+0xe8>)
 800185e:	f043 0304 	orr.w	r3, r3, #4
 8001862:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001866:	4b30      	ldr	r3, [pc, #192]	; (8001928 <MX_GPIO_Init+0xe8>)
 8001868:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800186c:	f003 0304 	and.w	r3, r3, #4
 8001870:	613b      	str	r3, [r7, #16]
 8001872:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001874:	4b2c      	ldr	r3, [pc, #176]	; (8001928 <MX_GPIO_Init+0xe8>)
 8001876:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800187a:	4a2b      	ldr	r2, [pc, #172]	; (8001928 <MX_GPIO_Init+0xe8>)
 800187c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001880:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001884:	4b28      	ldr	r3, [pc, #160]	; (8001928 <MX_GPIO_Init+0xe8>)
 8001886:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800188a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001892:	4b25      	ldr	r3, [pc, #148]	; (8001928 <MX_GPIO_Init+0xe8>)
 8001894:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001898:	4a23      	ldr	r2, [pc, #140]	; (8001928 <MX_GPIO_Init+0xe8>)
 800189a:	f043 0301 	orr.w	r3, r3, #1
 800189e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80018a2:	4b21      	ldr	r3, [pc, #132]	; (8001928 <MX_GPIO_Init+0xe8>)
 80018a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018a8:	f003 0301 	and.w	r3, r3, #1
 80018ac:	60bb      	str	r3, [r7, #8]
 80018ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b0:	4b1d      	ldr	r3, [pc, #116]	; (8001928 <MX_GPIO_Init+0xe8>)
 80018b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018b6:	4a1c      	ldr	r2, [pc, #112]	; (8001928 <MX_GPIO_Init+0xe8>)
 80018b8:	f043 0302 	orr.w	r3, r3, #2
 80018bc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80018c0:	4b19      	ldr	r3, [pc, #100]	; (8001928 <MX_GPIO_Init+0xe8>)
 80018c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018c6:	f003 0302 	and.w	r3, r3, #2
 80018ca:	607b      	str	r3, [r7, #4]
 80018cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 80018ce:	2200      	movs	r2, #0
 80018d0:	f44f 511f 	mov.w	r1, #10176	; 0x27c0
 80018d4:	4815      	ldr	r0, [pc, #84]	; (800192c <MX_GPIO_Init+0xec>)
 80018d6:	f006 fd31 	bl	800833c <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 80018da:	2200      	movs	r2, #0
 80018dc:	2164      	movs	r1, #100	; 0x64
 80018de:	4814      	ldr	r0, [pc, #80]	; (8001930 <MX_GPIO_Init+0xf0>)
 80018e0:	f006 fd2c 	bl	800833c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC6 PC7 PC8
                           PC9 PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 80018e4:	f44f 531f 	mov.w	r3, #10176	; 0x27c0
 80018e8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ea:	2301      	movs	r3, #1
 80018ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ee:	2300      	movs	r3, #0
 80018f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f2:	2300      	movs	r3, #0
 80018f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018f6:	f107 0314 	add.w	r3, r7, #20
 80018fa:	4619      	mov	r1, r3
 80018fc:	480b      	ldr	r0, [pc, #44]	; (800192c <MX_GPIO_Init+0xec>)
 80018fe:	f006 fb55 	bl	8007fac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8001902:	2364      	movs	r3, #100	; 0x64
 8001904:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001906:	2301      	movs	r3, #1
 8001908:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190a:	2300      	movs	r3, #0
 800190c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190e:	2300      	movs	r3, #0
 8001910:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001912:	f107 0314 	add.w	r3, r7, #20
 8001916:	4619      	mov	r1, r3
 8001918:	4805      	ldr	r0, [pc, #20]	; (8001930 <MX_GPIO_Init+0xf0>)
 800191a:	f006 fb47 	bl	8007fac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800191e:	bf00      	nop
 8001920:	3728      	adds	r7, #40	; 0x28
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	58024400 	.word	0x58024400
 800192c:	58020800 	.word	0x58020800
 8001930:	58020400 	.word	0x58020400

08001934 <handshake>:

// *********************************************************************************************************** HELPER FUNCTIONS


int handshake()
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b088      	sub	sp, #32
 8001938:	af00      	add	r7, sp, #0
	uint8_t tx_buffer[5];
	uint8_t rx_buffer[9];
	uint8_t key;
	int allowed_tries = 10;
 800193a:	230a      	movs	r3, #10
 800193c:	61bb      	str	r3, [r7, #24]

	// Wait for 0xFF to be received
	do
	{
		HAL_UART_Receive_IT(&huart1, rx_buffer, 9);
 800193e:	1d3b      	adds	r3, r7, #4
 8001940:	2209      	movs	r2, #9
 8001942:	4619      	mov	r1, r3
 8001944:	4813      	ldr	r0, [pc, #76]	; (8001994 <handshake+0x60>)
 8001946:	f00c fdb3 	bl	800e4b0 <HAL_UART_Receive_IT>
		key = rx_buffer[0];
 800194a:	793b      	ldrb	r3, [r7, #4]
 800194c:	75fb      	strb	r3, [r7, #23]
	}while(key != 0xFF);
 800194e:	7dfb      	ldrb	r3, [r7, #23]
 8001950:	2bff      	cmp	r3, #255	; 0xff
 8001952:	d1f4      	bne.n	800193e <handshake+0xa>

	// TODO: Set RTC based on received time stamp in rx_buffer and send timestamp of when RTC actually starts

	// TEMPORARY: Send back received time stamp, will be changed once above todo is completed
	tx_buffer[0] = 0xFA;
 8001954:	23fa      	movs	r3, #250	; 0xfa
 8001956:	743b      	strb	r3, [r7, #16]
	tx_buffer[1] = 1;
 8001958:	2301      	movs	r3, #1
 800195a:	747b      	strb	r3, [r7, #17]
	tx_buffer[2] = 0;
 800195c:	2300      	movs	r3, #0
 800195e:	74bb      	strb	r3, [r7, #18]
	tx_buffer[3] = 0;
 8001960:	2300      	movs	r3, #0
 8001962:	74fb      	strb	r3, [r7, #19]
	tx_buffer[4] = 2;
 8001964:	2302      	movs	r3, #2
 8001966:	753b      	strb	r3, [r7, #20]

	for(int i = 0; i < allowed_tries; i++)
 8001968:	2300      	movs	r3, #0
 800196a:	61fb      	str	r3, [r7, #28]
 800196c:	e009      	b.n	8001982 <handshake+0x4e>
	{
		HAL_UART_Transmit(&huart1, tx_buffer, 5 * sizeof(uint8_t), 100);
 800196e:	f107 0110 	add.w	r1, r7, #16
 8001972:	2364      	movs	r3, #100	; 0x64
 8001974:	2205      	movs	r2, #5
 8001976:	4807      	ldr	r0, [pc, #28]	; (8001994 <handshake+0x60>)
 8001978:	f00c fd0c 	bl	800e394 <HAL_UART_Transmit>
	for(int i = 0; i < allowed_tries; i++)
 800197c:	69fb      	ldr	r3, [r7, #28]
 800197e:	3301      	adds	r3, #1
 8001980:	61fb      	str	r3, [r7, #28]
 8001982:	69fa      	ldr	r2, [r7, #28]
 8001984:	69bb      	ldr	r3, [r7, #24]
 8001986:	429a      	cmp	r2, r3
 8001988:	dbf1      	blt.n	800196e <handshake+0x3a>
	}

	return 1;
 800198a:	2301      	movs	r3, #1
}
 800198c:	4618      	mov	r0, r3
 800198e:	3720      	adds	r7, #32
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	240005cc 	.word	0x240005cc

08001998 <system_setup>:
 * This function initializes various system components including timers, ADC calibration, and DMA for ADC data acquisition.
 * It starts PWM for TIM2, performs ADC calibration for ADC1 and ADC3, and starts DMA for ADC data acquisition.
 * Any errors encountered during these initialization steps are handled by the Error_Handler function.
 */
void system_setup()
{
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0

	  TIM2->CCR4 = 312;
 800199c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80019a0:	f44f 729c 	mov.w	r2, #312	; 0x138
 80019a4:	641a      	str	r2, [r3, #64]	; 0x40
	  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80019a6:	210c      	movs	r1, #12
 80019a8:	4818      	ldr	r0, [pc, #96]	; (8001a0c <system_setup+0x74>)
 80019aa:	f00b faf9 	bl	800cfa0 <HAL_TIM_PWM_Start>

	  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY,
 80019ae:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80019b2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80019b6:	4816      	ldr	r0, [pc, #88]	; (8001a10 <system_setup+0x78>)
 80019b8:	f002 fe94 	bl	80046e4 <HAL_ADCEx_Calibration_Start>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <system_setup+0x2e>
	  			ADC_SINGLE_ENDED) != HAL_OK) {
	  		/* Calibration Error */
	  		Error_Handler();
 80019c2:	f000 fc63 	bl	800228c <Error_Handler>
	  	}

	  	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC1_raw_data,
 80019c6:	220b      	movs	r2, #11
 80019c8:	4912      	ldr	r1, [pc, #72]	; (8001a14 <system_setup+0x7c>)
 80019ca:	4811      	ldr	r0, [pc, #68]	; (8001a10 <system_setup+0x78>)
 80019cc:	f001 ff68 	bl	80038a0 <HAL_ADC_Start_DMA>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <system_setup+0x42>
	  	ADC1_NUM_CHANNELS) != HAL_OK) {
	  		Error_Handler();
 80019d6:	f000 fc59 	bl	800228c <Error_Handler>
	  	}

	  	if (HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET_LINEARITY,
 80019da:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80019de:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80019e2:	480d      	ldr	r0, [pc, #52]	; (8001a18 <system_setup+0x80>)
 80019e4:	f002 fe7e 	bl	80046e4 <HAL_ADCEx_Calibration_Start>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <system_setup+0x5a>
	  			ADC_SINGLE_ENDED) != HAL_OK) {
	  		/* Calibration Error */
	  		Error_Handler();
 80019ee:	f000 fc4d 	bl	800228c <Error_Handler>
	  	}

	  	if (HAL_ADC_Start_DMA(&hadc3, (uint32_t*) ADC3_raw_data,
 80019f2:	2204      	movs	r2, #4
 80019f4:	4909      	ldr	r1, [pc, #36]	; (8001a1c <system_setup+0x84>)
 80019f6:	4808      	ldr	r0, [pc, #32]	; (8001a18 <system_setup+0x80>)
 80019f8:	f001 ff52 	bl	80038a0 <HAL_ADC_Start_DMA>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <system_setup+0x6e>
	  	ADC3_NUM_CHANNELS) != HAL_OK) {
	  		Error_Handler();
 8001a02:	f000 fc43 	bl	800228c <Error_Handler>
	  	}
}
 8001a06:	bf00      	nop
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	24000534 	.word	0x24000534
 8001a10:	2400011c 	.word	0x2400011c
 8001a14:	24000700 	.word	0x24000700
 8001a18:	24000180 	.word	0x24000180
 8001a1c:	24000720 	.word	0x24000720

08001a20 <getTimestamp>:


void getTimestamp(uint8_t *buffer)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b08a      	sub	sp, #40	; 0x28
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef currentTime;
	RTC_DateTypeDef currentDate;

	HAL_RTC_GetTime(&hrtc, &currentTime, RTC_FORMAT_BIN);
 8001a28:	f107 0310 	add.w	r3, r7, #16
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	4619      	mov	r1, r3
 8001a30:	481d      	ldr	r0, [pc, #116]	; (8001aa8 <getTimestamp+0x88>)
 8001a32:	f00a fc51 	bl	800c2d8 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &currentDate, RTC_FORMAT_BIN);
 8001a36:	f107 030c 	add.w	r3, r7, #12
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	481a      	ldr	r0, [pc, #104]	; (8001aa8 <getTimestamp+0x88>)
 8001a40:	f00a fd2e 	bl	800c4a0 <HAL_RTC_GetDate>
    uint32_t milliseconds = (1000 - (currentTime.SubSeconds * 1000) / hrtc.Init.SynchPrediv);
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a4a:	fb03 f202 	mul.w	r2, r3, r2
 8001a4e:	4b16      	ldr	r3, [pc, #88]	; (8001aa8 <getTimestamp+0x88>)
 8001a50:	68db      	ldr	r3, [r3, #12]
 8001a52:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a56:	f5c3 737a 	rsb	r3, r3, #1000	; 0x3e8
 8001a5a:	627b      	str	r3, [r7, #36]	; 0x24



    buffer[0] = currentDate.Year;		// 0-99
 8001a5c:	7bfa      	ldrb	r2, [r7, #15]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	701a      	strb	r2, [r3, #0]
    buffer[1] = currentDate.Month;		// 1-12
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	3301      	adds	r3, #1
 8001a66:	7b7a      	ldrb	r2, [r7, #13]
 8001a68:	701a      	strb	r2, [r3, #0]
    buffer[2] = currentDate.Date;		// 1-31
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	3302      	adds	r3, #2
 8001a6e:	7bba      	ldrb	r2, [r7, #14]
 8001a70:	701a      	strb	r2, [r3, #0]
	buffer[3] = currentTime.Hours;		// 0-23
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	3303      	adds	r3, #3
 8001a76:	7c3a      	ldrb	r2, [r7, #16]
 8001a78:	701a      	strb	r2, [r3, #0]
	buffer[4] = currentTime.Minutes;	// 0-59
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	3304      	adds	r3, #4
 8001a7e:	7c7a      	ldrb	r2, [r7, #17]
 8001a80:	701a      	strb	r2, [r3, #0]
	buffer[5] = currentTime.Seconds;	// 0-59
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	3305      	adds	r3, #5
 8001a86:	7cba      	ldrb	r2, [r7, #18]
 8001a88:	701a      	strb	r2, [r3, #0]
    buffer[6] = (milliseconds >> 8) & 0xFF;  // High byte of milliseconds
 8001a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a8c:	0a1a      	lsrs	r2, r3, #8
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	3306      	adds	r3, #6
 8001a92:	b2d2      	uxtb	r2, r2
 8001a94:	701a      	strb	r2, [r3, #0]
    buffer[7] = milliseconds & 0xFF;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	3307      	adds	r3, #7
 8001a9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a9c:	b2d2      	uxtb	r2, r2
 8001a9e:	701a      	strb	r2, [r3, #0]

}
 8001aa0:	bf00      	nop
 8001aa2:	3728      	adds	r7, #40	; 0x28
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	240003b4 	.word	0x240003b4

08001aac <create_packet>:

packet_t create_packet(const uint8_t* data, uint16_t size) {
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b086      	sub	sp, #24
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	60f8      	str	r0, [r7, #12]
 8001ab4:	60b9      	str	r1, [r7, #8]
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	80fb      	strh	r3, [r7, #6]
    packet_t packet;
    packet.array = (uint8_t*)malloc(size * sizeof(uint8_t)); // Allocate memory
 8001aba:	88fb      	ldrh	r3, [r7, #6]
 8001abc:	4618      	mov	r0, r3
 8001abe:	f012 fc17 	bl	80142f0 <malloc>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	613b      	str	r3, [r7, #16]
    if (packet.array == NULL) {
        // Memory allocation failed
        // Handle the error accordingly (e.g., return an error code or terminate the program)
    }
    memcpy(packet.array, data, size); // Copy the data into the packet array
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	88fa      	ldrh	r2, [r7, #6]
 8001aca:	68b9      	ldr	r1, [r7, #8]
 8001acc:	4618      	mov	r0, r3
 8001ace:	f012 fc1f 	bl	8014310 <memcpy>
    packet.size = size;
 8001ad2:	88fb      	ldrh	r3, [r7, #6]
 8001ad4:	82bb      	strh	r3, [r7, #20]
    return packet;
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	461a      	mov	r2, r3
 8001ada:	f107 0310 	add.w	r3, r7, #16
 8001ade:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001ae2:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8001ae6:	68f8      	ldr	r0, [r7, #12]
 8001ae8:	3718      	adds	r7, #24
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
	...

08001af0 <sample_pmt>:
 * The sampled data is stored in the provided buffer.
 *
 * @param buffer Pointer to the buffer where sampled data will be stored.
 */
void sample_pmt()
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b086      	sub	sp, #24
 8001af4:	af00      	add	r7, sp, #0
	while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8)) {
 8001af6:	bf00      	nop
 8001af8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001afc:	483f      	ldr	r0, [pc, #252]	; (8001bfc <sample_pmt+0x10c>)
 8001afe:	f006 fc05 	bl	800830c <HAL_GPIO_ReadPin>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d1f7      	bne.n	8001af8 <sample_pmt+0x8>
	}
    uint8_t* buffer = (uint8_t*)malloc(PMT_DATA_SIZE * sizeof(uint8_t)); // Allocate memory for the buffer
 8001b08:	200e      	movs	r0, #14
 8001b0a:	f012 fbf1 	bl	80142f0 <malloc>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	617b      	str	r3, [r7, #20]
	uint8_t* pmt_spi = (uint8_t*)malloc(2 * sizeof(uint8_t));
 8001b12:	2002      	movs	r0, #2
 8001b14:	f012 fbec 	bl	80142f0 <malloc>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	613b      	str	r3, [r7, #16]
	uint8_t* timestamp = (uint8_t*)malloc(8 * sizeof(uint8_t));
 8001b1c:	2008      	movs	r0, #8
 8001b1e:	f012 fbe7 	bl	80142f0 <malloc>
 8001b22:	4603      	mov	r3, r0
 8001b24:	60fb      	str	r3, [r7, #12]
    getTimestamp(timestamp);
 8001b26:	68f8      	ldr	r0, [r7, #12]
 8001b28:	f7ff ff7a 	bl	8001a20 <getTimestamp>

#ifdef SIMULATE
	pmt_spi[0] = 0xE;
 8001b2c:	693b      	ldr	r3, [r7, #16]
 8001b2e:	220e      	movs	r2, #14
 8001b30:	701a      	strb	r2, [r3, #0]
	pmt_spi[1] = 0xD;
 8001b32:	693b      	ldr	r3, [r7, #16]
 8001b34:	3301      	adds	r3, #1
 8001b36:	220d      	movs	r2, #13
 8001b38:	701a      	strb	r2, [r3, #0]
#else
	receive_pmt_spi(pmt_spi);
#endif

	buffer[0] = PMT_SYNC;
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	22bb      	movs	r2, #187	; 0xbb
 8001b3e:	701a      	strb	r2, [r3, #0]
	buffer[1] = PMT_SYNC;
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	3301      	adds	r3, #1
 8001b44:	22bb      	movs	r2, #187	; 0xbb
 8001b46:	701a      	strb	r2, [r3, #0]
	buffer[2] = ((pmt_seq & 0xFF00) >> 8);
 8001b48:	4b2d      	ldr	r3, [pc, #180]	; (8001c00 <sample_pmt+0x110>)
 8001b4a:	881b      	ldrh	r3, [r3, #0]
 8001b4c:	0a1b      	lsrs	r3, r3, #8
 8001b4e:	b29a      	uxth	r2, r3
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	3302      	adds	r3, #2
 8001b54:	b2d2      	uxtb	r2, r2
 8001b56:	701a      	strb	r2, [r3, #0]
	buffer[3] = (pmt_seq & 0xFF);
 8001b58:	4b29      	ldr	r3, [pc, #164]	; (8001c00 <sample_pmt+0x110>)
 8001b5a:	881a      	ldrh	r2, [r3, #0]
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	3303      	adds	r3, #3
 8001b60:	b2d2      	uxtb	r2, r2
 8001b62:	701a      	strb	r2, [r3, #0]
	buffer[4] = pmt_spi[0];
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	3304      	adds	r3, #4
 8001b68:	693a      	ldr	r2, [r7, #16]
 8001b6a:	7812      	ldrb	r2, [r2, #0]
 8001b6c:	701a      	strb	r2, [r3, #0]
	buffer[5] = pmt_spi[1];
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	3305      	adds	r3, #5
 8001b72:	693a      	ldr	r2, [r7, #16]
 8001b74:	7852      	ldrb	r2, [r2, #1]
 8001b76:	701a      	strb	r2, [r3, #0]
	buffer[6] = timestamp[0];
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	3306      	adds	r3, #6
 8001b7c:	68fa      	ldr	r2, [r7, #12]
 8001b7e:	7812      	ldrb	r2, [r2, #0]
 8001b80:	701a      	strb	r2, [r3, #0]
	buffer[7] = timestamp[1];
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	3307      	adds	r3, #7
 8001b86:	68fa      	ldr	r2, [r7, #12]
 8001b88:	7852      	ldrb	r2, [r2, #1]
 8001b8a:	701a      	strb	r2, [r3, #0]
	buffer[8] = timestamp[2];
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	3308      	adds	r3, #8
 8001b90:	68fa      	ldr	r2, [r7, #12]
 8001b92:	7892      	ldrb	r2, [r2, #2]
 8001b94:	701a      	strb	r2, [r3, #0]
	buffer[9] = timestamp[3];
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	3309      	adds	r3, #9
 8001b9a:	68fa      	ldr	r2, [r7, #12]
 8001b9c:	78d2      	ldrb	r2, [r2, #3]
 8001b9e:	701a      	strb	r2, [r3, #0]
	buffer[10] = timestamp[4];
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	330a      	adds	r3, #10
 8001ba4:	68fa      	ldr	r2, [r7, #12]
 8001ba6:	7912      	ldrb	r2, [r2, #4]
 8001ba8:	701a      	strb	r2, [r3, #0]
	buffer[11] = timestamp[5];
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	330b      	adds	r3, #11
 8001bae:	68fa      	ldr	r2, [r7, #12]
 8001bb0:	7952      	ldrb	r2, [r2, #5]
 8001bb2:	701a      	strb	r2, [r3, #0]
	buffer[12] = timestamp[6];
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	330c      	adds	r3, #12
 8001bb8:	68fa      	ldr	r2, [r7, #12]
 8001bba:	7992      	ldrb	r2, [r2, #6]
 8001bbc:	701a      	strb	r2, [r3, #0]
	buffer[13] = timestamp[7];
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	330d      	adds	r3, #13
 8001bc2:	68fa      	ldr	r2, [r7, #12]
 8001bc4:	79d2      	ldrb	r2, [r2, #7]
 8001bc6:	701a      	strb	r2, [r3, #0]

	packet_t pmt_packet = create_packet(buffer, PMT_DATA_SIZE);
 8001bc8:	1d3b      	adds	r3, r7, #4
 8001bca:	220e      	movs	r2, #14
 8001bcc:	6979      	ldr	r1, [r7, #20]
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff ff6c 	bl	8001aac <create_packet>
    osMessageQueuePut(mid_MsgQueue, &pmt_packet, 0U, 0U);
 8001bd4:	4b0b      	ldr	r3, [pc, #44]	; (8001c04 <sample_pmt+0x114>)
 8001bd6:	6818      	ldr	r0, [r3, #0]
 8001bd8:	1d39      	adds	r1, r7, #4
 8001bda:	2300      	movs	r3, #0
 8001bdc:	2200      	movs	r2, #0
 8001bde:	f00f fa6f 	bl	80110c0 <osMessageQueuePut>
	free(buffer);
 8001be2:	6978      	ldr	r0, [r7, #20]
 8001be4:	f012 fb8c 	bl	8014300 <free>
	free(pmt_spi);
 8001be8:	6938      	ldr	r0, [r7, #16]
 8001bea:	f012 fb89 	bl	8014300 <free>
	free(timestamp);
 8001bee:	68f8      	ldr	r0, [r7, #12]
 8001bf0:	f012 fb86 	bl	8014300 <free>
}
 8001bf4:	bf00      	nop
 8001bf6:	3718      	adds	r7, #24
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	58020000 	.word	0x58020000
 8001c00:	24000678 	.word	0x24000678
 8001c04:	24000674 	.word	0x24000674

08001c08 <sample_erpa>:
 * The sampled data is stored in the provided buffer.
 *
 * @param buffer Pointer to the buffer where sampled data will be stored.
 */
void sample_erpa()
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b086      	sub	sp, #24
 8001c0c:	af00      	add	r7, sp, #0
	while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11)) {
 8001c0e:	bf00      	nop
 8001c10:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c14:	4856      	ldr	r0, [pc, #344]	; (8001d70 <sample_erpa+0x168>)
 8001c16:	f006 fb79 	bl	800830c <HAL_GPIO_ReadPin>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d1f7      	bne.n	8001c10 <sample_erpa+0x8>
	}

    uint8_t* buffer = (uint8_t*)malloc(ERPA_DATA_SIZE * sizeof(uint8_t)); // Allocate memory for the buffer
 8001c20:	2012      	movs	r0, #18
 8001c22:	f012 fb65 	bl	80142f0 <malloc>
 8001c26:	4603      	mov	r3, r0
 8001c28:	617b      	str	r3, [r7, #20]

	uint8_t* erpa_spi = (uint8_t*)malloc(2 * sizeof(uint8_t));
 8001c2a:	2002      	movs	r0, #2
 8001c2c:	f012 fb60 	bl	80142f0 <malloc>
 8001c30:	4603      	mov	r3, r0
 8001c32:	613b      	str	r3, [r7, #16]
	uint16_t* erpa_adc = (uint16_t*)malloc(2 * sizeof(uint16_t));
 8001c34:	2004      	movs	r0, #4
 8001c36:	f012 fb5b 	bl	80142f0 <malloc>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	60fb      	str	r3, [r7, #12]
	uint8_t* timestamp = (uint8_t*)malloc(8 * sizeof(uint8_t));
 8001c3e:	2008      	movs	r0, #8
 8001c40:	f012 fb56 	bl	80142f0 <malloc>
 8001c44:	4603      	mov	r3, r0
 8001c46:	60bb      	str	r3, [r7, #8]
    getTimestamp(timestamp);
 8001c48:	68b8      	ldr	r0, [r7, #8]
 8001c4a:	f7ff fee9 	bl	8001a20 <getTimestamp>

#ifdef SIMULATE
	erpa_spi[0] = 0xE;
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	220e      	movs	r2, #14
 8001c52:	701a      	strb	r2, [r3, #0]
	erpa_spi[1] = 0xD;
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	3301      	adds	r3, #1
 8001c58:	220d      	movs	r2, #13
 8001c5a:	701a      	strb	r2, [r3, #0]

	erpa_adc[0] = 0xEE;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	22ee      	movs	r2, #238	; 0xee
 8001c60:	801a      	strh	r2, [r3, #0]
	erpa_adc[1] = 0xDD;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	3302      	adds	r3, #2
 8001c66:	22dd      	movs	r2, #221	; 0xdd
 8001c68:	801a      	strh	r2, [r3, #0]
#else
	receive_erpa_spi(erpa_spi);
	receive_erpa_adc(erpa_adc);
#endif

	buffer[0] = ERPA_SYNC;
 8001c6a:	697b      	ldr	r3, [r7, #20]
 8001c6c:	22aa      	movs	r2, #170	; 0xaa
 8001c6e:	701a      	strb	r2, [r3, #0]
	buffer[1] = ERPA_SYNC;
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	3301      	adds	r3, #1
 8001c74:	22aa      	movs	r2, #170	; 0xaa
 8001c76:	701a      	strb	r2, [r3, #0]
	buffer[2] = ((erpa_seq & 0xFF00) >> 8);
 8001c78:	4b3e      	ldr	r3, [pc, #248]	; (8001d74 <sample_erpa+0x16c>)
 8001c7a:	881b      	ldrh	r3, [r3, #0]
 8001c7c:	0a1b      	lsrs	r3, r3, #8
 8001c7e:	b29a      	uxth	r2, r3
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	3302      	adds	r3, #2
 8001c84:	b2d2      	uxtb	r2, r2
 8001c86:	701a      	strb	r2, [r3, #0]
	buffer[3] = (erpa_seq & 0xFF);
 8001c88:	4b3a      	ldr	r3, [pc, #232]	; (8001d74 <sample_erpa+0x16c>)
 8001c8a:	881a      	ldrh	r2, [r3, #0]
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	3303      	adds	r3, #3
 8001c90:	b2d2      	uxtb	r2, r2
 8001c92:	701a      	strb	r2, [r3, #0]
	buffer[4] = ((erpa_adc[0] & 0xFF00) >> 8);	// SWP Monitored MSB
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	881b      	ldrh	r3, [r3, #0]
 8001c98:	0a1b      	lsrs	r3, r3, #8
 8001c9a:	b29a      	uxth	r2, r3
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	3304      	adds	r3, #4
 8001ca0:	b2d2      	uxtb	r2, r2
 8001ca2:	701a      	strb	r2, [r3, #0]
	buffer[5] = (erpa_adc[0] & 0xFF);           // SWP Monitored LSB
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	881a      	ldrh	r2, [r3, #0]
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	3305      	adds	r3, #5
 8001cac:	b2d2      	uxtb	r2, r2
 8001cae:	701a      	strb	r2, [r3, #0]
	buffer[6] = ((erpa_adc[1] & 0xFF00) >> 8);  // TEMPURATURE 1 MSB
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	3302      	adds	r3, #2
 8001cb4:	881b      	ldrh	r3, [r3, #0]
 8001cb6:	0a1b      	lsrs	r3, r3, #8
 8001cb8:	b29a      	uxth	r2, r3
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	3306      	adds	r3, #6
 8001cbe:	b2d2      	uxtb	r2, r2
 8001cc0:	701a      	strb	r2, [r3, #0]
	buffer[7] = (erpa_adc[1] & 0xFF);           // TEMPURATURE 1 LSB
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	3302      	adds	r3, #2
 8001cc6:	881a      	ldrh	r2, [r3, #0]
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	3307      	adds	r3, #7
 8001ccc:	b2d2      	uxtb	r2, r2
 8001cce:	701a      	strb	r2, [r3, #0]
	buffer[8] = erpa_spi[0];					// ERPA eADC MSB
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	3308      	adds	r3, #8
 8001cd4:	693a      	ldr	r2, [r7, #16]
 8001cd6:	7812      	ldrb	r2, [r2, #0]
 8001cd8:	701a      	strb	r2, [r3, #0]
	buffer[9] = erpa_spi[1];					// ERPA eADC LSB
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	3309      	adds	r3, #9
 8001cde:	693a      	ldr	r2, [r7, #16]
 8001ce0:	7852      	ldrb	r2, [r2, #1]
 8001ce2:	701a      	strb	r2, [r3, #0]
	buffer[10] = timestamp[0];
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	330a      	adds	r3, #10
 8001ce8:	68ba      	ldr	r2, [r7, #8]
 8001cea:	7812      	ldrb	r2, [r2, #0]
 8001cec:	701a      	strb	r2, [r3, #0]
	buffer[11] = timestamp[1];
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	330b      	adds	r3, #11
 8001cf2:	68ba      	ldr	r2, [r7, #8]
 8001cf4:	7852      	ldrb	r2, [r2, #1]
 8001cf6:	701a      	strb	r2, [r3, #0]
	buffer[12] = timestamp[2];
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	330c      	adds	r3, #12
 8001cfc:	68ba      	ldr	r2, [r7, #8]
 8001cfe:	7892      	ldrb	r2, [r2, #2]
 8001d00:	701a      	strb	r2, [r3, #0]
	buffer[13] = timestamp[3];
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	330d      	adds	r3, #13
 8001d06:	68ba      	ldr	r2, [r7, #8]
 8001d08:	78d2      	ldrb	r2, [r2, #3]
 8001d0a:	701a      	strb	r2, [r3, #0]
	buffer[14] = timestamp[4];
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	330e      	adds	r3, #14
 8001d10:	68ba      	ldr	r2, [r7, #8]
 8001d12:	7912      	ldrb	r2, [r2, #4]
 8001d14:	701a      	strb	r2, [r3, #0]
	buffer[15] = timestamp[5];
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	330f      	adds	r3, #15
 8001d1a:	68ba      	ldr	r2, [r7, #8]
 8001d1c:	7952      	ldrb	r2, [r2, #5]
 8001d1e:	701a      	strb	r2, [r3, #0]
	buffer[16] = timestamp[6];
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	3310      	adds	r3, #16
 8001d24:	68ba      	ldr	r2, [r7, #8]
 8001d26:	7992      	ldrb	r2, [r2, #6]
 8001d28:	701a      	strb	r2, [r3, #0]
	buffer[17] = timestamp[7];
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	3311      	adds	r3, #17
 8001d2e:	68ba      	ldr	r2, [r7, #8]
 8001d30:	79d2      	ldrb	r2, [r2, #7]
 8001d32:	701a      	strb	r2, [r3, #0]



	packet_t erpa_packet = create_packet(buffer, ERPA_DATA_SIZE);
 8001d34:	463b      	mov	r3, r7
 8001d36:	2212      	movs	r2, #18
 8001d38:	6979      	ldr	r1, [r7, #20]
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7ff feb6 	bl	8001aac <create_packet>
    osMessageQueuePut(mid_MsgQueue, &erpa_packet, 0U, 0U);
 8001d40:	4b0d      	ldr	r3, [pc, #52]	; (8001d78 <sample_erpa+0x170>)
 8001d42:	6818      	ldr	r0, [r3, #0]
 8001d44:	4639      	mov	r1, r7
 8001d46:	2300      	movs	r3, #0
 8001d48:	2200      	movs	r2, #0
 8001d4a:	f00f f9b9 	bl	80110c0 <osMessageQueuePut>
	free(buffer);
 8001d4e:	6978      	ldr	r0, [r7, #20]
 8001d50:	f012 fad6 	bl	8014300 <free>
	free(erpa_spi);
 8001d54:	6938      	ldr	r0, [r7, #16]
 8001d56:	f012 fad3 	bl	8014300 <free>
	free(erpa_adc);
 8001d5a:	68f8      	ldr	r0, [r7, #12]
 8001d5c:	f012 fad0 	bl	8014300 <free>
	free(timestamp);
 8001d60:	68b8      	ldr	r0, [r7, #8]
 8001d62:	f012 facd 	bl	8014300 <free>
}
 8001d66:	bf00      	nop
 8001d68:	3718      	adds	r7, #24
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	58020400 	.word	0x58020400
 8001d74:	2400067a 	.word	0x2400067a
 8001d78:	24000674 	.word	0x24000674

08001d7c <sample_hk>:
 * The sampled data is stored in the provided buffer.
 *
 * @param buffer Pointer to the buffer where sampled data will be stored.
 */
void sample_hk()
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b088      	sub	sp, #32
 8001d80:	af00      	add	r7, sp, #0
    uint8_t* buffer = (uint8_t*)malloc(HK_DATA_SIZE * sizeof(uint8_t)); // Allocate memory for the buffer
 8001d82:	202e      	movs	r0, #46	; 0x2e
 8001d84:	f012 fab4 	bl	80142f0 <malloc>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	61fb      	str	r3, [r7, #28]

	int16_t* hk_i2c = (int16_t*)malloc(4 * sizeof(int16_t));
 8001d8c:	2008      	movs	r0, #8
 8001d8e:	f012 faaf 	bl	80142f0 <malloc>
 8001d92:	4603      	mov	r3, r0
 8001d94:	61bb      	str	r3, [r7, #24]
	uint16_t* hk_adc1 = (uint16_t*)malloc(9 * sizeof(uint16_t));
 8001d96:	2012      	movs	r0, #18
 8001d98:	f012 faaa 	bl	80142f0 <malloc>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	617b      	str	r3, [r7, #20]
	uint16_t* hk_adc3 = (uint16_t*)malloc(4 * sizeof(uint16_t));
 8001da0:	2008      	movs	r0, #8
 8001da2:	f012 faa5 	bl	80142f0 <malloc>
 8001da6:	4603      	mov	r3, r0
 8001da8:	613b      	str	r3, [r7, #16]
	uint8_t* timestamp = (uint8_t*)malloc(8 * sizeof(uint8_t));
 8001daa:	2008      	movs	r0, #8
 8001dac:	f012 faa0 	bl	80142f0 <malloc>
 8001db0:	4603      	mov	r3, r0
 8001db2:	60fb      	str	r3, [r7, #12]
    getTimestamp(timestamp);
 8001db4:	68f8      	ldr	r0, [r7, #12]
 8001db6:	f7ff fe33 	bl	8001a20 <getTimestamp>

#ifdef SIMULATE
	hk_i2c[0] = 0x11;
 8001dba:	69bb      	ldr	r3, [r7, #24]
 8001dbc:	2211      	movs	r2, #17
 8001dbe:	801a      	strh	r2, [r3, #0]
	hk_i2c[1] = 0x12;
 8001dc0:	69bb      	ldr	r3, [r7, #24]
 8001dc2:	3302      	adds	r3, #2
 8001dc4:	2212      	movs	r2, #18
 8001dc6:	801a      	strh	r2, [r3, #0]
	hk_i2c[2] = 0x13;
 8001dc8:	69bb      	ldr	r3, [r7, #24]
 8001dca:	3304      	adds	r3, #4
 8001dcc:	2213      	movs	r2, #19
 8001dce:	801a      	strh	r2, [r3, #0]
	hk_i2c[3] = 0x14;
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	3306      	adds	r3, #6
 8001dd4:	2214      	movs	r2, #20
 8001dd6:	801a      	strh	r2, [r3, #0]

	hk_adc1[0] = 0xA0;
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	22a0      	movs	r2, #160	; 0xa0
 8001ddc:	801a      	strh	r2, [r3, #0]
	hk_adc1[1] = 0xA1;
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	3302      	adds	r3, #2
 8001de2:	22a1      	movs	r2, #161	; 0xa1
 8001de4:	801a      	strh	r2, [r3, #0]
	hk_adc1[2] = 0xA2;
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	3304      	adds	r3, #4
 8001dea:	22a2      	movs	r2, #162	; 0xa2
 8001dec:	801a      	strh	r2, [r3, #0]
	hk_adc1[3] = 0xA3;
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	3306      	adds	r3, #6
 8001df2:	22a3      	movs	r2, #163	; 0xa3
 8001df4:	801a      	strh	r2, [r3, #0]
	hk_adc1[4] = 0xA4;
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	3308      	adds	r3, #8
 8001dfa:	22a4      	movs	r2, #164	; 0xa4
 8001dfc:	801a      	strh	r2, [r3, #0]
	hk_adc1[5] = 0xA5;
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	330a      	adds	r3, #10
 8001e02:	22a5      	movs	r2, #165	; 0xa5
 8001e04:	801a      	strh	r2, [r3, #0]
	hk_adc1[6] = 0xA6;
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	330c      	adds	r3, #12
 8001e0a:	22a6      	movs	r2, #166	; 0xa6
 8001e0c:	801a      	strh	r2, [r3, #0]
	hk_adc1[7] = 0xA7;
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	330e      	adds	r3, #14
 8001e12:	22a7      	movs	r2, #167	; 0xa7
 8001e14:	801a      	strh	r2, [r3, #0]
	hk_adc1[8] = 0xA8;
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	3310      	adds	r3, #16
 8001e1a:	22a8      	movs	r2, #168	; 0xa8
 8001e1c:	801a      	strh	r2, [r3, #0]

	hk_adc3[0] = 0xB0;
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	22b0      	movs	r2, #176	; 0xb0
 8001e22:	801a      	strh	r2, [r3, #0]
	hk_adc3[1] = 0xB1;
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	3302      	adds	r3, #2
 8001e28:	22b1      	movs	r2, #177	; 0xb1
 8001e2a:	801a      	strh	r2, [r3, #0]
	hk_adc3[2] = 0xB2;
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	3304      	adds	r3, #4
 8001e30:	22b2      	movs	r2, #178	; 0xb2
 8001e32:	801a      	strh	r2, [r3, #0]
	hk_adc3[3] = 0xB3;
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	3306      	adds	r3, #6
 8001e38:	22b3      	movs	r2, #179	; 0xb3
 8001e3a:	801a      	strh	r2, [r3, #0]
	receive_hk_i2c(hk_i2c);
	receive_hk_adc1(hk_adc1);
	receive_hk_adc3(hk_adc3);
#endif

	buffer[0] = HK_SYNC;                     	// HK SYNC 0xCC MSB
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	22cc      	movs	r2, #204	; 0xcc
 8001e40:	701a      	strb	r2, [r3, #0]
	buffer[1] = HK_SYNC;                     	// HK SYNC 0xCC LSB
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	3301      	adds	r3, #1
 8001e46:	22cc      	movs	r2, #204	; 0xcc
 8001e48:	701a      	strb	r2, [r3, #0]
	buffer[2] = ((hk_seq & 0xFF00) >> 8);    	// HK SEQ # MSB
 8001e4a:	4ba5      	ldr	r3, [pc, #660]	; (80020e0 <sample_hk+0x364>)
 8001e4c:	881b      	ldrh	r3, [r3, #0]
 8001e4e:	0a1b      	lsrs	r3, r3, #8
 8001e50:	b29a      	uxth	r2, r3
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	3302      	adds	r3, #2
 8001e56:	b2d2      	uxtb	r2, r2
 8001e58:	701a      	strb	r2, [r3, #0]
	buffer[3] = (hk_seq & 0xFF);             	// HK SEQ # LSB
 8001e5a:	4ba1      	ldr	r3, [pc, #644]	; (80020e0 <sample_hk+0x364>)
 8001e5c:	881a      	ldrh	r2, [r3, #0]
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	3303      	adds	r3, #3
 8001e62:	b2d2      	uxtb	r2, r2
 8001e64:	701a      	strb	r2, [r3, #0]
	buffer[4] = ((hk_adc3[1] & 0xFF00) >> 8);	// HK vsense MSB
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	3302      	adds	r3, #2
 8001e6a:	881b      	ldrh	r3, [r3, #0]
 8001e6c:	0a1b      	lsrs	r3, r3, #8
 8001e6e:	b29a      	uxth	r2, r3
 8001e70:	69fb      	ldr	r3, [r7, #28]
 8001e72:	3304      	adds	r3, #4
 8001e74:	b2d2      	uxtb	r2, r2
 8001e76:	701a      	strb	r2, [r3, #0]
	buffer[5] = (hk_adc3[1] & 0xFF);			// HK vsense LSB
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	3302      	adds	r3, #2
 8001e7c:	881a      	ldrh	r2, [r3, #0]
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	3305      	adds	r3, #5
 8001e82:	b2d2      	uxtb	r2, r2
 8001e84:	701a      	strb	r2, [r3, #0]
	buffer[6] = ((hk_adc3[0] & 0xFF00) >> 8);	// HK vrefint MSB
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	881b      	ldrh	r3, [r3, #0]
 8001e8a:	0a1b      	lsrs	r3, r3, #8
 8001e8c:	b29a      	uxth	r2, r3
 8001e8e:	69fb      	ldr	r3, [r7, #28]
 8001e90:	3306      	adds	r3, #6
 8001e92:	b2d2      	uxtb	r2, r2
 8001e94:	701a      	strb	r2, [r3, #0]
	buffer[7] = (hk_adc3[0] & 0xFF);			// HK vrefint LSB
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	881a      	ldrh	r2, [r3, #0]
 8001e9a:	69fb      	ldr	r3, [r7, #28]
 8001e9c:	3307      	adds	r3, #7
 8001e9e:	b2d2      	uxtb	r2, r2
 8001ea0:	701a      	strb	r2, [r3, #0]
	buffer[8] = ((hk_i2c[0] & 0xFF00) >> 8);	// HK TEMP1 MSB
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ea8:	121a      	asrs	r2, r3, #8
 8001eaa:	69fb      	ldr	r3, [r7, #28]
 8001eac:	3308      	adds	r3, #8
 8001eae:	b2d2      	uxtb	r2, r2
 8001eb0:	701a      	strb	r2, [r3, #0]
	buffer[9] = (hk_i2c[0] & 0xFF);				// HK TEMP1 LSB
 8001eb2:	69bb      	ldr	r3, [r7, #24]
 8001eb4:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	3309      	adds	r3, #9
 8001ebc:	b2d2      	uxtb	r2, r2
 8001ebe:	701a      	strb	r2, [r3, #0]
	buffer[10] = ((hk_i2c[1] & 0xFF00) >> 8);	// HK TEMP2 MSB
 8001ec0:	69bb      	ldr	r3, [r7, #24]
 8001ec2:	3302      	adds	r3, #2
 8001ec4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ec8:	121a      	asrs	r2, r3, #8
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	330a      	adds	r3, #10
 8001ece:	b2d2      	uxtb	r2, r2
 8001ed0:	701a      	strb	r2, [r3, #0]
	buffer[11] = (hk_i2c[1] & 0xFF);			// HK TEMP2 LSB
 8001ed2:	69bb      	ldr	r3, [r7, #24]
 8001ed4:	3302      	adds	r3, #2
 8001ed6:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001eda:	69fb      	ldr	r3, [r7, #28]
 8001edc:	330b      	adds	r3, #11
 8001ede:	b2d2      	uxtb	r2, r2
 8001ee0:	701a      	strb	r2, [r3, #0]
	buffer[12] = ((hk_i2c[2] & 0xFF00) >> 8);	// HK TEMP3 MSB
 8001ee2:	69bb      	ldr	r3, [r7, #24]
 8001ee4:	3304      	adds	r3, #4
 8001ee6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001eea:	121a      	asrs	r2, r3, #8
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	330c      	adds	r3, #12
 8001ef0:	b2d2      	uxtb	r2, r2
 8001ef2:	701a      	strb	r2, [r3, #0]
	buffer[13] = (hk_i2c[2] & 0xFF);			// HK TEMP3 LSB
 8001ef4:	69bb      	ldr	r3, [r7, #24]
 8001ef6:	3304      	adds	r3, #4
 8001ef8:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	330d      	adds	r3, #13
 8001f00:	b2d2      	uxtb	r2, r2
 8001f02:	701a      	strb	r2, [r3, #0]
	buffer[14] = ((hk_i2c[3] & 0xFF00) >> 8);	// HK TEMP4 MSB
 8001f04:	69bb      	ldr	r3, [r7, #24]
 8001f06:	3306      	adds	r3, #6
 8001f08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f0c:	121a      	asrs	r2, r3, #8
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	330e      	adds	r3, #14
 8001f12:	b2d2      	uxtb	r2, r2
 8001f14:	701a      	strb	r2, [r3, #0]
	buffer[15] = (hk_i2c[3] & 0xFF);			// HK TEMP4 LSB
 8001f16:	69bb      	ldr	r3, [r7, #24]
 8001f18:	3306      	adds	r3, #6
 8001f1a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001f1e:	69fb      	ldr	r3, [r7, #28]
 8001f20:	330f      	adds	r3, #15
 8001f22:	b2d2      	uxtb	r2, r2
 8001f24:	701a      	strb	r2, [r3, #0]
	buffer[16] = ((hk_adc1[0] & 0xFF00) >> 8);	// HK BUSvmon MSB
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	881b      	ldrh	r3, [r3, #0]
 8001f2a:	0a1b      	lsrs	r3, r3, #8
 8001f2c:	b29a      	uxth	r2, r3
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	3310      	adds	r3, #16
 8001f32:	b2d2      	uxtb	r2, r2
 8001f34:	701a      	strb	r2, [r3, #0]
	buffer[17] = (hk_adc1[0] & 0xFF);			// HK BUSvmon LSB
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	881a      	ldrh	r2, [r3, #0]
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	3311      	adds	r3, #17
 8001f3e:	b2d2      	uxtb	r2, r2
 8001f40:	701a      	strb	r2, [r3, #0]
	buffer[18] = ((hk_adc1[1] & 0xFF00) >> 8);	// HK BUSimon MSB
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	3302      	adds	r3, #2
 8001f46:	881b      	ldrh	r3, [r3, #0]
 8001f48:	0a1b      	lsrs	r3, r3, #8
 8001f4a:	b29a      	uxth	r2, r3
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	3312      	adds	r3, #18
 8001f50:	b2d2      	uxtb	r2, r2
 8001f52:	701a      	strb	r2, [r3, #0]
	buffer[19] = (hk_adc1[1] & 0xFF);			// HK BUSimon LSB
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	3302      	adds	r3, #2
 8001f58:	881a      	ldrh	r2, [r3, #0]
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	3313      	adds	r3, #19
 8001f5e:	b2d2      	uxtb	r2, r2
 8001f60:	701a      	strb	r2, [r3, #0]
	buffer[20] = ((hk_adc1[2] & 0xFF00) >> 8);	// HK 2v5mon MSB
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	3304      	adds	r3, #4
 8001f66:	881b      	ldrh	r3, [r3, #0]
 8001f68:	0a1b      	lsrs	r3, r3, #8
 8001f6a:	b29a      	uxth	r2, r3
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	3314      	adds	r3, #20
 8001f70:	b2d2      	uxtb	r2, r2
 8001f72:	701a      	strb	r2, [r3, #0]
	buffer[21] = (hk_adc1[2] & 0xFF);			// HK 2v5mon LSB
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	3304      	adds	r3, #4
 8001f78:	881a      	ldrh	r2, [r3, #0]
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	3315      	adds	r3, #21
 8001f7e:	b2d2      	uxtb	r2, r2
 8001f80:	701a      	strb	r2, [r3, #0]
	buffer[22] = ((hk_adc1[3] & 0xFF00) >> 8);	// HK 3v3mon MSB
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	3306      	adds	r3, #6
 8001f86:	881b      	ldrh	r3, [r3, #0]
 8001f88:	0a1b      	lsrs	r3, r3, #8
 8001f8a:	b29a      	uxth	r2, r3
 8001f8c:	69fb      	ldr	r3, [r7, #28]
 8001f8e:	3316      	adds	r3, #22
 8001f90:	b2d2      	uxtb	r2, r2
 8001f92:	701a      	strb	r2, [r3, #0]
	buffer[23] = (hk_adc1[3] & 0xFF);			// HK 3v3mon LSB
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	3306      	adds	r3, #6
 8001f98:	881a      	ldrh	r2, [r3, #0]
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	3317      	adds	r3, #23
 8001f9e:	b2d2      	uxtb	r2, r2
 8001fa0:	701a      	strb	r2, [r3, #0]
	buffer[24] = ((hk_adc1[6] & 0xFF00) >> 8);	// HK 5vmon MSB
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	330c      	adds	r3, #12
 8001fa6:	881b      	ldrh	r3, [r3, #0]
 8001fa8:	0a1b      	lsrs	r3, r3, #8
 8001faa:	b29a      	uxth	r2, r3
 8001fac:	69fb      	ldr	r3, [r7, #28]
 8001fae:	3318      	adds	r3, #24
 8001fb0:	b2d2      	uxtb	r2, r2
 8001fb2:	701a      	strb	r2, [r3, #0]
	buffer[25] = (hk_adc1[6] & 0xFF);			// HK 5vmon LSB
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	330c      	adds	r3, #12
 8001fb8:	881a      	ldrh	r2, [r3, #0]
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	3319      	adds	r3, #25
 8001fbe:	b2d2      	uxtb	r2, r2
 8001fc0:	701a      	strb	r2, [r3, #0]
	buffer[26] = ((hk_adc1[3] & 0xFF00) >> 8);	// HK n3v3mon MSB
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	3306      	adds	r3, #6
 8001fc6:	881b      	ldrh	r3, [r3, #0]
 8001fc8:	0a1b      	lsrs	r3, r3, #8
 8001fca:	b29a      	uxth	r2, r3
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	331a      	adds	r3, #26
 8001fd0:	b2d2      	uxtb	r2, r2
 8001fd2:	701a      	strb	r2, [r3, #0]
	buffer[27] = (hk_adc1[3] & 0xFF);			// HK n3v3mon LSB
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	3306      	adds	r3, #6
 8001fd8:	881a      	ldrh	r2, [r3, #0]
 8001fda:	69fb      	ldr	r3, [r7, #28]
 8001fdc:	331b      	adds	r3, #27
 8001fde:	b2d2      	uxtb	r2, r2
 8001fe0:	701a      	strb	r2, [r3, #0]
	buffer[28] = ((hk_adc1[2] & 0xFF00) >> 8);	// HK n5vmon MSB
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	3304      	adds	r3, #4
 8001fe6:	881b      	ldrh	r3, [r3, #0]
 8001fe8:	0a1b      	lsrs	r3, r3, #8
 8001fea:	b29a      	uxth	r2, r3
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	331c      	adds	r3, #28
 8001ff0:	b2d2      	uxtb	r2, r2
 8001ff2:	701a      	strb	r2, [r3, #0]
	buffer[29] = (hk_adc1[2] & 0xFF);			// HK n5vmon LSB
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	3304      	adds	r3, #4
 8001ff8:	881a      	ldrh	r2, [r3, #0]
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	331d      	adds	r3, #29
 8001ffe:	b2d2      	uxtb	r2, r2
 8002000:	701a      	strb	r2, [r3, #0]
	buffer[30] = ((hk_adc1[7] & 0xFF00) >> 8);	// HK 15vmon MSB
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	330e      	adds	r3, #14
 8002006:	881b      	ldrh	r3, [r3, #0]
 8002008:	0a1b      	lsrs	r3, r3, #8
 800200a:	b29a      	uxth	r2, r3
 800200c:	69fb      	ldr	r3, [r7, #28]
 800200e:	331e      	adds	r3, #30
 8002010:	b2d2      	uxtb	r2, r2
 8002012:	701a      	strb	r2, [r3, #0]
	buffer[31] = (hk_adc1[7] & 0xFF);			// HK 15vmon LSB
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	330e      	adds	r3, #14
 8002018:	881a      	ldrh	r2, [r3, #0]
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	331f      	adds	r3, #31
 800201e:	b2d2      	uxtb	r2, r2
 8002020:	701a      	strb	r2, [r3, #0]
	buffer[32] = ((hk_adc1[8] & 0xFF00) >> 8);	// HK 5vrefmon MSB
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	3310      	adds	r3, #16
 8002026:	881b      	ldrh	r3, [r3, #0]
 8002028:	0a1b      	lsrs	r3, r3, #8
 800202a:	b29a      	uxth	r2, r3
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	3320      	adds	r3, #32
 8002030:	b2d2      	uxtb	r2, r2
 8002032:	701a      	strb	r2, [r3, #0]
	buffer[33] = (hk_adc1[8] & 0xFF);			// HK 5vrefmon LSB
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	3310      	adds	r3, #16
 8002038:	881a      	ldrh	r2, [r3, #0]
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	3321      	adds	r3, #33	; 0x21
 800203e:	b2d2      	uxtb	r2, r2
 8002040:	701a      	strb	r2, [r3, #0]
	buffer[34] = ((hk_adc1[4] & 0xFF00) >> 8);	// HK n150vmon MSB
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	3308      	adds	r3, #8
 8002046:	881b      	ldrh	r3, [r3, #0]
 8002048:	0a1b      	lsrs	r3, r3, #8
 800204a:	b29a      	uxth	r2, r3
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	3322      	adds	r3, #34	; 0x22
 8002050:	b2d2      	uxtb	r2, r2
 8002052:	701a      	strb	r2, [r3, #0]
	buffer[35] = (hk_adc1[4] & 0xFF);			// HK n150vmon LSB
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	3308      	adds	r3, #8
 8002058:	881a      	ldrh	r2, [r3, #0]
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	3323      	adds	r3, #35	; 0x23
 800205e:	b2d2      	uxtb	r2, r2
 8002060:	701a      	strb	r2, [r3, #0]
	buffer[36] = ((hk_adc1[5] & 0xFF00) >> 8);	// HK n800vmon MSB
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	330a      	adds	r3, #10
 8002066:	881b      	ldrh	r3, [r3, #0]
 8002068:	0a1b      	lsrs	r3, r3, #8
 800206a:	b29a      	uxth	r2, r3
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	3324      	adds	r3, #36	; 0x24
 8002070:	b2d2      	uxtb	r2, r2
 8002072:	701a      	strb	r2, [r3, #0]
	buffer[37] = (hk_adc1[5] & 0xFF);			// HK n800vmon LSB
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	330a      	adds	r3, #10
 8002078:	881a      	ldrh	r2, [r3, #0]
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	3325      	adds	r3, #37	; 0x25
 800207e:	b2d2      	uxtb	r2, r2
 8002080:	701a      	strb	r2, [r3, #0]
	buffer[38] = timestamp[0];
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	3326      	adds	r3, #38	; 0x26
 8002086:	68fa      	ldr	r2, [r7, #12]
 8002088:	7812      	ldrb	r2, [r2, #0]
 800208a:	701a      	strb	r2, [r3, #0]
	buffer[39] = timestamp[1];
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	3327      	adds	r3, #39	; 0x27
 8002090:	68fa      	ldr	r2, [r7, #12]
 8002092:	7852      	ldrb	r2, [r2, #1]
 8002094:	701a      	strb	r2, [r3, #0]
	buffer[40] = timestamp[2];
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	3328      	adds	r3, #40	; 0x28
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	7892      	ldrb	r2, [r2, #2]
 800209e:	701a      	strb	r2, [r3, #0]
	buffer[41] = timestamp[3];
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	3329      	adds	r3, #41	; 0x29
 80020a4:	68fa      	ldr	r2, [r7, #12]
 80020a6:	78d2      	ldrb	r2, [r2, #3]
 80020a8:	701a      	strb	r2, [r3, #0]
	buffer[42] = timestamp[4];
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	332a      	adds	r3, #42	; 0x2a
 80020ae:	68fa      	ldr	r2, [r7, #12]
 80020b0:	7912      	ldrb	r2, [r2, #4]
 80020b2:	701a      	strb	r2, [r3, #0]
	buffer[43] = timestamp[5];
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	332b      	adds	r3, #43	; 0x2b
 80020b8:	68fa      	ldr	r2, [r7, #12]
 80020ba:	7952      	ldrb	r2, [r2, #5]
 80020bc:	701a      	strb	r2, [r3, #0]
	buffer[44] = timestamp[6];
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	332c      	adds	r3, #44	; 0x2c
 80020c2:	68fa      	ldr	r2, [r7, #12]
 80020c4:	7992      	ldrb	r2, [r2, #6]
 80020c6:	701a      	strb	r2, [r3, #0]
	buffer[45] = timestamp[7];
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	332d      	adds	r3, #45	; 0x2d
 80020cc:	68fa      	ldr	r2, [r7, #12]
 80020ce:	79d2      	ldrb	r2, [r2, #7]
 80020d0:	701a      	strb	r2, [r3, #0]

	packet_t hk_packet = create_packet(buffer, HK_DATA_SIZE);
 80020d2:	1d3b      	adds	r3, r7, #4
 80020d4:	222e      	movs	r2, #46	; 0x2e
 80020d6:	69f9      	ldr	r1, [r7, #28]
 80020d8:	4618      	mov	r0, r3
 80020da:	f7ff fce7 	bl	8001aac <create_packet>
 80020de:	e001      	b.n	80020e4 <sample_hk+0x368>
 80020e0:	2400067c 	.word	0x2400067c
    osMessageQueuePut(mid_MsgQueue, &hk_packet, 0U, 0U);
 80020e4:	4b0c      	ldr	r3, [pc, #48]	; (8002118 <sample_hk+0x39c>)
 80020e6:	6818      	ldr	r0, [r3, #0]
 80020e8:	1d39      	adds	r1, r7, #4
 80020ea:	2300      	movs	r3, #0
 80020ec:	2200      	movs	r2, #0
 80020ee:	f00e ffe7 	bl	80110c0 <osMessageQueuePut>
	free(buffer);
 80020f2:	69f8      	ldr	r0, [r7, #28]
 80020f4:	f012 f904 	bl	8014300 <free>
	free(hk_i2c);
 80020f8:	69b8      	ldr	r0, [r7, #24]
 80020fa:	f012 f901 	bl	8014300 <free>
	free(hk_adc1);
 80020fe:	6978      	ldr	r0, [r7, #20]
 8002100:	f012 f8fe 	bl	8014300 <free>
	free(hk_adc3);
 8002104:	6938      	ldr	r0, [r7, #16]
 8002106:	f012 f8fb 	bl	8014300 <free>
	free(timestamp);
 800210a:	68f8      	ldr	r0, [r7, #12]
 800210c:	f012 f8f8 	bl	8014300 <free>
}
 8002110:	bf00      	nop
 8002112:	3720      	adds	r7, #32
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	24000674 	.word	0x24000674

0800211c <PMT_init>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_PMT_init */
void PMT_init(void *argument)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {

	    osEventFlagsWait(event_flags, PMT_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8002124:	4b0b      	ldr	r3, [pc, #44]	; (8002154 <PMT_init+0x38>)
 8002126:	6818      	ldr	r0, [r3, #0]
 8002128:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800212c:	2200      	movs	r2, #0
 800212e:	2101      	movs	r1, #1
 8002130:	f00e feec 	bl	8010f0c <osEventFlagsWait>
		if(PMT_ON){
 8002134:	4b08      	ldr	r3, [pc, #32]	; (8002158 <PMT_init+0x3c>)
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d007      	beq.n	800214c <PMT_init+0x30>
	    sample_pmt();
 800213c:	f7ff fcd8 	bl	8001af0 <sample_pmt>
		pmt_seq++;
 8002140:	4b06      	ldr	r3, [pc, #24]	; (800215c <PMT_init+0x40>)
 8002142:	881b      	ldrh	r3, [r3, #0]
 8002144:	3301      	adds	r3, #1
 8002146:	b29a      	uxth	r2, r3
 8002148:	4b04      	ldr	r3, [pc, #16]	; (800215c <PMT_init+0x40>)
 800214a:	801a      	strh	r2, [r3, #0]

		}
		osThreadYield();
 800214c:	f00e fe20 	bl	8010d90 <osThreadYield>
	    osEventFlagsWait(event_flags, PMT_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8002150:	e7e8      	b.n	8002124 <PMT_init+0x8>
 8002152:	bf00      	nop
 8002154:	24000688 	.word	0x24000688
 8002158:	2400067e 	.word	0x2400067e
 800215c:	24000678 	.word	0x24000678

08002160 <ERPA_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ERPA_init */
void ERPA_init(void *argument)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ERPA_init */

  /* Infinite loop */
  for(;;)
  {
	    osEventFlagsWait(event_flags, ERPA_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8002168:	4b0b      	ldr	r3, [pc, #44]	; (8002198 <ERPA_init+0x38>)
 800216a:	6818      	ldr	r0, [r3, #0]
 800216c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002170:	2200      	movs	r2, #0
 8002172:	2102      	movs	r1, #2
 8002174:	f00e feca 	bl	8010f0c <osEventFlagsWait>
	  if (ERPA_ON)
 8002178:	4b08      	ldr	r3, [pc, #32]	; (800219c <ERPA_init+0x3c>)
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d007      	beq.n	8002190 <ERPA_init+0x30>
	  {
	    sample_erpa();
 8002180:	f7ff fd42 	bl	8001c08 <sample_erpa>
		erpa_seq++;
 8002184:	4b06      	ldr	r3, [pc, #24]	; (80021a0 <ERPA_init+0x40>)
 8002186:	881b      	ldrh	r3, [r3, #0]
 8002188:	3301      	adds	r3, #1
 800218a:	b29a      	uxth	r2, r3
 800218c:	4b04      	ldr	r3, [pc, #16]	; (80021a0 <ERPA_init+0x40>)
 800218e:	801a      	strh	r2, [r3, #0]

	  }
		osThreadYield();
 8002190:	f00e fdfe 	bl	8010d90 <osThreadYield>
	    osEventFlagsWait(event_flags, ERPA_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8002194:	e7e8      	b.n	8002168 <ERPA_init+0x8>
 8002196:	bf00      	nop
 8002198:	24000688 	.word	0x24000688
 800219c:	2400067f 	.word	0x2400067f
 80021a0:	2400067a 	.word	0x2400067a

080021a4 <HK_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_HK_init */
void HK_init(void *argument)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HK_init */

  /* Infinite loop */
  for(;;)
  {
	    osEventFlagsWait(event_flags, HK_FLAG_ID, osFlagsWaitAny, osWaitForever);
 80021ac:	4b0b      	ldr	r3, [pc, #44]	; (80021dc <HK_init+0x38>)
 80021ae:	6818      	ldr	r0, [r3, #0]
 80021b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80021b4:	2200      	movs	r2, #0
 80021b6:	2104      	movs	r1, #4
 80021b8:	f00e fea8 	bl	8010f0c <osEventFlagsWait>
	  if(HK_ON)
 80021bc:	4b08      	ldr	r3, [pc, #32]	; (80021e0 <HK_init+0x3c>)
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d007      	beq.n	80021d4 <HK_init+0x30>
	  {
	    sample_hk();
 80021c4:	f7ff fdda 	bl	8001d7c <sample_hk>
		hk_seq++;
 80021c8:	4b06      	ldr	r3, [pc, #24]	; (80021e4 <HK_init+0x40>)
 80021ca:	881b      	ldrh	r3, [r3, #0]
 80021cc:	3301      	adds	r3, #1
 80021ce:	b29a      	uxth	r2, r3
 80021d0:	4b04      	ldr	r3, [pc, #16]	; (80021e4 <HK_init+0x40>)
 80021d2:	801a      	strh	r2, [r3, #0]

	  }
		osThreadYield();
 80021d4:	f00e fddc 	bl	8010d90 <osThreadYield>
	    osEventFlagsWait(event_flags, HK_FLAG_ID, osFlagsWaitAny, osWaitForever);
 80021d8:	e7e8      	b.n	80021ac <HK_init+0x8>
 80021da:	bf00      	nop
 80021dc:	24000688 	.word	0x24000688
 80021e0:	24000680 	.word	0x24000680
 80021e4:	2400067c 	.word	0x2400067c

080021e8 <UART_RX_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UART_RX_init */
void UART_RX_init(void *argument)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN UART_RX_init */
  /* Infinite loop */
  for(;;)
  {
		HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 80021f0:	2201      	movs	r2, #1
 80021f2:	4904      	ldr	r1, [pc, #16]	; (8002204 <UART_RX_init+0x1c>)
 80021f4:	4804      	ldr	r0, [pc, #16]	; (8002208 <UART_RX_init+0x20>)
 80021f6:	f00c f95b 	bl	800e4b0 <HAL_UART_Receive_IT>
		osDelay(5);
 80021fa:	2005      	movs	r0, #5
 80021fc:	f00e fde8 	bl	8010dd0 <osDelay>
		HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 8002200:	e7f6      	b.n	80021f0 <UART_RX_init+0x8>
 8002202:	bf00      	nop
 8002204:	2400068c 	.word	0x2400068c
 8002208:	240005cc 	.word	0x240005cc

0800220c <UART_TX_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UART_TX_init */
void UART_TX_init(void *argument)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b086      	sub	sp, #24
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
	osStatus_t status;

	while (1) {
	   ; // Insert thread code here...

	   status = osMessageQueueGet(mid_MsgQueue, &msg, NULL, osWaitForever); // wait for message
 8002214:	4b11      	ldr	r3, [pc, #68]	; (800225c <UART_TX_init+0x50>)
 8002216:	6818      	ldr	r0, [r3, #0]
 8002218:	f107 010c 	add.w	r1, r7, #12
 800221c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002220:	2200      	movs	r2, #0
 8002222:	f00e ffad 	bl	8011180 <osMessageQueueGet>
 8002226:	6178      	str	r0, [r7, #20]

	   if (status == osOK) {
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d113      	bne.n	8002256 <UART_TX_init+0x4a>
	       printf("RTS queue size: %ld\n", osMessageQueueGetCount(mid_MsgQueue));
 800222e:	4b0b      	ldr	r3, [pc, #44]	; (800225c <UART_TX_init+0x50>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4618      	mov	r0, r3
 8002234:	f00f f802 	bl	801123c <osMessageQueueGetCount>
 8002238:	4603      	mov	r3, r0
 800223a:	4619      	mov	r1, r3
 800223c:	4808      	ldr	r0, [pc, #32]	; (8002260 <UART_TX_init+0x54>)
 800223e:	f012 f95d 	bl	80144fc <iprintf>
	       HAL_UART_Transmit(&huart1, msg.array, msg.size, 100);
 8002242:	68f9      	ldr	r1, [r7, #12]
 8002244:	8a3a      	ldrh	r2, [r7, #16]
 8002246:	2364      	movs	r3, #100	; 0x64
 8002248:	4806      	ldr	r0, [pc, #24]	; (8002264 <UART_TX_init+0x58>)
 800224a:	f00c f8a3 	bl	800e394 <HAL_UART_Transmit>
	       free(msg.array);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	4618      	mov	r0, r3
 8002252:	f012 f855 	bl	8014300 <free>
	   }
	   osThreadYield();
 8002256:	f00e fd9b 	bl	8010d90 <osThreadYield>
	   status = osMessageQueueGet(mid_MsgQueue, &msg, NULL, osWaitForever); // wait for message
 800225a:	e7db      	b.n	8002214 <UART_TX_init+0x8>
 800225c:	24000674 	.word	0x24000674
 8002260:	08015550 	.word	0x08015550
 8002264:	240005cc 	.word	0x240005cc

08002268 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a04      	ldr	r2, [pc, #16]	; (8002288 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d101      	bne.n	800227e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800227a:	f000 ff1f 	bl	80030bc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800227e:	bf00      	nop
 8002280:	3708      	adds	r7, #8
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	40001000 	.word	0x40001000

0800228c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002290:	b672      	cpsid	i
}
 8002292:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002294:	e7fe      	b.n	8002294 <Error_Handler+0x8>
	...

08002298 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800229e:	4b0c      	ldr	r3, [pc, #48]	; (80022d0 <HAL_MspInit+0x38>)
 80022a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80022a4:	4a0a      	ldr	r2, [pc, #40]	; (80022d0 <HAL_MspInit+0x38>)
 80022a6:	f043 0302 	orr.w	r3, r3, #2
 80022aa:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80022ae:	4b08      	ldr	r3, [pc, #32]	; (80022d0 <HAL_MspInit+0x38>)
 80022b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80022b4:	f003 0302 	and.w	r3, r3, #2
 80022b8:	607b      	str	r3, [r7, #4]
 80022ba:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80022bc:	2200      	movs	r2, #0
 80022be:	210f      	movs	r1, #15
 80022c0:	f06f 0001 	mvn.w	r0, #1
 80022c4:	f002 fc08 	bl	8004ad8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022c8:	bf00      	nop
 80022ca:	3708      	adds	r7, #8
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	58024400 	.word	0x58024400

080022d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b08e      	sub	sp, #56	; 0x38
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022e0:	2200      	movs	r2, #0
 80022e2:	601a      	str	r2, [r3, #0]
 80022e4:	605a      	str	r2, [r3, #4]
 80022e6:	609a      	str	r2, [r3, #8]
 80022e8:	60da      	str	r2, [r3, #12]
 80022ea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a7b      	ldr	r2, [pc, #492]	; (80024e0 <HAL_ADC_MspInit+0x20c>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	f040 8091 	bne.w	800241a <HAL_ADC_MspInit+0x146>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80022f8:	4b7a      	ldr	r3, [pc, #488]	; (80024e4 <HAL_ADC_MspInit+0x210>)
 80022fa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80022fe:	4a79      	ldr	r2, [pc, #484]	; (80024e4 <HAL_ADC_MspInit+0x210>)
 8002300:	f043 0320 	orr.w	r3, r3, #32
 8002304:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002308:	4b76      	ldr	r3, [pc, #472]	; (80024e4 <HAL_ADC_MspInit+0x210>)
 800230a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800230e:	f003 0320 	and.w	r3, r3, #32
 8002312:	623b      	str	r3, [r7, #32]
 8002314:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002316:	4b73      	ldr	r3, [pc, #460]	; (80024e4 <HAL_ADC_MspInit+0x210>)
 8002318:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800231c:	4a71      	ldr	r2, [pc, #452]	; (80024e4 <HAL_ADC_MspInit+0x210>)
 800231e:	f043 0304 	orr.w	r3, r3, #4
 8002322:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002326:	4b6f      	ldr	r3, [pc, #444]	; (80024e4 <HAL_ADC_MspInit+0x210>)
 8002328:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800232c:	f003 0304 	and.w	r3, r3, #4
 8002330:	61fb      	str	r3, [r7, #28]
 8002332:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002334:	4b6b      	ldr	r3, [pc, #428]	; (80024e4 <HAL_ADC_MspInit+0x210>)
 8002336:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800233a:	4a6a      	ldr	r2, [pc, #424]	; (80024e4 <HAL_ADC_MspInit+0x210>)
 800233c:	f043 0301 	orr.w	r3, r3, #1
 8002340:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002344:	4b67      	ldr	r3, [pc, #412]	; (80024e4 <HAL_ADC_MspInit+0x210>)
 8002346:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800234a:	f003 0301 	and.w	r3, r3, #1
 800234e:	61bb      	str	r3, [r7, #24]
 8002350:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002352:	4b64      	ldr	r3, [pc, #400]	; (80024e4 <HAL_ADC_MspInit+0x210>)
 8002354:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002358:	4a62      	ldr	r2, [pc, #392]	; (80024e4 <HAL_ADC_MspInit+0x210>)
 800235a:	f043 0302 	orr.w	r3, r3, #2
 800235e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002362:	4b60      	ldr	r3, [pc, #384]	; (80024e4 <HAL_ADC_MspInit+0x210>)
 8002364:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002368:	f003 0302 	and.w	r3, r3, #2
 800236c:	617b      	str	r3, [r7, #20]
 800236e:	697b      	ldr	r3, [r7, #20]
    PC4     ------> ADC1_INP4
    PC5     ------> ADC1_INP8
    PB0     ------> ADC1_INP9
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8002370:	2333      	movs	r3, #51	; 0x33
 8002372:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002374:	2303      	movs	r3, #3
 8002376:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002378:	2300      	movs	r3, #0
 800237a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800237c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002380:	4619      	mov	r1, r3
 8002382:	4859      	ldr	r0, [pc, #356]	; (80024e8 <HAL_ADC_MspInit+0x214>)
 8002384:	f005 fe12 	bl	8007fac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6
 8002388:	23ce      	movs	r3, #206	; 0xce
 800238a:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800238c:	2303      	movs	r3, #3
 800238e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002390:	2300      	movs	r3, #0
 8002392:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002394:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002398:	4619      	mov	r1, r3
 800239a:	4854      	ldr	r0, [pc, #336]	; (80024ec <HAL_ADC_MspInit+0x218>)
 800239c:	f005 fe06 	bl	8007fac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80023a0:	2303      	movs	r3, #3
 80023a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023a4:	2303      	movs	r3, #3
 80023a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a8:	2300      	movs	r3, #0
 80023aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023b0:	4619      	mov	r1, r3
 80023b2:	484f      	ldr	r0, [pc, #316]	; (80024f0 <HAL_ADC_MspInit+0x21c>)
 80023b4:	f005 fdfa 	bl	8007fac <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 80023b8:	4b4e      	ldr	r3, [pc, #312]	; (80024f4 <HAL_ADC_MspInit+0x220>)
 80023ba:	4a4f      	ldr	r2, [pc, #316]	; (80024f8 <HAL_ADC_MspInit+0x224>)
 80023bc:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80023be:	4b4d      	ldr	r3, [pc, #308]	; (80024f4 <HAL_ADC_MspInit+0x220>)
 80023c0:	2209      	movs	r2, #9
 80023c2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023c4:	4b4b      	ldr	r3, [pc, #300]	; (80024f4 <HAL_ADC_MspInit+0x220>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80023ca:	4b4a      	ldr	r3, [pc, #296]	; (80024f4 <HAL_ADC_MspInit+0x220>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80023d0:	4b48      	ldr	r3, [pc, #288]	; (80024f4 <HAL_ADC_MspInit+0x220>)
 80023d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023d6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80023d8:	4b46      	ldr	r3, [pc, #280]	; (80024f4 <HAL_ADC_MspInit+0x220>)
 80023da:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80023de:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80023e0:	4b44      	ldr	r3, [pc, #272]	; (80024f4 <HAL_ADC_MspInit+0x220>)
 80023e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023e6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80023e8:	4b42      	ldr	r3, [pc, #264]	; (80024f4 <HAL_ADC_MspInit+0x220>)
 80023ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80023ee:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80023f0:	4b40      	ldr	r3, [pc, #256]	; (80024f4 <HAL_ADC_MspInit+0x220>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80023f6:	4b3f      	ldr	r3, [pc, #252]	; (80024f4 <HAL_ADC_MspInit+0x220>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80023fc:	483d      	ldr	r0, [pc, #244]	; (80024f4 <HAL_ADC_MspInit+0x220>)
 80023fe:	f002 ff99 	bl	8005334 <HAL_DMA_Init>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d001      	beq.n	800240c <HAL_ADC_MspInit+0x138>
    {
      Error_Handler();
 8002408:	f7ff ff40 	bl	800228c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	4a39      	ldr	r2, [pc, #228]	; (80024f4 <HAL_ADC_MspInit+0x220>)
 8002410:	64da      	str	r2, [r3, #76]	; 0x4c
 8002412:	4a38      	ldr	r2, [pc, #224]	; (80024f4 <HAL_ADC_MspInit+0x220>)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002418:	e05e      	b.n	80024d8 <HAL_ADC_MspInit+0x204>
  else if(hadc->Instance==ADC3)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a37      	ldr	r2, [pc, #220]	; (80024fc <HAL_ADC_MspInit+0x228>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d159      	bne.n	80024d8 <HAL_ADC_MspInit+0x204>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002424:	4b2f      	ldr	r3, [pc, #188]	; (80024e4 <HAL_ADC_MspInit+0x210>)
 8002426:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800242a:	4a2e      	ldr	r2, [pc, #184]	; (80024e4 <HAL_ADC_MspInit+0x210>)
 800242c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002430:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002434:	4b2b      	ldr	r3, [pc, #172]	; (80024e4 <HAL_ADC_MspInit+0x210>)
 8002436:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800243a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800243e:	613b      	str	r3, [r7, #16]
 8002440:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002442:	4b28      	ldr	r3, [pc, #160]	; (80024e4 <HAL_ADC_MspInit+0x210>)
 8002444:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002448:	4a26      	ldr	r2, [pc, #152]	; (80024e4 <HAL_ADC_MspInit+0x210>)
 800244a:	f043 0304 	orr.w	r3, r3, #4
 800244e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002452:	4b24      	ldr	r3, [pc, #144]	; (80024e4 <HAL_ADC_MspInit+0x210>)
 8002454:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002458:	f003 0304 	and.w	r3, r3, #4
 800245c:	60fb      	str	r3, [r7, #12]
 800245e:	68fb      	ldr	r3, [r7, #12]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8002460:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8002464:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8002468:	f000 fe54 	bl	8003114 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 800246c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8002470:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8002474:	f000 fe4e 	bl	8003114 <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Instance = DMA1_Stream1;
 8002478:	4b21      	ldr	r3, [pc, #132]	; (8002500 <HAL_ADC_MspInit+0x22c>)
 800247a:	4a22      	ldr	r2, [pc, #136]	; (8002504 <HAL_ADC_MspInit+0x230>)
 800247c:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 800247e:	4b20      	ldr	r3, [pc, #128]	; (8002500 <HAL_ADC_MspInit+0x22c>)
 8002480:	2273      	movs	r2, #115	; 0x73
 8002482:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002484:	4b1e      	ldr	r3, [pc, #120]	; (8002500 <HAL_ADC_MspInit+0x22c>)
 8002486:	2200      	movs	r2, #0
 8002488:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800248a:	4b1d      	ldr	r3, [pc, #116]	; (8002500 <HAL_ADC_MspInit+0x22c>)
 800248c:	2200      	movs	r2, #0
 800248e:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8002490:	4b1b      	ldr	r3, [pc, #108]	; (8002500 <HAL_ADC_MspInit+0x22c>)
 8002492:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002496:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002498:	4b19      	ldr	r3, [pc, #100]	; (8002500 <HAL_ADC_MspInit+0x22c>)
 800249a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800249e:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80024a0:	4b17      	ldr	r3, [pc, #92]	; (8002500 <HAL_ADC_MspInit+0x22c>)
 80024a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024a6:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 80024a8:	4b15      	ldr	r3, [pc, #84]	; (8002500 <HAL_ADC_MspInit+0x22c>)
 80024aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80024ae:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 80024b0:	4b13      	ldr	r3, [pc, #76]	; (8002500 <HAL_ADC_MspInit+0x22c>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024b6:	4b12      	ldr	r3, [pc, #72]	; (8002500 <HAL_ADC_MspInit+0x22c>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 80024bc:	4810      	ldr	r0, [pc, #64]	; (8002500 <HAL_ADC_MspInit+0x22c>)
 80024be:	f002 ff39 	bl	8005334 <HAL_DMA_Init>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <HAL_ADC_MspInit+0x1f8>
      Error_Handler();
 80024c8:	f7ff fee0 	bl	800228c <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	4a0c      	ldr	r2, [pc, #48]	; (8002500 <HAL_ADC_MspInit+0x22c>)
 80024d0:	64da      	str	r2, [r3, #76]	; 0x4c
 80024d2:	4a0b      	ldr	r2, [pc, #44]	; (8002500 <HAL_ADC_MspInit+0x22c>)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6393      	str	r3, [r2, #56]	; 0x38
}
 80024d8:	bf00      	nop
 80024da:	3738      	adds	r7, #56	; 0x38
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	40022000 	.word	0x40022000
 80024e4:	58024400 	.word	0x58024400
 80024e8:	58020800 	.word	0x58020800
 80024ec:	58020000 	.word	0x58020000
 80024f0:	58020400 	.word	0x58020400
 80024f4:	240001e4 	.word	0x240001e4
 80024f8:	40020010 	.word	0x40020010
 80024fc:	58026000 	.word	0x58026000
 8002500:	2400025c 	.word	0x2400025c
 8002504:	40020028 	.word	0x40020028

08002508 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b08a      	sub	sp, #40	; 0x28
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002510:	f107 0314 	add.w	r3, r7, #20
 8002514:	2200      	movs	r2, #0
 8002516:	601a      	str	r2, [r3, #0]
 8002518:	605a      	str	r2, [r3, #4]
 800251a:	609a      	str	r2, [r3, #8]
 800251c:	60da      	str	r2, [r3, #12]
 800251e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a34      	ldr	r2, [pc, #208]	; (80025f8 <HAL_DAC_MspInit+0xf0>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d161      	bne.n	80025ee <HAL_DAC_MspInit+0xe6>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 800252a:	4b34      	ldr	r3, [pc, #208]	; (80025fc <HAL_DAC_MspInit+0xf4>)
 800252c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002530:	4a32      	ldr	r2, [pc, #200]	; (80025fc <HAL_DAC_MspInit+0xf4>)
 8002532:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002536:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800253a:	4b30      	ldr	r3, [pc, #192]	; (80025fc <HAL_DAC_MspInit+0xf4>)
 800253c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002540:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002544:	613b      	str	r3, [r7, #16]
 8002546:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002548:	4b2c      	ldr	r3, [pc, #176]	; (80025fc <HAL_DAC_MspInit+0xf4>)
 800254a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800254e:	4a2b      	ldr	r2, [pc, #172]	; (80025fc <HAL_DAC_MspInit+0xf4>)
 8002550:	f043 0301 	orr.w	r3, r3, #1
 8002554:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002558:	4b28      	ldr	r3, [pc, #160]	; (80025fc <HAL_DAC_MspInit+0xf4>)
 800255a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800255e:	f003 0301 	and.w	r3, r3, #1
 8002562:	60fb      	str	r3, [r7, #12]
 8002564:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002566:	2310      	movs	r3, #16
 8002568:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800256a:	2303      	movs	r3, #3
 800256c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800256e:	2300      	movs	r3, #0
 8002570:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002572:	f107 0314 	add.w	r3, r7, #20
 8002576:	4619      	mov	r1, r3
 8002578:	4821      	ldr	r0, [pc, #132]	; (8002600 <HAL_DAC_MspInit+0xf8>)
 800257a:	f005 fd17 	bl	8007fac <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Stream5;
 800257e:	4b21      	ldr	r3, [pc, #132]	; (8002604 <HAL_DAC_MspInit+0xfc>)
 8002580:	4a21      	ldr	r2, [pc, #132]	; (8002608 <HAL_DAC_MspInit+0x100>)
 8002582:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8002584:	4b1f      	ldr	r3, [pc, #124]	; (8002604 <HAL_DAC_MspInit+0xfc>)
 8002586:	2243      	movs	r2, #67	; 0x43
 8002588:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800258a:	4b1e      	ldr	r3, [pc, #120]	; (8002604 <HAL_DAC_MspInit+0xfc>)
 800258c:	2240      	movs	r2, #64	; 0x40
 800258e:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002590:	4b1c      	ldr	r3, [pc, #112]	; (8002604 <HAL_DAC_MspInit+0xfc>)
 8002592:	2200      	movs	r2, #0
 8002594:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002596:	4b1b      	ldr	r3, [pc, #108]	; (8002604 <HAL_DAC_MspInit+0xfc>)
 8002598:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800259c:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800259e:	4b19      	ldr	r3, [pc, #100]	; (8002604 <HAL_DAC_MspInit+0xfc>)
 80025a0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80025a4:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80025a6:	4b17      	ldr	r3, [pc, #92]	; (8002604 <HAL_DAC_MspInit+0xfc>)
 80025a8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80025ac:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80025ae:	4b15      	ldr	r3, [pc, #84]	; (8002604 <HAL_DAC_MspInit+0xfc>)
 80025b0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80025b4:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80025b6:	4b13      	ldr	r3, [pc, #76]	; (8002604 <HAL_DAC_MspInit+0xfc>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025bc:	4b11      	ldr	r3, [pc, #68]	; (8002604 <HAL_DAC_MspInit+0xfc>)
 80025be:	2200      	movs	r2, #0
 80025c0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80025c2:	4810      	ldr	r0, [pc, #64]	; (8002604 <HAL_DAC_MspInit+0xfc>)
 80025c4:	f002 feb6 	bl	8005334 <HAL_DMA_Init>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d001      	beq.n	80025d2 <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 80025ce:	f7ff fe5d 	bl	800228c <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4a0b      	ldr	r2, [pc, #44]	; (8002604 <HAL_DAC_MspInit+0xfc>)
 80025d6:	609a      	str	r2, [r3, #8]
 80025d8:	4a0a      	ldr	r2, [pc, #40]	; (8002604 <HAL_DAC_MspInit+0xfc>)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 80025de:	2200      	movs	r2, #0
 80025e0:	2105      	movs	r1, #5
 80025e2:	2036      	movs	r0, #54	; 0x36
 80025e4:	f002 fa78 	bl	8004ad8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80025e8:	2036      	movs	r0, #54	; 0x36
 80025ea:	f002 fa8f 	bl	8004b0c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80025ee:	bf00      	nop
 80025f0:	3728      	adds	r7, #40	; 0x28
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	40007400 	.word	0x40007400
 80025fc:	58024400 	.word	0x58024400
 8002600:	58020000 	.word	0x58020000
 8002604:	240002e8 	.word	0x240002e8
 8002608:	40020088 	.word	0x40020088

0800260c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b0ba      	sub	sp, #232	; 0xe8
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002614:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002618:	2200      	movs	r2, #0
 800261a:	601a      	str	r2, [r3, #0]
 800261c:	605a      	str	r2, [r3, #4]
 800261e:	609a      	str	r2, [r3, #8]
 8002620:	60da      	str	r2, [r3, #12]
 8002622:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002624:	f107 0310 	add.w	r3, r7, #16
 8002628:	22c0      	movs	r2, #192	; 0xc0
 800262a:	2100      	movs	r1, #0
 800262c:	4618      	mov	r0, r3
 800262e:	f011 fe7d 	bl	801432c <memset>
  if(hi2c->Instance==I2C1)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a27      	ldr	r2, [pc, #156]	; (80026d4 <HAL_I2C_MspInit+0xc8>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d146      	bne.n	80026ca <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800263c:	f04f 0208 	mov.w	r2, #8
 8002640:	f04f 0300 	mov.w	r3, #0
 8002644:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8002648:	2300      	movs	r3, #0
 800264a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800264e:	f107 0310 	add.w	r3, r7, #16
 8002652:	4618      	mov	r0, r3
 8002654:	f007 f822 	bl	800969c <HAL_RCCEx_PeriphCLKConfig>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d001      	beq.n	8002662 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800265e:	f7ff fe15 	bl	800228c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002662:	4b1d      	ldr	r3, [pc, #116]	; (80026d8 <HAL_I2C_MspInit+0xcc>)
 8002664:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002668:	4a1b      	ldr	r2, [pc, #108]	; (80026d8 <HAL_I2C_MspInit+0xcc>)
 800266a:	f043 0302 	orr.w	r3, r3, #2
 800266e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002672:	4b19      	ldr	r3, [pc, #100]	; (80026d8 <HAL_I2C_MspInit+0xcc>)
 8002674:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002678:	f003 0302 	and.w	r3, r3, #2
 800267c:	60fb      	str	r3, [r7, #12]
 800267e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002680:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002684:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002688:	2312      	movs	r3, #18
 800268a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268e:	2300      	movs	r3, #0
 8002690:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002694:	2300      	movs	r3, #0
 8002696:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800269a:	2304      	movs	r3, #4
 800269c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026a0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80026a4:	4619      	mov	r1, r3
 80026a6:	480d      	ldr	r0, [pc, #52]	; (80026dc <HAL_I2C_MspInit+0xd0>)
 80026a8:	f005 fc80 	bl	8007fac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80026ac:	4b0a      	ldr	r3, [pc, #40]	; (80026d8 <HAL_I2C_MspInit+0xcc>)
 80026ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80026b2:	4a09      	ldr	r2, [pc, #36]	; (80026d8 <HAL_I2C_MspInit+0xcc>)
 80026b4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80026b8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80026bc:	4b06      	ldr	r3, [pc, #24]	; (80026d8 <HAL_I2C_MspInit+0xcc>)
 80026be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80026c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026c6:	60bb      	str	r3, [r7, #8]
 80026c8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80026ca:	bf00      	nop
 80026cc:	37e8      	adds	r7, #232	; 0xe8
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	40005400 	.word	0x40005400
 80026d8:	58024400 	.word	0x58024400
 80026dc:	58020400 	.word	0x58020400

080026e0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b0b2      	sub	sp, #200	; 0xc8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80026e8:	f107 0308 	add.w	r3, r7, #8
 80026ec:	22c0      	movs	r2, #192	; 0xc0
 80026ee:	2100      	movs	r1, #0
 80026f0:	4618      	mov	r0, r3
 80026f2:	f011 fe1b 	bl	801432c <memset>
  if(hrtc->Instance==RTC)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a10      	ldr	r2, [pc, #64]	; (800273c <HAL_RTC_MspInit+0x5c>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d119      	bne.n	8002734 <HAL_RTC_MspInit+0x54>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002700:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002704:	f04f 0300 	mov.w	r3, #0
 8002708:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800270c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002710:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002714:	f107 0308 	add.w	r3, r7, #8
 8002718:	4618      	mov	r0, r3
 800271a:	f006 ffbf 	bl	800969c <HAL_RCCEx_PeriphCLKConfig>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 8002724:	f7ff fdb2 	bl	800228c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002728:	4b05      	ldr	r3, [pc, #20]	; (8002740 <HAL_RTC_MspInit+0x60>)
 800272a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800272c:	4a04      	ldr	r2, [pc, #16]	; (8002740 <HAL_RTC_MspInit+0x60>)
 800272e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002732:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002734:	bf00      	nop
 8002736:	37c8      	adds	r7, #200	; 0xc8
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}
 800273c:	58004000 	.word	0x58004000
 8002740:	58024400 	.word	0x58024400

08002744 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b0bc      	sub	sp, #240	; 0xf0
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800274c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002750:	2200      	movs	r2, #0
 8002752:	601a      	str	r2, [r3, #0]
 8002754:	605a      	str	r2, [r3, #4]
 8002756:	609a      	str	r2, [r3, #8]
 8002758:	60da      	str	r2, [r3, #12]
 800275a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800275c:	f107 0318 	add.w	r3, r7, #24
 8002760:	22c0      	movs	r2, #192	; 0xc0
 8002762:	2100      	movs	r1, #0
 8002764:	4618      	mov	r0, r3
 8002766:	f011 fde1 	bl	801432c <memset>
  if(hspi->Instance==SPI1)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a4c      	ldr	r2, [pc, #304]	; (80028a0 <HAL_SPI_MspInit+0x15c>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d145      	bne.n	8002800 <HAL_SPI_MspInit+0xbc>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8002774:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002778:	f04f 0300 	mov.w	r3, #0
 800277c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002780:	2300      	movs	r3, #0
 8002782:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002784:	f107 0318 	add.w	r3, r7, #24
 8002788:	4618      	mov	r0, r3
 800278a:	f006 ff87 	bl	800969c <HAL_RCCEx_PeriphCLKConfig>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d001      	beq.n	8002798 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8002794:	f7ff fd7a 	bl	800228c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002798:	4b42      	ldr	r3, [pc, #264]	; (80028a4 <HAL_SPI_MspInit+0x160>)
 800279a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800279e:	4a41      	ldr	r2, [pc, #260]	; (80028a4 <HAL_SPI_MspInit+0x160>)
 80027a0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80027a4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80027a8:	4b3e      	ldr	r3, [pc, #248]	; (80028a4 <HAL_SPI_MspInit+0x160>)
 80027aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80027ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027b2:	617b      	str	r3, [r7, #20]
 80027b4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027b6:	4b3b      	ldr	r3, [pc, #236]	; (80028a4 <HAL_SPI_MspInit+0x160>)
 80027b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80027bc:	4a39      	ldr	r2, [pc, #228]	; (80028a4 <HAL_SPI_MspInit+0x160>)
 80027be:	f043 0302 	orr.w	r3, r3, #2
 80027c2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80027c6:	4b37      	ldr	r3, [pc, #220]	; (80028a4 <HAL_SPI_MspInit+0x160>)
 80027c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80027cc:	f003 0302 	and.w	r3, r3, #2
 80027d0:	613b      	str	r3, [r7, #16]
 80027d2:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80027d4:	2318      	movs	r3, #24
 80027d6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027da:	2302      	movs	r3, #2
 80027dc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e0:	2300      	movs	r3, #0
 80027e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027e6:	2300      	movs	r3, #0
 80027e8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80027ec:	2305      	movs	r3, #5
 80027ee:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027f2:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80027f6:	4619      	mov	r1, r3
 80027f8:	482b      	ldr	r0, [pc, #172]	; (80028a8 <HAL_SPI_MspInit+0x164>)
 80027fa:	f005 fbd7 	bl	8007fac <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80027fe:	e04a      	b.n	8002896 <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI2)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a29      	ldr	r2, [pc, #164]	; (80028ac <HAL_SPI_MspInit+0x168>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d145      	bne.n	8002896 <HAL_SPI_MspInit+0x152>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 800280a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800280e:	f04f 0300 	mov.w	r3, #0
 8002812:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002816:	2300      	movs	r3, #0
 8002818:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800281a:	f107 0318 	add.w	r3, r7, #24
 800281e:	4618      	mov	r0, r3
 8002820:	f006 ff3c 	bl	800969c <HAL_RCCEx_PeriphCLKConfig>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d001      	beq.n	800282e <HAL_SPI_MspInit+0xea>
      Error_Handler();
 800282a:	f7ff fd2f 	bl	800228c <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800282e:	4b1d      	ldr	r3, [pc, #116]	; (80028a4 <HAL_SPI_MspInit+0x160>)
 8002830:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002834:	4a1b      	ldr	r2, [pc, #108]	; (80028a4 <HAL_SPI_MspInit+0x160>)
 8002836:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800283a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800283e:	4b19      	ldr	r3, [pc, #100]	; (80028a4 <HAL_SPI_MspInit+0x160>)
 8002840:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002844:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002848:	60fb      	str	r3, [r7, #12]
 800284a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800284c:	4b15      	ldr	r3, [pc, #84]	; (80028a4 <HAL_SPI_MspInit+0x160>)
 800284e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002852:	4a14      	ldr	r2, [pc, #80]	; (80028a4 <HAL_SPI_MspInit+0x160>)
 8002854:	f043 0302 	orr.w	r3, r3, #2
 8002858:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800285c:	4b11      	ldr	r3, [pc, #68]	; (80028a4 <HAL_SPI_MspInit+0x160>)
 800285e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	60bb      	str	r3, [r7, #8]
 8002868:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800286a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800286e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002872:	2302      	movs	r3, #2
 8002874:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002878:	2300      	movs	r3, #0
 800287a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800287e:	2300      	movs	r3, #0
 8002880:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002884:	2305      	movs	r3, #5
 8002886:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800288a:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800288e:	4619      	mov	r1, r3
 8002890:	4805      	ldr	r0, [pc, #20]	; (80028a8 <HAL_SPI_MspInit+0x164>)
 8002892:	f005 fb8b 	bl	8007fac <HAL_GPIO_Init>
}
 8002896:	bf00      	nop
 8002898:	37f0      	adds	r7, #240	; 0xf0
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
 800289e:	bf00      	nop
 80028a0:	40013000 	.word	0x40013000
 80028a4:	58024400 	.word	0x58024400
 80028a8:	58020400 	.word	0x58020400
 80028ac:	40003800 	.word	0x40003800

080028b0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a37      	ldr	r2, [pc, #220]	; (800299c <HAL_TIM_Base_MspInit+0xec>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d12f      	bne.n	8002922 <HAL_TIM_Base_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80028c2:	4b37      	ldr	r3, [pc, #220]	; (80029a0 <HAL_TIM_Base_MspInit+0xf0>)
 80028c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80028c8:	4a35      	ldr	r2, [pc, #212]	; (80029a0 <HAL_TIM_Base_MspInit+0xf0>)
 80028ca:	f043 0301 	orr.w	r3, r3, #1
 80028ce:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80028d2:	4b33      	ldr	r3, [pc, #204]	; (80029a0 <HAL_TIM_Base_MspInit+0xf0>)
 80028d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80028d8:	f003 0301 	and.w	r3, r3, #1
 80028dc:	617b      	str	r3, [r7, #20]
 80028de:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 5, 0);
 80028e0:	2200      	movs	r2, #0
 80028e2:	2105      	movs	r1, #5
 80028e4:	2018      	movs	r0, #24
 80028e6:	f002 f8f7 	bl	8004ad8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 80028ea:	2018      	movs	r0, #24
 80028ec:	f002 f90e 	bl	8004b0c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 80028f0:	2200      	movs	r2, #0
 80028f2:	2105      	movs	r1, #5
 80028f4:	2019      	movs	r0, #25
 80028f6:	f002 f8ef 	bl	8004ad8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80028fa:	2019      	movs	r0, #25
 80028fc:	f002 f906 	bl	8004b0c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 5, 0);
 8002900:	2200      	movs	r2, #0
 8002902:	2105      	movs	r1, #5
 8002904:	201a      	movs	r0, #26
 8002906:	f002 f8e7 	bl	8004ad8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 800290a:	201a      	movs	r0, #26
 800290c:	f002 f8fe 	bl	8004b0c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8002910:	2200      	movs	r2, #0
 8002912:	2105      	movs	r1, #5
 8002914:	201b      	movs	r0, #27
 8002916:	f002 f8df 	bl	8004ad8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800291a:	201b      	movs	r0, #27
 800291c:	f002 f8f6 	bl	8004b0c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002920:	e038      	b.n	8002994 <HAL_TIM_Base_MspInit+0xe4>
  else if(htim_base->Instance==TIM2)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800292a:	d117      	bne.n	800295c <HAL_TIM_Base_MspInit+0xac>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800292c:	4b1c      	ldr	r3, [pc, #112]	; (80029a0 <HAL_TIM_Base_MspInit+0xf0>)
 800292e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002932:	4a1b      	ldr	r2, [pc, #108]	; (80029a0 <HAL_TIM_Base_MspInit+0xf0>)
 8002934:	f043 0301 	orr.w	r3, r3, #1
 8002938:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800293c:	4b18      	ldr	r3, [pc, #96]	; (80029a0 <HAL_TIM_Base_MspInit+0xf0>)
 800293e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002942:	f003 0301 	and.w	r3, r3, #1
 8002946:	613b      	str	r3, [r7, #16]
 8002948:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800294a:	2200      	movs	r2, #0
 800294c:	2105      	movs	r1, #5
 800294e:	201c      	movs	r0, #28
 8002950:	f002 f8c2 	bl	8004ad8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002954:	201c      	movs	r0, #28
 8002956:	f002 f8d9 	bl	8004b0c <HAL_NVIC_EnableIRQ>
}
 800295a:	e01b      	b.n	8002994 <HAL_TIM_Base_MspInit+0xe4>
  else if(htim_base->Instance==TIM3)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a10      	ldr	r2, [pc, #64]	; (80029a4 <HAL_TIM_Base_MspInit+0xf4>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d116      	bne.n	8002994 <HAL_TIM_Base_MspInit+0xe4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002966:	4b0e      	ldr	r3, [pc, #56]	; (80029a0 <HAL_TIM_Base_MspInit+0xf0>)
 8002968:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800296c:	4a0c      	ldr	r2, [pc, #48]	; (80029a0 <HAL_TIM_Base_MspInit+0xf0>)
 800296e:	f043 0302 	orr.w	r3, r3, #2
 8002972:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002976:	4b0a      	ldr	r3, [pc, #40]	; (80029a0 <HAL_TIM_Base_MspInit+0xf0>)
 8002978:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800297c:	f003 0302 	and.w	r3, r3, #2
 8002980:	60fb      	str	r3, [r7, #12]
 8002982:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8002984:	2200      	movs	r2, #0
 8002986:	2105      	movs	r1, #5
 8002988:	201d      	movs	r0, #29
 800298a:	f002 f8a5 	bl	8004ad8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800298e:	201d      	movs	r0, #29
 8002990:	f002 f8bc 	bl	8004b0c <HAL_NVIC_EnableIRQ>
}
 8002994:	bf00      	nop
 8002996:	3718      	adds	r7, #24
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	40010000 	.word	0x40010000
 80029a0:	58024400 	.word	0x58024400
 80029a4:	40000400 	.word	0x40000400

080029a8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b08a      	sub	sp, #40	; 0x28
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029b0:	f107 0314 	add.w	r3, r7, #20
 80029b4:	2200      	movs	r2, #0
 80029b6:	601a      	str	r2, [r3, #0]
 80029b8:	605a      	str	r2, [r3, #4]
 80029ba:	609a      	str	r2, [r3, #8]
 80029bc:	60da      	str	r2, [r3, #12]
 80029be:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a26      	ldr	r2, [pc, #152]	; (8002a60 <HAL_TIM_MspPostInit+0xb8>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d120      	bne.n	8002a0c <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ca:	4b26      	ldr	r3, [pc, #152]	; (8002a64 <HAL_TIM_MspPostInit+0xbc>)
 80029cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80029d0:	4a24      	ldr	r2, [pc, #144]	; (8002a64 <HAL_TIM_MspPostInit+0xbc>)
 80029d2:	f043 0301 	orr.w	r3, r3, #1
 80029d6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80029da:	4b22      	ldr	r3, [pc, #136]	; (8002a64 <HAL_TIM_MspPostInit+0xbc>)
 80029dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80029e0:	f003 0301 	and.w	r3, r3, #1
 80029e4:	613b      	str	r3, [r7, #16]
 80029e6:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80029e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ee:	2302      	movs	r3, #2
 80029f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f2:	2300      	movs	r3, #0
 80029f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029f6:	2300      	movs	r3, #0
 80029f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80029fa:	2301      	movs	r3, #1
 80029fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029fe:	f107 0314 	add.w	r3, r7, #20
 8002a02:	4619      	mov	r1, r3
 8002a04:	4818      	ldr	r0, [pc, #96]	; (8002a68 <HAL_TIM_MspPostInit+0xc0>)
 8002a06:	f005 fad1 	bl	8007fac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002a0a:	e024      	b.n	8002a56 <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM2)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a14:	d11f      	bne.n	8002a56 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a16:	4b13      	ldr	r3, [pc, #76]	; (8002a64 <HAL_TIM_MspPostInit+0xbc>)
 8002a18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a1c:	4a11      	ldr	r2, [pc, #68]	; (8002a64 <HAL_TIM_MspPostInit+0xbc>)
 8002a1e:	f043 0302 	orr.w	r3, r3, #2
 8002a22:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002a26:	4b0f      	ldr	r3, [pc, #60]	; (8002a64 <HAL_TIM_MspPostInit+0xbc>)
 8002a28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a2c:	f003 0302 	and.w	r3, r3, #2
 8002a30:	60fb      	str	r3, [r7, #12]
 8002a32:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002a34:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002a38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a3a:	2302      	movs	r3, #2
 8002a3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a42:	2300      	movs	r3, #0
 8002a44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002a46:	2301      	movs	r3, #1
 8002a48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a4a:	f107 0314 	add.w	r3, r7, #20
 8002a4e:	4619      	mov	r1, r3
 8002a50:	4806      	ldr	r0, [pc, #24]	; (8002a6c <HAL_TIM_MspPostInit+0xc4>)
 8002a52:	f005 faab 	bl	8007fac <HAL_GPIO_Init>
}
 8002a56:	bf00      	nop
 8002a58:	3728      	adds	r7, #40	; 0x28
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	40010000 	.word	0x40010000
 8002a64:	58024400 	.word	0x58024400
 8002a68:	58020000 	.word	0x58020000
 8002a6c:	58020400 	.word	0x58020400

08002a70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b0ba      	sub	sp, #232	; 0xe8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a78:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	601a      	str	r2, [r3, #0]
 8002a80:	605a      	str	r2, [r3, #4]
 8002a82:	609a      	str	r2, [r3, #8]
 8002a84:	60da      	str	r2, [r3, #12]
 8002a86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a88:	f107 0310 	add.w	r3, r7, #16
 8002a8c:	22c0      	movs	r2, #192	; 0xc0
 8002a8e:	2100      	movs	r1, #0
 8002a90:	4618      	mov	r0, r3
 8002a92:	f011 fc4b 	bl	801432c <memset>
  if(huart->Instance==USART1)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a2b      	ldr	r2, [pc, #172]	; (8002b48 <HAL_UART_MspInit+0xd8>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d14e      	bne.n	8002b3e <HAL_UART_MspInit+0xce>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002aa0:	f04f 0201 	mov.w	r2, #1
 8002aa4:	f04f 0300 	mov.w	r3, #0
 8002aa8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8002aac:	2300      	movs	r3, #0
 8002aae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ab2:	f107 0310 	add.w	r3, r7, #16
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f006 fdf0 	bl	800969c <HAL_RCCEx_PeriphCLKConfig>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002ac2:	f7ff fbe3 	bl	800228c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ac6:	4b21      	ldr	r3, [pc, #132]	; (8002b4c <HAL_UART_MspInit+0xdc>)
 8002ac8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002acc:	4a1f      	ldr	r2, [pc, #124]	; (8002b4c <HAL_UART_MspInit+0xdc>)
 8002ace:	f043 0310 	orr.w	r3, r3, #16
 8002ad2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002ad6:	4b1d      	ldr	r3, [pc, #116]	; (8002b4c <HAL_UART_MspInit+0xdc>)
 8002ad8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002adc:	f003 0310 	and.w	r3, r3, #16
 8002ae0:	60fb      	str	r3, [r7, #12]
 8002ae2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ae4:	4b19      	ldr	r3, [pc, #100]	; (8002b4c <HAL_UART_MspInit+0xdc>)
 8002ae6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002aea:	4a18      	ldr	r2, [pc, #96]	; (8002b4c <HAL_UART_MspInit+0xdc>)
 8002aec:	f043 0301 	orr.w	r3, r3, #1
 8002af0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002af4:	4b15      	ldr	r3, [pc, #84]	; (8002b4c <HAL_UART_MspInit+0xdc>)
 8002af6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002afa:	f003 0301 	and.w	r3, r3, #1
 8002afe:	60bb      	str	r3, [r7, #8]
 8002b00:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002b02:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002b06:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b10:	2300      	movs	r3, #0
 8002b12:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b16:	2300      	movs	r3, #0
 8002b18:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b1c:	2307      	movs	r3, #7
 8002b1e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b22:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002b26:	4619      	mov	r1, r3
 8002b28:	4809      	ldr	r0, [pc, #36]	; (8002b50 <HAL_UART_MspInit+0xe0>)
 8002b2a:	f005 fa3f 	bl	8007fac <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002b2e:	2200      	movs	r2, #0
 8002b30:	2105      	movs	r1, #5
 8002b32:	2025      	movs	r0, #37	; 0x25
 8002b34:	f001 ffd0 	bl	8004ad8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002b38:	2025      	movs	r0, #37	; 0x25
 8002b3a:	f001 ffe7 	bl	8004b0c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002b3e:	bf00      	nop
 8002b40:	37e8      	adds	r7, #232	; 0xe8
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	40011000 	.word	0x40011000
 8002b4c:	58024400 	.word	0x58024400
 8002b50:	58020000 	.word	0x58020000

08002b54 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b090      	sub	sp, #64	; 0x40
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2b0f      	cmp	r3, #15
 8002b60:	d827      	bhi.n	8002bb2 <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 8002b62:	2200      	movs	r2, #0
 8002b64:	6879      	ldr	r1, [r7, #4]
 8002b66:	2036      	movs	r0, #54	; 0x36
 8002b68:	f001 ffb6 	bl	8004ad8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002b6c:	2036      	movs	r0, #54	; 0x36
 8002b6e:	f001 ffcd 	bl	8004b0c <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8002b72:	4a29      	ldr	r2, [pc, #164]	; (8002c18 <HAL_InitTick+0xc4>)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002b78:	4b28      	ldr	r3, [pc, #160]	; (8002c1c <HAL_InitTick+0xc8>)
 8002b7a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002b7e:	4a27      	ldr	r2, [pc, #156]	; (8002c1c <HAL_InitTick+0xc8>)
 8002b80:	f043 0310 	orr.w	r3, r3, #16
 8002b84:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002b88:	4b24      	ldr	r3, [pc, #144]	; (8002c1c <HAL_InitTick+0xc8>)
 8002b8a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002b8e:	f003 0310 	and.w	r3, r3, #16
 8002b92:	60fb      	str	r3, [r7, #12]
 8002b94:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002b96:	f107 0210 	add.w	r2, r7, #16
 8002b9a:	f107 0314 	add.w	r3, r7, #20
 8002b9e:	4611      	mov	r1, r2
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f006 fd39 	bl	8009618 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ba8:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d106      	bne.n	8002bbe <HAL_InitTick+0x6a>
 8002bb0:	e001      	b.n	8002bb6 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e02b      	b.n	8002c0e <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002bb6:	f006 fd03 	bl	80095c0 <HAL_RCC_GetPCLK1Freq>
 8002bba:	63f8      	str	r0, [r7, #60]	; 0x3c
 8002bbc:	e004      	b.n	8002bc8 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002bbe:	f006 fcff 	bl	80095c0 <HAL_RCC_GetPCLK1Freq>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	005b      	lsls	r3, r3, #1
 8002bc6:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002bc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bca:	4a15      	ldr	r2, [pc, #84]	; (8002c20 <HAL_InitTick+0xcc>)
 8002bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd0:	0c9b      	lsrs	r3, r3, #18
 8002bd2:	3b01      	subs	r3, #1
 8002bd4:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002bd6:	4b13      	ldr	r3, [pc, #76]	; (8002c24 <HAL_InitTick+0xd0>)
 8002bd8:	4a13      	ldr	r2, [pc, #76]	; (8002c28 <HAL_InitTick+0xd4>)
 8002bda:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002bdc:	4b11      	ldr	r3, [pc, #68]	; (8002c24 <HAL_InitTick+0xd0>)
 8002bde:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002be2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002be4:	4a0f      	ldr	r2, [pc, #60]	; (8002c24 <HAL_InitTick+0xd0>)
 8002be6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002be8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002bea:	4b0e      	ldr	r3, [pc, #56]	; (8002c24 <HAL_InitTick+0xd0>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bf0:	4b0c      	ldr	r3, [pc, #48]	; (8002c24 <HAL_InitTick+0xd0>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002bf6:	480b      	ldr	r0, [pc, #44]	; (8002c24 <HAL_InitTick+0xd0>)
 8002bf8:	f009 feaf 	bl	800c95a <HAL_TIM_Base_Init>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d104      	bne.n	8002c0c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002c02:	4808      	ldr	r0, [pc, #32]	; (8002c24 <HAL_InitTick+0xd0>)
 8002c04:	f009 ff98 	bl	800cb38 <HAL_TIM_Base_Start_IT>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	e000      	b.n	8002c0e <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3740      	adds	r7, #64	; 0x40
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	24000090 	.word	0x24000090
 8002c1c:	58024400 	.word	0x58024400
 8002c20:	431bde83 	.word	0x431bde83
 8002c24:	24000728 	.word	0x24000728
 8002c28:	40001000 	.word	0x40001000

08002c2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8002c30:	e7fe      	b.n	8002c30 <NMI_Handler+0x4>

08002c32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c32:	b480      	push	{r7}
 8002c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c36:	e7fe      	b.n	8002c36 <HardFault_Handler+0x4>

08002c38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c3c:	e7fe      	b.n	8002c3c <MemManage_Handler+0x4>

08002c3e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c3e:	b480      	push	{r7}
 8002c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c42:	e7fe      	b.n	8002c42 <BusFault_Handler+0x4>

08002c44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c48:	e7fe      	b.n	8002c48 <UsageFault_Handler+0x4>

08002c4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c4a:	b480      	push	{r7}
 8002c4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c4e:	bf00      	nop
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002c5c:	4802      	ldr	r0, [pc, #8]	; (8002c68 <DMA1_Stream0_IRQHandler+0x10>)
 8002c5e:	f003 fe93 	bl	8006988 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002c62:	bf00      	nop
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	240001e4 	.word	0x240001e4

08002c6c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8002c70:	4802      	ldr	r0, [pc, #8]	; (8002c7c <DMA1_Stream1_IRQHandler+0x10>)
 8002c72:	f003 fe89 	bl	8006988 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002c76:	bf00      	nop
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	2400025c 	.word	0x2400025c

08002c80 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8002c84:	4802      	ldr	r0, [pc, #8]	; (8002c90 <DMA1_Stream5_IRQHandler+0x10>)
 8002c86:	f003 fe7f 	bl	8006988 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002c8a:	bf00      	nop
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	240002e8 	.word	0x240002e8

08002c94 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002c98:	4802      	ldr	r0, [pc, #8]	; (8002ca4 <TIM1_BRK_IRQHandler+0x10>)
 8002c9a:	f00a fa8f 	bl	800d1bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8002c9e:	bf00      	nop
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	240004e8 	.word	0x240004e8

08002ca8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002cac:	4802      	ldr	r0, [pc, #8]	; (8002cb8 <TIM1_UP_IRQHandler+0x10>)
 8002cae:	f00a fa85 	bl	800d1bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002cb2:	bf00      	nop
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	240004e8 	.word	0x240004e8

08002cbc <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002cc0:	4802      	ldr	r0, [pc, #8]	; (8002ccc <TIM1_TRG_COM_IRQHandler+0x10>)
 8002cc2:	f00a fa7b 	bl	800d1bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8002cc6:	bf00      	nop
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	240004e8 	.word	0x240004e8

08002cd0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002cd4:	4802      	ldr	r0, [pc, #8]	; (8002ce0 <TIM1_CC_IRQHandler+0x10>)
 8002cd6:	f00a fa71 	bl	800d1bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002cda:	bf00      	nop
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	240004e8 	.word	0x240004e8

08002ce4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002ce8:	4802      	ldr	r0, [pc, #8]	; (8002cf4 <TIM2_IRQHandler+0x10>)
 8002cea:	f00a fa67 	bl	800d1bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002cee:	bf00      	nop
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	24000534 	.word	0x24000534

08002cf8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002cfc:	4802      	ldr	r0, [pc, #8]	; (8002d08 <TIM3_IRQHandler+0x10>)
 8002cfe:	f00a fa5d 	bl	800d1bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002d02:	bf00      	nop
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	24000580 	.word	0x24000580

08002d0c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002d10:	4802      	ldr	r0, [pc, #8]	; (8002d1c <USART1_IRQHandler+0x10>)
 8002d12:	f00b fc19 	bl	800e548 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002d16:	bf00      	nop
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	240005cc 	.word	0x240005cc

08002d20 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac1.State != HAL_DAC_STATE_RESET) {
 8002d24:	4b06      	ldr	r3, [pc, #24]	; (8002d40 <TIM6_DAC_IRQHandler+0x20>)
 8002d26:	791b      	ldrb	r3, [r3, #4]
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d002      	beq.n	8002d34 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac1);
 8002d2e:	4804      	ldr	r0, [pc, #16]	; (8002d40 <TIM6_DAC_IRQHandler+0x20>)
 8002d30:	f002 f881 	bl	8004e36 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 8002d34:	4803      	ldr	r0, [pc, #12]	; (8002d44 <TIM6_DAC_IRQHandler+0x24>)
 8002d36:	f00a fa41 	bl	800d1bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002d3a:	bf00      	nop
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	240002d4 	.word	0x240002d4
 8002d44:	24000728 	.word	0x24000728

08002d48 <ITM_SendChar>:

// ITM Register Address
#define ITM_STIMULUS_PORT0 *((volatile uint32_t*) 0xE0000000)
#define ITM_TRACE_EN *((volatile uint32_t*) 0xE0000E00)

void ITM_SendChar(uint8_t ch) {
 8002d48:	b480      	push	{r7}
 8002d4a:	b083      	sub	sp, #12
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	4603      	mov	r3, r0
 8002d50:	71fb      	strb	r3, [r7, #7]
	DEMCR |= (1 << 24);
 8002d52:	4b0f      	ldr	r3, [pc, #60]	; (8002d90 <ITM_SendChar+0x48>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a0e      	ldr	r2, [pc, #56]	; (8002d90 <ITM_SendChar+0x48>)
 8002d58:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d5c:	6013      	str	r3, [r2, #0]

	ITM_TRACE_EN |= (1 << 0);
 8002d5e:	4b0d      	ldr	r3, [pc, #52]	; (8002d94 <ITM_SendChar+0x4c>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a0c      	ldr	r2, [pc, #48]	; (8002d94 <ITM_SendChar+0x4c>)
 8002d64:	f043 0301 	orr.w	r3, r3, #1
 8002d68:	6013      	str	r3, [r2, #0]

	while (!(ITM_STIMULUS_PORT0 & 1))
 8002d6a:	bf00      	nop
 8002d6c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 0301 	and.w	r3, r3, #1
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d0f8      	beq.n	8002d6c <ITM_SendChar+0x24>
		;

	ITM_STIMULUS_PORT0 = ch;
 8002d7a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8002d7e:	79fb      	ldrb	r3, [r7, #7]
 8002d80:	6013      	str	r3, [r2, #0]
}
 8002d82:	bf00      	nop
 8002d84:	370c      	adds	r7, #12
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr
 8002d8e:	bf00      	nop
 8002d90:	e000edfc 	.word	0xe000edfc
 8002d94:	e0000e00 	.word	0xe0000e00

08002d98 <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b086      	sub	sp, #24
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	60f8      	str	r0, [r7, #12]
 8002da0:	60b9      	str	r1, [r7, #8]
 8002da2:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002da4:	2300      	movs	r3, #0
 8002da6:	617b      	str	r3, [r7, #20]
 8002da8:	e00a      	b.n	8002dc0 <_read+0x28>
		*ptr++ = __io_getchar();
 8002daa:	f3af 8000 	nop.w
 8002dae:	4601      	mov	r1, r0
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	1c5a      	adds	r2, r3, #1
 8002db4:	60ba      	str	r2, [r7, #8]
 8002db6:	b2ca      	uxtb	r2, r1
 8002db8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	3301      	adds	r3, #1
 8002dbe:	617b      	str	r3, [r7, #20]
 8002dc0:	697a      	ldr	r2, [r7, #20]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	dbf0      	blt.n	8002daa <_read+0x12>
	}

	return len;
 8002dc8:	687b      	ldr	r3, [r7, #4]
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3718      	adds	r7, #24
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}

08002dd2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len) {
 8002dd2:	b580      	push	{r7, lr}
 8002dd4:	b086      	sub	sp, #24
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	60f8      	str	r0, [r7, #12]
 8002dda:	60b9      	str	r1, [r7, #8]
 8002ddc:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002dde:	2300      	movs	r3, #0
 8002de0:	617b      	str	r3, [r7, #20]
 8002de2:	e009      	b.n	8002df8 <_write+0x26>
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	1c5a      	adds	r2, r3, #1
 8002de8:	60ba      	str	r2, [r7, #8]
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	4618      	mov	r0, r3
 8002dee:	f7ff ffab 	bl	8002d48 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	3301      	adds	r3, #1
 8002df6:	617b      	str	r3, [r7, #20]
 8002df8:	697a      	ldr	r2, [r7, #20]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	dbf1      	blt.n	8002de4 <_write+0x12>
	}
	return len;
 8002e00:	687b      	ldr	r3, [r7, #4]
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3718      	adds	r7, #24
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}

08002e0a <_close>:

int _close(int file) {
 8002e0a:	b480      	push	{r7}
 8002e0c:	b083      	sub	sp, #12
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 8002e12:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	370c      	adds	r7, #12
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr

08002e22 <_fstat>:

int _fstat(int file, struct stat *st) {
 8002e22:	b480      	push	{r7}
 8002e24:	b083      	sub	sp, #12
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	6078      	str	r0, [r7, #4]
 8002e2a:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e32:	605a      	str	r2, [r3, #4]
	return 0;
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	370c      	adds	r7, #12
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr

08002e42 <_isatty>:

int _isatty(int file) {
 8002e42:	b480      	push	{r7}
 8002e44:	b083      	sub	sp, #12
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 8002e4a:	2301      	movs	r3, #1
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr

08002e58 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8002e58:	b480      	push	{r7}
 8002e5a:	b085      	sub	sp, #20
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	60f8      	str	r0, [r7, #12]
 8002e60:	60b9      	str	r1, [r7, #8]
 8002e62:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 8002e64:	2300      	movs	r3, #0
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	3714      	adds	r7, #20
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr
	...

08002e74 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b086      	sub	sp, #24
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 8002e7c:	4a14      	ldr	r2, [pc, #80]	; (8002ed0 <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 8002e7e:	4b15      	ldr	r3, [pc, #84]	; (8002ed4 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8002e88:	4b13      	ldr	r3, [pc, #76]	; (8002ed8 <_sbrk+0x64>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d102      	bne.n	8002e96 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 8002e90:	4b11      	ldr	r3, [pc, #68]	; (8002ed8 <_sbrk+0x64>)
 8002e92:	4a12      	ldr	r2, [pc, #72]	; (8002edc <_sbrk+0x68>)
 8002e94:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8002e96:	4b10      	ldr	r3, [pc, #64]	; (8002ed8 <_sbrk+0x64>)
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	4413      	add	r3, r2
 8002e9e:	693a      	ldr	r2, [r7, #16]
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d207      	bcs.n	8002eb4 <_sbrk+0x40>
		errno = ENOMEM;
 8002ea4:	f011 f9fa 	bl	801429c <__errno>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	220c      	movs	r2, #12
 8002eac:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 8002eae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002eb2:	e009      	b.n	8002ec8 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8002eb4:	4b08      	ldr	r3, [pc, #32]	; (8002ed8 <_sbrk+0x64>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8002eba:	4b07      	ldr	r3, [pc, #28]	; (8002ed8 <_sbrk+0x64>)
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	4413      	add	r3, r2
 8002ec2:	4a05      	ldr	r2, [pc, #20]	; (8002ed8 <_sbrk+0x64>)
 8002ec4:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3718      	adds	r7, #24
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	24080000 	.word	0x24080000
 8002ed4:	00000400 	.word	0x00000400
 8002ed8:	24000774 	.word	0x24000774
 8002edc:	240050e0 	.word	0x240050e0

08002ee0 <SystemInit>:
 *         Initialize the FPU setting and  vector table location
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 8002ee0:	b480      	push	{r7}
 8002ee2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << (10 * 2)) | (3UL << (11 * 2))); /* set CP10 and CP11 Full Access */
 8002ee4:	4b37      	ldr	r3, [pc, #220]	; (8002fc4 <SystemInit+0xe4>)
 8002ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eea:	4a36      	ldr	r2, [pc, #216]	; (8002fc4 <SystemInit+0xe4>)
 8002eec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ef0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
	/* Reset the RCC clock configuration to the default reset state ------------*/

	/* Increasing the CPU frequency */
	if (FLASH_LATENCY_DEFAULT > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))) {
 8002ef4:	4b34      	ldr	r3, [pc, #208]	; (8002fc8 <SystemInit+0xe8>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 030f 	and.w	r3, r3, #15
 8002efc:	2b06      	cmp	r3, #6
 8002efe:	d807      	bhi.n	8002f10 <SystemInit+0x30>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY,
 8002f00:	4b31      	ldr	r3, [pc, #196]	; (8002fc8 <SystemInit+0xe8>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f023 030f 	bic.w	r3, r3, #15
 8002f08:	4a2f      	ldr	r2, [pc, #188]	; (8002fc8 <SystemInit+0xe8>)
 8002f0a:	f043 0307 	orr.w	r3, r3, #7
 8002f0e:	6013      	str	r3, [r2, #0]
				(uint32_t)(FLASH_LATENCY_DEFAULT));
	}

	/* Set HSION bit */
	RCC->CR |= RCC_CR_HSION;
 8002f10:	4b2e      	ldr	r3, [pc, #184]	; (8002fcc <SystemInit+0xec>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a2d      	ldr	r2, [pc, #180]	; (8002fcc <SystemInit+0xec>)
 8002f16:	f043 0301 	orr.w	r3, r3, #1
 8002f1a:	6013      	str	r3, [r2, #0]

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;
 8002f1c:	4b2b      	ldr	r3, [pc, #172]	; (8002fcc <SystemInit+0xec>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	611a      	str	r2, [r3, #16]

	/* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
	RCC->CR &= 0xEAF6ED7FU;
 8002f22:	4b2a      	ldr	r3, [pc, #168]	; (8002fcc <SystemInit+0xec>)
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	4929      	ldr	r1, [pc, #164]	; (8002fcc <SystemInit+0xec>)
 8002f28:	4b29      	ldr	r3, [pc, #164]	; (8002fd0 <SystemInit+0xf0>)
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	600b      	str	r3, [r1, #0]

	/* Decreasing the number of wait states because of lower CPU frequency */
	if (FLASH_LATENCY_DEFAULT < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))) {
 8002f2e:	4b26      	ldr	r3, [pc, #152]	; (8002fc8 <SystemInit+0xe8>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0308 	and.w	r3, r3, #8
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d007      	beq.n	8002f4a <SystemInit+0x6a>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY,
 8002f3a:	4b23      	ldr	r3, [pc, #140]	; (8002fc8 <SystemInit+0xe8>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f023 030f 	bic.w	r3, r3, #15
 8002f42:	4a21      	ldr	r2, [pc, #132]	; (8002fc8 <SystemInit+0xe8>)
 8002f44:	f043 0307 	orr.w	r3, r3, #7
 8002f48:	6013      	str	r3, [r2, #0]
				(uint32_t)(FLASH_LATENCY_DEFAULT));
	}

#if defined(D3_SRAM_BASE)
	/* Reset D1CFGR register */
	RCC->D1CFGR = 0x00000000;
 8002f4a:	4b20      	ldr	r3, [pc, #128]	; (8002fcc <SystemInit+0xec>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	619a      	str	r2, [r3, #24]

	/* Reset D2CFGR register */
	RCC->D2CFGR = 0x00000000;
 8002f50:	4b1e      	ldr	r3, [pc, #120]	; (8002fcc <SystemInit+0xec>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	61da      	str	r2, [r3, #28]

	/* Reset D3CFGR register */
	RCC->D3CFGR = 0x00000000;
 8002f56:	4b1d      	ldr	r3, [pc, #116]	; (8002fcc <SystemInit+0xec>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	621a      	str	r2, [r3, #32]

	/* Reset SRDCFGR register */
	RCC->SRDCFGR = 0x00000000;
#endif
	/* Reset PLLCKSELR register */
	RCC->PLLCKSELR = 0x02020200;
 8002f5c:	4b1b      	ldr	r3, [pc, #108]	; (8002fcc <SystemInit+0xec>)
 8002f5e:	4a1d      	ldr	r2, [pc, #116]	; (8002fd4 <SystemInit+0xf4>)
 8002f60:	629a      	str	r2, [r3, #40]	; 0x28

	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x01FF0000;
 8002f62:	4b1a      	ldr	r3, [pc, #104]	; (8002fcc <SystemInit+0xec>)
 8002f64:	4a1c      	ldr	r2, [pc, #112]	; (8002fd8 <SystemInit+0xf8>)
 8002f66:	62da      	str	r2, [r3, #44]	; 0x2c
	/* Reset PLL1DIVR register */
	RCC->PLL1DIVR = 0x01010280;
 8002f68:	4b18      	ldr	r3, [pc, #96]	; (8002fcc <SystemInit+0xec>)
 8002f6a:	4a1c      	ldr	r2, [pc, #112]	; (8002fdc <SystemInit+0xfc>)
 8002f6c:	631a      	str	r2, [r3, #48]	; 0x30
	/* Reset PLL1FRACR register */
	RCC->PLL1FRACR = 0x00000000;
 8002f6e:	4b17      	ldr	r3, [pc, #92]	; (8002fcc <SystemInit+0xec>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	635a      	str	r2, [r3, #52]	; 0x34

	/* Reset PLL2DIVR register */
	RCC->PLL2DIVR = 0x01010280;
 8002f74:	4b15      	ldr	r3, [pc, #84]	; (8002fcc <SystemInit+0xec>)
 8002f76:	4a19      	ldr	r2, [pc, #100]	; (8002fdc <SystemInit+0xfc>)
 8002f78:	639a      	str	r2, [r3, #56]	; 0x38

	/* Reset PLL2FRACR register */

	RCC->PLL2FRACR = 0x00000000;
 8002f7a:	4b14      	ldr	r3, [pc, #80]	; (8002fcc <SystemInit+0xec>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	63da      	str	r2, [r3, #60]	; 0x3c
	/* Reset PLL3DIVR register */
	RCC->PLL3DIVR = 0x01010280;
 8002f80:	4b12      	ldr	r3, [pc, #72]	; (8002fcc <SystemInit+0xec>)
 8002f82:	4a16      	ldr	r2, [pc, #88]	; (8002fdc <SystemInit+0xfc>)
 8002f84:	641a      	str	r2, [r3, #64]	; 0x40

	/* Reset PLL3FRACR register */
	RCC->PLL3FRACR = 0x00000000;
 8002f86:	4b11      	ldr	r3, [pc, #68]	; (8002fcc <SystemInit+0xec>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	645a      	str	r2, [r3, #68]	; 0x44

	/* Reset HSEBYP bit */
	RCC->CR &= 0xFFFBFFFFU;
 8002f8c:	4b0f      	ldr	r3, [pc, #60]	; (8002fcc <SystemInit+0xec>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a0e      	ldr	r2, [pc, #56]	; (8002fcc <SystemInit+0xec>)
 8002f92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f96:	6013      	str	r3, [r2, #0]

	/* Disable all interrupts */
	RCC->CIER = 0x00000000;
 8002f98:	4b0c      	ldr	r3, [pc, #48]	; (8002fcc <SystemInit+0xec>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
	/* dual core CM7 or single core line */
	if ((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U) {
 8002f9e:	4b10      	ldr	r3, [pc, #64]	; (8002fe0 <SystemInit+0x100>)
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	4b10      	ldr	r3, [pc, #64]	; (8002fe4 <SystemInit+0x104>)
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002faa:	d202      	bcs.n	8002fb2 <SystemInit+0xd2>
		/* if stm32h7 revY*/
		/* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
		*((__IO uint32_t*) 0x51008108) = 0x000000001U;
 8002fac:	4b0e      	ldr	r3, [pc, #56]	; (8002fe8 <SystemInit+0x108>)
 8002fae:	2201      	movs	r2, #1
 8002fb0:	601a      	str	r2, [r3, #0]
	/*
	 * Disable the FMC bank1 (enabled after reset).
	 * This, prevents CPU speculation access on this bank which blocks the use of FMC during
	 * 24us. During this time the others FMC master (such as LTDC) cannot use it!
	 */
	FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002fb2:	4b0e      	ldr	r3, [pc, #56]	; (8002fec <SystemInit+0x10c>)
 8002fb4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8002fb8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002fba:	bf00      	nop
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr
 8002fc4:	e000ed00 	.word	0xe000ed00
 8002fc8:	52002000 	.word	0x52002000
 8002fcc:	58024400 	.word	0x58024400
 8002fd0:	eaf6ed7f 	.word	0xeaf6ed7f
 8002fd4:	02020200 	.word	0x02020200
 8002fd8:	01ff0000 	.word	0x01ff0000
 8002fdc:	01010280 	.word	0x01010280
 8002fe0:	5c001000 	.word	0x5c001000
 8002fe4:	ffff0000 	.word	0xffff0000
 8002fe8:	51008108 	.word	0x51008108
 8002fec:	52004000 	.word	0x52004000

08002ff0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002ff0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003028 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002ff4:	f7ff ff74 	bl	8002ee0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ff8:	480c      	ldr	r0, [pc, #48]	; (800302c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ffa:	490d      	ldr	r1, [pc, #52]	; (8003030 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ffc:	4a0d      	ldr	r2, [pc, #52]	; (8003034 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ffe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003000:	e002      	b.n	8003008 <LoopCopyDataInit>

08003002 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003002:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003004:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003006:	3304      	adds	r3, #4

08003008 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003008:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800300a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800300c:	d3f9      	bcc.n	8003002 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800300e:	4a0a      	ldr	r2, [pc, #40]	; (8003038 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003010:	4c0a      	ldr	r4, [pc, #40]	; (800303c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003012:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003014:	e001      	b.n	800301a <LoopFillZerobss>

08003016 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003016:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003018:	3204      	adds	r2, #4

0800301a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800301a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800301c:	d3fb      	bcc.n	8003016 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800301e:	f011 f943 	bl	80142a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003022:	f7fd fd99 	bl	8000b58 <main>
  bx  lr
 8003026:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003028:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800302c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003030:	24000100 	.word	0x24000100
  ldr r2, =_sidata
 8003034:	0801571c 	.word	0x0801571c
  ldr r2, =_sbss
 8003038:	24000100 	.word	0x24000100
  ldr r4, =_ebss
 800303c:	240050dc 	.word	0x240050dc

08003040 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003040:	e7fe      	b.n	8003040 <ADC3_IRQHandler>
	...

08003044 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800304a:	2003      	movs	r0, #3
 800304c:	f001 fd39 	bl	8004ac2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003050:	f006 f90c 	bl	800926c <HAL_RCC_GetSysClockFreq>
 8003054:	4602      	mov	r2, r0
 8003056:	4b15      	ldr	r3, [pc, #84]	; (80030ac <HAL_Init+0x68>)
 8003058:	699b      	ldr	r3, [r3, #24]
 800305a:	0a1b      	lsrs	r3, r3, #8
 800305c:	f003 030f 	and.w	r3, r3, #15
 8003060:	4913      	ldr	r1, [pc, #76]	; (80030b0 <HAL_Init+0x6c>)
 8003062:	5ccb      	ldrb	r3, [r1, r3]
 8003064:	f003 031f 	and.w	r3, r3, #31
 8003068:	fa22 f303 	lsr.w	r3, r2, r3
 800306c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800306e:	4b0f      	ldr	r3, [pc, #60]	; (80030ac <HAL_Init+0x68>)
 8003070:	699b      	ldr	r3, [r3, #24]
 8003072:	f003 030f 	and.w	r3, r3, #15
 8003076:	4a0e      	ldr	r2, [pc, #56]	; (80030b0 <HAL_Init+0x6c>)
 8003078:	5cd3      	ldrb	r3, [r2, r3]
 800307a:	f003 031f 	and.w	r3, r3, #31
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	fa22 f303 	lsr.w	r3, r2, r3
 8003084:	4a0b      	ldr	r2, [pc, #44]	; (80030b4 <HAL_Init+0x70>)
 8003086:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003088:	4a0b      	ldr	r2, [pc, #44]	; (80030b8 <HAL_Init+0x74>)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800308e:	2005      	movs	r0, #5
 8003090:	f7ff fd60 	bl	8002b54 <HAL_InitTick>
 8003094:	4603      	mov	r3, r0
 8003096:	2b00      	cmp	r3, #0
 8003098:	d001      	beq.n	800309e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e002      	b.n	80030a4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800309e:	f7ff f8fb 	bl	8002298 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030a2:	2300      	movs	r3, #0
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	3708      	adds	r7, #8
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	58024400 	.word	0x58024400
 80030b0:	08015634 	.word	0x08015634
 80030b4:	2400008c 	.word	0x2400008c
 80030b8:	24000088 	.word	0x24000088

080030bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030bc:	b480      	push	{r7}
 80030be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80030c0:	4b06      	ldr	r3, [pc, #24]	; (80030dc <HAL_IncTick+0x20>)
 80030c2:	781b      	ldrb	r3, [r3, #0]
 80030c4:	461a      	mov	r2, r3
 80030c6:	4b06      	ldr	r3, [pc, #24]	; (80030e0 <HAL_IncTick+0x24>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4413      	add	r3, r2
 80030cc:	4a04      	ldr	r2, [pc, #16]	; (80030e0 <HAL_IncTick+0x24>)
 80030ce:	6013      	str	r3, [r2, #0]
}
 80030d0:	bf00      	nop
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr
 80030da:	bf00      	nop
 80030dc:	24000094 	.word	0x24000094
 80030e0:	24000778 	.word	0x24000778

080030e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0
  return uwTick;
 80030e8:	4b03      	ldr	r3, [pc, #12]	; (80030f8 <HAL_GetTick+0x14>)
 80030ea:	681b      	ldr	r3, [r3, #0]
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr
 80030f6:	bf00      	nop
 80030f8:	24000778 	.word	0x24000778

080030fc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003100:	4b03      	ldr	r3, [pc, #12]	; (8003110 <HAL_GetREVID+0x14>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	0c1b      	lsrs	r3, r3, #16
}
 8003106:	4618      	mov	r0, r3
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr
 8003110:	5c001000 	.word	0x5c001000

08003114 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 800311e:	4b07      	ldr	r3, [pc, #28]	; (800313c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003120:	685a      	ldr	r2, [r3, #4]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	43db      	mvns	r3, r3
 8003126:	401a      	ands	r2, r3
 8003128:	4904      	ldr	r1, [pc, #16]	; (800313c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	4313      	orrs	r3, r2
 800312e:	604b      	str	r3, [r1, #4]
}
 8003130:	bf00      	nop
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr
 800313c:	58000400 	.word	0x58000400

08003140 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	431a      	orrs	r2, r3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	609a      	str	r2, [r3, #8]
}
 800315a:	bf00      	nop
 800315c:	370c      	adds	r7, #12
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr

08003166 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003166:	b480      	push	{r7}
 8003168:	b083      	sub	sp, #12
 800316a:	af00      	add	r7, sp, #0
 800316c:	6078      	str	r0, [r7, #4]
 800316e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	431a      	orrs	r2, r3
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	609a      	str	r2, [r3, #8]
}
 8003180:	bf00      	nop
 8003182:	370c      	adds	r7, #12
 8003184:	46bd      	mov	sp, r7
 8003186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318a:	4770      	bx	lr

0800318c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800319c:	4618      	mov	r0, r3
 800319e:	370c      	adds	r7, #12
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr

080031a8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b087      	sub	sp, #28
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	60f8      	str	r0, [r7, #12]
 80031b0:	60b9      	str	r1, [r7, #8]
 80031b2:	607a      	str	r2, [r7, #4]
 80031b4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	3360      	adds	r3, #96	; 0x60
 80031ba:	461a      	mov	r2, r3
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	4413      	add	r3, r2
 80031c2:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	430b      	orrs	r3, r1
 80031d6:	431a      	orrs	r2, r3
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80031dc:	bf00      	nop
 80031de:	371c      	adds	r7, #28
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr

080031e8 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b085      	sub	sp, #20
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	60f8      	str	r0, [r7, #12]
 80031f0:	60b9      	str	r1, [r7, #8]
 80031f2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	691b      	ldr	r3, [r3, #16]
 80031f8:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	f003 031f 	and.w	r3, r3, #31
 8003202:	6879      	ldr	r1, [r7, #4]
 8003204:	fa01 f303 	lsl.w	r3, r1, r3
 8003208:	431a      	orrs	r2, r3
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	611a      	str	r2, [r3, #16]
}
 800320e:	bf00      	nop
 8003210:	3714      	adds	r7, #20
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr

0800321a <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 800321a:	b480      	push	{r7}
 800321c:	b087      	sub	sp, #28
 800321e:	af00      	add	r7, sp, #0
 8003220:	60f8      	str	r0, [r7, #12]
 8003222:	60b9      	str	r1, [r7, #8]
 8003224:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	3360      	adds	r3, #96	; 0x60
 800322a:	461a      	mov	r2, r3
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	4413      	add	r3, r2
 8003232:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	431a      	orrs	r2, r3
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	601a      	str	r2, [r3, #0]
  }
}
 8003244:	bf00      	nop
 8003246:	371c      	adds	r7, #28
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr

08003250 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003260:	2b00      	cmp	r3, #0
 8003262:	d101      	bne.n	8003268 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003264:	2301      	movs	r3, #1
 8003266:	e000      	b.n	800326a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003268:	2300      	movs	r3, #0
}
 800326a:	4618      	mov	r0, r3
 800326c:	370c      	adds	r7, #12
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr

08003276 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003276:	b480      	push	{r7}
 8003278:	b087      	sub	sp, #28
 800327a:	af00      	add	r7, sp, #0
 800327c:	60f8      	str	r0, [r7, #12]
 800327e:	60b9      	str	r1, [r7, #8]
 8003280:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	3330      	adds	r3, #48	; 0x30
 8003286:	461a      	mov	r2, r3
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	0a1b      	lsrs	r3, r3, #8
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	f003 030c 	and.w	r3, r3, #12
 8003292:	4413      	add	r3, r2
 8003294:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	f003 031f 	and.w	r3, r3, #31
 80032a0:	211f      	movs	r1, #31
 80032a2:	fa01 f303 	lsl.w	r3, r1, r3
 80032a6:	43db      	mvns	r3, r3
 80032a8:	401a      	ands	r2, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	0e9b      	lsrs	r3, r3, #26
 80032ae:	f003 011f 	and.w	r1, r3, #31
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	f003 031f 	and.w	r3, r3, #31
 80032b8:	fa01 f303 	lsl.w	r3, r1, r3
 80032bc:	431a      	orrs	r2, r3
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80032c2:	bf00      	nop
 80032c4:	371c      	adds	r7, #28
 80032c6:	46bd      	mov	sp, r7
 80032c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032cc:	4770      	bx	lr

080032ce <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 80032ce:	b480      	push	{r7}
 80032d0:	b083      	sub	sp, #12
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	6078      	str	r0, [r7, #4]
 80032d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	f023 0203 	bic.w	r2, r3, #3
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	431a      	orrs	r2, r3
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	60da      	str	r2, [r3, #12]
}
 80032e8:	bf00      	nop
 80032ea:	370c      	adds	r7, #12
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr

080032f4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b087      	sub	sp, #28
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	60f8      	str	r0, [r7, #12]
 80032fc:	60b9      	str	r1, [r7, #8]
 80032fe:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	3314      	adds	r3, #20
 8003304:	461a      	mov	r2, r3
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	0e5b      	lsrs	r3, r3, #25
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	f003 0304 	and.w	r3, r3, #4
 8003310:	4413      	add	r3, r2
 8003312:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	0d1b      	lsrs	r3, r3, #20
 800331c:	f003 031f 	and.w	r3, r3, #31
 8003320:	2107      	movs	r1, #7
 8003322:	fa01 f303 	lsl.w	r3, r1, r3
 8003326:	43db      	mvns	r3, r3
 8003328:	401a      	ands	r2, r3
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	0d1b      	lsrs	r3, r3, #20
 800332e:	f003 031f 	and.w	r3, r3, #31
 8003332:	6879      	ldr	r1, [r7, #4]
 8003334:	fa01 f303 	lsl.w	r3, r1, r3
 8003338:	431a      	orrs	r2, r3
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800333e:	bf00      	nop
 8003340:	371c      	adds	r7, #28
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr
	...

0800334c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800334c:	b480      	push	{r7}
 800334e:	b085      	sub	sp, #20
 8003350:	af00      	add	r7, sp, #0
 8003352:	60f8      	str	r0, [r7, #12]
 8003354:	60b9      	str	r1, [r7, #8]
 8003356:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003364:	43db      	mvns	r3, r3
 8003366:	401a      	ands	r2, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f003 0318 	and.w	r3, r3, #24
 800336e:	4908      	ldr	r1, [pc, #32]	; (8003390 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003370:	40d9      	lsrs	r1, r3
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	400b      	ands	r3, r1
 8003376:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800337a:	431a      	orrs	r2, r3
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8003382:	bf00      	nop
 8003384:	3714      	adds	r7, #20
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop
 8003390:	000fffff 	.word	0x000fffff

08003394 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	f003 031f 	and.w	r3, r3, #31
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	689a      	ldr	r2, [r3, #8]
 80033bc:	4b04      	ldr	r3, [pc, #16]	; (80033d0 <LL_ADC_DisableDeepPowerDown+0x20>)
 80033be:	4013      	ands	r3, r2
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	6093      	str	r3, [r2, #8]
}
 80033c4:	bf00      	nop
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr
 80033d0:	5fffffc0 	.word	0x5fffffc0

080033d4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b083      	sub	sp, #12
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80033e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80033e8:	d101      	bne.n	80033ee <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80033ea:	2301      	movs	r3, #1
 80033ec:	e000      	b.n	80033f0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr

080033fc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	689a      	ldr	r2, [r3, #8]
 8003408:	4b05      	ldr	r3, [pc, #20]	; (8003420 <LL_ADC_EnableInternalRegulator+0x24>)
 800340a:	4013      	ands	r3, r2
 800340c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003414:	bf00      	nop
 8003416:	370c      	adds	r7, #12
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr
 8003420:	6fffffc0 	.word	0x6fffffc0

08003424 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003434:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003438:	d101      	bne.n	800343e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800343a:	2301      	movs	r3, #1
 800343c:	e000      	b.n	8003440 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800343e:	2300      	movs	r3, #0
}
 8003440:	4618      	mov	r0, r3
 8003442:	370c      	adds	r7, #12
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr

0800344c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	689a      	ldr	r2, [r3, #8]
 8003458:	4b05      	ldr	r3, [pc, #20]	; (8003470 <LL_ADC_Enable+0x24>)
 800345a:	4013      	ands	r3, r2
 800345c:	f043 0201 	orr.w	r2, r3, #1
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003464:	bf00      	nop
 8003466:	370c      	adds	r7, #12
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr
 8003470:	7fffffc0 	.word	0x7fffffc0

08003474 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	689a      	ldr	r2, [r3, #8]
 8003480:	4b05      	ldr	r3, [pc, #20]	; (8003498 <LL_ADC_Disable+0x24>)
 8003482:	4013      	ands	r3, r2
 8003484:	f043 0202 	orr.w	r2, r3, #2
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800348c:	bf00      	nop
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr
 8003498:	7fffffc0 	.word	0x7fffffc0

0800349c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	f003 0301 	and.w	r3, r3, #1
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d101      	bne.n	80034b4 <LL_ADC_IsEnabled+0x18>
 80034b0:	2301      	movs	r3, #1
 80034b2:	e000      	b.n	80034b6 <LL_ADC_IsEnabled+0x1a>
 80034b4:	2300      	movs	r3, #0
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	370c      	adds	r7, #12
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr

080034c2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80034c2:	b480      	push	{r7}
 80034c4:	b083      	sub	sp, #12
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	f003 0302 	and.w	r3, r3, #2
 80034d2:	2b02      	cmp	r3, #2
 80034d4:	d101      	bne.n	80034da <LL_ADC_IsDisableOngoing+0x18>
 80034d6:	2301      	movs	r3, #1
 80034d8:	e000      	b.n	80034dc <LL_ADC_IsDisableOngoing+0x1a>
 80034da:	2300      	movs	r3, #0
}
 80034dc:	4618      	mov	r0, r3
 80034de:	370c      	adds	r7, #12
 80034e0:	46bd      	mov	sp, r7
 80034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e6:	4770      	bx	lr

080034e8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b083      	sub	sp, #12
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	689a      	ldr	r2, [r3, #8]
 80034f4:	4b05      	ldr	r3, [pc, #20]	; (800350c <LL_ADC_REG_StartConversion+0x24>)
 80034f6:	4013      	ands	r3, r2
 80034f8:	f043 0204 	orr.w	r2, r3, #4
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003500:	bf00      	nop
 8003502:	370c      	adds	r7, #12
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr
 800350c:	7fffffc0 	.word	0x7fffffc0

08003510 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003510:	b480      	push	{r7}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	f003 0304 	and.w	r3, r3, #4
 8003520:	2b04      	cmp	r3, #4
 8003522:	d101      	bne.n	8003528 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003524:	2301      	movs	r3, #1
 8003526:	e000      	b.n	800352a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003528:	2300      	movs	r3, #0
}
 800352a:	4618      	mov	r0, r3
 800352c:	370c      	adds	r7, #12
 800352e:	46bd      	mov	sp, r7
 8003530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003534:	4770      	bx	lr

08003536 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003536:	b480      	push	{r7}
 8003538:	b083      	sub	sp, #12
 800353a:	af00      	add	r7, sp, #0
 800353c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	f003 0308 	and.w	r3, r3, #8
 8003546:	2b08      	cmp	r3, #8
 8003548:	d101      	bne.n	800354e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800354a:	2301      	movs	r3, #1
 800354c:	e000      	b.n	8003550 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800354e:	2300      	movs	r3, #0
}
 8003550:	4618      	mov	r0, r3
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800355c:	b590      	push	{r4, r7, lr}
 800355e:	b089      	sub	sp, #36	; 0x24
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003564:	2300      	movs	r3, #0
 8003566:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003568:	2300      	movs	r3, #0
 800356a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d101      	bne.n	8003576 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e18f      	b.n	8003896 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	68db      	ldr	r3, [r3, #12]
 800357a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003580:	2b00      	cmp	r3, #0
 8003582:	d109      	bne.n	8003598 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003584:	6878      	ldr	r0, [r7, #4]
 8003586:	f7fe fea5 	bl	80022d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2200      	movs	r2, #0
 800358e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4618      	mov	r0, r3
 800359e:	f7ff ff19 	bl	80033d4 <LL_ADC_IsDeepPowerDownEnabled>
 80035a2:	4603      	mov	r3, r0
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d004      	beq.n	80035b2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4618      	mov	r0, r3
 80035ae:	f7ff feff 	bl	80033b0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4618      	mov	r0, r3
 80035b8:	f7ff ff34 	bl	8003424 <LL_ADC_IsInternalRegulatorEnabled>
 80035bc:	4603      	mov	r3, r0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d114      	bne.n	80035ec <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7ff ff18 	bl	80033fc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80035cc:	4b87      	ldr	r3, [pc, #540]	; (80037ec <HAL_ADC_Init+0x290>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	099b      	lsrs	r3, r3, #6
 80035d2:	4a87      	ldr	r2, [pc, #540]	; (80037f0 <HAL_ADC_Init+0x294>)
 80035d4:	fba2 2303 	umull	r2, r3, r2, r3
 80035d8:	099b      	lsrs	r3, r3, #6
 80035da:	3301      	adds	r3, #1
 80035dc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80035de:	e002      	b.n	80035e6 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	3b01      	subs	r3, #1
 80035e4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d1f9      	bne.n	80035e0 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4618      	mov	r0, r3
 80035f2:	f7ff ff17 	bl	8003424 <LL_ADC_IsInternalRegulatorEnabled>
 80035f6:	4603      	mov	r3, r0
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d10d      	bne.n	8003618 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003600:	f043 0210 	orr.w	r2, r3, #16
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800360c:	f043 0201 	orr.w	r2, r3, #1
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4618      	mov	r0, r3
 800361e:	f7ff ff77 	bl	8003510 <LL_ADC_REG_IsConversionOngoing>
 8003622:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003628:	f003 0310 	and.w	r3, r3, #16
 800362c:	2b00      	cmp	r3, #0
 800362e:	f040 8129 	bne.w	8003884 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	2b00      	cmp	r3, #0
 8003636:	f040 8125 	bne.w	8003884 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800363e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003642:	f043 0202 	orr.w	r2, r3, #2
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4618      	mov	r0, r3
 8003650:	f7ff ff24 	bl	800349c <LL_ADC_IsEnabled>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d136      	bne.n	80036c8 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a65      	ldr	r2, [pc, #404]	; (80037f4 <HAL_ADC_Init+0x298>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d004      	beq.n	800366e <HAL_ADC_Init+0x112>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a63      	ldr	r2, [pc, #396]	; (80037f8 <HAL_ADC_Init+0x29c>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d10e      	bne.n	800368c <HAL_ADC_Init+0x130>
 800366e:	4861      	ldr	r0, [pc, #388]	; (80037f4 <HAL_ADC_Init+0x298>)
 8003670:	f7ff ff14 	bl	800349c <LL_ADC_IsEnabled>
 8003674:	4604      	mov	r4, r0
 8003676:	4860      	ldr	r0, [pc, #384]	; (80037f8 <HAL_ADC_Init+0x29c>)
 8003678:	f7ff ff10 	bl	800349c <LL_ADC_IsEnabled>
 800367c:	4603      	mov	r3, r0
 800367e:	4323      	orrs	r3, r4
 8003680:	2b00      	cmp	r3, #0
 8003682:	bf0c      	ite	eq
 8003684:	2301      	moveq	r3, #1
 8003686:	2300      	movne	r3, #0
 8003688:	b2db      	uxtb	r3, r3
 800368a:	e008      	b.n	800369e <HAL_ADC_Init+0x142>
 800368c:	485b      	ldr	r0, [pc, #364]	; (80037fc <HAL_ADC_Init+0x2a0>)
 800368e:	f7ff ff05 	bl	800349c <LL_ADC_IsEnabled>
 8003692:	4603      	mov	r3, r0
 8003694:	2b00      	cmp	r3, #0
 8003696:	bf0c      	ite	eq
 8003698:	2301      	moveq	r3, #1
 800369a:	2300      	movne	r3, #0
 800369c:	b2db      	uxtb	r3, r3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d012      	beq.n	80036c8 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a53      	ldr	r2, [pc, #332]	; (80037f4 <HAL_ADC_Init+0x298>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d004      	beq.n	80036b6 <HAL_ADC_Init+0x15a>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a51      	ldr	r2, [pc, #324]	; (80037f8 <HAL_ADC_Init+0x29c>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d101      	bne.n	80036ba <HAL_ADC_Init+0x15e>
 80036b6:	4a52      	ldr	r2, [pc, #328]	; (8003800 <HAL_ADC_Init+0x2a4>)
 80036b8:	e000      	b.n	80036bc <HAL_ADC_Init+0x160>
 80036ba:	4a52      	ldr	r2, [pc, #328]	; (8003804 <HAL_ADC_Init+0x2a8>)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	4619      	mov	r1, r3
 80036c2:	4610      	mov	r0, r2
 80036c4:	f7ff fd3c 	bl	8003140 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80036c8:	f7ff fd18 	bl	80030fc <HAL_GetREVID>
 80036cc:	4603      	mov	r3, r0
 80036ce:	f241 0203 	movw	r2, #4099	; 0x1003
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d914      	bls.n	8003700 <HAL_ADC_Init+0x1a4>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	2b10      	cmp	r3, #16
 80036dc:	d110      	bne.n	8003700 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	7d5b      	ldrb	r3, [r3, #21]
 80036e2:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80036e8:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80036ee:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	7f1b      	ldrb	r3, [r3, #28]
 80036f4:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80036f6:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80036f8:	f043 030c 	orr.w	r3, r3, #12
 80036fc:	61bb      	str	r3, [r7, #24]
 80036fe:	e00d      	b.n	800371c <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	7d5b      	ldrb	r3, [r3, #21]
 8003704:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800370a:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003710:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	7f1b      	ldrb	r3, [r3, #28]
 8003716:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003718:	4313      	orrs	r3, r2
 800371a:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	7f1b      	ldrb	r3, [r3, #28]
 8003720:	2b01      	cmp	r3, #1
 8003722:	d106      	bne.n	8003732 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6a1b      	ldr	r3, [r3, #32]
 8003728:	3b01      	subs	r3, #1
 800372a:	045b      	lsls	r3, r3, #17
 800372c:	69ba      	ldr	r2, [r7, #24]
 800372e:	4313      	orrs	r3, r2
 8003730:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003736:	2b00      	cmp	r3, #0
 8003738:	d009      	beq.n	800374e <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373e:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003746:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003748:	69ba      	ldr	r2, [r7, #24]
 800374a:	4313      	orrs	r3, r2
 800374c:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	68da      	ldr	r2, [r3, #12]
 8003754:	4b2c      	ldr	r3, [pc, #176]	; (8003808 <HAL_ADC_Init+0x2ac>)
 8003756:	4013      	ands	r3, r2
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	6812      	ldr	r2, [r2, #0]
 800375c:	69b9      	ldr	r1, [r7, #24]
 800375e:	430b      	orrs	r3, r1
 8003760:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4618      	mov	r0, r3
 8003768:	f7ff fed2 	bl	8003510 <LL_ADC_REG_IsConversionOngoing>
 800376c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4618      	mov	r0, r3
 8003774:	f7ff fedf 	bl	8003536 <LL_ADC_INJ_IsConversionOngoing>
 8003778:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d15f      	bne.n	8003840 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d15c      	bne.n	8003840 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	7d1b      	ldrb	r3, [r3, #20]
 800378a:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8003790:	4313      	orrs	r3, r2
 8003792:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	68da      	ldr	r2, [r3, #12]
 800379a:	4b1c      	ldr	r3, [pc, #112]	; (800380c <HAL_ADC_Init+0x2b0>)
 800379c:	4013      	ands	r3, r2
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	6812      	ldr	r2, [r2, #0]
 80037a2:	69b9      	ldr	r1, [r7, #24]
 80037a4:	430b      	orrs	r3, r1
 80037a6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d130      	bne.n	8003814 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b6:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	691a      	ldr	r2, [r3, #16]
 80037be:	4b14      	ldr	r3, [pc, #80]	; (8003810 <HAL_ADC_Init+0x2b4>)
 80037c0:	4013      	ands	r3, r2
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80037c6:	3a01      	subs	r2, #1
 80037c8:	0411      	lsls	r1, r2, #16
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80037ce:	4311      	orrs	r1, r2
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80037d4:	4311      	orrs	r1, r2
 80037d6:	687a      	ldr	r2, [r7, #4]
 80037d8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80037da:	430a      	orrs	r2, r1
 80037dc:	431a      	orrs	r2, r3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f042 0201 	orr.w	r2, r2, #1
 80037e6:	611a      	str	r2, [r3, #16]
 80037e8:	e01c      	b.n	8003824 <HAL_ADC_Init+0x2c8>
 80037ea:	bf00      	nop
 80037ec:	24000088 	.word	0x24000088
 80037f0:	053e2d63 	.word	0x053e2d63
 80037f4:	40022000 	.word	0x40022000
 80037f8:	40022100 	.word	0x40022100
 80037fc:	58026000 	.word	0x58026000
 8003800:	40022300 	.word	0x40022300
 8003804:	58026300 	.word	0x58026300
 8003808:	fff0c003 	.word	0xfff0c003
 800380c:	ffffbffc 	.word	0xffffbffc
 8003810:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	691a      	ldr	r2, [r3, #16]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f022 0201 	bic.w	r2, r2, #1
 8003822:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	691b      	ldr	r3, [r3, #16]
 800382a:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	430a      	orrs	r2, r1
 8003838:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f000 fdec 	bl	8004418 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	2b01      	cmp	r3, #1
 8003846:	d10c      	bne.n	8003862 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800384e:	f023 010f 	bic.w	r1, r3, #15
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	1e5a      	subs	r2, r3, #1
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	430a      	orrs	r2, r1
 800385e:	631a      	str	r2, [r3, #48]	; 0x30
 8003860:	e007      	b.n	8003872 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f022 020f 	bic.w	r2, r2, #15
 8003870:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003876:	f023 0303 	bic.w	r3, r3, #3
 800387a:	f043 0201 	orr.w	r2, r3, #1
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	655a      	str	r2, [r3, #84]	; 0x54
 8003882:	e007      	b.n	8003894 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003888:	f043 0210 	orr.w	r2, r3, #16
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003894:	7ffb      	ldrb	r3, [r7, #31]
}
 8003896:	4618      	mov	r0, r3
 8003898:	3724      	adds	r7, #36	; 0x24
 800389a:	46bd      	mov	sp, r7
 800389c:	bd90      	pop	{r4, r7, pc}
 800389e:	bf00      	nop

080038a0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b086      	sub	sp, #24
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	60f8      	str	r0, [r7, #12]
 80038a8:	60b9      	str	r1, [r7, #8]
 80038aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a55      	ldr	r2, [pc, #340]	; (8003a08 <HAL_ADC_Start_DMA+0x168>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d004      	beq.n	80038c0 <HAL_ADC_Start_DMA+0x20>
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a54      	ldr	r2, [pc, #336]	; (8003a0c <HAL_ADC_Start_DMA+0x16c>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d101      	bne.n	80038c4 <HAL_ADC_Start_DMA+0x24>
 80038c0:	4b53      	ldr	r3, [pc, #332]	; (8003a10 <HAL_ADC_Start_DMA+0x170>)
 80038c2:	e000      	b.n	80038c6 <HAL_ADC_Start_DMA+0x26>
 80038c4:	4b53      	ldr	r3, [pc, #332]	; (8003a14 <HAL_ADC_Start_DMA+0x174>)
 80038c6:	4618      	mov	r0, r3
 80038c8:	f7ff fd64 	bl	8003394 <LL_ADC_GetMultimode>
 80038cc:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4618      	mov	r0, r3
 80038d4:	f7ff fe1c 	bl	8003510 <LL_ADC_REG_IsConversionOngoing>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	f040 808c 	bne.w	80039f8 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d101      	bne.n	80038ee <HAL_ADC_Start_DMA+0x4e>
 80038ea:	2302      	movs	r3, #2
 80038ec:	e087      	b.n	80039fe <HAL_ADC_Start_DMA+0x15e>
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2201      	movs	r2, #1
 80038f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d005      	beq.n	8003908 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	2b05      	cmp	r3, #5
 8003900:	d002      	beq.n	8003908 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	2b09      	cmp	r3, #9
 8003906:	d170      	bne.n	80039ea <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003908:	68f8      	ldr	r0, [r7, #12]
 800390a:	f000 fc07 	bl	800411c <ADC_Enable>
 800390e:	4603      	mov	r3, r0
 8003910:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003912:	7dfb      	ldrb	r3, [r7, #23]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d163      	bne.n	80039e0 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800391c:	4b3e      	ldr	r3, [pc, #248]	; (8003a18 <HAL_ADC_Start_DMA+0x178>)
 800391e:	4013      	ands	r3, r2
 8003920:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a37      	ldr	r2, [pc, #220]	; (8003a0c <HAL_ADC_Start_DMA+0x16c>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d002      	beq.n	8003938 <HAL_ADC_Start_DMA+0x98>
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	e000      	b.n	800393a <HAL_ADC_Start_DMA+0x9a>
 8003938:	4b33      	ldr	r3, [pc, #204]	; (8003a08 <HAL_ADC_Start_DMA+0x168>)
 800393a:	68fa      	ldr	r2, [r7, #12]
 800393c:	6812      	ldr	r2, [r2, #0]
 800393e:	4293      	cmp	r3, r2
 8003940:	d002      	beq.n	8003948 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d105      	bne.n	8003954 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800394c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003958:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d006      	beq.n	800396e <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003964:	f023 0206 	bic.w	r2, r3, #6
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	659a      	str	r2, [r3, #88]	; 0x58
 800396c:	e002      	b.n	8003974 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2200      	movs	r2, #0
 8003972:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003978:	4a28      	ldr	r2, [pc, #160]	; (8003a1c <HAL_ADC_Start_DMA+0x17c>)
 800397a:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003980:	4a27      	ldr	r2, [pc, #156]	; (8003a20 <HAL_ADC_Start_DMA+0x180>)
 8003982:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003988:	4a26      	ldr	r2, [pc, #152]	; (8003a24 <HAL_ADC_Start_DMA+0x184>)
 800398a:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	221c      	movs	r2, #28
 8003992:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2200      	movs	r2, #0
 8003998:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	685a      	ldr	r2, [r3, #4]
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f042 0210 	orr.w	r2, r2, #16
 80039aa:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039b4:	4619      	mov	r1, r3
 80039b6:	4610      	mov	r0, r2
 80039b8:	f7ff fc89 	bl	80032ce <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	3340      	adds	r3, #64	; 0x40
 80039c6:	4619      	mov	r1, r3
 80039c8:	68ba      	ldr	r2, [r7, #8]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f002 f80e 	bl	80059ec <HAL_DMA_Start_IT>
 80039d0:	4603      	mov	r3, r0
 80039d2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4618      	mov	r0, r3
 80039da:	f7ff fd85 	bl	80034e8 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80039de:	e00d      	b.n	80039fc <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 80039e8:	e008      	b.n	80039fc <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2200      	movs	r2, #0
 80039f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80039f6:	e001      	b.n	80039fc <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80039f8:	2302      	movs	r3, #2
 80039fa:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80039fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3718      	adds	r7, #24
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	40022000 	.word	0x40022000
 8003a0c:	40022100 	.word	0x40022100
 8003a10:	40022300 	.word	0x40022300
 8003a14:	58026300 	.word	0x58026300
 8003a18:	fffff0fe 	.word	0xfffff0fe
 8003a1c:	080042ef 	.word	0x080042ef
 8003a20:	080043c7 	.word	0x080043c7
 8003a24:	080043e3 	.word	0x080043e3

08003a28 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b083      	sub	sp, #12
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003a30:	bf00      	nop
 8003a32:	370c      	adds	r7, #12
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr

08003a3c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b083      	sub	sp, #12
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003a44:	bf00      	nop
 8003a46:	370c      	adds	r7, #12
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4e:	4770      	bx	lr

08003a50 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003a58:	bf00      	nop
 8003a5a:	370c      	adds	r7, #12
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr

08003a64 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003a64:	b590      	push	{r4, r7, lr}
 8003a66:	b0a1      	sub	sp, #132	; 0x84
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003a74:	2300      	movs	r3, #0
 8003a76:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	68db      	ldr	r3, [r3, #12]
 8003a7c:	4a65      	ldr	r2, [pc, #404]	; (8003c14 <HAL_ADC_ConfigChannel+0x1b0>)
 8003a7e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d101      	bne.n	8003a8e <HAL_ADC_ConfigChannel+0x2a>
 8003a8a:	2302      	movs	r3, #2
 8003a8c:	e32e      	b.n	80040ec <HAL_ADC_ConfigChannel+0x688>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2201      	movs	r2, #1
 8003a92:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f7ff fd38 	bl	8003510 <LL_ADC_REG_IsConversionOngoing>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	f040 8313 	bne.w	80040ce <HAL_ADC_ConfigChannel+0x66a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	db2c      	blt.n	8003b0a <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d108      	bne.n	8003ace <HAL_ADC_ConfigChannel+0x6a>
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	0e9b      	lsrs	r3, r3, #26
 8003ac2:	f003 031f 	and.w	r3, r3, #31
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8003acc:	e016      	b.n	8003afc <HAL_ADC_ConfigChannel+0x98>
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ad4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ad6:	fa93 f3a3 	rbit	r3, r3
 8003ada:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003adc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ade:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003ae0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d101      	bne.n	8003aea <HAL_ADC_ConfigChannel+0x86>
  {
    return 32U;
 8003ae6:	2320      	movs	r3, #32
 8003ae8:	e003      	b.n	8003af2 <HAL_ADC_ConfigChannel+0x8e>
  }
  return __builtin_clz(value);
 8003aea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003aec:	fab3 f383 	clz	r3, r3
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	f003 031f 	and.w	r3, r3, #31
 8003af6:	2201      	movs	r2, #1
 8003af8:	fa02 f303 	lsl.w	r3, r2, r3
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	6812      	ldr	r2, [r2, #0]
 8003b00:	69d1      	ldr	r1, [r2, #28]
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	6812      	ldr	r2, [r2, #0]
 8003b06:	430b      	orrs	r3, r1
 8003b08:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6818      	ldr	r0, [r3, #0]
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	6859      	ldr	r1, [r3, #4]
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	461a      	mov	r2, r3
 8003b18:	f7ff fbad 	bl	8003276 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4618      	mov	r0, r3
 8003b22:	f7ff fcf5 	bl	8003510 <LL_ADC_REG_IsConversionOngoing>
 8003b26:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f7ff fd02 	bl	8003536 <LL_ADC_INJ_IsConversionOngoing>
 8003b32:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003b34:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	f040 80b8 	bne.w	8003cac <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003b3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	f040 80b4 	bne.w	8003cac <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6818      	ldr	r0, [r3, #0]
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	6819      	ldr	r1, [r3, #0]
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	461a      	mov	r2, r3
 8003b52:	f7ff fbcf 	bl	80032f4 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003b56:	4b30      	ldr	r3, [pc, #192]	; (8003c18 <HAL_ADC_ConfigChannel+0x1b4>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8003b5e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003b62:	d10b      	bne.n	8003b7c <HAL_ADC_ConfigChannel+0x118>
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	695a      	ldr	r2, [r3, #20]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	68db      	ldr	r3, [r3, #12]
 8003b6e:	089b      	lsrs	r3, r3, #2
 8003b70:	f003 0307 	and.w	r3, r3, #7
 8003b74:	005b      	lsls	r3, r3, #1
 8003b76:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7a:	e01d      	b.n	8003bb8 <HAL_ADC_ConfigChannel+0x154>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	68db      	ldr	r3, [r3, #12]
 8003b82:	f003 0310 	and.w	r3, r3, #16
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d10b      	bne.n	8003ba2 <HAL_ADC_ConfigChannel+0x13e>
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	695a      	ldr	r2, [r3, #20]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	68db      	ldr	r3, [r3, #12]
 8003b94:	089b      	lsrs	r3, r3, #2
 8003b96:	f003 0307 	and.w	r3, r3, #7
 8003b9a:	005b      	lsls	r3, r3, #1
 8003b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba0:	e00a      	b.n	8003bb8 <HAL_ADC_ConfigChannel+0x154>
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	695a      	ldr	r2, [r3, #20]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	089b      	lsrs	r3, r3, #2
 8003bae:	f003 0304 	and.w	r3, r3, #4
 8003bb2:	005b      	lsls	r3, r3, #1
 8003bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb8:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	691b      	ldr	r3, [r3, #16]
 8003bbe:	2b04      	cmp	r3, #4
 8003bc0:	d02c      	beq.n	8003c1c <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6818      	ldr	r0, [r3, #0]
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	6919      	ldr	r1, [r3, #16]
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003bd0:	f7ff faea 	bl	80031a8 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6818      	ldr	r0, [r3, #0]
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	6919      	ldr	r1, [r3, #16]
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	7e5b      	ldrb	r3, [r3, #25]
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d102      	bne.n	8003bea <HAL_ADC_ConfigChannel+0x186>
 8003be4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003be8:	e000      	b.n	8003bec <HAL_ADC_ConfigChannel+0x188>
 8003bea:	2300      	movs	r3, #0
 8003bec:	461a      	mov	r2, r3
 8003bee:	f7ff fb14 	bl	800321a <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6818      	ldr	r0, [r3, #0]
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	6919      	ldr	r1, [r3, #16]
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	7e1b      	ldrb	r3, [r3, #24]
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	d102      	bne.n	8003c08 <HAL_ADC_ConfigChannel+0x1a4>
 8003c02:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003c06:	e000      	b.n	8003c0a <HAL_ADC_ConfigChannel+0x1a6>
 8003c08:	2300      	movs	r3, #0
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	f7ff faec 	bl	80031e8 <LL_ADC_SetDataRightShift>
 8003c10:	e04c      	b.n	8003cac <HAL_ADC_ConfigChannel+0x248>
 8003c12:	bf00      	nop
 8003c14:	47ff0000 	.word	0x47ff0000
 8003c18:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c22:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	069b      	lsls	r3, r3, #26
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d107      	bne.n	8003c40 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003c3e:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003c46:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	069b      	lsls	r3, r3, #26
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d107      	bne.n	8003c64 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003c62:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c6a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	069b      	lsls	r3, r3, #26
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d107      	bne.n	8003c88 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003c86:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c8e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	069b      	lsls	r3, r3, #26
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d107      	bne.n	8003cac <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003caa:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f7ff fbf3 	bl	800349c <LL_ADC_IsEnabled>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	f040 8211 	bne.w	80040e0 <HAL_ADC_ConfigChannel+0x67c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6818      	ldr	r0, [r3, #0]
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	6819      	ldr	r1, [r3, #0]
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	461a      	mov	r2, r3
 8003ccc:	f7ff fb3e 	bl	800334c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	4aa1      	ldr	r2, [pc, #644]	; (8003f5c <HAL_ADC_ConfigChannel+0x4f8>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	f040 812e 	bne.w	8003f38 <HAL_ADC_ConfigChannel+0x4d4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d10b      	bne.n	8003d04 <HAL_ADC_ConfigChannel+0x2a0>
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	0e9b      	lsrs	r3, r3, #26
 8003cf2:	3301      	adds	r3, #1
 8003cf4:	f003 031f 	and.w	r3, r3, #31
 8003cf8:	2b09      	cmp	r3, #9
 8003cfa:	bf94      	ite	ls
 8003cfc:	2301      	movls	r3, #1
 8003cfe:	2300      	movhi	r3, #0
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	e019      	b.n	8003d38 <HAL_ADC_ConfigChannel+0x2d4>
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d0a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003d0c:	fa93 f3a3 	rbit	r3, r3
 8003d10:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8003d12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d14:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8003d16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d101      	bne.n	8003d20 <HAL_ADC_ConfigChannel+0x2bc>
    return 32U;
 8003d1c:	2320      	movs	r3, #32
 8003d1e:	e003      	b.n	8003d28 <HAL_ADC_ConfigChannel+0x2c4>
  return __builtin_clz(value);
 8003d20:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d22:	fab3 f383 	clz	r3, r3
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	3301      	adds	r3, #1
 8003d2a:	f003 031f 	and.w	r3, r3, #31
 8003d2e:	2b09      	cmp	r3, #9
 8003d30:	bf94      	ite	ls
 8003d32:	2301      	movls	r3, #1
 8003d34:	2300      	movhi	r3, #0
 8003d36:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d079      	beq.n	8003e30 <HAL_ADC_ConfigChannel+0x3cc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d107      	bne.n	8003d58 <HAL_ADC_ConfigChannel+0x2f4>
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	0e9b      	lsrs	r3, r3, #26
 8003d4e:	3301      	adds	r3, #1
 8003d50:	069b      	lsls	r3, r3, #26
 8003d52:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003d56:	e015      	b.n	8003d84 <HAL_ADC_ConfigChannel+0x320>
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d60:	fa93 f3a3 	rbit	r3, r3
 8003d64:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8003d66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d68:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8003d6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d101      	bne.n	8003d74 <HAL_ADC_ConfigChannel+0x310>
    return 32U;
 8003d70:	2320      	movs	r3, #32
 8003d72:	e003      	b.n	8003d7c <HAL_ADC_ConfigChannel+0x318>
  return __builtin_clz(value);
 8003d74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d76:	fab3 f383 	clz	r3, r3
 8003d7a:	b2db      	uxtb	r3, r3
 8003d7c:	3301      	adds	r3, #1
 8003d7e:	069b      	lsls	r3, r3, #26
 8003d80:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d109      	bne.n	8003da4 <HAL_ADC_ConfigChannel+0x340>
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	0e9b      	lsrs	r3, r3, #26
 8003d96:	3301      	adds	r3, #1
 8003d98:	f003 031f 	and.w	r3, r3, #31
 8003d9c:	2101      	movs	r1, #1
 8003d9e:	fa01 f303 	lsl.w	r3, r1, r3
 8003da2:	e017      	b.n	8003dd4 <HAL_ADC_ConfigChannel+0x370>
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003daa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dac:	fa93 f3a3 	rbit	r3, r3
 8003db0:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8003db2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003db4:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8003db6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d101      	bne.n	8003dc0 <HAL_ADC_ConfigChannel+0x35c>
    return 32U;
 8003dbc:	2320      	movs	r3, #32
 8003dbe:	e003      	b.n	8003dc8 <HAL_ADC_ConfigChannel+0x364>
  return __builtin_clz(value);
 8003dc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003dc2:	fab3 f383 	clz	r3, r3
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	3301      	adds	r3, #1
 8003dca:	f003 031f 	and.w	r3, r3, #31
 8003dce:	2101      	movs	r1, #1
 8003dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8003dd4:	ea42 0103 	orr.w	r1, r2, r3
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d10a      	bne.n	8003dfa <HAL_ADC_ConfigChannel+0x396>
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	0e9b      	lsrs	r3, r3, #26
 8003dea:	3301      	adds	r3, #1
 8003dec:	f003 021f 	and.w	r2, r3, #31
 8003df0:	4613      	mov	r3, r2
 8003df2:	005b      	lsls	r3, r3, #1
 8003df4:	4413      	add	r3, r2
 8003df6:	051b      	lsls	r3, r3, #20
 8003df8:	e018      	b.n	8003e2c <HAL_ADC_ConfigChannel+0x3c8>
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e02:	fa93 f3a3 	rbit	r3, r3
 8003e06:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8003e08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e0a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8003e0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d101      	bne.n	8003e16 <HAL_ADC_ConfigChannel+0x3b2>
    return 32U;
 8003e12:	2320      	movs	r3, #32
 8003e14:	e003      	b.n	8003e1e <HAL_ADC_ConfigChannel+0x3ba>
  return __builtin_clz(value);
 8003e16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e18:	fab3 f383 	clz	r3, r3
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	3301      	adds	r3, #1
 8003e20:	f003 021f 	and.w	r2, r3, #31
 8003e24:	4613      	mov	r3, r2
 8003e26:	005b      	lsls	r3, r3, #1
 8003e28:	4413      	add	r3, r2
 8003e2a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003e2c:	430b      	orrs	r3, r1
 8003e2e:	e07e      	b.n	8003f2e <HAL_ADC_ConfigChannel+0x4ca>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d107      	bne.n	8003e4c <HAL_ADC_ConfigChannel+0x3e8>
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	0e9b      	lsrs	r3, r3, #26
 8003e42:	3301      	adds	r3, #1
 8003e44:	069b      	lsls	r3, r3, #26
 8003e46:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003e4a:	e015      	b.n	8003e78 <HAL_ADC_ConfigChannel+0x414>
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e54:	fa93 f3a3 	rbit	r3, r3
 8003e58:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8003e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8003e5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d101      	bne.n	8003e68 <HAL_ADC_ConfigChannel+0x404>
    return 32U;
 8003e64:	2320      	movs	r3, #32
 8003e66:	e003      	b.n	8003e70 <HAL_ADC_ConfigChannel+0x40c>
  return __builtin_clz(value);
 8003e68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e6a:	fab3 f383 	clz	r3, r3
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	3301      	adds	r3, #1
 8003e72:	069b      	lsls	r3, r3, #26
 8003e74:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d109      	bne.n	8003e98 <HAL_ADC_ConfigChannel+0x434>
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	0e9b      	lsrs	r3, r3, #26
 8003e8a:	3301      	adds	r3, #1
 8003e8c:	f003 031f 	and.w	r3, r3, #31
 8003e90:	2101      	movs	r1, #1
 8003e92:	fa01 f303 	lsl.w	r3, r1, r3
 8003e96:	e017      	b.n	8003ec8 <HAL_ADC_ConfigChannel+0x464>
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	fa93 f3a3 	rbit	r3, r3
 8003ea4:	61bb      	str	r3, [r7, #24]
  return result;
 8003ea6:	69bb      	ldr	r3, [r7, #24]
 8003ea8:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003eaa:	6a3b      	ldr	r3, [r7, #32]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d101      	bne.n	8003eb4 <HAL_ADC_ConfigChannel+0x450>
    return 32U;
 8003eb0:	2320      	movs	r3, #32
 8003eb2:	e003      	b.n	8003ebc <HAL_ADC_ConfigChannel+0x458>
  return __builtin_clz(value);
 8003eb4:	6a3b      	ldr	r3, [r7, #32]
 8003eb6:	fab3 f383 	clz	r3, r3
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	3301      	adds	r3, #1
 8003ebe:	f003 031f 	and.w	r3, r3, #31
 8003ec2:	2101      	movs	r1, #1
 8003ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ec8:	ea42 0103 	orr.w	r1, r2, r3
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d10d      	bne.n	8003ef4 <HAL_ADC_ConfigChannel+0x490>
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	0e9b      	lsrs	r3, r3, #26
 8003ede:	3301      	adds	r3, #1
 8003ee0:	f003 021f 	and.w	r2, r3, #31
 8003ee4:	4613      	mov	r3, r2
 8003ee6:	005b      	lsls	r3, r3, #1
 8003ee8:	4413      	add	r3, r2
 8003eea:	3b1e      	subs	r3, #30
 8003eec:	051b      	lsls	r3, r3, #20
 8003eee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003ef2:	e01b      	b.n	8003f2c <HAL_ADC_ConfigChannel+0x4c8>
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	fa93 f3a3 	rbit	r3, r3
 8003f00:	60fb      	str	r3, [r7, #12]
  return result;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d101      	bne.n	8003f10 <HAL_ADC_ConfigChannel+0x4ac>
    return 32U;
 8003f0c:	2320      	movs	r3, #32
 8003f0e:	e003      	b.n	8003f18 <HAL_ADC_ConfigChannel+0x4b4>
  return __builtin_clz(value);
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	fab3 f383 	clz	r3, r3
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	3301      	adds	r3, #1
 8003f1a:	f003 021f 	and.w	r2, r3, #31
 8003f1e:	4613      	mov	r3, r2
 8003f20:	005b      	lsls	r3, r3, #1
 8003f22:	4413      	add	r3, r2
 8003f24:	3b1e      	subs	r3, #30
 8003f26:	051b      	lsls	r3, r3, #20
 8003f28:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003f2c:	430b      	orrs	r3, r1
 8003f2e:	683a      	ldr	r2, [r7, #0]
 8003f30:	6892      	ldr	r2, [r2, #8]
 8003f32:	4619      	mov	r1, r3
 8003f34:	f7ff f9de 	bl	80032f4 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	f280 80cf 	bge.w	80040e0 <HAL_ADC_ConfigChannel+0x67c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a06      	ldr	r2, [pc, #24]	; (8003f60 <HAL_ADC_ConfigChannel+0x4fc>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d004      	beq.n	8003f56 <HAL_ADC_ConfigChannel+0x4f2>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a04      	ldr	r2, [pc, #16]	; (8003f64 <HAL_ADC_ConfigChannel+0x500>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d10a      	bne.n	8003f6c <HAL_ADC_ConfigChannel+0x508>
 8003f56:	4b04      	ldr	r3, [pc, #16]	; (8003f68 <HAL_ADC_ConfigChannel+0x504>)
 8003f58:	e009      	b.n	8003f6e <HAL_ADC_ConfigChannel+0x50a>
 8003f5a:	bf00      	nop
 8003f5c:	47ff0000 	.word	0x47ff0000
 8003f60:	40022000 	.word	0x40022000
 8003f64:	40022100 	.word	0x40022100
 8003f68:	40022300 	.word	0x40022300
 8003f6c:	4b61      	ldr	r3, [pc, #388]	; (80040f4 <HAL_ADC_ConfigChannel+0x690>)
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f7ff f90c 	bl	800318c <LL_ADC_GetCommonPathInternalCh>
 8003f74:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a5f      	ldr	r2, [pc, #380]	; (80040f8 <HAL_ADC_ConfigChannel+0x694>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d004      	beq.n	8003f8a <HAL_ADC_ConfigChannel+0x526>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a5d      	ldr	r2, [pc, #372]	; (80040fc <HAL_ADC_ConfigChannel+0x698>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d10e      	bne.n	8003fa8 <HAL_ADC_ConfigChannel+0x544>
 8003f8a:	485b      	ldr	r0, [pc, #364]	; (80040f8 <HAL_ADC_ConfigChannel+0x694>)
 8003f8c:	f7ff fa86 	bl	800349c <LL_ADC_IsEnabled>
 8003f90:	4604      	mov	r4, r0
 8003f92:	485a      	ldr	r0, [pc, #360]	; (80040fc <HAL_ADC_ConfigChannel+0x698>)
 8003f94:	f7ff fa82 	bl	800349c <LL_ADC_IsEnabled>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	4323      	orrs	r3, r4
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	bf0c      	ite	eq
 8003fa0:	2301      	moveq	r3, #1
 8003fa2:	2300      	movne	r3, #0
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	e008      	b.n	8003fba <HAL_ADC_ConfigChannel+0x556>
 8003fa8:	4855      	ldr	r0, [pc, #340]	; (8004100 <HAL_ADC_ConfigChannel+0x69c>)
 8003faa:	f7ff fa77 	bl	800349c <LL_ADC_IsEnabled>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	bf0c      	ite	eq
 8003fb4:	2301      	moveq	r3, #1
 8003fb6:	2300      	movne	r3, #0
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d07d      	beq.n	80040ba <HAL_ADC_ConfigChannel+0x656>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a50      	ldr	r2, [pc, #320]	; (8004104 <HAL_ADC_ConfigChannel+0x6a0>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d130      	bne.n	800402a <HAL_ADC_ConfigChannel+0x5c6>
 8003fc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d12b      	bne.n	800402a <HAL_ADC_ConfigChannel+0x5c6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a4a      	ldr	r2, [pc, #296]	; (8004100 <HAL_ADC_ConfigChannel+0x69c>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	f040 8081 	bne.w	80040e0 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a45      	ldr	r2, [pc, #276]	; (80040f8 <HAL_ADC_ConfigChannel+0x694>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d004      	beq.n	8003ff2 <HAL_ADC_ConfigChannel+0x58e>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a43      	ldr	r2, [pc, #268]	; (80040fc <HAL_ADC_ConfigChannel+0x698>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d101      	bne.n	8003ff6 <HAL_ADC_ConfigChannel+0x592>
 8003ff2:	4a45      	ldr	r2, [pc, #276]	; (8004108 <HAL_ADC_ConfigChannel+0x6a4>)
 8003ff4:	e000      	b.n	8003ff8 <HAL_ADC_ConfigChannel+0x594>
 8003ff6:	4a3f      	ldr	r2, [pc, #252]	; (80040f4 <HAL_ADC_ConfigChannel+0x690>)
 8003ff8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ffa:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003ffe:	4619      	mov	r1, r3
 8004000:	4610      	mov	r0, r2
 8004002:	f7ff f8b0 	bl	8003166 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004006:	4b41      	ldr	r3, [pc, #260]	; (800410c <HAL_ADC_ConfigChannel+0x6a8>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	099b      	lsrs	r3, r3, #6
 800400c:	4a40      	ldr	r2, [pc, #256]	; (8004110 <HAL_ADC_ConfigChannel+0x6ac>)
 800400e:	fba2 2303 	umull	r2, r3, r2, r3
 8004012:	099b      	lsrs	r3, r3, #6
 8004014:	3301      	adds	r3, #1
 8004016:	005b      	lsls	r3, r3, #1
 8004018:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800401a:	e002      	b.n	8004022 <HAL_ADC_ConfigChannel+0x5be>
              {
                wait_loop_index--;
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	3b01      	subs	r3, #1
 8004020:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d1f9      	bne.n	800401c <HAL_ADC_ConfigChannel+0x5b8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004028:	e05a      	b.n	80040e0 <HAL_ADC_ConfigChannel+0x67c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a39      	ldr	r2, [pc, #228]	; (8004114 <HAL_ADC_ConfigChannel+0x6b0>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d11e      	bne.n	8004072 <HAL_ADC_ConfigChannel+0x60e>
 8004034:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004036:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800403a:	2b00      	cmp	r3, #0
 800403c:	d119      	bne.n	8004072 <HAL_ADC_ConfigChannel+0x60e>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a2f      	ldr	r2, [pc, #188]	; (8004100 <HAL_ADC_ConfigChannel+0x69c>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d14b      	bne.n	80040e0 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a2a      	ldr	r2, [pc, #168]	; (80040f8 <HAL_ADC_ConfigChannel+0x694>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d004      	beq.n	800405c <HAL_ADC_ConfigChannel+0x5f8>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a29      	ldr	r2, [pc, #164]	; (80040fc <HAL_ADC_ConfigChannel+0x698>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d101      	bne.n	8004060 <HAL_ADC_ConfigChannel+0x5fc>
 800405c:	4a2a      	ldr	r2, [pc, #168]	; (8004108 <HAL_ADC_ConfigChannel+0x6a4>)
 800405e:	e000      	b.n	8004062 <HAL_ADC_ConfigChannel+0x5fe>
 8004060:	4a24      	ldr	r2, [pc, #144]	; (80040f4 <HAL_ADC_ConfigChannel+0x690>)
 8004062:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004064:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004068:	4619      	mov	r1, r3
 800406a:	4610      	mov	r0, r2
 800406c:	f7ff f87b 	bl	8003166 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004070:	e036      	b.n	80040e0 <HAL_ADC_ConfigChannel+0x67c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a28      	ldr	r2, [pc, #160]	; (8004118 <HAL_ADC_ConfigChannel+0x6b4>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d131      	bne.n	80040e0 <HAL_ADC_ConfigChannel+0x67c>
 800407c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800407e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d12c      	bne.n	80040e0 <HAL_ADC_ConfigChannel+0x67c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a1d      	ldr	r2, [pc, #116]	; (8004100 <HAL_ADC_ConfigChannel+0x69c>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d127      	bne.n	80040e0 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a18      	ldr	r2, [pc, #96]	; (80040f8 <HAL_ADC_ConfigChannel+0x694>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d004      	beq.n	80040a4 <HAL_ADC_ConfigChannel+0x640>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a17      	ldr	r2, [pc, #92]	; (80040fc <HAL_ADC_ConfigChannel+0x698>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d101      	bne.n	80040a8 <HAL_ADC_ConfigChannel+0x644>
 80040a4:	4a18      	ldr	r2, [pc, #96]	; (8004108 <HAL_ADC_ConfigChannel+0x6a4>)
 80040a6:	e000      	b.n	80040aa <HAL_ADC_ConfigChannel+0x646>
 80040a8:	4a12      	ldr	r2, [pc, #72]	; (80040f4 <HAL_ADC_ConfigChannel+0x690>)
 80040aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040ac:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80040b0:	4619      	mov	r1, r3
 80040b2:	4610      	mov	r0, r2
 80040b4:	f7ff f857 	bl	8003166 <LL_ADC_SetCommonPathInternalCh>
 80040b8:	e012      	b.n	80040e0 <HAL_ADC_ConfigChannel+0x67c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040be:	f043 0220 	orr.w	r2, r3, #32
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80040cc:	e008      	b.n	80040e0 <HAL_ADC_ConfigChannel+0x67c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040d2:	f043 0220 	orr.w	r2, r3, #32
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80040e8:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3784      	adds	r7, #132	; 0x84
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd90      	pop	{r4, r7, pc}
 80040f4:	58026300 	.word	0x58026300
 80040f8:	40022000 	.word	0x40022000
 80040fc:	40022100 	.word	0x40022100
 8004100:	58026000 	.word	0x58026000
 8004104:	cb840000 	.word	0xcb840000
 8004108:	40022300 	.word	0x40022300
 800410c:	24000088 	.word	0x24000088
 8004110:	053e2d63 	.word	0x053e2d63
 8004114:	c7520000 	.word	0xc7520000
 8004118:	cfb80000 	.word	0xcfb80000

0800411c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b084      	sub	sp, #16
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4618      	mov	r0, r3
 800412a:	f7ff f9b7 	bl	800349c <LL_ADC_IsEnabled>
 800412e:	4603      	mov	r3, r0
 8004130:	2b00      	cmp	r3, #0
 8004132:	d16e      	bne.n	8004212 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	689a      	ldr	r2, [r3, #8]
 800413a:	4b38      	ldr	r3, [pc, #224]	; (800421c <ADC_Enable+0x100>)
 800413c:	4013      	ands	r3, r2
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00d      	beq.n	800415e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004146:	f043 0210 	orr.w	r2, r3, #16
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004152:	f043 0201 	orr.w	r2, r3, #1
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e05a      	b.n	8004214 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4618      	mov	r0, r3
 8004164:	f7ff f972 	bl	800344c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004168:	f7fe ffbc 	bl	80030e4 <HAL_GetTick>
 800416c:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a2b      	ldr	r2, [pc, #172]	; (8004220 <ADC_Enable+0x104>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d004      	beq.n	8004182 <ADC_Enable+0x66>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a29      	ldr	r2, [pc, #164]	; (8004224 <ADC_Enable+0x108>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d101      	bne.n	8004186 <ADC_Enable+0x6a>
 8004182:	4b29      	ldr	r3, [pc, #164]	; (8004228 <ADC_Enable+0x10c>)
 8004184:	e000      	b.n	8004188 <ADC_Enable+0x6c>
 8004186:	4b29      	ldr	r3, [pc, #164]	; (800422c <ADC_Enable+0x110>)
 8004188:	4618      	mov	r0, r3
 800418a:	f7ff f903 	bl	8003394 <LL_ADC_GetMultimode>
 800418e:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a23      	ldr	r2, [pc, #140]	; (8004224 <ADC_Enable+0x108>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d002      	beq.n	80041a0 <ADC_Enable+0x84>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	e000      	b.n	80041a2 <ADC_Enable+0x86>
 80041a0:	4b1f      	ldr	r3, [pc, #124]	; (8004220 <ADC_Enable+0x104>)
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	6812      	ldr	r2, [r2, #0]
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d02c      	beq.n	8004204 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d130      	bne.n	8004212 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80041b0:	e028      	b.n	8004204 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4618      	mov	r0, r3
 80041b8:	f7ff f970 	bl	800349c <LL_ADC_IsEnabled>
 80041bc:	4603      	mov	r3, r0
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d104      	bne.n	80041cc <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4618      	mov	r0, r3
 80041c8:	f7ff f940 	bl	800344c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80041cc:	f7fe ff8a 	bl	80030e4 <HAL_GetTick>
 80041d0:	4602      	mov	r2, r0
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	2b02      	cmp	r3, #2
 80041d8:	d914      	bls.n	8004204 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0301 	and.w	r3, r3, #1
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d00d      	beq.n	8004204 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041ec:	f043 0210 	orr.w	r2, r3, #16
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041f8:	f043 0201 	orr.w	r2, r3, #1
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e007      	b.n	8004214 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 0301 	and.w	r3, r3, #1
 800420e:	2b01      	cmp	r3, #1
 8004210:	d1cf      	bne.n	80041b2 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004212:	2300      	movs	r3, #0
}
 8004214:	4618      	mov	r0, r3
 8004216:	3710      	adds	r7, #16
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}
 800421c:	8000003f 	.word	0x8000003f
 8004220:	40022000 	.word	0x40022000
 8004224:	40022100 	.word	0x40022100
 8004228:	40022300 	.word	0x40022300
 800422c:	58026300 	.word	0x58026300

08004230 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4618      	mov	r0, r3
 800423e:	f7ff f940 	bl	80034c2 <LL_ADC_IsDisableOngoing>
 8004242:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4618      	mov	r0, r3
 800424a:	f7ff f927 	bl	800349c <LL_ADC_IsEnabled>
 800424e:	4603      	mov	r3, r0
 8004250:	2b00      	cmp	r3, #0
 8004252:	d047      	beq.n	80042e4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d144      	bne.n	80042e4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	f003 030d 	and.w	r3, r3, #13
 8004264:	2b01      	cmp	r3, #1
 8004266:	d10c      	bne.n	8004282 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4618      	mov	r0, r3
 800426e:	f7ff f901 	bl	8003474 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	2203      	movs	r2, #3
 8004278:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800427a:	f7fe ff33 	bl	80030e4 <HAL_GetTick>
 800427e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004280:	e029      	b.n	80042d6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004286:	f043 0210 	orr.w	r2, r3, #16
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004292:	f043 0201 	orr.w	r2, r3, #1
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e023      	b.n	80042e6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800429e:	f7fe ff21 	bl	80030e4 <HAL_GetTick>
 80042a2:	4602      	mov	r2, r0
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	d914      	bls.n	80042d6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	f003 0301 	and.w	r3, r3, #1
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d00d      	beq.n	80042d6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042be:	f043 0210 	orr.w	r2, r3, #16
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042ca:	f043 0201 	orr.w	r2, r3, #1
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e007      	b.n	80042e6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	f003 0301 	and.w	r3, r3, #1
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1dc      	bne.n	800429e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80042e4:	2300      	movs	r3, #0
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3710      	adds	r7, #16
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}

080042ee <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80042ee:	b580      	push	{r7, lr}
 80042f0:	b084      	sub	sp, #16
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042fa:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004300:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004304:	2b00      	cmp	r3, #0
 8004306:	d14b      	bne.n	80043a0 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800430c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0308 	and.w	r3, r3, #8
 800431e:	2b00      	cmp	r3, #0
 8004320:	d021      	beq.n	8004366 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4618      	mov	r0, r3
 8004328:	f7fe ff92 	bl	8003250 <LL_ADC_REG_IsTriggerSourceSWStart>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d032      	beq.n	8004398 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800433c:	2b00      	cmp	r3, #0
 800433e:	d12b      	bne.n	8004398 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004344:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004350:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004354:	2b00      	cmp	r3, #0
 8004356:	d11f      	bne.n	8004398 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800435c:	f043 0201 	orr.w	r2, r3, #1
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	655a      	str	r2, [r3, #84]	; 0x54
 8004364:	e018      	b.n	8004398 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	f003 0303 	and.w	r3, r3, #3
 8004370:	2b00      	cmp	r3, #0
 8004372:	d111      	bne.n	8004398 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004378:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004384:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004388:	2b00      	cmp	r3, #0
 800438a:	d105      	bne.n	8004398 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004390:	f043 0201 	orr.w	r2, r3, #1
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004398:	68f8      	ldr	r0, [r7, #12]
 800439a:	f7ff fb45 	bl	8003a28 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800439e:	e00e      	b.n	80043be <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043a4:	f003 0310 	and.w	r3, r3, #16
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d003      	beq.n	80043b4 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80043ac:	68f8      	ldr	r0, [r7, #12]
 80043ae:	f7ff fb4f 	bl	8003a50 <HAL_ADC_ErrorCallback>
}
 80043b2:	e004      	b.n	80043be <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	4798      	blx	r3
}
 80043be:	bf00      	nop
 80043c0:	3710      	adds	r7, #16
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}

080043c6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80043c6:	b580      	push	{r7, lr}
 80043c8:	b084      	sub	sp, #16
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043d2:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80043d4:	68f8      	ldr	r0, [r7, #12]
 80043d6:	f7ff fb31 	bl	8003a3c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80043da:	bf00      	nop
 80043dc:	3710      	adds	r7, #16
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}

080043e2 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80043e2:	b580      	push	{r7, lr}
 80043e4:	b084      	sub	sp, #16
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043ee:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043f4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004400:	f043 0204 	orr.w	r2, r3, #4
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004408:	68f8      	ldr	r0, [r7, #12]
 800440a:	f7ff fb21 	bl	8003a50 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800440e:	bf00      	nop
 8004410:	3710      	adds	r7, #16
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
	...

08004418 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b084      	sub	sp, #16
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a7a      	ldr	r2, [pc, #488]	; (8004610 <ADC_ConfigureBoostMode+0x1f8>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d004      	beq.n	8004434 <ADC_ConfigureBoostMode+0x1c>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a79      	ldr	r2, [pc, #484]	; (8004614 <ADC_ConfigureBoostMode+0x1fc>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d109      	bne.n	8004448 <ADC_ConfigureBoostMode+0x30>
 8004434:	4b78      	ldr	r3, [pc, #480]	; (8004618 <ADC_ConfigureBoostMode+0x200>)
 8004436:	689b      	ldr	r3, [r3, #8]
 8004438:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800443c:	2b00      	cmp	r3, #0
 800443e:	bf14      	ite	ne
 8004440:	2301      	movne	r3, #1
 8004442:	2300      	moveq	r3, #0
 8004444:	b2db      	uxtb	r3, r3
 8004446:	e008      	b.n	800445a <ADC_ConfigureBoostMode+0x42>
 8004448:	4b74      	ldr	r3, [pc, #464]	; (800461c <ADC_ConfigureBoostMode+0x204>)
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004450:	2b00      	cmp	r3, #0
 8004452:	bf14      	ite	ne
 8004454:	2301      	movne	r3, #1
 8004456:	2300      	moveq	r3, #0
 8004458:	b2db      	uxtb	r3, r3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d01c      	beq.n	8004498 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800445e:	f005 f87f 	bl	8009560 <HAL_RCC_GetHCLKFreq>
 8004462:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800446c:	d010      	beq.n	8004490 <ADC_ConfigureBoostMode+0x78>
 800446e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004472:	d873      	bhi.n	800455c <ADC_ConfigureBoostMode+0x144>
 8004474:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004478:	d002      	beq.n	8004480 <ADC_ConfigureBoostMode+0x68>
 800447a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800447e:	d16d      	bne.n	800455c <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	0c1b      	lsrs	r3, r3, #16
 8004486:	68fa      	ldr	r2, [r7, #12]
 8004488:	fbb2 f3f3 	udiv	r3, r2, r3
 800448c:	60fb      	str	r3, [r7, #12]
        break;
 800448e:	e068      	b.n	8004562 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	089b      	lsrs	r3, r3, #2
 8004494:	60fb      	str	r3, [r7, #12]
        break;
 8004496:	e064      	b.n	8004562 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004498:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800449c:	f04f 0100 	mov.w	r1, #0
 80044a0:	f006 fb06 	bl	800aab0 <HAL_RCCEx_GetPeriphCLKFreq>
 80044a4:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80044ae:	d051      	beq.n	8004554 <ADC_ConfigureBoostMode+0x13c>
 80044b0:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80044b4:	d854      	bhi.n	8004560 <ADC_ConfigureBoostMode+0x148>
 80044b6:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80044ba:	d047      	beq.n	800454c <ADC_ConfigureBoostMode+0x134>
 80044bc:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80044c0:	d84e      	bhi.n	8004560 <ADC_ConfigureBoostMode+0x148>
 80044c2:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80044c6:	d03d      	beq.n	8004544 <ADC_ConfigureBoostMode+0x12c>
 80044c8:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80044cc:	d848      	bhi.n	8004560 <ADC_ConfigureBoostMode+0x148>
 80044ce:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80044d2:	d033      	beq.n	800453c <ADC_ConfigureBoostMode+0x124>
 80044d4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80044d8:	d842      	bhi.n	8004560 <ADC_ConfigureBoostMode+0x148>
 80044da:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80044de:	d029      	beq.n	8004534 <ADC_ConfigureBoostMode+0x11c>
 80044e0:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80044e4:	d83c      	bhi.n	8004560 <ADC_ConfigureBoostMode+0x148>
 80044e6:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80044ea:	d01a      	beq.n	8004522 <ADC_ConfigureBoostMode+0x10a>
 80044ec:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80044f0:	d836      	bhi.n	8004560 <ADC_ConfigureBoostMode+0x148>
 80044f2:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80044f6:	d014      	beq.n	8004522 <ADC_ConfigureBoostMode+0x10a>
 80044f8:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80044fc:	d830      	bhi.n	8004560 <ADC_ConfigureBoostMode+0x148>
 80044fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004502:	d00e      	beq.n	8004522 <ADC_ConfigureBoostMode+0x10a>
 8004504:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004508:	d82a      	bhi.n	8004560 <ADC_ConfigureBoostMode+0x148>
 800450a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800450e:	d008      	beq.n	8004522 <ADC_ConfigureBoostMode+0x10a>
 8004510:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004514:	d824      	bhi.n	8004560 <ADC_ConfigureBoostMode+0x148>
 8004516:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800451a:	d002      	beq.n	8004522 <ADC_ConfigureBoostMode+0x10a>
 800451c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004520:	d11e      	bne.n	8004560 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	0c9b      	lsrs	r3, r3, #18
 8004528:	005b      	lsls	r3, r3, #1
 800452a:	68fa      	ldr	r2, [r7, #12]
 800452c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004530:	60fb      	str	r3, [r7, #12]
        break;
 8004532:	e016      	b.n	8004562 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	091b      	lsrs	r3, r3, #4
 8004538:	60fb      	str	r3, [r7, #12]
        break;
 800453a:	e012      	b.n	8004562 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	095b      	lsrs	r3, r3, #5
 8004540:	60fb      	str	r3, [r7, #12]
        break;
 8004542:	e00e      	b.n	8004562 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	099b      	lsrs	r3, r3, #6
 8004548:	60fb      	str	r3, [r7, #12]
        break;
 800454a:	e00a      	b.n	8004562 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	09db      	lsrs	r3, r3, #7
 8004550:	60fb      	str	r3, [r7, #12]
        break;
 8004552:	e006      	b.n	8004562 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	0a1b      	lsrs	r3, r3, #8
 8004558:	60fb      	str	r3, [r7, #12]
        break;
 800455a:	e002      	b.n	8004562 <ADC_ConfigureBoostMode+0x14a>
        break;
 800455c:	bf00      	nop
 800455e:	e000      	b.n	8004562 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8004560:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004562:	f7fe fdcb 	bl	80030fc <HAL_GetREVID>
 8004566:	4603      	mov	r3, r0
 8004568:	f241 0203 	movw	r2, #4099	; 0x1003
 800456c:	4293      	cmp	r3, r2
 800456e:	d815      	bhi.n	800459c <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	4a2b      	ldr	r2, [pc, #172]	; (8004620 <ADC_ConfigureBoostMode+0x208>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d908      	bls.n	800458a <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	689a      	ldr	r2, [r3, #8]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004586:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004588:	e03e      	b.n	8004608 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	689a      	ldr	r2, [r3, #8]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004598:	609a      	str	r2, [r3, #8]
}
 800459a:	e035      	b.n	8004608 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	085b      	lsrs	r3, r3, #1
 80045a0:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	4a1f      	ldr	r2, [pc, #124]	; (8004624 <ADC_ConfigureBoostMode+0x20c>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d808      	bhi.n	80045bc <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	689a      	ldr	r2, [r3, #8]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80045b8:	609a      	str	r2, [r3, #8]
}
 80045ba:	e025      	b.n	8004608 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	4a1a      	ldr	r2, [pc, #104]	; (8004628 <ADC_ConfigureBoostMode+0x210>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d80a      	bhi.n	80045da <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045d6:	609a      	str	r2, [r3, #8]
}
 80045d8:	e016      	b.n	8004608 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	4a13      	ldr	r2, [pc, #76]	; (800462c <ADC_ConfigureBoostMode+0x214>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d80a      	bhi.n	80045f8 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045f4:	609a      	str	r2, [r3, #8]
}
 80045f6:	e007      	b.n	8004608 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	689a      	ldr	r2, [r3, #8]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8004606:	609a      	str	r2, [r3, #8]
}
 8004608:	bf00      	nop
 800460a:	3710      	adds	r7, #16
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}
 8004610:	40022000 	.word	0x40022000
 8004614:	40022100 	.word	0x40022100
 8004618:	40022300 	.word	0x40022300
 800461c:	58026300 	.word	0x58026300
 8004620:	01312d00 	.word	0x01312d00
 8004624:	005f5e10 	.word	0x005f5e10
 8004628:	00bebc20 	.word	0x00bebc20
 800462c:	017d7840 	.word	0x017d7840

08004630 <LL_ADC_IsEnabled>:
{
 8004630:	b480      	push	{r7}
 8004632:	b083      	sub	sp, #12
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	f003 0301 	and.w	r3, r3, #1
 8004640:	2b01      	cmp	r3, #1
 8004642:	d101      	bne.n	8004648 <LL_ADC_IsEnabled+0x18>
 8004644:	2301      	movs	r3, #1
 8004646:	e000      	b.n	800464a <LL_ADC_IsEnabled+0x1a>
 8004648:	2300      	movs	r3, #0
}
 800464a:	4618      	mov	r0, r3
 800464c:	370c      	adds	r7, #12
 800464e:	46bd      	mov	sp, r7
 8004650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004654:	4770      	bx	lr
	...

08004658 <LL_ADC_StartCalibration>:
{
 8004658:	b480      	push	{r7}
 800465a:	b085      	sub	sp, #20
 800465c:	af00      	add	r7, sp, #0
 800465e:	60f8      	str	r0, [r7, #12]
 8004660:	60b9      	str	r1, [r7, #8]
 8004662:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	689a      	ldr	r2, [r3, #8]
 8004668:	4b09      	ldr	r3, [pc, #36]	; (8004690 <LL_ADC_StartCalibration+0x38>)
 800466a:	4013      	ands	r3, r2
 800466c:	68ba      	ldr	r2, [r7, #8]
 800466e:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 8004672:	687a      	ldr	r2, [r7, #4]
 8004674:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004678:	430a      	orrs	r2, r1
 800467a:	4313      	orrs	r3, r2
 800467c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	609a      	str	r2, [r3, #8]
}
 8004684:	bf00      	nop
 8004686:	3714      	adds	r7, #20
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr
 8004690:	3ffeffc0 	.word	0x3ffeffc0

08004694 <LL_ADC_IsCalibrationOnGoing>:
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80046a4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80046a8:	d101      	bne.n	80046ae <LL_ADC_IsCalibrationOnGoing+0x1a>
 80046aa:	2301      	movs	r3, #1
 80046ac:	e000      	b.n	80046b0 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80046ae:	2300      	movs	r3, #0
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	370c      	adds	r7, #12
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr

080046bc <LL_ADC_REG_IsConversionOngoing>:
{
 80046bc:	b480      	push	{r7}
 80046be:	b083      	sub	sp, #12
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	f003 0304 	and.w	r3, r3, #4
 80046cc:	2b04      	cmp	r3, #4
 80046ce:	d101      	bne.n	80046d4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80046d0:	2301      	movs	r3, #1
 80046d2:	e000      	b.n	80046d6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80046d4:	2300      	movs	r3, #0
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	370c      	adds	r7, #12
 80046da:	46bd      	mov	sp, r7
 80046dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e0:	4770      	bx	lr
	...

080046e4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b086      	sub	sp, #24
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	60f8      	str	r0, [r7, #12]
 80046ec:	60b9      	str	r1, [r7, #8]
 80046ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80046f0:	2300      	movs	r3, #0
 80046f2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d101      	bne.n	8004702 <HAL_ADCEx_Calibration_Start+0x1e>
 80046fe:	2302      	movs	r3, #2
 8004700:	e04c      	b.n	800479c <HAL_ADCEx_Calibration_Start+0xb8>
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2201      	movs	r2, #1
 8004706:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800470a:	68f8      	ldr	r0, [r7, #12]
 800470c:	f7ff fd90 	bl	8004230 <ADC_Disable>
 8004710:	4603      	mov	r3, r0
 8004712:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004714:	7dfb      	ldrb	r3, [r7, #23]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d135      	bne.n	8004786 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800471e:	4b21      	ldr	r3, [pc, #132]	; (80047a4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8004720:	4013      	ands	r3, r2
 8004722:	f043 0202 	orr.w	r2, r3, #2
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	68b9      	ldr	r1, [r7, #8]
 8004732:	4618      	mov	r0, r3
 8004734:	f7ff ff90 	bl	8004658 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004738:	e014      	b.n	8004764 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	3301      	adds	r3, #1
 800473e:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	4a19      	ldr	r2, [pc, #100]	; (80047a8 <HAL_ADCEx_Calibration_Start+0xc4>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d30d      	bcc.n	8004764 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800474c:	f023 0312 	bic.w	r3, r3, #18
 8004750:	f043 0210 	orr.w	r2, r3, #16
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2200      	movs	r2, #0
 800475c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e01b      	b.n	800479c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4618      	mov	r0, r3
 800476a:	f7ff ff93 	bl	8004694 <LL_ADC_IsCalibrationOnGoing>
 800476e:	4603      	mov	r3, r0
 8004770:	2b00      	cmp	r3, #0
 8004772:	d1e2      	bne.n	800473a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004778:	f023 0303 	bic.w	r3, r3, #3
 800477c:	f043 0201 	orr.w	r2, r3, #1
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	655a      	str	r2, [r3, #84]	; 0x54
 8004784:	e005      	b.n	8004792 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800478a:	f043 0210 	orr.w	r2, r3, #16
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2200      	movs	r2, #0
 8004796:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800479a:	7dfb      	ldrb	r3, [r7, #23]
}
 800479c:	4618      	mov	r0, r3
 800479e:	3718      	adds	r7, #24
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}
 80047a4:	ffffeefd 	.word	0xffffeefd
 80047a8:	25c3f800 	.word	0x25c3f800

080047ac <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80047ac:	b590      	push	{r4, r7, lr}
 80047ae:	b09f      	sub	sp, #124	; 0x7c
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
 80047b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80047b6:	2300      	movs	r3, #0
 80047b8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d101      	bne.n	80047ca <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80047c6:	2302      	movs	r3, #2
 80047c8:	e0be      	b.n	8004948 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2201      	movs	r2, #1
 80047ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80047d2:	2300      	movs	r3, #0
 80047d4:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80047d6:	2300      	movs	r3, #0
 80047d8:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a5c      	ldr	r2, [pc, #368]	; (8004950 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d102      	bne.n	80047ea <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80047e4:	4b5b      	ldr	r3, [pc, #364]	; (8004954 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80047e6:	60bb      	str	r3, [r7, #8]
 80047e8:	e001      	b.n	80047ee <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80047ea:	2300      	movs	r3, #0
 80047ec:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d10b      	bne.n	800480c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047f8:	f043 0220 	orr.w	r2, r3, #32
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2200      	movs	r2, #0
 8004804:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	e09d      	b.n	8004948 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	4618      	mov	r0, r3
 8004810:	f7ff ff54 	bl	80046bc <LL_ADC_REG_IsConversionOngoing>
 8004814:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4618      	mov	r0, r3
 800481c:	f7ff ff4e 	bl	80046bc <LL_ADC_REG_IsConversionOngoing>
 8004820:	4603      	mov	r3, r0
 8004822:	2b00      	cmp	r3, #0
 8004824:	d17f      	bne.n	8004926 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004826:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004828:	2b00      	cmp	r3, #0
 800482a:	d17c      	bne.n	8004926 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a47      	ldr	r2, [pc, #284]	; (8004950 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d004      	beq.n	8004840 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a46      	ldr	r2, [pc, #280]	; (8004954 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d101      	bne.n	8004844 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8004840:	4b45      	ldr	r3, [pc, #276]	; (8004958 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004842:	e000      	b.n	8004846 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8004844:	4b45      	ldr	r3, [pc, #276]	; (800495c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004846:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d039      	beq.n	80048c4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8004850:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	431a      	orrs	r2, r3
 800485e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004860:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a3a      	ldr	r2, [pc, #232]	; (8004950 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d004      	beq.n	8004876 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a38      	ldr	r2, [pc, #224]	; (8004954 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d10e      	bne.n	8004894 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004876:	4836      	ldr	r0, [pc, #216]	; (8004950 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004878:	f7ff feda 	bl	8004630 <LL_ADC_IsEnabled>
 800487c:	4604      	mov	r4, r0
 800487e:	4835      	ldr	r0, [pc, #212]	; (8004954 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004880:	f7ff fed6 	bl	8004630 <LL_ADC_IsEnabled>
 8004884:	4603      	mov	r3, r0
 8004886:	4323      	orrs	r3, r4
 8004888:	2b00      	cmp	r3, #0
 800488a:	bf0c      	ite	eq
 800488c:	2301      	moveq	r3, #1
 800488e:	2300      	movne	r3, #0
 8004890:	b2db      	uxtb	r3, r3
 8004892:	e008      	b.n	80048a6 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8004894:	4832      	ldr	r0, [pc, #200]	; (8004960 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8004896:	f7ff fecb 	bl	8004630 <LL_ADC_IsEnabled>
 800489a:	4603      	mov	r3, r0
 800489c:	2b00      	cmp	r3, #0
 800489e:	bf0c      	ite	eq
 80048a0:	2301      	moveq	r3, #1
 80048a2:	2300      	movne	r3, #0
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d047      	beq.n	800493a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80048aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048ac:	689a      	ldr	r2, [r3, #8]
 80048ae:	4b2d      	ldr	r3, [pc, #180]	; (8004964 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80048b0:	4013      	ands	r3, r2
 80048b2:	683a      	ldr	r2, [r7, #0]
 80048b4:	6811      	ldr	r1, [r2, #0]
 80048b6:	683a      	ldr	r2, [r7, #0]
 80048b8:	6892      	ldr	r2, [r2, #8]
 80048ba:	430a      	orrs	r2, r1
 80048bc:	431a      	orrs	r2, r3
 80048be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048c0:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80048c2:	e03a      	b.n	800493a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80048c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80048cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048ce:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a1e      	ldr	r2, [pc, #120]	; (8004950 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d004      	beq.n	80048e4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a1d      	ldr	r2, [pc, #116]	; (8004954 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d10e      	bne.n	8004902 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 80048e4:	481a      	ldr	r0, [pc, #104]	; (8004950 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80048e6:	f7ff fea3 	bl	8004630 <LL_ADC_IsEnabled>
 80048ea:	4604      	mov	r4, r0
 80048ec:	4819      	ldr	r0, [pc, #100]	; (8004954 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80048ee:	f7ff fe9f 	bl	8004630 <LL_ADC_IsEnabled>
 80048f2:	4603      	mov	r3, r0
 80048f4:	4323      	orrs	r3, r4
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	bf0c      	ite	eq
 80048fa:	2301      	moveq	r3, #1
 80048fc:	2300      	movne	r3, #0
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	e008      	b.n	8004914 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8004902:	4817      	ldr	r0, [pc, #92]	; (8004960 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8004904:	f7ff fe94 	bl	8004630 <LL_ADC_IsEnabled>
 8004908:	4603      	mov	r3, r0
 800490a:	2b00      	cmp	r3, #0
 800490c:	bf0c      	ite	eq
 800490e:	2301      	moveq	r3, #1
 8004910:	2300      	movne	r3, #0
 8004912:	b2db      	uxtb	r3, r3
 8004914:	2b00      	cmp	r3, #0
 8004916:	d010      	beq.n	800493a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004918:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800491a:	689a      	ldr	r2, [r3, #8]
 800491c:	4b11      	ldr	r3, [pc, #68]	; (8004964 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800491e:	4013      	ands	r3, r2
 8004920:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004922:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004924:	e009      	b.n	800493a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800492a:	f043 0220 	orr.w	r2, r3, #32
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8004938:	e000      	b.n	800493c <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800493a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2200      	movs	r2, #0
 8004940:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004944:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8004948:	4618      	mov	r0, r3
 800494a:	377c      	adds	r7, #124	; 0x7c
 800494c:	46bd      	mov	sp, r7
 800494e:	bd90      	pop	{r4, r7, pc}
 8004950:	40022000 	.word	0x40022000
 8004954:	40022100 	.word	0x40022100
 8004958:	40022300 	.word	0x40022300
 800495c:	58026300 	.word	0x58026300
 8004960:	58026000 	.word	0x58026000
 8004964:	fffff0e0 	.word	0xfffff0e0

08004968 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004968:	b480      	push	{r7}
 800496a:	b085      	sub	sp, #20
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	f003 0307 	and.w	r3, r3, #7
 8004976:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004978:	4b0b      	ldr	r3, [pc, #44]	; (80049a8 <__NVIC_SetPriorityGrouping+0x40>)
 800497a:	68db      	ldr	r3, [r3, #12]
 800497c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800497e:	68ba      	ldr	r2, [r7, #8]
 8004980:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004984:	4013      	ands	r3, r2
 8004986:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004990:	4b06      	ldr	r3, [pc, #24]	; (80049ac <__NVIC_SetPriorityGrouping+0x44>)
 8004992:	4313      	orrs	r3, r2
 8004994:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004996:	4a04      	ldr	r2, [pc, #16]	; (80049a8 <__NVIC_SetPriorityGrouping+0x40>)
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	60d3      	str	r3, [r2, #12]
}
 800499c:	bf00      	nop
 800499e:	3714      	adds	r7, #20
 80049a0:	46bd      	mov	sp, r7
 80049a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a6:	4770      	bx	lr
 80049a8:	e000ed00 	.word	0xe000ed00
 80049ac:	05fa0000 	.word	0x05fa0000

080049b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80049b0:	b480      	push	{r7}
 80049b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80049b4:	4b04      	ldr	r3, [pc, #16]	; (80049c8 <__NVIC_GetPriorityGrouping+0x18>)
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	0a1b      	lsrs	r3, r3, #8
 80049ba:	f003 0307 	and.w	r3, r3, #7
}
 80049be:	4618      	mov	r0, r3
 80049c0:	46bd      	mov	sp, r7
 80049c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c6:	4770      	bx	lr
 80049c8:	e000ed00 	.word	0xe000ed00

080049cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b083      	sub	sp, #12
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	4603      	mov	r3, r0
 80049d4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80049d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	db0b      	blt.n	80049f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80049de:	88fb      	ldrh	r3, [r7, #6]
 80049e0:	f003 021f 	and.w	r2, r3, #31
 80049e4:	4907      	ldr	r1, [pc, #28]	; (8004a04 <__NVIC_EnableIRQ+0x38>)
 80049e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80049ea:	095b      	lsrs	r3, r3, #5
 80049ec:	2001      	movs	r0, #1
 80049ee:	fa00 f202 	lsl.w	r2, r0, r2
 80049f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80049f6:	bf00      	nop
 80049f8:	370c      	adds	r7, #12
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	e000e100 	.word	0xe000e100

08004a08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b083      	sub	sp, #12
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	4603      	mov	r3, r0
 8004a10:	6039      	str	r1, [r7, #0]
 8004a12:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004a14:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	db0a      	blt.n	8004a32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	b2da      	uxtb	r2, r3
 8004a20:	490c      	ldr	r1, [pc, #48]	; (8004a54 <__NVIC_SetPriority+0x4c>)
 8004a22:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a26:	0112      	lsls	r2, r2, #4
 8004a28:	b2d2      	uxtb	r2, r2
 8004a2a:	440b      	add	r3, r1
 8004a2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004a30:	e00a      	b.n	8004a48 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	b2da      	uxtb	r2, r3
 8004a36:	4908      	ldr	r1, [pc, #32]	; (8004a58 <__NVIC_SetPriority+0x50>)
 8004a38:	88fb      	ldrh	r3, [r7, #6]
 8004a3a:	f003 030f 	and.w	r3, r3, #15
 8004a3e:	3b04      	subs	r3, #4
 8004a40:	0112      	lsls	r2, r2, #4
 8004a42:	b2d2      	uxtb	r2, r2
 8004a44:	440b      	add	r3, r1
 8004a46:	761a      	strb	r2, [r3, #24]
}
 8004a48:	bf00      	nop
 8004a4a:	370c      	adds	r7, #12
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a52:	4770      	bx	lr
 8004a54:	e000e100 	.word	0xe000e100
 8004a58:	e000ed00 	.word	0xe000ed00

08004a5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b089      	sub	sp, #36	; 0x24
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	60f8      	str	r0, [r7, #12]
 8004a64:	60b9      	str	r1, [r7, #8]
 8004a66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f003 0307 	and.w	r3, r3, #7
 8004a6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a70:	69fb      	ldr	r3, [r7, #28]
 8004a72:	f1c3 0307 	rsb	r3, r3, #7
 8004a76:	2b04      	cmp	r3, #4
 8004a78:	bf28      	it	cs
 8004a7a:	2304      	movcs	r3, #4
 8004a7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	3304      	adds	r3, #4
 8004a82:	2b06      	cmp	r3, #6
 8004a84:	d902      	bls.n	8004a8c <NVIC_EncodePriority+0x30>
 8004a86:	69fb      	ldr	r3, [r7, #28]
 8004a88:	3b03      	subs	r3, #3
 8004a8a:	e000      	b.n	8004a8e <NVIC_EncodePriority+0x32>
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a90:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004a94:	69bb      	ldr	r3, [r7, #24]
 8004a96:	fa02 f303 	lsl.w	r3, r2, r3
 8004a9a:	43da      	mvns	r2, r3
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	401a      	ands	r2, r3
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004aa4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8004aae:	43d9      	mvns	r1, r3
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ab4:	4313      	orrs	r3, r2
         );
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	3724      	adds	r7, #36	; 0x24
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr

08004ac2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ac2:	b580      	push	{r7, lr}
 8004ac4:	b082      	sub	sp, #8
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f7ff ff4c 	bl	8004968 <__NVIC_SetPriorityGrouping>
}
 8004ad0:	bf00      	nop
 8004ad2:	3708      	adds	r7, #8
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}

08004ad8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b086      	sub	sp, #24
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	4603      	mov	r3, r0
 8004ae0:	60b9      	str	r1, [r7, #8]
 8004ae2:	607a      	str	r2, [r7, #4]
 8004ae4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004ae6:	f7ff ff63 	bl	80049b0 <__NVIC_GetPriorityGrouping>
 8004aea:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004aec:	687a      	ldr	r2, [r7, #4]
 8004aee:	68b9      	ldr	r1, [r7, #8]
 8004af0:	6978      	ldr	r0, [r7, #20]
 8004af2:	f7ff ffb3 	bl	8004a5c <NVIC_EncodePriority>
 8004af6:	4602      	mov	r2, r0
 8004af8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004afc:	4611      	mov	r1, r2
 8004afe:	4618      	mov	r0, r3
 8004b00:	f7ff ff82 	bl	8004a08 <__NVIC_SetPriority>
}
 8004b04:	bf00      	nop
 8004b06:	3718      	adds	r7, #24
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}

08004b0c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b082      	sub	sp, #8
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	4603      	mov	r3, r0
 8004b14:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004b16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f7ff ff56 	bl	80049cc <__NVIC_EnableIRQ>
}
 8004b20:	bf00      	nop
 8004b22:	3708      	adds	r7, #8
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}

08004b28 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b082      	sub	sp, #8
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d101      	bne.n	8004b3a <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e014      	b.n	8004b64 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	791b      	ldrb	r3, [r3, #4]
 8004b3e:	b2db      	uxtb	r3, r3
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d105      	bne.n	8004b50 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f7fd fcdc 	bl	8002508 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2202      	movs	r2, #2
 8004b54:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004b62:	2300      	movs	r3, #0
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3708      	adds	r7, #8
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}

08004b6c <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
 8004b74:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d101      	bne.n	8004b80 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e046      	b.n	8004c0e <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	795b      	ldrb	r3, [r3, #5]
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d101      	bne.n	8004b8c <HAL_DAC_Start+0x20>
 8004b88:	2302      	movs	r3, #2
 8004b8a:	e040      	b.n	8004c0e <HAL_DAC_Start+0xa2>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2202      	movs	r2, #2
 8004b96:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	6819      	ldr	r1, [r3, #0]
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	f003 0310 	and.w	r3, r3, #16
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	409a      	lsls	r2, r3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	430a      	orrs	r2, r1
 8004bae:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d10f      	bne.n	8004bd6 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8004bc0:	2b02      	cmp	r3, #2
 8004bc2:	d11d      	bne.n	8004c00 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	685a      	ldr	r2, [r3, #4]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f042 0201 	orr.w	r2, r2, #1
 8004bd2:	605a      	str	r2, [r3, #4]
 8004bd4:	e014      	b.n	8004c00 <HAL_DAC_Start+0x94>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	f003 0310 	and.w	r3, r3, #16
 8004be6:	2102      	movs	r1, #2
 8004be8:	fa01 f303 	lsl.w	r3, r1, r3
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d107      	bne.n	8004c00 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	685a      	ldr	r2, [r3, #4]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f042 0202 	orr.w	r2, r2, #2
 8004bfe:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004c0c:	2300      	movs	r3, #0
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	370c      	adds	r7, #12
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr
	...

08004c1c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b086      	sub	sp, #24
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	60f8      	str	r0, [r7, #12]
 8004c24:	60b9      	str	r1, [r7, #8]
 8004c26:	607a      	str	r2, [r7, #4]
 8004c28:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d101      	bne.n	8004c34 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e0a2      	b.n	8004d7a <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	795b      	ldrb	r3, [r3, #5]
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d101      	bne.n	8004c40 <HAL_DAC_Start_DMA+0x24>
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	e09c      	b.n	8004d7a <HAL_DAC_Start_DMA+0x15e>
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2201      	movs	r2, #1
 8004c44:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2202      	movs	r2, #2
 8004c4a:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d129      	bne.n	8004ca6 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	4a4b      	ldr	r2, [pc, #300]	; (8004d84 <HAL_DAC_Start_DMA+0x168>)
 8004c58:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	4a4a      	ldr	r2, [pc, #296]	; (8004d88 <HAL_DAC_Start_DMA+0x16c>)
 8004c60:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	4a49      	ldr	r2, [pc, #292]	; (8004d8c <HAL_DAC_Start_DMA+0x170>)
 8004c68:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004c78:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8004c7a:	6a3b      	ldr	r3, [r7, #32]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d003      	beq.n	8004c88 <HAL_DAC_Start_DMA+0x6c>
 8004c80:	6a3b      	ldr	r3, [r7, #32]
 8004c82:	2b04      	cmp	r3, #4
 8004c84:	d005      	beq.n	8004c92 <HAL_DAC_Start_DMA+0x76>
 8004c86:	e009      	b.n	8004c9c <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	3308      	adds	r3, #8
 8004c8e:	613b      	str	r3, [r7, #16]
        break;
 8004c90:	e033      	b.n	8004cfa <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	330c      	adds	r3, #12
 8004c98:	613b      	str	r3, [r7, #16]
        break;
 8004c9a:	e02e      	b.n	8004cfa <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	3310      	adds	r3, #16
 8004ca2:	613b      	str	r3, [r7, #16]
        break;
 8004ca4:	e029      	b.n	8004cfa <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	4a39      	ldr	r2, [pc, #228]	; (8004d90 <HAL_DAC_Start_DMA+0x174>)
 8004cac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	68db      	ldr	r3, [r3, #12]
 8004cb2:	4a38      	ldr	r2, [pc, #224]	; (8004d94 <HAL_DAC_Start_DMA+0x178>)
 8004cb4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	68db      	ldr	r3, [r3, #12]
 8004cba:	4a37      	ldr	r2, [pc, #220]	; (8004d98 <HAL_DAC_Start_DMA+0x17c>)
 8004cbc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004ccc:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8004cce:	6a3b      	ldr	r3, [r7, #32]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d003      	beq.n	8004cdc <HAL_DAC_Start_DMA+0xc0>
 8004cd4:	6a3b      	ldr	r3, [r7, #32]
 8004cd6:	2b04      	cmp	r3, #4
 8004cd8:	d005      	beq.n	8004ce6 <HAL_DAC_Start_DMA+0xca>
 8004cda:	e009      	b.n	8004cf0 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	3314      	adds	r3, #20
 8004ce2:	613b      	str	r3, [r7, #16]
        break;
 8004ce4:	e009      	b.n	8004cfa <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	3318      	adds	r3, #24
 8004cec:	613b      	str	r3, [r7, #16]
        break;
 8004cee:	e004      	b.n	8004cfa <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	331c      	adds	r3, #28
 8004cf6:	613b      	str	r3, [r7, #16]
        break;
 8004cf8:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d111      	bne.n	8004d24 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d0e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6898      	ldr	r0, [r3, #8]
 8004d14:	6879      	ldr	r1, [r7, #4]
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	693a      	ldr	r2, [r7, #16]
 8004d1a:	f000 fe67 	bl	80059ec <HAL_DMA_Start_IT>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	75fb      	strb	r3, [r7, #23]
 8004d22:	e010      	b.n	8004d46 <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004d32:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	68d8      	ldr	r0, [r3, #12]
 8004d38:	6879      	ldr	r1, [r7, #4]
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	693a      	ldr	r2, [r7, #16]
 8004d3e:	f000 fe55 	bl	80059ec <HAL_DMA_Start_IT>
 8004d42:	4603      	mov	r3, r0
 8004d44:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8004d4c:	7dfb      	ldrb	r3, [r7, #23]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d10c      	bne.n	8004d6c <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	6819      	ldr	r1, [r3, #0]
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	f003 0310 	and.w	r3, r3, #16
 8004d5e:	2201      	movs	r2, #1
 8004d60:	409a      	lsls	r2, r3
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	430a      	orrs	r2, r1
 8004d68:	601a      	str	r2, [r3, #0]
 8004d6a:	e005      	b.n	8004d78 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	691b      	ldr	r3, [r3, #16]
 8004d70:	f043 0204 	orr.w	r2, r3, #4
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8004d78:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3718      	adds	r7, #24
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	0800520d 	.word	0x0800520d
 8004d88:	0800522f 	.word	0x0800522f
 8004d8c:	0800524b 	.word	0x0800524b
 8004d90:	080052c9 	.word	0x080052c9
 8004d94:	080052eb 	.word	0x080052eb
 8004d98:	08005307 	.word	0x08005307

08004d9c <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b082      	sub	sp, #8
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
 8004da4:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d101      	bne.n	8004db0 <HAL_DAC_Stop_DMA+0x14>
  {
    return HAL_ERROR;
 8004dac:	2301      	movs	r3, #1
 8004dae:	e03e      	b.n	8004e2e <HAL_DAC_Stop_DMA+0x92>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	6819      	ldr	r1, [r3, #0]
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	f003 0310 	and.w	r3, r3, #16
 8004dbc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc4:	43da      	mvns	r2, r3
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	400a      	ands	r2, r1
 8004dcc:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	6819      	ldr	r1, [r3, #0]
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	f003 0310 	and.w	r3, r3, #16
 8004dda:	2201      	movs	r2, #1
 8004ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8004de0:	43da      	mvns	r2, r3
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	400a      	ands	r2, r1
 8004de8:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d10d      	bne.n	8004e0c <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	4618      	mov	r0, r3
 8004df6:	f001 f863 	bl	8005ec0 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004e08:	601a      	str	r2, [r3, #0]
 8004e0a:	e00c      	b.n	8004e26 <HAL_DAC_Stop_DMA+0x8a>
  }

  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	68db      	ldr	r3, [r3, #12]
 8004e10:	4618      	mov	r0, r3
 8004e12:	f001 f855 	bl	8005ec0 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8004e24:	601a      	str	r2, [r3, #0]
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2201      	movs	r2, #1
 8004e2a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004e2c:	2300      	movs	r3, #0
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3708      	adds	r7, #8
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}

08004e36 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8004e36:	b580      	push	{r7, lr}
 8004e38:	b084      	sub	sp, #16
 8004e3a:	af00      	add	r7, sp, #0
 8004e3c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e4c:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d01d      	beq.n	8004e94 <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d018      	beq.n	8004e94 <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2204      	movs	r2, #4
 8004e66:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	691b      	ldr	r3, [r3, #16]
 8004e6c:	f043 0201 	orr.w	r2, r3, #1
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004e7c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004e8c:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8004e8e:	6878      	ldr	r0, [r7, #4]
 8004e90:	f000 f86f 	bl	8004f72 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d01d      	beq.n	8004eda <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d018      	beq.n	8004eda <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2204      	movs	r2, #4
 8004eac:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	691b      	ldr	r3, [r3, #16]
 8004eb2:	f043 0202 	orr.w	r2, r3, #2
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004ec2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8004ed2:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f000 f9ed 	bl	80052b4 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8004eda:	bf00      	nop
 8004edc:	3710      	adds	r7, #16
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}

08004ee2 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8004ee2:	b480      	push	{r7}
 8004ee4:	b087      	sub	sp, #28
 8004ee6:	af00      	add	r7, sp, #0
 8004ee8:	60f8      	str	r0, [r7, #12]
 8004eea:	60b9      	str	r1, [r7, #8]
 8004eec:	607a      	str	r2, [r7, #4]
 8004eee:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d101      	bne.n	8004efe <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e015      	b.n	8004f2a <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d105      	bne.n	8004f16 <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004f0a:	697a      	ldr	r2, [r7, #20]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	4413      	add	r3, r2
 8004f10:	3308      	adds	r3, #8
 8004f12:	617b      	str	r3, [r7, #20]
 8004f14:	e004      	b.n	8004f20 <HAL_DAC_SetValue+0x3e>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8004f16:	697a      	ldr	r2, [r7, #20]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	4413      	add	r3, r2
 8004f1c:	3314      	adds	r3, #20
 8004f1e:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	461a      	mov	r2, r3
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8004f28:	2300      	movs	r3, #0
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	371c      	adds	r7, #28
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr

08004f36 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004f36:	b480      	push	{r7}
 8004f38:	b083      	sub	sp, #12
 8004f3a:	af00      	add	r7, sp, #0
 8004f3c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8004f3e:	bf00      	nop
 8004f40:	370c      	adds	r7, #12
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr

08004f4a <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004f4a:	b480      	push	{r7}
 8004f4c:	b083      	sub	sp, #12
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8004f52:	bf00      	nop
 8004f54:	370c      	adds	r7, #12
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr

08004f5e <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004f5e:	b480      	push	{r7}
 8004f60:	b083      	sub	sp, #12
 8004f62:	af00      	add	r7, sp, #0
 8004f64:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8004f66:	bf00      	nop
 8004f68:	370c      	adds	r7, #12
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr

08004f72 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004f72:	b480      	push	{r7}
 8004f74:	b083      	sub	sp, #12
 8004f76:	af00      	add	r7, sp, #0
 8004f78:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8004f7a:	bf00      	nop
 8004f7c:	370c      	adds	r7, #12
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr
	...

08004f88 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b08a      	sub	sp, #40	; 0x28
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	60f8      	str	r0, [r7, #12]
 8004f90:	60b9      	str	r1, [r7, #8]
 8004f92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f94:	2300      	movs	r3, #0
 8004f96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d002      	beq.n	8004fa6 <HAL_DAC_ConfigChannel+0x1e>
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d101      	bne.n	8004faa <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e12a      	b.n	8005200 <HAL_DAC_ConfigChannel+0x278>
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	795b      	ldrb	r3, [r3, #5]
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d101      	bne.n	8004fb6 <HAL_DAC_ConfigChannel+0x2e>
 8004fb2:	2302      	movs	r3, #2
 8004fb4:	e124      	b.n	8005200 <HAL_DAC_ConfigChannel+0x278>
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2201      	movs	r2, #1
 8004fba:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2202      	movs	r2, #2
 8004fc0:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	2b04      	cmp	r3, #4
 8004fc8:	d17a      	bne.n	80050c0 <HAL_DAC_ConfigChannel+0x138>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8004fca:	f7fe f88b 	bl	80030e4 <HAL_GetTick>
 8004fce:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d13d      	bne.n	8005052 <HAL_DAC_ConfigChannel+0xca>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004fd6:	e018      	b.n	800500a <HAL_DAC_ConfigChannel+0x82>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004fd8:	f7fe f884 	bl	80030e4 <HAL_GetTick>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	69fb      	ldr	r3, [r7, #28]
 8004fe0:	1ad3      	subs	r3, r2, r3
 8004fe2:	2b01      	cmp	r3, #1
 8004fe4:	d911      	bls.n	800500a <HAL_DAC_ConfigChannel+0x82>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004fec:	4b86      	ldr	r3, [pc, #536]	; (8005208 <HAL_DAC_ConfigChannel+0x280>)
 8004fee:	4013      	ands	r3, r2
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d00a      	beq.n	800500a <HAL_DAC_ConfigChannel+0x82>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	691b      	ldr	r3, [r3, #16]
 8004ff8:	f043 0208 	orr.w	r2, r3, #8
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2203      	movs	r2, #3
 8005004:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	e0fa      	b.n	8005200 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005010:	4b7d      	ldr	r3, [pc, #500]	; (8005208 <HAL_DAC_ConfigChannel+0x280>)
 8005012:	4013      	ands	r3, r2
 8005014:	2b00      	cmp	r3, #0
 8005016:	d1df      	bne.n	8004fd8 <HAL_DAC_ConfigChannel+0x50>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	68ba      	ldr	r2, [r7, #8]
 800501e:	6992      	ldr	r2, [r2, #24]
 8005020:	641a      	str	r2, [r3, #64]	; 0x40
 8005022:	e020      	b.n	8005066 <HAL_DAC_ConfigChannel+0xde>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005024:	f7fe f85e 	bl	80030e4 <HAL_GetTick>
 8005028:	4602      	mov	r2, r0
 800502a:	69fb      	ldr	r3, [r7, #28]
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	2b01      	cmp	r3, #1
 8005030:	d90f      	bls.n	8005052 <HAL_DAC_ConfigChannel+0xca>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005038:	2b00      	cmp	r3, #0
 800503a:	da0a      	bge.n	8005052 <HAL_DAC_ConfigChannel+0xca>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	691b      	ldr	r3, [r3, #16]
 8005040:	f043 0208 	orr.w	r2, r3, #8
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2203      	movs	r2, #3
 800504c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800504e:	2303      	movs	r3, #3
 8005050:	e0d6      	b.n	8005200 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005058:	2b00      	cmp	r3, #0
 800505a:	dbe3      	blt.n	8005024 <HAL_DAC_ConfigChannel+0x9c>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	68ba      	ldr	r2, [r7, #8]
 8005062:	6992      	ldr	r2, [r2, #24]
 8005064:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	f003 0310 	and.w	r3, r3, #16
 8005072:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8005076:	fa01 f303 	lsl.w	r3, r1, r3
 800507a:	43db      	mvns	r3, r3
 800507c:	ea02 0103 	and.w	r1, r2, r3
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	69da      	ldr	r2, [r3, #28]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	f003 0310 	and.w	r3, r3, #16
 800508a:	409a      	lsls	r2, r3
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	430a      	orrs	r2, r1
 8005092:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	f003 0310 	and.w	r3, r3, #16
 80050a0:	21ff      	movs	r1, #255	; 0xff
 80050a2:	fa01 f303 	lsl.w	r3, r1, r3
 80050a6:	43db      	mvns	r3, r3
 80050a8:	ea02 0103 	and.w	r1, r2, r3
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	6a1a      	ldr	r2, [r3, #32]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	f003 0310 	and.w	r3, r3, #16
 80050b6:	409a      	lsls	r2, r3
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	430a      	orrs	r2, r1
 80050be:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	691b      	ldr	r3, [r3, #16]
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d11d      	bne.n	8005104 <HAL_DAC_ConfigChannel+0x17c>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ce:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	f003 0310 	and.w	r3, r3, #16
 80050d6:	221f      	movs	r2, #31
 80050d8:	fa02 f303 	lsl.w	r3, r2, r3
 80050dc:	43db      	mvns	r3, r3
 80050de:	69ba      	ldr	r2, [r7, #24]
 80050e0:	4013      	ands	r3, r2
 80050e2:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	695b      	ldr	r3, [r3, #20]
 80050e8:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f003 0310 	and.w	r3, r3, #16
 80050f0:	697a      	ldr	r2, [r7, #20]
 80050f2:	fa02 f303 	lsl.w	r3, r2, r3
 80050f6:	69ba      	ldr	r2, [r7, #24]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	69ba      	ldr	r2, [r7, #24]
 8005102:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800510a:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	f003 0310 	and.w	r3, r3, #16
 8005112:	2207      	movs	r2, #7
 8005114:	fa02 f303 	lsl.w	r3, r2, r3
 8005118:	43db      	mvns	r3, r3
 800511a:	69ba      	ldr	r2, [r7, #24]
 800511c:	4013      	ands	r3, r2
 800511e:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	2b01      	cmp	r3, #1
 8005126:	d102      	bne.n	800512e <HAL_DAC_ConfigChannel+0x1a6>
  {
    connectOnChip = 0x00000000UL;
 8005128:	2300      	movs	r3, #0
 800512a:	627b      	str	r3, [r7, #36]	; 0x24
 800512c:	e00f      	b.n	800514e <HAL_DAC_ConfigChannel+0x1c6>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	68db      	ldr	r3, [r3, #12]
 8005132:	2b02      	cmp	r3, #2
 8005134:	d102      	bne.n	800513c <HAL_DAC_ConfigChannel+0x1b4>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005136:	2301      	movs	r3, #1
 8005138:	627b      	str	r3, [r7, #36]	; 0x24
 800513a:	e008      	b.n	800514e <HAL_DAC_ConfigChannel+0x1c6>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d102      	bne.n	800514a <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005144:	2301      	movs	r3, #1
 8005146:	627b      	str	r3, [r7, #36]	; 0x24
 8005148:	e001      	b.n	800514e <HAL_DAC_ConfigChannel+0x1c6>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800514a:	2300      	movs	r3, #0
 800514c:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	4313      	orrs	r3, r2
 8005158:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800515a:	4313      	orrs	r3, r2
 800515c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	f003 0310 	and.w	r3, r3, #16
 8005164:	697a      	ldr	r2, [r7, #20]
 8005166:	fa02 f303 	lsl.w	r3, r2, r3
 800516a:	69ba      	ldr	r2, [r7, #24]
 800516c:	4313      	orrs	r3, r2
 800516e:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	69ba      	ldr	r2, [r7, #24]
 8005176:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	6819      	ldr	r1, [r3, #0]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f003 0310 	and.w	r3, r3, #16
 8005184:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005188:	fa02 f303 	lsl.w	r3, r2, r3
 800518c:	43da      	mvns	r2, r3
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	400a      	ands	r2, r1
 8005194:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f003 0310 	and.w	r3, r3, #16
 80051a4:	f640 72fe 	movw	r2, #4094	; 0xffe
 80051a8:	fa02 f303 	lsl.w	r3, r2, r3
 80051ac:	43db      	mvns	r3, r3
 80051ae:	69ba      	ldr	r2, [r7, #24]
 80051b0:	4013      	ands	r3, r2
 80051b2:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f003 0310 	and.w	r3, r3, #16
 80051c0:	697a      	ldr	r2, [r7, #20]
 80051c2:	fa02 f303 	lsl.w	r3, r2, r3
 80051c6:	69ba      	ldr	r2, [r7, #24]
 80051c8:	4313      	orrs	r3, r2
 80051ca:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	69ba      	ldr	r2, [r7, #24]
 80051d2:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	6819      	ldr	r1, [r3, #0]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f003 0310 	and.w	r3, r3, #16
 80051e0:	22c0      	movs	r2, #192	; 0xc0
 80051e2:	fa02 f303 	lsl.w	r3, r2, r3
 80051e6:	43da      	mvns	r2, r3
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	400a      	ands	r2, r1
 80051ee:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2201      	movs	r2, #1
 80051f4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2200      	movs	r2, #0
 80051fa:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80051fc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005200:	4618      	mov	r0, r3
 8005202:	3728      	adds	r7, #40	; 0x28
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}
 8005208:	20008000 	.word	0x20008000

0800520c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b084      	sub	sp, #16
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005218:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800521a:	68f8      	ldr	r0, [r7, #12]
 800521c:	f7ff fe8b 	bl	8004f36 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2201      	movs	r2, #1
 8005224:	711a      	strb	r2, [r3, #4]
}
 8005226:	bf00      	nop
 8005228:	3710      	adds	r7, #16
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}

0800522e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800522e:	b580      	push	{r7, lr}
 8005230:	b084      	sub	sp, #16
 8005232:	af00      	add	r7, sp, #0
 8005234:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800523a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800523c:	68f8      	ldr	r0, [r7, #12]
 800523e:	f7ff fe84 	bl	8004f4a <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005242:	bf00      	nop
 8005244:	3710      	adds	r7, #16
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}

0800524a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800524a:	b580      	push	{r7, lr}
 800524c:	b084      	sub	sp, #16
 800524e:	af00      	add	r7, sp, #0
 8005250:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005256:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	691b      	ldr	r3, [r3, #16]
 800525c:	f043 0204 	orr.w	r2, r3, #4
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8005264:	68f8      	ldr	r0, [r7, #12]
 8005266:	f7ff fe7a 	bl	8004f5e <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2201      	movs	r2, #1
 800526e:	711a      	strb	r2, [r3, #4]
}
 8005270:	bf00      	nop
 8005272:	3710      	adds	r7, #16
 8005274:	46bd      	mov	sp, r7
 8005276:	bd80      	pop	{r7, pc}

08005278 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005278:	b480      	push	{r7}
 800527a:	b083      	sub	sp, #12
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8005280:	bf00      	nop
 8005282:	370c      	adds	r7, #12
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr

0800528c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800528c:	b480      	push	{r7}
 800528e:	b083      	sub	sp, #12
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8005294:	bf00      	nop
 8005296:	370c      	adds	r7, #12
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr

080052a0 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b083      	sub	sp, #12
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80052a8:	bf00      	nop
 80052aa:	370c      	adds	r7, #12
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr

080052b4 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b083      	sub	sp, #12
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80052bc:	bf00      	nop
 80052be:	370c      	adds	r7, #12
 80052c0:	46bd      	mov	sp, r7
 80052c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c6:	4770      	bx	lr

080052c8 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b084      	sub	sp, #16
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052d4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80052d6:	68f8      	ldr	r0, [r7, #12]
 80052d8:	f7ff ffce 	bl	8005278 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2201      	movs	r2, #1
 80052e0:	711a      	strb	r2, [r3, #4]
}
 80052e2:	bf00      	nop
 80052e4:	3710      	adds	r7, #16
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}

080052ea <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80052ea:	b580      	push	{r7, lr}
 80052ec:	b084      	sub	sp, #16
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052f6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80052f8:	68f8      	ldr	r0, [r7, #12]
 80052fa:	f7ff ffc7 	bl	800528c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80052fe:	bf00      	nop
 8005300:	3710      	adds	r7, #16
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}

08005306 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8005306:	b580      	push	{r7, lr}
 8005308:	b084      	sub	sp, #16
 800530a:	af00      	add	r7, sp, #0
 800530c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005312:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	691b      	ldr	r3, [r3, #16]
 8005318:	f043 0204 	orr.w	r2, r3, #4
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8005320:	68f8      	ldr	r0, [r7, #12]
 8005322:	f7ff ffbd 	bl	80052a0 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2201      	movs	r2, #1
 800532a:	711a      	strb	r2, [r3, #4]
}
 800532c:	bf00      	nop
 800532e:	3710      	adds	r7, #16
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}

08005334 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b086      	sub	sp, #24
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800533c:	f7fd fed2 	bl	80030e4 <HAL_GetTick>
 8005340:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d101      	bne.n	800534c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8005348:	2301      	movs	r3, #1
 800534a:	e316      	b.n	800597a <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4a66      	ldr	r2, [pc, #408]	; (80054ec <HAL_DMA_Init+0x1b8>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d04a      	beq.n	80053ec <HAL_DMA_Init+0xb8>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4a65      	ldr	r2, [pc, #404]	; (80054f0 <HAL_DMA_Init+0x1bc>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d045      	beq.n	80053ec <HAL_DMA_Init+0xb8>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a63      	ldr	r2, [pc, #396]	; (80054f4 <HAL_DMA_Init+0x1c0>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d040      	beq.n	80053ec <HAL_DMA_Init+0xb8>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a62      	ldr	r2, [pc, #392]	; (80054f8 <HAL_DMA_Init+0x1c4>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d03b      	beq.n	80053ec <HAL_DMA_Init+0xb8>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a60      	ldr	r2, [pc, #384]	; (80054fc <HAL_DMA_Init+0x1c8>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d036      	beq.n	80053ec <HAL_DMA_Init+0xb8>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a5f      	ldr	r2, [pc, #380]	; (8005500 <HAL_DMA_Init+0x1cc>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d031      	beq.n	80053ec <HAL_DMA_Init+0xb8>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a5d      	ldr	r2, [pc, #372]	; (8005504 <HAL_DMA_Init+0x1d0>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d02c      	beq.n	80053ec <HAL_DMA_Init+0xb8>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a5c      	ldr	r2, [pc, #368]	; (8005508 <HAL_DMA_Init+0x1d4>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d027      	beq.n	80053ec <HAL_DMA_Init+0xb8>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a5a      	ldr	r2, [pc, #360]	; (800550c <HAL_DMA_Init+0x1d8>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d022      	beq.n	80053ec <HAL_DMA_Init+0xb8>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a59      	ldr	r2, [pc, #356]	; (8005510 <HAL_DMA_Init+0x1dc>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d01d      	beq.n	80053ec <HAL_DMA_Init+0xb8>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a57      	ldr	r2, [pc, #348]	; (8005514 <HAL_DMA_Init+0x1e0>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d018      	beq.n	80053ec <HAL_DMA_Init+0xb8>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a56      	ldr	r2, [pc, #344]	; (8005518 <HAL_DMA_Init+0x1e4>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d013      	beq.n	80053ec <HAL_DMA_Init+0xb8>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a54      	ldr	r2, [pc, #336]	; (800551c <HAL_DMA_Init+0x1e8>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d00e      	beq.n	80053ec <HAL_DMA_Init+0xb8>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a53      	ldr	r2, [pc, #332]	; (8005520 <HAL_DMA_Init+0x1ec>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d009      	beq.n	80053ec <HAL_DMA_Init+0xb8>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a51      	ldr	r2, [pc, #324]	; (8005524 <HAL_DMA_Init+0x1f0>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d004      	beq.n	80053ec <HAL_DMA_Init+0xb8>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a50      	ldr	r2, [pc, #320]	; (8005528 <HAL_DMA_Init+0x1f4>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d101      	bne.n	80053f0 <HAL_DMA_Init+0xbc>
 80053ec:	2301      	movs	r3, #1
 80053ee:	e000      	b.n	80053f2 <HAL_DMA_Init+0xbe>
 80053f0:	2300      	movs	r3, #0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	f000 813b 	beq.w	800566e <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2202      	movs	r2, #2
 80053fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2200      	movs	r2, #0
 8005404:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4a37      	ldr	r2, [pc, #220]	; (80054ec <HAL_DMA_Init+0x1b8>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d04a      	beq.n	80054a8 <HAL_DMA_Init+0x174>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a36      	ldr	r2, [pc, #216]	; (80054f0 <HAL_DMA_Init+0x1bc>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d045      	beq.n	80054a8 <HAL_DMA_Init+0x174>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a34      	ldr	r2, [pc, #208]	; (80054f4 <HAL_DMA_Init+0x1c0>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d040      	beq.n	80054a8 <HAL_DMA_Init+0x174>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a33      	ldr	r2, [pc, #204]	; (80054f8 <HAL_DMA_Init+0x1c4>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d03b      	beq.n	80054a8 <HAL_DMA_Init+0x174>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a31      	ldr	r2, [pc, #196]	; (80054fc <HAL_DMA_Init+0x1c8>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d036      	beq.n	80054a8 <HAL_DMA_Init+0x174>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4a30      	ldr	r2, [pc, #192]	; (8005500 <HAL_DMA_Init+0x1cc>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d031      	beq.n	80054a8 <HAL_DMA_Init+0x174>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a2e      	ldr	r2, [pc, #184]	; (8005504 <HAL_DMA_Init+0x1d0>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d02c      	beq.n	80054a8 <HAL_DMA_Init+0x174>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a2d      	ldr	r2, [pc, #180]	; (8005508 <HAL_DMA_Init+0x1d4>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d027      	beq.n	80054a8 <HAL_DMA_Init+0x174>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a2b      	ldr	r2, [pc, #172]	; (800550c <HAL_DMA_Init+0x1d8>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d022      	beq.n	80054a8 <HAL_DMA_Init+0x174>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a2a      	ldr	r2, [pc, #168]	; (8005510 <HAL_DMA_Init+0x1dc>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d01d      	beq.n	80054a8 <HAL_DMA_Init+0x174>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a28      	ldr	r2, [pc, #160]	; (8005514 <HAL_DMA_Init+0x1e0>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d018      	beq.n	80054a8 <HAL_DMA_Init+0x174>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a27      	ldr	r2, [pc, #156]	; (8005518 <HAL_DMA_Init+0x1e4>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d013      	beq.n	80054a8 <HAL_DMA_Init+0x174>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4a25      	ldr	r2, [pc, #148]	; (800551c <HAL_DMA_Init+0x1e8>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d00e      	beq.n	80054a8 <HAL_DMA_Init+0x174>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a24      	ldr	r2, [pc, #144]	; (8005520 <HAL_DMA_Init+0x1ec>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d009      	beq.n	80054a8 <HAL_DMA_Init+0x174>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a22      	ldr	r2, [pc, #136]	; (8005524 <HAL_DMA_Init+0x1f0>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d004      	beq.n	80054a8 <HAL_DMA_Init+0x174>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a21      	ldr	r2, [pc, #132]	; (8005528 <HAL_DMA_Init+0x1f4>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d108      	bne.n	80054ba <HAL_DMA_Init+0x186>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	681a      	ldr	r2, [r3, #0]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f022 0201 	bic.w	r2, r2, #1
 80054b6:	601a      	str	r2, [r3, #0]
 80054b8:	e007      	b.n	80054ca <HAL_DMA_Init+0x196>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	681a      	ldr	r2, [r3, #0]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f022 0201 	bic.w	r2, r2, #1
 80054c8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80054ca:	e02f      	b.n	800552c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80054cc:	f7fd fe0a 	bl	80030e4 <HAL_GetTick>
 80054d0:	4602      	mov	r2, r0
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	1ad3      	subs	r3, r2, r3
 80054d6:	2b05      	cmp	r3, #5
 80054d8:	d928      	bls.n	800552c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2220      	movs	r2, #32
 80054de:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2203      	movs	r2, #3
 80054e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	e246      	b.n	800597a <HAL_DMA_Init+0x646>
 80054ec:	40020010 	.word	0x40020010
 80054f0:	40020028 	.word	0x40020028
 80054f4:	40020040 	.word	0x40020040
 80054f8:	40020058 	.word	0x40020058
 80054fc:	40020070 	.word	0x40020070
 8005500:	40020088 	.word	0x40020088
 8005504:	400200a0 	.word	0x400200a0
 8005508:	400200b8 	.word	0x400200b8
 800550c:	40020410 	.word	0x40020410
 8005510:	40020428 	.word	0x40020428
 8005514:	40020440 	.word	0x40020440
 8005518:	40020458 	.word	0x40020458
 800551c:	40020470 	.word	0x40020470
 8005520:	40020488 	.word	0x40020488
 8005524:	400204a0 	.word	0x400204a0
 8005528:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f003 0301 	and.w	r3, r3, #1
 8005536:	2b00      	cmp	r3, #0
 8005538:	d1c8      	bne.n	80054cc <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005542:	697a      	ldr	r2, [r7, #20]
 8005544:	4b83      	ldr	r3, [pc, #524]	; (8005754 <HAL_DMA_Init+0x420>)
 8005546:	4013      	ands	r3, r2
 8005548:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8005552:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	691b      	ldr	r3, [r3, #16]
 8005558:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800555e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	699b      	ldr	r3, [r3, #24]
 8005564:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800556a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6a1b      	ldr	r3, [r3, #32]
 8005570:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8005572:	697a      	ldr	r2, [r7, #20]
 8005574:	4313      	orrs	r3, r2
 8005576:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557c:	2b04      	cmp	r3, #4
 800557e:	d107      	bne.n	8005590 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005588:	4313      	orrs	r3, r2
 800558a:	697a      	ldr	r2, [r7, #20]
 800558c:	4313      	orrs	r3, r2
 800558e:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005590:	4b71      	ldr	r3, [pc, #452]	; (8005758 <HAL_DMA_Init+0x424>)
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	4b71      	ldr	r3, [pc, #452]	; (800575c <HAL_DMA_Init+0x428>)
 8005596:	4013      	ands	r3, r2
 8005598:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800559c:	d328      	bcc.n	80055f0 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	2b28      	cmp	r3, #40	; 0x28
 80055a4:	d903      	bls.n	80055ae <HAL_DMA_Init+0x27a>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	2b2e      	cmp	r3, #46	; 0x2e
 80055ac:	d917      	bls.n	80055de <HAL_DMA_Init+0x2aa>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	2b3e      	cmp	r3, #62	; 0x3e
 80055b4:	d903      	bls.n	80055be <HAL_DMA_Init+0x28a>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	2b42      	cmp	r3, #66	; 0x42
 80055bc:	d90f      	bls.n	80055de <HAL_DMA_Init+0x2aa>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	2b46      	cmp	r3, #70	; 0x46
 80055c4:	d903      	bls.n	80055ce <HAL_DMA_Init+0x29a>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	2b48      	cmp	r3, #72	; 0x48
 80055cc:	d907      	bls.n	80055de <HAL_DMA_Init+0x2aa>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	2b4e      	cmp	r3, #78	; 0x4e
 80055d4:	d905      	bls.n	80055e2 <HAL_DMA_Init+0x2ae>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	2b52      	cmp	r3, #82	; 0x52
 80055dc:	d801      	bhi.n	80055e2 <HAL_DMA_Init+0x2ae>
 80055de:	2301      	movs	r3, #1
 80055e0:	e000      	b.n	80055e4 <HAL_DMA_Init+0x2b0>
 80055e2:	2300      	movs	r3, #0
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d003      	beq.n	80055f0 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80055ee:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	697a      	ldr	r2, [r7, #20]
 80055f6:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	695b      	ldr	r3, [r3, #20]
 80055fe:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	f023 0307 	bic.w	r3, r3, #7
 8005606:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800560c:	697a      	ldr	r2, [r7, #20]
 800560e:	4313      	orrs	r3, r2
 8005610:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005616:	2b04      	cmp	r3, #4
 8005618:	d117      	bne.n	800564a <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800561e:	697a      	ldr	r2, [r7, #20]
 8005620:	4313      	orrs	r3, r2
 8005622:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005628:	2b00      	cmp	r3, #0
 800562a:	d00e      	beq.n	800564a <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800562c:	6878      	ldr	r0, [r7, #4]
 800562e:	f002 fb33 	bl	8007c98 <DMA_CheckFifoParam>
 8005632:	4603      	mov	r3, r0
 8005634:	2b00      	cmp	r3, #0
 8005636:	d008      	beq.n	800564a <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2240      	movs	r2, #64	; 0x40
 800563c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2201      	movs	r2, #1
 8005642:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e197      	b.n	800597a <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	697a      	ldr	r2, [r7, #20]
 8005650:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f002 fa6e 	bl	8007b34 <DMA_CalcBaseAndBitshift>
 8005658:	4603      	mov	r3, r0
 800565a:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005660:	f003 031f 	and.w	r3, r3, #31
 8005664:	223f      	movs	r2, #63	; 0x3f
 8005666:	409a      	lsls	r2, r3
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	609a      	str	r2, [r3, #8]
 800566c:	e0cd      	b.n	800580a <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a3b      	ldr	r2, [pc, #236]	; (8005760 <HAL_DMA_Init+0x42c>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d022      	beq.n	80056be <HAL_DMA_Init+0x38a>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a39      	ldr	r2, [pc, #228]	; (8005764 <HAL_DMA_Init+0x430>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d01d      	beq.n	80056be <HAL_DMA_Init+0x38a>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a38      	ldr	r2, [pc, #224]	; (8005768 <HAL_DMA_Init+0x434>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d018      	beq.n	80056be <HAL_DMA_Init+0x38a>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a36      	ldr	r2, [pc, #216]	; (800576c <HAL_DMA_Init+0x438>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d013      	beq.n	80056be <HAL_DMA_Init+0x38a>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a35      	ldr	r2, [pc, #212]	; (8005770 <HAL_DMA_Init+0x43c>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d00e      	beq.n	80056be <HAL_DMA_Init+0x38a>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a33      	ldr	r2, [pc, #204]	; (8005774 <HAL_DMA_Init+0x440>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d009      	beq.n	80056be <HAL_DMA_Init+0x38a>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a32      	ldr	r2, [pc, #200]	; (8005778 <HAL_DMA_Init+0x444>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d004      	beq.n	80056be <HAL_DMA_Init+0x38a>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a30      	ldr	r2, [pc, #192]	; (800577c <HAL_DMA_Init+0x448>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d101      	bne.n	80056c2 <HAL_DMA_Init+0x38e>
 80056be:	2301      	movs	r3, #1
 80056c0:	e000      	b.n	80056c4 <HAL_DMA_Init+0x390>
 80056c2:	2300      	movs	r3, #0
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	f000 8097 	beq.w	80057f8 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a24      	ldr	r2, [pc, #144]	; (8005760 <HAL_DMA_Init+0x42c>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d021      	beq.n	8005718 <HAL_DMA_Init+0x3e4>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a22      	ldr	r2, [pc, #136]	; (8005764 <HAL_DMA_Init+0x430>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d01c      	beq.n	8005718 <HAL_DMA_Init+0x3e4>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a21      	ldr	r2, [pc, #132]	; (8005768 <HAL_DMA_Init+0x434>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d017      	beq.n	8005718 <HAL_DMA_Init+0x3e4>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a1f      	ldr	r2, [pc, #124]	; (800576c <HAL_DMA_Init+0x438>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d012      	beq.n	8005718 <HAL_DMA_Init+0x3e4>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a1e      	ldr	r2, [pc, #120]	; (8005770 <HAL_DMA_Init+0x43c>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d00d      	beq.n	8005718 <HAL_DMA_Init+0x3e4>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a1c      	ldr	r2, [pc, #112]	; (8005774 <HAL_DMA_Init+0x440>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d008      	beq.n	8005718 <HAL_DMA_Init+0x3e4>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a1b      	ldr	r2, [pc, #108]	; (8005778 <HAL_DMA_Init+0x444>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d003      	beq.n	8005718 <HAL_DMA_Init+0x3e4>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a19      	ldr	r2, [pc, #100]	; (800577c <HAL_DMA_Init+0x448>)
 8005716:	4293      	cmp	r3, r2
 8005718:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2202      	movs	r2, #2
 800571e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2200      	movs	r2, #0
 8005726:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8005732:	697a      	ldr	r2, [r7, #20]
 8005734:	4b12      	ldr	r3, [pc, #72]	; (8005780 <HAL_DMA_Init+0x44c>)
 8005736:	4013      	ands	r3, r2
 8005738:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	2b40      	cmp	r3, #64	; 0x40
 8005740:	d020      	beq.n	8005784 <HAL_DMA_Init+0x450>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	2b80      	cmp	r3, #128	; 0x80
 8005748:	d102      	bne.n	8005750 <HAL_DMA_Init+0x41c>
 800574a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800574e:	e01a      	b.n	8005786 <HAL_DMA_Init+0x452>
 8005750:	2300      	movs	r3, #0
 8005752:	e018      	b.n	8005786 <HAL_DMA_Init+0x452>
 8005754:	fe10803f 	.word	0xfe10803f
 8005758:	5c001000 	.word	0x5c001000
 800575c:	ffff0000 	.word	0xffff0000
 8005760:	58025408 	.word	0x58025408
 8005764:	5802541c 	.word	0x5802541c
 8005768:	58025430 	.word	0x58025430
 800576c:	58025444 	.word	0x58025444
 8005770:	58025458 	.word	0x58025458
 8005774:	5802546c 	.word	0x5802546c
 8005778:	58025480 	.word	0x58025480
 800577c:	58025494 	.word	0x58025494
 8005780:	fffe000f 	.word	0xfffe000f
 8005784:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005786:	687a      	ldr	r2, [r7, #4]
 8005788:	68d2      	ldr	r2, [r2, #12]
 800578a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800578c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	691b      	ldr	r3, [r3, #16]
 8005792:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005794:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	695b      	ldr	r3, [r3, #20]
 800579a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800579c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	699b      	ldr	r3, [r3, #24]
 80057a2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80057a4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	69db      	ldr	r3, [r3, #28]
 80057aa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80057ac:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6a1b      	ldr	r3, [r3, #32]
 80057b2:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80057b4:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80057b6:	697a      	ldr	r2, [r7, #20]
 80057b8:	4313      	orrs	r3, r2
 80057ba:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	697a      	ldr	r2, [r7, #20]
 80057c2:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	461a      	mov	r2, r3
 80057ca:	4b6e      	ldr	r3, [pc, #440]	; (8005984 <HAL_DMA_Init+0x650>)
 80057cc:	4413      	add	r3, r2
 80057ce:	4a6e      	ldr	r2, [pc, #440]	; (8005988 <HAL_DMA_Init+0x654>)
 80057d0:	fba2 2303 	umull	r2, r3, r2, r3
 80057d4:	091b      	lsrs	r3, r3, #4
 80057d6:	009a      	lsls	r2, r3, #2
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80057dc:	6878      	ldr	r0, [r7, #4]
 80057de:	f002 f9a9 	bl	8007b34 <DMA_CalcBaseAndBitshift>
 80057e2:	4603      	mov	r3, r0
 80057e4:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057ea:	f003 031f 	and.w	r3, r3, #31
 80057ee:	2201      	movs	r2, #1
 80057f0:	409a      	lsls	r2, r3
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	605a      	str	r2, [r3, #4]
 80057f6:	e008      	b.n	800580a <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2240      	movs	r2, #64	; 0x40
 80057fc:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2203      	movs	r2, #3
 8005802:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	e0b7      	b.n	800597a <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a5f      	ldr	r2, [pc, #380]	; (800598c <HAL_DMA_Init+0x658>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d072      	beq.n	80058fa <HAL_DMA_Init+0x5c6>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a5d      	ldr	r2, [pc, #372]	; (8005990 <HAL_DMA_Init+0x65c>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d06d      	beq.n	80058fa <HAL_DMA_Init+0x5c6>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a5c      	ldr	r2, [pc, #368]	; (8005994 <HAL_DMA_Init+0x660>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d068      	beq.n	80058fa <HAL_DMA_Init+0x5c6>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a5a      	ldr	r2, [pc, #360]	; (8005998 <HAL_DMA_Init+0x664>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d063      	beq.n	80058fa <HAL_DMA_Init+0x5c6>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a59      	ldr	r2, [pc, #356]	; (800599c <HAL_DMA_Init+0x668>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d05e      	beq.n	80058fa <HAL_DMA_Init+0x5c6>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a57      	ldr	r2, [pc, #348]	; (80059a0 <HAL_DMA_Init+0x66c>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d059      	beq.n	80058fa <HAL_DMA_Init+0x5c6>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a56      	ldr	r2, [pc, #344]	; (80059a4 <HAL_DMA_Init+0x670>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d054      	beq.n	80058fa <HAL_DMA_Init+0x5c6>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a54      	ldr	r2, [pc, #336]	; (80059a8 <HAL_DMA_Init+0x674>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d04f      	beq.n	80058fa <HAL_DMA_Init+0x5c6>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a53      	ldr	r2, [pc, #332]	; (80059ac <HAL_DMA_Init+0x678>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d04a      	beq.n	80058fa <HAL_DMA_Init+0x5c6>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a51      	ldr	r2, [pc, #324]	; (80059b0 <HAL_DMA_Init+0x67c>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d045      	beq.n	80058fa <HAL_DMA_Init+0x5c6>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4a50      	ldr	r2, [pc, #320]	; (80059b4 <HAL_DMA_Init+0x680>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d040      	beq.n	80058fa <HAL_DMA_Init+0x5c6>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a4e      	ldr	r2, [pc, #312]	; (80059b8 <HAL_DMA_Init+0x684>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d03b      	beq.n	80058fa <HAL_DMA_Init+0x5c6>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a4d      	ldr	r2, [pc, #308]	; (80059bc <HAL_DMA_Init+0x688>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d036      	beq.n	80058fa <HAL_DMA_Init+0x5c6>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a4b      	ldr	r2, [pc, #300]	; (80059c0 <HAL_DMA_Init+0x68c>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d031      	beq.n	80058fa <HAL_DMA_Init+0x5c6>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a4a      	ldr	r2, [pc, #296]	; (80059c4 <HAL_DMA_Init+0x690>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d02c      	beq.n	80058fa <HAL_DMA_Init+0x5c6>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a48      	ldr	r2, [pc, #288]	; (80059c8 <HAL_DMA_Init+0x694>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d027      	beq.n	80058fa <HAL_DMA_Init+0x5c6>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a47      	ldr	r2, [pc, #284]	; (80059cc <HAL_DMA_Init+0x698>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d022      	beq.n	80058fa <HAL_DMA_Init+0x5c6>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a45      	ldr	r2, [pc, #276]	; (80059d0 <HAL_DMA_Init+0x69c>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d01d      	beq.n	80058fa <HAL_DMA_Init+0x5c6>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a44      	ldr	r2, [pc, #272]	; (80059d4 <HAL_DMA_Init+0x6a0>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d018      	beq.n	80058fa <HAL_DMA_Init+0x5c6>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a42      	ldr	r2, [pc, #264]	; (80059d8 <HAL_DMA_Init+0x6a4>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d013      	beq.n	80058fa <HAL_DMA_Init+0x5c6>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	4a41      	ldr	r2, [pc, #260]	; (80059dc <HAL_DMA_Init+0x6a8>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d00e      	beq.n	80058fa <HAL_DMA_Init+0x5c6>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4a3f      	ldr	r2, [pc, #252]	; (80059e0 <HAL_DMA_Init+0x6ac>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d009      	beq.n	80058fa <HAL_DMA_Init+0x5c6>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4a3e      	ldr	r2, [pc, #248]	; (80059e4 <HAL_DMA_Init+0x6b0>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d004      	beq.n	80058fa <HAL_DMA_Init+0x5c6>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a3c      	ldr	r2, [pc, #240]	; (80059e8 <HAL_DMA_Init+0x6b4>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d101      	bne.n	80058fe <HAL_DMA_Init+0x5ca>
 80058fa:	2301      	movs	r3, #1
 80058fc:	e000      	b.n	8005900 <HAL_DMA_Init+0x5cc>
 80058fe:	2300      	movs	r3, #0
 8005900:	2b00      	cmp	r3, #0
 8005902:	d032      	beq.n	800596a <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f002 fa43 	bl	8007d90 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	2b80      	cmp	r3, #128	; 0x80
 8005910:	d102      	bne.n	8005918 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2200      	movs	r2, #0
 8005916:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	685a      	ldr	r2, [r3, #4]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005920:	b2d2      	uxtb	r2, r2
 8005922:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005928:	687a      	ldr	r2, [r7, #4]
 800592a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800592c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d010      	beq.n	8005958 <HAL_DMA_Init+0x624>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	2b08      	cmp	r3, #8
 800593c:	d80c      	bhi.n	8005958 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f002 fac0 	bl	8007ec4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005948:	2200      	movs	r2, #0
 800594a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005954:	605a      	str	r2, [r3, #4]
 8005956:	e008      	b.n	800596a <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2200      	movs	r2, #0
 800595c:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2200      	movs	r2, #0
 8005962:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2200      	movs	r2, #0
 8005968:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2200      	movs	r2, #0
 800596e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005978:	2300      	movs	r3, #0
}
 800597a:	4618      	mov	r0, r3
 800597c:	3718      	adds	r7, #24
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}
 8005982:	bf00      	nop
 8005984:	a7fdabf8 	.word	0xa7fdabf8
 8005988:	cccccccd 	.word	0xcccccccd
 800598c:	40020010 	.word	0x40020010
 8005990:	40020028 	.word	0x40020028
 8005994:	40020040 	.word	0x40020040
 8005998:	40020058 	.word	0x40020058
 800599c:	40020070 	.word	0x40020070
 80059a0:	40020088 	.word	0x40020088
 80059a4:	400200a0 	.word	0x400200a0
 80059a8:	400200b8 	.word	0x400200b8
 80059ac:	40020410 	.word	0x40020410
 80059b0:	40020428 	.word	0x40020428
 80059b4:	40020440 	.word	0x40020440
 80059b8:	40020458 	.word	0x40020458
 80059bc:	40020470 	.word	0x40020470
 80059c0:	40020488 	.word	0x40020488
 80059c4:	400204a0 	.word	0x400204a0
 80059c8:	400204b8 	.word	0x400204b8
 80059cc:	58025408 	.word	0x58025408
 80059d0:	5802541c 	.word	0x5802541c
 80059d4:	58025430 	.word	0x58025430
 80059d8:	58025444 	.word	0x58025444
 80059dc:	58025458 	.word	0x58025458
 80059e0:	5802546c 	.word	0x5802546c
 80059e4:	58025480 	.word	0x58025480
 80059e8:	58025494 	.word	0x58025494

080059ec <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b086      	sub	sp, #24
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	60f8      	str	r0, [r7, #12]
 80059f4:	60b9      	str	r1, [r7, #8]
 80059f6:	607a      	str	r2, [r7, #4]
 80059f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80059fa:	2300      	movs	r3, #0
 80059fc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d101      	bne.n	8005a08 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8005a04:	2301      	movs	r3, #1
 8005a06:	e226      	b.n	8005e56 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d101      	bne.n	8005a16 <HAL_DMA_Start_IT+0x2a>
 8005a12:	2302      	movs	r3, #2
 8005a14:	e21f      	b.n	8005e56 <HAL_DMA_Start_IT+0x46a>
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	2201      	movs	r2, #1
 8005a1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a24:	b2db      	uxtb	r3, r3
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	f040 820a 	bne.w	8005e40 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2202      	movs	r2, #2
 8005a30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2200      	movs	r2, #0
 8005a38:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a68      	ldr	r2, [pc, #416]	; (8005be0 <HAL_DMA_Start_IT+0x1f4>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d04a      	beq.n	8005ada <HAL_DMA_Start_IT+0xee>
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4a66      	ldr	r2, [pc, #408]	; (8005be4 <HAL_DMA_Start_IT+0x1f8>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d045      	beq.n	8005ada <HAL_DMA_Start_IT+0xee>
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a65      	ldr	r2, [pc, #404]	; (8005be8 <HAL_DMA_Start_IT+0x1fc>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d040      	beq.n	8005ada <HAL_DMA_Start_IT+0xee>
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a63      	ldr	r2, [pc, #396]	; (8005bec <HAL_DMA_Start_IT+0x200>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d03b      	beq.n	8005ada <HAL_DMA_Start_IT+0xee>
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a62      	ldr	r2, [pc, #392]	; (8005bf0 <HAL_DMA_Start_IT+0x204>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d036      	beq.n	8005ada <HAL_DMA_Start_IT+0xee>
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a60      	ldr	r2, [pc, #384]	; (8005bf4 <HAL_DMA_Start_IT+0x208>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d031      	beq.n	8005ada <HAL_DMA_Start_IT+0xee>
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a5f      	ldr	r2, [pc, #380]	; (8005bf8 <HAL_DMA_Start_IT+0x20c>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d02c      	beq.n	8005ada <HAL_DMA_Start_IT+0xee>
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a5d      	ldr	r2, [pc, #372]	; (8005bfc <HAL_DMA_Start_IT+0x210>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d027      	beq.n	8005ada <HAL_DMA_Start_IT+0xee>
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a5c      	ldr	r2, [pc, #368]	; (8005c00 <HAL_DMA_Start_IT+0x214>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d022      	beq.n	8005ada <HAL_DMA_Start_IT+0xee>
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a5a      	ldr	r2, [pc, #360]	; (8005c04 <HAL_DMA_Start_IT+0x218>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d01d      	beq.n	8005ada <HAL_DMA_Start_IT+0xee>
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4a59      	ldr	r2, [pc, #356]	; (8005c08 <HAL_DMA_Start_IT+0x21c>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d018      	beq.n	8005ada <HAL_DMA_Start_IT+0xee>
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a57      	ldr	r2, [pc, #348]	; (8005c0c <HAL_DMA_Start_IT+0x220>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d013      	beq.n	8005ada <HAL_DMA_Start_IT+0xee>
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a56      	ldr	r2, [pc, #344]	; (8005c10 <HAL_DMA_Start_IT+0x224>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d00e      	beq.n	8005ada <HAL_DMA_Start_IT+0xee>
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a54      	ldr	r2, [pc, #336]	; (8005c14 <HAL_DMA_Start_IT+0x228>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d009      	beq.n	8005ada <HAL_DMA_Start_IT+0xee>
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a53      	ldr	r2, [pc, #332]	; (8005c18 <HAL_DMA_Start_IT+0x22c>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d004      	beq.n	8005ada <HAL_DMA_Start_IT+0xee>
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a51      	ldr	r2, [pc, #324]	; (8005c1c <HAL_DMA_Start_IT+0x230>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d108      	bne.n	8005aec <HAL_DMA_Start_IT+0x100>
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f022 0201 	bic.w	r2, r2, #1
 8005ae8:	601a      	str	r2, [r3, #0]
 8005aea:	e007      	b.n	8005afc <HAL_DMA_Start_IT+0x110>
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f022 0201 	bic.w	r2, r2, #1
 8005afa:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	687a      	ldr	r2, [r7, #4]
 8005b00:	68b9      	ldr	r1, [r7, #8]
 8005b02:	68f8      	ldr	r0, [r7, #12]
 8005b04:	f001 fe6a 	bl	80077dc <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a34      	ldr	r2, [pc, #208]	; (8005be0 <HAL_DMA_Start_IT+0x1f4>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d04a      	beq.n	8005ba8 <HAL_DMA_Start_IT+0x1bc>
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a33      	ldr	r2, [pc, #204]	; (8005be4 <HAL_DMA_Start_IT+0x1f8>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d045      	beq.n	8005ba8 <HAL_DMA_Start_IT+0x1bc>
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a31      	ldr	r2, [pc, #196]	; (8005be8 <HAL_DMA_Start_IT+0x1fc>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d040      	beq.n	8005ba8 <HAL_DMA_Start_IT+0x1bc>
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a30      	ldr	r2, [pc, #192]	; (8005bec <HAL_DMA_Start_IT+0x200>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d03b      	beq.n	8005ba8 <HAL_DMA_Start_IT+0x1bc>
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a2e      	ldr	r2, [pc, #184]	; (8005bf0 <HAL_DMA_Start_IT+0x204>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d036      	beq.n	8005ba8 <HAL_DMA_Start_IT+0x1bc>
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a2d      	ldr	r2, [pc, #180]	; (8005bf4 <HAL_DMA_Start_IT+0x208>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d031      	beq.n	8005ba8 <HAL_DMA_Start_IT+0x1bc>
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a2b      	ldr	r2, [pc, #172]	; (8005bf8 <HAL_DMA_Start_IT+0x20c>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d02c      	beq.n	8005ba8 <HAL_DMA_Start_IT+0x1bc>
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a2a      	ldr	r2, [pc, #168]	; (8005bfc <HAL_DMA_Start_IT+0x210>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d027      	beq.n	8005ba8 <HAL_DMA_Start_IT+0x1bc>
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a28      	ldr	r2, [pc, #160]	; (8005c00 <HAL_DMA_Start_IT+0x214>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d022      	beq.n	8005ba8 <HAL_DMA_Start_IT+0x1bc>
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a27      	ldr	r2, [pc, #156]	; (8005c04 <HAL_DMA_Start_IT+0x218>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d01d      	beq.n	8005ba8 <HAL_DMA_Start_IT+0x1bc>
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a25      	ldr	r2, [pc, #148]	; (8005c08 <HAL_DMA_Start_IT+0x21c>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d018      	beq.n	8005ba8 <HAL_DMA_Start_IT+0x1bc>
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a24      	ldr	r2, [pc, #144]	; (8005c0c <HAL_DMA_Start_IT+0x220>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d013      	beq.n	8005ba8 <HAL_DMA_Start_IT+0x1bc>
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a22      	ldr	r2, [pc, #136]	; (8005c10 <HAL_DMA_Start_IT+0x224>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d00e      	beq.n	8005ba8 <HAL_DMA_Start_IT+0x1bc>
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a21      	ldr	r2, [pc, #132]	; (8005c14 <HAL_DMA_Start_IT+0x228>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d009      	beq.n	8005ba8 <HAL_DMA_Start_IT+0x1bc>
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a1f      	ldr	r2, [pc, #124]	; (8005c18 <HAL_DMA_Start_IT+0x22c>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d004      	beq.n	8005ba8 <HAL_DMA_Start_IT+0x1bc>
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a1e      	ldr	r2, [pc, #120]	; (8005c1c <HAL_DMA_Start_IT+0x230>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d101      	bne.n	8005bac <HAL_DMA_Start_IT+0x1c0>
 8005ba8:	2301      	movs	r3, #1
 8005baa:	e000      	b.n	8005bae <HAL_DMA_Start_IT+0x1c2>
 8005bac:	2300      	movs	r3, #0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d036      	beq.n	8005c20 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f023 021e 	bic.w	r2, r3, #30
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f042 0216 	orr.w	r2, r2, #22
 8005bc4:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d03e      	beq.n	8005c4c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	681a      	ldr	r2, [r3, #0]
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f042 0208 	orr.w	r2, r2, #8
 8005bdc:	601a      	str	r2, [r3, #0]
 8005bde:	e035      	b.n	8005c4c <HAL_DMA_Start_IT+0x260>
 8005be0:	40020010 	.word	0x40020010
 8005be4:	40020028 	.word	0x40020028
 8005be8:	40020040 	.word	0x40020040
 8005bec:	40020058 	.word	0x40020058
 8005bf0:	40020070 	.word	0x40020070
 8005bf4:	40020088 	.word	0x40020088
 8005bf8:	400200a0 	.word	0x400200a0
 8005bfc:	400200b8 	.word	0x400200b8
 8005c00:	40020410 	.word	0x40020410
 8005c04:	40020428 	.word	0x40020428
 8005c08:	40020440 	.word	0x40020440
 8005c0c:	40020458 	.word	0x40020458
 8005c10:	40020470 	.word	0x40020470
 8005c14:	40020488 	.word	0x40020488
 8005c18:	400204a0 	.word	0x400204a0
 8005c1c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f023 020e 	bic.w	r2, r3, #14
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f042 020a 	orr.w	r2, r2, #10
 8005c32:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d007      	beq.n	8005c4c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	681a      	ldr	r2, [r3, #0]
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f042 0204 	orr.w	r2, r2, #4
 8005c4a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a83      	ldr	r2, [pc, #524]	; (8005e60 <HAL_DMA_Start_IT+0x474>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d072      	beq.n	8005d3c <HAL_DMA_Start_IT+0x350>
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a82      	ldr	r2, [pc, #520]	; (8005e64 <HAL_DMA_Start_IT+0x478>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d06d      	beq.n	8005d3c <HAL_DMA_Start_IT+0x350>
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a80      	ldr	r2, [pc, #512]	; (8005e68 <HAL_DMA_Start_IT+0x47c>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d068      	beq.n	8005d3c <HAL_DMA_Start_IT+0x350>
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a7f      	ldr	r2, [pc, #508]	; (8005e6c <HAL_DMA_Start_IT+0x480>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d063      	beq.n	8005d3c <HAL_DMA_Start_IT+0x350>
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a7d      	ldr	r2, [pc, #500]	; (8005e70 <HAL_DMA_Start_IT+0x484>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d05e      	beq.n	8005d3c <HAL_DMA_Start_IT+0x350>
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a7c      	ldr	r2, [pc, #496]	; (8005e74 <HAL_DMA_Start_IT+0x488>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d059      	beq.n	8005d3c <HAL_DMA_Start_IT+0x350>
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a7a      	ldr	r2, [pc, #488]	; (8005e78 <HAL_DMA_Start_IT+0x48c>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d054      	beq.n	8005d3c <HAL_DMA_Start_IT+0x350>
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a79      	ldr	r2, [pc, #484]	; (8005e7c <HAL_DMA_Start_IT+0x490>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d04f      	beq.n	8005d3c <HAL_DMA_Start_IT+0x350>
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a77      	ldr	r2, [pc, #476]	; (8005e80 <HAL_DMA_Start_IT+0x494>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d04a      	beq.n	8005d3c <HAL_DMA_Start_IT+0x350>
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a76      	ldr	r2, [pc, #472]	; (8005e84 <HAL_DMA_Start_IT+0x498>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d045      	beq.n	8005d3c <HAL_DMA_Start_IT+0x350>
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a74      	ldr	r2, [pc, #464]	; (8005e88 <HAL_DMA_Start_IT+0x49c>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d040      	beq.n	8005d3c <HAL_DMA_Start_IT+0x350>
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a73      	ldr	r2, [pc, #460]	; (8005e8c <HAL_DMA_Start_IT+0x4a0>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d03b      	beq.n	8005d3c <HAL_DMA_Start_IT+0x350>
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a71      	ldr	r2, [pc, #452]	; (8005e90 <HAL_DMA_Start_IT+0x4a4>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d036      	beq.n	8005d3c <HAL_DMA_Start_IT+0x350>
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a70      	ldr	r2, [pc, #448]	; (8005e94 <HAL_DMA_Start_IT+0x4a8>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d031      	beq.n	8005d3c <HAL_DMA_Start_IT+0x350>
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a6e      	ldr	r2, [pc, #440]	; (8005e98 <HAL_DMA_Start_IT+0x4ac>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d02c      	beq.n	8005d3c <HAL_DMA_Start_IT+0x350>
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4a6d      	ldr	r2, [pc, #436]	; (8005e9c <HAL_DMA_Start_IT+0x4b0>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d027      	beq.n	8005d3c <HAL_DMA_Start_IT+0x350>
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4a6b      	ldr	r2, [pc, #428]	; (8005ea0 <HAL_DMA_Start_IT+0x4b4>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d022      	beq.n	8005d3c <HAL_DMA_Start_IT+0x350>
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a6a      	ldr	r2, [pc, #424]	; (8005ea4 <HAL_DMA_Start_IT+0x4b8>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d01d      	beq.n	8005d3c <HAL_DMA_Start_IT+0x350>
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4a68      	ldr	r2, [pc, #416]	; (8005ea8 <HAL_DMA_Start_IT+0x4bc>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d018      	beq.n	8005d3c <HAL_DMA_Start_IT+0x350>
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a67      	ldr	r2, [pc, #412]	; (8005eac <HAL_DMA_Start_IT+0x4c0>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d013      	beq.n	8005d3c <HAL_DMA_Start_IT+0x350>
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a65      	ldr	r2, [pc, #404]	; (8005eb0 <HAL_DMA_Start_IT+0x4c4>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d00e      	beq.n	8005d3c <HAL_DMA_Start_IT+0x350>
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4a64      	ldr	r2, [pc, #400]	; (8005eb4 <HAL_DMA_Start_IT+0x4c8>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d009      	beq.n	8005d3c <HAL_DMA_Start_IT+0x350>
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a62      	ldr	r2, [pc, #392]	; (8005eb8 <HAL_DMA_Start_IT+0x4cc>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d004      	beq.n	8005d3c <HAL_DMA_Start_IT+0x350>
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a61      	ldr	r2, [pc, #388]	; (8005ebc <HAL_DMA_Start_IT+0x4d0>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d101      	bne.n	8005d40 <HAL_DMA_Start_IT+0x354>
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	e000      	b.n	8005d42 <HAL_DMA_Start_IT+0x356>
 8005d40:	2300      	movs	r3, #0
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d01a      	beq.n	8005d7c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d007      	beq.n	8005d64 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d62:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d007      	beq.n	8005d7c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d76:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d7a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a37      	ldr	r2, [pc, #220]	; (8005e60 <HAL_DMA_Start_IT+0x474>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d04a      	beq.n	8005e1c <HAL_DMA_Start_IT+0x430>
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4a36      	ldr	r2, [pc, #216]	; (8005e64 <HAL_DMA_Start_IT+0x478>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d045      	beq.n	8005e1c <HAL_DMA_Start_IT+0x430>
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4a34      	ldr	r2, [pc, #208]	; (8005e68 <HAL_DMA_Start_IT+0x47c>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d040      	beq.n	8005e1c <HAL_DMA_Start_IT+0x430>
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a33      	ldr	r2, [pc, #204]	; (8005e6c <HAL_DMA_Start_IT+0x480>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d03b      	beq.n	8005e1c <HAL_DMA_Start_IT+0x430>
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a31      	ldr	r2, [pc, #196]	; (8005e70 <HAL_DMA_Start_IT+0x484>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d036      	beq.n	8005e1c <HAL_DMA_Start_IT+0x430>
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	4a30      	ldr	r2, [pc, #192]	; (8005e74 <HAL_DMA_Start_IT+0x488>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d031      	beq.n	8005e1c <HAL_DMA_Start_IT+0x430>
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a2e      	ldr	r2, [pc, #184]	; (8005e78 <HAL_DMA_Start_IT+0x48c>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d02c      	beq.n	8005e1c <HAL_DMA_Start_IT+0x430>
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	4a2d      	ldr	r2, [pc, #180]	; (8005e7c <HAL_DMA_Start_IT+0x490>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d027      	beq.n	8005e1c <HAL_DMA_Start_IT+0x430>
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a2b      	ldr	r2, [pc, #172]	; (8005e80 <HAL_DMA_Start_IT+0x494>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d022      	beq.n	8005e1c <HAL_DMA_Start_IT+0x430>
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4a2a      	ldr	r2, [pc, #168]	; (8005e84 <HAL_DMA_Start_IT+0x498>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d01d      	beq.n	8005e1c <HAL_DMA_Start_IT+0x430>
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4a28      	ldr	r2, [pc, #160]	; (8005e88 <HAL_DMA_Start_IT+0x49c>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d018      	beq.n	8005e1c <HAL_DMA_Start_IT+0x430>
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a27      	ldr	r2, [pc, #156]	; (8005e8c <HAL_DMA_Start_IT+0x4a0>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d013      	beq.n	8005e1c <HAL_DMA_Start_IT+0x430>
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4a25      	ldr	r2, [pc, #148]	; (8005e90 <HAL_DMA_Start_IT+0x4a4>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d00e      	beq.n	8005e1c <HAL_DMA_Start_IT+0x430>
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	4a24      	ldr	r2, [pc, #144]	; (8005e94 <HAL_DMA_Start_IT+0x4a8>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d009      	beq.n	8005e1c <HAL_DMA_Start_IT+0x430>
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4a22      	ldr	r2, [pc, #136]	; (8005e98 <HAL_DMA_Start_IT+0x4ac>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d004      	beq.n	8005e1c <HAL_DMA_Start_IT+0x430>
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4a21      	ldr	r2, [pc, #132]	; (8005e9c <HAL_DMA_Start_IT+0x4b0>)
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d108      	bne.n	8005e2e <HAL_DMA_Start_IT+0x442>
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	681a      	ldr	r2, [r3, #0]
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f042 0201 	orr.w	r2, r2, #1
 8005e2a:	601a      	str	r2, [r3, #0]
 8005e2c:	e012      	b.n	8005e54 <HAL_DMA_Start_IT+0x468>
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f042 0201 	orr.w	r2, r2, #1
 8005e3c:	601a      	str	r2, [r3, #0]
 8005e3e:	e009      	b.n	8005e54 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005e46:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005e54:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	3718      	adds	r7, #24
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
 8005e5e:	bf00      	nop
 8005e60:	40020010 	.word	0x40020010
 8005e64:	40020028 	.word	0x40020028
 8005e68:	40020040 	.word	0x40020040
 8005e6c:	40020058 	.word	0x40020058
 8005e70:	40020070 	.word	0x40020070
 8005e74:	40020088 	.word	0x40020088
 8005e78:	400200a0 	.word	0x400200a0
 8005e7c:	400200b8 	.word	0x400200b8
 8005e80:	40020410 	.word	0x40020410
 8005e84:	40020428 	.word	0x40020428
 8005e88:	40020440 	.word	0x40020440
 8005e8c:	40020458 	.word	0x40020458
 8005e90:	40020470 	.word	0x40020470
 8005e94:	40020488 	.word	0x40020488
 8005e98:	400204a0 	.word	0x400204a0
 8005e9c:	400204b8 	.word	0x400204b8
 8005ea0:	58025408 	.word	0x58025408
 8005ea4:	5802541c 	.word	0x5802541c
 8005ea8:	58025430 	.word	0x58025430
 8005eac:	58025444 	.word	0x58025444
 8005eb0:	58025458 	.word	0x58025458
 8005eb4:	5802546c 	.word	0x5802546c
 8005eb8:	58025480 	.word	0x58025480
 8005ebc:	58025494 	.word	0x58025494

08005ec0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b086      	sub	sp, #24
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8005ec8:	f7fd f90c 	bl	80030e4 <HAL_GetTick>
 8005ecc:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d101      	bne.n	8005ed8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	e2dc      	b.n	8006492 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ede:	b2db      	uxtb	r3, r3
 8005ee0:	2b02      	cmp	r3, #2
 8005ee2:	d008      	beq.n	8005ef6 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2280      	movs	r2, #128	; 0x80
 8005ee8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2200      	movs	r2, #0
 8005eee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e2cd      	b.n	8006492 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4a76      	ldr	r2, [pc, #472]	; (80060d4 <HAL_DMA_Abort+0x214>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d04a      	beq.n	8005f96 <HAL_DMA_Abort+0xd6>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a74      	ldr	r2, [pc, #464]	; (80060d8 <HAL_DMA_Abort+0x218>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d045      	beq.n	8005f96 <HAL_DMA_Abort+0xd6>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a73      	ldr	r2, [pc, #460]	; (80060dc <HAL_DMA_Abort+0x21c>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d040      	beq.n	8005f96 <HAL_DMA_Abort+0xd6>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a71      	ldr	r2, [pc, #452]	; (80060e0 <HAL_DMA_Abort+0x220>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d03b      	beq.n	8005f96 <HAL_DMA_Abort+0xd6>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4a70      	ldr	r2, [pc, #448]	; (80060e4 <HAL_DMA_Abort+0x224>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d036      	beq.n	8005f96 <HAL_DMA_Abort+0xd6>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a6e      	ldr	r2, [pc, #440]	; (80060e8 <HAL_DMA_Abort+0x228>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d031      	beq.n	8005f96 <HAL_DMA_Abort+0xd6>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a6d      	ldr	r2, [pc, #436]	; (80060ec <HAL_DMA_Abort+0x22c>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d02c      	beq.n	8005f96 <HAL_DMA_Abort+0xd6>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a6b      	ldr	r2, [pc, #428]	; (80060f0 <HAL_DMA_Abort+0x230>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d027      	beq.n	8005f96 <HAL_DMA_Abort+0xd6>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4a6a      	ldr	r2, [pc, #424]	; (80060f4 <HAL_DMA_Abort+0x234>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d022      	beq.n	8005f96 <HAL_DMA_Abort+0xd6>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a68      	ldr	r2, [pc, #416]	; (80060f8 <HAL_DMA_Abort+0x238>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d01d      	beq.n	8005f96 <HAL_DMA_Abort+0xd6>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a67      	ldr	r2, [pc, #412]	; (80060fc <HAL_DMA_Abort+0x23c>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d018      	beq.n	8005f96 <HAL_DMA_Abort+0xd6>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a65      	ldr	r2, [pc, #404]	; (8006100 <HAL_DMA_Abort+0x240>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d013      	beq.n	8005f96 <HAL_DMA_Abort+0xd6>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a64      	ldr	r2, [pc, #400]	; (8006104 <HAL_DMA_Abort+0x244>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d00e      	beq.n	8005f96 <HAL_DMA_Abort+0xd6>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a62      	ldr	r2, [pc, #392]	; (8006108 <HAL_DMA_Abort+0x248>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d009      	beq.n	8005f96 <HAL_DMA_Abort+0xd6>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a61      	ldr	r2, [pc, #388]	; (800610c <HAL_DMA_Abort+0x24c>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d004      	beq.n	8005f96 <HAL_DMA_Abort+0xd6>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a5f      	ldr	r2, [pc, #380]	; (8006110 <HAL_DMA_Abort+0x250>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d101      	bne.n	8005f9a <HAL_DMA_Abort+0xda>
 8005f96:	2301      	movs	r3, #1
 8005f98:	e000      	b.n	8005f9c <HAL_DMA_Abort+0xdc>
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d013      	beq.n	8005fc8 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f022 021e 	bic.w	r2, r2, #30
 8005fae:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	695a      	ldr	r2, [r3, #20]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005fbe:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	617b      	str	r3, [r7, #20]
 8005fc6:	e00a      	b.n	8005fde <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	681a      	ldr	r2, [r3, #0]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f022 020e 	bic.w	r2, r2, #14
 8005fd6:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a3c      	ldr	r2, [pc, #240]	; (80060d4 <HAL_DMA_Abort+0x214>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d072      	beq.n	80060ce <HAL_DMA_Abort+0x20e>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a3a      	ldr	r2, [pc, #232]	; (80060d8 <HAL_DMA_Abort+0x218>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d06d      	beq.n	80060ce <HAL_DMA_Abort+0x20e>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a39      	ldr	r2, [pc, #228]	; (80060dc <HAL_DMA_Abort+0x21c>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d068      	beq.n	80060ce <HAL_DMA_Abort+0x20e>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a37      	ldr	r2, [pc, #220]	; (80060e0 <HAL_DMA_Abort+0x220>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d063      	beq.n	80060ce <HAL_DMA_Abort+0x20e>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a36      	ldr	r2, [pc, #216]	; (80060e4 <HAL_DMA_Abort+0x224>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d05e      	beq.n	80060ce <HAL_DMA_Abort+0x20e>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a34      	ldr	r2, [pc, #208]	; (80060e8 <HAL_DMA_Abort+0x228>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d059      	beq.n	80060ce <HAL_DMA_Abort+0x20e>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a33      	ldr	r2, [pc, #204]	; (80060ec <HAL_DMA_Abort+0x22c>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d054      	beq.n	80060ce <HAL_DMA_Abort+0x20e>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a31      	ldr	r2, [pc, #196]	; (80060f0 <HAL_DMA_Abort+0x230>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d04f      	beq.n	80060ce <HAL_DMA_Abort+0x20e>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a30      	ldr	r2, [pc, #192]	; (80060f4 <HAL_DMA_Abort+0x234>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d04a      	beq.n	80060ce <HAL_DMA_Abort+0x20e>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a2e      	ldr	r2, [pc, #184]	; (80060f8 <HAL_DMA_Abort+0x238>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d045      	beq.n	80060ce <HAL_DMA_Abort+0x20e>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a2d      	ldr	r2, [pc, #180]	; (80060fc <HAL_DMA_Abort+0x23c>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d040      	beq.n	80060ce <HAL_DMA_Abort+0x20e>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a2b      	ldr	r2, [pc, #172]	; (8006100 <HAL_DMA_Abort+0x240>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d03b      	beq.n	80060ce <HAL_DMA_Abort+0x20e>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4a2a      	ldr	r2, [pc, #168]	; (8006104 <HAL_DMA_Abort+0x244>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d036      	beq.n	80060ce <HAL_DMA_Abort+0x20e>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a28      	ldr	r2, [pc, #160]	; (8006108 <HAL_DMA_Abort+0x248>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d031      	beq.n	80060ce <HAL_DMA_Abort+0x20e>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4a27      	ldr	r2, [pc, #156]	; (800610c <HAL_DMA_Abort+0x24c>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d02c      	beq.n	80060ce <HAL_DMA_Abort+0x20e>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a25      	ldr	r2, [pc, #148]	; (8006110 <HAL_DMA_Abort+0x250>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d027      	beq.n	80060ce <HAL_DMA_Abort+0x20e>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4a24      	ldr	r2, [pc, #144]	; (8006114 <HAL_DMA_Abort+0x254>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d022      	beq.n	80060ce <HAL_DMA_Abort+0x20e>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a22      	ldr	r2, [pc, #136]	; (8006118 <HAL_DMA_Abort+0x258>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d01d      	beq.n	80060ce <HAL_DMA_Abort+0x20e>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a21      	ldr	r2, [pc, #132]	; (800611c <HAL_DMA_Abort+0x25c>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d018      	beq.n	80060ce <HAL_DMA_Abort+0x20e>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a1f      	ldr	r2, [pc, #124]	; (8006120 <HAL_DMA_Abort+0x260>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d013      	beq.n	80060ce <HAL_DMA_Abort+0x20e>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a1e      	ldr	r2, [pc, #120]	; (8006124 <HAL_DMA_Abort+0x264>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d00e      	beq.n	80060ce <HAL_DMA_Abort+0x20e>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a1c      	ldr	r2, [pc, #112]	; (8006128 <HAL_DMA_Abort+0x268>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d009      	beq.n	80060ce <HAL_DMA_Abort+0x20e>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4a1b      	ldr	r2, [pc, #108]	; (800612c <HAL_DMA_Abort+0x26c>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d004      	beq.n	80060ce <HAL_DMA_Abort+0x20e>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a19      	ldr	r2, [pc, #100]	; (8006130 <HAL_DMA_Abort+0x270>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d132      	bne.n	8006134 <HAL_DMA_Abort+0x274>
 80060ce:	2301      	movs	r3, #1
 80060d0:	e031      	b.n	8006136 <HAL_DMA_Abort+0x276>
 80060d2:	bf00      	nop
 80060d4:	40020010 	.word	0x40020010
 80060d8:	40020028 	.word	0x40020028
 80060dc:	40020040 	.word	0x40020040
 80060e0:	40020058 	.word	0x40020058
 80060e4:	40020070 	.word	0x40020070
 80060e8:	40020088 	.word	0x40020088
 80060ec:	400200a0 	.word	0x400200a0
 80060f0:	400200b8 	.word	0x400200b8
 80060f4:	40020410 	.word	0x40020410
 80060f8:	40020428 	.word	0x40020428
 80060fc:	40020440 	.word	0x40020440
 8006100:	40020458 	.word	0x40020458
 8006104:	40020470 	.word	0x40020470
 8006108:	40020488 	.word	0x40020488
 800610c:	400204a0 	.word	0x400204a0
 8006110:	400204b8 	.word	0x400204b8
 8006114:	58025408 	.word	0x58025408
 8006118:	5802541c 	.word	0x5802541c
 800611c:	58025430 	.word	0x58025430
 8006120:	58025444 	.word	0x58025444
 8006124:	58025458 	.word	0x58025458
 8006128:	5802546c 	.word	0x5802546c
 800612c:	58025480 	.word	0x58025480
 8006130:	58025494 	.word	0x58025494
 8006134:	2300      	movs	r3, #0
 8006136:	2b00      	cmp	r3, #0
 8006138:	d007      	beq.n	800614a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006144:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006148:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a6d      	ldr	r2, [pc, #436]	; (8006304 <HAL_DMA_Abort+0x444>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d04a      	beq.n	80061ea <HAL_DMA_Abort+0x32a>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4a6b      	ldr	r2, [pc, #428]	; (8006308 <HAL_DMA_Abort+0x448>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d045      	beq.n	80061ea <HAL_DMA_Abort+0x32a>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4a6a      	ldr	r2, [pc, #424]	; (800630c <HAL_DMA_Abort+0x44c>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d040      	beq.n	80061ea <HAL_DMA_Abort+0x32a>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a68      	ldr	r2, [pc, #416]	; (8006310 <HAL_DMA_Abort+0x450>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d03b      	beq.n	80061ea <HAL_DMA_Abort+0x32a>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a67      	ldr	r2, [pc, #412]	; (8006314 <HAL_DMA_Abort+0x454>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d036      	beq.n	80061ea <HAL_DMA_Abort+0x32a>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a65      	ldr	r2, [pc, #404]	; (8006318 <HAL_DMA_Abort+0x458>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d031      	beq.n	80061ea <HAL_DMA_Abort+0x32a>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4a64      	ldr	r2, [pc, #400]	; (800631c <HAL_DMA_Abort+0x45c>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d02c      	beq.n	80061ea <HAL_DMA_Abort+0x32a>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4a62      	ldr	r2, [pc, #392]	; (8006320 <HAL_DMA_Abort+0x460>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d027      	beq.n	80061ea <HAL_DMA_Abort+0x32a>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4a61      	ldr	r2, [pc, #388]	; (8006324 <HAL_DMA_Abort+0x464>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d022      	beq.n	80061ea <HAL_DMA_Abort+0x32a>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a5f      	ldr	r2, [pc, #380]	; (8006328 <HAL_DMA_Abort+0x468>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d01d      	beq.n	80061ea <HAL_DMA_Abort+0x32a>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a5e      	ldr	r2, [pc, #376]	; (800632c <HAL_DMA_Abort+0x46c>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d018      	beq.n	80061ea <HAL_DMA_Abort+0x32a>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a5c      	ldr	r2, [pc, #368]	; (8006330 <HAL_DMA_Abort+0x470>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d013      	beq.n	80061ea <HAL_DMA_Abort+0x32a>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4a5b      	ldr	r2, [pc, #364]	; (8006334 <HAL_DMA_Abort+0x474>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d00e      	beq.n	80061ea <HAL_DMA_Abort+0x32a>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a59      	ldr	r2, [pc, #356]	; (8006338 <HAL_DMA_Abort+0x478>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d009      	beq.n	80061ea <HAL_DMA_Abort+0x32a>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a58      	ldr	r2, [pc, #352]	; (800633c <HAL_DMA_Abort+0x47c>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d004      	beq.n	80061ea <HAL_DMA_Abort+0x32a>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4a56      	ldr	r2, [pc, #344]	; (8006340 <HAL_DMA_Abort+0x480>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d108      	bne.n	80061fc <HAL_DMA_Abort+0x33c>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f022 0201 	bic.w	r2, r2, #1
 80061f8:	601a      	str	r2, [r3, #0]
 80061fa:	e007      	b.n	800620c <HAL_DMA_Abort+0x34c>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f022 0201 	bic.w	r2, r2, #1
 800620a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800620c:	e013      	b.n	8006236 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800620e:	f7fc ff69 	bl	80030e4 <HAL_GetTick>
 8006212:	4602      	mov	r2, r0
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	1ad3      	subs	r3, r2, r3
 8006218:	2b05      	cmp	r3, #5
 800621a:	d90c      	bls.n	8006236 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2220      	movs	r2, #32
 8006220:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2203      	movs	r2, #3
 8006226:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2200      	movs	r2, #0
 800622e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8006232:	2301      	movs	r3, #1
 8006234:	e12d      	b.n	8006492 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f003 0301 	and.w	r3, r3, #1
 800623e:	2b00      	cmp	r3, #0
 8006240:	d1e5      	bne.n	800620e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a2f      	ldr	r2, [pc, #188]	; (8006304 <HAL_DMA_Abort+0x444>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d04a      	beq.n	80062e2 <HAL_DMA_Abort+0x422>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a2d      	ldr	r2, [pc, #180]	; (8006308 <HAL_DMA_Abort+0x448>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d045      	beq.n	80062e2 <HAL_DMA_Abort+0x422>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a2c      	ldr	r2, [pc, #176]	; (800630c <HAL_DMA_Abort+0x44c>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d040      	beq.n	80062e2 <HAL_DMA_Abort+0x422>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a2a      	ldr	r2, [pc, #168]	; (8006310 <HAL_DMA_Abort+0x450>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d03b      	beq.n	80062e2 <HAL_DMA_Abort+0x422>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a29      	ldr	r2, [pc, #164]	; (8006314 <HAL_DMA_Abort+0x454>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d036      	beq.n	80062e2 <HAL_DMA_Abort+0x422>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a27      	ldr	r2, [pc, #156]	; (8006318 <HAL_DMA_Abort+0x458>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d031      	beq.n	80062e2 <HAL_DMA_Abort+0x422>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a26      	ldr	r2, [pc, #152]	; (800631c <HAL_DMA_Abort+0x45c>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d02c      	beq.n	80062e2 <HAL_DMA_Abort+0x422>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a24      	ldr	r2, [pc, #144]	; (8006320 <HAL_DMA_Abort+0x460>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d027      	beq.n	80062e2 <HAL_DMA_Abort+0x422>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a23      	ldr	r2, [pc, #140]	; (8006324 <HAL_DMA_Abort+0x464>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d022      	beq.n	80062e2 <HAL_DMA_Abort+0x422>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a21      	ldr	r2, [pc, #132]	; (8006328 <HAL_DMA_Abort+0x468>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d01d      	beq.n	80062e2 <HAL_DMA_Abort+0x422>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a20      	ldr	r2, [pc, #128]	; (800632c <HAL_DMA_Abort+0x46c>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d018      	beq.n	80062e2 <HAL_DMA_Abort+0x422>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a1e      	ldr	r2, [pc, #120]	; (8006330 <HAL_DMA_Abort+0x470>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d013      	beq.n	80062e2 <HAL_DMA_Abort+0x422>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a1d      	ldr	r2, [pc, #116]	; (8006334 <HAL_DMA_Abort+0x474>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d00e      	beq.n	80062e2 <HAL_DMA_Abort+0x422>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a1b      	ldr	r2, [pc, #108]	; (8006338 <HAL_DMA_Abort+0x478>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d009      	beq.n	80062e2 <HAL_DMA_Abort+0x422>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a1a      	ldr	r2, [pc, #104]	; (800633c <HAL_DMA_Abort+0x47c>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d004      	beq.n	80062e2 <HAL_DMA_Abort+0x422>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a18      	ldr	r2, [pc, #96]	; (8006340 <HAL_DMA_Abort+0x480>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d101      	bne.n	80062e6 <HAL_DMA_Abort+0x426>
 80062e2:	2301      	movs	r3, #1
 80062e4:	e000      	b.n	80062e8 <HAL_DMA_Abort+0x428>
 80062e6:	2300      	movs	r3, #0
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d02b      	beq.n	8006344 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062f0:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062f6:	f003 031f 	and.w	r3, r3, #31
 80062fa:	223f      	movs	r2, #63	; 0x3f
 80062fc:	409a      	lsls	r2, r3
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	609a      	str	r2, [r3, #8]
 8006302:	e02a      	b.n	800635a <HAL_DMA_Abort+0x49a>
 8006304:	40020010 	.word	0x40020010
 8006308:	40020028 	.word	0x40020028
 800630c:	40020040 	.word	0x40020040
 8006310:	40020058 	.word	0x40020058
 8006314:	40020070 	.word	0x40020070
 8006318:	40020088 	.word	0x40020088
 800631c:	400200a0 	.word	0x400200a0
 8006320:	400200b8 	.word	0x400200b8
 8006324:	40020410 	.word	0x40020410
 8006328:	40020428 	.word	0x40020428
 800632c:	40020440 	.word	0x40020440
 8006330:	40020458 	.word	0x40020458
 8006334:	40020470 	.word	0x40020470
 8006338:	40020488 	.word	0x40020488
 800633c:	400204a0 	.word	0x400204a0
 8006340:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006348:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800634e:	f003 031f 	and.w	r3, r3, #31
 8006352:	2201      	movs	r2, #1
 8006354:	409a      	lsls	r2, r3
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a4f      	ldr	r2, [pc, #316]	; (800649c <HAL_DMA_Abort+0x5dc>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d072      	beq.n	800644a <HAL_DMA_Abort+0x58a>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a4d      	ldr	r2, [pc, #308]	; (80064a0 <HAL_DMA_Abort+0x5e0>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d06d      	beq.n	800644a <HAL_DMA_Abort+0x58a>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a4c      	ldr	r2, [pc, #304]	; (80064a4 <HAL_DMA_Abort+0x5e4>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d068      	beq.n	800644a <HAL_DMA_Abort+0x58a>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a4a      	ldr	r2, [pc, #296]	; (80064a8 <HAL_DMA_Abort+0x5e8>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d063      	beq.n	800644a <HAL_DMA_Abort+0x58a>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a49      	ldr	r2, [pc, #292]	; (80064ac <HAL_DMA_Abort+0x5ec>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d05e      	beq.n	800644a <HAL_DMA_Abort+0x58a>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a47      	ldr	r2, [pc, #284]	; (80064b0 <HAL_DMA_Abort+0x5f0>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d059      	beq.n	800644a <HAL_DMA_Abort+0x58a>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a46      	ldr	r2, [pc, #280]	; (80064b4 <HAL_DMA_Abort+0x5f4>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d054      	beq.n	800644a <HAL_DMA_Abort+0x58a>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a44      	ldr	r2, [pc, #272]	; (80064b8 <HAL_DMA_Abort+0x5f8>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d04f      	beq.n	800644a <HAL_DMA_Abort+0x58a>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a43      	ldr	r2, [pc, #268]	; (80064bc <HAL_DMA_Abort+0x5fc>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d04a      	beq.n	800644a <HAL_DMA_Abort+0x58a>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a41      	ldr	r2, [pc, #260]	; (80064c0 <HAL_DMA_Abort+0x600>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d045      	beq.n	800644a <HAL_DMA_Abort+0x58a>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a40      	ldr	r2, [pc, #256]	; (80064c4 <HAL_DMA_Abort+0x604>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d040      	beq.n	800644a <HAL_DMA_Abort+0x58a>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a3e      	ldr	r2, [pc, #248]	; (80064c8 <HAL_DMA_Abort+0x608>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d03b      	beq.n	800644a <HAL_DMA_Abort+0x58a>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a3d      	ldr	r2, [pc, #244]	; (80064cc <HAL_DMA_Abort+0x60c>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d036      	beq.n	800644a <HAL_DMA_Abort+0x58a>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a3b      	ldr	r2, [pc, #236]	; (80064d0 <HAL_DMA_Abort+0x610>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d031      	beq.n	800644a <HAL_DMA_Abort+0x58a>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a3a      	ldr	r2, [pc, #232]	; (80064d4 <HAL_DMA_Abort+0x614>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d02c      	beq.n	800644a <HAL_DMA_Abort+0x58a>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a38      	ldr	r2, [pc, #224]	; (80064d8 <HAL_DMA_Abort+0x618>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d027      	beq.n	800644a <HAL_DMA_Abort+0x58a>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a37      	ldr	r2, [pc, #220]	; (80064dc <HAL_DMA_Abort+0x61c>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d022      	beq.n	800644a <HAL_DMA_Abort+0x58a>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a35      	ldr	r2, [pc, #212]	; (80064e0 <HAL_DMA_Abort+0x620>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d01d      	beq.n	800644a <HAL_DMA_Abort+0x58a>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a34      	ldr	r2, [pc, #208]	; (80064e4 <HAL_DMA_Abort+0x624>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d018      	beq.n	800644a <HAL_DMA_Abort+0x58a>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a32      	ldr	r2, [pc, #200]	; (80064e8 <HAL_DMA_Abort+0x628>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d013      	beq.n	800644a <HAL_DMA_Abort+0x58a>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a31      	ldr	r2, [pc, #196]	; (80064ec <HAL_DMA_Abort+0x62c>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d00e      	beq.n	800644a <HAL_DMA_Abort+0x58a>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a2f      	ldr	r2, [pc, #188]	; (80064f0 <HAL_DMA_Abort+0x630>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d009      	beq.n	800644a <HAL_DMA_Abort+0x58a>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a2e      	ldr	r2, [pc, #184]	; (80064f4 <HAL_DMA_Abort+0x634>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d004      	beq.n	800644a <HAL_DMA_Abort+0x58a>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a2c      	ldr	r2, [pc, #176]	; (80064f8 <HAL_DMA_Abort+0x638>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d101      	bne.n	800644e <HAL_DMA_Abort+0x58e>
 800644a:	2301      	movs	r3, #1
 800644c:	e000      	b.n	8006450 <HAL_DMA_Abort+0x590>
 800644e:	2300      	movs	r3, #0
 8006450:	2b00      	cmp	r3, #0
 8006452:	d015      	beq.n	8006480 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006458:	687a      	ldr	r2, [r7, #4]
 800645a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800645c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006462:	2b00      	cmp	r3, #0
 8006464:	d00c      	beq.n	8006480 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800646a:	681a      	ldr	r2, [r3, #0]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006470:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006474:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800647a:	687a      	ldr	r2, [r7, #4]
 800647c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800647e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2201      	movs	r2, #1
 8006484:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2200      	movs	r2, #0
 800648c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8006490:	2300      	movs	r3, #0
}
 8006492:	4618      	mov	r0, r3
 8006494:	3718      	adds	r7, #24
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}
 800649a:	bf00      	nop
 800649c:	40020010 	.word	0x40020010
 80064a0:	40020028 	.word	0x40020028
 80064a4:	40020040 	.word	0x40020040
 80064a8:	40020058 	.word	0x40020058
 80064ac:	40020070 	.word	0x40020070
 80064b0:	40020088 	.word	0x40020088
 80064b4:	400200a0 	.word	0x400200a0
 80064b8:	400200b8 	.word	0x400200b8
 80064bc:	40020410 	.word	0x40020410
 80064c0:	40020428 	.word	0x40020428
 80064c4:	40020440 	.word	0x40020440
 80064c8:	40020458 	.word	0x40020458
 80064cc:	40020470 	.word	0x40020470
 80064d0:	40020488 	.word	0x40020488
 80064d4:	400204a0 	.word	0x400204a0
 80064d8:	400204b8 	.word	0x400204b8
 80064dc:	58025408 	.word	0x58025408
 80064e0:	5802541c 	.word	0x5802541c
 80064e4:	58025430 	.word	0x58025430
 80064e8:	58025444 	.word	0x58025444
 80064ec:	58025458 	.word	0x58025458
 80064f0:	5802546c 	.word	0x5802546c
 80064f4:	58025480 	.word	0x58025480
 80064f8:	58025494 	.word	0x58025494

080064fc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b084      	sub	sp, #16
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d101      	bne.n	800650e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	e237      	b.n	800697e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006514:	b2db      	uxtb	r3, r3
 8006516:	2b02      	cmp	r3, #2
 8006518:	d004      	beq.n	8006524 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2280      	movs	r2, #128	; 0x80
 800651e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006520:	2301      	movs	r3, #1
 8006522:	e22c      	b.n	800697e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a5c      	ldr	r2, [pc, #368]	; (800669c <HAL_DMA_Abort_IT+0x1a0>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d04a      	beq.n	80065c4 <HAL_DMA_Abort_IT+0xc8>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a5b      	ldr	r2, [pc, #364]	; (80066a0 <HAL_DMA_Abort_IT+0x1a4>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d045      	beq.n	80065c4 <HAL_DMA_Abort_IT+0xc8>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a59      	ldr	r2, [pc, #356]	; (80066a4 <HAL_DMA_Abort_IT+0x1a8>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d040      	beq.n	80065c4 <HAL_DMA_Abort_IT+0xc8>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a58      	ldr	r2, [pc, #352]	; (80066a8 <HAL_DMA_Abort_IT+0x1ac>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d03b      	beq.n	80065c4 <HAL_DMA_Abort_IT+0xc8>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a56      	ldr	r2, [pc, #344]	; (80066ac <HAL_DMA_Abort_IT+0x1b0>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d036      	beq.n	80065c4 <HAL_DMA_Abort_IT+0xc8>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a55      	ldr	r2, [pc, #340]	; (80066b0 <HAL_DMA_Abort_IT+0x1b4>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d031      	beq.n	80065c4 <HAL_DMA_Abort_IT+0xc8>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a53      	ldr	r2, [pc, #332]	; (80066b4 <HAL_DMA_Abort_IT+0x1b8>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d02c      	beq.n	80065c4 <HAL_DMA_Abort_IT+0xc8>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a52      	ldr	r2, [pc, #328]	; (80066b8 <HAL_DMA_Abort_IT+0x1bc>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d027      	beq.n	80065c4 <HAL_DMA_Abort_IT+0xc8>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a50      	ldr	r2, [pc, #320]	; (80066bc <HAL_DMA_Abort_IT+0x1c0>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d022      	beq.n	80065c4 <HAL_DMA_Abort_IT+0xc8>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a4f      	ldr	r2, [pc, #316]	; (80066c0 <HAL_DMA_Abort_IT+0x1c4>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d01d      	beq.n	80065c4 <HAL_DMA_Abort_IT+0xc8>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a4d      	ldr	r2, [pc, #308]	; (80066c4 <HAL_DMA_Abort_IT+0x1c8>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d018      	beq.n	80065c4 <HAL_DMA_Abort_IT+0xc8>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a4c      	ldr	r2, [pc, #304]	; (80066c8 <HAL_DMA_Abort_IT+0x1cc>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d013      	beq.n	80065c4 <HAL_DMA_Abort_IT+0xc8>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a4a      	ldr	r2, [pc, #296]	; (80066cc <HAL_DMA_Abort_IT+0x1d0>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d00e      	beq.n	80065c4 <HAL_DMA_Abort_IT+0xc8>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4a49      	ldr	r2, [pc, #292]	; (80066d0 <HAL_DMA_Abort_IT+0x1d4>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d009      	beq.n	80065c4 <HAL_DMA_Abort_IT+0xc8>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a47      	ldr	r2, [pc, #284]	; (80066d4 <HAL_DMA_Abort_IT+0x1d8>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d004      	beq.n	80065c4 <HAL_DMA_Abort_IT+0xc8>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4a46      	ldr	r2, [pc, #280]	; (80066d8 <HAL_DMA_Abort_IT+0x1dc>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d101      	bne.n	80065c8 <HAL_DMA_Abort_IT+0xcc>
 80065c4:	2301      	movs	r3, #1
 80065c6:	e000      	b.n	80065ca <HAL_DMA_Abort_IT+0xce>
 80065c8:	2300      	movs	r3, #0
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	f000 8086 	beq.w	80066dc <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2204      	movs	r2, #4
 80065d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	4a2f      	ldr	r2, [pc, #188]	; (800669c <HAL_DMA_Abort_IT+0x1a0>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d04a      	beq.n	8006678 <HAL_DMA_Abort_IT+0x17c>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4a2e      	ldr	r2, [pc, #184]	; (80066a0 <HAL_DMA_Abort_IT+0x1a4>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d045      	beq.n	8006678 <HAL_DMA_Abort_IT+0x17c>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a2c      	ldr	r2, [pc, #176]	; (80066a4 <HAL_DMA_Abort_IT+0x1a8>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d040      	beq.n	8006678 <HAL_DMA_Abort_IT+0x17c>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a2b      	ldr	r2, [pc, #172]	; (80066a8 <HAL_DMA_Abort_IT+0x1ac>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d03b      	beq.n	8006678 <HAL_DMA_Abort_IT+0x17c>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4a29      	ldr	r2, [pc, #164]	; (80066ac <HAL_DMA_Abort_IT+0x1b0>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d036      	beq.n	8006678 <HAL_DMA_Abort_IT+0x17c>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4a28      	ldr	r2, [pc, #160]	; (80066b0 <HAL_DMA_Abort_IT+0x1b4>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d031      	beq.n	8006678 <HAL_DMA_Abort_IT+0x17c>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4a26      	ldr	r2, [pc, #152]	; (80066b4 <HAL_DMA_Abort_IT+0x1b8>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d02c      	beq.n	8006678 <HAL_DMA_Abort_IT+0x17c>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a25      	ldr	r2, [pc, #148]	; (80066b8 <HAL_DMA_Abort_IT+0x1bc>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d027      	beq.n	8006678 <HAL_DMA_Abort_IT+0x17c>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4a23      	ldr	r2, [pc, #140]	; (80066bc <HAL_DMA_Abort_IT+0x1c0>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d022      	beq.n	8006678 <HAL_DMA_Abort_IT+0x17c>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a22      	ldr	r2, [pc, #136]	; (80066c0 <HAL_DMA_Abort_IT+0x1c4>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d01d      	beq.n	8006678 <HAL_DMA_Abort_IT+0x17c>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a20      	ldr	r2, [pc, #128]	; (80066c4 <HAL_DMA_Abort_IT+0x1c8>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d018      	beq.n	8006678 <HAL_DMA_Abort_IT+0x17c>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a1f      	ldr	r2, [pc, #124]	; (80066c8 <HAL_DMA_Abort_IT+0x1cc>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d013      	beq.n	8006678 <HAL_DMA_Abort_IT+0x17c>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4a1d      	ldr	r2, [pc, #116]	; (80066cc <HAL_DMA_Abort_IT+0x1d0>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d00e      	beq.n	8006678 <HAL_DMA_Abort_IT+0x17c>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4a1c      	ldr	r2, [pc, #112]	; (80066d0 <HAL_DMA_Abort_IT+0x1d4>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d009      	beq.n	8006678 <HAL_DMA_Abort_IT+0x17c>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a1a      	ldr	r2, [pc, #104]	; (80066d4 <HAL_DMA_Abort_IT+0x1d8>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d004      	beq.n	8006678 <HAL_DMA_Abort_IT+0x17c>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a19      	ldr	r2, [pc, #100]	; (80066d8 <HAL_DMA_Abort_IT+0x1dc>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d108      	bne.n	800668a <HAL_DMA_Abort_IT+0x18e>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	681a      	ldr	r2, [r3, #0]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f022 0201 	bic.w	r2, r2, #1
 8006686:	601a      	str	r2, [r3, #0]
 8006688:	e178      	b.n	800697c <HAL_DMA_Abort_IT+0x480>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681a      	ldr	r2, [r3, #0]
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f022 0201 	bic.w	r2, r2, #1
 8006698:	601a      	str	r2, [r3, #0]
 800669a:	e16f      	b.n	800697c <HAL_DMA_Abort_IT+0x480>
 800669c:	40020010 	.word	0x40020010
 80066a0:	40020028 	.word	0x40020028
 80066a4:	40020040 	.word	0x40020040
 80066a8:	40020058 	.word	0x40020058
 80066ac:	40020070 	.word	0x40020070
 80066b0:	40020088 	.word	0x40020088
 80066b4:	400200a0 	.word	0x400200a0
 80066b8:	400200b8 	.word	0x400200b8
 80066bc:	40020410 	.word	0x40020410
 80066c0:	40020428 	.word	0x40020428
 80066c4:	40020440 	.word	0x40020440
 80066c8:	40020458 	.word	0x40020458
 80066cc:	40020470 	.word	0x40020470
 80066d0:	40020488 	.word	0x40020488
 80066d4:	400204a0 	.word	0x400204a0
 80066d8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	681a      	ldr	r2, [r3, #0]
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f022 020e 	bic.w	r2, r2, #14
 80066ea:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a6c      	ldr	r2, [pc, #432]	; (80068a4 <HAL_DMA_Abort_IT+0x3a8>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d04a      	beq.n	800678c <HAL_DMA_Abort_IT+0x290>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a6b      	ldr	r2, [pc, #428]	; (80068a8 <HAL_DMA_Abort_IT+0x3ac>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d045      	beq.n	800678c <HAL_DMA_Abort_IT+0x290>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a69      	ldr	r2, [pc, #420]	; (80068ac <HAL_DMA_Abort_IT+0x3b0>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d040      	beq.n	800678c <HAL_DMA_Abort_IT+0x290>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a68      	ldr	r2, [pc, #416]	; (80068b0 <HAL_DMA_Abort_IT+0x3b4>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d03b      	beq.n	800678c <HAL_DMA_Abort_IT+0x290>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a66      	ldr	r2, [pc, #408]	; (80068b4 <HAL_DMA_Abort_IT+0x3b8>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d036      	beq.n	800678c <HAL_DMA_Abort_IT+0x290>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a65      	ldr	r2, [pc, #404]	; (80068b8 <HAL_DMA_Abort_IT+0x3bc>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d031      	beq.n	800678c <HAL_DMA_Abort_IT+0x290>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a63      	ldr	r2, [pc, #396]	; (80068bc <HAL_DMA_Abort_IT+0x3c0>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d02c      	beq.n	800678c <HAL_DMA_Abort_IT+0x290>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a62      	ldr	r2, [pc, #392]	; (80068c0 <HAL_DMA_Abort_IT+0x3c4>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d027      	beq.n	800678c <HAL_DMA_Abort_IT+0x290>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a60      	ldr	r2, [pc, #384]	; (80068c4 <HAL_DMA_Abort_IT+0x3c8>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d022      	beq.n	800678c <HAL_DMA_Abort_IT+0x290>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a5f      	ldr	r2, [pc, #380]	; (80068c8 <HAL_DMA_Abort_IT+0x3cc>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d01d      	beq.n	800678c <HAL_DMA_Abort_IT+0x290>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a5d      	ldr	r2, [pc, #372]	; (80068cc <HAL_DMA_Abort_IT+0x3d0>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d018      	beq.n	800678c <HAL_DMA_Abort_IT+0x290>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a5c      	ldr	r2, [pc, #368]	; (80068d0 <HAL_DMA_Abort_IT+0x3d4>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d013      	beq.n	800678c <HAL_DMA_Abort_IT+0x290>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a5a      	ldr	r2, [pc, #360]	; (80068d4 <HAL_DMA_Abort_IT+0x3d8>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d00e      	beq.n	800678c <HAL_DMA_Abort_IT+0x290>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a59      	ldr	r2, [pc, #356]	; (80068d8 <HAL_DMA_Abort_IT+0x3dc>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d009      	beq.n	800678c <HAL_DMA_Abort_IT+0x290>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	4a57      	ldr	r2, [pc, #348]	; (80068dc <HAL_DMA_Abort_IT+0x3e0>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d004      	beq.n	800678c <HAL_DMA_Abort_IT+0x290>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	4a56      	ldr	r2, [pc, #344]	; (80068e0 <HAL_DMA_Abort_IT+0x3e4>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d108      	bne.n	800679e <HAL_DMA_Abort_IT+0x2a2>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	681a      	ldr	r2, [r3, #0]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f022 0201 	bic.w	r2, r2, #1
 800679a:	601a      	str	r2, [r3, #0]
 800679c:	e007      	b.n	80067ae <HAL_DMA_Abort_IT+0x2b2>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f022 0201 	bic.w	r2, r2, #1
 80067ac:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a3c      	ldr	r2, [pc, #240]	; (80068a4 <HAL_DMA_Abort_IT+0x3a8>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d072      	beq.n	800689e <HAL_DMA_Abort_IT+0x3a2>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a3a      	ldr	r2, [pc, #232]	; (80068a8 <HAL_DMA_Abort_IT+0x3ac>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d06d      	beq.n	800689e <HAL_DMA_Abort_IT+0x3a2>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a39      	ldr	r2, [pc, #228]	; (80068ac <HAL_DMA_Abort_IT+0x3b0>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d068      	beq.n	800689e <HAL_DMA_Abort_IT+0x3a2>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a37      	ldr	r2, [pc, #220]	; (80068b0 <HAL_DMA_Abort_IT+0x3b4>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d063      	beq.n	800689e <HAL_DMA_Abort_IT+0x3a2>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a36      	ldr	r2, [pc, #216]	; (80068b4 <HAL_DMA_Abort_IT+0x3b8>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d05e      	beq.n	800689e <HAL_DMA_Abort_IT+0x3a2>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a34      	ldr	r2, [pc, #208]	; (80068b8 <HAL_DMA_Abort_IT+0x3bc>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d059      	beq.n	800689e <HAL_DMA_Abort_IT+0x3a2>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a33      	ldr	r2, [pc, #204]	; (80068bc <HAL_DMA_Abort_IT+0x3c0>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d054      	beq.n	800689e <HAL_DMA_Abort_IT+0x3a2>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a31      	ldr	r2, [pc, #196]	; (80068c0 <HAL_DMA_Abort_IT+0x3c4>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d04f      	beq.n	800689e <HAL_DMA_Abort_IT+0x3a2>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a30      	ldr	r2, [pc, #192]	; (80068c4 <HAL_DMA_Abort_IT+0x3c8>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d04a      	beq.n	800689e <HAL_DMA_Abort_IT+0x3a2>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a2e      	ldr	r2, [pc, #184]	; (80068c8 <HAL_DMA_Abort_IT+0x3cc>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d045      	beq.n	800689e <HAL_DMA_Abort_IT+0x3a2>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a2d      	ldr	r2, [pc, #180]	; (80068cc <HAL_DMA_Abort_IT+0x3d0>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d040      	beq.n	800689e <HAL_DMA_Abort_IT+0x3a2>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a2b      	ldr	r2, [pc, #172]	; (80068d0 <HAL_DMA_Abort_IT+0x3d4>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d03b      	beq.n	800689e <HAL_DMA_Abort_IT+0x3a2>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a2a      	ldr	r2, [pc, #168]	; (80068d4 <HAL_DMA_Abort_IT+0x3d8>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d036      	beq.n	800689e <HAL_DMA_Abort_IT+0x3a2>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a28      	ldr	r2, [pc, #160]	; (80068d8 <HAL_DMA_Abort_IT+0x3dc>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d031      	beq.n	800689e <HAL_DMA_Abort_IT+0x3a2>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a27      	ldr	r2, [pc, #156]	; (80068dc <HAL_DMA_Abort_IT+0x3e0>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d02c      	beq.n	800689e <HAL_DMA_Abort_IT+0x3a2>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a25      	ldr	r2, [pc, #148]	; (80068e0 <HAL_DMA_Abort_IT+0x3e4>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d027      	beq.n	800689e <HAL_DMA_Abort_IT+0x3a2>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a24      	ldr	r2, [pc, #144]	; (80068e4 <HAL_DMA_Abort_IT+0x3e8>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d022      	beq.n	800689e <HAL_DMA_Abort_IT+0x3a2>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a22      	ldr	r2, [pc, #136]	; (80068e8 <HAL_DMA_Abort_IT+0x3ec>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d01d      	beq.n	800689e <HAL_DMA_Abort_IT+0x3a2>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a21      	ldr	r2, [pc, #132]	; (80068ec <HAL_DMA_Abort_IT+0x3f0>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d018      	beq.n	800689e <HAL_DMA_Abort_IT+0x3a2>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a1f      	ldr	r2, [pc, #124]	; (80068f0 <HAL_DMA_Abort_IT+0x3f4>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d013      	beq.n	800689e <HAL_DMA_Abort_IT+0x3a2>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a1e      	ldr	r2, [pc, #120]	; (80068f4 <HAL_DMA_Abort_IT+0x3f8>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d00e      	beq.n	800689e <HAL_DMA_Abort_IT+0x3a2>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4a1c      	ldr	r2, [pc, #112]	; (80068f8 <HAL_DMA_Abort_IT+0x3fc>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d009      	beq.n	800689e <HAL_DMA_Abort_IT+0x3a2>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a1b      	ldr	r2, [pc, #108]	; (80068fc <HAL_DMA_Abort_IT+0x400>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d004      	beq.n	800689e <HAL_DMA_Abort_IT+0x3a2>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4a19      	ldr	r2, [pc, #100]	; (8006900 <HAL_DMA_Abort_IT+0x404>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d132      	bne.n	8006904 <HAL_DMA_Abort_IT+0x408>
 800689e:	2301      	movs	r3, #1
 80068a0:	e031      	b.n	8006906 <HAL_DMA_Abort_IT+0x40a>
 80068a2:	bf00      	nop
 80068a4:	40020010 	.word	0x40020010
 80068a8:	40020028 	.word	0x40020028
 80068ac:	40020040 	.word	0x40020040
 80068b0:	40020058 	.word	0x40020058
 80068b4:	40020070 	.word	0x40020070
 80068b8:	40020088 	.word	0x40020088
 80068bc:	400200a0 	.word	0x400200a0
 80068c0:	400200b8 	.word	0x400200b8
 80068c4:	40020410 	.word	0x40020410
 80068c8:	40020428 	.word	0x40020428
 80068cc:	40020440 	.word	0x40020440
 80068d0:	40020458 	.word	0x40020458
 80068d4:	40020470 	.word	0x40020470
 80068d8:	40020488 	.word	0x40020488
 80068dc:	400204a0 	.word	0x400204a0
 80068e0:	400204b8 	.word	0x400204b8
 80068e4:	58025408 	.word	0x58025408
 80068e8:	5802541c 	.word	0x5802541c
 80068ec:	58025430 	.word	0x58025430
 80068f0:	58025444 	.word	0x58025444
 80068f4:	58025458 	.word	0x58025458
 80068f8:	5802546c 	.word	0x5802546c
 80068fc:	58025480 	.word	0x58025480
 8006900:	58025494 	.word	0x58025494
 8006904:	2300      	movs	r3, #0
 8006906:	2b00      	cmp	r3, #0
 8006908:	d028      	beq.n	800695c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800690e:	681a      	ldr	r2, [r3, #0]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006914:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006918:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800691e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006924:	f003 031f 	and.w	r3, r3, #31
 8006928:	2201      	movs	r2, #1
 800692a:	409a      	lsls	r2, r3
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006934:	687a      	ldr	r2, [r7, #4]
 8006936:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006938:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800693e:	2b00      	cmp	r3, #0
 8006940:	d00c      	beq.n	800695c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006946:	681a      	ldr	r2, [r3, #0]
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800694c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006950:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006956:	687a      	ldr	r2, [r7, #4]
 8006958:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800695a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2201      	movs	r2, #1
 8006960:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2200      	movs	r2, #0
 8006968:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006970:	2b00      	cmp	r3, #0
 8006972:	d003      	beq.n	800697c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006978:	6878      	ldr	r0, [r7, #4]
 800697a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800697c:	2300      	movs	r3, #0
}
 800697e:	4618      	mov	r0, r3
 8006980:	3710      	adds	r7, #16
 8006982:	46bd      	mov	sp, r7
 8006984:	bd80      	pop	{r7, pc}
 8006986:	bf00      	nop

08006988 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b08a      	sub	sp, #40	; 0x28
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8006990:	2300      	movs	r3, #0
 8006992:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006994:	4b67      	ldr	r3, [pc, #412]	; (8006b34 <HAL_DMA_IRQHandler+0x1ac>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4a67      	ldr	r2, [pc, #412]	; (8006b38 <HAL_DMA_IRQHandler+0x1b0>)
 800699a:	fba2 2303 	umull	r2, r3, r2, r3
 800699e:	0a9b      	lsrs	r3, r3, #10
 80069a0:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069a6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069ac:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80069ae:	6a3b      	ldr	r3, [r7, #32]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80069b4:	69fb      	ldr	r3, [r7, #28]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a5f      	ldr	r2, [pc, #380]	; (8006b3c <HAL_DMA_IRQHandler+0x1b4>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d04a      	beq.n	8006a5a <HAL_DMA_IRQHandler+0xd2>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a5d      	ldr	r2, [pc, #372]	; (8006b40 <HAL_DMA_IRQHandler+0x1b8>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d045      	beq.n	8006a5a <HAL_DMA_IRQHandler+0xd2>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a5c      	ldr	r2, [pc, #368]	; (8006b44 <HAL_DMA_IRQHandler+0x1bc>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d040      	beq.n	8006a5a <HAL_DMA_IRQHandler+0xd2>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a5a      	ldr	r2, [pc, #360]	; (8006b48 <HAL_DMA_IRQHandler+0x1c0>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d03b      	beq.n	8006a5a <HAL_DMA_IRQHandler+0xd2>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a59      	ldr	r2, [pc, #356]	; (8006b4c <HAL_DMA_IRQHandler+0x1c4>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d036      	beq.n	8006a5a <HAL_DMA_IRQHandler+0xd2>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a57      	ldr	r2, [pc, #348]	; (8006b50 <HAL_DMA_IRQHandler+0x1c8>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d031      	beq.n	8006a5a <HAL_DMA_IRQHandler+0xd2>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a56      	ldr	r2, [pc, #344]	; (8006b54 <HAL_DMA_IRQHandler+0x1cc>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d02c      	beq.n	8006a5a <HAL_DMA_IRQHandler+0xd2>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a54      	ldr	r2, [pc, #336]	; (8006b58 <HAL_DMA_IRQHandler+0x1d0>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d027      	beq.n	8006a5a <HAL_DMA_IRQHandler+0xd2>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4a53      	ldr	r2, [pc, #332]	; (8006b5c <HAL_DMA_IRQHandler+0x1d4>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d022      	beq.n	8006a5a <HAL_DMA_IRQHandler+0xd2>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a51      	ldr	r2, [pc, #324]	; (8006b60 <HAL_DMA_IRQHandler+0x1d8>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d01d      	beq.n	8006a5a <HAL_DMA_IRQHandler+0xd2>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4a50      	ldr	r2, [pc, #320]	; (8006b64 <HAL_DMA_IRQHandler+0x1dc>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d018      	beq.n	8006a5a <HAL_DMA_IRQHandler+0xd2>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a4e      	ldr	r2, [pc, #312]	; (8006b68 <HAL_DMA_IRQHandler+0x1e0>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d013      	beq.n	8006a5a <HAL_DMA_IRQHandler+0xd2>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4a4d      	ldr	r2, [pc, #308]	; (8006b6c <HAL_DMA_IRQHandler+0x1e4>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d00e      	beq.n	8006a5a <HAL_DMA_IRQHandler+0xd2>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a4b      	ldr	r2, [pc, #300]	; (8006b70 <HAL_DMA_IRQHandler+0x1e8>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d009      	beq.n	8006a5a <HAL_DMA_IRQHandler+0xd2>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a4a      	ldr	r2, [pc, #296]	; (8006b74 <HAL_DMA_IRQHandler+0x1ec>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d004      	beq.n	8006a5a <HAL_DMA_IRQHandler+0xd2>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4a48      	ldr	r2, [pc, #288]	; (8006b78 <HAL_DMA_IRQHandler+0x1f0>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d101      	bne.n	8006a5e <HAL_DMA_IRQHandler+0xd6>
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	e000      	b.n	8006a60 <HAL_DMA_IRQHandler+0xd8>
 8006a5e:	2300      	movs	r3, #0
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	f000 842b 	beq.w	80072bc <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a6a:	f003 031f 	and.w	r3, r3, #31
 8006a6e:	2208      	movs	r2, #8
 8006a70:	409a      	lsls	r2, r3
 8006a72:	69bb      	ldr	r3, [r7, #24]
 8006a74:	4013      	ands	r3, r2
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	f000 80a2 	beq.w	8006bc0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4a2e      	ldr	r2, [pc, #184]	; (8006b3c <HAL_DMA_IRQHandler+0x1b4>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d04a      	beq.n	8006b1c <HAL_DMA_IRQHandler+0x194>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4a2d      	ldr	r2, [pc, #180]	; (8006b40 <HAL_DMA_IRQHandler+0x1b8>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d045      	beq.n	8006b1c <HAL_DMA_IRQHandler+0x194>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a2b      	ldr	r2, [pc, #172]	; (8006b44 <HAL_DMA_IRQHandler+0x1bc>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d040      	beq.n	8006b1c <HAL_DMA_IRQHandler+0x194>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a2a      	ldr	r2, [pc, #168]	; (8006b48 <HAL_DMA_IRQHandler+0x1c0>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d03b      	beq.n	8006b1c <HAL_DMA_IRQHandler+0x194>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a28      	ldr	r2, [pc, #160]	; (8006b4c <HAL_DMA_IRQHandler+0x1c4>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d036      	beq.n	8006b1c <HAL_DMA_IRQHandler+0x194>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a27      	ldr	r2, [pc, #156]	; (8006b50 <HAL_DMA_IRQHandler+0x1c8>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d031      	beq.n	8006b1c <HAL_DMA_IRQHandler+0x194>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a25      	ldr	r2, [pc, #148]	; (8006b54 <HAL_DMA_IRQHandler+0x1cc>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d02c      	beq.n	8006b1c <HAL_DMA_IRQHandler+0x194>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a24      	ldr	r2, [pc, #144]	; (8006b58 <HAL_DMA_IRQHandler+0x1d0>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d027      	beq.n	8006b1c <HAL_DMA_IRQHandler+0x194>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a22      	ldr	r2, [pc, #136]	; (8006b5c <HAL_DMA_IRQHandler+0x1d4>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d022      	beq.n	8006b1c <HAL_DMA_IRQHandler+0x194>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a21      	ldr	r2, [pc, #132]	; (8006b60 <HAL_DMA_IRQHandler+0x1d8>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d01d      	beq.n	8006b1c <HAL_DMA_IRQHandler+0x194>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a1f      	ldr	r2, [pc, #124]	; (8006b64 <HAL_DMA_IRQHandler+0x1dc>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d018      	beq.n	8006b1c <HAL_DMA_IRQHandler+0x194>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a1e      	ldr	r2, [pc, #120]	; (8006b68 <HAL_DMA_IRQHandler+0x1e0>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d013      	beq.n	8006b1c <HAL_DMA_IRQHandler+0x194>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a1c      	ldr	r2, [pc, #112]	; (8006b6c <HAL_DMA_IRQHandler+0x1e4>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d00e      	beq.n	8006b1c <HAL_DMA_IRQHandler+0x194>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4a1b      	ldr	r2, [pc, #108]	; (8006b70 <HAL_DMA_IRQHandler+0x1e8>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d009      	beq.n	8006b1c <HAL_DMA_IRQHandler+0x194>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a19      	ldr	r2, [pc, #100]	; (8006b74 <HAL_DMA_IRQHandler+0x1ec>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d004      	beq.n	8006b1c <HAL_DMA_IRQHandler+0x194>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a18      	ldr	r2, [pc, #96]	; (8006b78 <HAL_DMA_IRQHandler+0x1f0>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d12f      	bne.n	8006b7c <HAL_DMA_IRQHandler+0x1f4>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f003 0304 	and.w	r3, r3, #4
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	bf14      	ite	ne
 8006b2a:	2301      	movne	r3, #1
 8006b2c:	2300      	moveq	r3, #0
 8006b2e:	b2db      	uxtb	r3, r3
 8006b30:	e02e      	b.n	8006b90 <HAL_DMA_IRQHandler+0x208>
 8006b32:	bf00      	nop
 8006b34:	24000088 	.word	0x24000088
 8006b38:	1b4e81b5 	.word	0x1b4e81b5
 8006b3c:	40020010 	.word	0x40020010
 8006b40:	40020028 	.word	0x40020028
 8006b44:	40020040 	.word	0x40020040
 8006b48:	40020058 	.word	0x40020058
 8006b4c:	40020070 	.word	0x40020070
 8006b50:	40020088 	.word	0x40020088
 8006b54:	400200a0 	.word	0x400200a0
 8006b58:	400200b8 	.word	0x400200b8
 8006b5c:	40020410 	.word	0x40020410
 8006b60:	40020428 	.word	0x40020428
 8006b64:	40020440 	.word	0x40020440
 8006b68:	40020458 	.word	0x40020458
 8006b6c:	40020470 	.word	0x40020470
 8006b70:	40020488 	.word	0x40020488
 8006b74:	400204a0 	.word	0x400204a0
 8006b78:	400204b8 	.word	0x400204b8
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f003 0308 	and.w	r3, r3, #8
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	bf14      	ite	ne
 8006b8a:	2301      	movne	r3, #1
 8006b8c:	2300      	moveq	r3, #0
 8006b8e:	b2db      	uxtb	r3, r3
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d015      	beq.n	8006bc0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	681a      	ldr	r2, [r3, #0]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f022 0204 	bic.w	r2, r2, #4
 8006ba2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ba8:	f003 031f 	and.w	r3, r3, #31
 8006bac:	2208      	movs	r2, #8
 8006bae:	409a      	lsls	r2, r3
 8006bb0:	6a3b      	ldr	r3, [r7, #32]
 8006bb2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bb8:	f043 0201 	orr.w	r2, r3, #1
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bc4:	f003 031f 	and.w	r3, r3, #31
 8006bc8:	69ba      	ldr	r2, [r7, #24]
 8006bca:	fa22 f303 	lsr.w	r3, r2, r3
 8006bce:	f003 0301 	and.w	r3, r3, #1
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d06e      	beq.n	8006cb4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4a69      	ldr	r2, [pc, #420]	; (8006d80 <HAL_DMA_IRQHandler+0x3f8>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d04a      	beq.n	8006c76 <HAL_DMA_IRQHandler+0x2ee>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	4a67      	ldr	r2, [pc, #412]	; (8006d84 <HAL_DMA_IRQHandler+0x3fc>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d045      	beq.n	8006c76 <HAL_DMA_IRQHandler+0x2ee>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	4a66      	ldr	r2, [pc, #408]	; (8006d88 <HAL_DMA_IRQHandler+0x400>)
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	d040      	beq.n	8006c76 <HAL_DMA_IRQHandler+0x2ee>
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	4a64      	ldr	r2, [pc, #400]	; (8006d8c <HAL_DMA_IRQHandler+0x404>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d03b      	beq.n	8006c76 <HAL_DMA_IRQHandler+0x2ee>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4a63      	ldr	r2, [pc, #396]	; (8006d90 <HAL_DMA_IRQHandler+0x408>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d036      	beq.n	8006c76 <HAL_DMA_IRQHandler+0x2ee>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	4a61      	ldr	r2, [pc, #388]	; (8006d94 <HAL_DMA_IRQHandler+0x40c>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d031      	beq.n	8006c76 <HAL_DMA_IRQHandler+0x2ee>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4a60      	ldr	r2, [pc, #384]	; (8006d98 <HAL_DMA_IRQHandler+0x410>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d02c      	beq.n	8006c76 <HAL_DMA_IRQHandler+0x2ee>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	4a5e      	ldr	r2, [pc, #376]	; (8006d9c <HAL_DMA_IRQHandler+0x414>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d027      	beq.n	8006c76 <HAL_DMA_IRQHandler+0x2ee>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a5d      	ldr	r2, [pc, #372]	; (8006da0 <HAL_DMA_IRQHandler+0x418>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d022      	beq.n	8006c76 <HAL_DMA_IRQHandler+0x2ee>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	4a5b      	ldr	r2, [pc, #364]	; (8006da4 <HAL_DMA_IRQHandler+0x41c>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d01d      	beq.n	8006c76 <HAL_DMA_IRQHandler+0x2ee>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	4a5a      	ldr	r2, [pc, #360]	; (8006da8 <HAL_DMA_IRQHandler+0x420>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d018      	beq.n	8006c76 <HAL_DMA_IRQHandler+0x2ee>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a58      	ldr	r2, [pc, #352]	; (8006dac <HAL_DMA_IRQHandler+0x424>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d013      	beq.n	8006c76 <HAL_DMA_IRQHandler+0x2ee>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4a57      	ldr	r2, [pc, #348]	; (8006db0 <HAL_DMA_IRQHandler+0x428>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d00e      	beq.n	8006c76 <HAL_DMA_IRQHandler+0x2ee>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4a55      	ldr	r2, [pc, #340]	; (8006db4 <HAL_DMA_IRQHandler+0x42c>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d009      	beq.n	8006c76 <HAL_DMA_IRQHandler+0x2ee>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a54      	ldr	r2, [pc, #336]	; (8006db8 <HAL_DMA_IRQHandler+0x430>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d004      	beq.n	8006c76 <HAL_DMA_IRQHandler+0x2ee>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a52      	ldr	r2, [pc, #328]	; (8006dbc <HAL_DMA_IRQHandler+0x434>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d10a      	bne.n	8006c8c <HAL_DMA_IRQHandler+0x304>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	695b      	ldr	r3, [r3, #20]
 8006c7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	bf14      	ite	ne
 8006c84:	2301      	movne	r3, #1
 8006c86:	2300      	moveq	r3, #0
 8006c88:	b2db      	uxtb	r3, r3
 8006c8a:	e003      	b.n	8006c94 <HAL_DMA_IRQHandler+0x30c>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	2300      	movs	r3, #0
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d00d      	beq.n	8006cb4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c9c:	f003 031f 	and.w	r3, r3, #31
 8006ca0:	2201      	movs	r2, #1
 8006ca2:	409a      	lsls	r2, r3
 8006ca4:	6a3b      	ldr	r3, [r7, #32]
 8006ca6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cac:	f043 0202 	orr.w	r2, r3, #2
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006cb8:	f003 031f 	and.w	r3, r3, #31
 8006cbc:	2204      	movs	r2, #4
 8006cbe:	409a      	lsls	r2, r3
 8006cc0:	69bb      	ldr	r3, [r7, #24]
 8006cc2:	4013      	ands	r3, r2
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	f000 808f 	beq.w	8006de8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a2c      	ldr	r2, [pc, #176]	; (8006d80 <HAL_DMA_IRQHandler+0x3f8>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d04a      	beq.n	8006d6a <HAL_DMA_IRQHandler+0x3e2>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a2a      	ldr	r2, [pc, #168]	; (8006d84 <HAL_DMA_IRQHandler+0x3fc>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d045      	beq.n	8006d6a <HAL_DMA_IRQHandler+0x3e2>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a29      	ldr	r2, [pc, #164]	; (8006d88 <HAL_DMA_IRQHandler+0x400>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d040      	beq.n	8006d6a <HAL_DMA_IRQHandler+0x3e2>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a27      	ldr	r2, [pc, #156]	; (8006d8c <HAL_DMA_IRQHandler+0x404>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d03b      	beq.n	8006d6a <HAL_DMA_IRQHandler+0x3e2>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a26      	ldr	r2, [pc, #152]	; (8006d90 <HAL_DMA_IRQHandler+0x408>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d036      	beq.n	8006d6a <HAL_DMA_IRQHandler+0x3e2>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a24      	ldr	r2, [pc, #144]	; (8006d94 <HAL_DMA_IRQHandler+0x40c>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d031      	beq.n	8006d6a <HAL_DMA_IRQHandler+0x3e2>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4a23      	ldr	r2, [pc, #140]	; (8006d98 <HAL_DMA_IRQHandler+0x410>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d02c      	beq.n	8006d6a <HAL_DMA_IRQHandler+0x3e2>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a21      	ldr	r2, [pc, #132]	; (8006d9c <HAL_DMA_IRQHandler+0x414>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d027      	beq.n	8006d6a <HAL_DMA_IRQHandler+0x3e2>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4a20      	ldr	r2, [pc, #128]	; (8006da0 <HAL_DMA_IRQHandler+0x418>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d022      	beq.n	8006d6a <HAL_DMA_IRQHandler+0x3e2>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	4a1e      	ldr	r2, [pc, #120]	; (8006da4 <HAL_DMA_IRQHandler+0x41c>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d01d      	beq.n	8006d6a <HAL_DMA_IRQHandler+0x3e2>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	4a1d      	ldr	r2, [pc, #116]	; (8006da8 <HAL_DMA_IRQHandler+0x420>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d018      	beq.n	8006d6a <HAL_DMA_IRQHandler+0x3e2>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4a1b      	ldr	r2, [pc, #108]	; (8006dac <HAL_DMA_IRQHandler+0x424>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d013      	beq.n	8006d6a <HAL_DMA_IRQHandler+0x3e2>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4a1a      	ldr	r2, [pc, #104]	; (8006db0 <HAL_DMA_IRQHandler+0x428>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d00e      	beq.n	8006d6a <HAL_DMA_IRQHandler+0x3e2>
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4a18      	ldr	r2, [pc, #96]	; (8006db4 <HAL_DMA_IRQHandler+0x42c>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d009      	beq.n	8006d6a <HAL_DMA_IRQHandler+0x3e2>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a17      	ldr	r2, [pc, #92]	; (8006db8 <HAL_DMA_IRQHandler+0x430>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d004      	beq.n	8006d6a <HAL_DMA_IRQHandler+0x3e2>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a15      	ldr	r2, [pc, #84]	; (8006dbc <HAL_DMA_IRQHandler+0x434>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d12a      	bne.n	8006dc0 <HAL_DMA_IRQHandler+0x438>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f003 0302 	and.w	r3, r3, #2
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	bf14      	ite	ne
 8006d78:	2301      	movne	r3, #1
 8006d7a:	2300      	moveq	r3, #0
 8006d7c:	b2db      	uxtb	r3, r3
 8006d7e:	e023      	b.n	8006dc8 <HAL_DMA_IRQHandler+0x440>
 8006d80:	40020010 	.word	0x40020010
 8006d84:	40020028 	.word	0x40020028
 8006d88:	40020040 	.word	0x40020040
 8006d8c:	40020058 	.word	0x40020058
 8006d90:	40020070 	.word	0x40020070
 8006d94:	40020088 	.word	0x40020088
 8006d98:	400200a0 	.word	0x400200a0
 8006d9c:	400200b8 	.word	0x400200b8
 8006da0:	40020410 	.word	0x40020410
 8006da4:	40020428 	.word	0x40020428
 8006da8:	40020440 	.word	0x40020440
 8006dac:	40020458 	.word	0x40020458
 8006db0:	40020470 	.word	0x40020470
 8006db4:	40020488 	.word	0x40020488
 8006db8:	400204a0 	.word	0x400204a0
 8006dbc:	400204b8 	.word	0x400204b8
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d00d      	beq.n	8006de8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006dd0:	f003 031f 	and.w	r3, r3, #31
 8006dd4:	2204      	movs	r2, #4
 8006dd6:	409a      	lsls	r2, r3
 8006dd8:	6a3b      	ldr	r3, [r7, #32]
 8006dda:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006de0:	f043 0204 	orr.w	r2, r3, #4
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006dec:	f003 031f 	and.w	r3, r3, #31
 8006df0:	2210      	movs	r2, #16
 8006df2:	409a      	lsls	r2, r3
 8006df4:	69bb      	ldr	r3, [r7, #24]
 8006df6:	4013      	ands	r3, r2
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	f000 80a6 	beq.w	8006f4a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a85      	ldr	r2, [pc, #532]	; (8007018 <HAL_DMA_IRQHandler+0x690>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d04a      	beq.n	8006e9e <HAL_DMA_IRQHandler+0x516>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a83      	ldr	r2, [pc, #524]	; (800701c <HAL_DMA_IRQHandler+0x694>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d045      	beq.n	8006e9e <HAL_DMA_IRQHandler+0x516>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4a82      	ldr	r2, [pc, #520]	; (8007020 <HAL_DMA_IRQHandler+0x698>)
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d040      	beq.n	8006e9e <HAL_DMA_IRQHandler+0x516>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a80      	ldr	r2, [pc, #512]	; (8007024 <HAL_DMA_IRQHandler+0x69c>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d03b      	beq.n	8006e9e <HAL_DMA_IRQHandler+0x516>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a7f      	ldr	r2, [pc, #508]	; (8007028 <HAL_DMA_IRQHandler+0x6a0>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d036      	beq.n	8006e9e <HAL_DMA_IRQHandler+0x516>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	4a7d      	ldr	r2, [pc, #500]	; (800702c <HAL_DMA_IRQHandler+0x6a4>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d031      	beq.n	8006e9e <HAL_DMA_IRQHandler+0x516>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a7c      	ldr	r2, [pc, #496]	; (8007030 <HAL_DMA_IRQHandler+0x6a8>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d02c      	beq.n	8006e9e <HAL_DMA_IRQHandler+0x516>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4a7a      	ldr	r2, [pc, #488]	; (8007034 <HAL_DMA_IRQHandler+0x6ac>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d027      	beq.n	8006e9e <HAL_DMA_IRQHandler+0x516>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a79      	ldr	r2, [pc, #484]	; (8007038 <HAL_DMA_IRQHandler+0x6b0>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d022      	beq.n	8006e9e <HAL_DMA_IRQHandler+0x516>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a77      	ldr	r2, [pc, #476]	; (800703c <HAL_DMA_IRQHandler+0x6b4>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d01d      	beq.n	8006e9e <HAL_DMA_IRQHandler+0x516>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	4a76      	ldr	r2, [pc, #472]	; (8007040 <HAL_DMA_IRQHandler+0x6b8>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d018      	beq.n	8006e9e <HAL_DMA_IRQHandler+0x516>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4a74      	ldr	r2, [pc, #464]	; (8007044 <HAL_DMA_IRQHandler+0x6bc>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d013      	beq.n	8006e9e <HAL_DMA_IRQHandler+0x516>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4a73      	ldr	r2, [pc, #460]	; (8007048 <HAL_DMA_IRQHandler+0x6c0>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d00e      	beq.n	8006e9e <HAL_DMA_IRQHandler+0x516>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4a71      	ldr	r2, [pc, #452]	; (800704c <HAL_DMA_IRQHandler+0x6c4>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d009      	beq.n	8006e9e <HAL_DMA_IRQHandler+0x516>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	4a70      	ldr	r2, [pc, #448]	; (8007050 <HAL_DMA_IRQHandler+0x6c8>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d004      	beq.n	8006e9e <HAL_DMA_IRQHandler+0x516>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4a6e      	ldr	r2, [pc, #440]	; (8007054 <HAL_DMA_IRQHandler+0x6cc>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d10a      	bne.n	8006eb4 <HAL_DMA_IRQHandler+0x52c>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f003 0308 	and.w	r3, r3, #8
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	bf14      	ite	ne
 8006eac:	2301      	movne	r3, #1
 8006eae:	2300      	moveq	r3, #0
 8006eb0:	b2db      	uxtb	r3, r3
 8006eb2:	e009      	b.n	8006ec8 <HAL_DMA_IRQHandler+0x540>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f003 0304 	and.w	r3, r3, #4
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	bf14      	ite	ne
 8006ec2:	2301      	movne	r3, #1
 8006ec4:	2300      	moveq	r3, #0
 8006ec6:	b2db      	uxtb	r3, r3
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d03e      	beq.n	8006f4a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ed0:	f003 031f 	and.w	r3, r3, #31
 8006ed4:	2210      	movs	r2, #16
 8006ed6:	409a      	lsls	r2, r3
 8006ed8:	6a3b      	ldr	r3, [r7, #32]
 8006eda:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d018      	beq.n	8006f1c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d108      	bne.n	8006f0a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d024      	beq.n	8006f4a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	4798      	blx	r3
 8006f08:	e01f      	b.n	8006f4a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d01b      	beq.n	8006f4a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	4798      	blx	r3
 8006f1a:	e016      	b.n	8006f4a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d107      	bne.n	8006f3a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	681a      	ldr	r2, [r3, #0]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f022 0208 	bic.w	r2, r2, #8
 8006f38:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d003      	beq.n	8006f4a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f4e:	f003 031f 	and.w	r3, r3, #31
 8006f52:	2220      	movs	r2, #32
 8006f54:	409a      	lsls	r2, r3
 8006f56:	69bb      	ldr	r3, [r7, #24]
 8006f58:	4013      	ands	r3, r2
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	f000 8110 	beq.w	8007180 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4a2c      	ldr	r2, [pc, #176]	; (8007018 <HAL_DMA_IRQHandler+0x690>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d04a      	beq.n	8007000 <HAL_DMA_IRQHandler+0x678>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a2b      	ldr	r2, [pc, #172]	; (800701c <HAL_DMA_IRQHandler+0x694>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d045      	beq.n	8007000 <HAL_DMA_IRQHandler+0x678>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4a29      	ldr	r2, [pc, #164]	; (8007020 <HAL_DMA_IRQHandler+0x698>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d040      	beq.n	8007000 <HAL_DMA_IRQHandler+0x678>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4a28      	ldr	r2, [pc, #160]	; (8007024 <HAL_DMA_IRQHandler+0x69c>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d03b      	beq.n	8007000 <HAL_DMA_IRQHandler+0x678>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a26      	ldr	r2, [pc, #152]	; (8007028 <HAL_DMA_IRQHandler+0x6a0>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d036      	beq.n	8007000 <HAL_DMA_IRQHandler+0x678>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4a25      	ldr	r2, [pc, #148]	; (800702c <HAL_DMA_IRQHandler+0x6a4>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d031      	beq.n	8007000 <HAL_DMA_IRQHandler+0x678>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a23      	ldr	r2, [pc, #140]	; (8007030 <HAL_DMA_IRQHandler+0x6a8>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d02c      	beq.n	8007000 <HAL_DMA_IRQHandler+0x678>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	4a22      	ldr	r2, [pc, #136]	; (8007034 <HAL_DMA_IRQHandler+0x6ac>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d027      	beq.n	8007000 <HAL_DMA_IRQHandler+0x678>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a20      	ldr	r2, [pc, #128]	; (8007038 <HAL_DMA_IRQHandler+0x6b0>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d022      	beq.n	8007000 <HAL_DMA_IRQHandler+0x678>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4a1f      	ldr	r2, [pc, #124]	; (800703c <HAL_DMA_IRQHandler+0x6b4>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d01d      	beq.n	8007000 <HAL_DMA_IRQHandler+0x678>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a1d      	ldr	r2, [pc, #116]	; (8007040 <HAL_DMA_IRQHandler+0x6b8>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d018      	beq.n	8007000 <HAL_DMA_IRQHandler+0x678>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4a1c      	ldr	r2, [pc, #112]	; (8007044 <HAL_DMA_IRQHandler+0x6bc>)
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d013      	beq.n	8007000 <HAL_DMA_IRQHandler+0x678>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a1a      	ldr	r2, [pc, #104]	; (8007048 <HAL_DMA_IRQHandler+0x6c0>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d00e      	beq.n	8007000 <HAL_DMA_IRQHandler+0x678>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4a19      	ldr	r2, [pc, #100]	; (800704c <HAL_DMA_IRQHandler+0x6c4>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d009      	beq.n	8007000 <HAL_DMA_IRQHandler+0x678>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a17      	ldr	r2, [pc, #92]	; (8007050 <HAL_DMA_IRQHandler+0x6c8>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d004      	beq.n	8007000 <HAL_DMA_IRQHandler+0x678>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4a16      	ldr	r2, [pc, #88]	; (8007054 <HAL_DMA_IRQHandler+0x6cc>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d12b      	bne.n	8007058 <HAL_DMA_IRQHandler+0x6d0>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f003 0310 	and.w	r3, r3, #16
 800700a:	2b00      	cmp	r3, #0
 800700c:	bf14      	ite	ne
 800700e:	2301      	movne	r3, #1
 8007010:	2300      	moveq	r3, #0
 8007012:	b2db      	uxtb	r3, r3
 8007014:	e02a      	b.n	800706c <HAL_DMA_IRQHandler+0x6e4>
 8007016:	bf00      	nop
 8007018:	40020010 	.word	0x40020010
 800701c:	40020028 	.word	0x40020028
 8007020:	40020040 	.word	0x40020040
 8007024:	40020058 	.word	0x40020058
 8007028:	40020070 	.word	0x40020070
 800702c:	40020088 	.word	0x40020088
 8007030:	400200a0 	.word	0x400200a0
 8007034:	400200b8 	.word	0x400200b8
 8007038:	40020410 	.word	0x40020410
 800703c:	40020428 	.word	0x40020428
 8007040:	40020440 	.word	0x40020440
 8007044:	40020458 	.word	0x40020458
 8007048:	40020470 	.word	0x40020470
 800704c:	40020488 	.word	0x40020488
 8007050:	400204a0 	.word	0x400204a0
 8007054:	400204b8 	.word	0x400204b8
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f003 0302 	and.w	r3, r3, #2
 8007062:	2b00      	cmp	r3, #0
 8007064:	bf14      	ite	ne
 8007066:	2301      	movne	r3, #1
 8007068:	2300      	moveq	r3, #0
 800706a:	b2db      	uxtb	r3, r3
 800706c:	2b00      	cmp	r3, #0
 800706e:	f000 8087 	beq.w	8007180 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007076:	f003 031f 	and.w	r3, r3, #31
 800707a:	2220      	movs	r2, #32
 800707c:	409a      	lsls	r2, r3
 800707e:	6a3b      	ldr	r3, [r7, #32]
 8007080:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007088:	b2db      	uxtb	r3, r3
 800708a:	2b04      	cmp	r3, #4
 800708c:	d139      	bne.n	8007102 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	681a      	ldr	r2, [r3, #0]
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f022 0216 	bic.w	r2, r2, #22
 800709c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	695a      	ldr	r2, [r3, #20]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80070ac:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d103      	bne.n	80070be <HAL_DMA_IRQHandler+0x736>
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d007      	beq.n	80070ce <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	681a      	ldr	r2, [r3, #0]
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f022 0208 	bic.w	r2, r2, #8
 80070cc:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070d2:	f003 031f 	and.w	r3, r3, #31
 80070d6:	223f      	movs	r2, #63	; 0x3f
 80070d8:	409a      	lsls	r2, r3
 80070da:	6a3b      	ldr	r3, [r7, #32]
 80070dc:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2201      	movs	r2, #1
 80070e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2200      	movs	r2, #0
 80070ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	f000 834a 	beq.w	800778c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070fc:	6878      	ldr	r0, [r7, #4]
 80070fe:	4798      	blx	r3
          }
          return;
 8007100:	e344      	b.n	800778c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800710c:	2b00      	cmp	r3, #0
 800710e:	d018      	beq.n	8007142 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800711a:	2b00      	cmp	r3, #0
 800711c:	d108      	bne.n	8007130 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007122:	2b00      	cmp	r3, #0
 8007124:	d02c      	beq.n	8007180 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	4798      	blx	r3
 800712e:	e027      	b.n	8007180 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007134:	2b00      	cmp	r3, #0
 8007136:	d023      	beq.n	8007180 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800713c:	6878      	ldr	r0, [r7, #4]
 800713e:	4798      	blx	r3
 8007140:	e01e      	b.n	8007180 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800714c:	2b00      	cmp	r3, #0
 800714e:	d10f      	bne.n	8007170 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	681a      	ldr	r2, [r3, #0]
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f022 0210 	bic.w	r2, r2, #16
 800715e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2201      	movs	r2, #1
 8007164:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2200      	movs	r2, #0
 800716c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007174:	2b00      	cmp	r3, #0
 8007176:	d003      	beq.n	8007180 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007184:	2b00      	cmp	r3, #0
 8007186:	f000 8306 	beq.w	8007796 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800718e:	f003 0301 	and.w	r3, r3, #1
 8007192:	2b00      	cmp	r3, #0
 8007194:	f000 8088 	beq.w	80072a8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2204      	movs	r2, #4
 800719c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	4a7a      	ldr	r2, [pc, #488]	; (8007390 <HAL_DMA_IRQHandler+0xa08>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d04a      	beq.n	8007240 <HAL_DMA_IRQHandler+0x8b8>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	4a79      	ldr	r2, [pc, #484]	; (8007394 <HAL_DMA_IRQHandler+0xa0c>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d045      	beq.n	8007240 <HAL_DMA_IRQHandler+0x8b8>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	4a77      	ldr	r2, [pc, #476]	; (8007398 <HAL_DMA_IRQHandler+0xa10>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d040      	beq.n	8007240 <HAL_DMA_IRQHandler+0x8b8>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	4a76      	ldr	r2, [pc, #472]	; (800739c <HAL_DMA_IRQHandler+0xa14>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d03b      	beq.n	8007240 <HAL_DMA_IRQHandler+0x8b8>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4a74      	ldr	r2, [pc, #464]	; (80073a0 <HAL_DMA_IRQHandler+0xa18>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d036      	beq.n	8007240 <HAL_DMA_IRQHandler+0x8b8>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4a73      	ldr	r2, [pc, #460]	; (80073a4 <HAL_DMA_IRQHandler+0xa1c>)
 80071d8:	4293      	cmp	r3, r2
 80071da:	d031      	beq.n	8007240 <HAL_DMA_IRQHandler+0x8b8>
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4a71      	ldr	r2, [pc, #452]	; (80073a8 <HAL_DMA_IRQHandler+0xa20>)
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d02c      	beq.n	8007240 <HAL_DMA_IRQHandler+0x8b8>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	4a70      	ldr	r2, [pc, #448]	; (80073ac <HAL_DMA_IRQHandler+0xa24>)
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d027      	beq.n	8007240 <HAL_DMA_IRQHandler+0x8b8>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a6e      	ldr	r2, [pc, #440]	; (80073b0 <HAL_DMA_IRQHandler+0xa28>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d022      	beq.n	8007240 <HAL_DMA_IRQHandler+0x8b8>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	4a6d      	ldr	r2, [pc, #436]	; (80073b4 <HAL_DMA_IRQHandler+0xa2c>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d01d      	beq.n	8007240 <HAL_DMA_IRQHandler+0x8b8>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a6b      	ldr	r2, [pc, #428]	; (80073b8 <HAL_DMA_IRQHandler+0xa30>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d018      	beq.n	8007240 <HAL_DMA_IRQHandler+0x8b8>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4a6a      	ldr	r2, [pc, #424]	; (80073bc <HAL_DMA_IRQHandler+0xa34>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d013      	beq.n	8007240 <HAL_DMA_IRQHandler+0x8b8>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a68      	ldr	r2, [pc, #416]	; (80073c0 <HAL_DMA_IRQHandler+0xa38>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d00e      	beq.n	8007240 <HAL_DMA_IRQHandler+0x8b8>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4a67      	ldr	r2, [pc, #412]	; (80073c4 <HAL_DMA_IRQHandler+0xa3c>)
 8007228:	4293      	cmp	r3, r2
 800722a:	d009      	beq.n	8007240 <HAL_DMA_IRQHandler+0x8b8>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	4a65      	ldr	r2, [pc, #404]	; (80073c8 <HAL_DMA_IRQHandler+0xa40>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d004      	beq.n	8007240 <HAL_DMA_IRQHandler+0x8b8>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4a64      	ldr	r2, [pc, #400]	; (80073cc <HAL_DMA_IRQHandler+0xa44>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d108      	bne.n	8007252 <HAL_DMA_IRQHandler+0x8ca>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	681a      	ldr	r2, [r3, #0]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f022 0201 	bic.w	r2, r2, #1
 800724e:	601a      	str	r2, [r3, #0]
 8007250:	e007      	b.n	8007262 <HAL_DMA_IRQHandler+0x8da>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	681a      	ldr	r2, [r3, #0]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f022 0201 	bic.w	r2, r2, #1
 8007260:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	3301      	adds	r3, #1
 8007266:	60fb      	str	r3, [r7, #12]
 8007268:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800726a:	429a      	cmp	r2, r3
 800726c:	d307      	bcc.n	800727e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f003 0301 	and.w	r3, r3, #1
 8007278:	2b00      	cmp	r3, #0
 800727a:	d1f2      	bne.n	8007262 <HAL_DMA_IRQHandler+0x8da>
 800727c:	e000      	b.n	8007280 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800727e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f003 0301 	and.w	r3, r3, #1
 800728a:	2b00      	cmp	r3, #0
 800728c:	d004      	beq.n	8007298 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2203      	movs	r2, #3
 8007292:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8007296:	e003      	b.n	80072a0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2201      	movs	r2, #1
 800729c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2200      	movs	r2, #0
 80072a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	f000 8272 	beq.w	8007796 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072b6:	6878      	ldr	r0, [r7, #4]
 80072b8:	4798      	blx	r3
 80072ba:	e26c      	b.n	8007796 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4a43      	ldr	r2, [pc, #268]	; (80073d0 <HAL_DMA_IRQHandler+0xa48>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d022      	beq.n	800730c <HAL_DMA_IRQHandler+0x984>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4a42      	ldr	r2, [pc, #264]	; (80073d4 <HAL_DMA_IRQHandler+0xa4c>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d01d      	beq.n	800730c <HAL_DMA_IRQHandler+0x984>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4a40      	ldr	r2, [pc, #256]	; (80073d8 <HAL_DMA_IRQHandler+0xa50>)
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d018      	beq.n	800730c <HAL_DMA_IRQHandler+0x984>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4a3f      	ldr	r2, [pc, #252]	; (80073dc <HAL_DMA_IRQHandler+0xa54>)
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d013      	beq.n	800730c <HAL_DMA_IRQHandler+0x984>
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	4a3d      	ldr	r2, [pc, #244]	; (80073e0 <HAL_DMA_IRQHandler+0xa58>)
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d00e      	beq.n	800730c <HAL_DMA_IRQHandler+0x984>
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	4a3c      	ldr	r2, [pc, #240]	; (80073e4 <HAL_DMA_IRQHandler+0xa5c>)
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d009      	beq.n	800730c <HAL_DMA_IRQHandler+0x984>
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	4a3a      	ldr	r2, [pc, #232]	; (80073e8 <HAL_DMA_IRQHandler+0xa60>)
 80072fe:	4293      	cmp	r3, r2
 8007300:	d004      	beq.n	800730c <HAL_DMA_IRQHandler+0x984>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4a39      	ldr	r2, [pc, #228]	; (80073ec <HAL_DMA_IRQHandler+0xa64>)
 8007308:	4293      	cmp	r3, r2
 800730a:	d101      	bne.n	8007310 <HAL_DMA_IRQHandler+0x988>
 800730c:	2301      	movs	r3, #1
 800730e:	e000      	b.n	8007312 <HAL_DMA_IRQHandler+0x98a>
 8007310:	2300      	movs	r3, #0
 8007312:	2b00      	cmp	r3, #0
 8007314:	f000 823f 	beq.w	8007796 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007324:	f003 031f 	and.w	r3, r3, #31
 8007328:	2204      	movs	r2, #4
 800732a:	409a      	lsls	r2, r3
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	4013      	ands	r3, r2
 8007330:	2b00      	cmp	r3, #0
 8007332:	f000 80cd 	beq.w	80074d0 <HAL_DMA_IRQHandler+0xb48>
 8007336:	693b      	ldr	r3, [r7, #16]
 8007338:	f003 0304 	and.w	r3, r3, #4
 800733c:	2b00      	cmp	r3, #0
 800733e:	f000 80c7 	beq.w	80074d0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007346:	f003 031f 	and.w	r3, r3, #31
 800734a:	2204      	movs	r2, #4
 800734c:	409a      	lsls	r2, r3
 800734e:	69fb      	ldr	r3, [r7, #28]
 8007350:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007358:	2b00      	cmp	r3, #0
 800735a:	d049      	beq.n	80073f0 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007362:	2b00      	cmp	r3, #0
 8007364:	d109      	bne.n	800737a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800736a:	2b00      	cmp	r3, #0
 800736c:	f000 8210 	beq.w	8007790 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007378:	e20a      	b.n	8007790 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800737e:	2b00      	cmp	r3, #0
 8007380:	f000 8206 	beq.w	8007790 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007388:	6878      	ldr	r0, [r7, #4]
 800738a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800738c:	e200      	b.n	8007790 <HAL_DMA_IRQHandler+0xe08>
 800738e:	bf00      	nop
 8007390:	40020010 	.word	0x40020010
 8007394:	40020028 	.word	0x40020028
 8007398:	40020040 	.word	0x40020040
 800739c:	40020058 	.word	0x40020058
 80073a0:	40020070 	.word	0x40020070
 80073a4:	40020088 	.word	0x40020088
 80073a8:	400200a0 	.word	0x400200a0
 80073ac:	400200b8 	.word	0x400200b8
 80073b0:	40020410 	.word	0x40020410
 80073b4:	40020428 	.word	0x40020428
 80073b8:	40020440 	.word	0x40020440
 80073bc:	40020458 	.word	0x40020458
 80073c0:	40020470 	.word	0x40020470
 80073c4:	40020488 	.word	0x40020488
 80073c8:	400204a0 	.word	0x400204a0
 80073cc:	400204b8 	.word	0x400204b8
 80073d0:	58025408 	.word	0x58025408
 80073d4:	5802541c 	.word	0x5802541c
 80073d8:	58025430 	.word	0x58025430
 80073dc:	58025444 	.word	0x58025444
 80073e0:	58025458 	.word	0x58025458
 80073e4:	5802546c 	.word	0x5802546c
 80073e8:	58025480 	.word	0x58025480
 80073ec:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	f003 0320 	and.w	r3, r3, #32
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d160      	bne.n	80074bc <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4a7f      	ldr	r2, [pc, #508]	; (80075fc <HAL_DMA_IRQHandler+0xc74>)
 8007400:	4293      	cmp	r3, r2
 8007402:	d04a      	beq.n	800749a <HAL_DMA_IRQHandler+0xb12>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4a7d      	ldr	r2, [pc, #500]	; (8007600 <HAL_DMA_IRQHandler+0xc78>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d045      	beq.n	800749a <HAL_DMA_IRQHandler+0xb12>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4a7c      	ldr	r2, [pc, #496]	; (8007604 <HAL_DMA_IRQHandler+0xc7c>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d040      	beq.n	800749a <HAL_DMA_IRQHandler+0xb12>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a7a      	ldr	r2, [pc, #488]	; (8007608 <HAL_DMA_IRQHandler+0xc80>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d03b      	beq.n	800749a <HAL_DMA_IRQHandler+0xb12>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	4a79      	ldr	r2, [pc, #484]	; (800760c <HAL_DMA_IRQHandler+0xc84>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d036      	beq.n	800749a <HAL_DMA_IRQHandler+0xb12>
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	4a77      	ldr	r2, [pc, #476]	; (8007610 <HAL_DMA_IRQHandler+0xc88>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d031      	beq.n	800749a <HAL_DMA_IRQHandler+0xb12>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	4a76      	ldr	r2, [pc, #472]	; (8007614 <HAL_DMA_IRQHandler+0xc8c>)
 800743c:	4293      	cmp	r3, r2
 800743e:	d02c      	beq.n	800749a <HAL_DMA_IRQHandler+0xb12>
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	4a74      	ldr	r2, [pc, #464]	; (8007618 <HAL_DMA_IRQHandler+0xc90>)
 8007446:	4293      	cmp	r3, r2
 8007448:	d027      	beq.n	800749a <HAL_DMA_IRQHandler+0xb12>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	4a73      	ldr	r2, [pc, #460]	; (800761c <HAL_DMA_IRQHandler+0xc94>)
 8007450:	4293      	cmp	r3, r2
 8007452:	d022      	beq.n	800749a <HAL_DMA_IRQHandler+0xb12>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	4a71      	ldr	r2, [pc, #452]	; (8007620 <HAL_DMA_IRQHandler+0xc98>)
 800745a:	4293      	cmp	r3, r2
 800745c:	d01d      	beq.n	800749a <HAL_DMA_IRQHandler+0xb12>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	4a70      	ldr	r2, [pc, #448]	; (8007624 <HAL_DMA_IRQHandler+0xc9c>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d018      	beq.n	800749a <HAL_DMA_IRQHandler+0xb12>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	4a6e      	ldr	r2, [pc, #440]	; (8007628 <HAL_DMA_IRQHandler+0xca0>)
 800746e:	4293      	cmp	r3, r2
 8007470:	d013      	beq.n	800749a <HAL_DMA_IRQHandler+0xb12>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	4a6d      	ldr	r2, [pc, #436]	; (800762c <HAL_DMA_IRQHandler+0xca4>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d00e      	beq.n	800749a <HAL_DMA_IRQHandler+0xb12>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4a6b      	ldr	r2, [pc, #428]	; (8007630 <HAL_DMA_IRQHandler+0xca8>)
 8007482:	4293      	cmp	r3, r2
 8007484:	d009      	beq.n	800749a <HAL_DMA_IRQHandler+0xb12>
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	4a6a      	ldr	r2, [pc, #424]	; (8007634 <HAL_DMA_IRQHandler+0xcac>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d004      	beq.n	800749a <HAL_DMA_IRQHandler+0xb12>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	4a68      	ldr	r2, [pc, #416]	; (8007638 <HAL_DMA_IRQHandler+0xcb0>)
 8007496:	4293      	cmp	r3, r2
 8007498:	d108      	bne.n	80074ac <HAL_DMA_IRQHandler+0xb24>
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	681a      	ldr	r2, [r3, #0]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f022 0208 	bic.w	r2, r2, #8
 80074a8:	601a      	str	r2, [r3, #0]
 80074aa:	e007      	b.n	80074bc <HAL_DMA_IRQHandler+0xb34>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	681a      	ldr	r2, [r3, #0]
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f022 0204 	bic.w	r2, r2, #4
 80074ba:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	f000 8165 	beq.w	8007790 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80074ce:	e15f      	b.n	8007790 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074d4:	f003 031f 	and.w	r3, r3, #31
 80074d8:	2202      	movs	r2, #2
 80074da:	409a      	lsls	r2, r3
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	4013      	ands	r3, r2
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	f000 80c5 	beq.w	8007670 <HAL_DMA_IRQHandler+0xce8>
 80074e6:	693b      	ldr	r3, [r7, #16]
 80074e8:	f003 0302 	and.w	r3, r3, #2
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	f000 80bf 	beq.w	8007670 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074f6:	f003 031f 	and.w	r3, r3, #31
 80074fa:	2202      	movs	r2, #2
 80074fc:	409a      	lsls	r2, r3
 80074fe:	69fb      	ldr	r3, [r7, #28]
 8007500:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007502:	693b      	ldr	r3, [r7, #16]
 8007504:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007508:	2b00      	cmp	r3, #0
 800750a:	d018      	beq.n	800753e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800750c:	693b      	ldr	r3, [r7, #16]
 800750e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007512:	2b00      	cmp	r3, #0
 8007514:	d109      	bne.n	800752a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800751a:	2b00      	cmp	r3, #0
 800751c:	f000 813a 	beq.w	8007794 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007524:	6878      	ldr	r0, [r7, #4]
 8007526:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007528:	e134      	b.n	8007794 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800752e:	2b00      	cmp	r3, #0
 8007530:	f000 8130 	beq.w	8007794 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007538:	6878      	ldr	r0, [r7, #4]
 800753a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800753c:	e12a      	b.n	8007794 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800753e:	693b      	ldr	r3, [r7, #16]
 8007540:	f003 0320 	and.w	r3, r3, #32
 8007544:	2b00      	cmp	r3, #0
 8007546:	f040 8089 	bne.w	800765c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a2b      	ldr	r2, [pc, #172]	; (80075fc <HAL_DMA_IRQHandler+0xc74>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d04a      	beq.n	80075ea <HAL_DMA_IRQHandler+0xc62>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a29      	ldr	r2, [pc, #164]	; (8007600 <HAL_DMA_IRQHandler+0xc78>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d045      	beq.n	80075ea <HAL_DMA_IRQHandler+0xc62>
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	4a28      	ldr	r2, [pc, #160]	; (8007604 <HAL_DMA_IRQHandler+0xc7c>)
 8007564:	4293      	cmp	r3, r2
 8007566:	d040      	beq.n	80075ea <HAL_DMA_IRQHandler+0xc62>
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	4a26      	ldr	r2, [pc, #152]	; (8007608 <HAL_DMA_IRQHandler+0xc80>)
 800756e:	4293      	cmp	r3, r2
 8007570:	d03b      	beq.n	80075ea <HAL_DMA_IRQHandler+0xc62>
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	4a25      	ldr	r2, [pc, #148]	; (800760c <HAL_DMA_IRQHandler+0xc84>)
 8007578:	4293      	cmp	r3, r2
 800757a:	d036      	beq.n	80075ea <HAL_DMA_IRQHandler+0xc62>
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	4a23      	ldr	r2, [pc, #140]	; (8007610 <HAL_DMA_IRQHandler+0xc88>)
 8007582:	4293      	cmp	r3, r2
 8007584:	d031      	beq.n	80075ea <HAL_DMA_IRQHandler+0xc62>
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	4a22      	ldr	r2, [pc, #136]	; (8007614 <HAL_DMA_IRQHandler+0xc8c>)
 800758c:	4293      	cmp	r3, r2
 800758e:	d02c      	beq.n	80075ea <HAL_DMA_IRQHandler+0xc62>
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4a20      	ldr	r2, [pc, #128]	; (8007618 <HAL_DMA_IRQHandler+0xc90>)
 8007596:	4293      	cmp	r3, r2
 8007598:	d027      	beq.n	80075ea <HAL_DMA_IRQHandler+0xc62>
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	4a1f      	ldr	r2, [pc, #124]	; (800761c <HAL_DMA_IRQHandler+0xc94>)
 80075a0:	4293      	cmp	r3, r2
 80075a2:	d022      	beq.n	80075ea <HAL_DMA_IRQHandler+0xc62>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	4a1d      	ldr	r2, [pc, #116]	; (8007620 <HAL_DMA_IRQHandler+0xc98>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d01d      	beq.n	80075ea <HAL_DMA_IRQHandler+0xc62>
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	4a1c      	ldr	r2, [pc, #112]	; (8007624 <HAL_DMA_IRQHandler+0xc9c>)
 80075b4:	4293      	cmp	r3, r2
 80075b6:	d018      	beq.n	80075ea <HAL_DMA_IRQHandler+0xc62>
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	4a1a      	ldr	r2, [pc, #104]	; (8007628 <HAL_DMA_IRQHandler+0xca0>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d013      	beq.n	80075ea <HAL_DMA_IRQHandler+0xc62>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	4a19      	ldr	r2, [pc, #100]	; (800762c <HAL_DMA_IRQHandler+0xca4>)
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d00e      	beq.n	80075ea <HAL_DMA_IRQHandler+0xc62>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a17      	ldr	r2, [pc, #92]	; (8007630 <HAL_DMA_IRQHandler+0xca8>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d009      	beq.n	80075ea <HAL_DMA_IRQHandler+0xc62>
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	4a16      	ldr	r2, [pc, #88]	; (8007634 <HAL_DMA_IRQHandler+0xcac>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d004      	beq.n	80075ea <HAL_DMA_IRQHandler+0xc62>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	4a14      	ldr	r2, [pc, #80]	; (8007638 <HAL_DMA_IRQHandler+0xcb0>)
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d128      	bne.n	800763c <HAL_DMA_IRQHandler+0xcb4>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	681a      	ldr	r2, [r3, #0]
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f022 0214 	bic.w	r2, r2, #20
 80075f8:	601a      	str	r2, [r3, #0]
 80075fa:	e027      	b.n	800764c <HAL_DMA_IRQHandler+0xcc4>
 80075fc:	40020010 	.word	0x40020010
 8007600:	40020028 	.word	0x40020028
 8007604:	40020040 	.word	0x40020040
 8007608:	40020058 	.word	0x40020058
 800760c:	40020070 	.word	0x40020070
 8007610:	40020088 	.word	0x40020088
 8007614:	400200a0 	.word	0x400200a0
 8007618:	400200b8 	.word	0x400200b8
 800761c:	40020410 	.word	0x40020410
 8007620:	40020428 	.word	0x40020428
 8007624:	40020440 	.word	0x40020440
 8007628:	40020458 	.word	0x40020458
 800762c:	40020470 	.word	0x40020470
 8007630:	40020488 	.word	0x40020488
 8007634:	400204a0 	.word	0x400204a0
 8007638:	400204b8 	.word	0x400204b8
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	681a      	ldr	r2, [r3, #0]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f022 020a 	bic.w	r2, r2, #10
 800764a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2201      	movs	r2, #1
 8007650:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2200      	movs	r2, #0
 8007658:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007660:	2b00      	cmp	r3, #0
 8007662:	f000 8097 	beq.w	8007794 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800766a:	6878      	ldr	r0, [r7, #4]
 800766c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800766e:	e091      	b.n	8007794 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007674:	f003 031f 	and.w	r3, r3, #31
 8007678:	2208      	movs	r2, #8
 800767a:	409a      	lsls	r2, r3
 800767c:	697b      	ldr	r3, [r7, #20]
 800767e:	4013      	ands	r3, r2
 8007680:	2b00      	cmp	r3, #0
 8007682:	f000 8088 	beq.w	8007796 <HAL_DMA_IRQHandler+0xe0e>
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	f003 0308 	and.w	r3, r3, #8
 800768c:	2b00      	cmp	r3, #0
 800768e:	f000 8082 	beq.w	8007796 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	4a41      	ldr	r2, [pc, #260]	; (800779c <HAL_DMA_IRQHandler+0xe14>)
 8007698:	4293      	cmp	r3, r2
 800769a:	d04a      	beq.n	8007732 <HAL_DMA_IRQHandler+0xdaa>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	4a3f      	ldr	r2, [pc, #252]	; (80077a0 <HAL_DMA_IRQHandler+0xe18>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d045      	beq.n	8007732 <HAL_DMA_IRQHandler+0xdaa>
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4a3e      	ldr	r2, [pc, #248]	; (80077a4 <HAL_DMA_IRQHandler+0xe1c>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d040      	beq.n	8007732 <HAL_DMA_IRQHandler+0xdaa>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	4a3c      	ldr	r2, [pc, #240]	; (80077a8 <HAL_DMA_IRQHandler+0xe20>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d03b      	beq.n	8007732 <HAL_DMA_IRQHandler+0xdaa>
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4a3b      	ldr	r2, [pc, #236]	; (80077ac <HAL_DMA_IRQHandler+0xe24>)
 80076c0:	4293      	cmp	r3, r2
 80076c2:	d036      	beq.n	8007732 <HAL_DMA_IRQHandler+0xdaa>
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	4a39      	ldr	r2, [pc, #228]	; (80077b0 <HAL_DMA_IRQHandler+0xe28>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d031      	beq.n	8007732 <HAL_DMA_IRQHandler+0xdaa>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	4a38      	ldr	r2, [pc, #224]	; (80077b4 <HAL_DMA_IRQHandler+0xe2c>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d02c      	beq.n	8007732 <HAL_DMA_IRQHandler+0xdaa>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4a36      	ldr	r2, [pc, #216]	; (80077b8 <HAL_DMA_IRQHandler+0xe30>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d027      	beq.n	8007732 <HAL_DMA_IRQHandler+0xdaa>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4a35      	ldr	r2, [pc, #212]	; (80077bc <HAL_DMA_IRQHandler+0xe34>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d022      	beq.n	8007732 <HAL_DMA_IRQHandler+0xdaa>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	4a33      	ldr	r2, [pc, #204]	; (80077c0 <HAL_DMA_IRQHandler+0xe38>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d01d      	beq.n	8007732 <HAL_DMA_IRQHandler+0xdaa>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	4a32      	ldr	r2, [pc, #200]	; (80077c4 <HAL_DMA_IRQHandler+0xe3c>)
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d018      	beq.n	8007732 <HAL_DMA_IRQHandler+0xdaa>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	4a30      	ldr	r2, [pc, #192]	; (80077c8 <HAL_DMA_IRQHandler+0xe40>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d013      	beq.n	8007732 <HAL_DMA_IRQHandler+0xdaa>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	4a2f      	ldr	r2, [pc, #188]	; (80077cc <HAL_DMA_IRQHandler+0xe44>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d00e      	beq.n	8007732 <HAL_DMA_IRQHandler+0xdaa>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	4a2d      	ldr	r2, [pc, #180]	; (80077d0 <HAL_DMA_IRQHandler+0xe48>)
 800771a:	4293      	cmp	r3, r2
 800771c:	d009      	beq.n	8007732 <HAL_DMA_IRQHandler+0xdaa>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	4a2c      	ldr	r2, [pc, #176]	; (80077d4 <HAL_DMA_IRQHandler+0xe4c>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d004      	beq.n	8007732 <HAL_DMA_IRQHandler+0xdaa>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	4a2a      	ldr	r2, [pc, #168]	; (80077d8 <HAL_DMA_IRQHandler+0xe50>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d108      	bne.n	8007744 <HAL_DMA_IRQHandler+0xdbc>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	681a      	ldr	r2, [r3, #0]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f022 021c 	bic.w	r2, r2, #28
 8007740:	601a      	str	r2, [r3, #0]
 8007742:	e007      	b.n	8007754 <HAL_DMA_IRQHandler+0xdcc>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	681a      	ldr	r2, [r3, #0]
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f022 020e 	bic.w	r2, r2, #14
 8007752:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007758:	f003 031f 	and.w	r3, r3, #31
 800775c:	2201      	movs	r2, #1
 800775e:	409a      	lsls	r2, r3
 8007760:	69fb      	ldr	r3, [r7, #28]
 8007762:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2201      	movs	r2, #1
 8007768:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2201      	movs	r2, #1
 800776e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2200      	movs	r2, #0
 8007776:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800777e:	2b00      	cmp	r3, #0
 8007780:	d009      	beq.n	8007796 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	4798      	blx	r3
 800778a:	e004      	b.n	8007796 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800778c:	bf00      	nop
 800778e:	e002      	b.n	8007796 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007790:	bf00      	nop
 8007792:	e000      	b.n	8007796 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007794:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007796:	3728      	adds	r7, #40	; 0x28
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}
 800779c:	40020010 	.word	0x40020010
 80077a0:	40020028 	.word	0x40020028
 80077a4:	40020040 	.word	0x40020040
 80077a8:	40020058 	.word	0x40020058
 80077ac:	40020070 	.word	0x40020070
 80077b0:	40020088 	.word	0x40020088
 80077b4:	400200a0 	.word	0x400200a0
 80077b8:	400200b8 	.word	0x400200b8
 80077bc:	40020410 	.word	0x40020410
 80077c0:	40020428 	.word	0x40020428
 80077c4:	40020440 	.word	0x40020440
 80077c8:	40020458 	.word	0x40020458
 80077cc:	40020470 	.word	0x40020470
 80077d0:	40020488 	.word	0x40020488
 80077d4:	400204a0 	.word	0x400204a0
 80077d8:	400204b8 	.word	0x400204b8

080077dc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80077dc:	b480      	push	{r7}
 80077de:	b087      	sub	sp, #28
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	60f8      	str	r0, [r7, #12]
 80077e4:	60b9      	str	r1, [r7, #8]
 80077e6:	607a      	str	r2, [r7, #4]
 80077e8:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077ee:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077f4:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a7f      	ldr	r2, [pc, #508]	; (80079f8 <DMA_SetConfig+0x21c>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d072      	beq.n	80078e6 <DMA_SetConfig+0x10a>
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4a7d      	ldr	r2, [pc, #500]	; (80079fc <DMA_SetConfig+0x220>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d06d      	beq.n	80078e6 <DMA_SetConfig+0x10a>
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4a7c      	ldr	r2, [pc, #496]	; (8007a00 <DMA_SetConfig+0x224>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d068      	beq.n	80078e6 <DMA_SetConfig+0x10a>
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	4a7a      	ldr	r2, [pc, #488]	; (8007a04 <DMA_SetConfig+0x228>)
 800781a:	4293      	cmp	r3, r2
 800781c:	d063      	beq.n	80078e6 <DMA_SetConfig+0x10a>
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4a79      	ldr	r2, [pc, #484]	; (8007a08 <DMA_SetConfig+0x22c>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d05e      	beq.n	80078e6 <DMA_SetConfig+0x10a>
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4a77      	ldr	r2, [pc, #476]	; (8007a0c <DMA_SetConfig+0x230>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d059      	beq.n	80078e6 <DMA_SetConfig+0x10a>
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	4a76      	ldr	r2, [pc, #472]	; (8007a10 <DMA_SetConfig+0x234>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d054      	beq.n	80078e6 <DMA_SetConfig+0x10a>
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	4a74      	ldr	r2, [pc, #464]	; (8007a14 <DMA_SetConfig+0x238>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d04f      	beq.n	80078e6 <DMA_SetConfig+0x10a>
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	4a73      	ldr	r2, [pc, #460]	; (8007a18 <DMA_SetConfig+0x23c>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d04a      	beq.n	80078e6 <DMA_SetConfig+0x10a>
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4a71      	ldr	r2, [pc, #452]	; (8007a1c <DMA_SetConfig+0x240>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d045      	beq.n	80078e6 <DMA_SetConfig+0x10a>
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	4a70      	ldr	r2, [pc, #448]	; (8007a20 <DMA_SetConfig+0x244>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d040      	beq.n	80078e6 <DMA_SetConfig+0x10a>
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	4a6e      	ldr	r2, [pc, #440]	; (8007a24 <DMA_SetConfig+0x248>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d03b      	beq.n	80078e6 <DMA_SetConfig+0x10a>
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4a6d      	ldr	r2, [pc, #436]	; (8007a28 <DMA_SetConfig+0x24c>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d036      	beq.n	80078e6 <DMA_SetConfig+0x10a>
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	4a6b      	ldr	r2, [pc, #428]	; (8007a2c <DMA_SetConfig+0x250>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d031      	beq.n	80078e6 <DMA_SetConfig+0x10a>
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	4a6a      	ldr	r2, [pc, #424]	; (8007a30 <DMA_SetConfig+0x254>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d02c      	beq.n	80078e6 <DMA_SetConfig+0x10a>
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4a68      	ldr	r2, [pc, #416]	; (8007a34 <DMA_SetConfig+0x258>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d027      	beq.n	80078e6 <DMA_SetConfig+0x10a>
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a67      	ldr	r2, [pc, #412]	; (8007a38 <DMA_SetConfig+0x25c>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d022      	beq.n	80078e6 <DMA_SetConfig+0x10a>
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4a65      	ldr	r2, [pc, #404]	; (8007a3c <DMA_SetConfig+0x260>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d01d      	beq.n	80078e6 <DMA_SetConfig+0x10a>
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4a64      	ldr	r2, [pc, #400]	; (8007a40 <DMA_SetConfig+0x264>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d018      	beq.n	80078e6 <DMA_SetConfig+0x10a>
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4a62      	ldr	r2, [pc, #392]	; (8007a44 <DMA_SetConfig+0x268>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d013      	beq.n	80078e6 <DMA_SetConfig+0x10a>
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4a61      	ldr	r2, [pc, #388]	; (8007a48 <DMA_SetConfig+0x26c>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d00e      	beq.n	80078e6 <DMA_SetConfig+0x10a>
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a5f      	ldr	r2, [pc, #380]	; (8007a4c <DMA_SetConfig+0x270>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d009      	beq.n	80078e6 <DMA_SetConfig+0x10a>
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a5e      	ldr	r2, [pc, #376]	; (8007a50 <DMA_SetConfig+0x274>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d004      	beq.n	80078e6 <DMA_SetConfig+0x10a>
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4a5c      	ldr	r2, [pc, #368]	; (8007a54 <DMA_SetConfig+0x278>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d101      	bne.n	80078ea <DMA_SetConfig+0x10e>
 80078e6:	2301      	movs	r3, #1
 80078e8:	e000      	b.n	80078ec <DMA_SetConfig+0x110>
 80078ea:	2300      	movs	r3, #0
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d00d      	beq.n	800790c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80078f4:	68fa      	ldr	r2, [r7, #12]
 80078f6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80078f8:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d004      	beq.n	800790c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007906:	68fa      	ldr	r2, [r7, #12]
 8007908:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800790a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	4a39      	ldr	r2, [pc, #228]	; (80079f8 <DMA_SetConfig+0x21c>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d04a      	beq.n	80079ac <DMA_SetConfig+0x1d0>
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	4a38      	ldr	r2, [pc, #224]	; (80079fc <DMA_SetConfig+0x220>)
 800791c:	4293      	cmp	r3, r2
 800791e:	d045      	beq.n	80079ac <DMA_SetConfig+0x1d0>
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	4a36      	ldr	r2, [pc, #216]	; (8007a00 <DMA_SetConfig+0x224>)
 8007926:	4293      	cmp	r3, r2
 8007928:	d040      	beq.n	80079ac <DMA_SetConfig+0x1d0>
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	4a35      	ldr	r2, [pc, #212]	; (8007a04 <DMA_SetConfig+0x228>)
 8007930:	4293      	cmp	r3, r2
 8007932:	d03b      	beq.n	80079ac <DMA_SetConfig+0x1d0>
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	4a33      	ldr	r2, [pc, #204]	; (8007a08 <DMA_SetConfig+0x22c>)
 800793a:	4293      	cmp	r3, r2
 800793c:	d036      	beq.n	80079ac <DMA_SetConfig+0x1d0>
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	4a32      	ldr	r2, [pc, #200]	; (8007a0c <DMA_SetConfig+0x230>)
 8007944:	4293      	cmp	r3, r2
 8007946:	d031      	beq.n	80079ac <DMA_SetConfig+0x1d0>
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	4a30      	ldr	r2, [pc, #192]	; (8007a10 <DMA_SetConfig+0x234>)
 800794e:	4293      	cmp	r3, r2
 8007950:	d02c      	beq.n	80079ac <DMA_SetConfig+0x1d0>
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	4a2f      	ldr	r2, [pc, #188]	; (8007a14 <DMA_SetConfig+0x238>)
 8007958:	4293      	cmp	r3, r2
 800795a:	d027      	beq.n	80079ac <DMA_SetConfig+0x1d0>
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	4a2d      	ldr	r2, [pc, #180]	; (8007a18 <DMA_SetConfig+0x23c>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d022      	beq.n	80079ac <DMA_SetConfig+0x1d0>
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	4a2c      	ldr	r2, [pc, #176]	; (8007a1c <DMA_SetConfig+0x240>)
 800796c:	4293      	cmp	r3, r2
 800796e:	d01d      	beq.n	80079ac <DMA_SetConfig+0x1d0>
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	4a2a      	ldr	r2, [pc, #168]	; (8007a20 <DMA_SetConfig+0x244>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d018      	beq.n	80079ac <DMA_SetConfig+0x1d0>
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	4a29      	ldr	r2, [pc, #164]	; (8007a24 <DMA_SetConfig+0x248>)
 8007980:	4293      	cmp	r3, r2
 8007982:	d013      	beq.n	80079ac <DMA_SetConfig+0x1d0>
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	4a27      	ldr	r2, [pc, #156]	; (8007a28 <DMA_SetConfig+0x24c>)
 800798a:	4293      	cmp	r3, r2
 800798c:	d00e      	beq.n	80079ac <DMA_SetConfig+0x1d0>
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4a26      	ldr	r2, [pc, #152]	; (8007a2c <DMA_SetConfig+0x250>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d009      	beq.n	80079ac <DMA_SetConfig+0x1d0>
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	4a24      	ldr	r2, [pc, #144]	; (8007a30 <DMA_SetConfig+0x254>)
 800799e:	4293      	cmp	r3, r2
 80079a0:	d004      	beq.n	80079ac <DMA_SetConfig+0x1d0>
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4a23      	ldr	r2, [pc, #140]	; (8007a34 <DMA_SetConfig+0x258>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d101      	bne.n	80079b0 <DMA_SetConfig+0x1d4>
 80079ac:	2301      	movs	r3, #1
 80079ae:	e000      	b.n	80079b2 <DMA_SetConfig+0x1d6>
 80079b0:	2300      	movs	r3, #0
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d059      	beq.n	8007a6a <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079ba:	f003 031f 	and.w	r3, r3, #31
 80079be:	223f      	movs	r2, #63	; 0x3f
 80079c0:	409a      	lsls	r2, r3
 80079c2:	697b      	ldr	r3, [r7, #20]
 80079c4:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	681a      	ldr	r2, [r3, #0]
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80079d4:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	683a      	ldr	r2, [r7, #0]
 80079dc:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	689b      	ldr	r3, [r3, #8]
 80079e2:	2b40      	cmp	r3, #64	; 0x40
 80079e4:	d138      	bne.n	8007a58 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	687a      	ldr	r2, [r7, #4]
 80079ec:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	68ba      	ldr	r2, [r7, #8]
 80079f4:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80079f6:	e086      	b.n	8007b06 <DMA_SetConfig+0x32a>
 80079f8:	40020010 	.word	0x40020010
 80079fc:	40020028 	.word	0x40020028
 8007a00:	40020040 	.word	0x40020040
 8007a04:	40020058 	.word	0x40020058
 8007a08:	40020070 	.word	0x40020070
 8007a0c:	40020088 	.word	0x40020088
 8007a10:	400200a0 	.word	0x400200a0
 8007a14:	400200b8 	.word	0x400200b8
 8007a18:	40020410 	.word	0x40020410
 8007a1c:	40020428 	.word	0x40020428
 8007a20:	40020440 	.word	0x40020440
 8007a24:	40020458 	.word	0x40020458
 8007a28:	40020470 	.word	0x40020470
 8007a2c:	40020488 	.word	0x40020488
 8007a30:	400204a0 	.word	0x400204a0
 8007a34:	400204b8 	.word	0x400204b8
 8007a38:	58025408 	.word	0x58025408
 8007a3c:	5802541c 	.word	0x5802541c
 8007a40:	58025430 	.word	0x58025430
 8007a44:	58025444 	.word	0x58025444
 8007a48:	58025458 	.word	0x58025458
 8007a4c:	5802546c 	.word	0x5802546c
 8007a50:	58025480 	.word	0x58025480
 8007a54:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	68ba      	ldr	r2, [r7, #8]
 8007a5e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	687a      	ldr	r2, [r7, #4]
 8007a66:	60da      	str	r2, [r3, #12]
}
 8007a68:	e04d      	b.n	8007b06 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	4a29      	ldr	r2, [pc, #164]	; (8007b14 <DMA_SetConfig+0x338>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d022      	beq.n	8007aba <DMA_SetConfig+0x2de>
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	4a27      	ldr	r2, [pc, #156]	; (8007b18 <DMA_SetConfig+0x33c>)
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d01d      	beq.n	8007aba <DMA_SetConfig+0x2de>
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	4a26      	ldr	r2, [pc, #152]	; (8007b1c <DMA_SetConfig+0x340>)
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d018      	beq.n	8007aba <DMA_SetConfig+0x2de>
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	4a24      	ldr	r2, [pc, #144]	; (8007b20 <DMA_SetConfig+0x344>)
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	d013      	beq.n	8007aba <DMA_SetConfig+0x2de>
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	4a23      	ldr	r2, [pc, #140]	; (8007b24 <DMA_SetConfig+0x348>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d00e      	beq.n	8007aba <DMA_SetConfig+0x2de>
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	4a21      	ldr	r2, [pc, #132]	; (8007b28 <DMA_SetConfig+0x34c>)
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d009      	beq.n	8007aba <DMA_SetConfig+0x2de>
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	4a20      	ldr	r2, [pc, #128]	; (8007b2c <DMA_SetConfig+0x350>)
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d004      	beq.n	8007aba <DMA_SetConfig+0x2de>
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	4a1e      	ldr	r2, [pc, #120]	; (8007b30 <DMA_SetConfig+0x354>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d101      	bne.n	8007abe <DMA_SetConfig+0x2e2>
 8007aba:	2301      	movs	r3, #1
 8007abc:	e000      	b.n	8007ac0 <DMA_SetConfig+0x2e4>
 8007abe:	2300      	movs	r3, #0
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d020      	beq.n	8007b06 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ac8:	f003 031f 	and.w	r3, r3, #31
 8007acc:	2201      	movs	r2, #1
 8007ace:	409a      	lsls	r2, r3
 8007ad0:	693b      	ldr	r3, [r7, #16]
 8007ad2:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	683a      	ldr	r2, [r7, #0]
 8007ada:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	689b      	ldr	r3, [r3, #8]
 8007ae0:	2b40      	cmp	r3, #64	; 0x40
 8007ae2:	d108      	bne.n	8007af6 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	687a      	ldr	r2, [r7, #4]
 8007aea:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	68ba      	ldr	r2, [r7, #8]
 8007af2:	60da      	str	r2, [r3, #12]
}
 8007af4:	e007      	b.n	8007b06 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	68ba      	ldr	r2, [r7, #8]
 8007afc:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	687a      	ldr	r2, [r7, #4]
 8007b04:	60da      	str	r2, [r3, #12]
}
 8007b06:	bf00      	nop
 8007b08:	371c      	adds	r7, #28
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b10:	4770      	bx	lr
 8007b12:	bf00      	nop
 8007b14:	58025408 	.word	0x58025408
 8007b18:	5802541c 	.word	0x5802541c
 8007b1c:	58025430 	.word	0x58025430
 8007b20:	58025444 	.word	0x58025444
 8007b24:	58025458 	.word	0x58025458
 8007b28:	5802546c 	.word	0x5802546c
 8007b2c:	58025480 	.word	0x58025480
 8007b30:	58025494 	.word	0x58025494

08007b34 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007b34:	b480      	push	{r7}
 8007b36:	b085      	sub	sp, #20
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a42      	ldr	r2, [pc, #264]	; (8007c4c <DMA_CalcBaseAndBitshift+0x118>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d04a      	beq.n	8007bdc <DMA_CalcBaseAndBitshift+0xa8>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	4a41      	ldr	r2, [pc, #260]	; (8007c50 <DMA_CalcBaseAndBitshift+0x11c>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d045      	beq.n	8007bdc <DMA_CalcBaseAndBitshift+0xa8>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a3f      	ldr	r2, [pc, #252]	; (8007c54 <DMA_CalcBaseAndBitshift+0x120>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d040      	beq.n	8007bdc <DMA_CalcBaseAndBitshift+0xa8>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	4a3e      	ldr	r2, [pc, #248]	; (8007c58 <DMA_CalcBaseAndBitshift+0x124>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d03b      	beq.n	8007bdc <DMA_CalcBaseAndBitshift+0xa8>
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4a3c      	ldr	r2, [pc, #240]	; (8007c5c <DMA_CalcBaseAndBitshift+0x128>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d036      	beq.n	8007bdc <DMA_CalcBaseAndBitshift+0xa8>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4a3b      	ldr	r2, [pc, #236]	; (8007c60 <DMA_CalcBaseAndBitshift+0x12c>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d031      	beq.n	8007bdc <DMA_CalcBaseAndBitshift+0xa8>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4a39      	ldr	r2, [pc, #228]	; (8007c64 <DMA_CalcBaseAndBitshift+0x130>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d02c      	beq.n	8007bdc <DMA_CalcBaseAndBitshift+0xa8>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4a38      	ldr	r2, [pc, #224]	; (8007c68 <DMA_CalcBaseAndBitshift+0x134>)
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	d027      	beq.n	8007bdc <DMA_CalcBaseAndBitshift+0xa8>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4a36      	ldr	r2, [pc, #216]	; (8007c6c <DMA_CalcBaseAndBitshift+0x138>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d022      	beq.n	8007bdc <DMA_CalcBaseAndBitshift+0xa8>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4a35      	ldr	r2, [pc, #212]	; (8007c70 <DMA_CalcBaseAndBitshift+0x13c>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d01d      	beq.n	8007bdc <DMA_CalcBaseAndBitshift+0xa8>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4a33      	ldr	r2, [pc, #204]	; (8007c74 <DMA_CalcBaseAndBitshift+0x140>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d018      	beq.n	8007bdc <DMA_CalcBaseAndBitshift+0xa8>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4a32      	ldr	r2, [pc, #200]	; (8007c78 <DMA_CalcBaseAndBitshift+0x144>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d013      	beq.n	8007bdc <DMA_CalcBaseAndBitshift+0xa8>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	4a30      	ldr	r2, [pc, #192]	; (8007c7c <DMA_CalcBaseAndBitshift+0x148>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d00e      	beq.n	8007bdc <DMA_CalcBaseAndBitshift+0xa8>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4a2f      	ldr	r2, [pc, #188]	; (8007c80 <DMA_CalcBaseAndBitshift+0x14c>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d009      	beq.n	8007bdc <DMA_CalcBaseAndBitshift+0xa8>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	4a2d      	ldr	r2, [pc, #180]	; (8007c84 <DMA_CalcBaseAndBitshift+0x150>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d004      	beq.n	8007bdc <DMA_CalcBaseAndBitshift+0xa8>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4a2c      	ldr	r2, [pc, #176]	; (8007c88 <DMA_CalcBaseAndBitshift+0x154>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d101      	bne.n	8007be0 <DMA_CalcBaseAndBitshift+0xac>
 8007bdc:	2301      	movs	r3, #1
 8007bde:	e000      	b.n	8007be2 <DMA_CalcBaseAndBitshift+0xae>
 8007be0:	2300      	movs	r3, #0
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d024      	beq.n	8007c30 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	b2db      	uxtb	r3, r3
 8007bec:	3b10      	subs	r3, #16
 8007bee:	4a27      	ldr	r2, [pc, #156]	; (8007c8c <DMA_CalcBaseAndBitshift+0x158>)
 8007bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8007bf4:	091b      	lsrs	r3, r3, #4
 8007bf6:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	f003 0307 	and.w	r3, r3, #7
 8007bfe:	4a24      	ldr	r2, [pc, #144]	; (8007c90 <DMA_CalcBaseAndBitshift+0x15c>)
 8007c00:	5cd3      	ldrb	r3, [r2, r3]
 8007c02:	461a      	mov	r2, r3
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	2b03      	cmp	r3, #3
 8007c0c:	d908      	bls.n	8007c20 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	461a      	mov	r2, r3
 8007c14:	4b1f      	ldr	r3, [pc, #124]	; (8007c94 <DMA_CalcBaseAndBitshift+0x160>)
 8007c16:	4013      	ands	r3, r2
 8007c18:	1d1a      	adds	r2, r3, #4
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	659a      	str	r2, [r3, #88]	; 0x58
 8007c1e:	e00d      	b.n	8007c3c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	461a      	mov	r2, r3
 8007c26:	4b1b      	ldr	r3, [pc, #108]	; (8007c94 <DMA_CalcBaseAndBitshift+0x160>)
 8007c28:	4013      	ands	r3, r2
 8007c2a:	687a      	ldr	r2, [r7, #4]
 8007c2c:	6593      	str	r3, [r2, #88]	; 0x58
 8007c2e:	e005      	b.n	8007c3c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007c40:	4618      	mov	r0, r3
 8007c42:	3714      	adds	r7, #20
 8007c44:	46bd      	mov	sp, r7
 8007c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4a:	4770      	bx	lr
 8007c4c:	40020010 	.word	0x40020010
 8007c50:	40020028 	.word	0x40020028
 8007c54:	40020040 	.word	0x40020040
 8007c58:	40020058 	.word	0x40020058
 8007c5c:	40020070 	.word	0x40020070
 8007c60:	40020088 	.word	0x40020088
 8007c64:	400200a0 	.word	0x400200a0
 8007c68:	400200b8 	.word	0x400200b8
 8007c6c:	40020410 	.word	0x40020410
 8007c70:	40020428 	.word	0x40020428
 8007c74:	40020440 	.word	0x40020440
 8007c78:	40020458 	.word	0x40020458
 8007c7c:	40020470 	.word	0x40020470
 8007c80:	40020488 	.word	0x40020488
 8007c84:	400204a0 	.word	0x400204a0
 8007c88:	400204b8 	.word	0x400204b8
 8007c8c:	aaaaaaab 	.word	0xaaaaaaab
 8007c90:	08015644 	.word	0x08015644
 8007c94:	fffffc00 	.word	0xfffffc00

08007c98 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b085      	sub	sp, #20
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	699b      	ldr	r3, [r3, #24]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d120      	bne.n	8007cee <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cb0:	2b03      	cmp	r3, #3
 8007cb2:	d858      	bhi.n	8007d66 <DMA_CheckFifoParam+0xce>
 8007cb4:	a201      	add	r2, pc, #4	; (adr r2, 8007cbc <DMA_CheckFifoParam+0x24>)
 8007cb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cba:	bf00      	nop
 8007cbc:	08007ccd 	.word	0x08007ccd
 8007cc0:	08007cdf 	.word	0x08007cdf
 8007cc4:	08007ccd 	.word	0x08007ccd
 8007cc8:	08007d67 	.word	0x08007d67
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cd0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d048      	beq.n	8007d6a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8007cd8:	2301      	movs	r3, #1
 8007cda:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007cdc:	e045      	b.n	8007d6a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ce2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007ce6:	d142      	bne.n	8007d6e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8007ce8:	2301      	movs	r3, #1
 8007cea:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007cec:	e03f      	b.n	8007d6e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	699b      	ldr	r3, [r3, #24]
 8007cf2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007cf6:	d123      	bne.n	8007d40 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cfc:	2b03      	cmp	r3, #3
 8007cfe:	d838      	bhi.n	8007d72 <DMA_CheckFifoParam+0xda>
 8007d00:	a201      	add	r2, pc, #4	; (adr r2, 8007d08 <DMA_CheckFifoParam+0x70>)
 8007d02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d06:	bf00      	nop
 8007d08:	08007d19 	.word	0x08007d19
 8007d0c:	08007d1f 	.word	0x08007d1f
 8007d10:	08007d19 	.word	0x08007d19
 8007d14:	08007d31 	.word	0x08007d31
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8007d18:	2301      	movs	r3, #1
 8007d1a:	73fb      	strb	r3, [r7, #15]
        break;
 8007d1c:	e030      	b.n	8007d80 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d22:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d025      	beq.n	8007d76 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007d2e:	e022      	b.n	8007d76 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d34:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007d38:	d11f      	bne.n	8007d7a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8007d3a:	2301      	movs	r3, #1
 8007d3c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007d3e:	e01c      	b.n	8007d7a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d44:	2b02      	cmp	r3, #2
 8007d46:	d902      	bls.n	8007d4e <DMA_CheckFifoParam+0xb6>
 8007d48:	2b03      	cmp	r3, #3
 8007d4a:	d003      	beq.n	8007d54 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8007d4c:	e018      	b.n	8007d80 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	73fb      	strb	r3, [r7, #15]
        break;
 8007d52:	e015      	b.n	8007d80 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d58:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d00e      	beq.n	8007d7e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8007d60:	2301      	movs	r3, #1
 8007d62:	73fb      	strb	r3, [r7, #15]
    break;
 8007d64:	e00b      	b.n	8007d7e <DMA_CheckFifoParam+0xe6>
        break;
 8007d66:	bf00      	nop
 8007d68:	e00a      	b.n	8007d80 <DMA_CheckFifoParam+0xe8>
        break;
 8007d6a:	bf00      	nop
 8007d6c:	e008      	b.n	8007d80 <DMA_CheckFifoParam+0xe8>
        break;
 8007d6e:	bf00      	nop
 8007d70:	e006      	b.n	8007d80 <DMA_CheckFifoParam+0xe8>
        break;
 8007d72:	bf00      	nop
 8007d74:	e004      	b.n	8007d80 <DMA_CheckFifoParam+0xe8>
        break;
 8007d76:	bf00      	nop
 8007d78:	e002      	b.n	8007d80 <DMA_CheckFifoParam+0xe8>
        break;
 8007d7a:	bf00      	nop
 8007d7c:	e000      	b.n	8007d80 <DMA_CheckFifoParam+0xe8>
    break;
 8007d7e:	bf00      	nop
    }
  }

  return status;
 8007d80:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d82:	4618      	mov	r0, r3
 8007d84:	3714      	adds	r7, #20
 8007d86:	46bd      	mov	sp, r7
 8007d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8c:	4770      	bx	lr
 8007d8e:	bf00      	nop

08007d90 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007d90:	b480      	push	{r7}
 8007d92:	b085      	sub	sp, #20
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a38      	ldr	r2, [pc, #224]	; (8007e84 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d022      	beq.n	8007dee <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	4a36      	ldr	r2, [pc, #216]	; (8007e88 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8007dae:	4293      	cmp	r3, r2
 8007db0:	d01d      	beq.n	8007dee <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	4a35      	ldr	r2, [pc, #212]	; (8007e8c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8007db8:	4293      	cmp	r3, r2
 8007dba:	d018      	beq.n	8007dee <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	4a33      	ldr	r2, [pc, #204]	; (8007e90 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d013      	beq.n	8007dee <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	4a32      	ldr	r2, [pc, #200]	; (8007e94 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d00e      	beq.n	8007dee <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a30      	ldr	r2, [pc, #192]	; (8007e98 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d009      	beq.n	8007dee <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4a2f      	ldr	r2, [pc, #188]	; (8007e9c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d004      	beq.n	8007dee <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4a2d      	ldr	r2, [pc, #180]	; (8007ea0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d101      	bne.n	8007df2 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8007dee:	2301      	movs	r3, #1
 8007df0:	e000      	b.n	8007df4 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8007df2:	2300      	movs	r3, #0
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d01a      	beq.n	8007e2e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	b2db      	uxtb	r3, r3
 8007dfe:	3b08      	subs	r3, #8
 8007e00:	4a28      	ldr	r2, [pc, #160]	; (8007ea4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8007e02:	fba2 2303 	umull	r2, r3, r2, r3
 8007e06:	091b      	lsrs	r3, r3, #4
 8007e08:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8007e0a:	68fa      	ldr	r2, [r7, #12]
 8007e0c:	4b26      	ldr	r3, [pc, #152]	; (8007ea8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8007e0e:	4413      	add	r3, r2
 8007e10:	009b      	lsls	r3, r3, #2
 8007e12:	461a      	mov	r2, r3
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	4a24      	ldr	r2, [pc, #144]	; (8007eac <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8007e1c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	f003 031f 	and.w	r3, r3, #31
 8007e24:	2201      	movs	r2, #1
 8007e26:	409a      	lsls	r2, r3
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8007e2c:	e024      	b.n	8007e78 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	b2db      	uxtb	r3, r3
 8007e34:	3b10      	subs	r3, #16
 8007e36:	4a1e      	ldr	r2, [pc, #120]	; (8007eb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8007e38:	fba2 2303 	umull	r2, r3, r2, r3
 8007e3c:	091b      	lsrs	r3, r3, #4
 8007e3e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	4a1c      	ldr	r2, [pc, #112]	; (8007eb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d806      	bhi.n	8007e56 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8007e48:	68bb      	ldr	r3, [r7, #8]
 8007e4a:	4a1b      	ldr	r2, [pc, #108]	; (8007eb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d902      	bls.n	8007e56 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	3308      	adds	r3, #8
 8007e54:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8007e56:	68fa      	ldr	r2, [r7, #12]
 8007e58:	4b18      	ldr	r3, [pc, #96]	; (8007ebc <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8007e5a:	4413      	add	r3, r2
 8007e5c:	009b      	lsls	r3, r3, #2
 8007e5e:	461a      	mov	r2, r3
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	4a16      	ldr	r2, [pc, #88]	; (8007ec0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8007e68:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	f003 031f 	and.w	r3, r3, #31
 8007e70:	2201      	movs	r2, #1
 8007e72:	409a      	lsls	r2, r3
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007e78:	bf00      	nop
 8007e7a:	3714      	adds	r7, #20
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e82:	4770      	bx	lr
 8007e84:	58025408 	.word	0x58025408
 8007e88:	5802541c 	.word	0x5802541c
 8007e8c:	58025430 	.word	0x58025430
 8007e90:	58025444 	.word	0x58025444
 8007e94:	58025458 	.word	0x58025458
 8007e98:	5802546c 	.word	0x5802546c
 8007e9c:	58025480 	.word	0x58025480
 8007ea0:	58025494 	.word	0x58025494
 8007ea4:	cccccccd 	.word	0xcccccccd
 8007ea8:	16009600 	.word	0x16009600
 8007eac:	58025880 	.word	0x58025880
 8007eb0:	aaaaaaab 	.word	0xaaaaaaab
 8007eb4:	400204b8 	.word	0x400204b8
 8007eb8:	4002040f 	.word	0x4002040f
 8007ebc:	10008200 	.word	0x10008200
 8007ec0:	40020880 	.word	0x40020880

08007ec4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b085      	sub	sp, #20
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	b2db      	uxtb	r3, r3
 8007ed2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d04a      	beq.n	8007f70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2b08      	cmp	r3, #8
 8007ede:	d847      	bhi.n	8007f70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	4a25      	ldr	r2, [pc, #148]	; (8007f7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d022      	beq.n	8007f30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	4a24      	ldr	r2, [pc, #144]	; (8007f80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d01d      	beq.n	8007f30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	4a22      	ldr	r2, [pc, #136]	; (8007f84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8007efa:	4293      	cmp	r3, r2
 8007efc:	d018      	beq.n	8007f30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	4a21      	ldr	r2, [pc, #132]	; (8007f88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8007f04:	4293      	cmp	r3, r2
 8007f06:	d013      	beq.n	8007f30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	4a1f      	ldr	r2, [pc, #124]	; (8007f8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d00e      	beq.n	8007f30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	4a1e      	ldr	r2, [pc, #120]	; (8007f90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d009      	beq.n	8007f30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	4a1c      	ldr	r2, [pc, #112]	; (8007f94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d004      	beq.n	8007f30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	4a1b      	ldr	r2, [pc, #108]	; (8007f98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8007f2c:	4293      	cmp	r3, r2
 8007f2e:	d101      	bne.n	8007f34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8007f30:	2301      	movs	r3, #1
 8007f32:	e000      	b.n	8007f36 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8007f34:	2300      	movs	r3, #0
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d00a      	beq.n	8007f50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8007f3a:	68fa      	ldr	r2, [r7, #12]
 8007f3c:	4b17      	ldr	r3, [pc, #92]	; (8007f9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8007f3e:	4413      	add	r3, r2
 8007f40:	009b      	lsls	r3, r3, #2
 8007f42:	461a      	mov	r2, r3
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	4a15      	ldr	r2, [pc, #84]	; (8007fa0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8007f4c:	671a      	str	r2, [r3, #112]	; 0x70
 8007f4e:	e009      	b.n	8007f64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007f50:	68fa      	ldr	r2, [r7, #12]
 8007f52:	4b14      	ldr	r3, [pc, #80]	; (8007fa4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8007f54:	4413      	add	r3, r2
 8007f56:	009b      	lsls	r3, r3, #2
 8007f58:	461a      	mov	r2, r3
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	4a11      	ldr	r2, [pc, #68]	; (8007fa8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8007f62:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	3b01      	subs	r3, #1
 8007f68:	2201      	movs	r2, #1
 8007f6a:	409a      	lsls	r2, r3
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8007f70:	bf00      	nop
 8007f72:	3714      	adds	r7, #20
 8007f74:	46bd      	mov	sp, r7
 8007f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7a:	4770      	bx	lr
 8007f7c:	58025408 	.word	0x58025408
 8007f80:	5802541c 	.word	0x5802541c
 8007f84:	58025430 	.word	0x58025430
 8007f88:	58025444 	.word	0x58025444
 8007f8c:	58025458 	.word	0x58025458
 8007f90:	5802546c 	.word	0x5802546c
 8007f94:	58025480 	.word	0x58025480
 8007f98:	58025494 	.word	0x58025494
 8007f9c:	1600963f 	.word	0x1600963f
 8007fa0:	58025940 	.word	0x58025940
 8007fa4:	1000823f 	.word	0x1000823f
 8007fa8:	40020940 	.word	0x40020940

08007fac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007fac:	b480      	push	{r7}
 8007fae:	b089      	sub	sp, #36	; 0x24
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
 8007fb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8007fba:	4b89      	ldr	r3, [pc, #548]	; (80081e0 <HAL_GPIO_Init+0x234>)
 8007fbc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007fbe:	e194      	b.n	80082ea <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	681a      	ldr	r2, [r3, #0]
 8007fc4:	2101      	movs	r1, #1
 8007fc6:	69fb      	ldr	r3, [r7, #28]
 8007fc8:	fa01 f303 	lsl.w	r3, r1, r3
 8007fcc:	4013      	ands	r3, r2
 8007fce:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007fd0:	693b      	ldr	r3, [r7, #16]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	f000 8186 	beq.w	80082e4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	685b      	ldr	r3, [r3, #4]
 8007fdc:	f003 0303 	and.w	r3, r3, #3
 8007fe0:	2b01      	cmp	r3, #1
 8007fe2:	d005      	beq.n	8007ff0 <HAL_GPIO_Init+0x44>
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	f003 0303 	and.w	r3, r3, #3
 8007fec:	2b02      	cmp	r3, #2
 8007fee:	d130      	bne.n	8008052 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	689b      	ldr	r3, [r3, #8]
 8007ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007ff6:	69fb      	ldr	r3, [r7, #28]
 8007ff8:	005b      	lsls	r3, r3, #1
 8007ffa:	2203      	movs	r2, #3
 8007ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8008000:	43db      	mvns	r3, r3
 8008002:	69ba      	ldr	r2, [r7, #24]
 8008004:	4013      	ands	r3, r2
 8008006:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	68da      	ldr	r2, [r3, #12]
 800800c:	69fb      	ldr	r3, [r7, #28]
 800800e:	005b      	lsls	r3, r3, #1
 8008010:	fa02 f303 	lsl.w	r3, r2, r3
 8008014:	69ba      	ldr	r2, [r7, #24]
 8008016:	4313      	orrs	r3, r2
 8008018:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	69ba      	ldr	r2, [r7, #24]
 800801e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	685b      	ldr	r3, [r3, #4]
 8008024:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008026:	2201      	movs	r2, #1
 8008028:	69fb      	ldr	r3, [r7, #28]
 800802a:	fa02 f303 	lsl.w	r3, r2, r3
 800802e:	43db      	mvns	r3, r3
 8008030:	69ba      	ldr	r2, [r7, #24]
 8008032:	4013      	ands	r3, r2
 8008034:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	685b      	ldr	r3, [r3, #4]
 800803a:	091b      	lsrs	r3, r3, #4
 800803c:	f003 0201 	and.w	r2, r3, #1
 8008040:	69fb      	ldr	r3, [r7, #28]
 8008042:	fa02 f303 	lsl.w	r3, r2, r3
 8008046:	69ba      	ldr	r2, [r7, #24]
 8008048:	4313      	orrs	r3, r2
 800804a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	69ba      	ldr	r2, [r7, #24]
 8008050:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	685b      	ldr	r3, [r3, #4]
 8008056:	f003 0303 	and.w	r3, r3, #3
 800805a:	2b03      	cmp	r3, #3
 800805c:	d017      	beq.n	800808e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	68db      	ldr	r3, [r3, #12]
 8008062:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008064:	69fb      	ldr	r3, [r7, #28]
 8008066:	005b      	lsls	r3, r3, #1
 8008068:	2203      	movs	r2, #3
 800806a:	fa02 f303 	lsl.w	r3, r2, r3
 800806e:	43db      	mvns	r3, r3
 8008070:	69ba      	ldr	r2, [r7, #24]
 8008072:	4013      	ands	r3, r2
 8008074:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	689a      	ldr	r2, [r3, #8]
 800807a:	69fb      	ldr	r3, [r7, #28]
 800807c:	005b      	lsls	r3, r3, #1
 800807e:	fa02 f303 	lsl.w	r3, r2, r3
 8008082:	69ba      	ldr	r2, [r7, #24]
 8008084:	4313      	orrs	r3, r2
 8008086:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	69ba      	ldr	r2, [r7, #24]
 800808c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	685b      	ldr	r3, [r3, #4]
 8008092:	f003 0303 	and.w	r3, r3, #3
 8008096:	2b02      	cmp	r3, #2
 8008098:	d123      	bne.n	80080e2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800809a:	69fb      	ldr	r3, [r7, #28]
 800809c:	08da      	lsrs	r2, r3, #3
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	3208      	adds	r2, #8
 80080a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80080a8:	69fb      	ldr	r3, [r7, #28]
 80080aa:	f003 0307 	and.w	r3, r3, #7
 80080ae:	009b      	lsls	r3, r3, #2
 80080b0:	220f      	movs	r2, #15
 80080b2:	fa02 f303 	lsl.w	r3, r2, r3
 80080b6:	43db      	mvns	r3, r3
 80080b8:	69ba      	ldr	r2, [r7, #24]
 80080ba:	4013      	ands	r3, r2
 80080bc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	691a      	ldr	r2, [r3, #16]
 80080c2:	69fb      	ldr	r3, [r7, #28]
 80080c4:	f003 0307 	and.w	r3, r3, #7
 80080c8:	009b      	lsls	r3, r3, #2
 80080ca:	fa02 f303 	lsl.w	r3, r2, r3
 80080ce:	69ba      	ldr	r2, [r7, #24]
 80080d0:	4313      	orrs	r3, r2
 80080d2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80080d4:	69fb      	ldr	r3, [r7, #28]
 80080d6:	08da      	lsrs	r2, r3, #3
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	3208      	adds	r2, #8
 80080dc:	69b9      	ldr	r1, [r7, #24]
 80080de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80080e8:	69fb      	ldr	r3, [r7, #28]
 80080ea:	005b      	lsls	r3, r3, #1
 80080ec:	2203      	movs	r2, #3
 80080ee:	fa02 f303 	lsl.w	r3, r2, r3
 80080f2:	43db      	mvns	r3, r3
 80080f4:	69ba      	ldr	r2, [r7, #24]
 80080f6:	4013      	ands	r3, r2
 80080f8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	685b      	ldr	r3, [r3, #4]
 80080fe:	f003 0203 	and.w	r2, r3, #3
 8008102:	69fb      	ldr	r3, [r7, #28]
 8008104:	005b      	lsls	r3, r3, #1
 8008106:	fa02 f303 	lsl.w	r3, r2, r3
 800810a:	69ba      	ldr	r2, [r7, #24]
 800810c:	4313      	orrs	r3, r2
 800810e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	69ba      	ldr	r2, [r7, #24]
 8008114:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	685b      	ldr	r3, [r3, #4]
 800811a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800811e:	2b00      	cmp	r3, #0
 8008120:	f000 80e0 	beq.w	80082e4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008124:	4b2f      	ldr	r3, [pc, #188]	; (80081e4 <HAL_GPIO_Init+0x238>)
 8008126:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800812a:	4a2e      	ldr	r2, [pc, #184]	; (80081e4 <HAL_GPIO_Init+0x238>)
 800812c:	f043 0302 	orr.w	r3, r3, #2
 8008130:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8008134:	4b2b      	ldr	r3, [pc, #172]	; (80081e4 <HAL_GPIO_Init+0x238>)
 8008136:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800813a:	f003 0302 	and.w	r3, r3, #2
 800813e:	60fb      	str	r3, [r7, #12]
 8008140:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008142:	4a29      	ldr	r2, [pc, #164]	; (80081e8 <HAL_GPIO_Init+0x23c>)
 8008144:	69fb      	ldr	r3, [r7, #28]
 8008146:	089b      	lsrs	r3, r3, #2
 8008148:	3302      	adds	r3, #2
 800814a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800814e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008150:	69fb      	ldr	r3, [r7, #28]
 8008152:	f003 0303 	and.w	r3, r3, #3
 8008156:	009b      	lsls	r3, r3, #2
 8008158:	220f      	movs	r2, #15
 800815a:	fa02 f303 	lsl.w	r3, r2, r3
 800815e:	43db      	mvns	r3, r3
 8008160:	69ba      	ldr	r2, [r7, #24]
 8008162:	4013      	ands	r3, r2
 8008164:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	4a20      	ldr	r2, [pc, #128]	; (80081ec <HAL_GPIO_Init+0x240>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d052      	beq.n	8008214 <HAL_GPIO_Init+0x268>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	4a1f      	ldr	r2, [pc, #124]	; (80081f0 <HAL_GPIO_Init+0x244>)
 8008172:	4293      	cmp	r3, r2
 8008174:	d031      	beq.n	80081da <HAL_GPIO_Init+0x22e>
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	4a1e      	ldr	r2, [pc, #120]	; (80081f4 <HAL_GPIO_Init+0x248>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d02b      	beq.n	80081d6 <HAL_GPIO_Init+0x22a>
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	4a1d      	ldr	r2, [pc, #116]	; (80081f8 <HAL_GPIO_Init+0x24c>)
 8008182:	4293      	cmp	r3, r2
 8008184:	d025      	beq.n	80081d2 <HAL_GPIO_Init+0x226>
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	4a1c      	ldr	r2, [pc, #112]	; (80081fc <HAL_GPIO_Init+0x250>)
 800818a:	4293      	cmp	r3, r2
 800818c:	d01f      	beq.n	80081ce <HAL_GPIO_Init+0x222>
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	4a1b      	ldr	r2, [pc, #108]	; (8008200 <HAL_GPIO_Init+0x254>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d019      	beq.n	80081ca <HAL_GPIO_Init+0x21e>
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	4a1a      	ldr	r2, [pc, #104]	; (8008204 <HAL_GPIO_Init+0x258>)
 800819a:	4293      	cmp	r3, r2
 800819c:	d013      	beq.n	80081c6 <HAL_GPIO_Init+0x21a>
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	4a19      	ldr	r2, [pc, #100]	; (8008208 <HAL_GPIO_Init+0x25c>)
 80081a2:	4293      	cmp	r3, r2
 80081a4:	d00d      	beq.n	80081c2 <HAL_GPIO_Init+0x216>
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	4a18      	ldr	r2, [pc, #96]	; (800820c <HAL_GPIO_Init+0x260>)
 80081aa:	4293      	cmp	r3, r2
 80081ac:	d007      	beq.n	80081be <HAL_GPIO_Init+0x212>
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	4a17      	ldr	r2, [pc, #92]	; (8008210 <HAL_GPIO_Init+0x264>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d101      	bne.n	80081ba <HAL_GPIO_Init+0x20e>
 80081b6:	2309      	movs	r3, #9
 80081b8:	e02d      	b.n	8008216 <HAL_GPIO_Init+0x26a>
 80081ba:	230a      	movs	r3, #10
 80081bc:	e02b      	b.n	8008216 <HAL_GPIO_Init+0x26a>
 80081be:	2308      	movs	r3, #8
 80081c0:	e029      	b.n	8008216 <HAL_GPIO_Init+0x26a>
 80081c2:	2307      	movs	r3, #7
 80081c4:	e027      	b.n	8008216 <HAL_GPIO_Init+0x26a>
 80081c6:	2306      	movs	r3, #6
 80081c8:	e025      	b.n	8008216 <HAL_GPIO_Init+0x26a>
 80081ca:	2305      	movs	r3, #5
 80081cc:	e023      	b.n	8008216 <HAL_GPIO_Init+0x26a>
 80081ce:	2304      	movs	r3, #4
 80081d0:	e021      	b.n	8008216 <HAL_GPIO_Init+0x26a>
 80081d2:	2303      	movs	r3, #3
 80081d4:	e01f      	b.n	8008216 <HAL_GPIO_Init+0x26a>
 80081d6:	2302      	movs	r3, #2
 80081d8:	e01d      	b.n	8008216 <HAL_GPIO_Init+0x26a>
 80081da:	2301      	movs	r3, #1
 80081dc:	e01b      	b.n	8008216 <HAL_GPIO_Init+0x26a>
 80081de:	bf00      	nop
 80081e0:	58000080 	.word	0x58000080
 80081e4:	58024400 	.word	0x58024400
 80081e8:	58000400 	.word	0x58000400
 80081ec:	58020000 	.word	0x58020000
 80081f0:	58020400 	.word	0x58020400
 80081f4:	58020800 	.word	0x58020800
 80081f8:	58020c00 	.word	0x58020c00
 80081fc:	58021000 	.word	0x58021000
 8008200:	58021400 	.word	0x58021400
 8008204:	58021800 	.word	0x58021800
 8008208:	58021c00 	.word	0x58021c00
 800820c:	58022000 	.word	0x58022000
 8008210:	58022400 	.word	0x58022400
 8008214:	2300      	movs	r3, #0
 8008216:	69fa      	ldr	r2, [r7, #28]
 8008218:	f002 0203 	and.w	r2, r2, #3
 800821c:	0092      	lsls	r2, r2, #2
 800821e:	4093      	lsls	r3, r2
 8008220:	69ba      	ldr	r2, [r7, #24]
 8008222:	4313      	orrs	r3, r2
 8008224:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008226:	4938      	ldr	r1, [pc, #224]	; (8008308 <HAL_GPIO_Init+0x35c>)
 8008228:	69fb      	ldr	r3, [r7, #28]
 800822a:	089b      	lsrs	r3, r3, #2
 800822c:	3302      	adds	r3, #2
 800822e:	69ba      	ldr	r2, [r7, #24]
 8008230:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008234:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	43db      	mvns	r3, r3
 8008240:	69ba      	ldr	r2, [r7, #24]
 8008242:	4013      	ands	r3, r2
 8008244:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	685b      	ldr	r3, [r3, #4]
 800824a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800824e:	2b00      	cmp	r3, #0
 8008250:	d003      	beq.n	800825a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8008252:	69ba      	ldr	r2, [r7, #24]
 8008254:	693b      	ldr	r3, [r7, #16]
 8008256:	4313      	orrs	r3, r2
 8008258:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800825a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800825e:	69bb      	ldr	r3, [r7, #24]
 8008260:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008262:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008266:	685b      	ldr	r3, [r3, #4]
 8008268:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800826a:	693b      	ldr	r3, [r7, #16]
 800826c:	43db      	mvns	r3, r3
 800826e:	69ba      	ldr	r2, [r7, #24]
 8008270:	4013      	ands	r3, r2
 8008272:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008274:	683b      	ldr	r3, [r7, #0]
 8008276:	685b      	ldr	r3, [r3, #4]
 8008278:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800827c:	2b00      	cmp	r3, #0
 800827e:	d003      	beq.n	8008288 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008280:	69ba      	ldr	r2, [r7, #24]
 8008282:	693b      	ldr	r3, [r7, #16]
 8008284:	4313      	orrs	r3, r2
 8008286:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008288:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800828c:	69bb      	ldr	r3, [r7, #24]
 800828e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008290:	697b      	ldr	r3, [r7, #20]
 8008292:	685b      	ldr	r3, [r3, #4]
 8008294:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008296:	693b      	ldr	r3, [r7, #16]
 8008298:	43db      	mvns	r3, r3
 800829a:	69ba      	ldr	r2, [r7, #24]
 800829c:	4013      	ands	r3, r2
 800829e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	685b      	ldr	r3, [r3, #4]
 80082a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d003      	beq.n	80082b4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80082ac:	69ba      	ldr	r2, [r7, #24]
 80082ae:	693b      	ldr	r3, [r7, #16]
 80082b0:	4313      	orrs	r3, r2
 80082b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80082b4:	697b      	ldr	r3, [r7, #20]
 80082b6:	69ba      	ldr	r2, [r7, #24]
 80082b8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80082ba:	697b      	ldr	r3, [r7, #20]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80082c0:	693b      	ldr	r3, [r7, #16]
 80082c2:	43db      	mvns	r3, r3
 80082c4:	69ba      	ldr	r2, [r7, #24]
 80082c6:	4013      	ands	r3, r2
 80082c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	685b      	ldr	r3, [r3, #4]
 80082ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d003      	beq.n	80082de <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80082d6:	69ba      	ldr	r2, [r7, #24]
 80082d8:	693b      	ldr	r3, [r7, #16]
 80082da:	4313      	orrs	r3, r2
 80082dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80082de:	697b      	ldr	r3, [r7, #20]
 80082e0:	69ba      	ldr	r2, [r7, #24]
 80082e2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80082e4:	69fb      	ldr	r3, [r7, #28]
 80082e6:	3301      	adds	r3, #1
 80082e8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	681a      	ldr	r2, [r3, #0]
 80082ee:	69fb      	ldr	r3, [r7, #28]
 80082f0:	fa22 f303 	lsr.w	r3, r2, r3
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	f47f ae63 	bne.w	8007fc0 <HAL_GPIO_Init+0x14>
  }
}
 80082fa:	bf00      	nop
 80082fc:	bf00      	nop
 80082fe:	3724      	adds	r7, #36	; 0x24
 8008300:	46bd      	mov	sp, r7
 8008302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008306:	4770      	bx	lr
 8008308:	58000400 	.word	0x58000400

0800830c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800830c:	b480      	push	{r7}
 800830e:	b085      	sub	sp, #20
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
 8008314:	460b      	mov	r3, r1
 8008316:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	691a      	ldr	r2, [r3, #16]
 800831c:	887b      	ldrh	r3, [r7, #2]
 800831e:	4013      	ands	r3, r2
 8008320:	2b00      	cmp	r3, #0
 8008322:	d002      	beq.n	800832a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008324:	2301      	movs	r3, #1
 8008326:	73fb      	strb	r3, [r7, #15]
 8008328:	e001      	b.n	800832e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800832a:	2300      	movs	r3, #0
 800832c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800832e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008330:	4618      	mov	r0, r3
 8008332:	3714      	adds	r7, #20
 8008334:	46bd      	mov	sp, r7
 8008336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833a:	4770      	bx	lr

0800833c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800833c:	b480      	push	{r7}
 800833e:	b083      	sub	sp, #12
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	460b      	mov	r3, r1
 8008346:	807b      	strh	r3, [r7, #2]
 8008348:	4613      	mov	r3, r2
 800834a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800834c:	787b      	ldrb	r3, [r7, #1]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d003      	beq.n	800835a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008352:	887a      	ldrh	r2, [r7, #2]
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8008358:	e003      	b.n	8008362 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800835a:	887b      	ldrh	r3, [r7, #2]
 800835c:	041a      	lsls	r2, r3, #16
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	619a      	str	r2, [r3, #24]
}
 8008362:	bf00      	nop
 8008364:	370c      	adds	r7, #12
 8008366:	46bd      	mov	sp, r7
 8008368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836c:	4770      	bx	lr
	...

08008370 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b082      	sub	sp, #8
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d101      	bne.n	8008382 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800837e:	2301      	movs	r3, #1
 8008380:	e08b      	b.n	800849a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008388:	b2db      	uxtb	r3, r3
 800838a:	2b00      	cmp	r3, #0
 800838c:	d106      	bne.n	800839c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	2200      	movs	r2, #0
 8008392:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f7fa f938 	bl	800260c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2224      	movs	r2, #36	; 0x24
 80083a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	681a      	ldr	r2, [r3, #0]
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f022 0201 	bic.w	r2, r2, #1
 80083b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	685a      	ldr	r2, [r3, #4]
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80083c0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	689a      	ldr	r2, [r3, #8]
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80083d0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	68db      	ldr	r3, [r3, #12]
 80083d6:	2b01      	cmp	r3, #1
 80083d8:	d107      	bne.n	80083ea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	689a      	ldr	r2, [r3, #8]
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80083e6:	609a      	str	r2, [r3, #8]
 80083e8:	e006      	b.n	80083f8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	689a      	ldr	r2, [r3, #8]
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80083f6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	68db      	ldr	r3, [r3, #12]
 80083fc:	2b02      	cmp	r3, #2
 80083fe:	d108      	bne.n	8008412 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	685a      	ldr	r2, [r3, #4]
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800840e:	605a      	str	r2, [r3, #4]
 8008410:	e007      	b.n	8008422 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	685a      	ldr	r2, [r3, #4]
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008420:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	6859      	ldr	r1, [r3, #4]
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681a      	ldr	r2, [r3, #0]
 800842c:	4b1d      	ldr	r3, [pc, #116]	; (80084a4 <HAL_I2C_Init+0x134>)
 800842e:	430b      	orrs	r3, r1
 8008430:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	68da      	ldr	r2, [r3, #12]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008440:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	691a      	ldr	r2, [r3, #16]
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	695b      	ldr	r3, [r3, #20]
 800844a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	699b      	ldr	r3, [r3, #24]
 8008452:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	430a      	orrs	r2, r1
 800845a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	69d9      	ldr	r1, [r3, #28]
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6a1a      	ldr	r2, [r3, #32]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	430a      	orrs	r2, r1
 800846a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	681a      	ldr	r2, [r3, #0]
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f042 0201 	orr.w	r2, r2, #1
 800847a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2200      	movs	r2, #0
 8008480:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2220      	movs	r2, #32
 8008486:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2200      	movs	r2, #0
 800848e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2200      	movs	r2, #0
 8008494:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8008498:	2300      	movs	r3, #0
}
 800849a:	4618      	mov	r0, r3
 800849c:	3708      	adds	r7, #8
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}
 80084a2:	bf00      	nop
 80084a4:	02008000 	.word	0x02008000

080084a8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80084a8:	b480      	push	{r7}
 80084aa:	b083      	sub	sp, #12
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
 80084b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80084b8:	b2db      	uxtb	r3, r3
 80084ba:	2b20      	cmp	r3, #32
 80084bc:	d138      	bne.n	8008530 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80084c4:	2b01      	cmp	r3, #1
 80084c6:	d101      	bne.n	80084cc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80084c8:	2302      	movs	r3, #2
 80084ca:	e032      	b.n	8008532 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2201      	movs	r2, #1
 80084d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2224      	movs	r2, #36	; 0x24
 80084d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	681a      	ldr	r2, [r3, #0]
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f022 0201 	bic.w	r2, r2, #1
 80084ea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	681a      	ldr	r2, [r3, #0]
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80084fa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	6819      	ldr	r1, [r3, #0]
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	683a      	ldr	r2, [r7, #0]
 8008508:	430a      	orrs	r2, r1
 800850a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	681a      	ldr	r2, [r3, #0]
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f042 0201 	orr.w	r2, r2, #1
 800851a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2220      	movs	r2, #32
 8008520:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2200      	movs	r2, #0
 8008528:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800852c:	2300      	movs	r3, #0
 800852e:	e000      	b.n	8008532 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008530:	2302      	movs	r3, #2
  }
}
 8008532:	4618      	mov	r0, r3
 8008534:	370c      	adds	r7, #12
 8008536:	46bd      	mov	sp, r7
 8008538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853c:	4770      	bx	lr

0800853e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800853e:	b480      	push	{r7}
 8008540:	b085      	sub	sp, #20
 8008542:	af00      	add	r7, sp, #0
 8008544:	6078      	str	r0, [r7, #4]
 8008546:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800854e:	b2db      	uxtb	r3, r3
 8008550:	2b20      	cmp	r3, #32
 8008552:	d139      	bne.n	80085c8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800855a:	2b01      	cmp	r3, #1
 800855c:	d101      	bne.n	8008562 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800855e:	2302      	movs	r3, #2
 8008560:	e033      	b.n	80085ca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	2201      	movs	r2, #1
 8008566:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	2224      	movs	r2, #36	; 0x24
 800856e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	681a      	ldr	r2, [r3, #0]
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f022 0201 	bic.w	r2, r2, #1
 8008580:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008590:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	021b      	lsls	r3, r3, #8
 8008596:	68fa      	ldr	r2, [r7, #12]
 8008598:	4313      	orrs	r3, r2
 800859a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	68fa      	ldr	r2, [r7, #12]
 80085a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	681a      	ldr	r2, [r3, #0]
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	f042 0201 	orr.w	r2, r2, #1
 80085b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2220      	movs	r2, #32
 80085b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2200      	movs	r2, #0
 80085c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80085c4:	2300      	movs	r3, #0
 80085c6:	e000      	b.n	80085ca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80085c8:	2302      	movs	r3, #2
  }
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	3714      	adds	r7, #20
 80085ce:	46bd      	mov	sp, r7
 80085d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d4:	4770      	bx	lr
	...

080085d8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b084      	sub	sp, #16
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80085e0:	4b19      	ldr	r3, [pc, #100]	; (8008648 <HAL_PWREx_ConfigSupply+0x70>)
 80085e2:	68db      	ldr	r3, [r3, #12]
 80085e4:	f003 0304 	and.w	r3, r3, #4
 80085e8:	2b04      	cmp	r3, #4
 80085ea:	d00a      	beq.n	8008602 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80085ec:	4b16      	ldr	r3, [pc, #88]	; (8008648 <HAL_PWREx_ConfigSupply+0x70>)
 80085ee:	68db      	ldr	r3, [r3, #12]
 80085f0:	f003 0307 	and.w	r3, r3, #7
 80085f4:	687a      	ldr	r2, [r7, #4]
 80085f6:	429a      	cmp	r2, r3
 80085f8:	d001      	beq.n	80085fe <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80085fa:	2301      	movs	r3, #1
 80085fc:	e01f      	b.n	800863e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80085fe:	2300      	movs	r3, #0
 8008600:	e01d      	b.n	800863e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8008602:	4b11      	ldr	r3, [pc, #68]	; (8008648 <HAL_PWREx_ConfigSupply+0x70>)
 8008604:	68db      	ldr	r3, [r3, #12]
 8008606:	f023 0207 	bic.w	r2, r3, #7
 800860a:	490f      	ldr	r1, [pc, #60]	; (8008648 <HAL_PWREx_ConfigSupply+0x70>)
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	4313      	orrs	r3, r2
 8008610:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8008612:	f7fa fd67 	bl	80030e4 <HAL_GetTick>
 8008616:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008618:	e009      	b.n	800862e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800861a:	f7fa fd63 	bl	80030e4 <HAL_GetTick>
 800861e:	4602      	mov	r2, r0
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	1ad3      	subs	r3, r2, r3
 8008624:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008628:	d901      	bls.n	800862e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800862a:	2301      	movs	r3, #1
 800862c:	e007      	b.n	800863e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800862e:	4b06      	ldr	r3, [pc, #24]	; (8008648 <HAL_PWREx_ConfigSupply+0x70>)
 8008630:	685b      	ldr	r3, [r3, #4]
 8008632:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008636:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800863a:	d1ee      	bne.n	800861a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800863c:	2300      	movs	r3, #0
}
 800863e:	4618      	mov	r0, r3
 8008640:	3710      	adds	r7, #16
 8008642:	46bd      	mov	sp, r7
 8008644:	bd80      	pop	{r7, pc}
 8008646:	bf00      	nop
 8008648:	58024800 	.word	0x58024800

0800864c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b08c      	sub	sp, #48	; 0x30
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d102      	bne.n	8008660 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800865a:	2301      	movs	r3, #1
 800865c:	f000 bc48 	b.w	8008ef0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f003 0301 	and.w	r3, r3, #1
 8008668:	2b00      	cmp	r3, #0
 800866a:	f000 8088 	beq.w	800877e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800866e:	4b99      	ldr	r3, [pc, #612]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 8008670:	691b      	ldr	r3, [r3, #16]
 8008672:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008676:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008678:	4b96      	ldr	r3, [pc, #600]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 800867a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800867c:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800867e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008680:	2b10      	cmp	r3, #16
 8008682:	d007      	beq.n	8008694 <HAL_RCC_OscConfig+0x48>
 8008684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008686:	2b18      	cmp	r3, #24
 8008688:	d111      	bne.n	80086ae <HAL_RCC_OscConfig+0x62>
 800868a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800868c:	f003 0303 	and.w	r3, r3, #3
 8008690:	2b02      	cmp	r3, #2
 8008692:	d10c      	bne.n	80086ae <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008694:	4b8f      	ldr	r3, [pc, #572]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800869c:	2b00      	cmp	r3, #0
 800869e:	d06d      	beq.n	800877c <HAL_RCC_OscConfig+0x130>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	685b      	ldr	r3, [r3, #4]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d169      	bne.n	800877c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80086a8:	2301      	movs	r3, #1
 80086aa:	f000 bc21 	b.w	8008ef0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	685b      	ldr	r3, [r3, #4]
 80086b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80086b6:	d106      	bne.n	80086c6 <HAL_RCC_OscConfig+0x7a>
 80086b8:	4b86      	ldr	r3, [pc, #536]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4a85      	ldr	r2, [pc, #532]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 80086be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80086c2:	6013      	str	r3, [r2, #0]
 80086c4:	e02e      	b.n	8008724 <HAL_RCC_OscConfig+0xd8>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	685b      	ldr	r3, [r3, #4]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d10c      	bne.n	80086e8 <HAL_RCC_OscConfig+0x9c>
 80086ce:	4b81      	ldr	r3, [pc, #516]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	4a80      	ldr	r2, [pc, #512]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 80086d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80086d8:	6013      	str	r3, [r2, #0]
 80086da:	4b7e      	ldr	r3, [pc, #504]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4a7d      	ldr	r2, [pc, #500]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 80086e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80086e4:	6013      	str	r3, [r2, #0]
 80086e6:	e01d      	b.n	8008724 <HAL_RCC_OscConfig+0xd8>
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	685b      	ldr	r3, [r3, #4]
 80086ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80086f0:	d10c      	bne.n	800870c <HAL_RCC_OscConfig+0xc0>
 80086f2:	4b78      	ldr	r3, [pc, #480]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	4a77      	ldr	r2, [pc, #476]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 80086f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80086fc:	6013      	str	r3, [r2, #0]
 80086fe:	4b75      	ldr	r3, [pc, #468]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	4a74      	ldr	r2, [pc, #464]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 8008704:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008708:	6013      	str	r3, [r2, #0]
 800870a:	e00b      	b.n	8008724 <HAL_RCC_OscConfig+0xd8>
 800870c:	4b71      	ldr	r3, [pc, #452]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	4a70      	ldr	r2, [pc, #448]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 8008712:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008716:	6013      	str	r3, [r2, #0]
 8008718:	4b6e      	ldr	r3, [pc, #440]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a6d      	ldr	r2, [pc, #436]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 800871e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008722:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	685b      	ldr	r3, [r3, #4]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d013      	beq.n	8008754 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800872c:	f7fa fcda 	bl	80030e4 <HAL_GetTick>
 8008730:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008732:	e008      	b.n	8008746 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008734:	f7fa fcd6 	bl	80030e4 <HAL_GetTick>
 8008738:	4602      	mov	r2, r0
 800873a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800873c:	1ad3      	subs	r3, r2, r3
 800873e:	2b64      	cmp	r3, #100	; 0x64
 8008740:	d901      	bls.n	8008746 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008742:	2303      	movs	r3, #3
 8008744:	e3d4      	b.n	8008ef0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008746:	4b63      	ldr	r3, [pc, #396]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800874e:	2b00      	cmp	r3, #0
 8008750:	d0f0      	beq.n	8008734 <HAL_RCC_OscConfig+0xe8>
 8008752:	e014      	b.n	800877e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008754:	f7fa fcc6 	bl	80030e4 <HAL_GetTick>
 8008758:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800875a:	e008      	b.n	800876e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800875c:	f7fa fcc2 	bl	80030e4 <HAL_GetTick>
 8008760:	4602      	mov	r2, r0
 8008762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008764:	1ad3      	subs	r3, r2, r3
 8008766:	2b64      	cmp	r3, #100	; 0x64
 8008768:	d901      	bls.n	800876e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800876a:	2303      	movs	r3, #3
 800876c:	e3c0      	b.n	8008ef0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800876e:	4b59      	ldr	r3, [pc, #356]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008776:	2b00      	cmp	r3, #0
 8008778:	d1f0      	bne.n	800875c <HAL_RCC_OscConfig+0x110>
 800877a:	e000      	b.n	800877e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800877c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f003 0302 	and.w	r3, r3, #2
 8008786:	2b00      	cmp	r3, #0
 8008788:	f000 80ca 	beq.w	8008920 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800878c:	4b51      	ldr	r3, [pc, #324]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 800878e:	691b      	ldr	r3, [r3, #16]
 8008790:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008794:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008796:	4b4f      	ldr	r3, [pc, #316]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 8008798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800879a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800879c:	6a3b      	ldr	r3, [r7, #32]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d007      	beq.n	80087b2 <HAL_RCC_OscConfig+0x166>
 80087a2:	6a3b      	ldr	r3, [r7, #32]
 80087a4:	2b18      	cmp	r3, #24
 80087a6:	d156      	bne.n	8008856 <HAL_RCC_OscConfig+0x20a>
 80087a8:	69fb      	ldr	r3, [r7, #28]
 80087aa:	f003 0303 	and.w	r3, r3, #3
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d151      	bne.n	8008856 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80087b2:	4b48      	ldr	r3, [pc, #288]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	f003 0304 	and.w	r3, r3, #4
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d005      	beq.n	80087ca <HAL_RCC_OscConfig+0x17e>
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	68db      	ldr	r3, [r3, #12]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d101      	bne.n	80087ca <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80087c6:	2301      	movs	r3, #1
 80087c8:	e392      	b.n	8008ef0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80087ca:	4b42      	ldr	r3, [pc, #264]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f023 0219 	bic.w	r2, r3, #25
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	68db      	ldr	r3, [r3, #12]
 80087d6:	493f      	ldr	r1, [pc, #252]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 80087d8:	4313      	orrs	r3, r2
 80087da:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087dc:	f7fa fc82 	bl	80030e4 <HAL_GetTick>
 80087e0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80087e2:	e008      	b.n	80087f6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80087e4:	f7fa fc7e 	bl	80030e4 <HAL_GetTick>
 80087e8:	4602      	mov	r2, r0
 80087ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ec:	1ad3      	subs	r3, r2, r3
 80087ee:	2b02      	cmp	r3, #2
 80087f0:	d901      	bls.n	80087f6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80087f2:	2303      	movs	r3, #3
 80087f4:	e37c      	b.n	8008ef0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80087f6:	4b37      	ldr	r3, [pc, #220]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	f003 0304 	and.w	r3, r3, #4
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d0f0      	beq.n	80087e4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008802:	f7fa fc7b 	bl	80030fc <HAL_GetREVID>
 8008806:	4603      	mov	r3, r0
 8008808:	f241 0203 	movw	r2, #4099	; 0x1003
 800880c:	4293      	cmp	r3, r2
 800880e:	d817      	bhi.n	8008840 <HAL_RCC_OscConfig+0x1f4>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	691b      	ldr	r3, [r3, #16]
 8008814:	2b40      	cmp	r3, #64	; 0x40
 8008816:	d108      	bne.n	800882a <HAL_RCC_OscConfig+0x1de>
 8008818:	4b2e      	ldr	r3, [pc, #184]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 800881a:	685b      	ldr	r3, [r3, #4]
 800881c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8008820:	4a2c      	ldr	r2, [pc, #176]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 8008822:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008826:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008828:	e07a      	b.n	8008920 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800882a:	4b2a      	ldr	r3, [pc, #168]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 800882c:	685b      	ldr	r3, [r3, #4]
 800882e:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	691b      	ldr	r3, [r3, #16]
 8008836:	031b      	lsls	r3, r3, #12
 8008838:	4926      	ldr	r1, [pc, #152]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 800883a:	4313      	orrs	r3, r2
 800883c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800883e:	e06f      	b.n	8008920 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008840:	4b24      	ldr	r3, [pc, #144]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 8008842:	685b      	ldr	r3, [r3, #4]
 8008844:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	691b      	ldr	r3, [r3, #16]
 800884c:	061b      	lsls	r3, r3, #24
 800884e:	4921      	ldr	r1, [pc, #132]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 8008850:	4313      	orrs	r3, r2
 8008852:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008854:	e064      	b.n	8008920 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	68db      	ldr	r3, [r3, #12]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d047      	beq.n	80088ee <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800885e:	4b1d      	ldr	r3, [pc, #116]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f023 0219 	bic.w	r2, r3, #25
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	68db      	ldr	r3, [r3, #12]
 800886a:	491a      	ldr	r1, [pc, #104]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 800886c:	4313      	orrs	r3, r2
 800886e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008870:	f7fa fc38 	bl	80030e4 <HAL_GetTick>
 8008874:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008876:	e008      	b.n	800888a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008878:	f7fa fc34 	bl	80030e4 <HAL_GetTick>
 800887c:	4602      	mov	r2, r0
 800887e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008880:	1ad3      	subs	r3, r2, r3
 8008882:	2b02      	cmp	r3, #2
 8008884:	d901      	bls.n	800888a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8008886:	2303      	movs	r3, #3
 8008888:	e332      	b.n	8008ef0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800888a:	4b12      	ldr	r3, [pc, #72]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f003 0304 	and.w	r3, r3, #4
 8008892:	2b00      	cmp	r3, #0
 8008894:	d0f0      	beq.n	8008878 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008896:	f7fa fc31 	bl	80030fc <HAL_GetREVID>
 800889a:	4603      	mov	r3, r0
 800889c:	f241 0203 	movw	r2, #4099	; 0x1003
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d819      	bhi.n	80088d8 <HAL_RCC_OscConfig+0x28c>
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	691b      	ldr	r3, [r3, #16]
 80088a8:	2b40      	cmp	r3, #64	; 0x40
 80088aa:	d108      	bne.n	80088be <HAL_RCC_OscConfig+0x272>
 80088ac:	4b09      	ldr	r3, [pc, #36]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 80088ae:	685b      	ldr	r3, [r3, #4]
 80088b0:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80088b4:	4a07      	ldr	r2, [pc, #28]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 80088b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80088ba:	6053      	str	r3, [r2, #4]
 80088bc:	e030      	b.n	8008920 <HAL_RCC_OscConfig+0x2d4>
 80088be:	4b05      	ldr	r3, [pc, #20]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 80088c0:	685b      	ldr	r3, [r3, #4]
 80088c2:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	691b      	ldr	r3, [r3, #16]
 80088ca:	031b      	lsls	r3, r3, #12
 80088cc:	4901      	ldr	r1, [pc, #4]	; (80088d4 <HAL_RCC_OscConfig+0x288>)
 80088ce:	4313      	orrs	r3, r2
 80088d0:	604b      	str	r3, [r1, #4]
 80088d2:	e025      	b.n	8008920 <HAL_RCC_OscConfig+0x2d4>
 80088d4:	58024400 	.word	0x58024400
 80088d8:	4b9a      	ldr	r3, [pc, #616]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	691b      	ldr	r3, [r3, #16]
 80088e4:	061b      	lsls	r3, r3, #24
 80088e6:	4997      	ldr	r1, [pc, #604]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 80088e8:	4313      	orrs	r3, r2
 80088ea:	604b      	str	r3, [r1, #4]
 80088ec:	e018      	b.n	8008920 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80088ee:	4b95      	ldr	r3, [pc, #596]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	4a94      	ldr	r2, [pc, #592]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 80088f4:	f023 0301 	bic.w	r3, r3, #1
 80088f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088fa:	f7fa fbf3 	bl	80030e4 <HAL_GetTick>
 80088fe:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008900:	e008      	b.n	8008914 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008902:	f7fa fbef 	bl	80030e4 <HAL_GetTick>
 8008906:	4602      	mov	r2, r0
 8008908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800890a:	1ad3      	subs	r3, r2, r3
 800890c:	2b02      	cmp	r3, #2
 800890e:	d901      	bls.n	8008914 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8008910:	2303      	movs	r3, #3
 8008912:	e2ed      	b.n	8008ef0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008914:	4b8b      	ldr	r3, [pc, #556]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f003 0304 	and.w	r3, r3, #4
 800891c:	2b00      	cmp	r3, #0
 800891e:	d1f0      	bne.n	8008902 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f003 0310 	and.w	r3, r3, #16
 8008928:	2b00      	cmp	r3, #0
 800892a:	f000 80a9 	beq.w	8008a80 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800892e:	4b85      	ldr	r3, [pc, #532]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 8008930:	691b      	ldr	r3, [r3, #16]
 8008932:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008936:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008938:	4b82      	ldr	r3, [pc, #520]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 800893a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800893c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800893e:	69bb      	ldr	r3, [r7, #24]
 8008940:	2b08      	cmp	r3, #8
 8008942:	d007      	beq.n	8008954 <HAL_RCC_OscConfig+0x308>
 8008944:	69bb      	ldr	r3, [r7, #24]
 8008946:	2b18      	cmp	r3, #24
 8008948:	d13a      	bne.n	80089c0 <HAL_RCC_OscConfig+0x374>
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	f003 0303 	and.w	r3, r3, #3
 8008950:	2b01      	cmp	r3, #1
 8008952:	d135      	bne.n	80089c0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008954:	4b7b      	ldr	r3, [pc, #492]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800895c:	2b00      	cmp	r3, #0
 800895e:	d005      	beq.n	800896c <HAL_RCC_OscConfig+0x320>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	69db      	ldr	r3, [r3, #28]
 8008964:	2b80      	cmp	r3, #128	; 0x80
 8008966:	d001      	beq.n	800896c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8008968:	2301      	movs	r3, #1
 800896a:	e2c1      	b.n	8008ef0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800896c:	f7fa fbc6 	bl	80030fc <HAL_GetREVID>
 8008970:	4603      	mov	r3, r0
 8008972:	f241 0203 	movw	r2, #4099	; 0x1003
 8008976:	4293      	cmp	r3, r2
 8008978:	d817      	bhi.n	80089aa <HAL_RCC_OscConfig+0x35e>
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6a1b      	ldr	r3, [r3, #32]
 800897e:	2b20      	cmp	r3, #32
 8008980:	d108      	bne.n	8008994 <HAL_RCC_OscConfig+0x348>
 8008982:	4b70      	ldr	r3, [pc, #448]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 8008984:	685b      	ldr	r3, [r3, #4]
 8008986:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800898a:	4a6e      	ldr	r2, [pc, #440]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 800898c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008990:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008992:	e075      	b.n	8008a80 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008994:	4b6b      	ldr	r3, [pc, #428]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 8008996:	685b      	ldr	r3, [r3, #4]
 8008998:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6a1b      	ldr	r3, [r3, #32]
 80089a0:	069b      	lsls	r3, r3, #26
 80089a2:	4968      	ldr	r1, [pc, #416]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 80089a4:	4313      	orrs	r3, r2
 80089a6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80089a8:	e06a      	b.n	8008a80 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80089aa:	4b66      	ldr	r3, [pc, #408]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 80089ac:	68db      	ldr	r3, [r3, #12]
 80089ae:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6a1b      	ldr	r3, [r3, #32]
 80089b6:	061b      	lsls	r3, r3, #24
 80089b8:	4962      	ldr	r1, [pc, #392]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 80089ba:	4313      	orrs	r3, r2
 80089bc:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80089be:	e05f      	b.n	8008a80 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	69db      	ldr	r3, [r3, #28]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d042      	beq.n	8008a4e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80089c8:	4b5e      	ldr	r3, [pc, #376]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	4a5d      	ldr	r2, [pc, #372]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 80089ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089d4:	f7fa fb86 	bl	80030e4 <HAL_GetTick>
 80089d8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80089da:	e008      	b.n	80089ee <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80089dc:	f7fa fb82 	bl	80030e4 <HAL_GetTick>
 80089e0:	4602      	mov	r2, r0
 80089e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089e4:	1ad3      	subs	r3, r2, r3
 80089e6:	2b02      	cmp	r3, #2
 80089e8:	d901      	bls.n	80089ee <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80089ea:	2303      	movs	r3, #3
 80089ec:	e280      	b.n	8008ef0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80089ee:	4b55      	ldr	r3, [pc, #340]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d0f0      	beq.n	80089dc <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80089fa:	f7fa fb7f 	bl	80030fc <HAL_GetREVID>
 80089fe:	4603      	mov	r3, r0
 8008a00:	f241 0203 	movw	r2, #4099	; 0x1003
 8008a04:	4293      	cmp	r3, r2
 8008a06:	d817      	bhi.n	8008a38 <HAL_RCC_OscConfig+0x3ec>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	6a1b      	ldr	r3, [r3, #32]
 8008a0c:	2b20      	cmp	r3, #32
 8008a0e:	d108      	bne.n	8008a22 <HAL_RCC_OscConfig+0x3d6>
 8008a10:	4b4c      	ldr	r3, [pc, #304]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 8008a12:	685b      	ldr	r3, [r3, #4]
 8008a14:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8008a18:	4a4a      	ldr	r2, [pc, #296]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 8008a1a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008a1e:	6053      	str	r3, [r2, #4]
 8008a20:	e02e      	b.n	8008a80 <HAL_RCC_OscConfig+0x434>
 8008a22:	4b48      	ldr	r3, [pc, #288]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 8008a24:	685b      	ldr	r3, [r3, #4]
 8008a26:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6a1b      	ldr	r3, [r3, #32]
 8008a2e:	069b      	lsls	r3, r3, #26
 8008a30:	4944      	ldr	r1, [pc, #272]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 8008a32:	4313      	orrs	r3, r2
 8008a34:	604b      	str	r3, [r1, #4]
 8008a36:	e023      	b.n	8008a80 <HAL_RCC_OscConfig+0x434>
 8008a38:	4b42      	ldr	r3, [pc, #264]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 8008a3a:	68db      	ldr	r3, [r3, #12]
 8008a3c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	6a1b      	ldr	r3, [r3, #32]
 8008a44:	061b      	lsls	r3, r3, #24
 8008a46:	493f      	ldr	r1, [pc, #252]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 8008a48:	4313      	orrs	r3, r2
 8008a4a:	60cb      	str	r3, [r1, #12]
 8008a4c:	e018      	b.n	8008a80 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8008a4e:	4b3d      	ldr	r3, [pc, #244]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	4a3c      	ldr	r2, [pc, #240]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 8008a54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008a58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a5a:	f7fa fb43 	bl	80030e4 <HAL_GetTick>
 8008a5e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008a60:	e008      	b.n	8008a74 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008a62:	f7fa fb3f 	bl	80030e4 <HAL_GetTick>
 8008a66:	4602      	mov	r2, r0
 8008a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a6a:	1ad3      	subs	r3, r2, r3
 8008a6c:	2b02      	cmp	r3, #2
 8008a6e:	d901      	bls.n	8008a74 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008a70:	2303      	movs	r3, #3
 8008a72:	e23d      	b.n	8008ef0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008a74:	4b33      	ldr	r3, [pc, #204]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d1f0      	bne.n	8008a62 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	f003 0308 	and.w	r3, r3, #8
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d036      	beq.n	8008afa <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	695b      	ldr	r3, [r3, #20]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d019      	beq.n	8008ac8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008a94:	4b2b      	ldr	r3, [pc, #172]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 8008a96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008a98:	4a2a      	ldr	r2, [pc, #168]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 8008a9a:	f043 0301 	orr.w	r3, r3, #1
 8008a9e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008aa0:	f7fa fb20 	bl	80030e4 <HAL_GetTick>
 8008aa4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008aa6:	e008      	b.n	8008aba <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008aa8:	f7fa fb1c 	bl	80030e4 <HAL_GetTick>
 8008aac:	4602      	mov	r2, r0
 8008aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ab0:	1ad3      	subs	r3, r2, r3
 8008ab2:	2b02      	cmp	r3, #2
 8008ab4:	d901      	bls.n	8008aba <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8008ab6:	2303      	movs	r3, #3
 8008ab8:	e21a      	b.n	8008ef0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008aba:	4b22      	ldr	r3, [pc, #136]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 8008abc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008abe:	f003 0302 	and.w	r3, r3, #2
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d0f0      	beq.n	8008aa8 <HAL_RCC_OscConfig+0x45c>
 8008ac6:	e018      	b.n	8008afa <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008ac8:	4b1e      	ldr	r3, [pc, #120]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 8008aca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008acc:	4a1d      	ldr	r2, [pc, #116]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 8008ace:	f023 0301 	bic.w	r3, r3, #1
 8008ad2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ad4:	f7fa fb06 	bl	80030e4 <HAL_GetTick>
 8008ad8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008ada:	e008      	b.n	8008aee <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008adc:	f7fa fb02 	bl	80030e4 <HAL_GetTick>
 8008ae0:	4602      	mov	r2, r0
 8008ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ae4:	1ad3      	subs	r3, r2, r3
 8008ae6:	2b02      	cmp	r3, #2
 8008ae8:	d901      	bls.n	8008aee <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8008aea:	2303      	movs	r3, #3
 8008aec:	e200      	b.n	8008ef0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008aee:	4b15      	ldr	r3, [pc, #84]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 8008af0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008af2:	f003 0302 	and.w	r3, r3, #2
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d1f0      	bne.n	8008adc <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	f003 0320 	and.w	r3, r3, #32
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d039      	beq.n	8008b7a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	699b      	ldr	r3, [r3, #24]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d01c      	beq.n	8008b48 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008b0e:	4b0d      	ldr	r3, [pc, #52]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	4a0c      	ldr	r2, [pc, #48]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 8008b14:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008b18:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008b1a:	f7fa fae3 	bl	80030e4 <HAL_GetTick>
 8008b1e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008b20:	e008      	b.n	8008b34 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008b22:	f7fa fadf 	bl	80030e4 <HAL_GetTick>
 8008b26:	4602      	mov	r2, r0
 8008b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b2a:	1ad3      	subs	r3, r2, r3
 8008b2c:	2b02      	cmp	r3, #2
 8008b2e:	d901      	bls.n	8008b34 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8008b30:	2303      	movs	r3, #3
 8008b32:	e1dd      	b.n	8008ef0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008b34:	4b03      	ldr	r3, [pc, #12]	; (8008b44 <HAL_RCC_OscConfig+0x4f8>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d0f0      	beq.n	8008b22 <HAL_RCC_OscConfig+0x4d6>
 8008b40:	e01b      	b.n	8008b7a <HAL_RCC_OscConfig+0x52e>
 8008b42:	bf00      	nop
 8008b44:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008b48:	4b9b      	ldr	r3, [pc, #620]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	4a9a      	ldr	r2, [pc, #616]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008b4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008b52:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008b54:	f7fa fac6 	bl	80030e4 <HAL_GetTick>
 8008b58:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008b5a:	e008      	b.n	8008b6e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008b5c:	f7fa fac2 	bl	80030e4 <HAL_GetTick>
 8008b60:	4602      	mov	r2, r0
 8008b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b64:	1ad3      	subs	r3, r2, r3
 8008b66:	2b02      	cmp	r3, #2
 8008b68:	d901      	bls.n	8008b6e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8008b6a:	2303      	movs	r3, #3
 8008b6c:	e1c0      	b.n	8008ef0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008b6e:	4b92      	ldr	r3, [pc, #584]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d1f0      	bne.n	8008b5c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f003 0304 	and.w	r3, r3, #4
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	f000 8081 	beq.w	8008c8a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008b88:	4b8c      	ldr	r3, [pc, #560]	; (8008dbc <HAL_RCC_OscConfig+0x770>)
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	4a8b      	ldr	r2, [pc, #556]	; (8008dbc <HAL_RCC_OscConfig+0x770>)
 8008b8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008b92:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008b94:	f7fa faa6 	bl	80030e4 <HAL_GetTick>
 8008b98:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008b9a:	e008      	b.n	8008bae <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b9c:	f7fa faa2 	bl	80030e4 <HAL_GetTick>
 8008ba0:	4602      	mov	r2, r0
 8008ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ba4:	1ad3      	subs	r3, r2, r3
 8008ba6:	2b64      	cmp	r3, #100	; 0x64
 8008ba8:	d901      	bls.n	8008bae <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8008baa:	2303      	movs	r3, #3
 8008bac:	e1a0      	b.n	8008ef0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008bae:	4b83      	ldr	r3, [pc, #524]	; (8008dbc <HAL_RCC_OscConfig+0x770>)
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d0f0      	beq.n	8008b9c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	689b      	ldr	r3, [r3, #8]
 8008bbe:	2b01      	cmp	r3, #1
 8008bc0:	d106      	bne.n	8008bd0 <HAL_RCC_OscConfig+0x584>
 8008bc2:	4b7d      	ldr	r3, [pc, #500]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008bc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bc6:	4a7c      	ldr	r2, [pc, #496]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008bc8:	f043 0301 	orr.w	r3, r3, #1
 8008bcc:	6713      	str	r3, [r2, #112]	; 0x70
 8008bce:	e02d      	b.n	8008c2c <HAL_RCC_OscConfig+0x5e0>
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	689b      	ldr	r3, [r3, #8]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d10c      	bne.n	8008bf2 <HAL_RCC_OscConfig+0x5a6>
 8008bd8:	4b77      	ldr	r3, [pc, #476]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008bda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bdc:	4a76      	ldr	r2, [pc, #472]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008bde:	f023 0301 	bic.w	r3, r3, #1
 8008be2:	6713      	str	r3, [r2, #112]	; 0x70
 8008be4:	4b74      	ldr	r3, [pc, #464]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008be6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008be8:	4a73      	ldr	r2, [pc, #460]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008bea:	f023 0304 	bic.w	r3, r3, #4
 8008bee:	6713      	str	r3, [r2, #112]	; 0x70
 8008bf0:	e01c      	b.n	8008c2c <HAL_RCC_OscConfig+0x5e0>
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	689b      	ldr	r3, [r3, #8]
 8008bf6:	2b05      	cmp	r3, #5
 8008bf8:	d10c      	bne.n	8008c14 <HAL_RCC_OscConfig+0x5c8>
 8008bfa:	4b6f      	ldr	r3, [pc, #444]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008bfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bfe:	4a6e      	ldr	r2, [pc, #440]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008c00:	f043 0304 	orr.w	r3, r3, #4
 8008c04:	6713      	str	r3, [r2, #112]	; 0x70
 8008c06:	4b6c      	ldr	r3, [pc, #432]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008c08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c0a:	4a6b      	ldr	r2, [pc, #428]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008c0c:	f043 0301 	orr.w	r3, r3, #1
 8008c10:	6713      	str	r3, [r2, #112]	; 0x70
 8008c12:	e00b      	b.n	8008c2c <HAL_RCC_OscConfig+0x5e0>
 8008c14:	4b68      	ldr	r3, [pc, #416]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008c16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c18:	4a67      	ldr	r2, [pc, #412]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008c1a:	f023 0301 	bic.w	r3, r3, #1
 8008c1e:	6713      	str	r3, [r2, #112]	; 0x70
 8008c20:	4b65      	ldr	r3, [pc, #404]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008c22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c24:	4a64      	ldr	r2, [pc, #400]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008c26:	f023 0304 	bic.w	r3, r3, #4
 8008c2a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	689b      	ldr	r3, [r3, #8]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d015      	beq.n	8008c60 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c34:	f7fa fa56 	bl	80030e4 <HAL_GetTick>
 8008c38:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008c3a:	e00a      	b.n	8008c52 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008c3c:	f7fa fa52 	bl	80030e4 <HAL_GetTick>
 8008c40:	4602      	mov	r2, r0
 8008c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c44:	1ad3      	subs	r3, r2, r3
 8008c46:	f241 3288 	movw	r2, #5000	; 0x1388
 8008c4a:	4293      	cmp	r3, r2
 8008c4c:	d901      	bls.n	8008c52 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8008c4e:	2303      	movs	r3, #3
 8008c50:	e14e      	b.n	8008ef0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008c52:	4b59      	ldr	r3, [pc, #356]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008c54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c56:	f003 0302 	and.w	r3, r3, #2
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d0ee      	beq.n	8008c3c <HAL_RCC_OscConfig+0x5f0>
 8008c5e:	e014      	b.n	8008c8a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c60:	f7fa fa40 	bl	80030e4 <HAL_GetTick>
 8008c64:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008c66:	e00a      	b.n	8008c7e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008c68:	f7fa fa3c 	bl	80030e4 <HAL_GetTick>
 8008c6c:	4602      	mov	r2, r0
 8008c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c70:	1ad3      	subs	r3, r2, r3
 8008c72:	f241 3288 	movw	r2, #5000	; 0x1388
 8008c76:	4293      	cmp	r3, r2
 8008c78:	d901      	bls.n	8008c7e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8008c7a:	2303      	movs	r3, #3
 8008c7c:	e138      	b.n	8008ef0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008c7e:	4b4e      	ldr	r3, [pc, #312]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008c80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c82:	f003 0302 	and.w	r3, r3, #2
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d1ee      	bne.n	8008c68 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	f000 812d 	beq.w	8008eee <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008c94:	4b48      	ldr	r3, [pc, #288]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008c96:	691b      	ldr	r3, [r3, #16]
 8008c98:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008c9c:	2b18      	cmp	r3, #24
 8008c9e:	f000 80bd 	beq.w	8008e1c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ca6:	2b02      	cmp	r3, #2
 8008ca8:	f040 809e 	bne.w	8008de8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008cac:	4b42      	ldr	r3, [pc, #264]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	4a41      	ldr	r2, [pc, #260]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008cb2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008cb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008cb8:	f7fa fa14 	bl	80030e4 <HAL_GetTick>
 8008cbc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008cbe:	e008      	b.n	8008cd2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008cc0:	f7fa fa10 	bl	80030e4 <HAL_GetTick>
 8008cc4:	4602      	mov	r2, r0
 8008cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cc8:	1ad3      	subs	r3, r2, r3
 8008cca:	2b02      	cmp	r3, #2
 8008ccc:	d901      	bls.n	8008cd2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8008cce:	2303      	movs	r3, #3
 8008cd0:	e10e      	b.n	8008ef0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008cd2:	4b39      	ldr	r3, [pc, #228]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d1f0      	bne.n	8008cc0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008cde:	4b36      	ldr	r3, [pc, #216]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008ce0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008ce2:	4b37      	ldr	r3, [pc, #220]	; (8008dc0 <HAL_RCC_OscConfig+0x774>)
 8008ce4:	4013      	ands	r3, r2
 8008ce6:	687a      	ldr	r2, [r7, #4]
 8008ce8:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8008cea:	687a      	ldr	r2, [r7, #4]
 8008cec:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008cee:	0112      	lsls	r2, r2, #4
 8008cf0:	430a      	orrs	r2, r1
 8008cf2:	4931      	ldr	r1, [pc, #196]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008cf4:	4313      	orrs	r3, r2
 8008cf6:	628b      	str	r3, [r1, #40]	; 0x28
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cfc:	3b01      	subs	r3, #1
 8008cfe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d06:	3b01      	subs	r3, #1
 8008d08:	025b      	lsls	r3, r3, #9
 8008d0a:	b29b      	uxth	r3, r3
 8008d0c:	431a      	orrs	r2, r3
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d12:	3b01      	subs	r3, #1
 8008d14:	041b      	lsls	r3, r3, #16
 8008d16:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008d1a:	431a      	orrs	r2, r3
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d20:	3b01      	subs	r3, #1
 8008d22:	061b      	lsls	r3, r3, #24
 8008d24:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008d28:	4923      	ldr	r1, [pc, #140]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008d2a:	4313      	orrs	r3, r2
 8008d2c:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8008d2e:	4b22      	ldr	r3, [pc, #136]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d32:	4a21      	ldr	r2, [pc, #132]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008d34:	f023 0301 	bic.w	r3, r3, #1
 8008d38:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008d3a:	4b1f      	ldr	r3, [pc, #124]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008d3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008d3e:	4b21      	ldr	r3, [pc, #132]	; (8008dc4 <HAL_RCC_OscConfig+0x778>)
 8008d40:	4013      	ands	r3, r2
 8008d42:	687a      	ldr	r2, [r7, #4]
 8008d44:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008d46:	00d2      	lsls	r2, r2, #3
 8008d48:	491b      	ldr	r1, [pc, #108]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008d4a:	4313      	orrs	r3, r2
 8008d4c:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8008d4e:	4b1a      	ldr	r3, [pc, #104]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008d50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d52:	f023 020c 	bic.w	r2, r3, #12
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d5a:	4917      	ldr	r1, [pc, #92]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008d5c:	4313      	orrs	r3, r2
 8008d5e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008d60:	4b15      	ldr	r3, [pc, #84]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d64:	f023 0202 	bic.w	r2, r3, #2
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d6c:	4912      	ldr	r1, [pc, #72]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008d6e:	4313      	orrs	r3, r2
 8008d70:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008d72:	4b11      	ldr	r3, [pc, #68]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008d74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d76:	4a10      	ldr	r2, [pc, #64]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008d78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008d7c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d7e:	4b0e      	ldr	r3, [pc, #56]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d82:	4a0d      	ldr	r2, [pc, #52]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008d84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008d88:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008d8a:	4b0b      	ldr	r3, [pc, #44]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008d8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d8e:	4a0a      	ldr	r2, [pc, #40]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008d90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008d94:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8008d96:	4b08      	ldr	r3, [pc, #32]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d9a:	4a07      	ldr	r2, [pc, #28]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008d9c:	f043 0301 	orr.w	r3, r3, #1
 8008da0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008da2:	4b05      	ldr	r3, [pc, #20]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	4a04      	ldr	r2, [pc, #16]	; (8008db8 <HAL_RCC_OscConfig+0x76c>)
 8008da8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008dac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008dae:	f7fa f999 	bl	80030e4 <HAL_GetTick>
 8008db2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008db4:	e011      	b.n	8008dda <HAL_RCC_OscConfig+0x78e>
 8008db6:	bf00      	nop
 8008db8:	58024400 	.word	0x58024400
 8008dbc:	58024800 	.word	0x58024800
 8008dc0:	fffffc0c 	.word	0xfffffc0c
 8008dc4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008dc8:	f7fa f98c 	bl	80030e4 <HAL_GetTick>
 8008dcc:	4602      	mov	r2, r0
 8008dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dd0:	1ad3      	subs	r3, r2, r3
 8008dd2:	2b02      	cmp	r3, #2
 8008dd4:	d901      	bls.n	8008dda <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8008dd6:	2303      	movs	r3, #3
 8008dd8:	e08a      	b.n	8008ef0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008dda:	4b47      	ldr	r3, [pc, #284]	; (8008ef8 <HAL_RCC_OscConfig+0x8ac>)
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d0f0      	beq.n	8008dc8 <HAL_RCC_OscConfig+0x77c>
 8008de6:	e082      	b.n	8008eee <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008de8:	4b43      	ldr	r3, [pc, #268]	; (8008ef8 <HAL_RCC_OscConfig+0x8ac>)
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	4a42      	ldr	r2, [pc, #264]	; (8008ef8 <HAL_RCC_OscConfig+0x8ac>)
 8008dee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008df2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008df4:	f7fa f976 	bl	80030e4 <HAL_GetTick>
 8008df8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008dfa:	e008      	b.n	8008e0e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008dfc:	f7fa f972 	bl	80030e4 <HAL_GetTick>
 8008e00:	4602      	mov	r2, r0
 8008e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e04:	1ad3      	subs	r3, r2, r3
 8008e06:	2b02      	cmp	r3, #2
 8008e08:	d901      	bls.n	8008e0e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8008e0a:	2303      	movs	r3, #3
 8008e0c:	e070      	b.n	8008ef0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008e0e:	4b3a      	ldr	r3, [pc, #232]	; (8008ef8 <HAL_RCC_OscConfig+0x8ac>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d1f0      	bne.n	8008dfc <HAL_RCC_OscConfig+0x7b0>
 8008e1a:	e068      	b.n	8008eee <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008e1c:	4b36      	ldr	r3, [pc, #216]	; (8008ef8 <HAL_RCC_OscConfig+0x8ac>)
 8008e1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e20:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008e22:	4b35      	ldr	r3, [pc, #212]	; (8008ef8 <HAL_RCC_OscConfig+0x8ac>)
 8008e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e26:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e2c:	2b01      	cmp	r3, #1
 8008e2e:	d031      	beq.n	8008e94 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e30:	693b      	ldr	r3, [r7, #16]
 8008e32:	f003 0203 	and.w	r2, r3, #3
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008e3a:	429a      	cmp	r2, r3
 8008e3c:	d12a      	bne.n	8008e94 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008e3e:	693b      	ldr	r3, [r7, #16]
 8008e40:	091b      	lsrs	r3, r3, #4
 8008e42:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e4a:	429a      	cmp	r2, r3
 8008e4c:	d122      	bne.n	8008e94 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e58:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008e5a:	429a      	cmp	r2, r3
 8008e5c:	d11a      	bne.n	8008e94 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	0a5b      	lsrs	r3, r3, #9
 8008e62:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e6a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008e6c:	429a      	cmp	r2, r3
 8008e6e:	d111      	bne.n	8008e94 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	0c1b      	lsrs	r3, r3, #16
 8008e74:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e7c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008e7e:	429a      	cmp	r2, r3
 8008e80:	d108      	bne.n	8008e94 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	0e1b      	lsrs	r3, r3, #24
 8008e86:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e8e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008e90:	429a      	cmp	r2, r3
 8008e92:	d001      	beq.n	8008e98 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8008e94:	2301      	movs	r3, #1
 8008e96:	e02b      	b.n	8008ef0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8008e98:	4b17      	ldr	r3, [pc, #92]	; (8008ef8 <HAL_RCC_OscConfig+0x8ac>)
 8008e9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e9c:	08db      	lsrs	r3, r3, #3
 8008e9e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008ea2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008ea8:	693a      	ldr	r2, [r7, #16]
 8008eaa:	429a      	cmp	r2, r3
 8008eac:	d01f      	beq.n	8008eee <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8008eae:	4b12      	ldr	r3, [pc, #72]	; (8008ef8 <HAL_RCC_OscConfig+0x8ac>)
 8008eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008eb2:	4a11      	ldr	r2, [pc, #68]	; (8008ef8 <HAL_RCC_OscConfig+0x8ac>)
 8008eb4:	f023 0301 	bic.w	r3, r3, #1
 8008eb8:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008eba:	f7fa f913 	bl	80030e4 <HAL_GetTick>
 8008ebe:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8008ec0:	bf00      	nop
 8008ec2:	f7fa f90f 	bl	80030e4 <HAL_GetTick>
 8008ec6:	4602      	mov	r2, r0
 8008ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d0f9      	beq.n	8008ec2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008ece:	4b0a      	ldr	r3, [pc, #40]	; (8008ef8 <HAL_RCC_OscConfig+0x8ac>)
 8008ed0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008ed2:	4b0a      	ldr	r3, [pc, #40]	; (8008efc <HAL_RCC_OscConfig+0x8b0>)
 8008ed4:	4013      	ands	r3, r2
 8008ed6:	687a      	ldr	r2, [r7, #4]
 8008ed8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008eda:	00d2      	lsls	r2, r2, #3
 8008edc:	4906      	ldr	r1, [pc, #24]	; (8008ef8 <HAL_RCC_OscConfig+0x8ac>)
 8008ede:	4313      	orrs	r3, r2
 8008ee0:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8008ee2:	4b05      	ldr	r3, [pc, #20]	; (8008ef8 <HAL_RCC_OscConfig+0x8ac>)
 8008ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ee6:	4a04      	ldr	r2, [pc, #16]	; (8008ef8 <HAL_RCC_OscConfig+0x8ac>)
 8008ee8:	f043 0301 	orr.w	r3, r3, #1
 8008eec:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8008eee:	2300      	movs	r3, #0
}
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	3730      	adds	r7, #48	; 0x30
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	bd80      	pop	{r7, pc}
 8008ef8:	58024400 	.word	0x58024400
 8008efc:	ffff0007 	.word	0xffff0007

08008f00 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b086      	sub	sp, #24
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
 8008f08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d101      	bne.n	8008f14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008f10:	2301      	movs	r3, #1
 8008f12:	e19c      	b.n	800924e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008f14:	4b8a      	ldr	r3, [pc, #552]	; (8009140 <HAL_RCC_ClockConfig+0x240>)
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f003 030f 	and.w	r3, r3, #15
 8008f1c:	683a      	ldr	r2, [r7, #0]
 8008f1e:	429a      	cmp	r2, r3
 8008f20:	d910      	bls.n	8008f44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008f22:	4b87      	ldr	r3, [pc, #540]	; (8009140 <HAL_RCC_ClockConfig+0x240>)
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	f023 020f 	bic.w	r2, r3, #15
 8008f2a:	4985      	ldr	r1, [pc, #532]	; (8009140 <HAL_RCC_ClockConfig+0x240>)
 8008f2c:	683b      	ldr	r3, [r7, #0]
 8008f2e:	4313      	orrs	r3, r2
 8008f30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008f32:	4b83      	ldr	r3, [pc, #524]	; (8009140 <HAL_RCC_ClockConfig+0x240>)
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f003 030f 	and.w	r3, r3, #15
 8008f3a:	683a      	ldr	r2, [r7, #0]
 8008f3c:	429a      	cmp	r2, r3
 8008f3e:	d001      	beq.n	8008f44 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008f40:	2301      	movs	r3, #1
 8008f42:	e184      	b.n	800924e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f003 0304 	and.w	r3, r3, #4
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d010      	beq.n	8008f72 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	691a      	ldr	r2, [r3, #16]
 8008f54:	4b7b      	ldr	r3, [pc, #492]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 8008f56:	699b      	ldr	r3, [r3, #24]
 8008f58:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008f5c:	429a      	cmp	r2, r3
 8008f5e:	d908      	bls.n	8008f72 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008f60:	4b78      	ldr	r3, [pc, #480]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 8008f62:	699b      	ldr	r3, [r3, #24]
 8008f64:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	691b      	ldr	r3, [r3, #16]
 8008f6c:	4975      	ldr	r1, [pc, #468]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	f003 0308 	and.w	r3, r3, #8
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d010      	beq.n	8008fa0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	695a      	ldr	r2, [r3, #20]
 8008f82:	4b70      	ldr	r3, [pc, #448]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 8008f84:	69db      	ldr	r3, [r3, #28]
 8008f86:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008f8a:	429a      	cmp	r2, r3
 8008f8c:	d908      	bls.n	8008fa0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008f8e:	4b6d      	ldr	r3, [pc, #436]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 8008f90:	69db      	ldr	r3, [r3, #28]
 8008f92:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	695b      	ldr	r3, [r3, #20]
 8008f9a:	496a      	ldr	r1, [pc, #424]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 8008f9c:	4313      	orrs	r3, r2
 8008f9e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f003 0310 	and.w	r3, r3, #16
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d010      	beq.n	8008fce <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	699a      	ldr	r2, [r3, #24]
 8008fb0:	4b64      	ldr	r3, [pc, #400]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 8008fb2:	69db      	ldr	r3, [r3, #28]
 8008fb4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008fb8:	429a      	cmp	r2, r3
 8008fba:	d908      	bls.n	8008fce <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008fbc:	4b61      	ldr	r3, [pc, #388]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 8008fbe:	69db      	ldr	r3, [r3, #28]
 8008fc0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	699b      	ldr	r3, [r3, #24]
 8008fc8:	495e      	ldr	r1, [pc, #376]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 8008fca:	4313      	orrs	r3, r2
 8008fcc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	f003 0320 	and.w	r3, r3, #32
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d010      	beq.n	8008ffc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	69da      	ldr	r2, [r3, #28]
 8008fde:	4b59      	ldr	r3, [pc, #356]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 8008fe0:	6a1b      	ldr	r3, [r3, #32]
 8008fe2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008fe6:	429a      	cmp	r2, r3
 8008fe8:	d908      	bls.n	8008ffc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008fea:	4b56      	ldr	r3, [pc, #344]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 8008fec:	6a1b      	ldr	r3, [r3, #32]
 8008fee:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	69db      	ldr	r3, [r3, #28]
 8008ff6:	4953      	ldr	r1, [pc, #332]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 8008ff8:	4313      	orrs	r3, r2
 8008ffa:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f003 0302 	and.w	r3, r3, #2
 8009004:	2b00      	cmp	r3, #0
 8009006:	d010      	beq.n	800902a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	68da      	ldr	r2, [r3, #12]
 800900c:	4b4d      	ldr	r3, [pc, #308]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 800900e:	699b      	ldr	r3, [r3, #24]
 8009010:	f003 030f 	and.w	r3, r3, #15
 8009014:	429a      	cmp	r2, r3
 8009016:	d908      	bls.n	800902a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009018:	4b4a      	ldr	r3, [pc, #296]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 800901a:	699b      	ldr	r3, [r3, #24]
 800901c:	f023 020f 	bic.w	r2, r3, #15
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	68db      	ldr	r3, [r3, #12]
 8009024:	4947      	ldr	r1, [pc, #284]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 8009026:	4313      	orrs	r3, r2
 8009028:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	f003 0301 	and.w	r3, r3, #1
 8009032:	2b00      	cmp	r3, #0
 8009034:	d055      	beq.n	80090e2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8009036:	4b43      	ldr	r3, [pc, #268]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 8009038:	699b      	ldr	r3, [r3, #24]
 800903a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	689b      	ldr	r3, [r3, #8]
 8009042:	4940      	ldr	r1, [pc, #256]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 8009044:	4313      	orrs	r3, r2
 8009046:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	685b      	ldr	r3, [r3, #4]
 800904c:	2b02      	cmp	r3, #2
 800904e:	d107      	bne.n	8009060 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009050:	4b3c      	ldr	r3, [pc, #240]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009058:	2b00      	cmp	r3, #0
 800905a:	d121      	bne.n	80090a0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800905c:	2301      	movs	r3, #1
 800905e:	e0f6      	b.n	800924e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	685b      	ldr	r3, [r3, #4]
 8009064:	2b03      	cmp	r3, #3
 8009066:	d107      	bne.n	8009078 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009068:	4b36      	ldr	r3, [pc, #216]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009070:	2b00      	cmp	r3, #0
 8009072:	d115      	bne.n	80090a0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009074:	2301      	movs	r3, #1
 8009076:	e0ea      	b.n	800924e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	685b      	ldr	r3, [r3, #4]
 800907c:	2b01      	cmp	r3, #1
 800907e:	d107      	bne.n	8009090 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009080:	4b30      	ldr	r3, [pc, #192]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009088:	2b00      	cmp	r3, #0
 800908a:	d109      	bne.n	80090a0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800908c:	2301      	movs	r3, #1
 800908e:	e0de      	b.n	800924e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009090:	4b2c      	ldr	r3, [pc, #176]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	f003 0304 	and.w	r3, r3, #4
 8009098:	2b00      	cmp	r3, #0
 800909a:	d101      	bne.n	80090a0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800909c:	2301      	movs	r3, #1
 800909e:	e0d6      	b.n	800924e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80090a0:	4b28      	ldr	r3, [pc, #160]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 80090a2:	691b      	ldr	r3, [r3, #16]
 80090a4:	f023 0207 	bic.w	r2, r3, #7
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	685b      	ldr	r3, [r3, #4]
 80090ac:	4925      	ldr	r1, [pc, #148]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 80090ae:	4313      	orrs	r3, r2
 80090b0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80090b2:	f7fa f817 	bl	80030e4 <HAL_GetTick>
 80090b6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80090b8:	e00a      	b.n	80090d0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80090ba:	f7fa f813 	bl	80030e4 <HAL_GetTick>
 80090be:	4602      	mov	r2, r0
 80090c0:	697b      	ldr	r3, [r7, #20]
 80090c2:	1ad3      	subs	r3, r2, r3
 80090c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d901      	bls.n	80090d0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80090cc:	2303      	movs	r3, #3
 80090ce:	e0be      	b.n	800924e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80090d0:	4b1c      	ldr	r3, [pc, #112]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 80090d2:	691b      	ldr	r3, [r3, #16]
 80090d4:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	685b      	ldr	r3, [r3, #4]
 80090dc:	00db      	lsls	r3, r3, #3
 80090de:	429a      	cmp	r2, r3
 80090e0:	d1eb      	bne.n	80090ba <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	f003 0302 	and.w	r3, r3, #2
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d010      	beq.n	8009110 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	68da      	ldr	r2, [r3, #12]
 80090f2:	4b14      	ldr	r3, [pc, #80]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 80090f4:	699b      	ldr	r3, [r3, #24]
 80090f6:	f003 030f 	and.w	r3, r3, #15
 80090fa:	429a      	cmp	r2, r3
 80090fc:	d208      	bcs.n	8009110 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80090fe:	4b11      	ldr	r3, [pc, #68]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 8009100:	699b      	ldr	r3, [r3, #24]
 8009102:	f023 020f 	bic.w	r2, r3, #15
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	68db      	ldr	r3, [r3, #12]
 800910a:	490e      	ldr	r1, [pc, #56]	; (8009144 <HAL_RCC_ClockConfig+0x244>)
 800910c:	4313      	orrs	r3, r2
 800910e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009110:	4b0b      	ldr	r3, [pc, #44]	; (8009140 <HAL_RCC_ClockConfig+0x240>)
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	f003 030f 	and.w	r3, r3, #15
 8009118:	683a      	ldr	r2, [r7, #0]
 800911a:	429a      	cmp	r2, r3
 800911c:	d214      	bcs.n	8009148 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800911e:	4b08      	ldr	r3, [pc, #32]	; (8009140 <HAL_RCC_ClockConfig+0x240>)
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	f023 020f 	bic.w	r2, r3, #15
 8009126:	4906      	ldr	r1, [pc, #24]	; (8009140 <HAL_RCC_ClockConfig+0x240>)
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	4313      	orrs	r3, r2
 800912c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800912e:	4b04      	ldr	r3, [pc, #16]	; (8009140 <HAL_RCC_ClockConfig+0x240>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f003 030f 	and.w	r3, r3, #15
 8009136:	683a      	ldr	r2, [r7, #0]
 8009138:	429a      	cmp	r2, r3
 800913a:	d005      	beq.n	8009148 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800913c:	2301      	movs	r3, #1
 800913e:	e086      	b.n	800924e <HAL_RCC_ClockConfig+0x34e>
 8009140:	52002000 	.word	0x52002000
 8009144:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	f003 0304 	and.w	r3, r3, #4
 8009150:	2b00      	cmp	r3, #0
 8009152:	d010      	beq.n	8009176 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	691a      	ldr	r2, [r3, #16]
 8009158:	4b3f      	ldr	r3, [pc, #252]	; (8009258 <HAL_RCC_ClockConfig+0x358>)
 800915a:	699b      	ldr	r3, [r3, #24]
 800915c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009160:	429a      	cmp	r2, r3
 8009162:	d208      	bcs.n	8009176 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009164:	4b3c      	ldr	r3, [pc, #240]	; (8009258 <HAL_RCC_ClockConfig+0x358>)
 8009166:	699b      	ldr	r3, [r3, #24]
 8009168:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	691b      	ldr	r3, [r3, #16]
 8009170:	4939      	ldr	r1, [pc, #228]	; (8009258 <HAL_RCC_ClockConfig+0x358>)
 8009172:	4313      	orrs	r3, r2
 8009174:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	f003 0308 	and.w	r3, r3, #8
 800917e:	2b00      	cmp	r3, #0
 8009180:	d010      	beq.n	80091a4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	695a      	ldr	r2, [r3, #20]
 8009186:	4b34      	ldr	r3, [pc, #208]	; (8009258 <HAL_RCC_ClockConfig+0x358>)
 8009188:	69db      	ldr	r3, [r3, #28]
 800918a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800918e:	429a      	cmp	r2, r3
 8009190:	d208      	bcs.n	80091a4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009192:	4b31      	ldr	r3, [pc, #196]	; (8009258 <HAL_RCC_ClockConfig+0x358>)
 8009194:	69db      	ldr	r3, [r3, #28]
 8009196:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	695b      	ldr	r3, [r3, #20]
 800919e:	492e      	ldr	r1, [pc, #184]	; (8009258 <HAL_RCC_ClockConfig+0x358>)
 80091a0:	4313      	orrs	r3, r2
 80091a2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	f003 0310 	and.w	r3, r3, #16
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d010      	beq.n	80091d2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	699a      	ldr	r2, [r3, #24]
 80091b4:	4b28      	ldr	r3, [pc, #160]	; (8009258 <HAL_RCC_ClockConfig+0x358>)
 80091b6:	69db      	ldr	r3, [r3, #28]
 80091b8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80091bc:	429a      	cmp	r2, r3
 80091be:	d208      	bcs.n	80091d2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80091c0:	4b25      	ldr	r3, [pc, #148]	; (8009258 <HAL_RCC_ClockConfig+0x358>)
 80091c2:	69db      	ldr	r3, [r3, #28]
 80091c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	699b      	ldr	r3, [r3, #24]
 80091cc:	4922      	ldr	r1, [pc, #136]	; (8009258 <HAL_RCC_ClockConfig+0x358>)
 80091ce:	4313      	orrs	r3, r2
 80091d0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	f003 0320 	and.w	r3, r3, #32
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d010      	beq.n	8009200 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	69da      	ldr	r2, [r3, #28]
 80091e2:	4b1d      	ldr	r3, [pc, #116]	; (8009258 <HAL_RCC_ClockConfig+0x358>)
 80091e4:	6a1b      	ldr	r3, [r3, #32]
 80091e6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80091ea:	429a      	cmp	r2, r3
 80091ec:	d208      	bcs.n	8009200 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80091ee:	4b1a      	ldr	r3, [pc, #104]	; (8009258 <HAL_RCC_ClockConfig+0x358>)
 80091f0:	6a1b      	ldr	r3, [r3, #32]
 80091f2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	69db      	ldr	r3, [r3, #28]
 80091fa:	4917      	ldr	r1, [pc, #92]	; (8009258 <HAL_RCC_ClockConfig+0x358>)
 80091fc:	4313      	orrs	r3, r2
 80091fe:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8009200:	f000 f834 	bl	800926c <HAL_RCC_GetSysClockFreq>
 8009204:	4602      	mov	r2, r0
 8009206:	4b14      	ldr	r3, [pc, #80]	; (8009258 <HAL_RCC_ClockConfig+0x358>)
 8009208:	699b      	ldr	r3, [r3, #24]
 800920a:	0a1b      	lsrs	r3, r3, #8
 800920c:	f003 030f 	and.w	r3, r3, #15
 8009210:	4912      	ldr	r1, [pc, #72]	; (800925c <HAL_RCC_ClockConfig+0x35c>)
 8009212:	5ccb      	ldrb	r3, [r1, r3]
 8009214:	f003 031f 	and.w	r3, r3, #31
 8009218:	fa22 f303 	lsr.w	r3, r2, r3
 800921c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800921e:	4b0e      	ldr	r3, [pc, #56]	; (8009258 <HAL_RCC_ClockConfig+0x358>)
 8009220:	699b      	ldr	r3, [r3, #24]
 8009222:	f003 030f 	and.w	r3, r3, #15
 8009226:	4a0d      	ldr	r2, [pc, #52]	; (800925c <HAL_RCC_ClockConfig+0x35c>)
 8009228:	5cd3      	ldrb	r3, [r2, r3]
 800922a:	f003 031f 	and.w	r3, r3, #31
 800922e:	693a      	ldr	r2, [r7, #16]
 8009230:	fa22 f303 	lsr.w	r3, r2, r3
 8009234:	4a0a      	ldr	r2, [pc, #40]	; (8009260 <HAL_RCC_ClockConfig+0x360>)
 8009236:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009238:	4a0a      	ldr	r2, [pc, #40]	; (8009264 <HAL_RCC_ClockConfig+0x364>)
 800923a:	693b      	ldr	r3, [r7, #16]
 800923c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800923e:	4b0a      	ldr	r3, [pc, #40]	; (8009268 <HAL_RCC_ClockConfig+0x368>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	4618      	mov	r0, r3
 8009244:	f7f9 fc86 	bl	8002b54 <HAL_InitTick>
 8009248:	4603      	mov	r3, r0
 800924a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800924c:	7bfb      	ldrb	r3, [r7, #15]
}
 800924e:	4618      	mov	r0, r3
 8009250:	3718      	adds	r7, #24
 8009252:	46bd      	mov	sp, r7
 8009254:	bd80      	pop	{r7, pc}
 8009256:	bf00      	nop
 8009258:	58024400 	.word	0x58024400
 800925c:	08015634 	.word	0x08015634
 8009260:	2400008c 	.word	0x2400008c
 8009264:	24000088 	.word	0x24000088
 8009268:	24000090 	.word	0x24000090

0800926c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800926c:	b480      	push	{r7}
 800926e:	b089      	sub	sp, #36	; 0x24
 8009270:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009272:	4bb3      	ldr	r3, [pc, #716]	; (8009540 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009274:	691b      	ldr	r3, [r3, #16]
 8009276:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800927a:	2b18      	cmp	r3, #24
 800927c:	f200 8155 	bhi.w	800952a <HAL_RCC_GetSysClockFreq+0x2be>
 8009280:	a201      	add	r2, pc, #4	; (adr r2, 8009288 <HAL_RCC_GetSysClockFreq+0x1c>)
 8009282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009286:	bf00      	nop
 8009288:	080092ed 	.word	0x080092ed
 800928c:	0800952b 	.word	0x0800952b
 8009290:	0800952b 	.word	0x0800952b
 8009294:	0800952b 	.word	0x0800952b
 8009298:	0800952b 	.word	0x0800952b
 800929c:	0800952b 	.word	0x0800952b
 80092a0:	0800952b 	.word	0x0800952b
 80092a4:	0800952b 	.word	0x0800952b
 80092a8:	08009313 	.word	0x08009313
 80092ac:	0800952b 	.word	0x0800952b
 80092b0:	0800952b 	.word	0x0800952b
 80092b4:	0800952b 	.word	0x0800952b
 80092b8:	0800952b 	.word	0x0800952b
 80092bc:	0800952b 	.word	0x0800952b
 80092c0:	0800952b 	.word	0x0800952b
 80092c4:	0800952b 	.word	0x0800952b
 80092c8:	08009319 	.word	0x08009319
 80092cc:	0800952b 	.word	0x0800952b
 80092d0:	0800952b 	.word	0x0800952b
 80092d4:	0800952b 	.word	0x0800952b
 80092d8:	0800952b 	.word	0x0800952b
 80092dc:	0800952b 	.word	0x0800952b
 80092e0:	0800952b 	.word	0x0800952b
 80092e4:	0800952b 	.word	0x0800952b
 80092e8:	0800931f 	.word	0x0800931f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80092ec:	4b94      	ldr	r3, [pc, #592]	; (8009540 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	f003 0320 	and.w	r3, r3, #32
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d009      	beq.n	800930c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80092f8:	4b91      	ldr	r3, [pc, #580]	; (8009540 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	08db      	lsrs	r3, r3, #3
 80092fe:	f003 0303 	and.w	r3, r3, #3
 8009302:	4a90      	ldr	r2, [pc, #576]	; (8009544 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009304:	fa22 f303 	lsr.w	r3, r2, r3
 8009308:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800930a:	e111      	b.n	8009530 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800930c:	4b8d      	ldr	r3, [pc, #564]	; (8009544 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800930e:	61bb      	str	r3, [r7, #24]
      break;
 8009310:	e10e      	b.n	8009530 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8009312:	4b8d      	ldr	r3, [pc, #564]	; (8009548 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009314:	61bb      	str	r3, [r7, #24]
      break;
 8009316:	e10b      	b.n	8009530 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8009318:	4b8c      	ldr	r3, [pc, #560]	; (800954c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800931a:	61bb      	str	r3, [r7, #24]
      break;
 800931c:	e108      	b.n	8009530 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800931e:	4b88      	ldr	r3, [pc, #544]	; (8009540 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009322:	f003 0303 	and.w	r3, r3, #3
 8009326:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8009328:	4b85      	ldr	r3, [pc, #532]	; (8009540 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800932a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800932c:	091b      	lsrs	r3, r3, #4
 800932e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009332:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8009334:	4b82      	ldr	r3, [pc, #520]	; (8009540 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009338:	f003 0301 	and.w	r3, r3, #1
 800933c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800933e:	4b80      	ldr	r3, [pc, #512]	; (8009540 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009342:	08db      	lsrs	r3, r3, #3
 8009344:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009348:	68fa      	ldr	r2, [r7, #12]
 800934a:	fb02 f303 	mul.w	r3, r2, r3
 800934e:	ee07 3a90 	vmov	s15, r3
 8009352:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009356:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800935a:	693b      	ldr	r3, [r7, #16]
 800935c:	2b00      	cmp	r3, #0
 800935e:	f000 80e1 	beq.w	8009524 <HAL_RCC_GetSysClockFreq+0x2b8>
 8009362:	697b      	ldr	r3, [r7, #20]
 8009364:	2b02      	cmp	r3, #2
 8009366:	f000 8083 	beq.w	8009470 <HAL_RCC_GetSysClockFreq+0x204>
 800936a:	697b      	ldr	r3, [r7, #20]
 800936c:	2b02      	cmp	r3, #2
 800936e:	f200 80a1 	bhi.w	80094b4 <HAL_RCC_GetSysClockFreq+0x248>
 8009372:	697b      	ldr	r3, [r7, #20]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d003      	beq.n	8009380 <HAL_RCC_GetSysClockFreq+0x114>
 8009378:	697b      	ldr	r3, [r7, #20]
 800937a:	2b01      	cmp	r3, #1
 800937c:	d056      	beq.n	800942c <HAL_RCC_GetSysClockFreq+0x1c0>
 800937e:	e099      	b.n	80094b4 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009380:	4b6f      	ldr	r3, [pc, #444]	; (8009540 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	f003 0320 	and.w	r3, r3, #32
 8009388:	2b00      	cmp	r3, #0
 800938a:	d02d      	beq.n	80093e8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800938c:	4b6c      	ldr	r3, [pc, #432]	; (8009540 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	08db      	lsrs	r3, r3, #3
 8009392:	f003 0303 	and.w	r3, r3, #3
 8009396:	4a6b      	ldr	r2, [pc, #428]	; (8009544 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009398:	fa22 f303 	lsr.w	r3, r2, r3
 800939c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	ee07 3a90 	vmov	s15, r3
 80093a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093a8:	693b      	ldr	r3, [r7, #16]
 80093aa:	ee07 3a90 	vmov	s15, r3
 80093ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093b6:	4b62      	ldr	r3, [pc, #392]	; (8009540 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80093b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093be:	ee07 3a90 	vmov	s15, r3
 80093c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80093ca:	eddf 5a61 	vldr	s11, [pc, #388]	; 8009550 <HAL_RCC_GetSysClockFreq+0x2e4>
 80093ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80093d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80093d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80093da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80093de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093e2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80093e6:	e087      	b.n	80094f8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80093e8:	693b      	ldr	r3, [r7, #16]
 80093ea:	ee07 3a90 	vmov	s15, r3
 80093ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093f2:	eddf 6a58 	vldr	s13, [pc, #352]	; 8009554 <HAL_RCC_GetSysClockFreq+0x2e8>
 80093f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093fa:	4b51      	ldr	r3, [pc, #324]	; (8009540 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80093fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009402:	ee07 3a90 	vmov	s15, r3
 8009406:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800940a:	ed97 6a02 	vldr	s12, [r7, #8]
 800940e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8009550 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009412:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009416:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800941a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800941e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009422:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009426:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800942a:	e065      	b.n	80094f8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800942c:	693b      	ldr	r3, [r7, #16]
 800942e:	ee07 3a90 	vmov	s15, r3
 8009432:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009436:	eddf 6a48 	vldr	s13, [pc, #288]	; 8009558 <HAL_RCC_GetSysClockFreq+0x2ec>
 800943a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800943e:	4b40      	ldr	r3, [pc, #256]	; (8009540 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009442:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009446:	ee07 3a90 	vmov	s15, r3
 800944a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800944e:	ed97 6a02 	vldr	s12, [r7, #8]
 8009452:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8009550 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009456:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800945a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800945e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009462:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009466:	ee67 7a27 	vmul.f32	s15, s14, s15
 800946a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800946e:	e043      	b.n	80094f8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009470:	693b      	ldr	r3, [r7, #16]
 8009472:	ee07 3a90 	vmov	s15, r3
 8009476:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800947a:	eddf 6a38 	vldr	s13, [pc, #224]	; 800955c <HAL_RCC_GetSysClockFreq+0x2f0>
 800947e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009482:	4b2f      	ldr	r3, [pc, #188]	; (8009540 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009486:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800948a:	ee07 3a90 	vmov	s15, r3
 800948e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009492:	ed97 6a02 	vldr	s12, [r7, #8]
 8009496:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8009550 <HAL_RCC_GetSysClockFreq+0x2e4>
 800949a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800949e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80094a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094ae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80094b2:	e021      	b.n	80094f8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80094b4:	693b      	ldr	r3, [r7, #16]
 80094b6:	ee07 3a90 	vmov	s15, r3
 80094ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094be:	eddf 6a26 	vldr	s13, [pc, #152]	; 8009558 <HAL_RCC_GetSysClockFreq+0x2ec>
 80094c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094c6:	4b1e      	ldr	r3, [pc, #120]	; (8009540 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80094c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094ce:	ee07 3a90 	vmov	s15, r3
 80094d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094d6:	ed97 6a02 	vldr	s12, [r7, #8]
 80094da:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8009550 <HAL_RCC_GetSysClockFreq+0x2e4>
 80094de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80094ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094f2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80094f6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80094f8:	4b11      	ldr	r3, [pc, #68]	; (8009540 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80094fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094fc:	0a5b      	lsrs	r3, r3, #9
 80094fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009502:	3301      	adds	r3, #1
 8009504:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	ee07 3a90 	vmov	s15, r3
 800950c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009510:	edd7 6a07 	vldr	s13, [r7, #28]
 8009514:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009518:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800951c:	ee17 3a90 	vmov	r3, s15
 8009520:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8009522:	e005      	b.n	8009530 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8009524:	2300      	movs	r3, #0
 8009526:	61bb      	str	r3, [r7, #24]
      break;
 8009528:	e002      	b.n	8009530 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800952a:	4b07      	ldr	r3, [pc, #28]	; (8009548 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800952c:	61bb      	str	r3, [r7, #24]
      break;
 800952e:	bf00      	nop
  }

  return sysclockfreq;
 8009530:	69bb      	ldr	r3, [r7, #24]
}
 8009532:	4618      	mov	r0, r3
 8009534:	3724      	adds	r7, #36	; 0x24
 8009536:	46bd      	mov	sp, r7
 8009538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953c:	4770      	bx	lr
 800953e:	bf00      	nop
 8009540:	58024400 	.word	0x58024400
 8009544:	03d09000 	.word	0x03d09000
 8009548:	003d0900 	.word	0x003d0900
 800954c:	017d7840 	.word	0x017d7840
 8009550:	46000000 	.word	0x46000000
 8009554:	4c742400 	.word	0x4c742400
 8009558:	4a742400 	.word	0x4a742400
 800955c:	4bbebc20 	.word	0x4bbebc20

08009560 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b082      	sub	sp, #8
 8009564:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8009566:	f7ff fe81 	bl	800926c <HAL_RCC_GetSysClockFreq>
 800956a:	4602      	mov	r2, r0
 800956c:	4b10      	ldr	r3, [pc, #64]	; (80095b0 <HAL_RCC_GetHCLKFreq+0x50>)
 800956e:	699b      	ldr	r3, [r3, #24]
 8009570:	0a1b      	lsrs	r3, r3, #8
 8009572:	f003 030f 	and.w	r3, r3, #15
 8009576:	490f      	ldr	r1, [pc, #60]	; (80095b4 <HAL_RCC_GetHCLKFreq+0x54>)
 8009578:	5ccb      	ldrb	r3, [r1, r3]
 800957a:	f003 031f 	and.w	r3, r3, #31
 800957e:	fa22 f303 	lsr.w	r3, r2, r3
 8009582:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009584:	4b0a      	ldr	r3, [pc, #40]	; (80095b0 <HAL_RCC_GetHCLKFreq+0x50>)
 8009586:	699b      	ldr	r3, [r3, #24]
 8009588:	f003 030f 	and.w	r3, r3, #15
 800958c:	4a09      	ldr	r2, [pc, #36]	; (80095b4 <HAL_RCC_GetHCLKFreq+0x54>)
 800958e:	5cd3      	ldrb	r3, [r2, r3]
 8009590:	f003 031f 	and.w	r3, r3, #31
 8009594:	687a      	ldr	r2, [r7, #4]
 8009596:	fa22 f303 	lsr.w	r3, r2, r3
 800959a:	4a07      	ldr	r2, [pc, #28]	; (80095b8 <HAL_RCC_GetHCLKFreq+0x58>)
 800959c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800959e:	4a07      	ldr	r2, [pc, #28]	; (80095bc <HAL_RCC_GetHCLKFreq+0x5c>)
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80095a4:	4b04      	ldr	r3, [pc, #16]	; (80095b8 <HAL_RCC_GetHCLKFreq+0x58>)
 80095a6:	681b      	ldr	r3, [r3, #0]
}
 80095a8:	4618      	mov	r0, r3
 80095aa:	3708      	adds	r7, #8
 80095ac:	46bd      	mov	sp, r7
 80095ae:	bd80      	pop	{r7, pc}
 80095b0:	58024400 	.word	0x58024400
 80095b4:	08015634 	.word	0x08015634
 80095b8:	2400008c 	.word	0x2400008c
 80095bc:	24000088 	.word	0x24000088

080095c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80095c4:	f7ff ffcc 	bl	8009560 <HAL_RCC_GetHCLKFreq>
 80095c8:	4602      	mov	r2, r0
 80095ca:	4b06      	ldr	r3, [pc, #24]	; (80095e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80095cc:	69db      	ldr	r3, [r3, #28]
 80095ce:	091b      	lsrs	r3, r3, #4
 80095d0:	f003 0307 	and.w	r3, r3, #7
 80095d4:	4904      	ldr	r1, [pc, #16]	; (80095e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80095d6:	5ccb      	ldrb	r3, [r1, r3]
 80095d8:	f003 031f 	and.w	r3, r3, #31
 80095dc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80095e0:	4618      	mov	r0, r3
 80095e2:	bd80      	pop	{r7, pc}
 80095e4:	58024400 	.word	0x58024400
 80095e8:	08015634 	.word	0x08015634

080095ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80095f0:	f7ff ffb6 	bl	8009560 <HAL_RCC_GetHCLKFreq>
 80095f4:	4602      	mov	r2, r0
 80095f6:	4b06      	ldr	r3, [pc, #24]	; (8009610 <HAL_RCC_GetPCLK2Freq+0x24>)
 80095f8:	69db      	ldr	r3, [r3, #28]
 80095fa:	0a1b      	lsrs	r3, r3, #8
 80095fc:	f003 0307 	and.w	r3, r3, #7
 8009600:	4904      	ldr	r1, [pc, #16]	; (8009614 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009602:	5ccb      	ldrb	r3, [r1, r3]
 8009604:	f003 031f 	and.w	r3, r3, #31
 8009608:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800960c:	4618      	mov	r0, r3
 800960e:	bd80      	pop	{r7, pc}
 8009610:	58024400 	.word	0x58024400
 8009614:	08015634 	.word	0x08015634

08009618 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009618:	b480      	push	{r7}
 800961a:	b083      	sub	sp, #12
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
 8009620:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	223f      	movs	r2, #63	; 0x3f
 8009626:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8009628:	4b1a      	ldr	r3, [pc, #104]	; (8009694 <HAL_RCC_GetClockConfig+0x7c>)
 800962a:	691b      	ldr	r3, [r3, #16]
 800962c:	f003 0207 	and.w	r2, r3, #7
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8009634:	4b17      	ldr	r3, [pc, #92]	; (8009694 <HAL_RCC_GetClockConfig+0x7c>)
 8009636:	699b      	ldr	r3, [r3, #24]
 8009638:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8009640:	4b14      	ldr	r3, [pc, #80]	; (8009694 <HAL_RCC_GetClockConfig+0x7c>)
 8009642:	699b      	ldr	r3, [r3, #24]
 8009644:	f003 020f 	and.w	r2, r3, #15
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800964c:	4b11      	ldr	r3, [pc, #68]	; (8009694 <HAL_RCC_GetClockConfig+0x7c>)
 800964e:	699b      	ldr	r3, [r3, #24]
 8009650:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8009658:	4b0e      	ldr	r3, [pc, #56]	; (8009694 <HAL_RCC_GetClockConfig+0x7c>)
 800965a:	69db      	ldr	r3, [r3, #28]
 800965c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8009664:	4b0b      	ldr	r3, [pc, #44]	; (8009694 <HAL_RCC_GetClockConfig+0x7c>)
 8009666:	69db      	ldr	r3, [r3, #28]
 8009668:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8009670:	4b08      	ldr	r3, [pc, #32]	; (8009694 <HAL_RCC_GetClockConfig+0x7c>)
 8009672:	6a1b      	ldr	r3, [r3, #32]
 8009674:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800967c:	4b06      	ldr	r3, [pc, #24]	; (8009698 <HAL_RCC_GetClockConfig+0x80>)
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	f003 020f 	and.w	r2, r3, #15
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	601a      	str	r2, [r3, #0]
}
 8009688:	bf00      	nop
 800968a:	370c      	adds	r7, #12
 800968c:	46bd      	mov	sp, r7
 800968e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009692:	4770      	bx	lr
 8009694:	58024400 	.word	0x58024400
 8009698:	52002000 	.word	0x52002000

0800969c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800969c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80096a0:	b0ca      	sub	sp, #296	; 0x128
 80096a2:	af00      	add	r7, sp, #0
 80096a4:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80096a8:	2300      	movs	r3, #0
 80096aa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80096ae:	2300      	movs	r3, #0
 80096b0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80096b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80096b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096bc:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 80096c0:	2500      	movs	r5, #0
 80096c2:	ea54 0305 	orrs.w	r3, r4, r5
 80096c6:	d049      	beq.n	800975c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80096c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80096cc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80096ce:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80096d2:	d02f      	beq.n	8009734 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80096d4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80096d8:	d828      	bhi.n	800972c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80096da:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80096de:	d01a      	beq.n	8009716 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80096e0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80096e4:	d822      	bhi.n	800972c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d003      	beq.n	80096f2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80096ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80096ee:	d007      	beq.n	8009700 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80096f0:	e01c      	b.n	800972c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80096f2:	4bb8      	ldr	r3, [pc, #736]	; (80099d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80096f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096f6:	4ab7      	ldr	r2, [pc, #732]	; (80099d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80096f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80096fc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80096fe:	e01a      	b.n	8009736 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009700:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009704:	3308      	adds	r3, #8
 8009706:	2102      	movs	r1, #2
 8009708:	4618      	mov	r0, r3
 800970a:	f002 fb61 	bl	800bdd0 <RCCEx_PLL2_Config>
 800970e:	4603      	mov	r3, r0
 8009710:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009714:	e00f      	b.n	8009736 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009716:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800971a:	3328      	adds	r3, #40	; 0x28
 800971c:	2102      	movs	r1, #2
 800971e:	4618      	mov	r0, r3
 8009720:	f002 fc08 	bl	800bf34 <RCCEx_PLL3_Config>
 8009724:	4603      	mov	r3, r0
 8009726:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800972a:	e004      	b.n	8009736 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800972c:	2301      	movs	r3, #1
 800972e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009732:	e000      	b.n	8009736 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8009734:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009736:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800973a:	2b00      	cmp	r3, #0
 800973c:	d10a      	bne.n	8009754 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800973e:	4ba5      	ldr	r3, [pc, #660]	; (80099d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009740:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009742:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8009746:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800974a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800974c:	4aa1      	ldr	r2, [pc, #644]	; (80099d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800974e:	430b      	orrs	r3, r1
 8009750:	6513      	str	r3, [r2, #80]	; 0x50
 8009752:	e003      	b.n	800975c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009754:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009758:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800975c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009764:	f402 7880 	and.w	r8, r2, #256	; 0x100
 8009768:	f04f 0900 	mov.w	r9, #0
 800976c:	ea58 0309 	orrs.w	r3, r8, r9
 8009770:	d047      	beq.n	8009802 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8009772:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009776:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009778:	2b04      	cmp	r3, #4
 800977a:	d82a      	bhi.n	80097d2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800977c:	a201      	add	r2, pc, #4	; (adr r2, 8009784 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800977e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009782:	bf00      	nop
 8009784:	08009799 	.word	0x08009799
 8009788:	080097a7 	.word	0x080097a7
 800978c:	080097bd 	.word	0x080097bd
 8009790:	080097db 	.word	0x080097db
 8009794:	080097db 	.word	0x080097db
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009798:	4b8e      	ldr	r3, [pc, #568]	; (80099d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800979a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800979c:	4a8d      	ldr	r2, [pc, #564]	; (80099d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800979e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80097a2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80097a4:	e01a      	b.n	80097dc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80097a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80097aa:	3308      	adds	r3, #8
 80097ac:	2100      	movs	r1, #0
 80097ae:	4618      	mov	r0, r3
 80097b0:	f002 fb0e 	bl	800bdd0 <RCCEx_PLL2_Config>
 80097b4:	4603      	mov	r3, r0
 80097b6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80097ba:	e00f      	b.n	80097dc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80097bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80097c0:	3328      	adds	r3, #40	; 0x28
 80097c2:	2100      	movs	r1, #0
 80097c4:	4618      	mov	r0, r3
 80097c6:	f002 fbb5 	bl	800bf34 <RCCEx_PLL3_Config>
 80097ca:	4603      	mov	r3, r0
 80097cc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80097d0:	e004      	b.n	80097dc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80097d2:	2301      	movs	r3, #1
 80097d4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80097d8:	e000      	b.n	80097dc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80097da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80097dc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d10a      	bne.n	80097fa <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80097e4:	4b7b      	ldr	r3, [pc, #492]	; (80099d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80097e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80097e8:	f023 0107 	bic.w	r1, r3, #7
 80097ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80097f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80097f2:	4a78      	ldr	r2, [pc, #480]	; (80099d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80097f4:	430b      	orrs	r3, r1
 80097f6:	6513      	str	r3, [r2, #80]	; 0x50
 80097f8:	e003      	b.n	8009802 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097fa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80097fe:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8009802:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800980a:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 800980e:	f04f 0b00 	mov.w	fp, #0
 8009812:	ea5a 030b 	orrs.w	r3, sl, fp
 8009816:	d04c      	beq.n	80098b2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8009818:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800981c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800981e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009822:	d030      	beq.n	8009886 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8009824:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009828:	d829      	bhi.n	800987e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800982a:	2bc0      	cmp	r3, #192	; 0xc0
 800982c:	d02d      	beq.n	800988a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800982e:	2bc0      	cmp	r3, #192	; 0xc0
 8009830:	d825      	bhi.n	800987e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8009832:	2b80      	cmp	r3, #128	; 0x80
 8009834:	d018      	beq.n	8009868 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8009836:	2b80      	cmp	r3, #128	; 0x80
 8009838:	d821      	bhi.n	800987e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800983a:	2b00      	cmp	r3, #0
 800983c:	d002      	beq.n	8009844 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800983e:	2b40      	cmp	r3, #64	; 0x40
 8009840:	d007      	beq.n	8009852 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8009842:	e01c      	b.n	800987e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009844:	4b63      	ldr	r3, [pc, #396]	; (80099d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009848:	4a62      	ldr	r2, [pc, #392]	; (80099d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800984a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800984e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009850:	e01c      	b.n	800988c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009852:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009856:	3308      	adds	r3, #8
 8009858:	2100      	movs	r1, #0
 800985a:	4618      	mov	r0, r3
 800985c:	f002 fab8 	bl	800bdd0 <RCCEx_PLL2_Config>
 8009860:	4603      	mov	r3, r0
 8009862:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009866:	e011      	b.n	800988c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009868:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800986c:	3328      	adds	r3, #40	; 0x28
 800986e:	2100      	movs	r1, #0
 8009870:	4618      	mov	r0, r3
 8009872:	f002 fb5f 	bl	800bf34 <RCCEx_PLL3_Config>
 8009876:	4603      	mov	r3, r0
 8009878:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800987c:	e006      	b.n	800988c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800987e:	2301      	movs	r3, #1
 8009880:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009884:	e002      	b.n	800988c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8009886:	bf00      	nop
 8009888:	e000      	b.n	800988c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800988a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800988c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009890:	2b00      	cmp	r3, #0
 8009892:	d10a      	bne.n	80098aa <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8009894:	4b4f      	ldr	r3, [pc, #316]	; (80099d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009896:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009898:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 800989c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80098a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80098a2:	4a4c      	ldr	r2, [pc, #304]	; (80099d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80098a4:	430b      	orrs	r3, r1
 80098a6:	6513      	str	r3, [r2, #80]	; 0x50
 80098a8:	e003      	b.n	80098b2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098aa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80098ae:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80098b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80098b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ba:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 80098be:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80098c2:	2300      	movs	r3, #0
 80098c4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80098c8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 80098cc:	460b      	mov	r3, r1
 80098ce:	4313      	orrs	r3, r2
 80098d0:	d053      	beq.n	800997a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80098d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80098d6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80098da:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80098de:	d035      	beq.n	800994c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80098e0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80098e4:	d82e      	bhi.n	8009944 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80098e6:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80098ea:	d031      	beq.n	8009950 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80098ec:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80098f0:	d828      	bhi.n	8009944 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80098f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80098f6:	d01a      	beq.n	800992e <HAL_RCCEx_PeriphCLKConfig+0x292>
 80098f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80098fc:	d822      	bhi.n	8009944 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d003      	beq.n	800990a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8009902:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009906:	d007      	beq.n	8009918 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8009908:	e01c      	b.n	8009944 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800990a:	4b32      	ldr	r3, [pc, #200]	; (80099d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800990c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800990e:	4a31      	ldr	r2, [pc, #196]	; (80099d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009910:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009914:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009916:	e01c      	b.n	8009952 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009918:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800991c:	3308      	adds	r3, #8
 800991e:	2100      	movs	r1, #0
 8009920:	4618      	mov	r0, r3
 8009922:	f002 fa55 	bl	800bdd0 <RCCEx_PLL2_Config>
 8009926:	4603      	mov	r3, r0
 8009928:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800992c:	e011      	b.n	8009952 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800992e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009932:	3328      	adds	r3, #40	; 0x28
 8009934:	2100      	movs	r1, #0
 8009936:	4618      	mov	r0, r3
 8009938:	f002 fafc 	bl	800bf34 <RCCEx_PLL3_Config>
 800993c:	4603      	mov	r3, r0
 800993e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009942:	e006      	b.n	8009952 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009944:	2301      	movs	r3, #1
 8009946:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800994a:	e002      	b.n	8009952 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800994c:	bf00      	nop
 800994e:	e000      	b.n	8009952 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8009950:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009952:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009956:	2b00      	cmp	r3, #0
 8009958:	d10b      	bne.n	8009972 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800995a:	4b1e      	ldr	r3, [pc, #120]	; (80099d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800995c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800995e:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 8009962:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009966:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800996a:	4a1a      	ldr	r2, [pc, #104]	; (80099d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800996c:	430b      	orrs	r3, r1
 800996e:	6593      	str	r3, [r2, #88]	; 0x58
 8009970:	e003      	b.n	800997a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009972:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009976:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800997a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800997e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009982:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8009986:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800998a:	2300      	movs	r3, #0
 800998c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8009990:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8009994:	460b      	mov	r3, r1
 8009996:	4313      	orrs	r3, r2
 8009998:	d056      	beq.n	8009a48 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800999a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800999e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80099a2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80099a6:	d038      	beq.n	8009a1a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80099a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80099ac:	d831      	bhi.n	8009a12 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80099ae:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80099b2:	d034      	beq.n	8009a1e <HAL_RCCEx_PeriphCLKConfig+0x382>
 80099b4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80099b8:	d82b      	bhi.n	8009a12 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80099ba:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80099be:	d01d      	beq.n	80099fc <HAL_RCCEx_PeriphCLKConfig+0x360>
 80099c0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80099c4:	d825      	bhi.n	8009a12 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d006      	beq.n	80099d8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80099ca:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80099ce:	d00a      	beq.n	80099e6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80099d0:	e01f      	b.n	8009a12 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80099d2:	bf00      	nop
 80099d4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80099d8:	4ba2      	ldr	r3, [pc, #648]	; (8009c64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80099da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099dc:	4aa1      	ldr	r2, [pc, #644]	; (8009c64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80099de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80099e2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80099e4:	e01c      	b.n	8009a20 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80099e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80099ea:	3308      	adds	r3, #8
 80099ec:	2100      	movs	r1, #0
 80099ee:	4618      	mov	r0, r3
 80099f0:	f002 f9ee 	bl	800bdd0 <RCCEx_PLL2_Config>
 80099f4:	4603      	mov	r3, r0
 80099f6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80099fa:	e011      	b.n	8009a20 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80099fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009a00:	3328      	adds	r3, #40	; 0x28
 8009a02:	2100      	movs	r1, #0
 8009a04:	4618      	mov	r0, r3
 8009a06:	f002 fa95 	bl	800bf34 <RCCEx_PLL3_Config>
 8009a0a:	4603      	mov	r3, r0
 8009a0c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009a10:	e006      	b.n	8009a20 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009a12:	2301      	movs	r3, #1
 8009a14:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009a18:	e002      	b.n	8009a20 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8009a1a:	bf00      	nop
 8009a1c:	e000      	b.n	8009a20 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8009a1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a20:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d10b      	bne.n	8009a40 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009a28:	4b8e      	ldr	r3, [pc, #568]	; (8009c64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009a2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a2c:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 8009a30:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009a34:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8009a38:	4a8a      	ldr	r2, [pc, #552]	; (8009c64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009a3a:	430b      	orrs	r3, r1
 8009a3c:	6593      	str	r3, [r2, #88]	; 0x58
 8009a3e:	e003      	b.n	8009a48 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a40:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009a44:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009a48:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a50:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8009a54:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8009a58:	2300      	movs	r3, #0
 8009a5a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8009a5e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8009a62:	460b      	mov	r3, r1
 8009a64:	4313      	orrs	r3, r2
 8009a66:	d03a      	beq.n	8009ade <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8009a68:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009a6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a6e:	2b30      	cmp	r3, #48	; 0x30
 8009a70:	d01f      	beq.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8009a72:	2b30      	cmp	r3, #48	; 0x30
 8009a74:	d819      	bhi.n	8009aaa <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009a76:	2b20      	cmp	r3, #32
 8009a78:	d00c      	beq.n	8009a94 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8009a7a:	2b20      	cmp	r3, #32
 8009a7c:	d815      	bhi.n	8009aaa <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d019      	beq.n	8009ab6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8009a82:	2b10      	cmp	r3, #16
 8009a84:	d111      	bne.n	8009aaa <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009a86:	4b77      	ldr	r3, [pc, #476]	; (8009c64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a8a:	4a76      	ldr	r2, [pc, #472]	; (8009c64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009a8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009a90:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009a92:	e011      	b.n	8009ab8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009a94:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009a98:	3308      	adds	r3, #8
 8009a9a:	2102      	movs	r1, #2
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	f002 f997 	bl	800bdd0 <RCCEx_PLL2_Config>
 8009aa2:	4603      	mov	r3, r0
 8009aa4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009aa8:	e006      	b.n	8009ab8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009aaa:	2301      	movs	r3, #1
 8009aac:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009ab0:	e002      	b.n	8009ab8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8009ab2:	bf00      	nop
 8009ab4:	e000      	b.n	8009ab8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8009ab6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009ab8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d10a      	bne.n	8009ad6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009ac0:	4b68      	ldr	r3, [pc, #416]	; (8009c64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009ac2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ac4:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8009ac8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009acc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ace:	4a65      	ldr	r2, [pc, #404]	; (8009c64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009ad0:	430b      	orrs	r3, r1
 8009ad2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009ad4:	e003      	b.n	8009ade <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ad6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009ada:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009ade:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ae6:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 8009aea:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8009aee:	2300      	movs	r3, #0
 8009af0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8009af4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8009af8:	460b      	mov	r3, r1
 8009afa:	4313      	orrs	r3, r2
 8009afc:	d051      	beq.n	8009ba2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8009afe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009b02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009b08:	d035      	beq.n	8009b76 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8009b0a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009b0e:	d82e      	bhi.n	8009b6e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009b10:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009b14:	d031      	beq.n	8009b7a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8009b16:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009b1a:	d828      	bhi.n	8009b6e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009b1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009b20:	d01a      	beq.n	8009b58 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8009b22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009b26:	d822      	bhi.n	8009b6e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d003      	beq.n	8009b34 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8009b2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009b30:	d007      	beq.n	8009b42 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8009b32:	e01c      	b.n	8009b6e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009b34:	4b4b      	ldr	r3, [pc, #300]	; (8009c64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b38:	4a4a      	ldr	r2, [pc, #296]	; (8009c64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009b3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009b3e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009b40:	e01c      	b.n	8009b7c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009b42:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009b46:	3308      	adds	r3, #8
 8009b48:	2100      	movs	r1, #0
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	f002 f940 	bl	800bdd0 <RCCEx_PLL2_Config>
 8009b50:	4603      	mov	r3, r0
 8009b52:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009b56:	e011      	b.n	8009b7c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009b58:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009b5c:	3328      	adds	r3, #40	; 0x28
 8009b5e:	2100      	movs	r1, #0
 8009b60:	4618      	mov	r0, r3
 8009b62:	f002 f9e7 	bl	800bf34 <RCCEx_PLL3_Config>
 8009b66:	4603      	mov	r3, r0
 8009b68:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009b6c:	e006      	b.n	8009b7c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009b6e:	2301      	movs	r3, #1
 8009b70:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009b74:	e002      	b.n	8009b7c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009b76:	bf00      	nop
 8009b78:	e000      	b.n	8009b7c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009b7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009b7c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d10a      	bne.n	8009b9a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8009b84:	4b37      	ldr	r3, [pc, #220]	; (8009c64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009b86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009b88:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8009b8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009b90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b92:	4a34      	ldr	r2, [pc, #208]	; (8009c64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009b94:	430b      	orrs	r3, r1
 8009b96:	6513      	str	r3, [r2, #80]	; 0x50
 8009b98:	e003      	b.n	8009ba2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b9a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009b9e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8009ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009baa:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8009bae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8009bb8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8009bbc:	460b      	mov	r3, r1
 8009bbe:	4313      	orrs	r3, r2
 8009bc0:	d056      	beq.n	8009c70 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8009bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009bc6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009bc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009bcc:	d033      	beq.n	8009c36 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8009bce:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009bd2:	d82c      	bhi.n	8009c2e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009bd4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009bd8:	d02f      	beq.n	8009c3a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8009bda:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009bde:	d826      	bhi.n	8009c2e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009be0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009be4:	d02b      	beq.n	8009c3e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8009be6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009bea:	d820      	bhi.n	8009c2e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009bec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009bf0:	d012      	beq.n	8009c18 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8009bf2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009bf6:	d81a      	bhi.n	8009c2e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d022      	beq.n	8009c42 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8009bfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009c00:	d115      	bne.n	8009c2e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009c02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009c06:	3308      	adds	r3, #8
 8009c08:	2101      	movs	r1, #1
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	f002 f8e0 	bl	800bdd0 <RCCEx_PLL2_Config>
 8009c10:	4603      	mov	r3, r0
 8009c12:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009c16:	e015      	b.n	8009c44 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009c18:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009c1c:	3328      	adds	r3, #40	; 0x28
 8009c1e:	2101      	movs	r1, #1
 8009c20:	4618      	mov	r0, r3
 8009c22:	f002 f987 	bl	800bf34 <RCCEx_PLL3_Config>
 8009c26:	4603      	mov	r3, r0
 8009c28:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009c2c:	e00a      	b.n	8009c44 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009c2e:	2301      	movs	r3, #1
 8009c30:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009c34:	e006      	b.n	8009c44 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009c36:	bf00      	nop
 8009c38:	e004      	b.n	8009c44 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009c3a:	bf00      	nop
 8009c3c:	e002      	b.n	8009c44 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009c3e:	bf00      	nop
 8009c40:	e000      	b.n	8009c44 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009c42:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c44:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d10d      	bne.n	8009c68 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8009c4c:	4b05      	ldr	r3, [pc, #20]	; (8009c64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009c4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c50:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8009c54:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009c58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009c5a:	4a02      	ldr	r2, [pc, #8]	; (8009c64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009c5c:	430b      	orrs	r3, r1
 8009c5e:	6513      	str	r3, [r2, #80]	; 0x50
 8009c60:	e006      	b.n	8009c70 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8009c62:	bf00      	nop
 8009c64:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c68:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009c6c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c78:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8009c7c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009c80:	2300      	movs	r3, #0
 8009c82:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009c86:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8009c8a:	460b      	mov	r3, r1
 8009c8c:	4313      	orrs	r3, r2
 8009c8e:	d055      	beq.n	8009d3c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8009c90:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009c94:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009c98:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009c9c:	d033      	beq.n	8009d06 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8009c9e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009ca2:	d82c      	bhi.n	8009cfe <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009ca4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ca8:	d02f      	beq.n	8009d0a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8009caa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cae:	d826      	bhi.n	8009cfe <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009cb0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009cb4:	d02b      	beq.n	8009d0e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8009cb6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009cba:	d820      	bhi.n	8009cfe <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009cbc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009cc0:	d012      	beq.n	8009ce8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8009cc2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009cc6:	d81a      	bhi.n	8009cfe <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d022      	beq.n	8009d12 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8009ccc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009cd0:	d115      	bne.n	8009cfe <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009cd6:	3308      	adds	r3, #8
 8009cd8:	2101      	movs	r1, #1
 8009cda:	4618      	mov	r0, r3
 8009cdc:	f002 f878 	bl	800bdd0 <RCCEx_PLL2_Config>
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009ce6:	e015      	b.n	8009d14 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009ce8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009cec:	3328      	adds	r3, #40	; 0x28
 8009cee:	2101      	movs	r1, #1
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	f002 f91f 	bl	800bf34 <RCCEx_PLL3_Config>
 8009cf6:	4603      	mov	r3, r0
 8009cf8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009cfc:	e00a      	b.n	8009d14 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8009cfe:	2301      	movs	r3, #1
 8009d00:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009d04:	e006      	b.n	8009d14 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009d06:	bf00      	nop
 8009d08:	e004      	b.n	8009d14 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009d0a:	bf00      	nop
 8009d0c:	e002      	b.n	8009d14 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009d0e:	bf00      	nop
 8009d10:	e000      	b.n	8009d14 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009d12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009d14:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d10b      	bne.n	8009d34 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8009d1c:	4ba3      	ldr	r3, [pc, #652]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009d1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d20:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8009d24:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009d28:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009d2c:	4a9f      	ldr	r2, [pc, #636]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009d2e:	430b      	orrs	r3, r1
 8009d30:	6593      	str	r3, [r2, #88]	; 0x58
 8009d32:	e003      	b.n	8009d3c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d34:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009d38:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009d3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d44:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8009d48:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009d52:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009d56:	460b      	mov	r3, r1
 8009d58:	4313      	orrs	r3, r2
 8009d5a:	d037      	beq.n	8009dcc <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8009d5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009d60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d62:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009d66:	d00e      	beq.n	8009d86 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8009d68:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009d6c:	d816      	bhi.n	8009d9c <HAL_RCCEx_PeriphCLKConfig+0x700>
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d018      	beq.n	8009da4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8009d72:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009d76:	d111      	bne.n	8009d9c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009d78:	4b8c      	ldr	r3, [pc, #560]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d7c:	4a8b      	ldr	r2, [pc, #556]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009d7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009d82:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009d84:	e00f      	b.n	8009da6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009d86:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009d8a:	3308      	adds	r3, #8
 8009d8c:	2101      	movs	r1, #1
 8009d8e:	4618      	mov	r0, r3
 8009d90:	f002 f81e 	bl	800bdd0 <RCCEx_PLL2_Config>
 8009d94:	4603      	mov	r3, r0
 8009d96:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009d9a:	e004      	b.n	8009da6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009da2:	e000      	b.n	8009da6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8009da4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009da6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d10a      	bne.n	8009dc4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009dae:	4b7f      	ldr	r3, [pc, #508]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009db0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009db2:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8009db6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009dba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dbc:	4a7b      	ldr	r2, [pc, #492]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009dbe:	430b      	orrs	r3, r1
 8009dc0:	6513      	str	r3, [r2, #80]	; 0x50
 8009dc2:	e003      	b.n	8009dcc <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009dc4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009dc8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009dcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dd4:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8009dd8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009ddc:	2300      	movs	r3, #0
 8009dde:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8009de2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8009de6:	460b      	mov	r3, r1
 8009de8:	4313      	orrs	r3, r2
 8009dea:	d039      	beq.n	8009e60 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8009dec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009df0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009df2:	2b03      	cmp	r3, #3
 8009df4:	d81c      	bhi.n	8009e30 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8009df6:	a201      	add	r2, pc, #4	; (adr r2, 8009dfc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8009df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dfc:	08009e39 	.word	0x08009e39
 8009e00:	08009e0d 	.word	0x08009e0d
 8009e04:	08009e1b 	.word	0x08009e1b
 8009e08:	08009e39 	.word	0x08009e39
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009e0c:	4b67      	ldr	r3, [pc, #412]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e10:	4a66      	ldr	r2, [pc, #408]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009e12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009e16:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009e18:	e00f      	b.n	8009e3a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009e1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009e1e:	3308      	adds	r3, #8
 8009e20:	2102      	movs	r1, #2
 8009e22:	4618      	mov	r0, r3
 8009e24:	f001 ffd4 	bl	800bdd0 <RCCEx_PLL2_Config>
 8009e28:	4603      	mov	r3, r0
 8009e2a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009e2e:	e004      	b.n	8009e3a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009e30:	2301      	movs	r3, #1
 8009e32:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009e36:	e000      	b.n	8009e3a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8009e38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e3a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d10a      	bne.n	8009e58 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009e42:	4b5a      	ldr	r3, [pc, #360]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009e44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009e46:	f023 0103 	bic.w	r1, r3, #3
 8009e4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009e4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009e50:	4a56      	ldr	r2, [pc, #344]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009e52:	430b      	orrs	r3, r1
 8009e54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009e56:	e003      	b.n	8009e60 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e58:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009e5c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009e60:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e68:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8009e6c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009e70:	2300      	movs	r3, #0
 8009e72:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009e76:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8009e7a:	460b      	mov	r3, r1
 8009e7c:	4313      	orrs	r3, r2
 8009e7e:	f000 809f 	beq.w	8009fc0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009e82:	4b4b      	ldr	r3, [pc, #300]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	4a4a      	ldr	r2, [pc, #296]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009e88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009e8c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009e8e:	f7f9 f929 	bl	80030e4 <HAL_GetTick>
 8009e92:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009e96:	e00b      	b.n	8009eb0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009e98:	f7f9 f924 	bl	80030e4 <HAL_GetTick>
 8009e9c:	4602      	mov	r2, r0
 8009e9e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8009ea2:	1ad3      	subs	r3, r2, r3
 8009ea4:	2b64      	cmp	r3, #100	; 0x64
 8009ea6:	d903      	bls.n	8009eb0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8009ea8:	2303      	movs	r3, #3
 8009eaa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009eae:	e005      	b.n	8009ebc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009eb0:	4b3f      	ldr	r3, [pc, #252]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d0ed      	beq.n	8009e98 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8009ebc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d179      	bne.n	8009fb8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009ec4:	4b39      	ldr	r3, [pc, #228]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009ec6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009ec8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009ecc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009ed0:	4053      	eors	r3, r2
 8009ed2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d015      	beq.n	8009f06 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009eda:	4b34      	ldr	r3, [pc, #208]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009edc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ede:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009ee2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009ee6:	4b31      	ldr	r3, [pc, #196]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009ee8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009eea:	4a30      	ldr	r2, [pc, #192]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009eec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009ef0:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009ef2:	4b2e      	ldr	r3, [pc, #184]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009ef4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ef6:	4a2d      	ldr	r2, [pc, #180]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009ef8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009efc:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009efe:	4a2b      	ldr	r2, [pc, #172]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009f00:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8009f04:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009f06:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009f0a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009f0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009f12:	d118      	bne.n	8009f46 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f14:	f7f9 f8e6 	bl	80030e4 <HAL_GetTick>
 8009f18:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009f1c:	e00d      	b.n	8009f3a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009f1e:	f7f9 f8e1 	bl	80030e4 <HAL_GetTick>
 8009f22:	4602      	mov	r2, r0
 8009f24:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8009f28:	1ad2      	subs	r2, r2, r3
 8009f2a:	f241 3388 	movw	r3, #5000	; 0x1388
 8009f2e:	429a      	cmp	r2, r3
 8009f30:	d903      	bls.n	8009f3a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8009f32:	2303      	movs	r3, #3
 8009f34:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 8009f38:	e005      	b.n	8009f46 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009f3a:	4b1c      	ldr	r3, [pc, #112]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f3e:	f003 0302 	and.w	r3, r3, #2
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d0eb      	beq.n	8009f1e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8009f46:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d129      	bne.n	8009fa2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009f4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009f52:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009f56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009f5a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009f5e:	d10e      	bne.n	8009f7e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8009f60:	4b12      	ldr	r3, [pc, #72]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009f62:	691b      	ldr	r3, [r3, #16]
 8009f64:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8009f68:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009f6c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009f70:	091a      	lsrs	r2, r3, #4
 8009f72:	4b10      	ldr	r3, [pc, #64]	; (8009fb4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8009f74:	4013      	ands	r3, r2
 8009f76:	4a0d      	ldr	r2, [pc, #52]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009f78:	430b      	orrs	r3, r1
 8009f7a:	6113      	str	r3, [r2, #16]
 8009f7c:	e005      	b.n	8009f8a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8009f7e:	4b0b      	ldr	r3, [pc, #44]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009f80:	691b      	ldr	r3, [r3, #16]
 8009f82:	4a0a      	ldr	r2, [pc, #40]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009f84:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8009f88:	6113      	str	r3, [r2, #16]
 8009f8a:	4b08      	ldr	r3, [pc, #32]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009f8c:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8009f8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009f92:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009f96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009f9a:	4a04      	ldr	r2, [pc, #16]	; (8009fac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009f9c:	430b      	orrs	r3, r1
 8009f9e:	6713      	str	r3, [r2, #112]	; 0x70
 8009fa0:	e00e      	b.n	8009fc0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009fa2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009fa6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 8009faa:	e009      	b.n	8009fc0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8009fac:	58024400 	.word	0x58024400
 8009fb0:	58024800 	.word	0x58024800
 8009fb4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009fb8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009fbc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009fc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fc8:	f002 0301 	and.w	r3, r2, #1
 8009fcc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009fd6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009fda:	460b      	mov	r3, r1
 8009fdc:	4313      	orrs	r3, r2
 8009fde:	f000 8089 	beq.w	800a0f4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8009fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009fe6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009fe8:	2b28      	cmp	r3, #40	; 0x28
 8009fea:	d86b      	bhi.n	800a0c4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8009fec:	a201      	add	r2, pc, #4	; (adr r2, 8009ff4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ff2:	bf00      	nop
 8009ff4:	0800a0cd 	.word	0x0800a0cd
 8009ff8:	0800a0c5 	.word	0x0800a0c5
 8009ffc:	0800a0c5 	.word	0x0800a0c5
 800a000:	0800a0c5 	.word	0x0800a0c5
 800a004:	0800a0c5 	.word	0x0800a0c5
 800a008:	0800a0c5 	.word	0x0800a0c5
 800a00c:	0800a0c5 	.word	0x0800a0c5
 800a010:	0800a0c5 	.word	0x0800a0c5
 800a014:	0800a099 	.word	0x0800a099
 800a018:	0800a0c5 	.word	0x0800a0c5
 800a01c:	0800a0c5 	.word	0x0800a0c5
 800a020:	0800a0c5 	.word	0x0800a0c5
 800a024:	0800a0c5 	.word	0x0800a0c5
 800a028:	0800a0c5 	.word	0x0800a0c5
 800a02c:	0800a0c5 	.word	0x0800a0c5
 800a030:	0800a0c5 	.word	0x0800a0c5
 800a034:	0800a0af 	.word	0x0800a0af
 800a038:	0800a0c5 	.word	0x0800a0c5
 800a03c:	0800a0c5 	.word	0x0800a0c5
 800a040:	0800a0c5 	.word	0x0800a0c5
 800a044:	0800a0c5 	.word	0x0800a0c5
 800a048:	0800a0c5 	.word	0x0800a0c5
 800a04c:	0800a0c5 	.word	0x0800a0c5
 800a050:	0800a0c5 	.word	0x0800a0c5
 800a054:	0800a0cd 	.word	0x0800a0cd
 800a058:	0800a0c5 	.word	0x0800a0c5
 800a05c:	0800a0c5 	.word	0x0800a0c5
 800a060:	0800a0c5 	.word	0x0800a0c5
 800a064:	0800a0c5 	.word	0x0800a0c5
 800a068:	0800a0c5 	.word	0x0800a0c5
 800a06c:	0800a0c5 	.word	0x0800a0c5
 800a070:	0800a0c5 	.word	0x0800a0c5
 800a074:	0800a0cd 	.word	0x0800a0cd
 800a078:	0800a0c5 	.word	0x0800a0c5
 800a07c:	0800a0c5 	.word	0x0800a0c5
 800a080:	0800a0c5 	.word	0x0800a0c5
 800a084:	0800a0c5 	.word	0x0800a0c5
 800a088:	0800a0c5 	.word	0x0800a0c5
 800a08c:	0800a0c5 	.word	0x0800a0c5
 800a090:	0800a0c5 	.word	0x0800a0c5
 800a094:	0800a0cd 	.word	0x0800a0cd
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a098:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a09c:	3308      	adds	r3, #8
 800a09e:	2101      	movs	r1, #1
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	f001 fe95 	bl	800bdd0 <RCCEx_PLL2_Config>
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800a0ac:	e00f      	b.n	800a0ce <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a0ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a0b2:	3328      	adds	r3, #40	; 0x28
 800a0b4:	2101      	movs	r1, #1
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	f001 ff3c 	bl	800bf34 <RCCEx_PLL3_Config>
 800a0bc:	4603      	mov	r3, r0
 800a0be:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800a0c2:	e004      	b.n	800a0ce <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a0c4:	2301      	movs	r3, #1
 800a0c6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a0ca:	e000      	b.n	800a0ce <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800a0cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a0ce:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d10a      	bne.n	800a0ec <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800a0d6:	4bbf      	ldr	r3, [pc, #764]	; (800a3d4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a0d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a0da:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800a0de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a0e2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a0e4:	4abb      	ldr	r2, [pc, #748]	; (800a3d4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a0e6:	430b      	orrs	r3, r1
 800a0e8:	6553      	str	r3, [r2, #84]	; 0x54
 800a0ea:	e003      	b.n	800a0f4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0ec:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a0f0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800a0f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a0f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0fc:	f002 0302 	and.w	r3, r2, #2
 800a100:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a104:	2300      	movs	r3, #0
 800a106:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800a10a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800a10e:	460b      	mov	r3, r1
 800a110:	4313      	orrs	r3, r2
 800a112:	d041      	beq.n	800a198 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800a114:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a118:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a11a:	2b05      	cmp	r3, #5
 800a11c:	d824      	bhi.n	800a168 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800a11e:	a201      	add	r2, pc, #4	; (adr r2, 800a124 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800a120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a124:	0800a171 	.word	0x0800a171
 800a128:	0800a13d 	.word	0x0800a13d
 800a12c:	0800a153 	.word	0x0800a153
 800a130:	0800a171 	.word	0x0800a171
 800a134:	0800a171 	.word	0x0800a171
 800a138:	0800a171 	.word	0x0800a171
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a13c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a140:	3308      	adds	r3, #8
 800a142:	2101      	movs	r1, #1
 800a144:	4618      	mov	r0, r3
 800a146:	f001 fe43 	bl	800bdd0 <RCCEx_PLL2_Config>
 800a14a:	4603      	mov	r3, r0
 800a14c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a150:	e00f      	b.n	800a172 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a152:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a156:	3328      	adds	r3, #40	; 0x28
 800a158:	2101      	movs	r1, #1
 800a15a:	4618      	mov	r0, r3
 800a15c:	f001 feea 	bl	800bf34 <RCCEx_PLL3_Config>
 800a160:	4603      	mov	r3, r0
 800a162:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a166:	e004      	b.n	800a172 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a168:	2301      	movs	r3, #1
 800a16a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a16e:	e000      	b.n	800a172 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800a170:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a172:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a176:	2b00      	cmp	r3, #0
 800a178:	d10a      	bne.n	800a190 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800a17a:	4b96      	ldr	r3, [pc, #600]	; (800a3d4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a17c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a17e:	f023 0107 	bic.w	r1, r3, #7
 800a182:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a186:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a188:	4a92      	ldr	r2, [pc, #584]	; (800a3d4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a18a:	430b      	orrs	r3, r1
 800a18c:	6553      	str	r3, [r2, #84]	; 0x54
 800a18e:	e003      	b.n	800a198 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a190:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a194:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a198:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a19c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1a0:	f002 0304 	and.w	r3, r2, #4
 800a1a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a1ae:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800a1b2:	460b      	mov	r3, r1
 800a1b4:	4313      	orrs	r3, r2
 800a1b6:	d044      	beq.n	800a242 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800a1b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a1bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a1c0:	2b05      	cmp	r3, #5
 800a1c2:	d825      	bhi.n	800a210 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800a1c4:	a201      	add	r2, pc, #4	; (adr r2, 800a1cc <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800a1c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1ca:	bf00      	nop
 800a1cc:	0800a219 	.word	0x0800a219
 800a1d0:	0800a1e5 	.word	0x0800a1e5
 800a1d4:	0800a1fb 	.word	0x0800a1fb
 800a1d8:	0800a219 	.word	0x0800a219
 800a1dc:	0800a219 	.word	0x0800a219
 800a1e0:	0800a219 	.word	0x0800a219
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a1e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a1e8:	3308      	adds	r3, #8
 800a1ea:	2101      	movs	r1, #1
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	f001 fdef 	bl	800bdd0 <RCCEx_PLL2_Config>
 800a1f2:	4603      	mov	r3, r0
 800a1f4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a1f8:	e00f      	b.n	800a21a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a1fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a1fe:	3328      	adds	r3, #40	; 0x28
 800a200:	2101      	movs	r1, #1
 800a202:	4618      	mov	r0, r3
 800a204:	f001 fe96 	bl	800bf34 <RCCEx_PLL3_Config>
 800a208:	4603      	mov	r3, r0
 800a20a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a20e:	e004      	b.n	800a21a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a210:	2301      	movs	r3, #1
 800a212:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a216:	e000      	b.n	800a21a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800a218:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a21a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d10b      	bne.n	800a23a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a222:	4b6c      	ldr	r3, [pc, #432]	; (800a3d4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a224:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a226:	f023 0107 	bic.w	r1, r3, #7
 800a22a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a22e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a232:	4a68      	ldr	r2, [pc, #416]	; (800a3d4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a234:	430b      	orrs	r3, r1
 800a236:	6593      	str	r3, [r2, #88]	; 0x58
 800a238:	e003      	b.n	800a242 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a23a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a23e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a242:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a24a:	f002 0320 	and.w	r3, r2, #32
 800a24e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a252:	2300      	movs	r3, #0
 800a254:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a258:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a25c:	460b      	mov	r3, r1
 800a25e:	4313      	orrs	r3, r2
 800a260:	d055      	beq.n	800a30e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800a262:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a266:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a26a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a26e:	d033      	beq.n	800a2d8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800a270:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a274:	d82c      	bhi.n	800a2d0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a276:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a27a:	d02f      	beq.n	800a2dc <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800a27c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a280:	d826      	bhi.n	800a2d0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a282:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a286:	d02b      	beq.n	800a2e0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800a288:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a28c:	d820      	bhi.n	800a2d0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a28e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a292:	d012      	beq.n	800a2ba <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800a294:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a298:	d81a      	bhi.n	800a2d0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d022      	beq.n	800a2e4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800a29e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a2a2:	d115      	bne.n	800a2d0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a2a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a2a8:	3308      	adds	r3, #8
 800a2aa:	2100      	movs	r1, #0
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	f001 fd8f 	bl	800bdd0 <RCCEx_PLL2_Config>
 800a2b2:	4603      	mov	r3, r0
 800a2b4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a2b8:	e015      	b.n	800a2e6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a2ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a2be:	3328      	adds	r3, #40	; 0x28
 800a2c0:	2102      	movs	r1, #2
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	f001 fe36 	bl	800bf34 <RCCEx_PLL3_Config>
 800a2c8:	4603      	mov	r3, r0
 800a2ca:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a2ce:	e00a      	b.n	800a2e6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a2d0:	2301      	movs	r3, #1
 800a2d2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a2d6:	e006      	b.n	800a2e6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a2d8:	bf00      	nop
 800a2da:	e004      	b.n	800a2e6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a2dc:	bf00      	nop
 800a2de:	e002      	b.n	800a2e6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a2e0:	bf00      	nop
 800a2e2:	e000      	b.n	800a2e6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a2e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a2e6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d10b      	bne.n	800a306 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a2ee:	4b39      	ldr	r3, [pc, #228]	; (800a3d4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a2f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2f2:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800a2f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a2fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a2fe:	4a35      	ldr	r2, [pc, #212]	; (800a3d4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a300:	430b      	orrs	r3, r1
 800a302:	6553      	str	r3, [r2, #84]	; 0x54
 800a304:	e003      	b.n	800a30e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a306:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a30a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800a30e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a312:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a316:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800a31a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a31e:	2300      	movs	r3, #0
 800a320:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800a324:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800a328:	460b      	mov	r3, r1
 800a32a:	4313      	orrs	r3, r2
 800a32c:	d058      	beq.n	800a3e0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800a32e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a332:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a336:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800a33a:	d033      	beq.n	800a3a4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800a33c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800a340:	d82c      	bhi.n	800a39c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a342:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a346:	d02f      	beq.n	800a3a8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800a348:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a34c:	d826      	bhi.n	800a39c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a34e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a352:	d02b      	beq.n	800a3ac <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800a354:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a358:	d820      	bhi.n	800a39c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a35a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a35e:	d012      	beq.n	800a386 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800a360:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a364:	d81a      	bhi.n	800a39c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a366:	2b00      	cmp	r3, #0
 800a368:	d022      	beq.n	800a3b0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800a36a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a36e:	d115      	bne.n	800a39c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a370:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a374:	3308      	adds	r3, #8
 800a376:	2100      	movs	r1, #0
 800a378:	4618      	mov	r0, r3
 800a37a:	f001 fd29 	bl	800bdd0 <RCCEx_PLL2_Config>
 800a37e:	4603      	mov	r3, r0
 800a380:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a384:	e015      	b.n	800a3b2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a386:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a38a:	3328      	adds	r3, #40	; 0x28
 800a38c:	2102      	movs	r1, #2
 800a38e:	4618      	mov	r0, r3
 800a390:	f001 fdd0 	bl	800bf34 <RCCEx_PLL3_Config>
 800a394:	4603      	mov	r3, r0
 800a396:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a39a:	e00a      	b.n	800a3b2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a39c:	2301      	movs	r3, #1
 800a39e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a3a2:	e006      	b.n	800a3b2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a3a4:	bf00      	nop
 800a3a6:	e004      	b.n	800a3b2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a3a8:	bf00      	nop
 800a3aa:	e002      	b.n	800a3b2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a3ac:	bf00      	nop
 800a3ae:	e000      	b.n	800a3b2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a3b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a3b2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d10e      	bne.n	800a3d8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a3ba:	4b06      	ldr	r3, [pc, #24]	; (800a3d4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a3bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a3be:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800a3c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a3c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a3ca:	4a02      	ldr	r2, [pc, #8]	; (800a3d4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a3cc:	430b      	orrs	r3, r1
 800a3ce:	6593      	str	r3, [r2, #88]	; 0x58
 800a3d0:	e006      	b.n	800a3e0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800a3d2:	bf00      	nop
 800a3d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a3d8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a3dc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800a3e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3e8:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800a3ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a3f6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800a3fa:	460b      	mov	r3, r1
 800a3fc:	4313      	orrs	r3, r2
 800a3fe:	d055      	beq.n	800a4ac <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800a400:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a404:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800a408:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800a40c:	d033      	beq.n	800a476 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800a40e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800a412:	d82c      	bhi.n	800a46e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a414:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a418:	d02f      	beq.n	800a47a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800a41a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a41e:	d826      	bhi.n	800a46e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a420:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800a424:	d02b      	beq.n	800a47e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800a426:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800a42a:	d820      	bhi.n	800a46e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a42c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a430:	d012      	beq.n	800a458 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800a432:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a436:	d81a      	bhi.n	800a46e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d022      	beq.n	800a482 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800a43c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a440:	d115      	bne.n	800a46e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a442:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a446:	3308      	adds	r3, #8
 800a448:	2100      	movs	r1, #0
 800a44a:	4618      	mov	r0, r3
 800a44c:	f001 fcc0 	bl	800bdd0 <RCCEx_PLL2_Config>
 800a450:	4603      	mov	r3, r0
 800a452:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a456:	e015      	b.n	800a484 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a458:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a45c:	3328      	adds	r3, #40	; 0x28
 800a45e:	2102      	movs	r1, #2
 800a460:	4618      	mov	r0, r3
 800a462:	f001 fd67 	bl	800bf34 <RCCEx_PLL3_Config>
 800a466:	4603      	mov	r3, r0
 800a468:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a46c:	e00a      	b.n	800a484 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a46e:	2301      	movs	r3, #1
 800a470:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a474:	e006      	b.n	800a484 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a476:	bf00      	nop
 800a478:	e004      	b.n	800a484 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a47a:	bf00      	nop
 800a47c:	e002      	b.n	800a484 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a47e:	bf00      	nop
 800a480:	e000      	b.n	800a484 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a482:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a484:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d10b      	bne.n	800a4a4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800a48c:	4ba1      	ldr	r3, [pc, #644]	; (800a714 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a48e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a490:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800a494:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a498:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800a49c:	4a9d      	ldr	r2, [pc, #628]	; (800a714 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a49e:	430b      	orrs	r3, r1
 800a4a0:	6593      	str	r3, [r2, #88]	; 0x58
 800a4a2:	e003      	b.n	800a4ac <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a4a4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a4a8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800a4ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a4b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4b4:	f002 0308 	and.w	r3, r2, #8
 800a4b8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a4bc:	2300      	movs	r3, #0
 800a4be:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800a4c2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800a4c6:	460b      	mov	r3, r1
 800a4c8:	4313      	orrs	r3, r2
 800a4ca:	d01e      	beq.n	800a50a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800a4cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a4d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a4d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a4d8:	d10c      	bne.n	800a4f4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a4da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a4de:	3328      	adds	r3, #40	; 0x28
 800a4e0:	2102      	movs	r1, #2
 800a4e2:	4618      	mov	r0, r3
 800a4e4:	f001 fd26 	bl	800bf34 <RCCEx_PLL3_Config>
 800a4e8:	4603      	mov	r3, r0
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d002      	beq.n	800a4f4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800a4ee:	2301      	movs	r3, #1
 800a4f0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800a4f4:	4b87      	ldr	r3, [pc, #540]	; (800a714 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a4f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4f8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a4fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a500:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a504:	4a83      	ldr	r2, [pc, #524]	; (800a714 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a506:	430b      	orrs	r3, r1
 800a508:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a50a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a50e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a512:	f002 0310 	and.w	r3, r2, #16
 800a516:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a51a:	2300      	movs	r3, #0
 800a51c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800a520:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800a524:	460b      	mov	r3, r1
 800a526:	4313      	orrs	r3, r2
 800a528:	d01e      	beq.n	800a568 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800a52a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a52e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a532:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a536:	d10c      	bne.n	800a552 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a538:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a53c:	3328      	adds	r3, #40	; 0x28
 800a53e:	2102      	movs	r1, #2
 800a540:	4618      	mov	r0, r3
 800a542:	f001 fcf7 	bl	800bf34 <RCCEx_PLL3_Config>
 800a546:	4603      	mov	r3, r0
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d002      	beq.n	800a552 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800a54c:	2301      	movs	r3, #1
 800a54e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a552:	4b70      	ldr	r3, [pc, #448]	; (800a714 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a554:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a556:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a55a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a55e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a562:	4a6c      	ldr	r2, [pc, #432]	; (800a714 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a564:	430b      	orrs	r3, r1
 800a566:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a568:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a56c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a570:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800a574:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a578:	2300      	movs	r3, #0
 800a57a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a57e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800a582:	460b      	mov	r3, r1
 800a584:	4313      	orrs	r3, r2
 800a586:	d03e      	beq.n	800a606 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800a588:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a58c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800a590:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a594:	d022      	beq.n	800a5dc <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800a596:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a59a:	d81b      	bhi.n	800a5d4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d003      	beq.n	800a5a8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800a5a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a5a4:	d00b      	beq.n	800a5be <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800a5a6:	e015      	b.n	800a5d4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a5a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a5ac:	3308      	adds	r3, #8
 800a5ae:	2100      	movs	r1, #0
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	f001 fc0d 	bl	800bdd0 <RCCEx_PLL2_Config>
 800a5b6:	4603      	mov	r3, r0
 800a5b8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a5bc:	e00f      	b.n	800a5de <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a5be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a5c2:	3328      	adds	r3, #40	; 0x28
 800a5c4:	2102      	movs	r1, #2
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	f001 fcb4 	bl	800bf34 <RCCEx_PLL3_Config>
 800a5cc:	4603      	mov	r3, r0
 800a5ce:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a5d2:	e004      	b.n	800a5de <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a5d4:	2301      	movs	r3, #1
 800a5d6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a5da:	e000      	b.n	800a5de <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800a5dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a5de:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d10b      	bne.n	800a5fe <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a5e6:	4b4b      	ldr	r3, [pc, #300]	; (800a714 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a5e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5ea:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800a5ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a5f2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800a5f6:	4a47      	ldr	r2, [pc, #284]	; (800a714 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a5f8:	430b      	orrs	r3, r1
 800a5fa:	6593      	str	r3, [r2, #88]	; 0x58
 800a5fc:	e003      	b.n	800a606 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5fe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a602:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a606:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a60a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a60e:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800a612:	67bb      	str	r3, [r7, #120]	; 0x78
 800a614:	2300      	movs	r3, #0
 800a616:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a618:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800a61c:	460b      	mov	r3, r1
 800a61e:	4313      	orrs	r3, r2
 800a620:	d03b      	beq.n	800a69a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800a622:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a626:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a62a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a62e:	d01f      	beq.n	800a670 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800a630:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a634:	d818      	bhi.n	800a668 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800a636:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a63a:	d003      	beq.n	800a644 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800a63c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a640:	d007      	beq.n	800a652 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800a642:	e011      	b.n	800a668 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a644:	4b33      	ldr	r3, [pc, #204]	; (800a714 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a648:	4a32      	ldr	r2, [pc, #200]	; (800a714 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a64a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a64e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800a650:	e00f      	b.n	800a672 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a652:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a656:	3328      	adds	r3, #40	; 0x28
 800a658:	2101      	movs	r1, #1
 800a65a:	4618      	mov	r0, r3
 800a65c:	f001 fc6a 	bl	800bf34 <RCCEx_PLL3_Config>
 800a660:	4603      	mov	r3, r0
 800a662:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800a666:	e004      	b.n	800a672 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a668:	2301      	movs	r3, #1
 800a66a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a66e:	e000      	b.n	800a672 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800a670:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a672:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a676:	2b00      	cmp	r3, #0
 800a678:	d10b      	bne.n	800a692 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a67a:	4b26      	ldr	r3, [pc, #152]	; (800a714 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a67c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a67e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800a682:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a686:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a68a:	4a22      	ldr	r2, [pc, #136]	; (800a714 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a68c:	430b      	orrs	r3, r1
 800a68e:	6553      	str	r3, [r2, #84]	; 0x54
 800a690:	e003      	b.n	800a69a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a692:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a696:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a69a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a69e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6a2:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800a6a6:	673b      	str	r3, [r7, #112]	; 0x70
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	677b      	str	r3, [r7, #116]	; 0x74
 800a6ac:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800a6b0:	460b      	mov	r3, r1
 800a6b2:	4313      	orrs	r3, r2
 800a6b4:	d034      	beq.n	800a720 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800a6b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a6ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d003      	beq.n	800a6c8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800a6c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a6c4:	d007      	beq.n	800a6d6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800a6c6:	e011      	b.n	800a6ec <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a6c8:	4b12      	ldr	r3, [pc, #72]	; (800a714 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a6ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6cc:	4a11      	ldr	r2, [pc, #68]	; (800a714 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a6ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a6d2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a6d4:	e00e      	b.n	800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a6d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a6da:	3308      	adds	r3, #8
 800a6dc:	2102      	movs	r1, #2
 800a6de:	4618      	mov	r0, r3
 800a6e0:	f001 fb76 	bl	800bdd0 <RCCEx_PLL2_Config>
 800a6e4:	4603      	mov	r3, r0
 800a6e6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a6ea:	e003      	b.n	800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800a6ec:	2301      	movs	r3, #1
 800a6ee:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a6f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a6f4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d10d      	bne.n	800a718 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a6fc:	4b05      	ldr	r3, [pc, #20]	; (800a714 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a6fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a700:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a704:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a708:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a70a:	4a02      	ldr	r2, [pc, #8]	; (800a714 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a70c:	430b      	orrs	r3, r1
 800a70e:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a710:	e006      	b.n	800a720 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800a712:	bf00      	nop
 800a714:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a718:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a71c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a720:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a724:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a728:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800a72c:	66bb      	str	r3, [r7, #104]	; 0x68
 800a72e:	2300      	movs	r3, #0
 800a730:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a732:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800a736:	460b      	mov	r3, r1
 800a738:	4313      	orrs	r3, r2
 800a73a:	d00c      	beq.n	800a756 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a73c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a740:	3328      	adds	r3, #40	; 0x28
 800a742:	2102      	movs	r1, #2
 800a744:	4618      	mov	r0, r3
 800a746:	f001 fbf5 	bl	800bf34 <RCCEx_PLL3_Config>
 800a74a:	4603      	mov	r3, r0
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d002      	beq.n	800a756 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800a750:	2301      	movs	r3, #1
 800a752:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a756:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a75a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a75e:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800a762:	663b      	str	r3, [r7, #96]	; 0x60
 800a764:	2300      	movs	r3, #0
 800a766:	667b      	str	r3, [r7, #100]	; 0x64
 800a768:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800a76c:	460b      	mov	r3, r1
 800a76e:	4313      	orrs	r3, r2
 800a770:	d038      	beq.n	800a7e4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800a772:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a776:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a77a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a77e:	d018      	beq.n	800a7b2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800a780:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a784:	d811      	bhi.n	800a7aa <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a786:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a78a:	d014      	beq.n	800a7b6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800a78c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a790:	d80b      	bhi.n	800a7aa <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a792:	2b00      	cmp	r3, #0
 800a794:	d011      	beq.n	800a7ba <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800a796:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a79a:	d106      	bne.n	800a7aa <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a79c:	4bc3      	ldr	r3, [pc, #780]	; (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a79e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7a0:	4ac2      	ldr	r2, [pc, #776]	; (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a7a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a7a6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800a7a8:	e008      	b.n	800a7bc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a7aa:	2301      	movs	r3, #1
 800a7ac:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a7b0:	e004      	b.n	800a7bc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a7b2:	bf00      	nop
 800a7b4:	e002      	b.n	800a7bc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a7b6:	bf00      	nop
 800a7b8:	e000      	b.n	800a7bc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a7ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a7bc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d10b      	bne.n	800a7dc <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a7c4:	4bb9      	ldr	r3, [pc, #740]	; (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a7c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a7c8:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a7cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a7d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a7d4:	4ab5      	ldr	r2, [pc, #724]	; (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a7d6:	430b      	orrs	r3, r1
 800a7d8:	6553      	str	r3, [r2, #84]	; 0x54
 800a7da:	e003      	b.n	800a7e4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a7dc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a7e0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a7e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a7e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ec:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800a7f0:	65bb      	str	r3, [r7, #88]	; 0x58
 800a7f2:	2300      	movs	r3, #0
 800a7f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a7f6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800a7fa:	460b      	mov	r3, r1
 800a7fc:	4313      	orrs	r3, r2
 800a7fe:	d009      	beq.n	800a814 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a800:	4baa      	ldr	r3, [pc, #680]	; (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a802:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a804:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800a808:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a80c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a80e:	4aa7      	ldr	r2, [pc, #668]	; (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a810:	430b      	orrs	r3, r1
 800a812:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800a814:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a81c:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 800a820:	653b      	str	r3, [r7, #80]	; 0x50
 800a822:	2300      	movs	r3, #0
 800a824:	657b      	str	r3, [r7, #84]	; 0x54
 800a826:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800a82a:	460b      	mov	r3, r1
 800a82c:	4313      	orrs	r3, r2
 800a82e:	d00a      	beq.n	800a846 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800a830:	4b9e      	ldr	r3, [pc, #632]	; (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a832:	691b      	ldr	r3, [r3, #16]
 800a834:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 800a838:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a83c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800a840:	4a9a      	ldr	r2, [pc, #616]	; (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a842:	430b      	orrs	r3, r1
 800a844:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a846:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a84a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a84e:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800a852:	64bb      	str	r3, [r7, #72]	; 0x48
 800a854:	2300      	movs	r3, #0
 800a856:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a858:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800a85c:	460b      	mov	r3, r1
 800a85e:	4313      	orrs	r3, r2
 800a860:	d009      	beq.n	800a876 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a862:	4b92      	ldr	r3, [pc, #584]	; (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a864:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a866:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800a86a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a86e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a870:	4a8e      	ldr	r2, [pc, #568]	; (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a872:	430b      	orrs	r3, r1
 800a874:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a876:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a87a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a87e:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800a882:	643b      	str	r3, [r7, #64]	; 0x40
 800a884:	2300      	movs	r3, #0
 800a886:	647b      	str	r3, [r7, #68]	; 0x44
 800a888:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800a88c:	460b      	mov	r3, r1
 800a88e:	4313      	orrs	r3, r2
 800a890:	d00e      	beq.n	800a8b0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a892:	4b86      	ldr	r3, [pc, #536]	; (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a894:	691b      	ldr	r3, [r3, #16]
 800a896:	4a85      	ldr	r2, [pc, #532]	; (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a898:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a89c:	6113      	str	r3, [r2, #16]
 800a89e:	4b83      	ldr	r3, [pc, #524]	; (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a8a0:	6919      	ldr	r1, [r3, #16]
 800a8a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a8a6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800a8aa:	4a80      	ldr	r2, [pc, #512]	; (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a8ac:	430b      	orrs	r3, r1
 800a8ae:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a8b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a8b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8b8:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800a8bc:	63bb      	str	r3, [r7, #56]	; 0x38
 800a8be:	2300      	movs	r3, #0
 800a8c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a8c2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800a8c6:	460b      	mov	r3, r1
 800a8c8:	4313      	orrs	r3, r2
 800a8ca:	d009      	beq.n	800a8e0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a8cc:	4b77      	ldr	r3, [pc, #476]	; (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a8ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a8d0:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800a8d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a8d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a8da:	4a74      	ldr	r2, [pc, #464]	; (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a8dc:	430b      	orrs	r3, r1
 800a8de:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a8e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a8e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8e8:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800a8ec:	633b      	str	r3, [r7, #48]	; 0x30
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	637b      	str	r3, [r7, #52]	; 0x34
 800a8f2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800a8f6:	460b      	mov	r3, r1
 800a8f8:	4313      	orrs	r3, r2
 800a8fa:	d00a      	beq.n	800a912 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a8fc:	4b6b      	ldr	r3, [pc, #428]	; (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a8fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a900:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800a904:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a908:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a90c:	4a67      	ldr	r2, [pc, #412]	; (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a90e:	430b      	orrs	r3, r1
 800a910:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800a912:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a91a:	2100      	movs	r1, #0
 800a91c:	62b9      	str	r1, [r7, #40]	; 0x28
 800a91e:	f003 0301 	and.w	r3, r3, #1
 800a922:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a924:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800a928:	460b      	mov	r3, r1
 800a92a:	4313      	orrs	r3, r2
 800a92c:	d011      	beq.n	800a952 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a92e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a932:	3308      	adds	r3, #8
 800a934:	2100      	movs	r1, #0
 800a936:	4618      	mov	r0, r3
 800a938:	f001 fa4a 	bl	800bdd0 <RCCEx_PLL2_Config>
 800a93c:	4603      	mov	r3, r0
 800a93e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800a942:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a946:	2b00      	cmp	r3, #0
 800a948:	d003      	beq.n	800a952 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a94a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a94e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a952:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a95a:	2100      	movs	r1, #0
 800a95c:	6239      	str	r1, [r7, #32]
 800a95e:	f003 0302 	and.w	r3, r3, #2
 800a962:	627b      	str	r3, [r7, #36]	; 0x24
 800a964:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a968:	460b      	mov	r3, r1
 800a96a:	4313      	orrs	r3, r2
 800a96c:	d011      	beq.n	800a992 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a96e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a972:	3308      	adds	r3, #8
 800a974:	2101      	movs	r1, #1
 800a976:	4618      	mov	r0, r3
 800a978:	f001 fa2a 	bl	800bdd0 <RCCEx_PLL2_Config>
 800a97c:	4603      	mov	r3, r0
 800a97e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800a982:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a986:	2b00      	cmp	r3, #0
 800a988:	d003      	beq.n	800a992 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a98a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a98e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a992:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a99a:	2100      	movs	r1, #0
 800a99c:	61b9      	str	r1, [r7, #24]
 800a99e:	f003 0304 	and.w	r3, r3, #4
 800a9a2:	61fb      	str	r3, [r7, #28]
 800a9a4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a9a8:	460b      	mov	r3, r1
 800a9aa:	4313      	orrs	r3, r2
 800a9ac:	d011      	beq.n	800a9d2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a9ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a9b2:	3308      	adds	r3, #8
 800a9b4:	2102      	movs	r1, #2
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	f001 fa0a 	bl	800bdd0 <RCCEx_PLL2_Config>
 800a9bc:	4603      	mov	r3, r0
 800a9be:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800a9c2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d003      	beq.n	800a9d2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a9ca:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a9ce:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a9d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a9d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9da:	2100      	movs	r1, #0
 800a9dc:	6139      	str	r1, [r7, #16]
 800a9de:	f003 0308 	and.w	r3, r3, #8
 800a9e2:	617b      	str	r3, [r7, #20]
 800a9e4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a9e8:	460b      	mov	r3, r1
 800a9ea:	4313      	orrs	r3, r2
 800a9ec:	d011      	beq.n	800aa12 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a9ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a9f2:	3328      	adds	r3, #40	; 0x28
 800a9f4:	2100      	movs	r1, #0
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	f001 fa9c 	bl	800bf34 <RCCEx_PLL3_Config>
 800a9fc:	4603      	mov	r3, r0
 800a9fe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 800aa02:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d003      	beq.n	800aa12 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa0a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aa0e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800aa12:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa1a:	2100      	movs	r1, #0
 800aa1c:	60b9      	str	r1, [r7, #8]
 800aa1e:	f003 0310 	and.w	r3, r3, #16
 800aa22:	60fb      	str	r3, [r7, #12]
 800aa24:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800aa28:	460b      	mov	r3, r1
 800aa2a:	4313      	orrs	r3, r2
 800aa2c:	d011      	beq.n	800aa52 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800aa2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa32:	3328      	adds	r3, #40	; 0x28
 800aa34:	2101      	movs	r1, #1
 800aa36:	4618      	mov	r0, r3
 800aa38:	f001 fa7c 	bl	800bf34 <RCCEx_PLL3_Config>
 800aa3c:	4603      	mov	r3, r0
 800aa3e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800aa42:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d003      	beq.n	800aa52 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa4a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aa4e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800aa52:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa5a:	2100      	movs	r1, #0
 800aa5c:	6039      	str	r1, [r7, #0]
 800aa5e:	f003 0320 	and.w	r3, r3, #32
 800aa62:	607b      	str	r3, [r7, #4]
 800aa64:	e9d7 1200 	ldrd	r1, r2, [r7]
 800aa68:	460b      	mov	r3, r1
 800aa6a:	4313      	orrs	r3, r2
 800aa6c:	d011      	beq.n	800aa92 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800aa6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa72:	3328      	adds	r3, #40	; 0x28
 800aa74:	2102      	movs	r1, #2
 800aa76:	4618      	mov	r0, r3
 800aa78:	f001 fa5c 	bl	800bf34 <RCCEx_PLL3_Config>
 800aa7c:	4603      	mov	r3, r0
 800aa7e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800aa82:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d003      	beq.n	800aa92 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa8a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aa8e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 800aa92:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d101      	bne.n	800aa9e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	e000      	b.n	800aaa0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800aa9e:	2301      	movs	r3, #1
}
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	f507 7794 	add.w	r7, r7, #296	; 0x128
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800aaac:	58024400 	.word	0x58024400

0800aab0 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800aab0:	b580      	push	{r7, lr}
 800aab2:	b090      	sub	sp, #64	; 0x40
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800aaba:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aabe:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800aac2:	430b      	orrs	r3, r1
 800aac4:	f040 8094 	bne.w	800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800aac8:	4b9e      	ldr	r3, [pc, #632]	; (800ad44 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800aaca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aacc:	f003 0307 	and.w	r3, r3, #7
 800aad0:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800aad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aad4:	2b04      	cmp	r3, #4
 800aad6:	f200 8087 	bhi.w	800abe8 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800aada:	a201      	add	r2, pc, #4	; (adr r2, 800aae0 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800aadc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aae0:	0800aaf5 	.word	0x0800aaf5
 800aae4:	0800ab1d 	.word	0x0800ab1d
 800aae8:	0800ab45 	.word	0x0800ab45
 800aaec:	0800abe1 	.word	0x0800abe1
 800aaf0:	0800ab6d 	.word	0x0800ab6d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800aaf4:	4b93      	ldr	r3, [pc, #588]	; (800ad44 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aafc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ab00:	d108      	bne.n	800ab14 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ab02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ab06:	4618      	mov	r0, r3
 800ab08:	f001 f810 	bl	800bb2c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ab0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab0e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab10:	f000 bd45 	b.w	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab14:	2300      	movs	r3, #0
 800ab16:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ab18:	f000 bd41 	b.w	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ab1c:	4b89      	ldr	r3, [pc, #548]	; (800ad44 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ab24:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ab28:	d108      	bne.n	800ab3c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab2a:	f107 0318 	add.w	r3, r7, #24
 800ab2e:	4618      	mov	r0, r3
 800ab30:	f000 fd54 	bl	800b5dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ab34:	69bb      	ldr	r3, [r7, #24]
 800ab36:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab38:	f000 bd31 	b.w	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ab40:	f000 bd2d 	b.w	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ab44:	4b7f      	ldr	r3, [pc, #508]	; (800ad44 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ab4c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ab50:	d108      	bne.n	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ab52:	f107 030c 	add.w	r3, r7, #12
 800ab56:	4618      	mov	r0, r3
 800ab58:	f000 fe94 	bl	800b884 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab60:	f000 bd1d 	b.w	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab64:	2300      	movs	r3, #0
 800ab66:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ab68:	f000 bd19 	b.w	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ab6c:	4b75      	ldr	r3, [pc, #468]	; (800ad44 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ab6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab70:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ab74:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ab76:	4b73      	ldr	r3, [pc, #460]	; (800ad44 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	f003 0304 	and.w	r3, r3, #4
 800ab7e:	2b04      	cmp	r3, #4
 800ab80:	d10c      	bne.n	800ab9c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800ab82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d109      	bne.n	800ab9c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ab88:	4b6e      	ldr	r3, [pc, #440]	; (800ad44 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	08db      	lsrs	r3, r3, #3
 800ab8e:	f003 0303 	and.w	r3, r3, #3
 800ab92:	4a6d      	ldr	r2, [pc, #436]	; (800ad48 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800ab94:	fa22 f303 	lsr.w	r3, r2, r3
 800ab98:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ab9a:	e01f      	b.n	800abdc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ab9c:	4b69      	ldr	r3, [pc, #420]	; (800ad44 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aba4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aba8:	d106      	bne.n	800abb8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800abaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800abac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800abb0:	d102      	bne.n	800abb8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800abb2:	4b66      	ldr	r3, [pc, #408]	; (800ad4c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800abb4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800abb6:	e011      	b.n	800abdc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800abb8:	4b62      	ldr	r3, [pc, #392]	; (800ad44 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800abc0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800abc4:	d106      	bne.n	800abd4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800abc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800abc8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800abcc:	d102      	bne.n	800abd4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800abce:	4b60      	ldr	r3, [pc, #384]	; (800ad50 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800abd0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800abd2:	e003      	b.n	800abdc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800abd4:	2300      	movs	r3, #0
 800abd6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800abd8:	f000 bce1 	b.w	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800abdc:	f000 bcdf 	b.w	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800abe0:	4b5c      	ldr	r3, [pc, #368]	; (800ad54 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800abe2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800abe4:	f000 bcdb 	b.w	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800abe8:	2300      	movs	r3, #0
 800abea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800abec:	f000 bcd7 	b.w	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800abf0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800abf4:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 800abf8:	430b      	orrs	r3, r1
 800abfa:	f040 80ad 	bne.w	800ad58 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800abfe:	4b51      	ldr	r3, [pc, #324]	; (800ad44 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ac00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ac02:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 800ac06:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800ac08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ac0e:	d056      	beq.n	800acbe <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800ac10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ac16:	f200 8090 	bhi.w	800ad3a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800ac1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac1c:	2bc0      	cmp	r3, #192	; 0xc0
 800ac1e:	f000 8088 	beq.w	800ad32 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800ac22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac24:	2bc0      	cmp	r3, #192	; 0xc0
 800ac26:	f200 8088 	bhi.w	800ad3a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800ac2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac2c:	2b80      	cmp	r3, #128	; 0x80
 800ac2e:	d032      	beq.n	800ac96 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800ac30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac32:	2b80      	cmp	r3, #128	; 0x80
 800ac34:	f200 8081 	bhi.w	800ad3a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800ac38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d003      	beq.n	800ac46 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800ac3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac40:	2b40      	cmp	r3, #64	; 0x40
 800ac42:	d014      	beq.n	800ac6e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800ac44:	e079      	b.n	800ad3a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ac46:	4b3f      	ldr	r3, [pc, #252]	; (800ad44 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ac4e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ac52:	d108      	bne.n	800ac66 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ac54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ac58:	4618      	mov	r0, r3
 800ac5a:	f000 ff67 	bl	800bb2c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ac5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac60:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac62:	f000 bc9c 	b.w	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac66:	2300      	movs	r3, #0
 800ac68:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ac6a:	f000 bc98 	b.w	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ac6e:	4b35      	ldr	r3, [pc, #212]	; (800ad44 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ac76:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ac7a:	d108      	bne.n	800ac8e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ac7c:	f107 0318 	add.w	r3, r7, #24
 800ac80:	4618      	mov	r0, r3
 800ac82:	f000 fcab 	bl	800b5dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ac86:	69bb      	ldr	r3, [r7, #24]
 800ac88:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac8a:	f000 bc88 	b.w	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac8e:	2300      	movs	r3, #0
 800ac90:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ac92:	f000 bc84 	b.w	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ac96:	4b2b      	ldr	r3, [pc, #172]	; (800ad44 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ac9e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aca2:	d108      	bne.n	800acb6 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aca4:	f107 030c 	add.w	r3, r7, #12
 800aca8:	4618      	mov	r0, r3
 800acaa:	f000 fdeb 	bl	800b884 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800acb2:	f000 bc74 	b.w	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800acb6:	2300      	movs	r3, #0
 800acb8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800acba:	f000 bc70 	b.w	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800acbe:	4b21      	ldr	r3, [pc, #132]	; (800ad44 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800acc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800acc2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800acc6:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800acc8:	4b1e      	ldr	r3, [pc, #120]	; (800ad44 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	f003 0304 	and.w	r3, r3, #4
 800acd0:	2b04      	cmp	r3, #4
 800acd2:	d10c      	bne.n	800acee <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800acd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d109      	bne.n	800acee <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800acda:	4b1a      	ldr	r3, [pc, #104]	; (800ad44 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	08db      	lsrs	r3, r3, #3
 800ace0:	f003 0303 	and.w	r3, r3, #3
 800ace4:	4a18      	ldr	r2, [pc, #96]	; (800ad48 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800ace6:	fa22 f303 	lsr.w	r3, r2, r3
 800acea:	63fb      	str	r3, [r7, #60]	; 0x3c
 800acec:	e01f      	b.n	800ad2e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800acee:	4b15      	ldr	r3, [pc, #84]	; (800ad44 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800acf6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800acfa:	d106      	bne.n	800ad0a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800acfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800acfe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ad02:	d102      	bne.n	800ad0a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ad04:	4b11      	ldr	r3, [pc, #68]	; (800ad4c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800ad06:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ad08:	e011      	b.n	800ad2e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ad0a:	4b0e      	ldr	r3, [pc, #56]	; (800ad44 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ad12:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ad16:	d106      	bne.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800ad18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad1a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ad1e:	d102      	bne.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ad20:	4b0b      	ldr	r3, [pc, #44]	; (800ad50 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800ad22:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ad24:	e003      	b.n	800ad2e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ad26:	2300      	movs	r3, #0
 800ad28:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800ad2a:	f000 bc38 	b.w	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ad2e:	f000 bc36 	b.w	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ad32:	4b08      	ldr	r3, [pc, #32]	; (800ad54 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800ad34:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ad36:	f000 bc32 	b.w	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ad3e:	f000 bc2e 	b.w	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ad42:	bf00      	nop
 800ad44:	58024400 	.word	0x58024400
 800ad48:	03d09000 	.word	0x03d09000
 800ad4c:	003d0900 	.word	0x003d0900
 800ad50:	017d7840 	.word	0x017d7840
 800ad54:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800ad58:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ad5c:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800ad60:	430b      	orrs	r3, r1
 800ad62:	f040 809c 	bne.w	800ae9e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800ad66:	4b9e      	ldr	r3, [pc, #632]	; (800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ad68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ad6a:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800ad6e:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800ad70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad72:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ad76:	d054      	beq.n	800ae22 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800ad78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad7a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ad7e:	f200 808b 	bhi.w	800ae98 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800ad82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad84:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800ad88:	f000 8083 	beq.w	800ae92 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800ad8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad8e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800ad92:	f200 8081 	bhi.w	800ae98 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800ad96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad98:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ad9c:	d02f      	beq.n	800adfe <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800ad9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ada0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ada4:	d878      	bhi.n	800ae98 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800ada6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d004      	beq.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800adac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800adb2:	d012      	beq.n	800adda <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800adb4:	e070      	b.n	800ae98 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800adb6:	4b8a      	ldr	r3, [pc, #552]	; (800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800adbe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800adc2:	d107      	bne.n	800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800adc4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800adc8:	4618      	mov	r0, r3
 800adca:	f000 feaf 	bl	800bb2c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800adce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800add0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800add2:	e3e4      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800add4:	2300      	movs	r3, #0
 800add6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800add8:	e3e1      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800adda:	4b81      	ldr	r3, [pc, #516]	; (800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ade2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ade6:	d107      	bne.n	800adf8 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ade8:	f107 0318 	add.w	r3, r7, #24
 800adec:	4618      	mov	r0, r3
 800adee:	f000 fbf5 	bl	800b5dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800adf2:	69bb      	ldr	r3, [r7, #24]
 800adf4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800adf6:	e3d2      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800adf8:	2300      	movs	r3, #0
 800adfa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800adfc:	e3cf      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800adfe:	4b78      	ldr	r3, [pc, #480]	; (800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ae06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ae0a:	d107      	bne.n	800ae1c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ae0c:	f107 030c 	add.w	r3, r7, #12
 800ae10:	4618      	mov	r0, r3
 800ae12:	f000 fd37 	bl	800b884 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae1a:	e3c0      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ae20:	e3bd      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ae22:	4b6f      	ldr	r3, [pc, #444]	; (800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ae24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ae26:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ae2a:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ae2c:	4b6c      	ldr	r3, [pc, #432]	; (800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	f003 0304 	and.w	r3, r3, #4
 800ae34:	2b04      	cmp	r3, #4
 800ae36:	d10c      	bne.n	800ae52 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800ae38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d109      	bne.n	800ae52 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ae3e:	4b68      	ldr	r3, [pc, #416]	; (800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	08db      	lsrs	r3, r3, #3
 800ae44:	f003 0303 	and.w	r3, r3, #3
 800ae48:	4a66      	ldr	r2, [pc, #408]	; (800afe4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800ae4a:	fa22 f303 	lsr.w	r3, r2, r3
 800ae4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ae50:	e01e      	b.n	800ae90 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ae52:	4b63      	ldr	r3, [pc, #396]	; (800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ae5e:	d106      	bne.n	800ae6e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800ae60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae62:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ae66:	d102      	bne.n	800ae6e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ae68:	4b5f      	ldr	r3, [pc, #380]	; (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800ae6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ae6c:	e010      	b.n	800ae90 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ae6e:	4b5c      	ldr	r3, [pc, #368]	; (800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae76:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ae7a:	d106      	bne.n	800ae8a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800ae7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae7e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ae82:	d102      	bne.n	800ae8a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ae84:	4b59      	ldr	r3, [pc, #356]	; (800afec <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800ae86:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ae88:	e002      	b.n	800ae90 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800ae8e:	e386      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ae90:	e385      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ae92:	4b57      	ldr	r3, [pc, #348]	; (800aff0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800ae94:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ae96:	e382      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800ae98:	2300      	movs	r3, #0
 800ae9a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ae9c:	e37f      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800ae9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aea2:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800aea6:	430b      	orrs	r3, r1
 800aea8:	f040 80a7 	bne.w	800affa <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800aeac:	4b4c      	ldr	r3, [pc, #304]	; (800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aeae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aeb0:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800aeb4:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800aeb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aeb8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800aebc:	d055      	beq.n	800af6a <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800aebe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aec0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800aec4:	f200 8096 	bhi.w	800aff4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800aec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aeca:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800aece:	f000 8084 	beq.w	800afda <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800aed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aed4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800aed8:	f200 808c 	bhi.w	800aff4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800aedc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aede:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800aee2:	d030      	beq.n	800af46 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800aee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aee6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800aeea:	f200 8083 	bhi.w	800aff4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800aeee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d004      	beq.n	800aefe <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800aef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aef6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800aefa:	d012      	beq.n	800af22 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800aefc:	e07a      	b.n	800aff4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800aefe:	4b38      	ldr	r3, [pc, #224]	; (800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800af06:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800af0a:	d107      	bne.n	800af1c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800af0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800af10:	4618      	mov	r0, r3
 800af12:	f000 fe0b 	bl	800bb2c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800af16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af18:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af1a:	e340      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800af1c:	2300      	movs	r3, #0
 800af1e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800af20:	e33d      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800af22:	4b2f      	ldr	r3, [pc, #188]	; (800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800af2a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800af2e:	d107      	bne.n	800af40 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af30:	f107 0318 	add.w	r3, r7, #24
 800af34:	4618      	mov	r0, r3
 800af36:	f000 fb51 	bl	800b5dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800af3a:	69bb      	ldr	r3, [r7, #24]
 800af3c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af3e:	e32e      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800af40:	2300      	movs	r3, #0
 800af42:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800af44:	e32b      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800af46:	4b26      	ldr	r3, [pc, #152]	; (800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800af4e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800af52:	d107      	bne.n	800af64 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800af54:	f107 030c 	add.w	r3, r7, #12
 800af58:	4618      	mov	r0, r3
 800af5a:	f000 fc93 	bl	800b884 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af62:	e31c      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800af64:	2300      	movs	r3, #0
 800af66:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800af68:	e319      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800af6a:	4b1d      	ldr	r3, [pc, #116]	; (800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800af6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800af6e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800af72:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800af74:	4b1a      	ldr	r3, [pc, #104]	; (800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	f003 0304 	and.w	r3, r3, #4
 800af7c:	2b04      	cmp	r3, #4
 800af7e:	d10c      	bne.n	800af9a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800af80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af82:	2b00      	cmp	r3, #0
 800af84:	d109      	bne.n	800af9a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800af86:	4b16      	ldr	r3, [pc, #88]	; (800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	08db      	lsrs	r3, r3, #3
 800af8c:	f003 0303 	and.w	r3, r3, #3
 800af90:	4a14      	ldr	r2, [pc, #80]	; (800afe4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800af92:	fa22 f303 	lsr.w	r3, r2, r3
 800af96:	63fb      	str	r3, [r7, #60]	; 0x3c
 800af98:	e01e      	b.n	800afd8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800af9a:	4b11      	ldr	r3, [pc, #68]	; (800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800afa2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800afa6:	d106      	bne.n	800afb6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800afa8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800afaa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800afae:	d102      	bne.n	800afb6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800afb0:	4b0d      	ldr	r3, [pc, #52]	; (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800afb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800afb4:	e010      	b.n	800afd8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800afb6:	4b0a      	ldr	r3, [pc, #40]	; (800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800afbe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800afc2:	d106      	bne.n	800afd2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800afc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800afc6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800afca:	d102      	bne.n	800afd2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800afcc:	4b07      	ldr	r3, [pc, #28]	; (800afec <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800afce:	63fb      	str	r3, [r7, #60]	; 0x3c
 800afd0:	e002      	b.n	800afd8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800afd2:	2300      	movs	r3, #0
 800afd4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800afd6:	e2e2      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800afd8:	e2e1      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800afda:	4b05      	ldr	r3, [pc, #20]	; (800aff0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800afdc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800afde:	e2de      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800afe0:	58024400 	.word	0x58024400
 800afe4:	03d09000 	.word	0x03d09000
 800afe8:	003d0900 	.word	0x003d0900
 800afec:	017d7840 	.word	0x017d7840
 800aff0:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800aff4:	2300      	movs	r3, #0
 800aff6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aff8:	e2d1      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800affa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800affe:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800b002:	430b      	orrs	r3, r1
 800b004:	f040 809c 	bne.w	800b140 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800b008:	4b93      	ldr	r3, [pc, #588]	; (800b258 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b00a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b00c:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800b010:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800b012:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b014:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b018:	d054      	beq.n	800b0c4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800b01a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b01c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b020:	f200 808b 	bhi.w	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800b024:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b026:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b02a:	f000 8083 	beq.w	800b134 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800b02e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b030:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b034:	f200 8081 	bhi.w	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800b038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b03a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b03e:	d02f      	beq.n	800b0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800b040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b042:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b046:	d878      	bhi.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800b048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d004      	beq.n	800b058 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800b04e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b050:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b054:	d012      	beq.n	800b07c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800b056:	e070      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b058:	4b7f      	ldr	r3, [pc, #508]	; (800b258 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b060:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b064:	d107      	bne.n	800b076 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b066:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b06a:	4618      	mov	r0, r3
 800b06c:	f000 fd5e 	bl	800bb2c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b072:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b074:	e293      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b076:	2300      	movs	r3, #0
 800b078:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b07a:	e290      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b07c:	4b76      	ldr	r3, [pc, #472]	; (800b258 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b084:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b088:	d107      	bne.n	800b09a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b08a:	f107 0318 	add.w	r3, r7, #24
 800b08e:	4618      	mov	r0, r3
 800b090:	f000 faa4 	bl	800b5dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b094:	69bb      	ldr	r3, [r7, #24]
 800b096:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b098:	e281      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b09a:	2300      	movs	r3, #0
 800b09c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b09e:	e27e      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b0a0:	4b6d      	ldr	r3, [pc, #436]	; (800b258 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b0a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b0ac:	d107      	bne.n	800b0be <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b0ae:	f107 030c 	add.w	r3, r7, #12
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	f000 fbe6 	bl	800b884 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b0bc:	e26f      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b0be:	2300      	movs	r3, #0
 800b0c0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b0c2:	e26c      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b0c4:	4b64      	ldr	r3, [pc, #400]	; (800b258 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b0c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b0c8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800b0cc:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b0ce:	4b62      	ldr	r3, [pc, #392]	; (800b258 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	f003 0304 	and.w	r3, r3, #4
 800b0d6:	2b04      	cmp	r3, #4
 800b0d8:	d10c      	bne.n	800b0f4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800b0da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d109      	bne.n	800b0f4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b0e0:	4b5d      	ldr	r3, [pc, #372]	; (800b258 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	08db      	lsrs	r3, r3, #3
 800b0e6:	f003 0303 	and.w	r3, r3, #3
 800b0ea:	4a5c      	ldr	r2, [pc, #368]	; (800b25c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800b0ec:	fa22 f303 	lsr.w	r3, r2, r3
 800b0f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b0f2:	e01e      	b.n	800b132 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b0f4:	4b58      	ldr	r3, [pc, #352]	; (800b258 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b0fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b100:	d106      	bne.n	800b110 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800b102:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b104:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b108:	d102      	bne.n	800b110 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b10a:	4b55      	ldr	r3, [pc, #340]	; (800b260 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800b10c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b10e:	e010      	b.n	800b132 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b110:	4b51      	ldr	r3, [pc, #324]	; (800b258 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b118:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b11c:	d106      	bne.n	800b12c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800b11e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b120:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b124:	d102      	bne.n	800b12c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b126:	4b4f      	ldr	r3, [pc, #316]	; (800b264 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800b128:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b12a:	e002      	b.n	800b132 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b12c:	2300      	movs	r3, #0
 800b12e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800b130:	e235      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b132:	e234      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b134:	4b4c      	ldr	r3, [pc, #304]	; (800b268 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800b136:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b138:	e231      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800b13a:	2300      	movs	r3, #0
 800b13c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b13e:	e22e      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800b140:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b144:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800b148:	430b      	orrs	r3, r1
 800b14a:	f040 808f 	bne.w	800b26c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800b14e:	4b42      	ldr	r3, [pc, #264]	; (800b258 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b150:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b152:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800b156:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 800b158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b15a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b15e:	d06b      	beq.n	800b238 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800b160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b162:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b166:	d874      	bhi.n	800b252 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800b168:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b16a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b16e:	d056      	beq.n	800b21e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800b170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b172:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b176:	d86c      	bhi.n	800b252 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800b178:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b17a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b17e:	d03b      	beq.n	800b1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800b180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b182:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b186:	d864      	bhi.n	800b252 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800b188:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b18a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b18e:	d021      	beq.n	800b1d4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800b190:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b192:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b196:	d85c      	bhi.n	800b252 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800b198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d004      	beq.n	800b1a8 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800b19e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b1a4:	d004      	beq.n	800b1b0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800b1a6:	e054      	b.n	800b252 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800b1a8:	f7fe fa0a 	bl	80095c0 <HAL_RCC_GetPCLK1Freq>
 800b1ac:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800b1ae:	e1f6      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b1b0:	4b29      	ldr	r3, [pc, #164]	; (800b258 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b1b8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b1bc:	d107      	bne.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b1be:	f107 0318 	add.w	r3, r7, #24
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	f000 fa0a 	bl	800b5dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b1c8:	69fb      	ldr	r3, [r7, #28]
 800b1ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b1cc:	e1e7      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b1d2:	e1e4      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b1d4:	4b20      	ldr	r3, [pc, #128]	; (800b258 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b1dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b1e0:	d107      	bne.n	800b1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b1e2:	f107 030c 	add.w	r3, r7, #12
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	f000 fb4c 	bl	800b884 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b1ec:	693b      	ldr	r3, [r7, #16]
 800b1ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b1f0:	e1d5      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b1f6:	e1d2      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b1f8:	4b17      	ldr	r3, [pc, #92]	; (800b258 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	f003 0304 	and.w	r3, r3, #4
 800b200:	2b04      	cmp	r3, #4
 800b202:	d109      	bne.n	800b218 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b204:	4b14      	ldr	r3, [pc, #80]	; (800b258 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	08db      	lsrs	r3, r3, #3
 800b20a:	f003 0303 	and.w	r3, r3, #3
 800b20e:	4a13      	ldr	r2, [pc, #76]	; (800b25c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800b210:	fa22 f303 	lsr.w	r3, r2, r3
 800b214:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b216:	e1c2      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b218:	2300      	movs	r3, #0
 800b21a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b21c:	e1bf      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b21e:	4b0e      	ldr	r3, [pc, #56]	; (800b258 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b226:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b22a:	d102      	bne.n	800b232 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800b22c:	4b0c      	ldr	r3, [pc, #48]	; (800b260 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800b22e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b230:	e1b5      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b232:	2300      	movs	r3, #0
 800b234:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b236:	e1b2      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b238:	4b07      	ldr	r3, [pc, #28]	; (800b258 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b240:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b244:	d102      	bne.n	800b24c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800b246:	4b07      	ldr	r3, [pc, #28]	; (800b264 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800b248:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b24a:	e1a8      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b24c:	2300      	movs	r3, #0
 800b24e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b250:	e1a5      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800b252:	2300      	movs	r3, #0
 800b254:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b256:	e1a2      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b258:	58024400 	.word	0x58024400
 800b25c:	03d09000 	.word	0x03d09000
 800b260:	003d0900 	.word	0x003d0900
 800b264:	017d7840 	.word	0x017d7840
 800b268:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800b26c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b270:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800b274:	430b      	orrs	r3, r1
 800b276:	d173      	bne.n	800b360 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800b278:	4b9c      	ldr	r3, [pc, #624]	; (800b4ec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b27a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b27c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800b280:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800b282:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b284:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b288:	d02f      	beq.n	800b2ea <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800b28a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b28c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b290:	d863      	bhi.n	800b35a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800b292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b294:	2b00      	cmp	r3, #0
 800b296:	d004      	beq.n	800b2a2 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800b298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b29a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b29e:	d012      	beq.n	800b2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800b2a0:	e05b      	b.n	800b35a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b2a2:	4b92      	ldr	r3, [pc, #584]	; (800b4ec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b2aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b2ae:	d107      	bne.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b2b0:	f107 0318 	add.w	r3, r7, #24
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	f000 f991 	bl	800b5dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b2ba:	69bb      	ldr	r3, [r7, #24]
 800b2bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b2be:	e16e      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b2c4:	e16b      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b2c6:	4b89      	ldr	r3, [pc, #548]	; (800b4ec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b2ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b2d2:	d107      	bne.n	800b2e4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b2d4:	f107 030c 	add.w	r3, r7, #12
 800b2d8:	4618      	mov	r0, r3
 800b2da:	f000 fad3 	bl	800b884 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800b2de:	697b      	ldr	r3, [r7, #20]
 800b2e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b2e2:	e15c      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b2e4:	2300      	movs	r3, #0
 800b2e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b2e8:	e159      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b2ea:	4b80      	ldr	r3, [pc, #512]	; (800b4ec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b2ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b2ee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800b2f2:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b2f4:	4b7d      	ldr	r3, [pc, #500]	; (800b4ec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	f003 0304 	and.w	r3, r3, #4
 800b2fc:	2b04      	cmp	r3, #4
 800b2fe:	d10c      	bne.n	800b31a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800b300:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b302:	2b00      	cmp	r3, #0
 800b304:	d109      	bne.n	800b31a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b306:	4b79      	ldr	r3, [pc, #484]	; (800b4ec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	08db      	lsrs	r3, r3, #3
 800b30c:	f003 0303 	and.w	r3, r3, #3
 800b310:	4a77      	ldr	r2, [pc, #476]	; (800b4f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800b312:	fa22 f303 	lsr.w	r3, r2, r3
 800b316:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b318:	e01e      	b.n	800b358 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b31a:	4b74      	ldr	r3, [pc, #464]	; (800b4ec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b322:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b326:	d106      	bne.n	800b336 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800b328:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b32a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b32e:	d102      	bne.n	800b336 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b330:	4b70      	ldr	r3, [pc, #448]	; (800b4f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800b332:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b334:	e010      	b.n	800b358 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b336:	4b6d      	ldr	r3, [pc, #436]	; (800b4ec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b33e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b342:	d106      	bne.n	800b352 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800b344:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b346:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b34a:	d102      	bne.n	800b352 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b34c:	4b6a      	ldr	r3, [pc, #424]	; (800b4f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800b34e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b350:	e002      	b.n	800b358 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b352:	2300      	movs	r3, #0
 800b354:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800b356:	e122      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b358:	e121      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800b35a:	2300      	movs	r3, #0
 800b35c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b35e:	e11e      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800b360:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b364:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800b368:	430b      	orrs	r3, r1
 800b36a:	d133      	bne.n	800b3d4 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800b36c:	4b5f      	ldr	r3, [pc, #380]	; (800b4ec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b36e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b370:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b374:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800b376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d004      	beq.n	800b386 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800b37c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b37e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b382:	d012      	beq.n	800b3aa <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800b384:	e023      	b.n	800b3ce <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b386:	4b59      	ldr	r3, [pc, #356]	; (800b4ec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b38e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b392:	d107      	bne.n	800b3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b394:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b398:	4618      	mov	r0, r3
 800b39a:	f000 fbc7 	bl	800bb2c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b39e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3a0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b3a2:	e0fc      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b3a8:	e0f9      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b3aa:	4b50      	ldr	r3, [pc, #320]	; (800b4ec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b3b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b3b6:	d107      	bne.n	800b3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b3b8:	f107 0318 	add.w	r3, r7, #24
 800b3bc:	4618      	mov	r0, r3
 800b3be:	f000 f90d 	bl	800b5dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800b3c2:	6a3b      	ldr	r3, [r7, #32]
 800b3c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b3c6:	e0ea      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b3cc:	e0e7      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b3d2:	e0e4      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800b3d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b3d8:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800b3dc:	430b      	orrs	r3, r1
 800b3de:	f040 808d 	bne.w	800b4fc <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800b3e2:	4b42      	ldr	r3, [pc, #264]	; (800b4ec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b3e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b3e6:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800b3ea:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800b3ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b3f2:	d06b      	beq.n	800b4cc <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800b3f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b3fa:	d874      	bhi.n	800b4e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b3fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b402:	d056      	beq.n	800b4b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800b404:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b406:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b40a:	d86c      	bhi.n	800b4e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b40c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b40e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b412:	d03b      	beq.n	800b48c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800b414:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b416:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b41a:	d864      	bhi.n	800b4e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b41c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b41e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b422:	d021      	beq.n	800b468 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800b424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b426:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b42a:	d85c      	bhi.n	800b4e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b42c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d004      	beq.n	800b43c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800b432:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b434:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b438:	d004      	beq.n	800b444 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800b43a:	e054      	b.n	800b4e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800b43c:	f000 f8b8 	bl	800b5b0 <HAL_RCCEx_GetD3PCLK1Freq>
 800b440:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800b442:	e0ac      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b444:	4b29      	ldr	r3, [pc, #164]	; (800b4ec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b44c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b450:	d107      	bne.n	800b462 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b452:	f107 0318 	add.w	r3, r7, #24
 800b456:	4618      	mov	r0, r3
 800b458:	f000 f8c0 	bl	800b5dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b45c:	69fb      	ldr	r3, [r7, #28]
 800b45e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b460:	e09d      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b462:	2300      	movs	r3, #0
 800b464:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b466:	e09a      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b468:	4b20      	ldr	r3, [pc, #128]	; (800b4ec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b470:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b474:	d107      	bne.n	800b486 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b476:	f107 030c 	add.w	r3, r7, #12
 800b47a:	4618      	mov	r0, r3
 800b47c:	f000 fa02 	bl	800b884 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b480:	693b      	ldr	r3, [r7, #16]
 800b482:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b484:	e08b      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b486:	2300      	movs	r3, #0
 800b488:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b48a:	e088      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b48c:	4b17      	ldr	r3, [pc, #92]	; (800b4ec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	f003 0304 	and.w	r3, r3, #4
 800b494:	2b04      	cmp	r3, #4
 800b496:	d109      	bne.n	800b4ac <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b498:	4b14      	ldr	r3, [pc, #80]	; (800b4ec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	08db      	lsrs	r3, r3, #3
 800b49e:	f003 0303 	and.w	r3, r3, #3
 800b4a2:	4a13      	ldr	r2, [pc, #76]	; (800b4f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800b4a4:	fa22 f303 	lsr.w	r3, r2, r3
 800b4a8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b4aa:	e078      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b4ac:	2300      	movs	r3, #0
 800b4ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b4b0:	e075      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b4b2:	4b0e      	ldr	r3, [pc, #56]	; (800b4ec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b4ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b4be:	d102      	bne.n	800b4c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800b4c0:	4b0c      	ldr	r3, [pc, #48]	; (800b4f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800b4c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b4c4:	e06b      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b4ca:	e068      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b4cc:	4b07      	ldr	r3, [pc, #28]	; (800b4ec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b4d4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b4d8:	d102      	bne.n	800b4e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800b4da:	4b07      	ldr	r3, [pc, #28]	; (800b4f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800b4dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b4de:	e05e      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b4e0:	2300      	movs	r3, #0
 800b4e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b4e4:	e05b      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800b4e6:	2300      	movs	r3, #0
 800b4e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b4ea:	e058      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b4ec:	58024400 	.word	0x58024400
 800b4f0:	03d09000 	.word	0x03d09000
 800b4f4:	003d0900 	.word	0x003d0900
 800b4f8:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800b4fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b500:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800b504:	430b      	orrs	r3, r1
 800b506:	d148      	bne.n	800b59a <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800b508:	4b27      	ldr	r3, [pc, #156]	; (800b5a8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b50a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b50c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800b510:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800b512:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b514:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b518:	d02a      	beq.n	800b570 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800b51a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b51c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b520:	d838      	bhi.n	800b594 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800b522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b524:	2b00      	cmp	r3, #0
 800b526:	d004      	beq.n	800b532 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800b528:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b52a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b52e:	d00d      	beq.n	800b54c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800b530:	e030      	b.n	800b594 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b532:	4b1d      	ldr	r3, [pc, #116]	; (800b5a8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b53a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b53e:	d102      	bne.n	800b546 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800b540:	4b1a      	ldr	r3, [pc, #104]	; (800b5ac <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800b542:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b544:	e02b      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b546:	2300      	movs	r3, #0
 800b548:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b54a:	e028      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b54c:	4b16      	ldr	r3, [pc, #88]	; (800b5a8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b554:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b558:	d107      	bne.n	800b56a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b55a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b55e:	4618      	mov	r0, r3
 800b560:	f000 fae4 	bl	800bb2c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b566:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b568:	e019      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b56a:	2300      	movs	r3, #0
 800b56c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b56e:	e016      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b570:	4b0d      	ldr	r3, [pc, #52]	; (800b5a8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b578:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b57c:	d107      	bne.n	800b58e <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b57e:	f107 0318 	add.w	r3, r7, #24
 800b582:	4618      	mov	r0, r3
 800b584:	f000 f82a 	bl	800b5dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b588:	69fb      	ldr	r3, [r7, #28]
 800b58a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b58c:	e007      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b58e:	2300      	movs	r3, #0
 800b590:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b592:	e004      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800b594:	2300      	movs	r3, #0
 800b596:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b598:	e001      	b.n	800b59e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800b59a:	2300      	movs	r3, #0
 800b59c:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 800b59e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	3740      	adds	r7, #64	; 0x40
 800b5a4:	46bd      	mov	sp, r7
 800b5a6:	bd80      	pop	{r7, pc}
 800b5a8:	58024400 	.word	0x58024400
 800b5ac:	017d7840 	.word	0x017d7840

0800b5b0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800b5b4:	f7fd ffd4 	bl	8009560 <HAL_RCC_GetHCLKFreq>
 800b5b8:	4602      	mov	r2, r0
 800b5ba:	4b06      	ldr	r3, [pc, #24]	; (800b5d4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800b5bc:	6a1b      	ldr	r3, [r3, #32]
 800b5be:	091b      	lsrs	r3, r3, #4
 800b5c0:	f003 0307 	and.w	r3, r3, #7
 800b5c4:	4904      	ldr	r1, [pc, #16]	; (800b5d8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800b5c6:	5ccb      	ldrb	r3, [r1, r3]
 800b5c8:	f003 031f 	and.w	r3, r3, #31
 800b5cc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800b5d0:	4618      	mov	r0, r3
 800b5d2:	bd80      	pop	{r7, pc}
 800b5d4:	58024400 	.word	0x58024400
 800b5d8:	08015634 	.word	0x08015634

0800b5dc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800b5dc:	b480      	push	{r7}
 800b5de:	b089      	sub	sp, #36	; 0x24
 800b5e0:	af00      	add	r7, sp, #0
 800b5e2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b5e4:	4ba1      	ldr	r3, [pc, #644]	; (800b86c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b5e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5e8:	f003 0303 	and.w	r3, r3, #3
 800b5ec:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800b5ee:	4b9f      	ldr	r3, [pc, #636]	; (800b86c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b5f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5f2:	0b1b      	lsrs	r3, r3, #12
 800b5f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b5f8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800b5fa:	4b9c      	ldr	r3, [pc, #624]	; (800b86c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b5fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5fe:	091b      	lsrs	r3, r3, #4
 800b600:	f003 0301 	and.w	r3, r3, #1
 800b604:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800b606:	4b99      	ldr	r3, [pc, #612]	; (800b86c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b608:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b60a:	08db      	lsrs	r3, r3, #3
 800b60c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b610:	693a      	ldr	r2, [r7, #16]
 800b612:	fb02 f303 	mul.w	r3, r2, r3
 800b616:	ee07 3a90 	vmov	s15, r3
 800b61a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b61e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800b622:	697b      	ldr	r3, [r7, #20]
 800b624:	2b00      	cmp	r3, #0
 800b626:	f000 8111 	beq.w	800b84c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800b62a:	69bb      	ldr	r3, [r7, #24]
 800b62c:	2b02      	cmp	r3, #2
 800b62e:	f000 8083 	beq.w	800b738 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800b632:	69bb      	ldr	r3, [r7, #24]
 800b634:	2b02      	cmp	r3, #2
 800b636:	f200 80a1 	bhi.w	800b77c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800b63a:	69bb      	ldr	r3, [r7, #24]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d003      	beq.n	800b648 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800b640:	69bb      	ldr	r3, [r7, #24]
 800b642:	2b01      	cmp	r3, #1
 800b644:	d056      	beq.n	800b6f4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800b646:	e099      	b.n	800b77c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b648:	4b88      	ldr	r3, [pc, #544]	; (800b86c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	f003 0320 	and.w	r3, r3, #32
 800b650:	2b00      	cmp	r3, #0
 800b652:	d02d      	beq.n	800b6b0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b654:	4b85      	ldr	r3, [pc, #532]	; (800b86c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	08db      	lsrs	r3, r3, #3
 800b65a:	f003 0303 	and.w	r3, r3, #3
 800b65e:	4a84      	ldr	r2, [pc, #528]	; (800b870 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800b660:	fa22 f303 	lsr.w	r3, r2, r3
 800b664:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b666:	68bb      	ldr	r3, [r7, #8]
 800b668:	ee07 3a90 	vmov	s15, r3
 800b66c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b670:	697b      	ldr	r3, [r7, #20]
 800b672:	ee07 3a90 	vmov	s15, r3
 800b676:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b67a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b67e:	4b7b      	ldr	r3, [pc, #492]	; (800b86c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b682:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b686:	ee07 3a90 	vmov	s15, r3
 800b68a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b68e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b692:	eddf 5a78 	vldr	s11, [pc, #480]	; 800b874 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b696:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b69a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b69e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b6a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b6a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b6aa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b6ae:	e087      	b.n	800b7c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b6b0:	697b      	ldr	r3, [r7, #20]
 800b6b2:	ee07 3a90 	vmov	s15, r3
 800b6b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6ba:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800b878 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800b6be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b6c2:	4b6a      	ldr	r3, [pc, #424]	; (800b86c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b6c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b6ca:	ee07 3a90 	vmov	s15, r3
 800b6ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b6d2:	ed97 6a03 	vldr	s12, [r7, #12]
 800b6d6:	eddf 5a67 	vldr	s11, [pc, #412]	; 800b874 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b6da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b6de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b6e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b6e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b6ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b6ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b6f2:	e065      	b.n	800b7c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b6f4:	697b      	ldr	r3, [r7, #20]
 800b6f6:	ee07 3a90 	vmov	s15, r3
 800b6fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6fe:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800b87c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b702:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b706:	4b59      	ldr	r3, [pc, #356]	; (800b86c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b70a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b70e:	ee07 3a90 	vmov	s15, r3
 800b712:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b716:	ed97 6a03 	vldr	s12, [r7, #12]
 800b71a:	eddf 5a56 	vldr	s11, [pc, #344]	; 800b874 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b71e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b722:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b726:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b72a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b72e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b732:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b736:	e043      	b.n	800b7c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b738:	697b      	ldr	r3, [r7, #20]
 800b73a:	ee07 3a90 	vmov	s15, r3
 800b73e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b742:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800b880 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800b746:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b74a:	4b48      	ldr	r3, [pc, #288]	; (800b86c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b74c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b74e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b752:	ee07 3a90 	vmov	s15, r3
 800b756:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b75a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b75e:	eddf 5a45 	vldr	s11, [pc, #276]	; 800b874 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b762:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b766:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b76a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b76e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b772:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b776:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b77a:	e021      	b.n	800b7c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b77c:	697b      	ldr	r3, [r7, #20]
 800b77e:	ee07 3a90 	vmov	s15, r3
 800b782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b786:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800b87c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b78a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b78e:	4b37      	ldr	r3, [pc, #220]	; (800b86c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b790:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b792:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b796:	ee07 3a90 	vmov	s15, r3
 800b79a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b79e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b7a2:	eddf 5a34 	vldr	s11, [pc, #208]	; 800b874 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b7a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b7aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b7ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b7b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b7b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b7ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b7be:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b7c0:	4b2a      	ldr	r3, [pc, #168]	; (800b86c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b7c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7c4:	0a5b      	lsrs	r3, r3, #9
 800b7c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b7ca:	ee07 3a90 	vmov	s15, r3
 800b7ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b7d2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b7d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b7da:	edd7 6a07 	vldr	s13, [r7, #28]
 800b7de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b7e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b7e6:	ee17 2a90 	vmov	r2, s15
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800b7ee:	4b1f      	ldr	r3, [pc, #124]	; (800b86c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b7f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7f2:	0c1b      	lsrs	r3, r3, #16
 800b7f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b7f8:	ee07 3a90 	vmov	s15, r3
 800b7fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b800:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b804:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b808:	edd7 6a07 	vldr	s13, [r7, #28]
 800b80c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b810:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b814:	ee17 2a90 	vmov	r2, s15
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800b81c:	4b13      	ldr	r3, [pc, #76]	; (800b86c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b81e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b820:	0e1b      	lsrs	r3, r3, #24
 800b822:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b826:	ee07 3a90 	vmov	s15, r3
 800b82a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b82e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b832:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b836:	edd7 6a07 	vldr	s13, [r7, #28]
 800b83a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b83e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b842:	ee17 2a90 	vmov	r2, s15
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b84a:	e008      	b.n	800b85e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	2200      	movs	r2, #0
 800b850:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	2200      	movs	r2, #0
 800b856:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	2200      	movs	r2, #0
 800b85c:	609a      	str	r2, [r3, #8]
}
 800b85e:	bf00      	nop
 800b860:	3724      	adds	r7, #36	; 0x24
 800b862:	46bd      	mov	sp, r7
 800b864:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b868:	4770      	bx	lr
 800b86a:	bf00      	nop
 800b86c:	58024400 	.word	0x58024400
 800b870:	03d09000 	.word	0x03d09000
 800b874:	46000000 	.word	0x46000000
 800b878:	4c742400 	.word	0x4c742400
 800b87c:	4a742400 	.word	0x4a742400
 800b880:	4bbebc20 	.word	0x4bbebc20

0800b884 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b884:	b480      	push	{r7}
 800b886:	b089      	sub	sp, #36	; 0x24
 800b888:	af00      	add	r7, sp, #0
 800b88a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b88c:	4ba1      	ldr	r3, [pc, #644]	; (800bb14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b88e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b890:	f003 0303 	and.w	r3, r3, #3
 800b894:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b896:	4b9f      	ldr	r3, [pc, #636]	; (800bb14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b89a:	0d1b      	lsrs	r3, r3, #20
 800b89c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b8a0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b8a2:	4b9c      	ldr	r3, [pc, #624]	; (800bb14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b8a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8a6:	0a1b      	lsrs	r3, r3, #8
 800b8a8:	f003 0301 	and.w	r3, r3, #1
 800b8ac:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b8ae:	4b99      	ldr	r3, [pc, #612]	; (800bb14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b8b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b8b2:	08db      	lsrs	r3, r3, #3
 800b8b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b8b8:	693a      	ldr	r2, [r7, #16]
 800b8ba:	fb02 f303 	mul.w	r3, r2, r3
 800b8be:	ee07 3a90 	vmov	s15, r3
 800b8c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8c6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b8ca:	697b      	ldr	r3, [r7, #20]
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	f000 8111 	beq.w	800baf4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b8d2:	69bb      	ldr	r3, [r7, #24]
 800b8d4:	2b02      	cmp	r3, #2
 800b8d6:	f000 8083 	beq.w	800b9e0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b8da:	69bb      	ldr	r3, [r7, #24]
 800b8dc:	2b02      	cmp	r3, #2
 800b8de:	f200 80a1 	bhi.w	800ba24 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b8e2:	69bb      	ldr	r3, [r7, #24]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d003      	beq.n	800b8f0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b8e8:	69bb      	ldr	r3, [r7, #24]
 800b8ea:	2b01      	cmp	r3, #1
 800b8ec:	d056      	beq.n	800b99c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b8ee:	e099      	b.n	800ba24 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b8f0:	4b88      	ldr	r3, [pc, #544]	; (800bb14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	f003 0320 	and.w	r3, r3, #32
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d02d      	beq.n	800b958 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b8fc:	4b85      	ldr	r3, [pc, #532]	; (800bb14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	08db      	lsrs	r3, r3, #3
 800b902:	f003 0303 	and.w	r3, r3, #3
 800b906:	4a84      	ldr	r2, [pc, #528]	; (800bb18 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b908:	fa22 f303 	lsr.w	r3, r2, r3
 800b90c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b90e:	68bb      	ldr	r3, [r7, #8]
 800b910:	ee07 3a90 	vmov	s15, r3
 800b914:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b918:	697b      	ldr	r3, [r7, #20]
 800b91a:	ee07 3a90 	vmov	s15, r3
 800b91e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b922:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b926:	4b7b      	ldr	r3, [pc, #492]	; (800bb14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b92a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b92e:	ee07 3a90 	vmov	s15, r3
 800b932:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b936:	ed97 6a03 	vldr	s12, [r7, #12]
 800b93a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800bb1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b93e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b942:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b946:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b94a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b94e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b952:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b956:	e087      	b.n	800ba68 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b958:	697b      	ldr	r3, [r7, #20]
 800b95a:	ee07 3a90 	vmov	s15, r3
 800b95e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b962:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800bb20 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b966:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b96a:	4b6a      	ldr	r3, [pc, #424]	; (800bb14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b96c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b96e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b972:	ee07 3a90 	vmov	s15, r3
 800b976:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b97a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b97e:	eddf 5a67 	vldr	s11, [pc, #412]	; 800bb1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b982:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b986:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b98a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b98e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b992:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b996:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b99a:	e065      	b.n	800ba68 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b99c:	697b      	ldr	r3, [r7, #20]
 800b99e:	ee07 3a90 	vmov	s15, r3
 800b9a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9a6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800bb24 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b9aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b9ae:	4b59      	ldr	r3, [pc, #356]	; (800bb14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b9b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b9b6:	ee07 3a90 	vmov	s15, r3
 800b9ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b9be:	ed97 6a03 	vldr	s12, [r7, #12]
 800b9c2:	eddf 5a56 	vldr	s11, [pc, #344]	; 800bb1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b9c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b9ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b9ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b9d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b9d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b9da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b9de:	e043      	b.n	800ba68 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b9e0:	697b      	ldr	r3, [r7, #20]
 800b9e2:	ee07 3a90 	vmov	s15, r3
 800b9e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9ea:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800bb28 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b9ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b9f2:	4b48      	ldr	r3, [pc, #288]	; (800bb14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b9f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b9fa:	ee07 3a90 	vmov	s15, r3
 800b9fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ba02:	ed97 6a03 	vldr	s12, [r7, #12]
 800ba06:	eddf 5a45 	vldr	s11, [pc, #276]	; 800bb1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ba0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ba0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ba12:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ba16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ba1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ba1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ba22:	e021      	b.n	800ba68 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ba24:	697b      	ldr	r3, [r7, #20]
 800ba26:	ee07 3a90 	vmov	s15, r3
 800ba2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba2e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800bb24 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800ba32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ba36:	4b37      	ldr	r3, [pc, #220]	; (800bb14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ba38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba3e:	ee07 3a90 	vmov	s15, r3
 800ba42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ba46:	ed97 6a03 	vldr	s12, [r7, #12]
 800ba4a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800bb1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ba4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ba52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ba56:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ba5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ba5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ba62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ba66:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800ba68:	4b2a      	ldr	r3, [pc, #168]	; (800bb14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ba6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba6c:	0a5b      	lsrs	r3, r3, #9
 800ba6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ba72:	ee07 3a90 	vmov	s15, r3
 800ba76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba7a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ba7e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ba82:	edd7 6a07 	vldr	s13, [r7, #28]
 800ba86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ba8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ba8e:	ee17 2a90 	vmov	r2, s15
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800ba96:	4b1f      	ldr	r3, [pc, #124]	; (800bb14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ba98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba9a:	0c1b      	lsrs	r3, r3, #16
 800ba9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800baa0:	ee07 3a90 	vmov	s15, r3
 800baa4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800baa8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800baac:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bab0:	edd7 6a07 	vldr	s13, [r7, #28]
 800bab4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bab8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800babc:	ee17 2a90 	vmov	r2, s15
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800bac4:	4b13      	ldr	r3, [pc, #76]	; (800bb14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bac8:	0e1b      	lsrs	r3, r3, #24
 800baca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bace:	ee07 3a90 	vmov	s15, r3
 800bad2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bad6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800bada:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bade:	edd7 6a07 	vldr	s13, [r7, #28]
 800bae2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bae6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800baea:	ee17 2a90 	vmov	r2, s15
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800baf2:	e008      	b.n	800bb06 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	2200      	movs	r2, #0
 800baf8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	2200      	movs	r2, #0
 800bafe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	2200      	movs	r2, #0
 800bb04:	609a      	str	r2, [r3, #8]
}
 800bb06:	bf00      	nop
 800bb08:	3724      	adds	r7, #36	; 0x24
 800bb0a:	46bd      	mov	sp, r7
 800bb0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb10:	4770      	bx	lr
 800bb12:	bf00      	nop
 800bb14:	58024400 	.word	0x58024400
 800bb18:	03d09000 	.word	0x03d09000
 800bb1c:	46000000 	.word	0x46000000
 800bb20:	4c742400 	.word	0x4c742400
 800bb24:	4a742400 	.word	0x4a742400
 800bb28:	4bbebc20 	.word	0x4bbebc20

0800bb2c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800bb2c:	b480      	push	{r7}
 800bb2e:	b089      	sub	sp, #36	; 0x24
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bb34:	4ba0      	ldr	r3, [pc, #640]	; (800bdb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bb36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb38:	f003 0303 	and.w	r3, r3, #3
 800bb3c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800bb3e:	4b9e      	ldr	r3, [pc, #632]	; (800bdb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bb40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb42:	091b      	lsrs	r3, r3, #4
 800bb44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bb48:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800bb4a:	4b9b      	ldr	r3, [pc, #620]	; (800bdb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bb4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb4e:	f003 0301 	and.w	r3, r3, #1
 800bb52:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800bb54:	4b98      	ldr	r3, [pc, #608]	; (800bdb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bb56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb58:	08db      	lsrs	r3, r3, #3
 800bb5a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bb5e:	693a      	ldr	r2, [r7, #16]
 800bb60:	fb02 f303 	mul.w	r3, r2, r3
 800bb64:	ee07 3a90 	vmov	s15, r3
 800bb68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb6c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800bb70:	697b      	ldr	r3, [r7, #20]
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	f000 8111 	beq.w	800bd9a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800bb78:	69bb      	ldr	r3, [r7, #24]
 800bb7a:	2b02      	cmp	r3, #2
 800bb7c:	f000 8083 	beq.w	800bc86 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800bb80:	69bb      	ldr	r3, [r7, #24]
 800bb82:	2b02      	cmp	r3, #2
 800bb84:	f200 80a1 	bhi.w	800bcca <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800bb88:	69bb      	ldr	r3, [r7, #24]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d003      	beq.n	800bb96 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800bb8e:	69bb      	ldr	r3, [r7, #24]
 800bb90:	2b01      	cmp	r3, #1
 800bb92:	d056      	beq.n	800bc42 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800bb94:	e099      	b.n	800bcca <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bb96:	4b88      	ldr	r3, [pc, #544]	; (800bdb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	f003 0320 	and.w	r3, r3, #32
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d02d      	beq.n	800bbfe <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bba2:	4b85      	ldr	r3, [pc, #532]	; (800bdb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	08db      	lsrs	r3, r3, #3
 800bba8:	f003 0303 	and.w	r3, r3, #3
 800bbac:	4a83      	ldr	r2, [pc, #524]	; (800bdbc <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800bbae:	fa22 f303 	lsr.w	r3, r2, r3
 800bbb2:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bbb4:	68bb      	ldr	r3, [r7, #8]
 800bbb6:	ee07 3a90 	vmov	s15, r3
 800bbba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bbbe:	697b      	ldr	r3, [r7, #20]
 800bbc0:	ee07 3a90 	vmov	s15, r3
 800bbc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bbc8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bbcc:	4b7a      	ldr	r3, [pc, #488]	; (800bdb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bbce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bbd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bbd4:	ee07 3a90 	vmov	s15, r3
 800bbd8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bbdc:	ed97 6a03 	vldr	s12, [r7, #12]
 800bbe0:	eddf 5a77 	vldr	s11, [pc, #476]	; 800bdc0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bbe4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bbe8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bbec:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bbf0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bbf4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bbf8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800bbfc:	e087      	b.n	800bd0e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bbfe:	697b      	ldr	r3, [r7, #20]
 800bc00:	ee07 3a90 	vmov	s15, r3
 800bc04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bc08:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800bdc4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800bc0c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bc10:	4b69      	ldr	r3, [pc, #420]	; (800bdb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bc12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bc18:	ee07 3a90 	vmov	s15, r3
 800bc1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bc20:	ed97 6a03 	vldr	s12, [r7, #12]
 800bc24:	eddf 5a66 	vldr	s11, [pc, #408]	; 800bdc0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bc28:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bc2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bc30:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bc34:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bc38:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc3c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bc40:	e065      	b.n	800bd0e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bc42:	697b      	ldr	r3, [r7, #20]
 800bc44:	ee07 3a90 	vmov	s15, r3
 800bc48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bc4c:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800bdc8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800bc50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bc54:	4b58      	ldr	r3, [pc, #352]	; (800bdb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bc56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bc5c:	ee07 3a90 	vmov	s15, r3
 800bc60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bc64:	ed97 6a03 	vldr	s12, [r7, #12]
 800bc68:	eddf 5a55 	vldr	s11, [pc, #340]	; 800bdc0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bc6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bc70:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bc74:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bc78:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bc7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc80:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bc84:	e043      	b.n	800bd0e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bc86:	697b      	ldr	r3, [r7, #20]
 800bc88:	ee07 3a90 	vmov	s15, r3
 800bc8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bc90:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800bdcc <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800bc94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bc98:	4b47      	ldr	r3, [pc, #284]	; (800bdb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bc9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bca0:	ee07 3a90 	vmov	s15, r3
 800bca4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bca8:	ed97 6a03 	vldr	s12, [r7, #12]
 800bcac:	eddf 5a44 	vldr	s11, [pc, #272]	; 800bdc0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bcb0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bcb4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bcb8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bcbc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bcc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bcc4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bcc8:	e021      	b.n	800bd0e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bcca:	697b      	ldr	r3, [r7, #20]
 800bccc:	ee07 3a90 	vmov	s15, r3
 800bcd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bcd4:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800bdc4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800bcd8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bcdc:	4b36      	ldr	r3, [pc, #216]	; (800bdb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bcde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bce0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bce4:	ee07 3a90 	vmov	s15, r3
 800bce8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bcec:	ed97 6a03 	vldr	s12, [r7, #12]
 800bcf0:	eddf 5a33 	vldr	s11, [pc, #204]	; 800bdc0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bcf4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bcf8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bcfc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bd00:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bd04:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bd08:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bd0c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800bd0e:	4b2a      	ldr	r3, [pc, #168]	; (800bdb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bd10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd12:	0a5b      	lsrs	r3, r3, #9
 800bd14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bd18:	ee07 3a90 	vmov	s15, r3
 800bd1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bd20:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800bd24:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bd28:	edd7 6a07 	vldr	s13, [r7, #28]
 800bd2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bd30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bd34:	ee17 2a90 	vmov	r2, s15
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800bd3c:	4b1e      	ldr	r3, [pc, #120]	; (800bdb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bd3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd40:	0c1b      	lsrs	r3, r3, #16
 800bd42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bd46:	ee07 3a90 	vmov	s15, r3
 800bd4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bd4e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800bd52:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bd56:	edd7 6a07 	vldr	s13, [r7, #28]
 800bd5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bd5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bd62:	ee17 2a90 	vmov	r2, s15
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800bd6a:	4b13      	ldr	r3, [pc, #76]	; (800bdb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bd6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd6e:	0e1b      	lsrs	r3, r3, #24
 800bd70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bd74:	ee07 3a90 	vmov	s15, r3
 800bd78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bd7c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800bd80:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bd84:	edd7 6a07 	vldr	s13, [r7, #28]
 800bd88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bd8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bd90:	ee17 2a90 	vmov	r2, s15
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800bd98:	e008      	b.n	800bdac <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	2200      	movs	r2, #0
 800bd9e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	2200      	movs	r2, #0
 800bda4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	2200      	movs	r2, #0
 800bdaa:	609a      	str	r2, [r3, #8]
}
 800bdac:	bf00      	nop
 800bdae:	3724      	adds	r7, #36	; 0x24
 800bdb0:	46bd      	mov	sp, r7
 800bdb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb6:	4770      	bx	lr
 800bdb8:	58024400 	.word	0x58024400
 800bdbc:	03d09000 	.word	0x03d09000
 800bdc0:	46000000 	.word	0x46000000
 800bdc4:	4c742400 	.word	0x4c742400
 800bdc8:	4a742400 	.word	0x4a742400
 800bdcc:	4bbebc20 	.word	0x4bbebc20

0800bdd0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800bdd0:	b580      	push	{r7, lr}
 800bdd2:	b084      	sub	sp, #16
 800bdd4:	af00      	add	r7, sp, #0
 800bdd6:	6078      	str	r0, [r7, #4]
 800bdd8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bdda:	2300      	movs	r3, #0
 800bddc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800bdde:	4b53      	ldr	r3, [pc, #332]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800bde0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bde2:	f003 0303 	and.w	r3, r3, #3
 800bde6:	2b03      	cmp	r3, #3
 800bde8:	d101      	bne.n	800bdee <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800bdea:	2301      	movs	r3, #1
 800bdec:	e099      	b.n	800bf22 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800bdee:	4b4f      	ldr	r3, [pc, #316]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	4a4e      	ldr	r2, [pc, #312]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800bdf4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800bdf8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bdfa:	f7f7 f973 	bl	80030e4 <HAL_GetTick>
 800bdfe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800be00:	e008      	b.n	800be14 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800be02:	f7f7 f96f 	bl	80030e4 <HAL_GetTick>
 800be06:	4602      	mov	r2, r0
 800be08:	68bb      	ldr	r3, [r7, #8]
 800be0a:	1ad3      	subs	r3, r2, r3
 800be0c:	2b02      	cmp	r3, #2
 800be0e:	d901      	bls.n	800be14 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800be10:	2303      	movs	r3, #3
 800be12:	e086      	b.n	800bf22 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800be14:	4b45      	ldr	r3, [pc, #276]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d1f0      	bne.n	800be02 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800be20:	4b42      	ldr	r3, [pc, #264]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800be22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be24:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	031b      	lsls	r3, r3, #12
 800be2e:	493f      	ldr	r1, [pc, #252]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800be30:	4313      	orrs	r3, r2
 800be32:	628b      	str	r3, [r1, #40]	; 0x28
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	685b      	ldr	r3, [r3, #4]
 800be38:	3b01      	subs	r3, #1
 800be3a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	689b      	ldr	r3, [r3, #8]
 800be42:	3b01      	subs	r3, #1
 800be44:	025b      	lsls	r3, r3, #9
 800be46:	b29b      	uxth	r3, r3
 800be48:	431a      	orrs	r2, r3
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	68db      	ldr	r3, [r3, #12]
 800be4e:	3b01      	subs	r3, #1
 800be50:	041b      	lsls	r3, r3, #16
 800be52:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800be56:	431a      	orrs	r2, r3
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	691b      	ldr	r3, [r3, #16]
 800be5c:	3b01      	subs	r3, #1
 800be5e:	061b      	lsls	r3, r3, #24
 800be60:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800be64:	4931      	ldr	r1, [pc, #196]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800be66:	4313      	orrs	r3, r2
 800be68:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800be6a:	4b30      	ldr	r3, [pc, #192]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800be6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be6e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	695b      	ldr	r3, [r3, #20]
 800be76:	492d      	ldr	r1, [pc, #180]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800be78:	4313      	orrs	r3, r2
 800be7a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800be7c:	4b2b      	ldr	r3, [pc, #172]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800be7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be80:	f023 0220 	bic.w	r2, r3, #32
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	699b      	ldr	r3, [r3, #24]
 800be88:	4928      	ldr	r1, [pc, #160]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800be8a:	4313      	orrs	r3, r2
 800be8c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800be8e:	4b27      	ldr	r3, [pc, #156]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800be90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be92:	4a26      	ldr	r2, [pc, #152]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800be94:	f023 0310 	bic.w	r3, r3, #16
 800be98:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800be9a:	4b24      	ldr	r3, [pc, #144]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800be9c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800be9e:	4b24      	ldr	r3, [pc, #144]	; (800bf30 <RCCEx_PLL2_Config+0x160>)
 800bea0:	4013      	ands	r3, r2
 800bea2:	687a      	ldr	r2, [r7, #4]
 800bea4:	69d2      	ldr	r2, [r2, #28]
 800bea6:	00d2      	lsls	r2, r2, #3
 800bea8:	4920      	ldr	r1, [pc, #128]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800beaa:	4313      	orrs	r3, r2
 800beac:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800beae:	4b1f      	ldr	r3, [pc, #124]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800beb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800beb2:	4a1e      	ldr	r2, [pc, #120]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800beb4:	f043 0310 	orr.w	r3, r3, #16
 800beb8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800beba:	683b      	ldr	r3, [r7, #0]
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d106      	bne.n	800bece <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800bec0:	4b1a      	ldr	r3, [pc, #104]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800bec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bec4:	4a19      	ldr	r2, [pc, #100]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800bec6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800beca:	62d3      	str	r3, [r2, #44]	; 0x2c
 800becc:	e00f      	b.n	800beee <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800bece:	683b      	ldr	r3, [r7, #0]
 800bed0:	2b01      	cmp	r3, #1
 800bed2:	d106      	bne.n	800bee2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800bed4:	4b15      	ldr	r3, [pc, #84]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800bed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bed8:	4a14      	ldr	r2, [pc, #80]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800beda:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bede:	62d3      	str	r3, [r2, #44]	; 0x2c
 800bee0:	e005      	b.n	800beee <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800bee2:	4b12      	ldr	r3, [pc, #72]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800bee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bee6:	4a11      	ldr	r2, [pc, #68]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800bee8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800beec:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800beee:	4b0f      	ldr	r3, [pc, #60]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	4a0e      	ldr	r2, [pc, #56]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800bef4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800bef8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800befa:	f7f7 f8f3 	bl	80030e4 <HAL_GetTick>
 800befe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bf00:	e008      	b.n	800bf14 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800bf02:	f7f7 f8ef 	bl	80030e4 <HAL_GetTick>
 800bf06:	4602      	mov	r2, r0
 800bf08:	68bb      	ldr	r3, [r7, #8]
 800bf0a:	1ad3      	subs	r3, r2, r3
 800bf0c:	2b02      	cmp	r3, #2
 800bf0e:	d901      	bls.n	800bf14 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800bf10:	2303      	movs	r3, #3
 800bf12:	e006      	b.n	800bf22 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bf14:	4b05      	ldr	r3, [pc, #20]	; (800bf2c <RCCEx_PLL2_Config+0x15c>)
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d0f0      	beq.n	800bf02 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800bf20:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf22:	4618      	mov	r0, r3
 800bf24:	3710      	adds	r7, #16
 800bf26:	46bd      	mov	sp, r7
 800bf28:	bd80      	pop	{r7, pc}
 800bf2a:	bf00      	nop
 800bf2c:	58024400 	.word	0x58024400
 800bf30:	ffff0007 	.word	0xffff0007

0800bf34 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800bf34:	b580      	push	{r7, lr}
 800bf36:	b084      	sub	sp, #16
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	6078      	str	r0, [r7, #4]
 800bf3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bf3e:	2300      	movs	r3, #0
 800bf40:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800bf42:	4b53      	ldr	r3, [pc, #332]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800bf44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf46:	f003 0303 	and.w	r3, r3, #3
 800bf4a:	2b03      	cmp	r3, #3
 800bf4c:	d101      	bne.n	800bf52 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800bf4e:	2301      	movs	r3, #1
 800bf50:	e099      	b.n	800c086 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800bf52:	4b4f      	ldr	r3, [pc, #316]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	4a4e      	ldr	r2, [pc, #312]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800bf58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bf5c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bf5e:	f7f7 f8c1 	bl	80030e4 <HAL_GetTick>
 800bf62:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bf64:	e008      	b.n	800bf78 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800bf66:	f7f7 f8bd 	bl	80030e4 <HAL_GetTick>
 800bf6a:	4602      	mov	r2, r0
 800bf6c:	68bb      	ldr	r3, [r7, #8]
 800bf6e:	1ad3      	subs	r3, r2, r3
 800bf70:	2b02      	cmp	r3, #2
 800bf72:	d901      	bls.n	800bf78 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800bf74:	2303      	movs	r3, #3
 800bf76:	e086      	b.n	800c086 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bf78:	4b45      	ldr	r3, [pc, #276]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d1f0      	bne.n	800bf66 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800bf84:	4b42      	ldr	r3, [pc, #264]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800bf86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf88:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	051b      	lsls	r3, r3, #20
 800bf92:	493f      	ldr	r1, [pc, #252]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800bf94:	4313      	orrs	r3, r2
 800bf96:	628b      	str	r3, [r1, #40]	; 0x28
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	685b      	ldr	r3, [r3, #4]
 800bf9c:	3b01      	subs	r3, #1
 800bf9e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	689b      	ldr	r3, [r3, #8]
 800bfa6:	3b01      	subs	r3, #1
 800bfa8:	025b      	lsls	r3, r3, #9
 800bfaa:	b29b      	uxth	r3, r3
 800bfac:	431a      	orrs	r2, r3
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	68db      	ldr	r3, [r3, #12]
 800bfb2:	3b01      	subs	r3, #1
 800bfb4:	041b      	lsls	r3, r3, #16
 800bfb6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800bfba:	431a      	orrs	r2, r3
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	691b      	ldr	r3, [r3, #16]
 800bfc0:	3b01      	subs	r3, #1
 800bfc2:	061b      	lsls	r3, r3, #24
 800bfc4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800bfc8:	4931      	ldr	r1, [pc, #196]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800bfca:	4313      	orrs	r3, r2
 800bfcc:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800bfce:	4b30      	ldr	r3, [pc, #192]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800bfd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfd2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	695b      	ldr	r3, [r3, #20]
 800bfda:	492d      	ldr	r1, [pc, #180]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800bfdc:	4313      	orrs	r3, r2
 800bfde:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800bfe0:	4b2b      	ldr	r3, [pc, #172]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800bfe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfe4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	699b      	ldr	r3, [r3, #24]
 800bfec:	4928      	ldr	r1, [pc, #160]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800bfee:	4313      	orrs	r3, r2
 800bff0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800bff2:	4b27      	ldr	r3, [pc, #156]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800bff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bff6:	4a26      	ldr	r2, [pc, #152]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800bff8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bffc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800bffe:	4b24      	ldr	r3, [pc, #144]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800c000:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c002:	4b24      	ldr	r3, [pc, #144]	; (800c094 <RCCEx_PLL3_Config+0x160>)
 800c004:	4013      	ands	r3, r2
 800c006:	687a      	ldr	r2, [r7, #4]
 800c008:	69d2      	ldr	r2, [r2, #28]
 800c00a:	00d2      	lsls	r2, r2, #3
 800c00c:	4920      	ldr	r1, [pc, #128]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800c00e:	4313      	orrs	r3, r2
 800c010:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800c012:	4b1f      	ldr	r3, [pc, #124]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800c014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c016:	4a1e      	ldr	r2, [pc, #120]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800c018:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c01c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800c01e:	683b      	ldr	r3, [r7, #0]
 800c020:	2b00      	cmp	r3, #0
 800c022:	d106      	bne.n	800c032 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800c024:	4b1a      	ldr	r3, [pc, #104]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800c026:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c028:	4a19      	ldr	r2, [pc, #100]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800c02a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800c02e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800c030:	e00f      	b.n	800c052 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800c032:	683b      	ldr	r3, [r7, #0]
 800c034:	2b01      	cmp	r3, #1
 800c036:	d106      	bne.n	800c046 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800c038:	4b15      	ldr	r3, [pc, #84]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800c03a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c03c:	4a14      	ldr	r2, [pc, #80]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800c03e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800c042:	62d3      	str	r3, [r2, #44]	; 0x2c
 800c044:	e005      	b.n	800c052 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800c046:	4b12      	ldr	r3, [pc, #72]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800c048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c04a:	4a11      	ldr	r2, [pc, #68]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800c04c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c050:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800c052:	4b0f      	ldr	r3, [pc, #60]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	4a0e      	ldr	r2, [pc, #56]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800c058:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c05c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c05e:	f7f7 f841 	bl	80030e4 <HAL_GetTick>
 800c062:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c064:	e008      	b.n	800c078 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c066:	f7f7 f83d 	bl	80030e4 <HAL_GetTick>
 800c06a:	4602      	mov	r2, r0
 800c06c:	68bb      	ldr	r3, [r7, #8]
 800c06e:	1ad3      	subs	r3, r2, r3
 800c070:	2b02      	cmp	r3, #2
 800c072:	d901      	bls.n	800c078 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800c074:	2303      	movs	r3, #3
 800c076:	e006      	b.n	800c086 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c078:	4b05      	ldr	r3, [pc, #20]	; (800c090 <RCCEx_PLL3_Config+0x15c>)
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c080:	2b00      	cmp	r3, #0
 800c082:	d0f0      	beq.n	800c066 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800c084:	7bfb      	ldrb	r3, [r7, #15]
}
 800c086:	4618      	mov	r0, r3
 800c088:	3710      	adds	r7, #16
 800c08a:	46bd      	mov	sp, r7
 800c08c:	bd80      	pop	{r7, pc}
 800c08e:	bf00      	nop
 800c090:	58024400 	.word	0x58024400
 800c094:	ffff0007 	.word	0xffff0007

0800c098 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800c098:	b580      	push	{r7, lr}
 800c09a:	b084      	sub	sp, #16
 800c09c:	af00      	add	r7, sp, #0
 800c09e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800c0a0:	2301      	movs	r3, #1
 800c0a2:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d071      	beq.n	800c18e <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800c0b0:	b2db      	uxtb	r3, r3
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d106      	bne.n	800c0c4 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	2200      	movs	r2, #0
 800c0ba:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800c0be:	6878      	ldr	r0, [r7, #4]
 800c0c0:	f7f6 fb0e 	bl	80026e0 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	2202      	movs	r2, #2
 800c0c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	68db      	ldr	r3, [r3, #12]
 800c0d2:	f003 0310 	and.w	r3, r3, #16
 800c0d6:	2b10      	cmp	r3, #16
 800c0d8:	d050      	beq.n	800c17c <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	22ca      	movs	r2, #202	; 0xca
 800c0e0:	625a      	str	r2, [r3, #36]	; 0x24
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	2253      	movs	r2, #83	; 0x53
 800c0e8:	625a      	str	r2, [r3, #36]	; 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800c0ea:	6878      	ldr	r0, [r7, #4]
 800c0ec:	f000 fa4a 	bl	800c584 <RTC_EnterInitMode>
 800c0f0:	4603      	mov	r3, r0
 800c0f2:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800c0f4:	7bfb      	ldrb	r3, [r7, #15]
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d124      	bne.n	800c144 <HAL_RTC_Init+0xac>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	6899      	ldr	r1, [r3, #8]
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	681a      	ldr	r2, [r3, #0]
 800c104:	4b24      	ldr	r3, [pc, #144]	; (800c198 <HAL_RTC_Init+0x100>)
 800c106:	400b      	ands	r3, r1
 800c108:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	6899      	ldr	r1, [r3, #8]
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	685a      	ldr	r2, [r3, #4]
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	691b      	ldr	r3, [r3, #16]
 800c118:	431a      	orrs	r2, r3
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	699b      	ldr	r3, [r3, #24]
 800c11e:	431a      	orrs	r2, r3
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	430a      	orrs	r2, r1
 800c126:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	689b      	ldr	r3, [r3, #8]
 800c12c:	0419      	lsls	r1, r3, #16
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	68da      	ldr	r2, [r3, #12]
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	430a      	orrs	r2, r1
 800c138:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800c13a:	6878      	ldr	r0, [r7, #4]
 800c13c:	f000 fa56 	bl	800c5ec <RTC_ExitInitMode>
 800c140:	4603      	mov	r3, r0
 800c142:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 800c144:	7bfb      	ldrb	r3, [r7, #15]
 800c146:	2b00      	cmp	r3, #0
 800c148:	d113      	bne.n	800c172 <HAL_RTC_Init+0xda>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	f022 0203 	bic.w	r2, r2, #3
 800c158:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	69da      	ldr	r2, [r3, #28]
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	695b      	ldr	r3, [r3, #20]
 800c168:	431a      	orrs	r2, r3
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	430a      	orrs	r2, r1
 800c170:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	22ff      	movs	r2, #255	; 0xff
 800c178:	625a      	str	r2, [r3, #36]	; 0x24
 800c17a:	e001      	b.n	800c180 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800c17c:	2300      	movs	r3, #0
 800c17e:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800c180:	7bfb      	ldrb	r3, [r7, #15]
 800c182:	2b00      	cmp	r3, #0
 800c184:	d103      	bne.n	800c18e <HAL_RTC_Init+0xf6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	2201      	movs	r2, #1
 800c18a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  /* return status */
  return status;
 800c18e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c190:	4618      	mov	r0, r3
 800c192:	3710      	adds	r7, #16
 800c194:	46bd      	mov	sp, r7
 800c196:	bd80      	pop	{r7, pc}
 800c198:	ff8fffbf 	.word	0xff8fffbf

0800c19c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c19c:	b590      	push	{r4, r7, lr}
 800c19e:	b087      	sub	sp, #28
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	60f8      	str	r0, [r7, #12]
 800c1a4:	60b9      	str	r1, [r7, #8]
 800c1a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c1ae:	2b01      	cmp	r3, #1
 800c1b0:	d101      	bne.n	800c1b6 <HAL_RTC_SetTime+0x1a>
 800c1b2:	2302      	movs	r3, #2
 800c1b4:	e089      	b.n	800c2ca <HAL_RTC_SetTime+0x12e>
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	2201      	movs	r2, #1
 800c1ba:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	2202      	movs	r2, #2
 800c1c2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	22ca      	movs	r2, #202	; 0xca
 800c1cc:	625a      	str	r2, [r3, #36]	; 0x24
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	2253      	movs	r2, #83	; 0x53
 800c1d4:	625a      	str	r2, [r3, #36]	; 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c1d6:	68f8      	ldr	r0, [r7, #12]
 800c1d8:	f000 f9d4 	bl	800c584 <RTC_EnterInitMode>
 800c1dc:	4603      	mov	r3, r0
 800c1de:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800c1e0:	7cfb      	ldrb	r3, [r7, #19]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d161      	bne.n	800c2aa <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d126      	bne.n	800c23a <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	689b      	ldr	r3, [r3, #8]
 800c1f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d102      	bne.n	800c200 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800c1fa:	68bb      	ldr	r3, [r7, #8]
 800c1fc:	2200      	movs	r2, #0
 800c1fe:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c200:	68bb      	ldr	r3, [r7, #8]
 800c202:	781b      	ldrb	r3, [r3, #0]
 800c204:	4618      	mov	r0, r3
 800c206:	f000 fa2f 	bl	800c668 <RTC_ByteToBcd2>
 800c20a:	4603      	mov	r3, r0
 800c20c:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c20e:	68bb      	ldr	r3, [r7, #8]
 800c210:	785b      	ldrb	r3, [r3, #1]
 800c212:	4618      	mov	r0, r3
 800c214:	f000 fa28 	bl	800c668 <RTC_ByteToBcd2>
 800c218:	4603      	mov	r3, r0
 800c21a:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c21c:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800c21e:	68bb      	ldr	r3, [r7, #8]
 800c220:	789b      	ldrb	r3, [r3, #2]
 800c222:	4618      	mov	r0, r3
 800c224:	f000 fa20 	bl	800c668 <RTC_ByteToBcd2>
 800c228:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c22a:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800c22e:	68bb      	ldr	r3, [r7, #8]
 800c230:	78db      	ldrb	r3, [r3, #3]
 800c232:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c234:	4313      	orrs	r3, r2
 800c236:	617b      	str	r3, [r7, #20]
 800c238:	e018      	b.n	800c26c <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	689b      	ldr	r3, [r3, #8]
 800c240:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c244:	2b00      	cmp	r3, #0
 800c246:	d102      	bne.n	800c24e <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800c248:	68bb      	ldr	r3, [r7, #8]
 800c24a:	2200      	movs	r2, #0
 800c24c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c24e:	68bb      	ldr	r3, [r7, #8]
 800c250:	781b      	ldrb	r3, [r3, #0]
 800c252:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c254:	68bb      	ldr	r3, [r7, #8]
 800c256:	785b      	ldrb	r3, [r3, #1]
 800c258:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c25a:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800c25c:	68ba      	ldr	r2, [r7, #8]
 800c25e:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c260:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800c262:	68bb      	ldr	r3, [r7, #8]
 800c264:	78db      	ldrb	r3, [r3, #3]
 800c266:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c268:	4313      	orrs	r3, r2
 800c26a:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	681a      	ldr	r2, [r3, #0]
 800c270:	6979      	ldr	r1, [r7, #20]
 800c272:	4b18      	ldr	r3, [pc, #96]	; (800c2d4 <HAL_RTC_SetTime+0x138>)
 800c274:	400b      	ands	r3, r1
 800c276:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	689a      	ldr	r2, [r3, #8]
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800c286:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	6899      	ldr	r1, [r3, #8]
 800c28e:	68bb      	ldr	r3, [r7, #8]
 800c290:	68da      	ldr	r2, [r3, #12]
 800c292:	68bb      	ldr	r3, [r7, #8]
 800c294:	691b      	ldr	r3, [r3, #16]
 800c296:	431a      	orrs	r2, r3
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	430a      	orrs	r2, r1
 800c29e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c2a0:	68f8      	ldr	r0, [r7, #12]
 800c2a2:	f000 f9a3 	bl	800c5ec <RTC_ExitInitMode>
 800c2a6:	4603      	mov	r3, r0
 800c2a8:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	22ff      	movs	r2, #255	; 0xff
 800c2b0:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800c2b2:	7cfb      	ldrb	r3, [r7, #19]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d103      	bne.n	800c2c0 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	2201      	movs	r2, #1
 800c2bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800c2c8:	7cfb      	ldrb	r3, [r7, #19]
}
 800c2ca:	4618      	mov	r0, r3
 800c2cc:	371c      	adds	r7, #28
 800c2ce:	46bd      	mov	sp, r7
 800c2d0:	bd90      	pop	{r4, r7, pc}
 800c2d2:	bf00      	nop
 800c2d4:	007f7f7f 	.word	0x007f7f7f

0800c2d8 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c2d8:	b580      	push	{r7, lr}
 800c2da:	b086      	sub	sp, #24
 800c2dc:	af00      	add	r7, sp, #0
 800c2de:	60f8      	str	r0, [r7, #12]
 800c2e0:	60b9      	str	r1, [r7, #8]
 800c2e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c2ea:	68bb      	ldr	r3, [r7, #8]
 800c2ec:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	691b      	ldr	r3, [r3, #16]
 800c2f4:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800c2f8:	68bb      	ldr	r3, [r7, #8]
 800c2fa:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	681a      	ldr	r2, [r3, #0]
 800c302:	4b22      	ldr	r3, [pc, #136]	; (800c38c <HAL_RTC_GetTime+0xb4>)
 800c304:	4013      	ands	r3, r2
 800c306:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800c308:	697b      	ldr	r3, [r7, #20]
 800c30a:	0c1b      	lsrs	r3, r3, #16
 800c30c:	b2db      	uxtb	r3, r3
 800c30e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c312:	b2da      	uxtb	r2, r3
 800c314:	68bb      	ldr	r3, [r7, #8]
 800c316:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800c318:	697b      	ldr	r3, [r7, #20]
 800c31a:	0a1b      	lsrs	r3, r3, #8
 800c31c:	b2db      	uxtb	r3, r3
 800c31e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c322:	b2da      	uxtb	r2, r3
 800c324:	68bb      	ldr	r3, [r7, #8]
 800c326:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 800c328:	697b      	ldr	r3, [r7, #20]
 800c32a:	b2db      	uxtb	r3, r3
 800c32c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c330:	b2da      	uxtb	r2, r3
 800c332:	68bb      	ldr	r3, [r7, #8]
 800c334:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800c336:	697b      	ldr	r3, [r7, #20]
 800c338:	0d9b      	lsrs	r3, r3, #22
 800c33a:	b2db      	uxtb	r3, r3
 800c33c:	f003 0301 	and.w	r3, r3, #1
 800c340:	b2da      	uxtb	r2, r3
 800c342:	68bb      	ldr	r3, [r7, #8]
 800c344:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d11a      	bne.n	800c382 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours   = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800c34c:	68bb      	ldr	r3, [r7, #8]
 800c34e:	781b      	ldrb	r3, [r3, #0]
 800c350:	4618      	mov	r0, r3
 800c352:	f000 f9a9 	bl	800c6a8 <RTC_Bcd2ToByte>
 800c356:	4603      	mov	r3, r0
 800c358:	461a      	mov	r2, r3
 800c35a:	68bb      	ldr	r3, [r7, #8]
 800c35c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800c35e:	68bb      	ldr	r3, [r7, #8]
 800c360:	785b      	ldrb	r3, [r3, #1]
 800c362:	4618      	mov	r0, r3
 800c364:	f000 f9a0 	bl	800c6a8 <RTC_Bcd2ToByte>
 800c368:	4603      	mov	r3, r0
 800c36a:	461a      	mov	r2, r3
 800c36c:	68bb      	ldr	r3, [r7, #8]
 800c36e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800c370:	68bb      	ldr	r3, [r7, #8]
 800c372:	789b      	ldrb	r3, [r3, #2]
 800c374:	4618      	mov	r0, r3
 800c376:	f000 f997 	bl	800c6a8 <RTC_Bcd2ToByte>
 800c37a:	4603      	mov	r3, r0
 800c37c:	461a      	mov	r2, r3
 800c37e:	68bb      	ldr	r3, [r7, #8]
 800c380:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800c382:	2300      	movs	r3, #0
}
 800c384:	4618      	mov	r0, r3
 800c386:	3718      	adds	r7, #24
 800c388:	46bd      	mov	sp, r7
 800c38a:	bd80      	pop	{r7, pc}
 800c38c:	007f7f7f 	.word	0x007f7f7f

0800c390 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800c390:	b590      	push	{r4, r7, lr}
 800c392:	b087      	sub	sp, #28
 800c394:	af00      	add	r7, sp, #0
 800c396:	60f8      	str	r0, [r7, #12]
 800c398:	60b9      	str	r1, [r7, #8]
 800c39a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c3a2:	2b01      	cmp	r3, #1
 800c3a4:	d101      	bne.n	800c3aa <HAL_RTC_SetDate+0x1a>
 800c3a6:	2302      	movs	r3, #2
 800c3a8:	e073      	b.n	800c492 <HAL_RTC_SetDate+0x102>
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	2201      	movs	r2, #1
 800c3ae:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	2202      	movs	r2, #2
 800c3b6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d10e      	bne.n	800c3de <HAL_RTC_SetDate+0x4e>
 800c3c0:	68bb      	ldr	r3, [r7, #8]
 800c3c2:	785b      	ldrb	r3, [r3, #1]
 800c3c4:	f003 0310 	and.w	r3, r3, #16
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d008      	beq.n	800c3de <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800c3cc:	68bb      	ldr	r3, [r7, #8]
 800c3ce:	785b      	ldrb	r3, [r3, #1]
 800c3d0:	f023 0310 	bic.w	r3, r3, #16
 800c3d4:	b2db      	uxtb	r3, r3
 800c3d6:	330a      	adds	r3, #10
 800c3d8:	b2da      	uxtb	r2, r3
 800c3da:	68bb      	ldr	r3, [r7, #8]
 800c3dc:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d11c      	bne.n	800c41e <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c3e4:	68bb      	ldr	r3, [r7, #8]
 800c3e6:	78db      	ldrb	r3, [r3, #3]
 800c3e8:	4618      	mov	r0, r3
 800c3ea:	f000 f93d 	bl	800c668 <RTC_ByteToBcd2>
 800c3ee:	4603      	mov	r3, r0
 800c3f0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c3f2:	68bb      	ldr	r3, [r7, #8]
 800c3f4:	785b      	ldrb	r3, [r3, #1]
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	f000 f936 	bl	800c668 <RTC_ByteToBcd2>
 800c3fc:	4603      	mov	r3, r0
 800c3fe:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c400:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800c402:	68bb      	ldr	r3, [r7, #8]
 800c404:	789b      	ldrb	r3, [r3, #2]
 800c406:	4618      	mov	r0, r3
 800c408:	f000 f92e 	bl	800c668 <RTC_ByteToBcd2>
 800c40c:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c40e:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800c412:	68bb      	ldr	r3, [r7, #8]
 800c414:	781b      	ldrb	r3, [r3, #0]
 800c416:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c418:	4313      	orrs	r3, r2
 800c41a:	617b      	str	r3, [r7, #20]
 800c41c:	e00e      	b.n	800c43c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c41e:	68bb      	ldr	r3, [r7, #8]
 800c420:	78db      	ldrb	r3, [r3, #3]
 800c422:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800c424:	68bb      	ldr	r3, [r7, #8]
 800c426:	785b      	ldrb	r3, [r3, #1]
 800c428:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c42a:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 800c42c:	68ba      	ldr	r2, [r7, #8]
 800c42e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800c430:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800c432:	68bb      	ldr	r3, [r7, #8]
 800c434:	781b      	ldrb	r3, [r3, #0]
 800c436:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c438:	4313      	orrs	r3, r2
 800c43a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	22ca      	movs	r2, #202	; 0xca
 800c442:	625a      	str	r2, [r3, #36]	; 0x24
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	2253      	movs	r2, #83	; 0x53
 800c44a:	625a      	str	r2, [r3, #36]	; 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c44c:	68f8      	ldr	r0, [r7, #12]
 800c44e:	f000 f899 	bl	800c584 <RTC_EnterInitMode>
 800c452:	4603      	mov	r3, r0
 800c454:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800c456:	7cfb      	ldrb	r3, [r7, #19]
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d10a      	bne.n	800c472 <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	681a      	ldr	r2, [r3, #0]
 800c460:	6979      	ldr	r1, [r7, #20]
 800c462:	4b0e      	ldr	r3, [pc, #56]	; (800c49c <HAL_RTC_SetDate+0x10c>)
 800c464:	400b      	ands	r3, r1
 800c466:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c468:	68f8      	ldr	r0, [r7, #12]
 800c46a:	f000 f8bf 	bl	800c5ec <RTC_ExitInitMode>
 800c46e:	4603      	mov	r3, r0
 800c470:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	22ff      	movs	r2, #255	; 0xff
 800c478:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800c47a:	7cfb      	ldrb	r3, [r7, #19]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d103      	bne.n	800c488 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	2201      	movs	r2, #1
 800c484:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	2200      	movs	r2, #0
 800c48c:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800c490:	7cfb      	ldrb	r3, [r7, #19]


}
 800c492:	4618      	mov	r0, r3
 800c494:	371c      	adds	r7, #28
 800c496:	46bd      	mov	sp, r7
 800c498:	bd90      	pop	{r4, r7, pc}
 800c49a:	bf00      	nop
 800c49c:	00ffff3f 	.word	0x00ffff3f

0800c4a0 <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800c4a0:	b580      	push	{r7, lr}
 800c4a2:	b086      	sub	sp, #24
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	60f8      	str	r0, [r7, #12]
 800c4a8:	60b9      	str	r1, [r7, #8]
 800c4aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	685a      	ldr	r2, [r3, #4]
 800c4b2:	4b21      	ldr	r3, [pc, #132]	; (800c538 <HAL_RTC_GetDate+0x98>)
 800c4b4:	4013      	ands	r3, r2
 800c4b6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800c4b8:	697b      	ldr	r3, [r7, #20]
 800c4ba:	0c1b      	lsrs	r3, r3, #16
 800c4bc:	b2da      	uxtb	r2, r3
 800c4be:	68bb      	ldr	r3, [r7, #8]
 800c4c0:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800c4c2:	697b      	ldr	r3, [r7, #20]
 800c4c4:	0a1b      	lsrs	r3, r3, #8
 800c4c6:	b2db      	uxtb	r3, r3
 800c4c8:	f003 031f 	and.w	r3, r3, #31
 800c4cc:	b2da      	uxtb	r2, r3
 800c4ce:	68bb      	ldr	r3, [r7, #8]
 800c4d0:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800c4d2:	697b      	ldr	r3, [r7, #20]
 800c4d4:	b2db      	uxtb	r3, r3
 800c4d6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c4da:	b2da      	uxtb	r2, r3
 800c4dc:	68bb      	ldr	r3, [r7, #8]
 800c4de:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800c4e0:	697b      	ldr	r3, [r7, #20]
 800c4e2:	0b5b      	lsrs	r3, r3, #13
 800c4e4:	b2db      	uxtb	r3, r3
 800c4e6:	f003 0307 	and.w	r3, r3, #7
 800c4ea:	b2da      	uxtb	r2, r3
 800c4ec:	68bb      	ldr	r3, [r7, #8]
 800c4ee:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d11a      	bne.n	800c52c <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800c4f6:	68bb      	ldr	r3, [r7, #8]
 800c4f8:	78db      	ldrb	r3, [r3, #3]
 800c4fa:	4618      	mov	r0, r3
 800c4fc:	f000 f8d4 	bl	800c6a8 <RTC_Bcd2ToByte>
 800c500:	4603      	mov	r3, r0
 800c502:	461a      	mov	r2, r3
 800c504:	68bb      	ldr	r3, [r7, #8]
 800c506:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800c508:	68bb      	ldr	r3, [r7, #8]
 800c50a:	785b      	ldrb	r3, [r3, #1]
 800c50c:	4618      	mov	r0, r3
 800c50e:	f000 f8cb 	bl	800c6a8 <RTC_Bcd2ToByte>
 800c512:	4603      	mov	r3, r0
 800c514:	461a      	mov	r2, r3
 800c516:	68bb      	ldr	r3, [r7, #8]
 800c518:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800c51a:	68bb      	ldr	r3, [r7, #8]
 800c51c:	789b      	ldrb	r3, [r3, #2]
 800c51e:	4618      	mov	r0, r3
 800c520:	f000 f8c2 	bl	800c6a8 <RTC_Bcd2ToByte>
 800c524:	4603      	mov	r3, r0
 800c526:	461a      	mov	r2, r3
 800c528:	68bb      	ldr	r3, [r7, #8]
 800c52a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800c52c:	2300      	movs	r3, #0
}
 800c52e:	4618      	mov	r0, r3
 800c530:	3718      	adds	r7, #24
 800c532:	46bd      	mov	sp, r7
 800c534:	bd80      	pop	{r7, pc}
 800c536:	bf00      	nop
 800c538:	00ffff3f 	.word	0x00ffff3f

0800c53c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800c53c:	b580      	push	{r7, lr}
 800c53e:	b084      	sub	sp, #16
 800c540:	af00      	add	r7, sp, #0
 800c542:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	4a0d      	ldr	r2, [pc, #52]	; (800c580 <HAL_RTC_WaitForSynchro+0x44>)
 800c54a:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 800c54c:	f7f6 fdca 	bl	80030e4 <HAL_GetTick>
 800c550:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800c552:	e009      	b.n	800c568 <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c554:	f7f6 fdc6 	bl	80030e4 <HAL_GetTick>
 800c558:	4602      	mov	r2, r0
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	1ad3      	subs	r3, r2, r3
 800c55e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c562:	d901      	bls.n	800c568 <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 800c564:	2303      	movs	r3, #3
 800c566:	e007      	b.n	800c578 <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	68db      	ldr	r3, [r3, #12]
 800c56e:	f003 0320 	and.w	r3, r3, #32
 800c572:	2b00      	cmp	r3, #0
 800c574:	d0ee      	beq.n	800c554 <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 800c576:	2300      	movs	r3, #0
}
 800c578:	4618      	mov	r0, r3
 800c57a:	3710      	adds	r7, #16
 800c57c:	46bd      	mov	sp, r7
 800c57e:	bd80      	pop	{r7, pc}
 800c580:	0003ff5f 	.word	0x0003ff5f

0800c584 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800c584:	b580      	push	{r7, lr}
 800c586:	b084      	sub	sp, #16
 800c588:	af00      	add	r7, sp, #0
 800c58a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c58c:	2300      	movs	r3, #0
 800c58e:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	68db      	ldr	r3, [r3, #12]
 800c596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d120      	bne.n	800c5e0 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c5a6:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800c5a8:	f7f6 fd9c 	bl	80030e4 <HAL_GetTick>
 800c5ac:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800c5ae:	e00d      	b.n	800c5cc <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800c5b0:	f7f6 fd98 	bl	80030e4 <HAL_GetTick>
 800c5b4:	4602      	mov	r2, r0
 800c5b6:	68bb      	ldr	r3, [r7, #8]
 800c5b8:	1ad3      	subs	r3, r2, r3
 800c5ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c5be:	d905      	bls.n	800c5cc <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800c5c0:	2303      	movs	r3, #3
 800c5c2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	2203      	movs	r2, #3
 800c5c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	68db      	ldr	r3, [r3, #12]
 800c5d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d102      	bne.n	800c5e0 <RTC_EnterInitMode+0x5c>
 800c5da:	7bfb      	ldrb	r3, [r7, #15]
 800c5dc:	2b03      	cmp	r3, #3
 800c5de:	d1e7      	bne.n	800c5b0 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800c5e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5e2:	4618      	mov	r0, r3
 800c5e4:	3710      	adds	r7, #16
 800c5e6:	46bd      	mov	sp, r7
 800c5e8:	bd80      	pop	{r7, pc}
	...

0800c5ec <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800c5ec:	b580      	push	{r7, lr}
 800c5ee:	b084      	sub	sp, #16
 800c5f0:	af00      	add	r7, sp, #0
 800c5f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c5f4:	2300      	movs	r3, #0
 800c5f6:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800c5f8:	4b1a      	ldr	r3, [pc, #104]	; (800c664 <RTC_ExitInitMode+0x78>)
 800c5fa:	68db      	ldr	r3, [r3, #12]
 800c5fc:	4a19      	ldr	r2, [pc, #100]	; (800c664 <RTC_ExitInitMode+0x78>)
 800c5fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c602:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800c604:	4b17      	ldr	r3, [pc, #92]	; (800c664 <RTC_ExitInitMode+0x78>)
 800c606:	689b      	ldr	r3, [r3, #8]
 800c608:	f003 0320 	and.w	r3, r3, #32
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d10c      	bne.n	800c62a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c610:	6878      	ldr	r0, [r7, #4]
 800c612:	f7ff ff93 	bl	800c53c <HAL_RTC_WaitForSynchro>
 800c616:	4603      	mov	r3, r0
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d01e      	beq.n	800c65a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	2203      	movs	r2, #3
 800c620:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800c624:	2303      	movs	r3, #3
 800c626:	73fb      	strb	r3, [r7, #15]
 800c628:	e017      	b.n	800c65a <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800c62a:	4b0e      	ldr	r3, [pc, #56]	; (800c664 <RTC_ExitInitMode+0x78>)
 800c62c:	689b      	ldr	r3, [r3, #8]
 800c62e:	4a0d      	ldr	r2, [pc, #52]	; (800c664 <RTC_ExitInitMode+0x78>)
 800c630:	f023 0320 	bic.w	r3, r3, #32
 800c634:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c636:	6878      	ldr	r0, [r7, #4]
 800c638:	f7ff ff80 	bl	800c53c <HAL_RTC_WaitForSynchro>
 800c63c:	4603      	mov	r3, r0
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d005      	beq.n	800c64e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	2203      	movs	r2, #3
 800c646:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800c64a:	2303      	movs	r3, #3
 800c64c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800c64e:	4b05      	ldr	r3, [pc, #20]	; (800c664 <RTC_ExitInitMode+0x78>)
 800c650:	689b      	ldr	r3, [r3, #8]
 800c652:	4a04      	ldr	r2, [pc, #16]	; (800c664 <RTC_ExitInitMode+0x78>)
 800c654:	f043 0320 	orr.w	r3, r3, #32
 800c658:	6093      	str	r3, [r2, #8]
  }

  return status;
 800c65a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c65c:	4618      	mov	r0, r3
 800c65e:	3710      	adds	r7, #16
 800c660:	46bd      	mov	sp, r7
 800c662:	bd80      	pop	{r7, pc}
 800c664:	58004000 	.word	0x58004000

0800c668 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800c668:	b480      	push	{r7}
 800c66a:	b085      	sub	sp, #20
 800c66c:	af00      	add	r7, sp, #0
 800c66e:	4603      	mov	r3, r0
 800c670:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800c672:	2300      	movs	r3, #0
 800c674:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 800c676:	79fb      	ldrb	r3, [r7, #7]
 800c678:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 800c67a:	e005      	b.n	800c688 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	3301      	adds	r3, #1
 800c680:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 800c682:	7afb      	ldrb	r3, [r7, #11]
 800c684:	3b0a      	subs	r3, #10
 800c686:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 800c688:	7afb      	ldrb	r3, [r7, #11]
 800c68a:	2b09      	cmp	r3, #9
 800c68c:	d8f6      	bhi.n	800c67c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	b2db      	uxtb	r3, r3
 800c692:	011b      	lsls	r3, r3, #4
 800c694:	b2da      	uxtb	r2, r3
 800c696:	7afb      	ldrb	r3, [r7, #11]
 800c698:	4313      	orrs	r3, r2
 800c69a:	b2db      	uxtb	r3, r3
}
 800c69c:	4618      	mov	r0, r3
 800c69e:	3714      	adds	r7, #20
 800c6a0:	46bd      	mov	sp, r7
 800c6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a6:	4770      	bx	lr

0800c6a8 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800c6a8:	b480      	push	{r7}
 800c6aa:	b085      	sub	sp, #20
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	4603      	mov	r3, r0
 800c6b0:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800c6b2:	79fb      	ldrb	r3, [r7, #7]
 800c6b4:	091b      	lsrs	r3, r3, #4
 800c6b6:	b2db      	uxtb	r3, r3
 800c6b8:	461a      	mov	r2, r3
 800c6ba:	0092      	lsls	r2, r2, #2
 800c6bc:	4413      	add	r3, r2
 800c6be:	005b      	lsls	r3, r3, #1
 800c6c0:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800c6c2:	79fb      	ldrb	r3, [r7, #7]
 800c6c4:	f003 030f 	and.w	r3, r3, #15
 800c6c8:	b2da      	uxtb	r2, r3
 800c6ca:	7bfb      	ldrb	r3, [r7, #15]
 800c6cc:	4413      	add	r3, r2
 800c6ce:	b2db      	uxtb	r3, r3
}
 800c6d0:	4618      	mov	r0, r3
 800c6d2:	3714      	adds	r7, #20
 800c6d4:	46bd      	mov	sp, r7
 800c6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6da:	4770      	bx	lr

0800c6dc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b084      	sub	sp, #16
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d101      	bne.n	800c6ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c6ea:	2301      	movs	r3, #1
 800c6ec:	e10f      	b.n	800c90e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	2200      	movs	r2, #0
 800c6f2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	4a87      	ldr	r2, [pc, #540]	; (800c918 <HAL_SPI_Init+0x23c>)
 800c6fa:	4293      	cmp	r3, r2
 800c6fc:	d00f      	beq.n	800c71e <HAL_SPI_Init+0x42>
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	4a86      	ldr	r2, [pc, #536]	; (800c91c <HAL_SPI_Init+0x240>)
 800c704:	4293      	cmp	r3, r2
 800c706:	d00a      	beq.n	800c71e <HAL_SPI_Init+0x42>
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	4a84      	ldr	r2, [pc, #528]	; (800c920 <HAL_SPI_Init+0x244>)
 800c70e:	4293      	cmp	r3, r2
 800c710:	d005      	beq.n	800c71e <HAL_SPI_Init+0x42>
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	68db      	ldr	r3, [r3, #12]
 800c716:	2b0f      	cmp	r3, #15
 800c718:	d901      	bls.n	800c71e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800c71a:	2301      	movs	r3, #1
 800c71c:	e0f7      	b.n	800c90e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800c71e:	6878      	ldr	r0, [r7, #4]
 800c720:	f000 f900 	bl	800c924 <SPI_GetPacketSize>
 800c724:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	4a7b      	ldr	r2, [pc, #492]	; (800c918 <HAL_SPI_Init+0x23c>)
 800c72c:	4293      	cmp	r3, r2
 800c72e:	d00c      	beq.n	800c74a <HAL_SPI_Init+0x6e>
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	4a79      	ldr	r2, [pc, #484]	; (800c91c <HAL_SPI_Init+0x240>)
 800c736:	4293      	cmp	r3, r2
 800c738:	d007      	beq.n	800c74a <HAL_SPI_Init+0x6e>
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	4a78      	ldr	r2, [pc, #480]	; (800c920 <HAL_SPI_Init+0x244>)
 800c740:	4293      	cmp	r3, r2
 800c742:	d002      	beq.n	800c74a <HAL_SPI_Init+0x6e>
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	2b08      	cmp	r3, #8
 800c748:	d811      	bhi.n	800c76e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800c74e:	4a72      	ldr	r2, [pc, #456]	; (800c918 <HAL_SPI_Init+0x23c>)
 800c750:	4293      	cmp	r3, r2
 800c752:	d009      	beq.n	800c768 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	4a70      	ldr	r2, [pc, #448]	; (800c91c <HAL_SPI_Init+0x240>)
 800c75a:	4293      	cmp	r3, r2
 800c75c:	d004      	beq.n	800c768 <HAL_SPI_Init+0x8c>
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	4a6f      	ldr	r2, [pc, #444]	; (800c920 <HAL_SPI_Init+0x244>)
 800c764:	4293      	cmp	r3, r2
 800c766:	d104      	bne.n	800c772 <HAL_SPI_Init+0x96>
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	2b10      	cmp	r3, #16
 800c76c:	d901      	bls.n	800c772 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800c76e:	2301      	movs	r3, #1
 800c770:	e0cd      	b.n	800c90e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800c778:	b2db      	uxtb	r3, r3
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d106      	bne.n	800c78c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	2200      	movs	r2, #0
 800c782:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c786:	6878      	ldr	r0, [r7, #4]
 800c788:	f7f5 ffdc 	bl	8002744 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	2202      	movs	r2, #2
 800c790:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	681a      	ldr	r2, [r3, #0]
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	f022 0201 	bic.w	r2, r2, #1
 800c7a2:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	689b      	ldr	r3, [r3, #8]
 800c7aa:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800c7ae:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	699b      	ldr	r3, [r3, #24]
 800c7b4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c7b8:	d119      	bne.n	800c7ee <HAL_SPI_Init+0x112>
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	685b      	ldr	r3, [r3, #4]
 800c7be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c7c2:	d103      	bne.n	800c7cc <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d008      	beq.n	800c7de <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d10c      	bne.n	800c7ee <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800c7d8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c7dc:	d107      	bne.n	800c7ee <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	681a      	ldr	r2, [r3, #0]
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c7ec:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	685b      	ldr	r3, [r3, #4]
 800c7f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d00f      	beq.n	800c81a <HAL_SPI_Init+0x13e>
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	68db      	ldr	r3, [r3, #12]
 800c7fe:	2b06      	cmp	r3, #6
 800c800:	d90b      	bls.n	800c81a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	430a      	orrs	r2, r1
 800c816:	601a      	str	r2, [r3, #0]
 800c818:	e007      	b.n	800c82a <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	681a      	ldr	r2, [r3, #0]
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c828:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	69da      	ldr	r2, [r3, #28]
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c832:	431a      	orrs	r2, r3
 800c834:	68bb      	ldr	r3, [r7, #8]
 800c836:	431a      	orrs	r2, r3
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c83c:	ea42 0103 	orr.w	r1, r2, r3
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	68da      	ldr	r2, [r3, #12]
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	430a      	orrs	r2, r1
 800c84a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c854:	431a      	orrs	r2, r3
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c85a:	431a      	orrs	r2, r3
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	699b      	ldr	r3, [r3, #24]
 800c860:	431a      	orrs	r2, r3
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	691b      	ldr	r3, [r3, #16]
 800c866:	431a      	orrs	r2, r3
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	695b      	ldr	r3, [r3, #20]
 800c86c:	431a      	orrs	r2, r3
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	6a1b      	ldr	r3, [r3, #32]
 800c872:	431a      	orrs	r2, r3
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	685b      	ldr	r3, [r3, #4]
 800c878:	431a      	orrs	r2, r3
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c87e:	431a      	orrs	r2, r3
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	689b      	ldr	r3, [r3, #8]
 800c884:	431a      	orrs	r2, r3
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c88a:	ea42 0103 	orr.w	r1, r2, r3
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	430a      	orrs	r2, r1
 800c898:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	685b      	ldr	r3, [r3, #4]
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d113      	bne.n	800c8ca <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	689b      	ldr	r3, [r3, #8]
 800c8a8:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c8b4:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	689b      	ldr	r3, [r3, #8]
 800c8bc:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800c8c8:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	f022 0201 	bic.w	r2, r2, #1
 800c8d8:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	685b      	ldr	r3, [r3, #4]
 800c8de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d00a      	beq.n	800c8fc <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	68db      	ldr	r3, [r3, #12]
 800c8ec:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	430a      	orrs	r2, r1
 800c8fa:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	2200      	movs	r2, #0
 800c900:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	2201      	movs	r2, #1
 800c908:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800c90c:	2300      	movs	r3, #0
}
 800c90e:	4618      	mov	r0, r3
 800c910:	3710      	adds	r7, #16
 800c912:	46bd      	mov	sp, r7
 800c914:	bd80      	pop	{r7, pc}
 800c916:	bf00      	nop
 800c918:	40013000 	.word	0x40013000
 800c91c:	40003800 	.word	0x40003800
 800c920:	40003c00 	.word	0x40003c00

0800c924 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800c924:	b480      	push	{r7}
 800c926:	b085      	sub	sp, #20
 800c928:	af00      	add	r7, sp, #0
 800c92a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c930:	095b      	lsrs	r3, r3, #5
 800c932:	3301      	adds	r3, #1
 800c934:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	68db      	ldr	r3, [r3, #12]
 800c93a:	3301      	adds	r3, #1
 800c93c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800c93e:	68bb      	ldr	r3, [r7, #8]
 800c940:	3307      	adds	r3, #7
 800c942:	08db      	lsrs	r3, r3, #3
 800c944:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800c946:	68bb      	ldr	r3, [r7, #8]
 800c948:	68fa      	ldr	r2, [r7, #12]
 800c94a:	fb02 f303 	mul.w	r3, r2, r3
}
 800c94e:	4618      	mov	r0, r3
 800c950:	3714      	adds	r7, #20
 800c952:	46bd      	mov	sp, r7
 800c954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c958:	4770      	bx	lr

0800c95a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c95a:	b580      	push	{r7, lr}
 800c95c:	b082      	sub	sp, #8
 800c95e:	af00      	add	r7, sp, #0
 800c960:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	2b00      	cmp	r3, #0
 800c966:	d101      	bne.n	800c96c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c968:	2301      	movs	r3, #1
 800c96a:	e049      	b.n	800ca00 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c972:	b2db      	uxtb	r3, r3
 800c974:	2b00      	cmp	r3, #0
 800c976:	d106      	bne.n	800c986 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	2200      	movs	r2, #0
 800c97c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c980:	6878      	ldr	r0, [r7, #4]
 800c982:	f7f5 ff95 	bl	80028b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	2202      	movs	r2, #2
 800c98a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	681a      	ldr	r2, [r3, #0]
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	3304      	adds	r3, #4
 800c996:	4619      	mov	r1, r3
 800c998:	4610      	mov	r0, r2
 800c99a:	f000 ff41 	bl	800d820 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	2201      	movs	r2, #1
 800c9a2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	2201      	movs	r2, #1
 800c9aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	2201      	movs	r2, #1
 800c9b2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	2201      	movs	r2, #1
 800c9ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	2201      	movs	r2, #1
 800c9c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	2201      	movs	r2, #1
 800c9ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	2201      	movs	r2, #1
 800c9d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	2201      	movs	r2, #1
 800c9da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	2201      	movs	r2, #1
 800c9e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	2201      	movs	r2, #1
 800c9ea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	2201      	movs	r2, #1
 800c9f2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	2201      	movs	r2, #1
 800c9fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c9fe:	2300      	movs	r3, #0
}
 800ca00:	4618      	mov	r0, r3
 800ca02:	3708      	adds	r7, #8
 800ca04:	46bd      	mov	sp, r7
 800ca06:	bd80      	pop	{r7, pc}

0800ca08 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800ca08:	b480      	push	{r7}
 800ca0a:	b085      	sub	sp, #20
 800ca0c:	af00      	add	r7, sp, #0
 800ca0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ca16:	b2db      	uxtb	r3, r3
 800ca18:	2b01      	cmp	r3, #1
 800ca1a:	d001      	beq.n	800ca20 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800ca1c:	2301      	movs	r3, #1
 800ca1e:	e04c      	b.n	800caba <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	2202      	movs	r2, #2
 800ca24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	4a26      	ldr	r2, [pc, #152]	; (800cac8 <HAL_TIM_Base_Start+0xc0>)
 800ca2e:	4293      	cmp	r3, r2
 800ca30:	d022      	beq.n	800ca78 <HAL_TIM_Base_Start+0x70>
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ca3a:	d01d      	beq.n	800ca78 <HAL_TIM_Base_Start+0x70>
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	4a22      	ldr	r2, [pc, #136]	; (800cacc <HAL_TIM_Base_Start+0xc4>)
 800ca42:	4293      	cmp	r3, r2
 800ca44:	d018      	beq.n	800ca78 <HAL_TIM_Base_Start+0x70>
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	4a21      	ldr	r2, [pc, #132]	; (800cad0 <HAL_TIM_Base_Start+0xc8>)
 800ca4c:	4293      	cmp	r3, r2
 800ca4e:	d013      	beq.n	800ca78 <HAL_TIM_Base_Start+0x70>
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	4a1f      	ldr	r2, [pc, #124]	; (800cad4 <HAL_TIM_Base_Start+0xcc>)
 800ca56:	4293      	cmp	r3, r2
 800ca58:	d00e      	beq.n	800ca78 <HAL_TIM_Base_Start+0x70>
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	4a1e      	ldr	r2, [pc, #120]	; (800cad8 <HAL_TIM_Base_Start+0xd0>)
 800ca60:	4293      	cmp	r3, r2
 800ca62:	d009      	beq.n	800ca78 <HAL_TIM_Base_Start+0x70>
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	4a1c      	ldr	r2, [pc, #112]	; (800cadc <HAL_TIM_Base_Start+0xd4>)
 800ca6a:	4293      	cmp	r3, r2
 800ca6c:	d004      	beq.n	800ca78 <HAL_TIM_Base_Start+0x70>
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	4a1b      	ldr	r2, [pc, #108]	; (800cae0 <HAL_TIM_Base_Start+0xd8>)
 800ca74:	4293      	cmp	r3, r2
 800ca76:	d115      	bne.n	800caa4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	689a      	ldr	r2, [r3, #8]
 800ca7e:	4b19      	ldr	r3, [pc, #100]	; (800cae4 <HAL_TIM_Base_Start+0xdc>)
 800ca80:	4013      	ands	r3, r2
 800ca82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	2b06      	cmp	r3, #6
 800ca88:	d015      	beq.n	800cab6 <HAL_TIM_Base_Start+0xae>
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ca90:	d011      	beq.n	800cab6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	681a      	ldr	r2, [r3, #0]
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	f042 0201 	orr.w	r2, r2, #1
 800caa0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800caa2:	e008      	b.n	800cab6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	681a      	ldr	r2, [r3, #0]
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	f042 0201 	orr.w	r2, r2, #1
 800cab2:	601a      	str	r2, [r3, #0]
 800cab4:	e000      	b.n	800cab8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cab6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cab8:	2300      	movs	r3, #0
}
 800caba:	4618      	mov	r0, r3
 800cabc:	3714      	adds	r7, #20
 800cabe:	46bd      	mov	sp, r7
 800cac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac4:	4770      	bx	lr
 800cac6:	bf00      	nop
 800cac8:	40010000 	.word	0x40010000
 800cacc:	40000400 	.word	0x40000400
 800cad0:	40000800 	.word	0x40000800
 800cad4:	40000c00 	.word	0x40000c00
 800cad8:	40010400 	.word	0x40010400
 800cadc:	40001800 	.word	0x40001800
 800cae0:	40014000 	.word	0x40014000
 800cae4:	00010007 	.word	0x00010007

0800cae8 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800cae8:	b480      	push	{r7}
 800caea:	b083      	sub	sp, #12
 800caec:	af00      	add	r7, sp, #0
 800caee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	6a1a      	ldr	r2, [r3, #32]
 800caf6:	f241 1311 	movw	r3, #4369	; 0x1111
 800cafa:	4013      	ands	r3, r2
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d10f      	bne.n	800cb20 <HAL_TIM_Base_Stop+0x38>
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	6a1a      	ldr	r2, [r3, #32]
 800cb06:	f240 4344 	movw	r3, #1092	; 0x444
 800cb0a:	4013      	ands	r3, r2
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d107      	bne.n	800cb20 <HAL_TIM_Base_Stop+0x38>
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	681a      	ldr	r2, [r3, #0]
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	f022 0201 	bic.w	r2, r2, #1
 800cb1e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	2201      	movs	r2, #1
 800cb24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800cb28:	2300      	movs	r3, #0
}
 800cb2a:	4618      	mov	r0, r3
 800cb2c:	370c      	adds	r7, #12
 800cb2e:	46bd      	mov	sp, r7
 800cb30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb34:	4770      	bx	lr
	...

0800cb38 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cb38:	b480      	push	{r7}
 800cb3a:	b085      	sub	sp, #20
 800cb3c:	af00      	add	r7, sp, #0
 800cb3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cb46:	b2db      	uxtb	r3, r3
 800cb48:	2b01      	cmp	r3, #1
 800cb4a:	d001      	beq.n	800cb50 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800cb4c:	2301      	movs	r3, #1
 800cb4e:	e054      	b.n	800cbfa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	2202      	movs	r2, #2
 800cb54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	68da      	ldr	r2, [r3, #12]
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	f042 0201 	orr.w	r2, r2, #1
 800cb66:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	4a26      	ldr	r2, [pc, #152]	; (800cc08 <HAL_TIM_Base_Start_IT+0xd0>)
 800cb6e:	4293      	cmp	r3, r2
 800cb70:	d022      	beq.n	800cbb8 <HAL_TIM_Base_Start_IT+0x80>
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cb7a:	d01d      	beq.n	800cbb8 <HAL_TIM_Base_Start_IT+0x80>
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	4a22      	ldr	r2, [pc, #136]	; (800cc0c <HAL_TIM_Base_Start_IT+0xd4>)
 800cb82:	4293      	cmp	r3, r2
 800cb84:	d018      	beq.n	800cbb8 <HAL_TIM_Base_Start_IT+0x80>
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	4a21      	ldr	r2, [pc, #132]	; (800cc10 <HAL_TIM_Base_Start_IT+0xd8>)
 800cb8c:	4293      	cmp	r3, r2
 800cb8e:	d013      	beq.n	800cbb8 <HAL_TIM_Base_Start_IT+0x80>
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	4a1f      	ldr	r2, [pc, #124]	; (800cc14 <HAL_TIM_Base_Start_IT+0xdc>)
 800cb96:	4293      	cmp	r3, r2
 800cb98:	d00e      	beq.n	800cbb8 <HAL_TIM_Base_Start_IT+0x80>
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	4a1e      	ldr	r2, [pc, #120]	; (800cc18 <HAL_TIM_Base_Start_IT+0xe0>)
 800cba0:	4293      	cmp	r3, r2
 800cba2:	d009      	beq.n	800cbb8 <HAL_TIM_Base_Start_IT+0x80>
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	4a1c      	ldr	r2, [pc, #112]	; (800cc1c <HAL_TIM_Base_Start_IT+0xe4>)
 800cbaa:	4293      	cmp	r3, r2
 800cbac:	d004      	beq.n	800cbb8 <HAL_TIM_Base_Start_IT+0x80>
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	4a1b      	ldr	r2, [pc, #108]	; (800cc20 <HAL_TIM_Base_Start_IT+0xe8>)
 800cbb4:	4293      	cmp	r3, r2
 800cbb6:	d115      	bne.n	800cbe4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	689a      	ldr	r2, [r3, #8]
 800cbbe:	4b19      	ldr	r3, [pc, #100]	; (800cc24 <HAL_TIM_Base_Start_IT+0xec>)
 800cbc0:	4013      	ands	r3, r2
 800cbc2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	2b06      	cmp	r3, #6
 800cbc8:	d015      	beq.n	800cbf6 <HAL_TIM_Base_Start_IT+0xbe>
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cbd0:	d011      	beq.n	800cbf6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	681a      	ldr	r2, [r3, #0]
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	f042 0201 	orr.w	r2, r2, #1
 800cbe0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cbe2:	e008      	b.n	800cbf6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	681a      	ldr	r2, [r3, #0]
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	f042 0201 	orr.w	r2, r2, #1
 800cbf2:	601a      	str	r2, [r3, #0]
 800cbf4:	e000      	b.n	800cbf8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cbf6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cbf8:	2300      	movs	r3, #0
}
 800cbfa:	4618      	mov	r0, r3
 800cbfc:	3714      	adds	r7, #20
 800cbfe:	46bd      	mov	sp, r7
 800cc00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc04:	4770      	bx	lr
 800cc06:	bf00      	nop
 800cc08:	40010000 	.word	0x40010000
 800cc0c:	40000400 	.word	0x40000400
 800cc10:	40000800 	.word	0x40000800
 800cc14:	40000c00 	.word	0x40000c00
 800cc18:	40010400 	.word	0x40010400
 800cc1c:	40001800 	.word	0x40001800
 800cc20:	40014000 	.word	0x40014000
 800cc24:	00010007 	.word	0x00010007

0800cc28 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cc28:	b580      	push	{r7, lr}
 800cc2a:	b084      	sub	sp, #16
 800cc2c:	af00      	add	r7, sp, #0
 800cc2e:	6078      	str	r0, [r7, #4]
 800cc30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cc32:	2300      	movs	r3, #0
 800cc34:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800cc36:	683b      	ldr	r3, [r7, #0]
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d109      	bne.n	800cc50 <HAL_TIM_OC_Start_IT+0x28>
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800cc42:	b2db      	uxtb	r3, r3
 800cc44:	2b01      	cmp	r3, #1
 800cc46:	bf14      	ite	ne
 800cc48:	2301      	movne	r3, #1
 800cc4a:	2300      	moveq	r3, #0
 800cc4c:	b2db      	uxtb	r3, r3
 800cc4e:	e03c      	b.n	800ccca <HAL_TIM_OC_Start_IT+0xa2>
 800cc50:	683b      	ldr	r3, [r7, #0]
 800cc52:	2b04      	cmp	r3, #4
 800cc54:	d109      	bne.n	800cc6a <HAL_TIM_OC_Start_IT+0x42>
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800cc5c:	b2db      	uxtb	r3, r3
 800cc5e:	2b01      	cmp	r3, #1
 800cc60:	bf14      	ite	ne
 800cc62:	2301      	movne	r3, #1
 800cc64:	2300      	moveq	r3, #0
 800cc66:	b2db      	uxtb	r3, r3
 800cc68:	e02f      	b.n	800ccca <HAL_TIM_OC_Start_IT+0xa2>
 800cc6a:	683b      	ldr	r3, [r7, #0]
 800cc6c:	2b08      	cmp	r3, #8
 800cc6e:	d109      	bne.n	800cc84 <HAL_TIM_OC_Start_IT+0x5c>
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800cc76:	b2db      	uxtb	r3, r3
 800cc78:	2b01      	cmp	r3, #1
 800cc7a:	bf14      	ite	ne
 800cc7c:	2301      	movne	r3, #1
 800cc7e:	2300      	moveq	r3, #0
 800cc80:	b2db      	uxtb	r3, r3
 800cc82:	e022      	b.n	800ccca <HAL_TIM_OC_Start_IT+0xa2>
 800cc84:	683b      	ldr	r3, [r7, #0]
 800cc86:	2b0c      	cmp	r3, #12
 800cc88:	d109      	bne.n	800cc9e <HAL_TIM_OC_Start_IT+0x76>
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cc90:	b2db      	uxtb	r3, r3
 800cc92:	2b01      	cmp	r3, #1
 800cc94:	bf14      	ite	ne
 800cc96:	2301      	movne	r3, #1
 800cc98:	2300      	moveq	r3, #0
 800cc9a:	b2db      	uxtb	r3, r3
 800cc9c:	e015      	b.n	800ccca <HAL_TIM_OC_Start_IT+0xa2>
 800cc9e:	683b      	ldr	r3, [r7, #0]
 800cca0:	2b10      	cmp	r3, #16
 800cca2:	d109      	bne.n	800ccb8 <HAL_TIM_OC_Start_IT+0x90>
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ccaa:	b2db      	uxtb	r3, r3
 800ccac:	2b01      	cmp	r3, #1
 800ccae:	bf14      	ite	ne
 800ccb0:	2301      	movne	r3, #1
 800ccb2:	2300      	moveq	r3, #0
 800ccb4:	b2db      	uxtb	r3, r3
 800ccb6:	e008      	b.n	800ccca <HAL_TIM_OC_Start_IT+0xa2>
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800ccbe:	b2db      	uxtb	r3, r3
 800ccc0:	2b01      	cmp	r3, #1
 800ccc2:	bf14      	ite	ne
 800ccc4:	2301      	movne	r3, #1
 800ccc6:	2300      	moveq	r3, #0
 800ccc8:	b2db      	uxtb	r3, r3
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d001      	beq.n	800ccd2 <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800ccce:	2301      	movs	r3, #1
 800ccd0:	e0ec      	b.n	800ceac <HAL_TIM_OC_Start_IT+0x284>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ccd2:	683b      	ldr	r3, [r7, #0]
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	d104      	bne.n	800cce2 <HAL_TIM_OC_Start_IT+0xba>
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	2202      	movs	r2, #2
 800ccdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800cce0:	e023      	b.n	800cd2a <HAL_TIM_OC_Start_IT+0x102>
 800cce2:	683b      	ldr	r3, [r7, #0]
 800cce4:	2b04      	cmp	r3, #4
 800cce6:	d104      	bne.n	800ccf2 <HAL_TIM_OC_Start_IT+0xca>
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	2202      	movs	r2, #2
 800ccec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ccf0:	e01b      	b.n	800cd2a <HAL_TIM_OC_Start_IT+0x102>
 800ccf2:	683b      	ldr	r3, [r7, #0]
 800ccf4:	2b08      	cmp	r3, #8
 800ccf6:	d104      	bne.n	800cd02 <HAL_TIM_OC_Start_IT+0xda>
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	2202      	movs	r2, #2
 800ccfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800cd00:	e013      	b.n	800cd2a <HAL_TIM_OC_Start_IT+0x102>
 800cd02:	683b      	ldr	r3, [r7, #0]
 800cd04:	2b0c      	cmp	r3, #12
 800cd06:	d104      	bne.n	800cd12 <HAL_TIM_OC_Start_IT+0xea>
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	2202      	movs	r2, #2
 800cd0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800cd10:	e00b      	b.n	800cd2a <HAL_TIM_OC_Start_IT+0x102>
 800cd12:	683b      	ldr	r3, [r7, #0]
 800cd14:	2b10      	cmp	r3, #16
 800cd16:	d104      	bne.n	800cd22 <HAL_TIM_OC_Start_IT+0xfa>
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	2202      	movs	r2, #2
 800cd1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800cd20:	e003      	b.n	800cd2a <HAL_TIM_OC_Start_IT+0x102>
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	2202      	movs	r2, #2
 800cd26:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 800cd2a:	683b      	ldr	r3, [r7, #0]
 800cd2c:	2b0c      	cmp	r3, #12
 800cd2e:	d841      	bhi.n	800cdb4 <HAL_TIM_OC_Start_IT+0x18c>
 800cd30:	a201      	add	r2, pc, #4	; (adr r2, 800cd38 <HAL_TIM_OC_Start_IT+0x110>)
 800cd32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd36:	bf00      	nop
 800cd38:	0800cd6d 	.word	0x0800cd6d
 800cd3c:	0800cdb5 	.word	0x0800cdb5
 800cd40:	0800cdb5 	.word	0x0800cdb5
 800cd44:	0800cdb5 	.word	0x0800cdb5
 800cd48:	0800cd7f 	.word	0x0800cd7f
 800cd4c:	0800cdb5 	.word	0x0800cdb5
 800cd50:	0800cdb5 	.word	0x0800cdb5
 800cd54:	0800cdb5 	.word	0x0800cdb5
 800cd58:	0800cd91 	.word	0x0800cd91
 800cd5c:	0800cdb5 	.word	0x0800cdb5
 800cd60:	0800cdb5 	.word	0x0800cdb5
 800cd64:	0800cdb5 	.word	0x0800cdb5
 800cd68:	0800cda3 	.word	0x0800cda3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	68da      	ldr	r2, [r3, #12]
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	f042 0202 	orr.w	r2, r2, #2
 800cd7a:	60da      	str	r2, [r3, #12]
      break;
 800cd7c:	e01d      	b.n	800cdba <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	68da      	ldr	r2, [r3, #12]
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	f042 0204 	orr.w	r2, r2, #4
 800cd8c:	60da      	str	r2, [r3, #12]
      break;
 800cd8e:	e014      	b.n	800cdba <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	68da      	ldr	r2, [r3, #12]
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	f042 0208 	orr.w	r2, r2, #8
 800cd9e:	60da      	str	r2, [r3, #12]
      break;
 800cda0:	e00b      	b.n	800cdba <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	68da      	ldr	r2, [r3, #12]
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	f042 0210 	orr.w	r2, r2, #16
 800cdb0:	60da      	str	r2, [r3, #12]
      break;
 800cdb2:	e002      	b.n	800cdba <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800cdb4:	2301      	movs	r3, #1
 800cdb6:	73fb      	strb	r3, [r7, #15]
      break;
 800cdb8:	bf00      	nop
  }

  if (status == HAL_OK)
 800cdba:	7bfb      	ldrb	r3, [r7, #15]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d174      	bne.n	800ceaa <HAL_TIM_OC_Start_IT+0x282>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	2201      	movs	r2, #1
 800cdc6:	6839      	ldr	r1, [r7, #0]
 800cdc8:	4618      	mov	r0, r3
 800cdca:	f001 f943 	bl	800e054 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	4a38      	ldr	r2, [pc, #224]	; (800ceb4 <HAL_TIM_OC_Start_IT+0x28c>)
 800cdd4:	4293      	cmp	r3, r2
 800cdd6:	d013      	beq.n	800ce00 <HAL_TIM_OC_Start_IT+0x1d8>
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	4a36      	ldr	r2, [pc, #216]	; (800ceb8 <HAL_TIM_OC_Start_IT+0x290>)
 800cdde:	4293      	cmp	r3, r2
 800cde0:	d00e      	beq.n	800ce00 <HAL_TIM_OC_Start_IT+0x1d8>
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	4a35      	ldr	r2, [pc, #212]	; (800cebc <HAL_TIM_OC_Start_IT+0x294>)
 800cde8:	4293      	cmp	r3, r2
 800cdea:	d009      	beq.n	800ce00 <HAL_TIM_OC_Start_IT+0x1d8>
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	4a33      	ldr	r2, [pc, #204]	; (800cec0 <HAL_TIM_OC_Start_IT+0x298>)
 800cdf2:	4293      	cmp	r3, r2
 800cdf4:	d004      	beq.n	800ce00 <HAL_TIM_OC_Start_IT+0x1d8>
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	4a32      	ldr	r2, [pc, #200]	; (800cec4 <HAL_TIM_OC_Start_IT+0x29c>)
 800cdfc:	4293      	cmp	r3, r2
 800cdfe:	d101      	bne.n	800ce04 <HAL_TIM_OC_Start_IT+0x1dc>
 800ce00:	2301      	movs	r3, #1
 800ce02:	e000      	b.n	800ce06 <HAL_TIM_OC_Start_IT+0x1de>
 800ce04:	2300      	movs	r3, #0
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d007      	beq.n	800ce1a <HAL_TIM_OC_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ce18:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	4a25      	ldr	r2, [pc, #148]	; (800ceb4 <HAL_TIM_OC_Start_IT+0x28c>)
 800ce20:	4293      	cmp	r3, r2
 800ce22:	d022      	beq.n	800ce6a <HAL_TIM_OC_Start_IT+0x242>
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ce2c:	d01d      	beq.n	800ce6a <HAL_TIM_OC_Start_IT+0x242>
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	4a25      	ldr	r2, [pc, #148]	; (800cec8 <HAL_TIM_OC_Start_IT+0x2a0>)
 800ce34:	4293      	cmp	r3, r2
 800ce36:	d018      	beq.n	800ce6a <HAL_TIM_OC_Start_IT+0x242>
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	4a23      	ldr	r2, [pc, #140]	; (800cecc <HAL_TIM_OC_Start_IT+0x2a4>)
 800ce3e:	4293      	cmp	r3, r2
 800ce40:	d013      	beq.n	800ce6a <HAL_TIM_OC_Start_IT+0x242>
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	4a22      	ldr	r2, [pc, #136]	; (800ced0 <HAL_TIM_OC_Start_IT+0x2a8>)
 800ce48:	4293      	cmp	r3, r2
 800ce4a:	d00e      	beq.n	800ce6a <HAL_TIM_OC_Start_IT+0x242>
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	4a19      	ldr	r2, [pc, #100]	; (800ceb8 <HAL_TIM_OC_Start_IT+0x290>)
 800ce52:	4293      	cmp	r3, r2
 800ce54:	d009      	beq.n	800ce6a <HAL_TIM_OC_Start_IT+0x242>
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	4a1e      	ldr	r2, [pc, #120]	; (800ced4 <HAL_TIM_OC_Start_IT+0x2ac>)
 800ce5c:	4293      	cmp	r3, r2
 800ce5e:	d004      	beq.n	800ce6a <HAL_TIM_OC_Start_IT+0x242>
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	4a15      	ldr	r2, [pc, #84]	; (800cebc <HAL_TIM_OC_Start_IT+0x294>)
 800ce66:	4293      	cmp	r3, r2
 800ce68:	d115      	bne.n	800ce96 <HAL_TIM_OC_Start_IT+0x26e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	689a      	ldr	r2, [r3, #8]
 800ce70:	4b19      	ldr	r3, [pc, #100]	; (800ced8 <HAL_TIM_OC_Start_IT+0x2b0>)
 800ce72:	4013      	ands	r3, r2
 800ce74:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ce76:	68bb      	ldr	r3, [r7, #8]
 800ce78:	2b06      	cmp	r3, #6
 800ce7a:	d015      	beq.n	800cea8 <HAL_TIM_OC_Start_IT+0x280>
 800ce7c:	68bb      	ldr	r3, [r7, #8]
 800ce7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ce82:	d011      	beq.n	800cea8 <HAL_TIM_OC_Start_IT+0x280>
      {
        __HAL_TIM_ENABLE(htim);
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	681a      	ldr	r2, [r3, #0]
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	f042 0201 	orr.w	r2, r2, #1
 800ce92:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ce94:	e008      	b.n	800cea8 <HAL_TIM_OC_Start_IT+0x280>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	681a      	ldr	r2, [r3, #0]
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	f042 0201 	orr.w	r2, r2, #1
 800cea4:	601a      	str	r2, [r3, #0]
 800cea6:	e000      	b.n	800ceaa <HAL_TIM_OC_Start_IT+0x282>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cea8:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800ceaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800ceac:	4618      	mov	r0, r3
 800ceae:	3710      	adds	r7, #16
 800ceb0:	46bd      	mov	sp, r7
 800ceb2:	bd80      	pop	{r7, pc}
 800ceb4:	40010000 	.word	0x40010000
 800ceb8:	40010400 	.word	0x40010400
 800cebc:	40014000 	.word	0x40014000
 800cec0:	40014400 	.word	0x40014400
 800cec4:	40014800 	.word	0x40014800
 800cec8:	40000400 	.word	0x40000400
 800cecc:	40000800 	.word	0x40000800
 800ced0:	40000c00 	.word	0x40000c00
 800ced4:	40001800 	.word	0x40001800
 800ced8:	00010007 	.word	0x00010007

0800cedc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800cedc:	b580      	push	{r7, lr}
 800cede:	b082      	sub	sp, #8
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d101      	bne.n	800ceee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ceea:	2301      	movs	r3, #1
 800ceec:	e049      	b.n	800cf82 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cef4:	b2db      	uxtb	r3, r3
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d106      	bne.n	800cf08 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	2200      	movs	r2, #0
 800cefe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800cf02:	6878      	ldr	r0, [r7, #4]
 800cf04:	f000 f841 	bl	800cf8a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	2202      	movs	r2, #2
 800cf0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	681a      	ldr	r2, [r3, #0]
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	3304      	adds	r3, #4
 800cf18:	4619      	mov	r1, r3
 800cf1a:	4610      	mov	r0, r2
 800cf1c:	f000 fc80 	bl	800d820 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	2201      	movs	r2, #1
 800cf24:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	2201      	movs	r2, #1
 800cf2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	2201      	movs	r2, #1
 800cf34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	2201      	movs	r2, #1
 800cf3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	2201      	movs	r2, #1
 800cf44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	2201      	movs	r2, #1
 800cf4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	2201      	movs	r2, #1
 800cf54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	2201      	movs	r2, #1
 800cf5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	2201      	movs	r2, #1
 800cf64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	2201      	movs	r2, #1
 800cf6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	2201      	movs	r2, #1
 800cf74:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	2201      	movs	r2, #1
 800cf7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cf80:	2300      	movs	r3, #0
}
 800cf82:	4618      	mov	r0, r3
 800cf84:	3708      	adds	r7, #8
 800cf86:	46bd      	mov	sp, r7
 800cf88:	bd80      	pop	{r7, pc}

0800cf8a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800cf8a:	b480      	push	{r7}
 800cf8c:	b083      	sub	sp, #12
 800cf8e:	af00      	add	r7, sp, #0
 800cf90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800cf92:	bf00      	nop
 800cf94:	370c      	adds	r7, #12
 800cf96:	46bd      	mov	sp, r7
 800cf98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf9c:	4770      	bx	lr
	...

0800cfa0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cfa0:	b580      	push	{r7, lr}
 800cfa2:	b084      	sub	sp, #16
 800cfa4:	af00      	add	r7, sp, #0
 800cfa6:	6078      	str	r0, [r7, #4]
 800cfa8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800cfaa:	683b      	ldr	r3, [r7, #0]
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d109      	bne.n	800cfc4 <HAL_TIM_PWM_Start+0x24>
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800cfb6:	b2db      	uxtb	r3, r3
 800cfb8:	2b01      	cmp	r3, #1
 800cfba:	bf14      	ite	ne
 800cfbc:	2301      	movne	r3, #1
 800cfbe:	2300      	moveq	r3, #0
 800cfc0:	b2db      	uxtb	r3, r3
 800cfc2:	e03c      	b.n	800d03e <HAL_TIM_PWM_Start+0x9e>
 800cfc4:	683b      	ldr	r3, [r7, #0]
 800cfc6:	2b04      	cmp	r3, #4
 800cfc8:	d109      	bne.n	800cfde <HAL_TIM_PWM_Start+0x3e>
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800cfd0:	b2db      	uxtb	r3, r3
 800cfd2:	2b01      	cmp	r3, #1
 800cfd4:	bf14      	ite	ne
 800cfd6:	2301      	movne	r3, #1
 800cfd8:	2300      	moveq	r3, #0
 800cfda:	b2db      	uxtb	r3, r3
 800cfdc:	e02f      	b.n	800d03e <HAL_TIM_PWM_Start+0x9e>
 800cfde:	683b      	ldr	r3, [r7, #0]
 800cfe0:	2b08      	cmp	r3, #8
 800cfe2:	d109      	bne.n	800cff8 <HAL_TIM_PWM_Start+0x58>
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800cfea:	b2db      	uxtb	r3, r3
 800cfec:	2b01      	cmp	r3, #1
 800cfee:	bf14      	ite	ne
 800cff0:	2301      	movne	r3, #1
 800cff2:	2300      	moveq	r3, #0
 800cff4:	b2db      	uxtb	r3, r3
 800cff6:	e022      	b.n	800d03e <HAL_TIM_PWM_Start+0x9e>
 800cff8:	683b      	ldr	r3, [r7, #0]
 800cffa:	2b0c      	cmp	r3, #12
 800cffc:	d109      	bne.n	800d012 <HAL_TIM_PWM_Start+0x72>
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d004:	b2db      	uxtb	r3, r3
 800d006:	2b01      	cmp	r3, #1
 800d008:	bf14      	ite	ne
 800d00a:	2301      	movne	r3, #1
 800d00c:	2300      	moveq	r3, #0
 800d00e:	b2db      	uxtb	r3, r3
 800d010:	e015      	b.n	800d03e <HAL_TIM_PWM_Start+0x9e>
 800d012:	683b      	ldr	r3, [r7, #0]
 800d014:	2b10      	cmp	r3, #16
 800d016:	d109      	bne.n	800d02c <HAL_TIM_PWM_Start+0x8c>
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800d01e:	b2db      	uxtb	r3, r3
 800d020:	2b01      	cmp	r3, #1
 800d022:	bf14      	ite	ne
 800d024:	2301      	movne	r3, #1
 800d026:	2300      	moveq	r3, #0
 800d028:	b2db      	uxtb	r3, r3
 800d02a:	e008      	b.n	800d03e <HAL_TIM_PWM_Start+0x9e>
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800d032:	b2db      	uxtb	r3, r3
 800d034:	2b01      	cmp	r3, #1
 800d036:	bf14      	ite	ne
 800d038:	2301      	movne	r3, #1
 800d03a:	2300      	moveq	r3, #0
 800d03c:	b2db      	uxtb	r3, r3
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d001      	beq.n	800d046 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800d042:	2301      	movs	r3, #1
 800d044:	e0a1      	b.n	800d18a <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d046:	683b      	ldr	r3, [r7, #0]
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d104      	bne.n	800d056 <HAL_TIM_PWM_Start+0xb6>
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	2202      	movs	r2, #2
 800d050:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d054:	e023      	b.n	800d09e <HAL_TIM_PWM_Start+0xfe>
 800d056:	683b      	ldr	r3, [r7, #0]
 800d058:	2b04      	cmp	r3, #4
 800d05a:	d104      	bne.n	800d066 <HAL_TIM_PWM_Start+0xc6>
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	2202      	movs	r2, #2
 800d060:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d064:	e01b      	b.n	800d09e <HAL_TIM_PWM_Start+0xfe>
 800d066:	683b      	ldr	r3, [r7, #0]
 800d068:	2b08      	cmp	r3, #8
 800d06a:	d104      	bne.n	800d076 <HAL_TIM_PWM_Start+0xd6>
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	2202      	movs	r2, #2
 800d070:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d074:	e013      	b.n	800d09e <HAL_TIM_PWM_Start+0xfe>
 800d076:	683b      	ldr	r3, [r7, #0]
 800d078:	2b0c      	cmp	r3, #12
 800d07a:	d104      	bne.n	800d086 <HAL_TIM_PWM_Start+0xe6>
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	2202      	movs	r2, #2
 800d080:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d084:	e00b      	b.n	800d09e <HAL_TIM_PWM_Start+0xfe>
 800d086:	683b      	ldr	r3, [r7, #0]
 800d088:	2b10      	cmp	r3, #16
 800d08a:	d104      	bne.n	800d096 <HAL_TIM_PWM_Start+0xf6>
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	2202      	movs	r2, #2
 800d090:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d094:	e003      	b.n	800d09e <HAL_TIM_PWM_Start+0xfe>
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	2202      	movs	r2, #2
 800d09a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	2201      	movs	r2, #1
 800d0a4:	6839      	ldr	r1, [r7, #0]
 800d0a6:	4618      	mov	r0, r3
 800d0a8:	f000 ffd4 	bl	800e054 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	4a38      	ldr	r2, [pc, #224]	; (800d194 <HAL_TIM_PWM_Start+0x1f4>)
 800d0b2:	4293      	cmp	r3, r2
 800d0b4:	d013      	beq.n	800d0de <HAL_TIM_PWM_Start+0x13e>
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	4a37      	ldr	r2, [pc, #220]	; (800d198 <HAL_TIM_PWM_Start+0x1f8>)
 800d0bc:	4293      	cmp	r3, r2
 800d0be:	d00e      	beq.n	800d0de <HAL_TIM_PWM_Start+0x13e>
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	4a35      	ldr	r2, [pc, #212]	; (800d19c <HAL_TIM_PWM_Start+0x1fc>)
 800d0c6:	4293      	cmp	r3, r2
 800d0c8:	d009      	beq.n	800d0de <HAL_TIM_PWM_Start+0x13e>
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	4a34      	ldr	r2, [pc, #208]	; (800d1a0 <HAL_TIM_PWM_Start+0x200>)
 800d0d0:	4293      	cmp	r3, r2
 800d0d2:	d004      	beq.n	800d0de <HAL_TIM_PWM_Start+0x13e>
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	4a32      	ldr	r2, [pc, #200]	; (800d1a4 <HAL_TIM_PWM_Start+0x204>)
 800d0da:	4293      	cmp	r3, r2
 800d0dc:	d101      	bne.n	800d0e2 <HAL_TIM_PWM_Start+0x142>
 800d0de:	2301      	movs	r3, #1
 800d0e0:	e000      	b.n	800d0e4 <HAL_TIM_PWM_Start+0x144>
 800d0e2:	2300      	movs	r3, #0
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d007      	beq.n	800d0f8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d0f6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	681b      	ldr	r3, [r3, #0]
 800d0fc:	4a25      	ldr	r2, [pc, #148]	; (800d194 <HAL_TIM_PWM_Start+0x1f4>)
 800d0fe:	4293      	cmp	r3, r2
 800d100:	d022      	beq.n	800d148 <HAL_TIM_PWM_Start+0x1a8>
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d10a:	d01d      	beq.n	800d148 <HAL_TIM_PWM_Start+0x1a8>
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	4a25      	ldr	r2, [pc, #148]	; (800d1a8 <HAL_TIM_PWM_Start+0x208>)
 800d112:	4293      	cmp	r3, r2
 800d114:	d018      	beq.n	800d148 <HAL_TIM_PWM_Start+0x1a8>
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	4a24      	ldr	r2, [pc, #144]	; (800d1ac <HAL_TIM_PWM_Start+0x20c>)
 800d11c:	4293      	cmp	r3, r2
 800d11e:	d013      	beq.n	800d148 <HAL_TIM_PWM_Start+0x1a8>
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	4a22      	ldr	r2, [pc, #136]	; (800d1b0 <HAL_TIM_PWM_Start+0x210>)
 800d126:	4293      	cmp	r3, r2
 800d128:	d00e      	beq.n	800d148 <HAL_TIM_PWM_Start+0x1a8>
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	4a1a      	ldr	r2, [pc, #104]	; (800d198 <HAL_TIM_PWM_Start+0x1f8>)
 800d130:	4293      	cmp	r3, r2
 800d132:	d009      	beq.n	800d148 <HAL_TIM_PWM_Start+0x1a8>
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	4a1e      	ldr	r2, [pc, #120]	; (800d1b4 <HAL_TIM_PWM_Start+0x214>)
 800d13a:	4293      	cmp	r3, r2
 800d13c:	d004      	beq.n	800d148 <HAL_TIM_PWM_Start+0x1a8>
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	4a16      	ldr	r2, [pc, #88]	; (800d19c <HAL_TIM_PWM_Start+0x1fc>)
 800d144:	4293      	cmp	r3, r2
 800d146:	d115      	bne.n	800d174 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	689a      	ldr	r2, [r3, #8]
 800d14e:	4b1a      	ldr	r3, [pc, #104]	; (800d1b8 <HAL_TIM_PWM_Start+0x218>)
 800d150:	4013      	ands	r3, r2
 800d152:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d154:	68fb      	ldr	r3, [r7, #12]
 800d156:	2b06      	cmp	r3, #6
 800d158:	d015      	beq.n	800d186 <HAL_TIM_PWM_Start+0x1e6>
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d160:	d011      	beq.n	800d186 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	681a      	ldr	r2, [r3, #0]
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	f042 0201 	orr.w	r2, r2, #1
 800d170:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d172:	e008      	b.n	800d186 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	681a      	ldr	r2, [r3, #0]
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	f042 0201 	orr.w	r2, r2, #1
 800d182:	601a      	str	r2, [r3, #0]
 800d184:	e000      	b.n	800d188 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d186:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d188:	2300      	movs	r3, #0
}
 800d18a:	4618      	mov	r0, r3
 800d18c:	3710      	adds	r7, #16
 800d18e:	46bd      	mov	sp, r7
 800d190:	bd80      	pop	{r7, pc}
 800d192:	bf00      	nop
 800d194:	40010000 	.word	0x40010000
 800d198:	40010400 	.word	0x40010400
 800d19c:	40014000 	.word	0x40014000
 800d1a0:	40014400 	.word	0x40014400
 800d1a4:	40014800 	.word	0x40014800
 800d1a8:	40000400 	.word	0x40000400
 800d1ac:	40000800 	.word	0x40000800
 800d1b0:	40000c00 	.word	0x40000c00
 800d1b4:	40001800 	.word	0x40001800
 800d1b8:	00010007 	.word	0x00010007

0800d1bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d1bc:	b580      	push	{r7, lr}
 800d1be:	b084      	sub	sp, #16
 800d1c0:	af00      	add	r7, sp, #0
 800d1c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	68db      	ldr	r3, [r3, #12]
 800d1ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	691b      	ldr	r3, [r3, #16]
 800d1d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800d1d4:	68bb      	ldr	r3, [r7, #8]
 800d1d6:	f003 0302 	and.w	r3, r3, #2
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d020      	beq.n	800d220 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	f003 0302 	and.w	r3, r3, #2
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d01b      	beq.n	800d220 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	f06f 0202 	mvn.w	r2, #2
 800d1f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	2201      	movs	r2, #1
 800d1f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	699b      	ldr	r3, [r3, #24]
 800d1fe:	f003 0303 	and.w	r3, r3, #3
 800d202:	2b00      	cmp	r3, #0
 800d204:	d003      	beq.n	800d20e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d206:	6878      	ldr	r0, [r7, #4]
 800d208:	f000 faec 	bl	800d7e4 <HAL_TIM_IC_CaptureCallback>
 800d20c:	e005      	b.n	800d21a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d20e:	6878      	ldr	r0, [r7, #4]
 800d210:	f7f3 fa38 	bl	8000684 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d214:	6878      	ldr	r0, [r7, #4]
 800d216:	f000 faef 	bl	800d7f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	2200      	movs	r2, #0
 800d21e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d220:	68bb      	ldr	r3, [r7, #8]
 800d222:	f003 0304 	and.w	r3, r3, #4
 800d226:	2b00      	cmp	r3, #0
 800d228:	d020      	beq.n	800d26c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	f003 0304 	and.w	r3, r3, #4
 800d230:	2b00      	cmp	r3, #0
 800d232:	d01b      	beq.n	800d26c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	f06f 0204 	mvn.w	r2, #4
 800d23c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	2202      	movs	r2, #2
 800d242:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	699b      	ldr	r3, [r3, #24]
 800d24a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d003      	beq.n	800d25a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d252:	6878      	ldr	r0, [r7, #4]
 800d254:	f000 fac6 	bl	800d7e4 <HAL_TIM_IC_CaptureCallback>
 800d258:	e005      	b.n	800d266 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d25a:	6878      	ldr	r0, [r7, #4]
 800d25c:	f7f3 fa12 	bl	8000684 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d260:	6878      	ldr	r0, [r7, #4]
 800d262:	f000 fac9 	bl	800d7f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	2200      	movs	r2, #0
 800d26a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800d26c:	68bb      	ldr	r3, [r7, #8]
 800d26e:	f003 0308 	and.w	r3, r3, #8
 800d272:	2b00      	cmp	r3, #0
 800d274:	d020      	beq.n	800d2b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	f003 0308 	and.w	r3, r3, #8
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d01b      	beq.n	800d2b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	f06f 0208 	mvn.w	r2, #8
 800d288:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	2204      	movs	r2, #4
 800d28e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	69db      	ldr	r3, [r3, #28]
 800d296:	f003 0303 	and.w	r3, r3, #3
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d003      	beq.n	800d2a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d29e:	6878      	ldr	r0, [r7, #4]
 800d2a0:	f000 faa0 	bl	800d7e4 <HAL_TIM_IC_CaptureCallback>
 800d2a4:	e005      	b.n	800d2b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d2a6:	6878      	ldr	r0, [r7, #4]
 800d2a8:	f7f3 f9ec 	bl	8000684 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d2ac:	6878      	ldr	r0, [r7, #4]
 800d2ae:	f000 faa3 	bl	800d7f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	2200      	movs	r2, #0
 800d2b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800d2b8:	68bb      	ldr	r3, [r7, #8]
 800d2ba:	f003 0310 	and.w	r3, r3, #16
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d020      	beq.n	800d304 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	f003 0310 	and.w	r3, r3, #16
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d01b      	beq.n	800d304 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	f06f 0210 	mvn.w	r2, #16
 800d2d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	2208      	movs	r2, #8
 800d2da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	69db      	ldr	r3, [r3, #28]
 800d2e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d003      	beq.n	800d2f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d2ea:	6878      	ldr	r0, [r7, #4]
 800d2ec:	f000 fa7a 	bl	800d7e4 <HAL_TIM_IC_CaptureCallback>
 800d2f0:	e005      	b.n	800d2fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d2f2:	6878      	ldr	r0, [r7, #4]
 800d2f4:	f7f3 f9c6 	bl	8000684 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d2f8:	6878      	ldr	r0, [r7, #4]
 800d2fa:	f000 fa7d 	bl	800d7f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	2200      	movs	r2, #0
 800d302:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800d304:	68bb      	ldr	r3, [r7, #8]
 800d306:	f003 0301 	and.w	r3, r3, #1
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d00c      	beq.n	800d328 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	f003 0301 	and.w	r3, r3, #1
 800d314:	2b00      	cmp	r3, #0
 800d316:	d007      	beq.n	800d328 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	f06f 0201 	mvn.w	r2, #1
 800d320:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d322:	6878      	ldr	r0, [r7, #4]
 800d324:	f7f4 ffa0 	bl	8002268 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d328:	68bb      	ldr	r3, [r7, #8]
 800d32a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d104      	bne.n	800d33c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800d332:	68bb      	ldr	r3, [r7, #8]
 800d334:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d00c      	beq.n	800d356 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d342:	2b00      	cmp	r3, #0
 800d344:	d007      	beq.n	800d356 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 800d34e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d350:	6878      	ldr	r0, [r7, #4]
 800d352:	f000 ffbb 	bl	800e2cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800d356:	68bb      	ldr	r3, [r7, #8]
 800d358:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d00c      	beq.n	800d37a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d366:	2b00      	cmp	r3, #0
 800d368:	d007      	beq.n	800d37a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800d372:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d374:	6878      	ldr	r0, [r7, #4]
 800d376:	f000 ffb3 	bl	800e2e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800d37a:	68bb      	ldr	r3, [r7, #8]
 800d37c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d380:	2b00      	cmp	r3, #0
 800d382:	d00c      	beq.n	800d39e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d007      	beq.n	800d39e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d396:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d398:	6878      	ldr	r0, [r7, #4]
 800d39a:	f000 fa37 	bl	800d80c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800d39e:	68bb      	ldr	r3, [r7, #8]
 800d3a0:	f003 0320 	and.w	r3, r3, #32
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d00c      	beq.n	800d3c2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	f003 0320 	and.w	r3, r3, #32
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d007      	beq.n	800d3c2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	f06f 0220 	mvn.w	r2, #32
 800d3ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d3bc:	6878      	ldr	r0, [r7, #4]
 800d3be:	f000 ff7b 	bl	800e2b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d3c2:	bf00      	nop
 800d3c4:	3710      	adds	r7, #16
 800d3c6:	46bd      	mov	sp, r7
 800d3c8:	bd80      	pop	{r7, pc}
	...

0800d3cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d3cc:	b580      	push	{r7, lr}
 800d3ce:	b086      	sub	sp, #24
 800d3d0:	af00      	add	r7, sp, #0
 800d3d2:	60f8      	str	r0, [r7, #12]
 800d3d4:	60b9      	str	r1, [r7, #8]
 800d3d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d3d8:	2300      	movs	r3, #0
 800d3da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d3dc:	68fb      	ldr	r3, [r7, #12]
 800d3de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d3e2:	2b01      	cmp	r3, #1
 800d3e4:	d101      	bne.n	800d3ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 800d3e6:	2302      	movs	r3, #2
 800d3e8:	e0ff      	b.n	800d5ea <HAL_TIM_PWM_ConfigChannel+0x21e>
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	2201      	movs	r2, #1
 800d3ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	2b14      	cmp	r3, #20
 800d3f6:	f200 80f0 	bhi.w	800d5da <HAL_TIM_PWM_ConfigChannel+0x20e>
 800d3fa:	a201      	add	r2, pc, #4	; (adr r2, 800d400 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800d3fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d400:	0800d455 	.word	0x0800d455
 800d404:	0800d5db 	.word	0x0800d5db
 800d408:	0800d5db 	.word	0x0800d5db
 800d40c:	0800d5db 	.word	0x0800d5db
 800d410:	0800d495 	.word	0x0800d495
 800d414:	0800d5db 	.word	0x0800d5db
 800d418:	0800d5db 	.word	0x0800d5db
 800d41c:	0800d5db 	.word	0x0800d5db
 800d420:	0800d4d7 	.word	0x0800d4d7
 800d424:	0800d5db 	.word	0x0800d5db
 800d428:	0800d5db 	.word	0x0800d5db
 800d42c:	0800d5db 	.word	0x0800d5db
 800d430:	0800d517 	.word	0x0800d517
 800d434:	0800d5db 	.word	0x0800d5db
 800d438:	0800d5db 	.word	0x0800d5db
 800d43c:	0800d5db 	.word	0x0800d5db
 800d440:	0800d559 	.word	0x0800d559
 800d444:	0800d5db 	.word	0x0800d5db
 800d448:	0800d5db 	.word	0x0800d5db
 800d44c:	0800d5db 	.word	0x0800d5db
 800d450:	0800d599 	.word	0x0800d599
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	68b9      	ldr	r1, [r7, #8]
 800d45a:	4618      	mov	r0, r3
 800d45c:	f000 fa86 	bl	800d96c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	699a      	ldr	r2, [r3, #24]
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	f042 0208 	orr.w	r2, r2, #8
 800d46e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	699a      	ldr	r2, [r3, #24]
 800d476:	68fb      	ldr	r3, [r7, #12]
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	f022 0204 	bic.w	r2, r2, #4
 800d47e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	6999      	ldr	r1, [r3, #24]
 800d486:	68bb      	ldr	r3, [r7, #8]
 800d488:	691a      	ldr	r2, [r3, #16]
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	430a      	orrs	r2, r1
 800d490:	619a      	str	r2, [r3, #24]
      break;
 800d492:	e0a5      	b.n	800d5e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	68b9      	ldr	r1, [r7, #8]
 800d49a:	4618      	mov	r0, r3
 800d49c:	f000 faf6 	bl	800da8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	699a      	ldr	r2, [r3, #24]
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d4ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	699a      	ldr	r2, [r3, #24]
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d4be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	6999      	ldr	r1, [r3, #24]
 800d4c6:	68bb      	ldr	r3, [r7, #8]
 800d4c8:	691b      	ldr	r3, [r3, #16]
 800d4ca:	021a      	lsls	r2, r3, #8
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	430a      	orrs	r2, r1
 800d4d2:	619a      	str	r2, [r3, #24]
      break;
 800d4d4:	e084      	b.n	800d5e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	68b9      	ldr	r1, [r7, #8]
 800d4dc:	4618      	mov	r0, r3
 800d4de:	f000 fb5f 	bl	800dba0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	69da      	ldr	r2, [r3, #28]
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	f042 0208 	orr.w	r2, r2, #8
 800d4f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	69da      	ldr	r2, [r3, #28]
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	f022 0204 	bic.w	r2, r2, #4
 800d500:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	69d9      	ldr	r1, [r3, #28]
 800d508:	68bb      	ldr	r3, [r7, #8]
 800d50a:	691a      	ldr	r2, [r3, #16]
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	430a      	orrs	r2, r1
 800d512:	61da      	str	r2, [r3, #28]
      break;
 800d514:	e064      	b.n	800d5e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	68b9      	ldr	r1, [r7, #8]
 800d51c:	4618      	mov	r0, r3
 800d51e:	f000 fbc7 	bl	800dcb0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	69da      	ldr	r2, [r3, #28]
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d530:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	69da      	ldr	r2, [r3, #28]
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d540:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	69d9      	ldr	r1, [r3, #28]
 800d548:	68bb      	ldr	r3, [r7, #8]
 800d54a:	691b      	ldr	r3, [r3, #16]
 800d54c:	021a      	lsls	r2, r3, #8
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	430a      	orrs	r2, r1
 800d554:	61da      	str	r2, [r3, #28]
      break;
 800d556:	e043      	b.n	800d5e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	68b9      	ldr	r1, [r7, #8]
 800d55e:	4618      	mov	r0, r3
 800d560:	f000 fc10 	bl	800dd84 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	f042 0208 	orr.w	r2, r2, #8
 800d572:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d574:	68fb      	ldr	r3, [r7, #12]
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	f022 0204 	bic.w	r2, r2, #4
 800d582:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d58a:	68bb      	ldr	r3, [r7, #8]
 800d58c:	691a      	ldr	r2, [r3, #16]
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	430a      	orrs	r2, r1
 800d594:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800d596:	e023      	b.n	800d5e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	68b9      	ldr	r1, [r7, #8]
 800d59e:	4618      	mov	r0, r3
 800d5a0:	f000 fc54 	bl	800de4c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d5a4:	68fb      	ldr	r3, [r7, #12]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	681b      	ldr	r3, [r3, #0]
 800d5ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d5b2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d5c2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d5ca:	68bb      	ldr	r3, [r7, #8]
 800d5cc:	691b      	ldr	r3, [r3, #16]
 800d5ce:	021a      	lsls	r2, r3, #8
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	430a      	orrs	r2, r1
 800d5d6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800d5d8:	e002      	b.n	800d5e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800d5da:	2301      	movs	r3, #1
 800d5dc:	75fb      	strb	r3, [r7, #23]
      break;
 800d5de:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	2200      	movs	r2, #0
 800d5e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d5e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d5ea:	4618      	mov	r0, r3
 800d5ec:	3718      	adds	r7, #24
 800d5ee:	46bd      	mov	sp, r7
 800d5f0:	bd80      	pop	{r7, pc}
 800d5f2:	bf00      	nop

0800d5f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d5f4:	b580      	push	{r7, lr}
 800d5f6:	b084      	sub	sp, #16
 800d5f8:	af00      	add	r7, sp, #0
 800d5fa:	6078      	str	r0, [r7, #4]
 800d5fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d5fe:	2300      	movs	r3, #0
 800d600:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d608:	2b01      	cmp	r3, #1
 800d60a:	d101      	bne.n	800d610 <HAL_TIM_ConfigClockSource+0x1c>
 800d60c:	2302      	movs	r3, #2
 800d60e:	e0dc      	b.n	800d7ca <HAL_TIM_ConfigClockSource+0x1d6>
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	2201      	movs	r2, #1
 800d614:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	2202      	movs	r2, #2
 800d61c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	689b      	ldr	r3, [r3, #8]
 800d626:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d628:	68ba      	ldr	r2, [r7, #8]
 800d62a:	4b6a      	ldr	r3, [pc, #424]	; (800d7d4 <HAL_TIM_ConfigClockSource+0x1e0>)
 800d62c:	4013      	ands	r3, r2
 800d62e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d630:	68bb      	ldr	r3, [r7, #8]
 800d632:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d636:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	68ba      	ldr	r2, [r7, #8]
 800d63e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d640:	683b      	ldr	r3, [r7, #0]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	4a64      	ldr	r2, [pc, #400]	; (800d7d8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800d646:	4293      	cmp	r3, r2
 800d648:	f000 80a9 	beq.w	800d79e <HAL_TIM_ConfigClockSource+0x1aa>
 800d64c:	4a62      	ldr	r2, [pc, #392]	; (800d7d8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800d64e:	4293      	cmp	r3, r2
 800d650:	f200 80ae 	bhi.w	800d7b0 <HAL_TIM_ConfigClockSource+0x1bc>
 800d654:	4a61      	ldr	r2, [pc, #388]	; (800d7dc <HAL_TIM_ConfigClockSource+0x1e8>)
 800d656:	4293      	cmp	r3, r2
 800d658:	f000 80a1 	beq.w	800d79e <HAL_TIM_ConfigClockSource+0x1aa>
 800d65c:	4a5f      	ldr	r2, [pc, #380]	; (800d7dc <HAL_TIM_ConfigClockSource+0x1e8>)
 800d65e:	4293      	cmp	r3, r2
 800d660:	f200 80a6 	bhi.w	800d7b0 <HAL_TIM_ConfigClockSource+0x1bc>
 800d664:	4a5e      	ldr	r2, [pc, #376]	; (800d7e0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800d666:	4293      	cmp	r3, r2
 800d668:	f000 8099 	beq.w	800d79e <HAL_TIM_ConfigClockSource+0x1aa>
 800d66c:	4a5c      	ldr	r2, [pc, #368]	; (800d7e0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800d66e:	4293      	cmp	r3, r2
 800d670:	f200 809e 	bhi.w	800d7b0 <HAL_TIM_ConfigClockSource+0x1bc>
 800d674:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800d678:	f000 8091 	beq.w	800d79e <HAL_TIM_ConfigClockSource+0x1aa>
 800d67c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800d680:	f200 8096 	bhi.w	800d7b0 <HAL_TIM_ConfigClockSource+0x1bc>
 800d684:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d688:	f000 8089 	beq.w	800d79e <HAL_TIM_ConfigClockSource+0x1aa>
 800d68c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d690:	f200 808e 	bhi.w	800d7b0 <HAL_TIM_ConfigClockSource+0x1bc>
 800d694:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d698:	d03e      	beq.n	800d718 <HAL_TIM_ConfigClockSource+0x124>
 800d69a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d69e:	f200 8087 	bhi.w	800d7b0 <HAL_TIM_ConfigClockSource+0x1bc>
 800d6a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d6a6:	f000 8086 	beq.w	800d7b6 <HAL_TIM_ConfigClockSource+0x1c2>
 800d6aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d6ae:	d87f      	bhi.n	800d7b0 <HAL_TIM_ConfigClockSource+0x1bc>
 800d6b0:	2b70      	cmp	r3, #112	; 0x70
 800d6b2:	d01a      	beq.n	800d6ea <HAL_TIM_ConfigClockSource+0xf6>
 800d6b4:	2b70      	cmp	r3, #112	; 0x70
 800d6b6:	d87b      	bhi.n	800d7b0 <HAL_TIM_ConfigClockSource+0x1bc>
 800d6b8:	2b60      	cmp	r3, #96	; 0x60
 800d6ba:	d050      	beq.n	800d75e <HAL_TIM_ConfigClockSource+0x16a>
 800d6bc:	2b60      	cmp	r3, #96	; 0x60
 800d6be:	d877      	bhi.n	800d7b0 <HAL_TIM_ConfigClockSource+0x1bc>
 800d6c0:	2b50      	cmp	r3, #80	; 0x50
 800d6c2:	d03c      	beq.n	800d73e <HAL_TIM_ConfigClockSource+0x14a>
 800d6c4:	2b50      	cmp	r3, #80	; 0x50
 800d6c6:	d873      	bhi.n	800d7b0 <HAL_TIM_ConfigClockSource+0x1bc>
 800d6c8:	2b40      	cmp	r3, #64	; 0x40
 800d6ca:	d058      	beq.n	800d77e <HAL_TIM_ConfigClockSource+0x18a>
 800d6cc:	2b40      	cmp	r3, #64	; 0x40
 800d6ce:	d86f      	bhi.n	800d7b0 <HAL_TIM_ConfigClockSource+0x1bc>
 800d6d0:	2b30      	cmp	r3, #48	; 0x30
 800d6d2:	d064      	beq.n	800d79e <HAL_TIM_ConfigClockSource+0x1aa>
 800d6d4:	2b30      	cmp	r3, #48	; 0x30
 800d6d6:	d86b      	bhi.n	800d7b0 <HAL_TIM_ConfigClockSource+0x1bc>
 800d6d8:	2b20      	cmp	r3, #32
 800d6da:	d060      	beq.n	800d79e <HAL_TIM_ConfigClockSource+0x1aa>
 800d6dc:	2b20      	cmp	r3, #32
 800d6de:	d867      	bhi.n	800d7b0 <HAL_TIM_ConfigClockSource+0x1bc>
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d05c      	beq.n	800d79e <HAL_TIM_ConfigClockSource+0x1aa>
 800d6e4:	2b10      	cmp	r3, #16
 800d6e6:	d05a      	beq.n	800d79e <HAL_TIM_ConfigClockSource+0x1aa>
 800d6e8:	e062      	b.n	800d7b0 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	6818      	ldr	r0, [r3, #0]
 800d6ee:	683b      	ldr	r3, [r7, #0]
 800d6f0:	6899      	ldr	r1, [r3, #8]
 800d6f2:	683b      	ldr	r3, [r7, #0]
 800d6f4:	685a      	ldr	r2, [r3, #4]
 800d6f6:	683b      	ldr	r3, [r7, #0]
 800d6f8:	68db      	ldr	r3, [r3, #12]
 800d6fa:	f000 fc8b 	bl	800e014 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	689b      	ldr	r3, [r3, #8]
 800d704:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d706:	68bb      	ldr	r3, [r7, #8]
 800d708:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d70c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	68ba      	ldr	r2, [r7, #8]
 800d714:	609a      	str	r2, [r3, #8]
      break;
 800d716:	e04f      	b.n	800d7b8 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	6818      	ldr	r0, [r3, #0]
 800d71c:	683b      	ldr	r3, [r7, #0]
 800d71e:	6899      	ldr	r1, [r3, #8]
 800d720:	683b      	ldr	r3, [r7, #0]
 800d722:	685a      	ldr	r2, [r3, #4]
 800d724:	683b      	ldr	r3, [r7, #0]
 800d726:	68db      	ldr	r3, [r3, #12]
 800d728:	f000 fc74 	bl	800e014 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	689a      	ldr	r2, [r3, #8]
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d73a:	609a      	str	r2, [r3, #8]
      break;
 800d73c:	e03c      	b.n	800d7b8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	6818      	ldr	r0, [r3, #0]
 800d742:	683b      	ldr	r3, [r7, #0]
 800d744:	6859      	ldr	r1, [r3, #4]
 800d746:	683b      	ldr	r3, [r7, #0]
 800d748:	68db      	ldr	r3, [r3, #12]
 800d74a:	461a      	mov	r2, r3
 800d74c:	f000 fbe4 	bl	800df18 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	2150      	movs	r1, #80	; 0x50
 800d756:	4618      	mov	r0, r3
 800d758:	f000 fc3e 	bl	800dfd8 <TIM_ITRx_SetConfig>
      break;
 800d75c:	e02c      	b.n	800d7b8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	6818      	ldr	r0, [r3, #0]
 800d762:	683b      	ldr	r3, [r7, #0]
 800d764:	6859      	ldr	r1, [r3, #4]
 800d766:	683b      	ldr	r3, [r7, #0]
 800d768:	68db      	ldr	r3, [r3, #12]
 800d76a:	461a      	mov	r2, r3
 800d76c:	f000 fc03 	bl	800df76 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	2160      	movs	r1, #96	; 0x60
 800d776:	4618      	mov	r0, r3
 800d778:	f000 fc2e 	bl	800dfd8 <TIM_ITRx_SetConfig>
      break;
 800d77c:	e01c      	b.n	800d7b8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	6818      	ldr	r0, [r3, #0]
 800d782:	683b      	ldr	r3, [r7, #0]
 800d784:	6859      	ldr	r1, [r3, #4]
 800d786:	683b      	ldr	r3, [r7, #0]
 800d788:	68db      	ldr	r3, [r3, #12]
 800d78a:	461a      	mov	r2, r3
 800d78c:	f000 fbc4 	bl	800df18 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	2140      	movs	r1, #64	; 0x40
 800d796:	4618      	mov	r0, r3
 800d798:	f000 fc1e 	bl	800dfd8 <TIM_ITRx_SetConfig>
      break;
 800d79c:	e00c      	b.n	800d7b8 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	681a      	ldr	r2, [r3, #0]
 800d7a2:	683b      	ldr	r3, [r7, #0]
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	4619      	mov	r1, r3
 800d7a8:	4610      	mov	r0, r2
 800d7aa:	f000 fc15 	bl	800dfd8 <TIM_ITRx_SetConfig>
      break;
 800d7ae:	e003      	b.n	800d7b8 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800d7b0:	2301      	movs	r3, #1
 800d7b2:	73fb      	strb	r3, [r7, #15]
      break;
 800d7b4:	e000      	b.n	800d7b8 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800d7b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	2201      	movs	r2, #1
 800d7bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	2200      	movs	r2, #0
 800d7c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d7c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7ca:	4618      	mov	r0, r3
 800d7cc:	3710      	adds	r7, #16
 800d7ce:	46bd      	mov	sp, r7
 800d7d0:	bd80      	pop	{r7, pc}
 800d7d2:	bf00      	nop
 800d7d4:	ffceff88 	.word	0xffceff88
 800d7d8:	00100040 	.word	0x00100040
 800d7dc:	00100030 	.word	0x00100030
 800d7e0:	00100020 	.word	0x00100020

0800d7e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d7e4:	b480      	push	{r7}
 800d7e6:	b083      	sub	sp, #12
 800d7e8:	af00      	add	r7, sp, #0
 800d7ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d7ec:	bf00      	nop
 800d7ee:	370c      	adds	r7, #12
 800d7f0:	46bd      	mov	sp, r7
 800d7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f6:	4770      	bx	lr

0800d7f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d7f8:	b480      	push	{r7}
 800d7fa:	b083      	sub	sp, #12
 800d7fc:	af00      	add	r7, sp, #0
 800d7fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d800:	bf00      	nop
 800d802:	370c      	adds	r7, #12
 800d804:	46bd      	mov	sp, r7
 800d806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d80a:	4770      	bx	lr

0800d80c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d80c:	b480      	push	{r7}
 800d80e:	b083      	sub	sp, #12
 800d810:	af00      	add	r7, sp, #0
 800d812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d814:	bf00      	nop
 800d816:	370c      	adds	r7, #12
 800d818:	46bd      	mov	sp, r7
 800d81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d81e:	4770      	bx	lr

0800d820 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d820:	b480      	push	{r7}
 800d822:	b085      	sub	sp, #20
 800d824:	af00      	add	r7, sp, #0
 800d826:	6078      	str	r0, [r7, #4]
 800d828:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	4a46      	ldr	r2, [pc, #280]	; (800d94c <TIM_Base_SetConfig+0x12c>)
 800d834:	4293      	cmp	r3, r2
 800d836:	d013      	beq.n	800d860 <TIM_Base_SetConfig+0x40>
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d83e:	d00f      	beq.n	800d860 <TIM_Base_SetConfig+0x40>
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	4a43      	ldr	r2, [pc, #268]	; (800d950 <TIM_Base_SetConfig+0x130>)
 800d844:	4293      	cmp	r3, r2
 800d846:	d00b      	beq.n	800d860 <TIM_Base_SetConfig+0x40>
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	4a42      	ldr	r2, [pc, #264]	; (800d954 <TIM_Base_SetConfig+0x134>)
 800d84c:	4293      	cmp	r3, r2
 800d84e:	d007      	beq.n	800d860 <TIM_Base_SetConfig+0x40>
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	4a41      	ldr	r2, [pc, #260]	; (800d958 <TIM_Base_SetConfig+0x138>)
 800d854:	4293      	cmp	r3, r2
 800d856:	d003      	beq.n	800d860 <TIM_Base_SetConfig+0x40>
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	4a40      	ldr	r2, [pc, #256]	; (800d95c <TIM_Base_SetConfig+0x13c>)
 800d85c:	4293      	cmp	r3, r2
 800d85e:	d108      	bne.n	800d872 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d866:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d868:	683b      	ldr	r3, [r7, #0]
 800d86a:	685b      	ldr	r3, [r3, #4]
 800d86c:	68fa      	ldr	r2, [r7, #12]
 800d86e:	4313      	orrs	r3, r2
 800d870:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	4a35      	ldr	r2, [pc, #212]	; (800d94c <TIM_Base_SetConfig+0x12c>)
 800d876:	4293      	cmp	r3, r2
 800d878:	d01f      	beq.n	800d8ba <TIM_Base_SetConfig+0x9a>
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d880:	d01b      	beq.n	800d8ba <TIM_Base_SetConfig+0x9a>
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	4a32      	ldr	r2, [pc, #200]	; (800d950 <TIM_Base_SetConfig+0x130>)
 800d886:	4293      	cmp	r3, r2
 800d888:	d017      	beq.n	800d8ba <TIM_Base_SetConfig+0x9a>
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	4a31      	ldr	r2, [pc, #196]	; (800d954 <TIM_Base_SetConfig+0x134>)
 800d88e:	4293      	cmp	r3, r2
 800d890:	d013      	beq.n	800d8ba <TIM_Base_SetConfig+0x9a>
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	4a30      	ldr	r2, [pc, #192]	; (800d958 <TIM_Base_SetConfig+0x138>)
 800d896:	4293      	cmp	r3, r2
 800d898:	d00f      	beq.n	800d8ba <TIM_Base_SetConfig+0x9a>
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	4a2f      	ldr	r2, [pc, #188]	; (800d95c <TIM_Base_SetConfig+0x13c>)
 800d89e:	4293      	cmp	r3, r2
 800d8a0:	d00b      	beq.n	800d8ba <TIM_Base_SetConfig+0x9a>
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	4a2e      	ldr	r2, [pc, #184]	; (800d960 <TIM_Base_SetConfig+0x140>)
 800d8a6:	4293      	cmp	r3, r2
 800d8a8:	d007      	beq.n	800d8ba <TIM_Base_SetConfig+0x9a>
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	4a2d      	ldr	r2, [pc, #180]	; (800d964 <TIM_Base_SetConfig+0x144>)
 800d8ae:	4293      	cmp	r3, r2
 800d8b0:	d003      	beq.n	800d8ba <TIM_Base_SetConfig+0x9a>
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	4a2c      	ldr	r2, [pc, #176]	; (800d968 <TIM_Base_SetConfig+0x148>)
 800d8b6:	4293      	cmp	r3, r2
 800d8b8:	d108      	bne.n	800d8cc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d8c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d8c2:	683b      	ldr	r3, [r7, #0]
 800d8c4:	68db      	ldr	r3, [r3, #12]
 800d8c6:	68fa      	ldr	r2, [r7, #12]
 800d8c8:	4313      	orrs	r3, r2
 800d8ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d8d2:	683b      	ldr	r3, [r7, #0]
 800d8d4:	695b      	ldr	r3, [r3, #20]
 800d8d6:	4313      	orrs	r3, r2
 800d8d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	68fa      	ldr	r2, [r7, #12]
 800d8de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d8e0:	683b      	ldr	r3, [r7, #0]
 800d8e2:	689a      	ldr	r2, [r3, #8]
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d8e8:	683b      	ldr	r3, [r7, #0]
 800d8ea:	681a      	ldr	r2, [r3, #0]
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	4a16      	ldr	r2, [pc, #88]	; (800d94c <TIM_Base_SetConfig+0x12c>)
 800d8f4:	4293      	cmp	r3, r2
 800d8f6:	d00f      	beq.n	800d918 <TIM_Base_SetConfig+0xf8>
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	4a18      	ldr	r2, [pc, #96]	; (800d95c <TIM_Base_SetConfig+0x13c>)
 800d8fc:	4293      	cmp	r3, r2
 800d8fe:	d00b      	beq.n	800d918 <TIM_Base_SetConfig+0xf8>
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	4a17      	ldr	r2, [pc, #92]	; (800d960 <TIM_Base_SetConfig+0x140>)
 800d904:	4293      	cmp	r3, r2
 800d906:	d007      	beq.n	800d918 <TIM_Base_SetConfig+0xf8>
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	4a16      	ldr	r2, [pc, #88]	; (800d964 <TIM_Base_SetConfig+0x144>)
 800d90c:	4293      	cmp	r3, r2
 800d90e:	d003      	beq.n	800d918 <TIM_Base_SetConfig+0xf8>
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	4a15      	ldr	r2, [pc, #84]	; (800d968 <TIM_Base_SetConfig+0x148>)
 800d914:	4293      	cmp	r3, r2
 800d916:	d103      	bne.n	800d920 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d918:	683b      	ldr	r3, [r7, #0]
 800d91a:	691a      	ldr	r2, [r3, #16]
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	2201      	movs	r2, #1
 800d924:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	691b      	ldr	r3, [r3, #16]
 800d92a:	f003 0301 	and.w	r3, r3, #1
 800d92e:	2b01      	cmp	r3, #1
 800d930:	d105      	bne.n	800d93e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	691b      	ldr	r3, [r3, #16]
 800d936:	f023 0201 	bic.w	r2, r3, #1
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	611a      	str	r2, [r3, #16]
  }
}
 800d93e:	bf00      	nop
 800d940:	3714      	adds	r7, #20
 800d942:	46bd      	mov	sp, r7
 800d944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d948:	4770      	bx	lr
 800d94a:	bf00      	nop
 800d94c:	40010000 	.word	0x40010000
 800d950:	40000400 	.word	0x40000400
 800d954:	40000800 	.word	0x40000800
 800d958:	40000c00 	.word	0x40000c00
 800d95c:	40010400 	.word	0x40010400
 800d960:	40014000 	.word	0x40014000
 800d964:	40014400 	.word	0x40014400
 800d968:	40014800 	.word	0x40014800

0800d96c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d96c:	b480      	push	{r7}
 800d96e:	b087      	sub	sp, #28
 800d970:	af00      	add	r7, sp, #0
 800d972:	6078      	str	r0, [r7, #4]
 800d974:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	6a1b      	ldr	r3, [r3, #32]
 800d97a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	6a1b      	ldr	r3, [r3, #32]
 800d980:	f023 0201 	bic.w	r2, r3, #1
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	685b      	ldr	r3, [r3, #4]
 800d98c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	699b      	ldr	r3, [r3, #24]
 800d992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d994:	68fa      	ldr	r2, [r7, #12]
 800d996:	4b37      	ldr	r3, [pc, #220]	; (800da74 <TIM_OC1_SetConfig+0x108>)
 800d998:	4013      	ands	r3, r2
 800d99a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	f023 0303 	bic.w	r3, r3, #3
 800d9a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d9a4:	683b      	ldr	r3, [r7, #0]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	68fa      	ldr	r2, [r7, #12]
 800d9aa:	4313      	orrs	r3, r2
 800d9ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d9ae:	697b      	ldr	r3, [r7, #20]
 800d9b0:	f023 0302 	bic.w	r3, r3, #2
 800d9b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d9b6:	683b      	ldr	r3, [r7, #0]
 800d9b8:	689b      	ldr	r3, [r3, #8]
 800d9ba:	697a      	ldr	r2, [r7, #20]
 800d9bc:	4313      	orrs	r3, r2
 800d9be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	4a2d      	ldr	r2, [pc, #180]	; (800da78 <TIM_OC1_SetConfig+0x10c>)
 800d9c4:	4293      	cmp	r3, r2
 800d9c6:	d00f      	beq.n	800d9e8 <TIM_OC1_SetConfig+0x7c>
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	4a2c      	ldr	r2, [pc, #176]	; (800da7c <TIM_OC1_SetConfig+0x110>)
 800d9cc:	4293      	cmp	r3, r2
 800d9ce:	d00b      	beq.n	800d9e8 <TIM_OC1_SetConfig+0x7c>
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	4a2b      	ldr	r2, [pc, #172]	; (800da80 <TIM_OC1_SetConfig+0x114>)
 800d9d4:	4293      	cmp	r3, r2
 800d9d6:	d007      	beq.n	800d9e8 <TIM_OC1_SetConfig+0x7c>
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	4a2a      	ldr	r2, [pc, #168]	; (800da84 <TIM_OC1_SetConfig+0x118>)
 800d9dc:	4293      	cmp	r3, r2
 800d9de:	d003      	beq.n	800d9e8 <TIM_OC1_SetConfig+0x7c>
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	4a29      	ldr	r2, [pc, #164]	; (800da88 <TIM_OC1_SetConfig+0x11c>)
 800d9e4:	4293      	cmp	r3, r2
 800d9e6:	d10c      	bne.n	800da02 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d9e8:	697b      	ldr	r3, [r7, #20]
 800d9ea:	f023 0308 	bic.w	r3, r3, #8
 800d9ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d9f0:	683b      	ldr	r3, [r7, #0]
 800d9f2:	68db      	ldr	r3, [r3, #12]
 800d9f4:	697a      	ldr	r2, [r7, #20]
 800d9f6:	4313      	orrs	r3, r2
 800d9f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d9fa:	697b      	ldr	r3, [r7, #20]
 800d9fc:	f023 0304 	bic.w	r3, r3, #4
 800da00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	4a1c      	ldr	r2, [pc, #112]	; (800da78 <TIM_OC1_SetConfig+0x10c>)
 800da06:	4293      	cmp	r3, r2
 800da08:	d00f      	beq.n	800da2a <TIM_OC1_SetConfig+0xbe>
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	4a1b      	ldr	r2, [pc, #108]	; (800da7c <TIM_OC1_SetConfig+0x110>)
 800da0e:	4293      	cmp	r3, r2
 800da10:	d00b      	beq.n	800da2a <TIM_OC1_SetConfig+0xbe>
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	4a1a      	ldr	r2, [pc, #104]	; (800da80 <TIM_OC1_SetConfig+0x114>)
 800da16:	4293      	cmp	r3, r2
 800da18:	d007      	beq.n	800da2a <TIM_OC1_SetConfig+0xbe>
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	4a19      	ldr	r2, [pc, #100]	; (800da84 <TIM_OC1_SetConfig+0x118>)
 800da1e:	4293      	cmp	r3, r2
 800da20:	d003      	beq.n	800da2a <TIM_OC1_SetConfig+0xbe>
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	4a18      	ldr	r2, [pc, #96]	; (800da88 <TIM_OC1_SetConfig+0x11c>)
 800da26:	4293      	cmp	r3, r2
 800da28:	d111      	bne.n	800da4e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800da2a:	693b      	ldr	r3, [r7, #16]
 800da2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800da30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800da32:	693b      	ldr	r3, [r7, #16]
 800da34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800da38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800da3a:	683b      	ldr	r3, [r7, #0]
 800da3c:	695b      	ldr	r3, [r3, #20]
 800da3e:	693a      	ldr	r2, [r7, #16]
 800da40:	4313      	orrs	r3, r2
 800da42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800da44:	683b      	ldr	r3, [r7, #0]
 800da46:	699b      	ldr	r3, [r3, #24]
 800da48:	693a      	ldr	r2, [r7, #16]
 800da4a:	4313      	orrs	r3, r2
 800da4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	693a      	ldr	r2, [r7, #16]
 800da52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	68fa      	ldr	r2, [r7, #12]
 800da58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	685a      	ldr	r2, [r3, #4]
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	697a      	ldr	r2, [r7, #20]
 800da66:	621a      	str	r2, [r3, #32]
}
 800da68:	bf00      	nop
 800da6a:	371c      	adds	r7, #28
 800da6c:	46bd      	mov	sp, r7
 800da6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da72:	4770      	bx	lr
 800da74:	fffeff8f 	.word	0xfffeff8f
 800da78:	40010000 	.word	0x40010000
 800da7c:	40010400 	.word	0x40010400
 800da80:	40014000 	.word	0x40014000
 800da84:	40014400 	.word	0x40014400
 800da88:	40014800 	.word	0x40014800

0800da8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800da8c:	b480      	push	{r7}
 800da8e:	b087      	sub	sp, #28
 800da90:	af00      	add	r7, sp, #0
 800da92:	6078      	str	r0, [r7, #4]
 800da94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	6a1b      	ldr	r3, [r3, #32]
 800da9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	6a1b      	ldr	r3, [r3, #32]
 800daa0:	f023 0210 	bic.w	r2, r3, #16
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	685b      	ldr	r3, [r3, #4]
 800daac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	699b      	ldr	r3, [r3, #24]
 800dab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800dab4:	68fa      	ldr	r2, [r7, #12]
 800dab6:	4b34      	ldr	r3, [pc, #208]	; (800db88 <TIM_OC2_SetConfig+0xfc>)
 800dab8:	4013      	ands	r3, r2
 800daba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800dac2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dac4:	683b      	ldr	r3, [r7, #0]
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	021b      	lsls	r3, r3, #8
 800daca:	68fa      	ldr	r2, [r7, #12]
 800dacc:	4313      	orrs	r3, r2
 800dace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800dad0:	697b      	ldr	r3, [r7, #20]
 800dad2:	f023 0320 	bic.w	r3, r3, #32
 800dad6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800dad8:	683b      	ldr	r3, [r7, #0]
 800dada:	689b      	ldr	r3, [r3, #8]
 800dadc:	011b      	lsls	r3, r3, #4
 800dade:	697a      	ldr	r2, [r7, #20]
 800dae0:	4313      	orrs	r3, r2
 800dae2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	4a29      	ldr	r2, [pc, #164]	; (800db8c <TIM_OC2_SetConfig+0x100>)
 800dae8:	4293      	cmp	r3, r2
 800daea:	d003      	beq.n	800daf4 <TIM_OC2_SetConfig+0x68>
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	4a28      	ldr	r2, [pc, #160]	; (800db90 <TIM_OC2_SetConfig+0x104>)
 800daf0:	4293      	cmp	r3, r2
 800daf2:	d10d      	bne.n	800db10 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800daf4:	697b      	ldr	r3, [r7, #20]
 800daf6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dafa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800dafc:	683b      	ldr	r3, [r7, #0]
 800dafe:	68db      	ldr	r3, [r3, #12]
 800db00:	011b      	lsls	r3, r3, #4
 800db02:	697a      	ldr	r2, [r7, #20]
 800db04:	4313      	orrs	r3, r2
 800db06:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800db08:	697b      	ldr	r3, [r7, #20]
 800db0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800db0e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	4a1e      	ldr	r2, [pc, #120]	; (800db8c <TIM_OC2_SetConfig+0x100>)
 800db14:	4293      	cmp	r3, r2
 800db16:	d00f      	beq.n	800db38 <TIM_OC2_SetConfig+0xac>
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	4a1d      	ldr	r2, [pc, #116]	; (800db90 <TIM_OC2_SetConfig+0x104>)
 800db1c:	4293      	cmp	r3, r2
 800db1e:	d00b      	beq.n	800db38 <TIM_OC2_SetConfig+0xac>
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	4a1c      	ldr	r2, [pc, #112]	; (800db94 <TIM_OC2_SetConfig+0x108>)
 800db24:	4293      	cmp	r3, r2
 800db26:	d007      	beq.n	800db38 <TIM_OC2_SetConfig+0xac>
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	4a1b      	ldr	r2, [pc, #108]	; (800db98 <TIM_OC2_SetConfig+0x10c>)
 800db2c:	4293      	cmp	r3, r2
 800db2e:	d003      	beq.n	800db38 <TIM_OC2_SetConfig+0xac>
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	4a1a      	ldr	r2, [pc, #104]	; (800db9c <TIM_OC2_SetConfig+0x110>)
 800db34:	4293      	cmp	r3, r2
 800db36:	d113      	bne.n	800db60 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800db38:	693b      	ldr	r3, [r7, #16]
 800db3a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800db3e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800db40:	693b      	ldr	r3, [r7, #16]
 800db42:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800db46:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800db48:	683b      	ldr	r3, [r7, #0]
 800db4a:	695b      	ldr	r3, [r3, #20]
 800db4c:	009b      	lsls	r3, r3, #2
 800db4e:	693a      	ldr	r2, [r7, #16]
 800db50:	4313      	orrs	r3, r2
 800db52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800db54:	683b      	ldr	r3, [r7, #0]
 800db56:	699b      	ldr	r3, [r3, #24]
 800db58:	009b      	lsls	r3, r3, #2
 800db5a:	693a      	ldr	r2, [r7, #16]
 800db5c:	4313      	orrs	r3, r2
 800db5e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	693a      	ldr	r2, [r7, #16]
 800db64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	68fa      	ldr	r2, [r7, #12]
 800db6a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800db6c:	683b      	ldr	r3, [r7, #0]
 800db6e:	685a      	ldr	r2, [r3, #4]
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	697a      	ldr	r2, [r7, #20]
 800db78:	621a      	str	r2, [r3, #32]
}
 800db7a:	bf00      	nop
 800db7c:	371c      	adds	r7, #28
 800db7e:	46bd      	mov	sp, r7
 800db80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db84:	4770      	bx	lr
 800db86:	bf00      	nop
 800db88:	feff8fff 	.word	0xfeff8fff
 800db8c:	40010000 	.word	0x40010000
 800db90:	40010400 	.word	0x40010400
 800db94:	40014000 	.word	0x40014000
 800db98:	40014400 	.word	0x40014400
 800db9c:	40014800 	.word	0x40014800

0800dba0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800dba0:	b480      	push	{r7}
 800dba2:	b087      	sub	sp, #28
 800dba4:	af00      	add	r7, sp, #0
 800dba6:	6078      	str	r0, [r7, #4]
 800dba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	6a1b      	ldr	r3, [r3, #32]
 800dbae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	6a1b      	ldr	r3, [r3, #32]
 800dbb4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	685b      	ldr	r3, [r3, #4]
 800dbc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	69db      	ldr	r3, [r3, #28]
 800dbc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800dbc8:	68fa      	ldr	r2, [r7, #12]
 800dbca:	4b33      	ldr	r3, [pc, #204]	; (800dc98 <TIM_OC3_SetConfig+0xf8>)
 800dbcc:	4013      	ands	r3, r2
 800dbce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	f023 0303 	bic.w	r3, r3, #3
 800dbd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dbd8:	683b      	ldr	r3, [r7, #0]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	68fa      	ldr	r2, [r7, #12]
 800dbde:	4313      	orrs	r3, r2
 800dbe0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800dbe2:	697b      	ldr	r3, [r7, #20]
 800dbe4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800dbe8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800dbea:	683b      	ldr	r3, [r7, #0]
 800dbec:	689b      	ldr	r3, [r3, #8]
 800dbee:	021b      	lsls	r3, r3, #8
 800dbf0:	697a      	ldr	r2, [r7, #20]
 800dbf2:	4313      	orrs	r3, r2
 800dbf4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	4a28      	ldr	r2, [pc, #160]	; (800dc9c <TIM_OC3_SetConfig+0xfc>)
 800dbfa:	4293      	cmp	r3, r2
 800dbfc:	d003      	beq.n	800dc06 <TIM_OC3_SetConfig+0x66>
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	4a27      	ldr	r2, [pc, #156]	; (800dca0 <TIM_OC3_SetConfig+0x100>)
 800dc02:	4293      	cmp	r3, r2
 800dc04:	d10d      	bne.n	800dc22 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800dc06:	697b      	ldr	r3, [r7, #20]
 800dc08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800dc0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800dc0e:	683b      	ldr	r3, [r7, #0]
 800dc10:	68db      	ldr	r3, [r3, #12]
 800dc12:	021b      	lsls	r3, r3, #8
 800dc14:	697a      	ldr	r2, [r7, #20]
 800dc16:	4313      	orrs	r3, r2
 800dc18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800dc1a:	697b      	ldr	r3, [r7, #20]
 800dc1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800dc20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	4a1d      	ldr	r2, [pc, #116]	; (800dc9c <TIM_OC3_SetConfig+0xfc>)
 800dc26:	4293      	cmp	r3, r2
 800dc28:	d00f      	beq.n	800dc4a <TIM_OC3_SetConfig+0xaa>
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	4a1c      	ldr	r2, [pc, #112]	; (800dca0 <TIM_OC3_SetConfig+0x100>)
 800dc2e:	4293      	cmp	r3, r2
 800dc30:	d00b      	beq.n	800dc4a <TIM_OC3_SetConfig+0xaa>
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	4a1b      	ldr	r2, [pc, #108]	; (800dca4 <TIM_OC3_SetConfig+0x104>)
 800dc36:	4293      	cmp	r3, r2
 800dc38:	d007      	beq.n	800dc4a <TIM_OC3_SetConfig+0xaa>
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	4a1a      	ldr	r2, [pc, #104]	; (800dca8 <TIM_OC3_SetConfig+0x108>)
 800dc3e:	4293      	cmp	r3, r2
 800dc40:	d003      	beq.n	800dc4a <TIM_OC3_SetConfig+0xaa>
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	4a19      	ldr	r2, [pc, #100]	; (800dcac <TIM_OC3_SetConfig+0x10c>)
 800dc46:	4293      	cmp	r3, r2
 800dc48:	d113      	bne.n	800dc72 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800dc4a:	693b      	ldr	r3, [r7, #16]
 800dc4c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800dc50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800dc52:	693b      	ldr	r3, [r7, #16]
 800dc54:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800dc58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800dc5a:	683b      	ldr	r3, [r7, #0]
 800dc5c:	695b      	ldr	r3, [r3, #20]
 800dc5e:	011b      	lsls	r3, r3, #4
 800dc60:	693a      	ldr	r2, [r7, #16]
 800dc62:	4313      	orrs	r3, r2
 800dc64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800dc66:	683b      	ldr	r3, [r7, #0]
 800dc68:	699b      	ldr	r3, [r3, #24]
 800dc6a:	011b      	lsls	r3, r3, #4
 800dc6c:	693a      	ldr	r2, [r7, #16]
 800dc6e:	4313      	orrs	r3, r2
 800dc70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	693a      	ldr	r2, [r7, #16]
 800dc76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	68fa      	ldr	r2, [r7, #12]
 800dc7c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800dc7e:	683b      	ldr	r3, [r7, #0]
 800dc80:	685a      	ldr	r2, [r3, #4]
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	697a      	ldr	r2, [r7, #20]
 800dc8a:	621a      	str	r2, [r3, #32]
}
 800dc8c:	bf00      	nop
 800dc8e:	371c      	adds	r7, #28
 800dc90:	46bd      	mov	sp, r7
 800dc92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc96:	4770      	bx	lr
 800dc98:	fffeff8f 	.word	0xfffeff8f
 800dc9c:	40010000 	.word	0x40010000
 800dca0:	40010400 	.word	0x40010400
 800dca4:	40014000 	.word	0x40014000
 800dca8:	40014400 	.word	0x40014400
 800dcac:	40014800 	.word	0x40014800

0800dcb0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800dcb0:	b480      	push	{r7}
 800dcb2:	b087      	sub	sp, #28
 800dcb4:	af00      	add	r7, sp, #0
 800dcb6:	6078      	str	r0, [r7, #4]
 800dcb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	6a1b      	ldr	r3, [r3, #32]
 800dcbe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	6a1b      	ldr	r3, [r3, #32]
 800dcc4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	685b      	ldr	r3, [r3, #4]
 800dcd0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	69db      	ldr	r3, [r3, #28]
 800dcd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800dcd8:	68fa      	ldr	r2, [r7, #12]
 800dcda:	4b24      	ldr	r3, [pc, #144]	; (800dd6c <TIM_OC4_SetConfig+0xbc>)
 800dcdc:	4013      	ands	r3, r2
 800dcde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800dce6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dce8:	683b      	ldr	r3, [r7, #0]
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	021b      	lsls	r3, r3, #8
 800dcee:	68fa      	ldr	r2, [r7, #12]
 800dcf0:	4313      	orrs	r3, r2
 800dcf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800dcf4:	693b      	ldr	r3, [r7, #16]
 800dcf6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800dcfa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800dcfc:	683b      	ldr	r3, [r7, #0]
 800dcfe:	689b      	ldr	r3, [r3, #8]
 800dd00:	031b      	lsls	r3, r3, #12
 800dd02:	693a      	ldr	r2, [r7, #16]
 800dd04:	4313      	orrs	r3, r2
 800dd06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	4a19      	ldr	r2, [pc, #100]	; (800dd70 <TIM_OC4_SetConfig+0xc0>)
 800dd0c:	4293      	cmp	r3, r2
 800dd0e:	d00f      	beq.n	800dd30 <TIM_OC4_SetConfig+0x80>
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	4a18      	ldr	r2, [pc, #96]	; (800dd74 <TIM_OC4_SetConfig+0xc4>)
 800dd14:	4293      	cmp	r3, r2
 800dd16:	d00b      	beq.n	800dd30 <TIM_OC4_SetConfig+0x80>
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	4a17      	ldr	r2, [pc, #92]	; (800dd78 <TIM_OC4_SetConfig+0xc8>)
 800dd1c:	4293      	cmp	r3, r2
 800dd1e:	d007      	beq.n	800dd30 <TIM_OC4_SetConfig+0x80>
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	4a16      	ldr	r2, [pc, #88]	; (800dd7c <TIM_OC4_SetConfig+0xcc>)
 800dd24:	4293      	cmp	r3, r2
 800dd26:	d003      	beq.n	800dd30 <TIM_OC4_SetConfig+0x80>
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	4a15      	ldr	r2, [pc, #84]	; (800dd80 <TIM_OC4_SetConfig+0xd0>)
 800dd2c:	4293      	cmp	r3, r2
 800dd2e:	d109      	bne.n	800dd44 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800dd30:	697b      	ldr	r3, [r7, #20]
 800dd32:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800dd36:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800dd38:	683b      	ldr	r3, [r7, #0]
 800dd3a:	695b      	ldr	r3, [r3, #20]
 800dd3c:	019b      	lsls	r3, r3, #6
 800dd3e:	697a      	ldr	r2, [r7, #20]
 800dd40:	4313      	orrs	r3, r2
 800dd42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	697a      	ldr	r2, [r7, #20]
 800dd48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	68fa      	ldr	r2, [r7, #12]
 800dd4e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800dd50:	683b      	ldr	r3, [r7, #0]
 800dd52:	685a      	ldr	r2, [r3, #4]
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	693a      	ldr	r2, [r7, #16]
 800dd5c:	621a      	str	r2, [r3, #32]
}
 800dd5e:	bf00      	nop
 800dd60:	371c      	adds	r7, #28
 800dd62:	46bd      	mov	sp, r7
 800dd64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd68:	4770      	bx	lr
 800dd6a:	bf00      	nop
 800dd6c:	feff8fff 	.word	0xfeff8fff
 800dd70:	40010000 	.word	0x40010000
 800dd74:	40010400 	.word	0x40010400
 800dd78:	40014000 	.word	0x40014000
 800dd7c:	40014400 	.word	0x40014400
 800dd80:	40014800 	.word	0x40014800

0800dd84 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800dd84:	b480      	push	{r7}
 800dd86:	b087      	sub	sp, #28
 800dd88:	af00      	add	r7, sp, #0
 800dd8a:	6078      	str	r0, [r7, #4]
 800dd8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	6a1b      	ldr	r3, [r3, #32]
 800dd92:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	6a1b      	ldr	r3, [r3, #32]
 800dd98:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	685b      	ldr	r3, [r3, #4]
 800dda4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ddaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ddac:	68fa      	ldr	r2, [r7, #12]
 800ddae:	4b21      	ldr	r3, [pc, #132]	; (800de34 <TIM_OC5_SetConfig+0xb0>)
 800ddb0:	4013      	ands	r3, r2
 800ddb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ddb4:	683b      	ldr	r3, [r7, #0]
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	68fa      	ldr	r2, [r7, #12]
 800ddba:	4313      	orrs	r3, r2
 800ddbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ddbe:	693b      	ldr	r3, [r7, #16]
 800ddc0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800ddc4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ddc6:	683b      	ldr	r3, [r7, #0]
 800ddc8:	689b      	ldr	r3, [r3, #8]
 800ddca:	041b      	lsls	r3, r3, #16
 800ddcc:	693a      	ldr	r2, [r7, #16]
 800ddce:	4313      	orrs	r3, r2
 800ddd0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	4a18      	ldr	r2, [pc, #96]	; (800de38 <TIM_OC5_SetConfig+0xb4>)
 800ddd6:	4293      	cmp	r3, r2
 800ddd8:	d00f      	beq.n	800ddfa <TIM_OC5_SetConfig+0x76>
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	4a17      	ldr	r2, [pc, #92]	; (800de3c <TIM_OC5_SetConfig+0xb8>)
 800ddde:	4293      	cmp	r3, r2
 800dde0:	d00b      	beq.n	800ddfa <TIM_OC5_SetConfig+0x76>
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	4a16      	ldr	r2, [pc, #88]	; (800de40 <TIM_OC5_SetConfig+0xbc>)
 800dde6:	4293      	cmp	r3, r2
 800dde8:	d007      	beq.n	800ddfa <TIM_OC5_SetConfig+0x76>
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	4a15      	ldr	r2, [pc, #84]	; (800de44 <TIM_OC5_SetConfig+0xc0>)
 800ddee:	4293      	cmp	r3, r2
 800ddf0:	d003      	beq.n	800ddfa <TIM_OC5_SetConfig+0x76>
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	4a14      	ldr	r2, [pc, #80]	; (800de48 <TIM_OC5_SetConfig+0xc4>)
 800ddf6:	4293      	cmp	r3, r2
 800ddf8:	d109      	bne.n	800de0e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ddfa:	697b      	ldr	r3, [r7, #20]
 800ddfc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800de00:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800de02:	683b      	ldr	r3, [r7, #0]
 800de04:	695b      	ldr	r3, [r3, #20]
 800de06:	021b      	lsls	r3, r3, #8
 800de08:	697a      	ldr	r2, [r7, #20]
 800de0a:	4313      	orrs	r3, r2
 800de0c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	697a      	ldr	r2, [r7, #20]
 800de12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	68fa      	ldr	r2, [r7, #12]
 800de18:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800de1a:	683b      	ldr	r3, [r7, #0]
 800de1c:	685a      	ldr	r2, [r3, #4]
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	693a      	ldr	r2, [r7, #16]
 800de26:	621a      	str	r2, [r3, #32]
}
 800de28:	bf00      	nop
 800de2a:	371c      	adds	r7, #28
 800de2c:	46bd      	mov	sp, r7
 800de2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de32:	4770      	bx	lr
 800de34:	fffeff8f 	.word	0xfffeff8f
 800de38:	40010000 	.word	0x40010000
 800de3c:	40010400 	.word	0x40010400
 800de40:	40014000 	.word	0x40014000
 800de44:	40014400 	.word	0x40014400
 800de48:	40014800 	.word	0x40014800

0800de4c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800de4c:	b480      	push	{r7}
 800de4e:	b087      	sub	sp, #28
 800de50:	af00      	add	r7, sp, #0
 800de52:	6078      	str	r0, [r7, #4]
 800de54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	6a1b      	ldr	r3, [r3, #32]
 800de5a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	6a1b      	ldr	r3, [r3, #32]
 800de60:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	685b      	ldr	r3, [r3, #4]
 800de6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800de72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800de74:	68fa      	ldr	r2, [r7, #12]
 800de76:	4b22      	ldr	r3, [pc, #136]	; (800df00 <TIM_OC6_SetConfig+0xb4>)
 800de78:	4013      	ands	r3, r2
 800de7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800de7c:	683b      	ldr	r3, [r7, #0]
 800de7e:	681b      	ldr	r3, [r3, #0]
 800de80:	021b      	lsls	r3, r3, #8
 800de82:	68fa      	ldr	r2, [r7, #12]
 800de84:	4313      	orrs	r3, r2
 800de86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800de88:	693b      	ldr	r3, [r7, #16]
 800de8a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800de8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800de90:	683b      	ldr	r3, [r7, #0]
 800de92:	689b      	ldr	r3, [r3, #8]
 800de94:	051b      	lsls	r3, r3, #20
 800de96:	693a      	ldr	r2, [r7, #16]
 800de98:	4313      	orrs	r3, r2
 800de9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	4a19      	ldr	r2, [pc, #100]	; (800df04 <TIM_OC6_SetConfig+0xb8>)
 800dea0:	4293      	cmp	r3, r2
 800dea2:	d00f      	beq.n	800dec4 <TIM_OC6_SetConfig+0x78>
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	4a18      	ldr	r2, [pc, #96]	; (800df08 <TIM_OC6_SetConfig+0xbc>)
 800dea8:	4293      	cmp	r3, r2
 800deaa:	d00b      	beq.n	800dec4 <TIM_OC6_SetConfig+0x78>
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	4a17      	ldr	r2, [pc, #92]	; (800df0c <TIM_OC6_SetConfig+0xc0>)
 800deb0:	4293      	cmp	r3, r2
 800deb2:	d007      	beq.n	800dec4 <TIM_OC6_SetConfig+0x78>
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	4a16      	ldr	r2, [pc, #88]	; (800df10 <TIM_OC6_SetConfig+0xc4>)
 800deb8:	4293      	cmp	r3, r2
 800deba:	d003      	beq.n	800dec4 <TIM_OC6_SetConfig+0x78>
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	4a15      	ldr	r2, [pc, #84]	; (800df14 <TIM_OC6_SetConfig+0xc8>)
 800dec0:	4293      	cmp	r3, r2
 800dec2:	d109      	bne.n	800ded8 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800dec4:	697b      	ldr	r3, [r7, #20]
 800dec6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800deca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800decc:	683b      	ldr	r3, [r7, #0]
 800dece:	695b      	ldr	r3, [r3, #20]
 800ded0:	029b      	lsls	r3, r3, #10
 800ded2:	697a      	ldr	r2, [r7, #20]
 800ded4:	4313      	orrs	r3, r2
 800ded6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	697a      	ldr	r2, [r7, #20]
 800dedc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	68fa      	ldr	r2, [r7, #12]
 800dee2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800dee4:	683b      	ldr	r3, [r7, #0]
 800dee6:	685a      	ldr	r2, [r3, #4]
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	693a      	ldr	r2, [r7, #16]
 800def0:	621a      	str	r2, [r3, #32]
}
 800def2:	bf00      	nop
 800def4:	371c      	adds	r7, #28
 800def6:	46bd      	mov	sp, r7
 800def8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800defc:	4770      	bx	lr
 800defe:	bf00      	nop
 800df00:	feff8fff 	.word	0xfeff8fff
 800df04:	40010000 	.word	0x40010000
 800df08:	40010400 	.word	0x40010400
 800df0c:	40014000 	.word	0x40014000
 800df10:	40014400 	.word	0x40014400
 800df14:	40014800 	.word	0x40014800

0800df18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800df18:	b480      	push	{r7}
 800df1a:	b087      	sub	sp, #28
 800df1c:	af00      	add	r7, sp, #0
 800df1e:	60f8      	str	r0, [r7, #12]
 800df20:	60b9      	str	r1, [r7, #8]
 800df22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800df24:	68fb      	ldr	r3, [r7, #12]
 800df26:	6a1b      	ldr	r3, [r3, #32]
 800df28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	6a1b      	ldr	r3, [r3, #32]
 800df2e:	f023 0201 	bic.w	r2, r3, #1
 800df32:	68fb      	ldr	r3, [r7, #12]
 800df34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	699b      	ldr	r3, [r3, #24]
 800df3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800df3c:	693b      	ldr	r3, [r7, #16]
 800df3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800df42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	011b      	lsls	r3, r3, #4
 800df48:	693a      	ldr	r2, [r7, #16]
 800df4a:	4313      	orrs	r3, r2
 800df4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800df4e:	697b      	ldr	r3, [r7, #20]
 800df50:	f023 030a 	bic.w	r3, r3, #10
 800df54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800df56:	697a      	ldr	r2, [r7, #20]
 800df58:	68bb      	ldr	r3, [r7, #8]
 800df5a:	4313      	orrs	r3, r2
 800df5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800df5e:	68fb      	ldr	r3, [r7, #12]
 800df60:	693a      	ldr	r2, [r7, #16]
 800df62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	697a      	ldr	r2, [r7, #20]
 800df68:	621a      	str	r2, [r3, #32]
}
 800df6a:	bf00      	nop
 800df6c:	371c      	adds	r7, #28
 800df6e:	46bd      	mov	sp, r7
 800df70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df74:	4770      	bx	lr

0800df76 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800df76:	b480      	push	{r7}
 800df78:	b087      	sub	sp, #28
 800df7a:	af00      	add	r7, sp, #0
 800df7c:	60f8      	str	r0, [r7, #12]
 800df7e:	60b9      	str	r1, [r7, #8]
 800df80:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	6a1b      	ldr	r3, [r3, #32]
 800df86:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	6a1b      	ldr	r3, [r3, #32]
 800df8c:	f023 0210 	bic.w	r2, r3, #16
 800df90:	68fb      	ldr	r3, [r7, #12]
 800df92:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	699b      	ldr	r3, [r3, #24]
 800df98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800df9a:	693b      	ldr	r3, [r7, #16]
 800df9c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800dfa0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	031b      	lsls	r3, r3, #12
 800dfa6:	693a      	ldr	r2, [r7, #16]
 800dfa8:	4313      	orrs	r3, r2
 800dfaa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800dfac:	697b      	ldr	r3, [r7, #20]
 800dfae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800dfb2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800dfb4:	68bb      	ldr	r3, [r7, #8]
 800dfb6:	011b      	lsls	r3, r3, #4
 800dfb8:	697a      	ldr	r2, [r7, #20]
 800dfba:	4313      	orrs	r3, r2
 800dfbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800dfbe:	68fb      	ldr	r3, [r7, #12]
 800dfc0:	693a      	ldr	r2, [r7, #16]
 800dfc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dfc4:	68fb      	ldr	r3, [r7, #12]
 800dfc6:	697a      	ldr	r2, [r7, #20]
 800dfc8:	621a      	str	r2, [r3, #32]
}
 800dfca:	bf00      	nop
 800dfcc:	371c      	adds	r7, #28
 800dfce:	46bd      	mov	sp, r7
 800dfd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfd4:	4770      	bx	lr
	...

0800dfd8 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800dfd8:	b480      	push	{r7}
 800dfda:	b085      	sub	sp, #20
 800dfdc:	af00      	add	r7, sp, #0
 800dfde:	6078      	str	r0, [r7, #4]
 800dfe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	689b      	ldr	r3, [r3, #8]
 800dfe6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800dfe8:	68fa      	ldr	r2, [r7, #12]
 800dfea:	4b09      	ldr	r3, [pc, #36]	; (800e010 <TIM_ITRx_SetConfig+0x38>)
 800dfec:	4013      	ands	r3, r2
 800dfee:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800dff0:	683a      	ldr	r2, [r7, #0]
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	4313      	orrs	r3, r2
 800dff6:	f043 0307 	orr.w	r3, r3, #7
 800dffa:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	68fa      	ldr	r2, [r7, #12]
 800e000:	609a      	str	r2, [r3, #8]
}
 800e002:	bf00      	nop
 800e004:	3714      	adds	r7, #20
 800e006:	46bd      	mov	sp, r7
 800e008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e00c:	4770      	bx	lr
 800e00e:	bf00      	nop
 800e010:	ffcfff8f 	.word	0xffcfff8f

0800e014 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e014:	b480      	push	{r7}
 800e016:	b087      	sub	sp, #28
 800e018:	af00      	add	r7, sp, #0
 800e01a:	60f8      	str	r0, [r7, #12]
 800e01c:	60b9      	str	r1, [r7, #8]
 800e01e:	607a      	str	r2, [r7, #4]
 800e020:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	689b      	ldr	r3, [r3, #8]
 800e026:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e028:	697b      	ldr	r3, [r7, #20]
 800e02a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e02e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e030:	683b      	ldr	r3, [r7, #0]
 800e032:	021a      	lsls	r2, r3, #8
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	431a      	orrs	r2, r3
 800e038:	68bb      	ldr	r3, [r7, #8]
 800e03a:	4313      	orrs	r3, r2
 800e03c:	697a      	ldr	r2, [r7, #20]
 800e03e:	4313      	orrs	r3, r2
 800e040:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	697a      	ldr	r2, [r7, #20]
 800e046:	609a      	str	r2, [r3, #8]
}
 800e048:	bf00      	nop
 800e04a:	371c      	adds	r7, #28
 800e04c:	46bd      	mov	sp, r7
 800e04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e052:	4770      	bx	lr

0800e054 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800e054:	b480      	push	{r7}
 800e056:	b087      	sub	sp, #28
 800e058:	af00      	add	r7, sp, #0
 800e05a:	60f8      	str	r0, [r7, #12]
 800e05c:	60b9      	str	r1, [r7, #8]
 800e05e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800e060:	68bb      	ldr	r3, [r7, #8]
 800e062:	f003 031f 	and.w	r3, r3, #31
 800e066:	2201      	movs	r2, #1
 800e068:	fa02 f303 	lsl.w	r3, r2, r3
 800e06c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	6a1a      	ldr	r2, [r3, #32]
 800e072:	697b      	ldr	r3, [r7, #20]
 800e074:	43db      	mvns	r3, r3
 800e076:	401a      	ands	r2, r3
 800e078:	68fb      	ldr	r3, [r7, #12]
 800e07a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	6a1a      	ldr	r2, [r3, #32]
 800e080:	68bb      	ldr	r3, [r7, #8]
 800e082:	f003 031f 	and.w	r3, r3, #31
 800e086:	6879      	ldr	r1, [r7, #4]
 800e088:	fa01 f303 	lsl.w	r3, r1, r3
 800e08c:	431a      	orrs	r2, r3
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	621a      	str	r2, [r3, #32]
}
 800e092:	bf00      	nop
 800e094:	371c      	adds	r7, #28
 800e096:	46bd      	mov	sp, r7
 800e098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e09c:	4770      	bx	lr
	...

0800e0a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e0a0:	b480      	push	{r7}
 800e0a2:	b085      	sub	sp, #20
 800e0a4:	af00      	add	r7, sp, #0
 800e0a6:	6078      	str	r0, [r7, #4]
 800e0a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e0b0:	2b01      	cmp	r3, #1
 800e0b2:	d101      	bne.n	800e0b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e0b4:	2302      	movs	r3, #2
 800e0b6:	e06d      	b.n	800e194 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	2201      	movs	r2, #1
 800e0bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	2202      	movs	r2, #2
 800e0c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	685b      	ldr	r3, [r3, #4]
 800e0ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	689b      	ldr	r3, [r3, #8]
 800e0d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	4a30      	ldr	r2, [pc, #192]	; (800e1a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e0de:	4293      	cmp	r3, r2
 800e0e0:	d004      	beq.n	800e0ec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	4a2f      	ldr	r2, [pc, #188]	; (800e1a4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800e0e8:	4293      	cmp	r3, r2
 800e0ea:	d108      	bne.n	800e0fe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800e0f2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e0f4:	683b      	ldr	r3, [r7, #0]
 800e0f6:	685b      	ldr	r3, [r3, #4]
 800e0f8:	68fa      	ldr	r2, [r7, #12]
 800e0fa:	4313      	orrs	r3, r2
 800e0fc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e0fe:	68fb      	ldr	r3, [r7, #12]
 800e100:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e104:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e106:	683b      	ldr	r3, [r7, #0]
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	68fa      	ldr	r2, [r7, #12]
 800e10c:	4313      	orrs	r3, r2
 800e10e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	68fa      	ldr	r2, [r7, #12]
 800e116:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	681b      	ldr	r3, [r3, #0]
 800e11c:	4a20      	ldr	r2, [pc, #128]	; (800e1a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e11e:	4293      	cmp	r3, r2
 800e120:	d022      	beq.n	800e168 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e12a:	d01d      	beq.n	800e168 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	681b      	ldr	r3, [r3, #0]
 800e130:	4a1d      	ldr	r2, [pc, #116]	; (800e1a8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800e132:	4293      	cmp	r3, r2
 800e134:	d018      	beq.n	800e168 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	4a1c      	ldr	r2, [pc, #112]	; (800e1ac <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800e13c:	4293      	cmp	r3, r2
 800e13e:	d013      	beq.n	800e168 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	4a1a      	ldr	r2, [pc, #104]	; (800e1b0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800e146:	4293      	cmp	r3, r2
 800e148:	d00e      	beq.n	800e168 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	4a15      	ldr	r2, [pc, #84]	; (800e1a4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800e150:	4293      	cmp	r3, r2
 800e152:	d009      	beq.n	800e168 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	4a16      	ldr	r2, [pc, #88]	; (800e1b4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e15a:	4293      	cmp	r3, r2
 800e15c:	d004      	beq.n	800e168 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	4a15      	ldr	r2, [pc, #84]	; (800e1b8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e164:	4293      	cmp	r3, r2
 800e166:	d10c      	bne.n	800e182 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e168:	68bb      	ldr	r3, [r7, #8]
 800e16a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e16e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e170:	683b      	ldr	r3, [r7, #0]
 800e172:	689b      	ldr	r3, [r3, #8]
 800e174:	68ba      	ldr	r2, [r7, #8]
 800e176:	4313      	orrs	r3, r2
 800e178:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	68ba      	ldr	r2, [r7, #8]
 800e180:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	2201      	movs	r2, #1
 800e186:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	2200      	movs	r2, #0
 800e18e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e192:	2300      	movs	r3, #0
}
 800e194:	4618      	mov	r0, r3
 800e196:	3714      	adds	r7, #20
 800e198:	46bd      	mov	sp, r7
 800e19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e19e:	4770      	bx	lr
 800e1a0:	40010000 	.word	0x40010000
 800e1a4:	40010400 	.word	0x40010400
 800e1a8:	40000400 	.word	0x40000400
 800e1ac:	40000800 	.word	0x40000800
 800e1b0:	40000c00 	.word	0x40000c00
 800e1b4:	40001800 	.word	0x40001800
 800e1b8:	40014000 	.word	0x40014000

0800e1bc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800e1bc:	b480      	push	{r7}
 800e1be:	b085      	sub	sp, #20
 800e1c0:	af00      	add	r7, sp, #0
 800e1c2:	6078      	str	r0, [r7, #4]
 800e1c4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800e1c6:	2300      	movs	r3, #0
 800e1c8:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e1d0:	2b01      	cmp	r3, #1
 800e1d2:	d101      	bne.n	800e1d8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800e1d4:	2302      	movs	r3, #2
 800e1d6:	e065      	b.n	800e2a4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	2201      	movs	r2, #1
 800e1dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800e1e6:	683b      	ldr	r3, [r7, #0]
 800e1e8:	68db      	ldr	r3, [r3, #12]
 800e1ea:	4313      	orrs	r3, r2
 800e1ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800e1f4:	683b      	ldr	r3, [r7, #0]
 800e1f6:	689b      	ldr	r3, [r3, #8]
 800e1f8:	4313      	orrs	r3, r2
 800e1fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800e1fc:	68fb      	ldr	r3, [r7, #12]
 800e1fe:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800e202:	683b      	ldr	r3, [r7, #0]
 800e204:	685b      	ldr	r3, [r3, #4]
 800e206:	4313      	orrs	r3, r2
 800e208:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800e210:	683b      	ldr	r3, [r7, #0]
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	4313      	orrs	r3, r2
 800e216:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e21e:	683b      	ldr	r3, [r7, #0]
 800e220:	691b      	ldr	r3, [r3, #16]
 800e222:	4313      	orrs	r3, r2
 800e224:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800e226:	68fb      	ldr	r3, [r7, #12]
 800e228:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800e22c:	683b      	ldr	r3, [r7, #0]
 800e22e:	695b      	ldr	r3, [r3, #20]
 800e230:	4313      	orrs	r3, r2
 800e232:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800e23a:	683b      	ldr	r3, [r7, #0]
 800e23c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e23e:	4313      	orrs	r3, r2
 800e240:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800e248:	683b      	ldr	r3, [r7, #0]
 800e24a:	699b      	ldr	r3, [r3, #24]
 800e24c:	041b      	lsls	r3, r3, #16
 800e24e:	4313      	orrs	r3, r2
 800e250:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	681b      	ldr	r3, [r3, #0]
 800e256:	4a16      	ldr	r2, [pc, #88]	; (800e2b0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800e258:	4293      	cmp	r3, r2
 800e25a:	d004      	beq.n	800e266 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	4a14      	ldr	r2, [pc, #80]	; (800e2b4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800e262:	4293      	cmp	r3, r2
 800e264:	d115      	bne.n	800e292 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800e266:	68fb      	ldr	r3, [r7, #12]
 800e268:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800e26c:	683b      	ldr	r3, [r7, #0]
 800e26e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e270:	051b      	lsls	r3, r3, #20
 800e272:	4313      	orrs	r3, r2
 800e274:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800e276:	68fb      	ldr	r3, [r7, #12]
 800e278:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800e27c:	683b      	ldr	r3, [r7, #0]
 800e27e:	69db      	ldr	r3, [r3, #28]
 800e280:	4313      	orrs	r3, r2
 800e282:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800e284:	68fb      	ldr	r3, [r7, #12]
 800e286:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800e28a:	683b      	ldr	r3, [r7, #0]
 800e28c:	6a1b      	ldr	r3, [r3, #32]
 800e28e:	4313      	orrs	r3, r2
 800e290:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	68fa      	ldr	r2, [r7, #12]
 800e298:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	2200      	movs	r2, #0
 800e29e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e2a2:	2300      	movs	r3, #0
}
 800e2a4:	4618      	mov	r0, r3
 800e2a6:	3714      	adds	r7, #20
 800e2a8:	46bd      	mov	sp, r7
 800e2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ae:	4770      	bx	lr
 800e2b0:	40010000 	.word	0x40010000
 800e2b4:	40010400 	.word	0x40010400

0800e2b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e2b8:	b480      	push	{r7}
 800e2ba:	b083      	sub	sp, #12
 800e2bc:	af00      	add	r7, sp, #0
 800e2be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e2c0:	bf00      	nop
 800e2c2:	370c      	adds	r7, #12
 800e2c4:	46bd      	mov	sp, r7
 800e2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ca:	4770      	bx	lr

0800e2cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e2cc:	b480      	push	{r7}
 800e2ce:	b083      	sub	sp, #12
 800e2d0:	af00      	add	r7, sp, #0
 800e2d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e2d4:	bf00      	nop
 800e2d6:	370c      	adds	r7, #12
 800e2d8:	46bd      	mov	sp, r7
 800e2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2de:	4770      	bx	lr

0800e2e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e2e0:	b480      	push	{r7}
 800e2e2:	b083      	sub	sp, #12
 800e2e4:	af00      	add	r7, sp, #0
 800e2e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e2e8:	bf00      	nop
 800e2ea:	370c      	adds	r7, #12
 800e2ec:	46bd      	mov	sp, r7
 800e2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2f2:	4770      	bx	lr

0800e2f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e2f4:	b580      	push	{r7, lr}
 800e2f6:	b082      	sub	sp, #8
 800e2f8:	af00      	add	r7, sp, #0
 800e2fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d101      	bne.n	800e306 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e302:	2301      	movs	r3, #1
 800e304:	e042      	b.n	800e38c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d106      	bne.n	800e31e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	2200      	movs	r2, #0
 800e314:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e318:	6878      	ldr	r0, [r7, #4]
 800e31a:	f7f4 fba9 	bl	8002a70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	2224      	movs	r2, #36	; 0x24
 800e322:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	681b      	ldr	r3, [r3, #0]
 800e32a:	681a      	ldr	r2, [r3, #0]
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	f022 0201 	bic.w	r2, r2, #1
 800e334:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d002      	beq.n	800e344 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800e33e:	6878      	ldr	r0, [r7, #4]
 800e340:	f001 fa44 	bl	800f7cc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e344:	6878      	ldr	r0, [r7, #4]
 800e346:	f000 fcd9 	bl	800ecfc <UART_SetConfig>
 800e34a:	4603      	mov	r3, r0
 800e34c:	2b01      	cmp	r3, #1
 800e34e:	d101      	bne.n	800e354 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800e350:	2301      	movs	r3, #1
 800e352:	e01b      	b.n	800e38c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	685a      	ldr	r2, [r3, #4]
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e362:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	681b      	ldr	r3, [r3, #0]
 800e368:	689a      	ldr	r2, [r3, #8]
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e372:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	681a      	ldr	r2, [r3, #0]
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	f042 0201 	orr.w	r2, r2, #1
 800e382:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e384:	6878      	ldr	r0, [r7, #4]
 800e386:	f001 fac3 	bl	800f910 <UART_CheckIdleState>
 800e38a:	4603      	mov	r3, r0
}
 800e38c:	4618      	mov	r0, r3
 800e38e:	3708      	adds	r7, #8
 800e390:	46bd      	mov	sp, r7
 800e392:	bd80      	pop	{r7, pc}

0800e394 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e394:	b580      	push	{r7, lr}
 800e396:	b08a      	sub	sp, #40	; 0x28
 800e398:	af02      	add	r7, sp, #8
 800e39a:	60f8      	str	r0, [r7, #12]
 800e39c:	60b9      	str	r1, [r7, #8]
 800e39e:	603b      	str	r3, [r7, #0]
 800e3a0:	4613      	mov	r3, r2
 800e3a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e3a4:	68fb      	ldr	r3, [r7, #12]
 800e3a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e3aa:	2b20      	cmp	r3, #32
 800e3ac:	d17b      	bne.n	800e4a6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800e3ae:	68bb      	ldr	r3, [r7, #8]
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d002      	beq.n	800e3ba <HAL_UART_Transmit+0x26>
 800e3b4:	88fb      	ldrh	r3, [r7, #6]
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d101      	bne.n	800e3be <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800e3ba:	2301      	movs	r3, #1
 800e3bc:	e074      	b.n	800e4a8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	2200      	movs	r2, #0
 800e3c2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e3c6:	68fb      	ldr	r3, [r7, #12]
 800e3c8:	2221      	movs	r2, #33	; 0x21
 800e3ca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e3ce:	f7f4 fe89 	bl	80030e4 <HAL_GetTick>
 800e3d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	88fa      	ldrh	r2, [r7, #6]
 800e3d8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	88fa      	ldrh	r2, [r7, #6]
 800e3e0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e3e4:	68fb      	ldr	r3, [r7, #12]
 800e3e6:	689b      	ldr	r3, [r3, #8]
 800e3e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e3ec:	d108      	bne.n	800e400 <HAL_UART_Transmit+0x6c>
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	691b      	ldr	r3, [r3, #16]
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d104      	bne.n	800e400 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800e3f6:	2300      	movs	r3, #0
 800e3f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800e3fa:	68bb      	ldr	r3, [r7, #8]
 800e3fc:	61bb      	str	r3, [r7, #24]
 800e3fe:	e003      	b.n	800e408 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800e400:	68bb      	ldr	r3, [r7, #8]
 800e402:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e404:	2300      	movs	r3, #0
 800e406:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800e408:	e030      	b.n	800e46c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e40a:	683b      	ldr	r3, [r7, #0]
 800e40c:	9300      	str	r3, [sp, #0]
 800e40e:	697b      	ldr	r3, [r7, #20]
 800e410:	2200      	movs	r2, #0
 800e412:	2180      	movs	r1, #128	; 0x80
 800e414:	68f8      	ldr	r0, [r7, #12]
 800e416:	f001 fb25 	bl	800fa64 <UART_WaitOnFlagUntilTimeout>
 800e41a:	4603      	mov	r3, r0
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d005      	beq.n	800e42c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800e420:	68fb      	ldr	r3, [r7, #12]
 800e422:	2220      	movs	r2, #32
 800e424:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 800e428:	2303      	movs	r3, #3
 800e42a:	e03d      	b.n	800e4a8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800e42c:	69fb      	ldr	r3, [r7, #28]
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d10b      	bne.n	800e44a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800e432:	69bb      	ldr	r3, [r7, #24]
 800e434:	881b      	ldrh	r3, [r3, #0]
 800e436:	461a      	mov	r2, r3
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e440:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800e442:	69bb      	ldr	r3, [r7, #24]
 800e444:	3302      	adds	r3, #2
 800e446:	61bb      	str	r3, [r7, #24]
 800e448:	e007      	b.n	800e45a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800e44a:	69fb      	ldr	r3, [r7, #28]
 800e44c:	781a      	ldrb	r2, [r3, #0]
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800e454:	69fb      	ldr	r3, [r7, #28]
 800e456:	3301      	adds	r3, #1
 800e458:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800e460:	b29b      	uxth	r3, r3
 800e462:	3b01      	subs	r3, #1
 800e464:	b29a      	uxth	r2, r3
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800e472:	b29b      	uxth	r3, r3
 800e474:	2b00      	cmp	r3, #0
 800e476:	d1c8      	bne.n	800e40a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800e478:	683b      	ldr	r3, [r7, #0]
 800e47a:	9300      	str	r3, [sp, #0]
 800e47c:	697b      	ldr	r3, [r7, #20]
 800e47e:	2200      	movs	r2, #0
 800e480:	2140      	movs	r1, #64	; 0x40
 800e482:	68f8      	ldr	r0, [r7, #12]
 800e484:	f001 faee 	bl	800fa64 <UART_WaitOnFlagUntilTimeout>
 800e488:	4603      	mov	r3, r0
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	d005      	beq.n	800e49a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	2220      	movs	r2, #32
 800e492:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800e496:	2303      	movs	r3, #3
 800e498:	e006      	b.n	800e4a8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	2220      	movs	r2, #32
 800e49e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800e4a2:	2300      	movs	r3, #0
 800e4a4:	e000      	b.n	800e4a8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800e4a6:	2302      	movs	r3, #2
  }
}
 800e4a8:	4618      	mov	r0, r3
 800e4aa:	3720      	adds	r7, #32
 800e4ac:	46bd      	mov	sp, r7
 800e4ae:	bd80      	pop	{r7, pc}

0800e4b0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e4b0:	b580      	push	{r7, lr}
 800e4b2:	b08a      	sub	sp, #40	; 0x28
 800e4b4:	af00      	add	r7, sp, #0
 800e4b6:	60f8      	str	r0, [r7, #12]
 800e4b8:	60b9      	str	r1, [r7, #8]
 800e4ba:	4613      	mov	r3, r2
 800e4bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e4c4:	2b20      	cmp	r3, #32
 800e4c6:	d137      	bne.n	800e538 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800e4c8:	68bb      	ldr	r3, [r7, #8]
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	d002      	beq.n	800e4d4 <HAL_UART_Receive_IT+0x24>
 800e4ce:	88fb      	ldrh	r3, [r7, #6]
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	d101      	bne.n	800e4d8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800e4d4:	2301      	movs	r3, #1
 800e4d6:	e030      	b.n	800e53a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	2200      	movs	r2, #0
 800e4dc:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	4a18      	ldr	r2, [pc, #96]	; (800e544 <HAL_UART_Receive_IT+0x94>)
 800e4e4:	4293      	cmp	r3, r2
 800e4e6:	d01f      	beq.n	800e528 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	681b      	ldr	r3, [r3, #0]
 800e4ec:	685b      	ldr	r3, [r3, #4]
 800e4ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e4f2:	2b00      	cmp	r3, #0
 800e4f4:	d018      	beq.n	800e528 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4fc:	697b      	ldr	r3, [r7, #20]
 800e4fe:	e853 3f00 	ldrex	r3, [r3]
 800e502:	613b      	str	r3, [r7, #16]
   return(result);
 800e504:	693b      	ldr	r3, [r7, #16]
 800e506:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800e50a:	627b      	str	r3, [r7, #36]	; 0x24
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	461a      	mov	r2, r3
 800e512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e514:	623b      	str	r3, [r7, #32]
 800e516:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e518:	69f9      	ldr	r1, [r7, #28]
 800e51a:	6a3a      	ldr	r2, [r7, #32]
 800e51c:	e841 2300 	strex	r3, r2, [r1]
 800e520:	61bb      	str	r3, [r7, #24]
   return(result);
 800e522:	69bb      	ldr	r3, [r7, #24]
 800e524:	2b00      	cmp	r3, #0
 800e526:	d1e6      	bne.n	800e4f6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800e528:	88fb      	ldrh	r3, [r7, #6]
 800e52a:	461a      	mov	r2, r3
 800e52c:	68b9      	ldr	r1, [r7, #8]
 800e52e:	68f8      	ldr	r0, [r7, #12]
 800e530:	f001 fb06 	bl	800fb40 <UART_Start_Receive_IT>
 800e534:	4603      	mov	r3, r0
 800e536:	e000      	b.n	800e53a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800e538:	2302      	movs	r3, #2
  }
}
 800e53a:	4618      	mov	r0, r3
 800e53c:	3728      	adds	r7, #40	; 0x28
 800e53e:	46bd      	mov	sp, r7
 800e540:	bd80      	pop	{r7, pc}
 800e542:	bf00      	nop
 800e544:	58000c00 	.word	0x58000c00

0800e548 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e548:	b580      	push	{r7, lr}
 800e54a:	b0ba      	sub	sp, #232	; 0xe8
 800e54c:	af00      	add	r7, sp, #0
 800e54e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	69db      	ldr	r3, [r3, #28]
 800e556:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	681b      	ldr	r3, [r3, #0]
 800e55e:	681b      	ldr	r3, [r3, #0]
 800e560:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	689b      	ldr	r3, [r3, #8]
 800e56a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e56e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800e572:	f640 030f 	movw	r3, #2063	; 0x80f
 800e576:	4013      	ands	r3, r2
 800e578:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800e57c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800e580:	2b00      	cmp	r3, #0
 800e582:	d11b      	bne.n	800e5bc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e584:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e588:	f003 0320 	and.w	r3, r3, #32
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d015      	beq.n	800e5bc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e590:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e594:	f003 0320 	and.w	r3, r3, #32
 800e598:	2b00      	cmp	r3, #0
 800e59a:	d105      	bne.n	800e5a8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e59c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e5a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	d009      	beq.n	800e5bc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	f000 8377 	beq.w	800eca0 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e5b6:	6878      	ldr	r0, [r7, #4]
 800e5b8:	4798      	blx	r3
      }
      return;
 800e5ba:	e371      	b.n	800eca0 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800e5bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	f000 8123 	beq.w	800e80c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800e5c6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800e5ca:	4b8d      	ldr	r3, [pc, #564]	; (800e800 <HAL_UART_IRQHandler+0x2b8>)
 800e5cc:	4013      	ands	r3, r2
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d106      	bne.n	800e5e0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800e5d2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800e5d6:	4b8b      	ldr	r3, [pc, #556]	; (800e804 <HAL_UART_IRQHandler+0x2bc>)
 800e5d8:	4013      	ands	r3, r2
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	f000 8116 	beq.w	800e80c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e5e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e5e4:	f003 0301 	and.w	r3, r3, #1
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d011      	beq.n	800e610 <HAL_UART_IRQHandler+0xc8>
 800e5ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e5f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d00b      	beq.n	800e610 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	2201      	movs	r2, #1
 800e5fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e606:	f043 0201 	orr.w	r2, r3, #1
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e610:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e614:	f003 0302 	and.w	r3, r3, #2
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d011      	beq.n	800e640 <HAL_UART_IRQHandler+0xf8>
 800e61c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e620:	f003 0301 	and.w	r3, r3, #1
 800e624:	2b00      	cmp	r3, #0
 800e626:	d00b      	beq.n	800e640 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	2202      	movs	r2, #2
 800e62e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e636:	f043 0204 	orr.w	r2, r3, #4
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e640:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e644:	f003 0304 	and.w	r3, r3, #4
 800e648:	2b00      	cmp	r3, #0
 800e64a:	d011      	beq.n	800e670 <HAL_UART_IRQHandler+0x128>
 800e64c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e650:	f003 0301 	and.w	r3, r3, #1
 800e654:	2b00      	cmp	r3, #0
 800e656:	d00b      	beq.n	800e670 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	2204      	movs	r2, #4
 800e65e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e666:	f043 0202 	orr.w	r2, r3, #2
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e670:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e674:	f003 0308 	and.w	r3, r3, #8
 800e678:	2b00      	cmp	r3, #0
 800e67a:	d017      	beq.n	800e6ac <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e67c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e680:	f003 0320 	and.w	r3, r3, #32
 800e684:	2b00      	cmp	r3, #0
 800e686:	d105      	bne.n	800e694 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800e688:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800e68c:	4b5c      	ldr	r3, [pc, #368]	; (800e800 <HAL_UART_IRQHandler+0x2b8>)
 800e68e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e690:	2b00      	cmp	r3, #0
 800e692:	d00b      	beq.n	800e6ac <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	681b      	ldr	r3, [r3, #0]
 800e698:	2208      	movs	r2, #8
 800e69a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e6a2:	f043 0208 	orr.w	r2, r3, #8
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e6ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e6b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d012      	beq.n	800e6de <HAL_UART_IRQHandler+0x196>
 800e6b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e6bc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d00c      	beq.n	800e6de <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	681b      	ldr	r3, [r3, #0]
 800e6c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e6cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e6d4:	f043 0220 	orr.w	r2, r3, #32
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	f000 82dd 	beq.w	800eca4 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e6ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e6ee:	f003 0320 	and.w	r3, r3, #32
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d013      	beq.n	800e71e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e6f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e6fa:	f003 0320 	and.w	r3, r3, #32
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d105      	bne.n	800e70e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e702:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e706:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d007      	beq.n	800e71e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e712:	2b00      	cmp	r3, #0
 800e714:	d003      	beq.n	800e71e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e71a:	6878      	ldr	r0, [r7, #4]
 800e71c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e724:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	689b      	ldr	r3, [r3, #8]
 800e72e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e732:	2b40      	cmp	r3, #64	; 0x40
 800e734:	d005      	beq.n	800e742 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e736:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800e73a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d054      	beq.n	800e7ec <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e742:	6878      	ldr	r0, [r7, #4]
 800e744:	f001 fb1e 	bl	800fd84 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	689b      	ldr	r3, [r3, #8]
 800e74e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e752:	2b40      	cmp	r3, #64	; 0x40
 800e754:	d146      	bne.n	800e7e4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	3308      	adds	r3, #8
 800e75c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e760:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800e764:	e853 3f00 	ldrex	r3, [r3]
 800e768:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800e76c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800e770:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e774:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	681b      	ldr	r3, [r3, #0]
 800e77c:	3308      	adds	r3, #8
 800e77e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800e782:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800e786:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e78a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800e78e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800e792:	e841 2300 	strex	r3, r2, [r1]
 800e796:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800e79a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d1d9      	bne.n	800e756 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d017      	beq.n	800e7dc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e7b2:	4a15      	ldr	r2, [pc, #84]	; (800e808 <HAL_UART_IRQHandler+0x2c0>)
 800e7b4:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e7bc:	4618      	mov	r0, r3
 800e7be:	f7f7 fe9d 	bl	80064fc <HAL_DMA_Abort_IT>
 800e7c2:	4603      	mov	r3, r0
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d019      	beq.n	800e7fc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e7ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e7d0:	687a      	ldr	r2, [r7, #4]
 800e7d2:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 800e7d6:	4610      	mov	r0, r2
 800e7d8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e7da:	e00f      	b.n	800e7fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e7dc:	6878      	ldr	r0, [r7, #4]
 800e7de:	f000 fa77 	bl	800ecd0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e7e2:	e00b      	b.n	800e7fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e7e4:	6878      	ldr	r0, [r7, #4]
 800e7e6:	f000 fa73 	bl	800ecd0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e7ea:	e007      	b.n	800e7fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e7ec:	6878      	ldr	r0, [r7, #4]
 800e7ee:	f000 fa6f 	bl	800ecd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	2200      	movs	r2, #0
 800e7f6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 800e7fa:	e253      	b.n	800eca4 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e7fc:	bf00      	nop
    return;
 800e7fe:	e251      	b.n	800eca4 <HAL_UART_IRQHandler+0x75c>
 800e800:	10000001 	.word	0x10000001
 800e804:	04000120 	.word	0x04000120
 800e808:	0800fe51 	.word	0x0800fe51

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e810:	2b01      	cmp	r3, #1
 800e812:	f040 81e7 	bne.w	800ebe4 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e816:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e81a:	f003 0310 	and.w	r3, r3, #16
 800e81e:	2b00      	cmp	r3, #0
 800e820:	f000 81e0 	beq.w	800ebe4 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e824:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e828:	f003 0310 	and.w	r3, r3, #16
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	f000 81d9 	beq.w	800ebe4 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	2210      	movs	r2, #16
 800e838:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	689b      	ldr	r3, [r3, #8]
 800e840:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e844:	2b40      	cmp	r3, #64	; 0x40
 800e846:	f040 8151 	bne.w	800eaec <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	4a96      	ldr	r2, [pc, #600]	; (800eaac <HAL_UART_IRQHandler+0x564>)
 800e854:	4293      	cmp	r3, r2
 800e856:	d068      	beq.n	800e92a <HAL_UART_IRQHandler+0x3e2>
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	4a93      	ldr	r2, [pc, #588]	; (800eab0 <HAL_UART_IRQHandler+0x568>)
 800e862:	4293      	cmp	r3, r2
 800e864:	d061      	beq.n	800e92a <HAL_UART_IRQHandler+0x3e2>
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e86c:	681b      	ldr	r3, [r3, #0]
 800e86e:	4a91      	ldr	r2, [pc, #580]	; (800eab4 <HAL_UART_IRQHandler+0x56c>)
 800e870:	4293      	cmp	r3, r2
 800e872:	d05a      	beq.n	800e92a <HAL_UART_IRQHandler+0x3e2>
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	4a8e      	ldr	r2, [pc, #568]	; (800eab8 <HAL_UART_IRQHandler+0x570>)
 800e87e:	4293      	cmp	r3, r2
 800e880:	d053      	beq.n	800e92a <HAL_UART_IRQHandler+0x3e2>
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	4a8c      	ldr	r2, [pc, #560]	; (800eabc <HAL_UART_IRQHandler+0x574>)
 800e88c:	4293      	cmp	r3, r2
 800e88e:	d04c      	beq.n	800e92a <HAL_UART_IRQHandler+0x3e2>
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	4a89      	ldr	r2, [pc, #548]	; (800eac0 <HAL_UART_IRQHandler+0x578>)
 800e89a:	4293      	cmp	r3, r2
 800e89c:	d045      	beq.n	800e92a <HAL_UART_IRQHandler+0x3e2>
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	4a87      	ldr	r2, [pc, #540]	; (800eac4 <HAL_UART_IRQHandler+0x57c>)
 800e8a8:	4293      	cmp	r3, r2
 800e8aa:	d03e      	beq.n	800e92a <HAL_UART_IRQHandler+0x3e2>
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e8b2:	681b      	ldr	r3, [r3, #0]
 800e8b4:	4a84      	ldr	r2, [pc, #528]	; (800eac8 <HAL_UART_IRQHandler+0x580>)
 800e8b6:	4293      	cmp	r3, r2
 800e8b8:	d037      	beq.n	800e92a <HAL_UART_IRQHandler+0x3e2>
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	4a82      	ldr	r2, [pc, #520]	; (800eacc <HAL_UART_IRQHandler+0x584>)
 800e8c4:	4293      	cmp	r3, r2
 800e8c6:	d030      	beq.n	800e92a <HAL_UART_IRQHandler+0x3e2>
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	4a7f      	ldr	r2, [pc, #508]	; (800ead0 <HAL_UART_IRQHandler+0x588>)
 800e8d2:	4293      	cmp	r3, r2
 800e8d4:	d029      	beq.n	800e92a <HAL_UART_IRQHandler+0x3e2>
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	4a7d      	ldr	r2, [pc, #500]	; (800ead4 <HAL_UART_IRQHandler+0x58c>)
 800e8e0:	4293      	cmp	r3, r2
 800e8e2:	d022      	beq.n	800e92a <HAL_UART_IRQHandler+0x3e2>
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	4a7a      	ldr	r2, [pc, #488]	; (800ead8 <HAL_UART_IRQHandler+0x590>)
 800e8ee:	4293      	cmp	r3, r2
 800e8f0:	d01b      	beq.n	800e92a <HAL_UART_IRQHandler+0x3e2>
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	4a78      	ldr	r2, [pc, #480]	; (800eadc <HAL_UART_IRQHandler+0x594>)
 800e8fc:	4293      	cmp	r3, r2
 800e8fe:	d014      	beq.n	800e92a <HAL_UART_IRQHandler+0x3e2>
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e906:	681b      	ldr	r3, [r3, #0]
 800e908:	4a75      	ldr	r2, [pc, #468]	; (800eae0 <HAL_UART_IRQHandler+0x598>)
 800e90a:	4293      	cmp	r3, r2
 800e90c:	d00d      	beq.n	800e92a <HAL_UART_IRQHandler+0x3e2>
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e914:	681b      	ldr	r3, [r3, #0]
 800e916:	4a73      	ldr	r2, [pc, #460]	; (800eae4 <HAL_UART_IRQHandler+0x59c>)
 800e918:	4293      	cmp	r3, r2
 800e91a:	d006      	beq.n	800e92a <HAL_UART_IRQHandler+0x3e2>
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	4a70      	ldr	r2, [pc, #448]	; (800eae8 <HAL_UART_IRQHandler+0x5a0>)
 800e926:	4293      	cmp	r3, r2
 800e928:	d106      	bne.n	800e938 <HAL_UART_IRQHandler+0x3f0>
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e930:	681b      	ldr	r3, [r3, #0]
 800e932:	685b      	ldr	r3, [r3, #4]
 800e934:	b29b      	uxth	r3, r3
 800e936:	e005      	b.n	800e944 <HAL_UART_IRQHandler+0x3fc>
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	685b      	ldr	r3, [r3, #4]
 800e942:	b29b      	uxth	r3, r3
 800e944:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e948:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	f000 81ab 	beq.w	800eca8 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e958:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e95c:	429a      	cmp	r2, r3
 800e95e:	f080 81a3 	bcs.w	800eca8 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e968:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e972:	69db      	ldr	r3, [r3, #28]
 800e974:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e978:	f000 8087 	beq.w	800ea8a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e984:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e988:	e853 3f00 	ldrex	r3, [r3]
 800e98c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800e990:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800e994:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e998:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	461a      	mov	r2, r3
 800e9a2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800e9a6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800e9aa:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9ae:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800e9b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800e9b6:	e841 2300 	strex	r3, r2, [r1]
 800e9ba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800e9be:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	d1da      	bne.n	800e97c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	3308      	adds	r3, #8
 800e9cc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e9d0:	e853 3f00 	ldrex	r3, [r3]
 800e9d4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800e9d6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e9d8:	f023 0301 	bic.w	r3, r3, #1
 800e9dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	681b      	ldr	r3, [r3, #0]
 800e9e4:	3308      	adds	r3, #8
 800e9e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800e9ea:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800e9ee:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9f0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800e9f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e9f6:	e841 2300 	strex	r3, r2, [r1]
 800e9fa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800e9fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	d1e1      	bne.n	800e9c6 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	681b      	ldr	r3, [r3, #0]
 800ea06:	3308      	adds	r3, #8
 800ea08:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea0a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ea0c:	e853 3f00 	ldrex	r3, [r3]
 800ea10:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800ea12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ea14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ea18:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	681b      	ldr	r3, [r3, #0]
 800ea20:	3308      	adds	r3, #8
 800ea22:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800ea26:	66fa      	str	r2, [r7, #108]	; 0x6c
 800ea28:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea2a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800ea2c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800ea2e:	e841 2300 	strex	r3, r2, [r1]
 800ea32:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800ea34:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d1e3      	bne.n	800ea02 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	2220      	movs	r2, #32
 800ea3e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	2200      	movs	r2, #0
 800ea46:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ea50:	e853 3f00 	ldrex	r3, [r3]
 800ea54:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800ea56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ea58:	f023 0310 	bic.w	r3, r3, #16
 800ea5c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	461a      	mov	r2, r3
 800ea66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800ea6a:	65bb      	str	r3, [r7, #88]	; 0x58
 800ea6c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea6e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ea70:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ea72:	e841 2300 	strex	r3, r2, [r1]
 800ea76:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800ea78:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d1e4      	bne.n	800ea48 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ea84:	4618      	mov	r0, r3
 800ea86:	f7f7 fa1b 	bl	8005ec0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	2202      	movs	r2, #2
 800ea8e:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ea9c:	b29b      	uxth	r3, r3
 800ea9e:	1ad3      	subs	r3, r2, r3
 800eaa0:	b29b      	uxth	r3, r3
 800eaa2:	4619      	mov	r1, r3
 800eaa4:	6878      	ldr	r0, [r7, #4]
 800eaa6:	f000 f91d 	bl	800ece4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800eaaa:	e0fd      	b.n	800eca8 <HAL_UART_IRQHandler+0x760>
 800eaac:	40020010 	.word	0x40020010
 800eab0:	40020028 	.word	0x40020028
 800eab4:	40020040 	.word	0x40020040
 800eab8:	40020058 	.word	0x40020058
 800eabc:	40020070 	.word	0x40020070
 800eac0:	40020088 	.word	0x40020088
 800eac4:	400200a0 	.word	0x400200a0
 800eac8:	400200b8 	.word	0x400200b8
 800eacc:	40020410 	.word	0x40020410
 800ead0:	40020428 	.word	0x40020428
 800ead4:	40020440 	.word	0x40020440
 800ead8:	40020458 	.word	0x40020458
 800eadc:	40020470 	.word	0x40020470
 800eae0:	40020488 	.word	0x40020488
 800eae4:	400204a0 	.word	0x400204a0
 800eae8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800eaf8:	b29b      	uxth	r3, r3
 800eafa:	1ad3      	subs	r3, r2, r3
 800eafc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800eb06:	b29b      	uxth	r3, r3
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	f000 80cf 	beq.w	800ecac <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 800eb0e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	f000 80ca 	beq.w	800ecac <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb20:	e853 3f00 	ldrex	r3, [r3]
 800eb24:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800eb26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eb28:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800eb2c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	681b      	ldr	r3, [r3, #0]
 800eb34:	461a      	mov	r2, r3
 800eb36:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800eb3a:	647b      	str	r3, [r7, #68]	; 0x44
 800eb3c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb3e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800eb40:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eb42:	e841 2300 	strex	r3, r2, [r1]
 800eb46:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800eb48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d1e4      	bne.n	800eb18 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	681b      	ldr	r3, [r3, #0]
 800eb52:	3308      	adds	r3, #8
 800eb54:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb58:	e853 3f00 	ldrex	r3, [r3]
 800eb5c:	623b      	str	r3, [r7, #32]
   return(result);
 800eb5e:	6a3a      	ldr	r2, [r7, #32]
 800eb60:	4b55      	ldr	r3, [pc, #340]	; (800ecb8 <HAL_UART_IRQHandler+0x770>)
 800eb62:	4013      	ands	r3, r2
 800eb64:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	681b      	ldr	r3, [r3, #0]
 800eb6c:	3308      	adds	r3, #8
 800eb6e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800eb72:	633a      	str	r2, [r7, #48]	; 0x30
 800eb74:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb76:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800eb78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eb7a:	e841 2300 	strex	r3, r2, [r1]
 800eb7e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800eb80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d1e3      	bne.n	800eb4e <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	2220      	movs	r2, #32
 800eb8a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	2200      	movs	r2, #0
 800eb92:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	2200      	movs	r2, #0
 800eb98:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eba0:	693b      	ldr	r3, [r7, #16]
 800eba2:	e853 3f00 	ldrex	r3, [r3]
 800eba6:	60fb      	str	r3, [r7, #12]
   return(result);
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	f023 0310 	bic.w	r3, r3, #16
 800ebae:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	681b      	ldr	r3, [r3, #0]
 800ebb6:	461a      	mov	r2, r3
 800ebb8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800ebbc:	61fb      	str	r3, [r7, #28]
 800ebbe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebc0:	69b9      	ldr	r1, [r7, #24]
 800ebc2:	69fa      	ldr	r2, [r7, #28]
 800ebc4:	e841 2300 	strex	r3, r2, [r1]
 800ebc8:	617b      	str	r3, [r7, #20]
   return(result);
 800ebca:	697b      	ldr	r3, [r7, #20]
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	d1e4      	bne.n	800eb9a <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	2202      	movs	r2, #2
 800ebd4:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ebd6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800ebda:	4619      	mov	r1, r3
 800ebdc:	6878      	ldr	r0, [r7, #4]
 800ebde:	f000 f881 	bl	800ece4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ebe2:	e063      	b.n	800ecac <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800ebe4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ebe8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	d00e      	beq.n	800ec0e <HAL_UART_IRQHandler+0x6c6>
 800ebf0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ebf4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	d008      	beq.n	800ec0e <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	681b      	ldr	r3, [r3, #0]
 800ec00:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800ec04:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800ec06:	6878      	ldr	r0, [r7, #4]
 800ec08:	f001 fe80 	bl	801090c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ec0c:	e051      	b.n	800ecb2 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ec0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ec12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d014      	beq.n	800ec44 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800ec1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ec1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d105      	bne.n	800ec32 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ec26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ec2a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	d008      	beq.n	800ec44 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d03a      	beq.n	800ecb0 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ec3e:	6878      	ldr	r0, [r7, #4]
 800ec40:	4798      	blx	r3
    }
    return;
 800ec42:	e035      	b.n	800ecb0 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ec44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ec48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	d009      	beq.n	800ec64 <HAL_UART_IRQHandler+0x71c>
 800ec50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ec54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d003      	beq.n	800ec64 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 800ec5c:	6878      	ldr	r0, [r7, #4]
 800ec5e:	f001 f90d 	bl	800fe7c <UART_EndTransmit_IT>
    return;
 800ec62:	e026      	b.n	800ecb2 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800ec64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ec68:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	d009      	beq.n	800ec84 <HAL_UART_IRQHandler+0x73c>
 800ec70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ec74:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	d003      	beq.n	800ec84 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ec7c:	6878      	ldr	r0, [r7, #4]
 800ec7e:	f001 fe59 	bl	8010934 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ec82:	e016      	b.n	800ecb2 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ec84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ec88:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d010      	beq.n	800ecb2 <HAL_UART_IRQHandler+0x76a>
 800ec90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ec94:	2b00      	cmp	r3, #0
 800ec96:	da0c      	bge.n	800ecb2 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ec98:	6878      	ldr	r0, [r7, #4]
 800ec9a:	f001 fe41 	bl	8010920 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ec9e:	e008      	b.n	800ecb2 <HAL_UART_IRQHandler+0x76a>
      return;
 800eca0:	bf00      	nop
 800eca2:	e006      	b.n	800ecb2 <HAL_UART_IRQHandler+0x76a>
    return;
 800eca4:	bf00      	nop
 800eca6:	e004      	b.n	800ecb2 <HAL_UART_IRQHandler+0x76a>
      return;
 800eca8:	bf00      	nop
 800ecaa:	e002      	b.n	800ecb2 <HAL_UART_IRQHandler+0x76a>
      return;
 800ecac:	bf00      	nop
 800ecae:	e000      	b.n	800ecb2 <HAL_UART_IRQHandler+0x76a>
    return;
 800ecb0:	bf00      	nop
  }
}
 800ecb2:	37e8      	adds	r7, #232	; 0xe8
 800ecb4:	46bd      	mov	sp, r7
 800ecb6:	bd80      	pop	{r7, pc}
 800ecb8:	effffffe 	.word	0xeffffffe

0800ecbc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ecbc:	b480      	push	{r7}
 800ecbe:	b083      	sub	sp, #12
 800ecc0:	af00      	add	r7, sp, #0
 800ecc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ecc4:	bf00      	nop
 800ecc6:	370c      	adds	r7, #12
 800ecc8:	46bd      	mov	sp, r7
 800ecca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecce:	4770      	bx	lr

0800ecd0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ecd0:	b480      	push	{r7}
 800ecd2:	b083      	sub	sp, #12
 800ecd4:	af00      	add	r7, sp, #0
 800ecd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ecd8:	bf00      	nop
 800ecda:	370c      	adds	r7, #12
 800ecdc:	46bd      	mov	sp, r7
 800ecde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ece2:	4770      	bx	lr

0800ece4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ece4:	b480      	push	{r7}
 800ece6:	b083      	sub	sp, #12
 800ece8:	af00      	add	r7, sp, #0
 800ecea:	6078      	str	r0, [r7, #4]
 800ecec:	460b      	mov	r3, r1
 800ecee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ecf0:	bf00      	nop
 800ecf2:	370c      	adds	r7, #12
 800ecf4:	46bd      	mov	sp, r7
 800ecf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecfa:	4770      	bx	lr

0800ecfc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ecfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ed00:	b092      	sub	sp, #72	; 0x48
 800ed02:	af00      	add	r7, sp, #0
 800ed04:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ed06:	2300      	movs	r3, #0
 800ed08:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ed0c:	697b      	ldr	r3, [r7, #20]
 800ed0e:	689a      	ldr	r2, [r3, #8]
 800ed10:	697b      	ldr	r3, [r7, #20]
 800ed12:	691b      	ldr	r3, [r3, #16]
 800ed14:	431a      	orrs	r2, r3
 800ed16:	697b      	ldr	r3, [r7, #20]
 800ed18:	695b      	ldr	r3, [r3, #20]
 800ed1a:	431a      	orrs	r2, r3
 800ed1c:	697b      	ldr	r3, [r7, #20]
 800ed1e:	69db      	ldr	r3, [r3, #28]
 800ed20:	4313      	orrs	r3, r2
 800ed22:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ed24:	697b      	ldr	r3, [r7, #20]
 800ed26:	681b      	ldr	r3, [r3, #0]
 800ed28:	681a      	ldr	r2, [r3, #0]
 800ed2a:	4bbe      	ldr	r3, [pc, #760]	; (800f024 <UART_SetConfig+0x328>)
 800ed2c:	4013      	ands	r3, r2
 800ed2e:	697a      	ldr	r2, [r7, #20]
 800ed30:	6812      	ldr	r2, [r2, #0]
 800ed32:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ed34:	430b      	orrs	r3, r1
 800ed36:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ed38:	697b      	ldr	r3, [r7, #20]
 800ed3a:	681b      	ldr	r3, [r3, #0]
 800ed3c:	685b      	ldr	r3, [r3, #4]
 800ed3e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ed42:	697b      	ldr	r3, [r7, #20]
 800ed44:	68da      	ldr	r2, [r3, #12]
 800ed46:	697b      	ldr	r3, [r7, #20]
 800ed48:	681b      	ldr	r3, [r3, #0]
 800ed4a:	430a      	orrs	r2, r1
 800ed4c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ed4e:	697b      	ldr	r3, [r7, #20]
 800ed50:	699b      	ldr	r3, [r3, #24]
 800ed52:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ed54:	697b      	ldr	r3, [r7, #20]
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	4ab3      	ldr	r2, [pc, #716]	; (800f028 <UART_SetConfig+0x32c>)
 800ed5a:	4293      	cmp	r3, r2
 800ed5c:	d004      	beq.n	800ed68 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ed5e:	697b      	ldr	r3, [r7, #20]
 800ed60:	6a1b      	ldr	r3, [r3, #32]
 800ed62:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ed64:	4313      	orrs	r3, r2
 800ed66:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ed68:	697b      	ldr	r3, [r7, #20]
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	689a      	ldr	r2, [r3, #8]
 800ed6e:	4baf      	ldr	r3, [pc, #700]	; (800f02c <UART_SetConfig+0x330>)
 800ed70:	4013      	ands	r3, r2
 800ed72:	697a      	ldr	r2, [r7, #20]
 800ed74:	6812      	ldr	r2, [r2, #0]
 800ed76:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ed78:	430b      	orrs	r3, r1
 800ed7a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ed7c:	697b      	ldr	r3, [r7, #20]
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed82:	f023 010f 	bic.w	r1, r3, #15
 800ed86:	697b      	ldr	r3, [r7, #20]
 800ed88:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ed8a:	697b      	ldr	r3, [r7, #20]
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	430a      	orrs	r2, r1
 800ed90:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ed92:	697b      	ldr	r3, [r7, #20]
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	4aa6      	ldr	r2, [pc, #664]	; (800f030 <UART_SetConfig+0x334>)
 800ed98:	4293      	cmp	r3, r2
 800ed9a:	d177      	bne.n	800ee8c <UART_SetConfig+0x190>
 800ed9c:	4ba5      	ldr	r3, [pc, #660]	; (800f034 <UART_SetConfig+0x338>)
 800ed9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eda0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800eda4:	2b28      	cmp	r3, #40	; 0x28
 800eda6:	d86d      	bhi.n	800ee84 <UART_SetConfig+0x188>
 800eda8:	a201      	add	r2, pc, #4	; (adr r2, 800edb0 <UART_SetConfig+0xb4>)
 800edaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800edae:	bf00      	nop
 800edb0:	0800ee55 	.word	0x0800ee55
 800edb4:	0800ee85 	.word	0x0800ee85
 800edb8:	0800ee85 	.word	0x0800ee85
 800edbc:	0800ee85 	.word	0x0800ee85
 800edc0:	0800ee85 	.word	0x0800ee85
 800edc4:	0800ee85 	.word	0x0800ee85
 800edc8:	0800ee85 	.word	0x0800ee85
 800edcc:	0800ee85 	.word	0x0800ee85
 800edd0:	0800ee5d 	.word	0x0800ee5d
 800edd4:	0800ee85 	.word	0x0800ee85
 800edd8:	0800ee85 	.word	0x0800ee85
 800eddc:	0800ee85 	.word	0x0800ee85
 800ede0:	0800ee85 	.word	0x0800ee85
 800ede4:	0800ee85 	.word	0x0800ee85
 800ede8:	0800ee85 	.word	0x0800ee85
 800edec:	0800ee85 	.word	0x0800ee85
 800edf0:	0800ee65 	.word	0x0800ee65
 800edf4:	0800ee85 	.word	0x0800ee85
 800edf8:	0800ee85 	.word	0x0800ee85
 800edfc:	0800ee85 	.word	0x0800ee85
 800ee00:	0800ee85 	.word	0x0800ee85
 800ee04:	0800ee85 	.word	0x0800ee85
 800ee08:	0800ee85 	.word	0x0800ee85
 800ee0c:	0800ee85 	.word	0x0800ee85
 800ee10:	0800ee6d 	.word	0x0800ee6d
 800ee14:	0800ee85 	.word	0x0800ee85
 800ee18:	0800ee85 	.word	0x0800ee85
 800ee1c:	0800ee85 	.word	0x0800ee85
 800ee20:	0800ee85 	.word	0x0800ee85
 800ee24:	0800ee85 	.word	0x0800ee85
 800ee28:	0800ee85 	.word	0x0800ee85
 800ee2c:	0800ee85 	.word	0x0800ee85
 800ee30:	0800ee75 	.word	0x0800ee75
 800ee34:	0800ee85 	.word	0x0800ee85
 800ee38:	0800ee85 	.word	0x0800ee85
 800ee3c:	0800ee85 	.word	0x0800ee85
 800ee40:	0800ee85 	.word	0x0800ee85
 800ee44:	0800ee85 	.word	0x0800ee85
 800ee48:	0800ee85 	.word	0x0800ee85
 800ee4c:	0800ee85 	.word	0x0800ee85
 800ee50:	0800ee7d 	.word	0x0800ee7d
 800ee54:	2301      	movs	r3, #1
 800ee56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee5a:	e222      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800ee5c:	2304      	movs	r3, #4
 800ee5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee62:	e21e      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800ee64:	2308      	movs	r3, #8
 800ee66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee6a:	e21a      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800ee6c:	2310      	movs	r3, #16
 800ee6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee72:	e216      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800ee74:	2320      	movs	r3, #32
 800ee76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee7a:	e212      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800ee7c:	2340      	movs	r3, #64	; 0x40
 800ee7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee82:	e20e      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800ee84:	2380      	movs	r3, #128	; 0x80
 800ee86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee8a:	e20a      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800ee8c:	697b      	ldr	r3, [r7, #20]
 800ee8e:	681b      	ldr	r3, [r3, #0]
 800ee90:	4a69      	ldr	r2, [pc, #420]	; (800f038 <UART_SetConfig+0x33c>)
 800ee92:	4293      	cmp	r3, r2
 800ee94:	d130      	bne.n	800eef8 <UART_SetConfig+0x1fc>
 800ee96:	4b67      	ldr	r3, [pc, #412]	; (800f034 <UART_SetConfig+0x338>)
 800ee98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ee9a:	f003 0307 	and.w	r3, r3, #7
 800ee9e:	2b05      	cmp	r3, #5
 800eea0:	d826      	bhi.n	800eef0 <UART_SetConfig+0x1f4>
 800eea2:	a201      	add	r2, pc, #4	; (adr r2, 800eea8 <UART_SetConfig+0x1ac>)
 800eea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eea8:	0800eec1 	.word	0x0800eec1
 800eeac:	0800eec9 	.word	0x0800eec9
 800eeb0:	0800eed1 	.word	0x0800eed1
 800eeb4:	0800eed9 	.word	0x0800eed9
 800eeb8:	0800eee1 	.word	0x0800eee1
 800eebc:	0800eee9 	.word	0x0800eee9
 800eec0:	2300      	movs	r3, #0
 800eec2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eec6:	e1ec      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800eec8:	2304      	movs	r3, #4
 800eeca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eece:	e1e8      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800eed0:	2308      	movs	r3, #8
 800eed2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eed6:	e1e4      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800eed8:	2310      	movs	r3, #16
 800eeda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eede:	e1e0      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800eee0:	2320      	movs	r3, #32
 800eee2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eee6:	e1dc      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800eee8:	2340      	movs	r3, #64	; 0x40
 800eeea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eeee:	e1d8      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800eef0:	2380      	movs	r3, #128	; 0x80
 800eef2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eef6:	e1d4      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800eef8:	697b      	ldr	r3, [r7, #20]
 800eefa:	681b      	ldr	r3, [r3, #0]
 800eefc:	4a4f      	ldr	r2, [pc, #316]	; (800f03c <UART_SetConfig+0x340>)
 800eefe:	4293      	cmp	r3, r2
 800ef00:	d130      	bne.n	800ef64 <UART_SetConfig+0x268>
 800ef02:	4b4c      	ldr	r3, [pc, #304]	; (800f034 <UART_SetConfig+0x338>)
 800ef04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ef06:	f003 0307 	and.w	r3, r3, #7
 800ef0a:	2b05      	cmp	r3, #5
 800ef0c:	d826      	bhi.n	800ef5c <UART_SetConfig+0x260>
 800ef0e:	a201      	add	r2, pc, #4	; (adr r2, 800ef14 <UART_SetConfig+0x218>)
 800ef10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef14:	0800ef2d 	.word	0x0800ef2d
 800ef18:	0800ef35 	.word	0x0800ef35
 800ef1c:	0800ef3d 	.word	0x0800ef3d
 800ef20:	0800ef45 	.word	0x0800ef45
 800ef24:	0800ef4d 	.word	0x0800ef4d
 800ef28:	0800ef55 	.word	0x0800ef55
 800ef2c:	2300      	movs	r3, #0
 800ef2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef32:	e1b6      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800ef34:	2304      	movs	r3, #4
 800ef36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef3a:	e1b2      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800ef3c:	2308      	movs	r3, #8
 800ef3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef42:	e1ae      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800ef44:	2310      	movs	r3, #16
 800ef46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef4a:	e1aa      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800ef4c:	2320      	movs	r3, #32
 800ef4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef52:	e1a6      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800ef54:	2340      	movs	r3, #64	; 0x40
 800ef56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef5a:	e1a2      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800ef5c:	2380      	movs	r3, #128	; 0x80
 800ef5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef62:	e19e      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800ef64:	697b      	ldr	r3, [r7, #20]
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	4a35      	ldr	r2, [pc, #212]	; (800f040 <UART_SetConfig+0x344>)
 800ef6a:	4293      	cmp	r3, r2
 800ef6c:	d130      	bne.n	800efd0 <UART_SetConfig+0x2d4>
 800ef6e:	4b31      	ldr	r3, [pc, #196]	; (800f034 <UART_SetConfig+0x338>)
 800ef70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ef72:	f003 0307 	and.w	r3, r3, #7
 800ef76:	2b05      	cmp	r3, #5
 800ef78:	d826      	bhi.n	800efc8 <UART_SetConfig+0x2cc>
 800ef7a:	a201      	add	r2, pc, #4	; (adr r2, 800ef80 <UART_SetConfig+0x284>)
 800ef7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef80:	0800ef99 	.word	0x0800ef99
 800ef84:	0800efa1 	.word	0x0800efa1
 800ef88:	0800efa9 	.word	0x0800efa9
 800ef8c:	0800efb1 	.word	0x0800efb1
 800ef90:	0800efb9 	.word	0x0800efb9
 800ef94:	0800efc1 	.word	0x0800efc1
 800ef98:	2300      	movs	r3, #0
 800ef9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef9e:	e180      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800efa0:	2304      	movs	r3, #4
 800efa2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800efa6:	e17c      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800efa8:	2308      	movs	r3, #8
 800efaa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800efae:	e178      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800efb0:	2310      	movs	r3, #16
 800efb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800efb6:	e174      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800efb8:	2320      	movs	r3, #32
 800efba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800efbe:	e170      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800efc0:	2340      	movs	r3, #64	; 0x40
 800efc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800efc6:	e16c      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800efc8:	2380      	movs	r3, #128	; 0x80
 800efca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800efce:	e168      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800efd0:	697b      	ldr	r3, [r7, #20]
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	4a1b      	ldr	r2, [pc, #108]	; (800f044 <UART_SetConfig+0x348>)
 800efd6:	4293      	cmp	r3, r2
 800efd8:	d142      	bne.n	800f060 <UART_SetConfig+0x364>
 800efda:	4b16      	ldr	r3, [pc, #88]	; (800f034 <UART_SetConfig+0x338>)
 800efdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800efde:	f003 0307 	and.w	r3, r3, #7
 800efe2:	2b05      	cmp	r3, #5
 800efe4:	d838      	bhi.n	800f058 <UART_SetConfig+0x35c>
 800efe6:	a201      	add	r2, pc, #4	; (adr r2, 800efec <UART_SetConfig+0x2f0>)
 800efe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efec:	0800f005 	.word	0x0800f005
 800eff0:	0800f00d 	.word	0x0800f00d
 800eff4:	0800f015 	.word	0x0800f015
 800eff8:	0800f01d 	.word	0x0800f01d
 800effc:	0800f049 	.word	0x0800f049
 800f000:	0800f051 	.word	0x0800f051
 800f004:	2300      	movs	r3, #0
 800f006:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f00a:	e14a      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f00c:	2304      	movs	r3, #4
 800f00e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f012:	e146      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f014:	2308      	movs	r3, #8
 800f016:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f01a:	e142      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f01c:	2310      	movs	r3, #16
 800f01e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f022:	e13e      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f024:	cfff69f3 	.word	0xcfff69f3
 800f028:	58000c00 	.word	0x58000c00
 800f02c:	11fff4ff 	.word	0x11fff4ff
 800f030:	40011000 	.word	0x40011000
 800f034:	58024400 	.word	0x58024400
 800f038:	40004400 	.word	0x40004400
 800f03c:	40004800 	.word	0x40004800
 800f040:	40004c00 	.word	0x40004c00
 800f044:	40005000 	.word	0x40005000
 800f048:	2320      	movs	r3, #32
 800f04a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f04e:	e128      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f050:	2340      	movs	r3, #64	; 0x40
 800f052:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f056:	e124      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f058:	2380      	movs	r3, #128	; 0x80
 800f05a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f05e:	e120      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f060:	697b      	ldr	r3, [r7, #20]
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	4acb      	ldr	r2, [pc, #812]	; (800f394 <UART_SetConfig+0x698>)
 800f066:	4293      	cmp	r3, r2
 800f068:	d176      	bne.n	800f158 <UART_SetConfig+0x45c>
 800f06a:	4bcb      	ldr	r3, [pc, #812]	; (800f398 <UART_SetConfig+0x69c>)
 800f06c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f06e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800f072:	2b28      	cmp	r3, #40	; 0x28
 800f074:	d86c      	bhi.n	800f150 <UART_SetConfig+0x454>
 800f076:	a201      	add	r2, pc, #4	; (adr r2, 800f07c <UART_SetConfig+0x380>)
 800f078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f07c:	0800f121 	.word	0x0800f121
 800f080:	0800f151 	.word	0x0800f151
 800f084:	0800f151 	.word	0x0800f151
 800f088:	0800f151 	.word	0x0800f151
 800f08c:	0800f151 	.word	0x0800f151
 800f090:	0800f151 	.word	0x0800f151
 800f094:	0800f151 	.word	0x0800f151
 800f098:	0800f151 	.word	0x0800f151
 800f09c:	0800f129 	.word	0x0800f129
 800f0a0:	0800f151 	.word	0x0800f151
 800f0a4:	0800f151 	.word	0x0800f151
 800f0a8:	0800f151 	.word	0x0800f151
 800f0ac:	0800f151 	.word	0x0800f151
 800f0b0:	0800f151 	.word	0x0800f151
 800f0b4:	0800f151 	.word	0x0800f151
 800f0b8:	0800f151 	.word	0x0800f151
 800f0bc:	0800f131 	.word	0x0800f131
 800f0c0:	0800f151 	.word	0x0800f151
 800f0c4:	0800f151 	.word	0x0800f151
 800f0c8:	0800f151 	.word	0x0800f151
 800f0cc:	0800f151 	.word	0x0800f151
 800f0d0:	0800f151 	.word	0x0800f151
 800f0d4:	0800f151 	.word	0x0800f151
 800f0d8:	0800f151 	.word	0x0800f151
 800f0dc:	0800f139 	.word	0x0800f139
 800f0e0:	0800f151 	.word	0x0800f151
 800f0e4:	0800f151 	.word	0x0800f151
 800f0e8:	0800f151 	.word	0x0800f151
 800f0ec:	0800f151 	.word	0x0800f151
 800f0f0:	0800f151 	.word	0x0800f151
 800f0f4:	0800f151 	.word	0x0800f151
 800f0f8:	0800f151 	.word	0x0800f151
 800f0fc:	0800f141 	.word	0x0800f141
 800f100:	0800f151 	.word	0x0800f151
 800f104:	0800f151 	.word	0x0800f151
 800f108:	0800f151 	.word	0x0800f151
 800f10c:	0800f151 	.word	0x0800f151
 800f110:	0800f151 	.word	0x0800f151
 800f114:	0800f151 	.word	0x0800f151
 800f118:	0800f151 	.word	0x0800f151
 800f11c:	0800f149 	.word	0x0800f149
 800f120:	2301      	movs	r3, #1
 800f122:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f126:	e0bc      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f128:	2304      	movs	r3, #4
 800f12a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f12e:	e0b8      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f130:	2308      	movs	r3, #8
 800f132:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f136:	e0b4      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f138:	2310      	movs	r3, #16
 800f13a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f13e:	e0b0      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f140:	2320      	movs	r3, #32
 800f142:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f146:	e0ac      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f148:	2340      	movs	r3, #64	; 0x40
 800f14a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f14e:	e0a8      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f150:	2380      	movs	r3, #128	; 0x80
 800f152:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f156:	e0a4      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f158:	697b      	ldr	r3, [r7, #20]
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	4a8f      	ldr	r2, [pc, #572]	; (800f39c <UART_SetConfig+0x6a0>)
 800f15e:	4293      	cmp	r3, r2
 800f160:	d130      	bne.n	800f1c4 <UART_SetConfig+0x4c8>
 800f162:	4b8d      	ldr	r3, [pc, #564]	; (800f398 <UART_SetConfig+0x69c>)
 800f164:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f166:	f003 0307 	and.w	r3, r3, #7
 800f16a:	2b05      	cmp	r3, #5
 800f16c:	d826      	bhi.n	800f1bc <UART_SetConfig+0x4c0>
 800f16e:	a201      	add	r2, pc, #4	; (adr r2, 800f174 <UART_SetConfig+0x478>)
 800f170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f174:	0800f18d 	.word	0x0800f18d
 800f178:	0800f195 	.word	0x0800f195
 800f17c:	0800f19d 	.word	0x0800f19d
 800f180:	0800f1a5 	.word	0x0800f1a5
 800f184:	0800f1ad 	.word	0x0800f1ad
 800f188:	0800f1b5 	.word	0x0800f1b5
 800f18c:	2300      	movs	r3, #0
 800f18e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f192:	e086      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f194:	2304      	movs	r3, #4
 800f196:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f19a:	e082      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f19c:	2308      	movs	r3, #8
 800f19e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f1a2:	e07e      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f1a4:	2310      	movs	r3, #16
 800f1a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f1aa:	e07a      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f1ac:	2320      	movs	r3, #32
 800f1ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f1b2:	e076      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f1b4:	2340      	movs	r3, #64	; 0x40
 800f1b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f1ba:	e072      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f1bc:	2380      	movs	r3, #128	; 0x80
 800f1be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f1c2:	e06e      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f1c4:	697b      	ldr	r3, [r7, #20]
 800f1c6:	681b      	ldr	r3, [r3, #0]
 800f1c8:	4a75      	ldr	r2, [pc, #468]	; (800f3a0 <UART_SetConfig+0x6a4>)
 800f1ca:	4293      	cmp	r3, r2
 800f1cc:	d130      	bne.n	800f230 <UART_SetConfig+0x534>
 800f1ce:	4b72      	ldr	r3, [pc, #456]	; (800f398 <UART_SetConfig+0x69c>)
 800f1d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f1d2:	f003 0307 	and.w	r3, r3, #7
 800f1d6:	2b05      	cmp	r3, #5
 800f1d8:	d826      	bhi.n	800f228 <UART_SetConfig+0x52c>
 800f1da:	a201      	add	r2, pc, #4	; (adr r2, 800f1e0 <UART_SetConfig+0x4e4>)
 800f1dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1e0:	0800f1f9 	.word	0x0800f1f9
 800f1e4:	0800f201 	.word	0x0800f201
 800f1e8:	0800f209 	.word	0x0800f209
 800f1ec:	0800f211 	.word	0x0800f211
 800f1f0:	0800f219 	.word	0x0800f219
 800f1f4:	0800f221 	.word	0x0800f221
 800f1f8:	2300      	movs	r3, #0
 800f1fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f1fe:	e050      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f200:	2304      	movs	r3, #4
 800f202:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f206:	e04c      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f208:	2308      	movs	r3, #8
 800f20a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f20e:	e048      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f210:	2310      	movs	r3, #16
 800f212:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f216:	e044      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f218:	2320      	movs	r3, #32
 800f21a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f21e:	e040      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f220:	2340      	movs	r3, #64	; 0x40
 800f222:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f226:	e03c      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f228:	2380      	movs	r3, #128	; 0x80
 800f22a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f22e:	e038      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f230:	697b      	ldr	r3, [r7, #20]
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	4a5b      	ldr	r2, [pc, #364]	; (800f3a4 <UART_SetConfig+0x6a8>)
 800f236:	4293      	cmp	r3, r2
 800f238:	d130      	bne.n	800f29c <UART_SetConfig+0x5a0>
 800f23a:	4b57      	ldr	r3, [pc, #348]	; (800f398 <UART_SetConfig+0x69c>)
 800f23c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f23e:	f003 0307 	and.w	r3, r3, #7
 800f242:	2b05      	cmp	r3, #5
 800f244:	d826      	bhi.n	800f294 <UART_SetConfig+0x598>
 800f246:	a201      	add	r2, pc, #4	; (adr r2, 800f24c <UART_SetConfig+0x550>)
 800f248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f24c:	0800f265 	.word	0x0800f265
 800f250:	0800f26d 	.word	0x0800f26d
 800f254:	0800f275 	.word	0x0800f275
 800f258:	0800f27d 	.word	0x0800f27d
 800f25c:	0800f285 	.word	0x0800f285
 800f260:	0800f28d 	.word	0x0800f28d
 800f264:	2302      	movs	r3, #2
 800f266:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f26a:	e01a      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f26c:	2304      	movs	r3, #4
 800f26e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f272:	e016      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f274:	2308      	movs	r3, #8
 800f276:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f27a:	e012      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f27c:	2310      	movs	r3, #16
 800f27e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f282:	e00e      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f284:	2320      	movs	r3, #32
 800f286:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f28a:	e00a      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f28c:	2340      	movs	r3, #64	; 0x40
 800f28e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f292:	e006      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f294:	2380      	movs	r3, #128	; 0x80
 800f296:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f29a:	e002      	b.n	800f2a2 <UART_SetConfig+0x5a6>
 800f29c:	2380      	movs	r3, #128	; 0x80
 800f29e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f2a2:	697b      	ldr	r3, [r7, #20]
 800f2a4:	681b      	ldr	r3, [r3, #0]
 800f2a6:	4a3f      	ldr	r2, [pc, #252]	; (800f3a4 <UART_SetConfig+0x6a8>)
 800f2a8:	4293      	cmp	r3, r2
 800f2aa:	f040 80f8 	bne.w	800f49e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f2ae:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800f2b2:	2b20      	cmp	r3, #32
 800f2b4:	dc46      	bgt.n	800f344 <UART_SetConfig+0x648>
 800f2b6:	2b02      	cmp	r3, #2
 800f2b8:	f2c0 8082 	blt.w	800f3c0 <UART_SetConfig+0x6c4>
 800f2bc:	3b02      	subs	r3, #2
 800f2be:	2b1e      	cmp	r3, #30
 800f2c0:	d87e      	bhi.n	800f3c0 <UART_SetConfig+0x6c4>
 800f2c2:	a201      	add	r2, pc, #4	; (adr r2, 800f2c8 <UART_SetConfig+0x5cc>)
 800f2c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2c8:	0800f34b 	.word	0x0800f34b
 800f2cc:	0800f3c1 	.word	0x0800f3c1
 800f2d0:	0800f353 	.word	0x0800f353
 800f2d4:	0800f3c1 	.word	0x0800f3c1
 800f2d8:	0800f3c1 	.word	0x0800f3c1
 800f2dc:	0800f3c1 	.word	0x0800f3c1
 800f2e0:	0800f363 	.word	0x0800f363
 800f2e4:	0800f3c1 	.word	0x0800f3c1
 800f2e8:	0800f3c1 	.word	0x0800f3c1
 800f2ec:	0800f3c1 	.word	0x0800f3c1
 800f2f0:	0800f3c1 	.word	0x0800f3c1
 800f2f4:	0800f3c1 	.word	0x0800f3c1
 800f2f8:	0800f3c1 	.word	0x0800f3c1
 800f2fc:	0800f3c1 	.word	0x0800f3c1
 800f300:	0800f373 	.word	0x0800f373
 800f304:	0800f3c1 	.word	0x0800f3c1
 800f308:	0800f3c1 	.word	0x0800f3c1
 800f30c:	0800f3c1 	.word	0x0800f3c1
 800f310:	0800f3c1 	.word	0x0800f3c1
 800f314:	0800f3c1 	.word	0x0800f3c1
 800f318:	0800f3c1 	.word	0x0800f3c1
 800f31c:	0800f3c1 	.word	0x0800f3c1
 800f320:	0800f3c1 	.word	0x0800f3c1
 800f324:	0800f3c1 	.word	0x0800f3c1
 800f328:	0800f3c1 	.word	0x0800f3c1
 800f32c:	0800f3c1 	.word	0x0800f3c1
 800f330:	0800f3c1 	.word	0x0800f3c1
 800f334:	0800f3c1 	.word	0x0800f3c1
 800f338:	0800f3c1 	.word	0x0800f3c1
 800f33c:	0800f3c1 	.word	0x0800f3c1
 800f340:	0800f3b3 	.word	0x0800f3b3
 800f344:	2b40      	cmp	r3, #64	; 0x40
 800f346:	d037      	beq.n	800f3b8 <UART_SetConfig+0x6bc>
 800f348:	e03a      	b.n	800f3c0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800f34a:	f7fc f931 	bl	800b5b0 <HAL_RCCEx_GetD3PCLK1Freq>
 800f34e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800f350:	e03c      	b.n	800f3cc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f352:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f356:	4618      	mov	r0, r3
 800f358:	f7fc f940 	bl	800b5dc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f35c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f35e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f360:	e034      	b.n	800f3cc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f362:	f107 0318 	add.w	r3, r7, #24
 800f366:	4618      	mov	r0, r3
 800f368:	f7fc fa8c 	bl	800b884 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f36c:	69fb      	ldr	r3, [r7, #28]
 800f36e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f370:	e02c      	b.n	800f3cc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f372:	4b09      	ldr	r3, [pc, #36]	; (800f398 <UART_SetConfig+0x69c>)
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	f003 0320 	and.w	r3, r3, #32
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d016      	beq.n	800f3ac <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f37e:	4b06      	ldr	r3, [pc, #24]	; (800f398 <UART_SetConfig+0x69c>)
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	08db      	lsrs	r3, r3, #3
 800f384:	f003 0303 	and.w	r3, r3, #3
 800f388:	4a07      	ldr	r2, [pc, #28]	; (800f3a8 <UART_SetConfig+0x6ac>)
 800f38a:	fa22 f303 	lsr.w	r3, r2, r3
 800f38e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f390:	e01c      	b.n	800f3cc <UART_SetConfig+0x6d0>
 800f392:	bf00      	nop
 800f394:	40011400 	.word	0x40011400
 800f398:	58024400 	.word	0x58024400
 800f39c:	40007800 	.word	0x40007800
 800f3a0:	40007c00 	.word	0x40007c00
 800f3a4:	58000c00 	.word	0x58000c00
 800f3a8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800f3ac:	4b9d      	ldr	r3, [pc, #628]	; (800f624 <UART_SetConfig+0x928>)
 800f3ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f3b0:	e00c      	b.n	800f3cc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f3b2:	4b9d      	ldr	r3, [pc, #628]	; (800f628 <UART_SetConfig+0x92c>)
 800f3b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f3b6:	e009      	b.n	800f3cc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f3b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f3bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f3be:	e005      	b.n	800f3cc <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800f3c0:	2300      	movs	r3, #0
 800f3c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800f3c4:	2301      	movs	r3, #1
 800f3c6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800f3ca:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f3cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f3ce:	2b00      	cmp	r3, #0
 800f3d0:	f000 81de 	beq.w	800f790 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f3d4:	697b      	ldr	r3, [r7, #20]
 800f3d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f3d8:	4a94      	ldr	r2, [pc, #592]	; (800f62c <UART_SetConfig+0x930>)
 800f3da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f3de:	461a      	mov	r2, r3
 800f3e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f3e2:	fbb3 f3f2 	udiv	r3, r3, r2
 800f3e6:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f3e8:	697b      	ldr	r3, [r7, #20]
 800f3ea:	685a      	ldr	r2, [r3, #4]
 800f3ec:	4613      	mov	r3, r2
 800f3ee:	005b      	lsls	r3, r3, #1
 800f3f0:	4413      	add	r3, r2
 800f3f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f3f4:	429a      	cmp	r2, r3
 800f3f6:	d305      	bcc.n	800f404 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800f3f8:	697b      	ldr	r3, [r7, #20]
 800f3fa:	685b      	ldr	r3, [r3, #4]
 800f3fc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f3fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f400:	429a      	cmp	r2, r3
 800f402:	d903      	bls.n	800f40c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800f404:	2301      	movs	r3, #1
 800f406:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800f40a:	e1c1      	b.n	800f790 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f40c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f40e:	2200      	movs	r2, #0
 800f410:	60bb      	str	r3, [r7, #8]
 800f412:	60fa      	str	r2, [r7, #12]
 800f414:	697b      	ldr	r3, [r7, #20]
 800f416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f418:	4a84      	ldr	r2, [pc, #528]	; (800f62c <UART_SetConfig+0x930>)
 800f41a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f41e:	b29b      	uxth	r3, r3
 800f420:	2200      	movs	r2, #0
 800f422:	603b      	str	r3, [r7, #0]
 800f424:	607a      	str	r2, [r7, #4]
 800f426:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f42a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f42e:	f7f0 ffa7 	bl	8000380 <__aeabi_uldivmod>
 800f432:	4602      	mov	r2, r0
 800f434:	460b      	mov	r3, r1
 800f436:	4610      	mov	r0, r2
 800f438:	4619      	mov	r1, r3
 800f43a:	f04f 0200 	mov.w	r2, #0
 800f43e:	f04f 0300 	mov.w	r3, #0
 800f442:	020b      	lsls	r3, r1, #8
 800f444:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f448:	0202      	lsls	r2, r0, #8
 800f44a:	6979      	ldr	r1, [r7, #20]
 800f44c:	6849      	ldr	r1, [r1, #4]
 800f44e:	0849      	lsrs	r1, r1, #1
 800f450:	2000      	movs	r0, #0
 800f452:	460c      	mov	r4, r1
 800f454:	4605      	mov	r5, r0
 800f456:	eb12 0804 	adds.w	r8, r2, r4
 800f45a:	eb43 0905 	adc.w	r9, r3, r5
 800f45e:	697b      	ldr	r3, [r7, #20]
 800f460:	685b      	ldr	r3, [r3, #4]
 800f462:	2200      	movs	r2, #0
 800f464:	469a      	mov	sl, r3
 800f466:	4693      	mov	fp, r2
 800f468:	4652      	mov	r2, sl
 800f46a:	465b      	mov	r3, fp
 800f46c:	4640      	mov	r0, r8
 800f46e:	4649      	mov	r1, r9
 800f470:	f7f0 ff86 	bl	8000380 <__aeabi_uldivmod>
 800f474:	4602      	mov	r2, r0
 800f476:	460b      	mov	r3, r1
 800f478:	4613      	mov	r3, r2
 800f47a:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f47c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f47e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f482:	d308      	bcc.n	800f496 <UART_SetConfig+0x79a>
 800f484:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f486:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f48a:	d204      	bcs.n	800f496 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800f48c:	697b      	ldr	r3, [r7, #20]
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f492:	60da      	str	r2, [r3, #12]
 800f494:	e17c      	b.n	800f790 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800f496:	2301      	movs	r3, #1
 800f498:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800f49c:	e178      	b.n	800f790 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f49e:	697b      	ldr	r3, [r7, #20]
 800f4a0:	69db      	ldr	r3, [r3, #28]
 800f4a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f4a6:	f040 80c5 	bne.w	800f634 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800f4aa:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800f4ae:	2b20      	cmp	r3, #32
 800f4b0:	dc48      	bgt.n	800f544 <UART_SetConfig+0x848>
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	db7b      	blt.n	800f5ae <UART_SetConfig+0x8b2>
 800f4b6:	2b20      	cmp	r3, #32
 800f4b8:	d879      	bhi.n	800f5ae <UART_SetConfig+0x8b2>
 800f4ba:	a201      	add	r2, pc, #4	; (adr r2, 800f4c0 <UART_SetConfig+0x7c4>)
 800f4bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f4c0:	0800f54b 	.word	0x0800f54b
 800f4c4:	0800f553 	.word	0x0800f553
 800f4c8:	0800f5af 	.word	0x0800f5af
 800f4cc:	0800f5af 	.word	0x0800f5af
 800f4d0:	0800f55b 	.word	0x0800f55b
 800f4d4:	0800f5af 	.word	0x0800f5af
 800f4d8:	0800f5af 	.word	0x0800f5af
 800f4dc:	0800f5af 	.word	0x0800f5af
 800f4e0:	0800f56b 	.word	0x0800f56b
 800f4e4:	0800f5af 	.word	0x0800f5af
 800f4e8:	0800f5af 	.word	0x0800f5af
 800f4ec:	0800f5af 	.word	0x0800f5af
 800f4f0:	0800f5af 	.word	0x0800f5af
 800f4f4:	0800f5af 	.word	0x0800f5af
 800f4f8:	0800f5af 	.word	0x0800f5af
 800f4fc:	0800f5af 	.word	0x0800f5af
 800f500:	0800f57b 	.word	0x0800f57b
 800f504:	0800f5af 	.word	0x0800f5af
 800f508:	0800f5af 	.word	0x0800f5af
 800f50c:	0800f5af 	.word	0x0800f5af
 800f510:	0800f5af 	.word	0x0800f5af
 800f514:	0800f5af 	.word	0x0800f5af
 800f518:	0800f5af 	.word	0x0800f5af
 800f51c:	0800f5af 	.word	0x0800f5af
 800f520:	0800f5af 	.word	0x0800f5af
 800f524:	0800f5af 	.word	0x0800f5af
 800f528:	0800f5af 	.word	0x0800f5af
 800f52c:	0800f5af 	.word	0x0800f5af
 800f530:	0800f5af 	.word	0x0800f5af
 800f534:	0800f5af 	.word	0x0800f5af
 800f538:	0800f5af 	.word	0x0800f5af
 800f53c:	0800f5af 	.word	0x0800f5af
 800f540:	0800f5a1 	.word	0x0800f5a1
 800f544:	2b40      	cmp	r3, #64	; 0x40
 800f546:	d02e      	beq.n	800f5a6 <UART_SetConfig+0x8aa>
 800f548:	e031      	b.n	800f5ae <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f54a:	f7fa f839 	bl	80095c0 <HAL_RCC_GetPCLK1Freq>
 800f54e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800f550:	e033      	b.n	800f5ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f552:	f7fa f84b 	bl	80095ec <HAL_RCC_GetPCLK2Freq>
 800f556:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800f558:	e02f      	b.n	800f5ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f55a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f55e:	4618      	mov	r0, r3
 800f560:	f7fc f83c 	bl	800b5dc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f566:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f568:	e027      	b.n	800f5ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f56a:	f107 0318 	add.w	r3, r7, #24
 800f56e:	4618      	mov	r0, r3
 800f570:	f7fc f988 	bl	800b884 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f574:	69fb      	ldr	r3, [r7, #28]
 800f576:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f578:	e01f      	b.n	800f5ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f57a:	4b2d      	ldr	r3, [pc, #180]	; (800f630 <UART_SetConfig+0x934>)
 800f57c:	681b      	ldr	r3, [r3, #0]
 800f57e:	f003 0320 	and.w	r3, r3, #32
 800f582:	2b00      	cmp	r3, #0
 800f584:	d009      	beq.n	800f59a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f586:	4b2a      	ldr	r3, [pc, #168]	; (800f630 <UART_SetConfig+0x934>)
 800f588:	681b      	ldr	r3, [r3, #0]
 800f58a:	08db      	lsrs	r3, r3, #3
 800f58c:	f003 0303 	and.w	r3, r3, #3
 800f590:	4a24      	ldr	r2, [pc, #144]	; (800f624 <UART_SetConfig+0x928>)
 800f592:	fa22 f303 	lsr.w	r3, r2, r3
 800f596:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f598:	e00f      	b.n	800f5ba <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800f59a:	4b22      	ldr	r3, [pc, #136]	; (800f624 <UART_SetConfig+0x928>)
 800f59c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f59e:	e00c      	b.n	800f5ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f5a0:	4b21      	ldr	r3, [pc, #132]	; (800f628 <UART_SetConfig+0x92c>)
 800f5a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f5a4:	e009      	b.n	800f5ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f5a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f5aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f5ac:	e005      	b.n	800f5ba <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800f5ae:	2300      	movs	r3, #0
 800f5b0:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800f5b2:	2301      	movs	r3, #1
 800f5b4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800f5b8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f5ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f5bc:	2b00      	cmp	r3, #0
 800f5be:	f000 80e7 	beq.w	800f790 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f5c2:	697b      	ldr	r3, [r7, #20]
 800f5c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f5c6:	4a19      	ldr	r2, [pc, #100]	; (800f62c <UART_SetConfig+0x930>)
 800f5c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f5cc:	461a      	mov	r2, r3
 800f5ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f5d0:	fbb3 f3f2 	udiv	r3, r3, r2
 800f5d4:	005a      	lsls	r2, r3, #1
 800f5d6:	697b      	ldr	r3, [r7, #20]
 800f5d8:	685b      	ldr	r3, [r3, #4]
 800f5da:	085b      	lsrs	r3, r3, #1
 800f5dc:	441a      	add	r2, r3
 800f5de:	697b      	ldr	r3, [r7, #20]
 800f5e0:	685b      	ldr	r3, [r3, #4]
 800f5e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800f5e6:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f5e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5ea:	2b0f      	cmp	r3, #15
 800f5ec:	d916      	bls.n	800f61c <UART_SetConfig+0x920>
 800f5ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f5f4:	d212      	bcs.n	800f61c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f5f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5f8:	b29b      	uxth	r3, r3
 800f5fa:	f023 030f 	bic.w	r3, r3, #15
 800f5fe:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f600:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f602:	085b      	lsrs	r3, r3, #1
 800f604:	b29b      	uxth	r3, r3
 800f606:	f003 0307 	and.w	r3, r3, #7
 800f60a:	b29a      	uxth	r2, r3
 800f60c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800f60e:	4313      	orrs	r3, r2
 800f610:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800f612:	697b      	ldr	r3, [r7, #20]
 800f614:	681b      	ldr	r3, [r3, #0]
 800f616:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800f618:	60da      	str	r2, [r3, #12]
 800f61a:	e0b9      	b.n	800f790 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800f61c:	2301      	movs	r3, #1
 800f61e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800f622:	e0b5      	b.n	800f790 <UART_SetConfig+0xa94>
 800f624:	03d09000 	.word	0x03d09000
 800f628:	003d0900 	.word	0x003d0900
 800f62c:	0801564c 	.word	0x0801564c
 800f630:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800f634:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800f638:	2b20      	cmp	r3, #32
 800f63a:	dc49      	bgt.n	800f6d0 <UART_SetConfig+0x9d4>
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	db7c      	blt.n	800f73a <UART_SetConfig+0xa3e>
 800f640:	2b20      	cmp	r3, #32
 800f642:	d87a      	bhi.n	800f73a <UART_SetConfig+0xa3e>
 800f644:	a201      	add	r2, pc, #4	; (adr r2, 800f64c <UART_SetConfig+0x950>)
 800f646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f64a:	bf00      	nop
 800f64c:	0800f6d7 	.word	0x0800f6d7
 800f650:	0800f6df 	.word	0x0800f6df
 800f654:	0800f73b 	.word	0x0800f73b
 800f658:	0800f73b 	.word	0x0800f73b
 800f65c:	0800f6e7 	.word	0x0800f6e7
 800f660:	0800f73b 	.word	0x0800f73b
 800f664:	0800f73b 	.word	0x0800f73b
 800f668:	0800f73b 	.word	0x0800f73b
 800f66c:	0800f6f7 	.word	0x0800f6f7
 800f670:	0800f73b 	.word	0x0800f73b
 800f674:	0800f73b 	.word	0x0800f73b
 800f678:	0800f73b 	.word	0x0800f73b
 800f67c:	0800f73b 	.word	0x0800f73b
 800f680:	0800f73b 	.word	0x0800f73b
 800f684:	0800f73b 	.word	0x0800f73b
 800f688:	0800f73b 	.word	0x0800f73b
 800f68c:	0800f707 	.word	0x0800f707
 800f690:	0800f73b 	.word	0x0800f73b
 800f694:	0800f73b 	.word	0x0800f73b
 800f698:	0800f73b 	.word	0x0800f73b
 800f69c:	0800f73b 	.word	0x0800f73b
 800f6a0:	0800f73b 	.word	0x0800f73b
 800f6a4:	0800f73b 	.word	0x0800f73b
 800f6a8:	0800f73b 	.word	0x0800f73b
 800f6ac:	0800f73b 	.word	0x0800f73b
 800f6b0:	0800f73b 	.word	0x0800f73b
 800f6b4:	0800f73b 	.word	0x0800f73b
 800f6b8:	0800f73b 	.word	0x0800f73b
 800f6bc:	0800f73b 	.word	0x0800f73b
 800f6c0:	0800f73b 	.word	0x0800f73b
 800f6c4:	0800f73b 	.word	0x0800f73b
 800f6c8:	0800f73b 	.word	0x0800f73b
 800f6cc:	0800f72d 	.word	0x0800f72d
 800f6d0:	2b40      	cmp	r3, #64	; 0x40
 800f6d2:	d02e      	beq.n	800f732 <UART_SetConfig+0xa36>
 800f6d4:	e031      	b.n	800f73a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f6d6:	f7f9 ff73 	bl	80095c0 <HAL_RCC_GetPCLK1Freq>
 800f6da:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800f6dc:	e033      	b.n	800f746 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f6de:	f7f9 ff85 	bl	80095ec <HAL_RCC_GetPCLK2Freq>
 800f6e2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800f6e4:	e02f      	b.n	800f746 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f6e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f6ea:	4618      	mov	r0, r3
 800f6ec:	f7fb ff76 	bl	800b5dc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f6f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f6f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f6f4:	e027      	b.n	800f746 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f6f6:	f107 0318 	add.w	r3, r7, #24
 800f6fa:	4618      	mov	r0, r3
 800f6fc:	f7fc f8c2 	bl	800b884 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f700:	69fb      	ldr	r3, [r7, #28]
 800f702:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f704:	e01f      	b.n	800f746 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f706:	4b2d      	ldr	r3, [pc, #180]	; (800f7bc <UART_SetConfig+0xac0>)
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	f003 0320 	and.w	r3, r3, #32
 800f70e:	2b00      	cmp	r3, #0
 800f710:	d009      	beq.n	800f726 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f712:	4b2a      	ldr	r3, [pc, #168]	; (800f7bc <UART_SetConfig+0xac0>)
 800f714:	681b      	ldr	r3, [r3, #0]
 800f716:	08db      	lsrs	r3, r3, #3
 800f718:	f003 0303 	and.w	r3, r3, #3
 800f71c:	4a28      	ldr	r2, [pc, #160]	; (800f7c0 <UART_SetConfig+0xac4>)
 800f71e:	fa22 f303 	lsr.w	r3, r2, r3
 800f722:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f724:	e00f      	b.n	800f746 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800f726:	4b26      	ldr	r3, [pc, #152]	; (800f7c0 <UART_SetConfig+0xac4>)
 800f728:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f72a:	e00c      	b.n	800f746 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f72c:	4b25      	ldr	r3, [pc, #148]	; (800f7c4 <UART_SetConfig+0xac8>)
 800f72e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f730:	e009      	b.n	800f746 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f732:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f736:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f738:	e005      	b.n	800f746 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800f73a:	2300      	movs	r3, #0
 800f73c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800f73e:	2301      	movs	r3, #1
 800f740:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800f744:	bf00      	nop
    }

    if (pclk != 0U)
 800f746:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f748:	2b00      	cmp	r3, #0
 800f74a:	d021      	beq.n	800f790 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f74c:	697b      	ldr	r3, [r7, #20]
 800f74e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f750:	4a1d      	ldr	r2, [pc, #116]	; (800f7c8 <UART_SetConfig+0xacc>)
 800f752:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f756:	461a      	mov	r2, r3
 800f758:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f75a:	fbb3 f2f2 	udiv	r2, r3, r2
 800f75e:	697b      	ldr	r3, [r7, #20]
 800f760:	685b      	ldr	r3, [r3, #4]
 800f762:	085b      	lsrs	r3, r3, #1
 800f764:	441a      	add	r2, r3
 800f766:	697b      	ldr	r3, [r7, #20]
 800f768:	685b      	ldr	r3, [r3, #4]
 800f76a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f76e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f772:	2b0f      	cmp	r3, #15
 800f774:	d909      	bls.n	800f78a <UART_SetConfig+0xa8e>
 800f776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f778:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f77c:	d205      	bcs.n	800f78a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f77e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f780:	b29a      	uxth	r2, r3
 800f782:	697b      	ldr	r3, [r7, #20]
 800f784:	681b      	ldr	r3, [r3, #0]
 800f786:	60da      	str	r2, [r3, #12]
 800f788:	e002      	b.n	800f790 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800f78a:	2301      	movs	r3, #1
 800f78c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f790:	697b      	ldr	r3, [r7, #20]
 800f792:	2201      	movs	r2, #1
 800f794:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800f798:	697b      	ldr	r3, [r7, #20]
 800f79a:	2201      	movs	r2, #1
 800f79c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f7a0:	697b      	ldr	r3, [r7, #20]
 800f7a2:	2200      	movs	r2, #0
 800f7a4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800f7a6:	697b      	ldr	r3, [r7, #20]
 800f7a8:	2200      	movs	r2, #0
 800f7aa:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800f7ac:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800f7b0:	4618      	mov	r0, r3
 800f7b2:	3748      	adds	r7, #72	; 0x48
 800f7b4:	46bd      	mov	sp, r7
 800f7b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f7ba:	bf00      	nop
 800f7bc:	58024400 	.word	0x58024400
 800f7c0:	03d09000 	.word	0x03d09000
 800f7c4:	003d0900 	.word	0x003d0900
 800f7c8:	0801564c 	.word	0x0801564c

0800f7cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f7cc:	b480      	push	{r7}
 800f7ce:	b083      	sub	sp, #12
 800f7d0:	af00      	add	r7, sp, #0
 800f7d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f7d8:	f003 0308 	and.w	r3, r3, #8
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	d00a      	beq.n	800f7f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	681b      	ldr	r3, [r3, #0]
 800f7e4:	685b      	ldr	r3, [r3, #4]
 800f7e6:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	681b      	ldr	r3, [r3, #0]
 800f7f2:	430a      	orrs	r2, r1
 800f7f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f7fa:	f003 0301 	and.w	r3, r3, #1
 800f7fe:	2b00      	cmp	r3, #0
 800f800:	d00a      	beq.n	800f818 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	685b      	ldr	r3, [r3, #4]
 800f808:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	681b      	ldr	r3, [r3, #0]
 800f814:	430a      	orrs	r2, r1
 800f816:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f81c:	f003 0302 	and.w	r3, r3, #2
 800f820:	2b00      	cmp	r3, #0
 800f822:	d00a      	beq.n	800f83a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	681b      	ldr	r3, [r3, #0]
 800f828:	685b      	ldr	r3, [r3, #4]
 800f82a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	430a      	orrs	r2, r1
 800f838:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f83e:	f003 0304 	and.w	r3, r3, #4
 800f842:	2b00      	cmp	r3, #0
 800f844:	d00a      	beq.n	800f85c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	685b      	ldr	r3, [r3, #4]
 800f84c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	681b      	ldr	r3, [r3, #0]
 800f858:	430a      	orrs	r2, r1
 800f85a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f860:	f003 0310 	and.w	r3, r3, #16
 800f864:	2b00      	cmp	r3, #0
 800f866:	d00a      	beq.n	800f87e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	681b      	ldr	r3, [r3, #0]
 800f86c:	689b      	ldr	r3, [r3, #8]
 800f86e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	681b      	ldr	r3, [r3, #0]
 800f87a:	430a      	orrs	r2, r1
 800f87c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f882:	f003 0320 	and.w	r3, r3, #32
 800f886:	2b00      	cmp	r3, #0
 800f888:	d00a      	beq.n	800f8a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	689b      	ldr	r3, [r3, #8]
 800f890:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	681b      	ldr	r3, [r3, #0]
 800f89c:	430a      	orrs	r2, r1
 800f89e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f8a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d01a      	beq.n	800f8e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	685b      	ldr	r3, [r3, #4]
 800f8b2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	681b      	ldr	r3, [r3, #0]
 800f8be:	430a      	orrs	r2, r1
 800f8c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f8c2:	687b      	ldr	r3, [r7, #4]
 800f8c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f8c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f8ca:	d10a      	bne.n	800f8e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	681b      	ldr	r3, [r3, #0]
 800f8d0:	685b      	ldr	r3, [r3, #4]
 800f8d2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	430a      	orrs	r2, r1
 800f8e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f8e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f8ea:	2b00      	cmp	r3, #0
 800f8ec:	d00a      	beq.n	800f904 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	681b      	ldr	r3, [r3, #0]
 800f8f2:	685b      	ldr	r3, [r3, #4]
 800f8f4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	681b      	ldr	r3, [r3, #0]
 800f900:	430a      	orrs	r2, r1
 800f902:	605a      	str	r2, [r3, #4]
  }
}
 800f904:	bf00      	nop
 800f906:	370c      	adds	r7, #12
 800f908:	46bd      	mov	sp, r7
 800f90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f90e:	4770      	bx	lr

0800f910 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f910:	b580      	push	{r7, lr}
 800f912:	b098      	sub	sp, #96	; 0x60
 800f914:	af02      	add	r7, sp, #8
 800f916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	2200      	movs	r2, #0
 800f91c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f920:	f7f3 fbe0 	bl	80030e4 <HAL_GetTick>
 800f924:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	681b      	ldr	r3, [r3, #0]
 800f92a:	681b      	ldr	r3, [r3, #0]
 800f92c:	f003 0308 	and.w	r3, r3, #8
 800f930:	2b08      	cmp	r3, #8
 800f932:	d12f      	bne.n	800f994 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f934:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f938:	9300      	str	r3, [sp, #0]
 800f93a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f93c:	2200      	movs	r2, #0
 800f93e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800f942:	6878      	ldr	r0, [r7, #4]
 800f944:	f000 f88e 	bl	800fa64 <UART_WaitOnFlagUntilTimeout>
 800f948:	4603      	mov	r3, r0
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d022      	beq.n	800f994 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	681b      	ldr	r3, [r3, #0]
 800f952:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f956:	e853 3f00 	ldrex	r3, [r3]
 800f95a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800f95c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f95e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f962:	653b      	str	r3, [r7, #80]	; 0x50
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	681b      	ldr	r3, [r3, #0]
 800f968:	461a      	mov	r2, r3
 800f96a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f96c:	647b      	str	r3, [r7, #68]	; 0x44
 800f96e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f970:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f972:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f974:	e841 2300 	strex	r3, r2, [r1]
 800f978:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800f97a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f97c:	2b00      	cmp	r3, #0
 800f97e:	d1e6      	bne.n	800f94e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	2220      	movs	r2, #32
 800f984:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	2200      	movs	r2, #0
 800f98c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f990:	2303      	movs	r3, #3
 800f992:	e063      	b.n	800fa5c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	681b      	ldr	r3, [r3, #0]
 800f998:	681b      	ldr	r3, [r3, #0]
 800f99a:	f003 0304 	and.w	r3, r3, #4
 800f99e:	2b04      	cmp	r3, #4
 800f9a0:	d149      	bne.n	800fa36 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f9a2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f9a6:	9300      	str	r3, [sp, #0]
 800f9a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f9aa:	2200      	movs	r2, #0
 800f9ac:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800f9b0:	6878      	ldr	r0, [r7, #4]
 800f9b2:	f000 f857 	bl	800fa64 <UART_WaitOnFlagUntilTimeout>
 800f9b6:	4603      	mov	r3, r0
 800f9b8:	2b00      	cmp	r3, #0
 800f9ba:	d03c      	beq.n	800fa36 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9c4:	e853 3f00 	ldrex	r3, [r3]
 800f9c8:	623b      	str	r3, [r7, #32]
   return(result);
 800f9ca:	6a3b      	ldr	r3, [r7, #32]
 800f9cc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f9d0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	681b      	ldr	r3, [r3, #0]
 800f9d6:	461a      	mov	r2, r3
 800f9d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f9da:	633b      	str	r3, [r7, #48]	; 0x30
 800f9dc:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f9e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f9e2:	e841 2300 	strex	r3, r2, [r1]
 800f9e6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f9e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d1e6      	bne.n	800f9bc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	681b      	ldr	r3, [r3, #0]
 800f9f2:	3308      	adds	r3, #8
 800f9f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9f6:	693b      	ldr	r3, [r7, #16]
 800f9f8:	e853 3f00 	ldrex	r3, [r3]
 800f9fc:	60fb      	str	r3, [r7, #12]
   return(result);
 800f9fe:	68fb      	ldr	r3, [r7, #12]
 800fa00:	f023 0301 	bic.w	r3, r3, #1
 800fa04:	64bb      	str	r3, [r7, #72]	; 0x48
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	3308      	adds	r3, #8
 800fa0c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800fa0e:	61fa      	str	r2, [r7, #28]
 800fa10:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa12:	69b9      	ldr	r1, [r7, #24]
 800fa14:	69fa      	ldr	r2, [r7, #28]
 800fa16:	e841 2300 	strex	r3, r2, [r1]
 800fa1a:	617b      	str	r3, [r7, #20]
   return(result);
 800fa1c:	697b      	ldr	r3, [r7, #20]
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	d1e5      	bne.n	800f9ee <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	2220      	movs	r2, #32
 800fa26:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	2200      	movs	r2, #0
 800fa2e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fa32:	2303      	movs	r3, #3
 800fa34:	e012      	b.n	800fa5c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	2220      	movs	r2, #32
 800fa3a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	2220      	movs	r2, #32
 800fa42:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	2200      	movs	r2, #0
 800fa4a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	2200      	movs	r2, #0
 800fa50:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	2200      	movs	r2, #0
 800fa56:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800fa5a:	2300      	movs	r3, #0
}
 800fa5c:	4618      	mov	r0, r3
 800fa5e:	3758      	adds	r7, #88	; 0x58
 800fa60:	46bd      	mov	sp, r7
 800fa62:	bd80      	pop	{r7, pc}

0800fa64 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800fa64:	b580      	push	{r7, lr}
 800fa66:	b084      	sub	sp, #16
 800fa68:	af00      	add	r7, sp, #0
 800fa6a:	60f8      	str	r0, [r7, #12]
 800fa6c:	60b9      	str	r1, [r7, #8]
 800fa6e:	603b      	str	r3, [r7, #0]
 800fa70:	4613      	mov	r3, r2
 800fa72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fa74:	e04f      	b.n	800fb16 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fa76:	69bb      	ldr	r3, [r7, #24]
 800fa78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fa7c:	d04b      	beq.n	800fb16 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fa7e:	f7f3 fb31 	bl	80030e4 <HAL_GetTick>
 800fa82:	4602      	mov	r2, r0
 800fa84:	683b      	ldr	r3, [r7, #0]
 800fa86:	1ad3      	subs	r3, r2, r3
 800fa88:	69ba      	ldr	r2, [r7, #24]
 800fa8a:	429a      	cmp	r2, r3
 800fa8c:	d302      	bcc.n	800fa94 <UART_WaitOnFlagUntilTimeout+0x30>
 800fa8e:	69bb      	ldr	r3, [r7, #24]
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d101      	bne.n	800fa98 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800fa94:	2303      	movs	r3, #3
 800fa96:	e04e      	b.n	800fb36 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	681b      	ldr	r3, [r3, #0]
 800fa9e:	f003 0304 	and.w	r3, r3, #4
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	d037      	beq.n	800fb16 <UART_WaitOnFlagUntilTimeout+0xb2>
 800faa6:	68bb      	ldr	r3, [r7, #8]
 800faa8:	2b80      	cmp	r3, #128	; 0x80
 800faaa:	d034      	beq.n	800fb16 <UART_WaitOnFlagUntilTimeout+0xb2>
 800faac:	68bb      	ldr	r3, [r7, #8]
 800faae:	2b40      	cmp	r3, #64	; 0x40
 800fab0:	d031      	beq.n	800fb16 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800fab2:	68fb      	ldr	r3, [r7, #12]
 800fab4:	681b      	ldr	r3, [r3, #0]
 800fab6:	69db      	ldr	r3, [r3, #28]
 800fab8:	f003 0308 	and.w	r3, r3, #8
 800fabc:	2b08      	cmp	r3, #8
 800fabe:	d110      	bne.n	800fae2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fac0:	68fb      	ldr	r3, [r7, #12]
 800fac2:	681b      	ldr	r3, [r3, #0]
 800fac4:	2208      	movs	r2, #8
 800fac6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fac8:	68f8      	ldr	r0, [r7, #12]
 800faca:	f000 f95b 	bl	800fd84 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800face:	68fb      	ldr	r3, [r7, #12]
 800fad0:	2208      	movs	r2, #8
 800fad2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fad6:	68fb      	ldr	r3, [r7, #12]
 800fad8:	2200      	movs	r2, #0
 800fada:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800fade:	2301      	movs	r3, #1
 800fae0:	e029      	b.n	800fb36 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	681b      	ldr	r3, [r3, #0]
 800fae6:	69db      	ldr	r3, [r3, #28]
 800fae8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800faec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800faf0:	d111      	bne.n	800fb16 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800faf2:	68fb      	ldr	r3, [r7, #12]
 800faf4:	681b      	ldr	r3, [r3, #0]
 800faf6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800fafa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fafc:	68f8      	ldr	r0, [r7, #12]
 800fafe:	f000 f941 	bl	800fd84 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800fb02:	68fb      	ldr	r3, [r7, #12]
 800fb04:	2220      	movs	r2, #32
 800fb06:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fb0a:	68fb      	ldr	r3, [r7, #12]
 800fb0c:	2200      	movs	r2, #0
 800fb0e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800fb12:	2303      	movs	r3, #3
 800fb14:	e00f      	b.n	800fb36 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fb16:	68fb      	ldr	r3, [r7, #12]
 800fb18:	681b      	ldr	r3, [r3, #0]
 800fb1a:	69da      	ldr	r2, [r3, #28]
 800fb1c:	68bb      	ldr	r3, [r7, #8]
 800fb1e:	4013      	ands	r3, r2
 800fb20:	68ba      	ldr	r2, [r7, #8]
 800fb22:	429a      	cmp	r2, r3
 800fb24:	bf0c      	ite	eq
 800fb26:	2301      	moveq	r3, #1
 800fb28:	2300      	movne	r3, #0
 800fb2a:	b2db      	uxtb	r3, r3
 800fb2c:	461a      	mov	r2, r3
 800fb2e:	79fb      	ldrb	r3, [r7, #7]
 800fb30:	429a      	cmp	r2, r3
 800fb32:	d0a0      	beq.n	800fa76 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800fb34:	2300      	movs	r3, #0
}
 800fb36:	4618      	mov	r0, r3
 800fb38:	3710      	adds	r7, #16
 800fb3a:	46bd      	mov	sp, r7
 800fb3c:	bd80      	pop	{r7, pc}
	...

0800fb40 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800fb40:	b480      	push	{r7}
 800fb42:	b0a3      	sub	sp, #140	; 0x8c
 800fb44:	af00      	add	r7, sp, #0
 800fb46:	60f8      	str	r0, [r7, #12]
 800fb48:	60b9      	str	r1, [r7, #8]
 800fb4a:	4613      	mov	r3, r2
 800fb4c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800fb4e:	68fb      	ldr	r3, [r7, #12]
 800fb50:	68ba      	ldr	r2, [r7, #8]
 800fb52:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800fb54:	68fb      	ldr	r3, [r7, #12]
 800fb56:	88fa      	ldrh	r2, [r7, #6]
 800fb58:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800fb5c:	68fb      	ldr	r3, [r7, #12]
 800fb5e:	88fa      	ldrh	r2, [r7, #6]
 800fb60:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800fb64:	68fb      	ldr	r3, [r7, #12]
 800fb66:	2200      	movs	r2, #0
 800fb68:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800fb6a:	68fb      	ldr	r3, [r7, #12]
 800fb6c:	689b      	ldr	r3, [r3, #8]
 800fb6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fb72:	d10e      	bne.n	800fb92 <UART_Start_Receive_IT+0x52>
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	691b      	ldr	r3, [r3, #16]
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d105      	bne.n	800fb88 <UART_Start_Receive_IT+0x48>
 800fb7c:	68fb      	ldr	r3, [r7, #12]
 800fb7e:	f240 12ff 	movw	r2, #511	; 0x1ff
 800fb82:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fb86:	e02d      	b.n	800fbe4 <UART_Start_Receive_IT+0xa4>
 800fb88:	68fb      	ldr	r3, [r7, #12]
 800fb8a:	22ff      	movs	r2, #255	; 0xff
 800fb8c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fb90:	e028      	b.n	800fbe4 <UART_Start_Receive_IT+0xa4>
 800fb92:	68fb      	ldr	r3, [r7, #12]
 800fb94:	689b      	ldr	r3, [r3, #8]
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d10d      	bne.n	800fbb6 <UART_Start_Receive_IT+0x76>
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	691b      	ldr	r3, [r3, #16]
 800fb9e:	2b00      	cmp	r3, #0
 800fba0:	d104      	bne.n	800fbac <UART_Start_Receive_IT+0x6c>
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	22ff      	movs	r2, #255	; 0xff
 800fba6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fbaa:	e01b      	b.n	800fbe4 <UART_Start_Receive_IT+0xa4>
 800fbac:	68fb      	ldr	r3, [r7, #12]
 800fbae:	227f      	movs	r2, #127	; 0x7f
 800fbb0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fbb4:	e016      	b.n	800fbe4 <UART_Start_Receive_IT+0xa4>
 800fbb6:	68fb      	ldr	r3, [r7, #12]
 800fbb8:	689b      	ldr	r3, [r3, #8]
 800fbba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800fbbe:	d10d      	bne.n	800fbdc <UART_Start_Receive_IT+0x9c>
 800fbc0:	68fb      	ldr	r3, [r7, #12]
 800fbc2:	691b      	ldr	r3, [r3, #16]
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	d104      	bne.n	800fbd2 <UART_Start_Receive_IT+0x92>
 800fbc8:	68fb      	ldr	r3, [r7, #12]
 800fbca:	227f      	movs	r2, #127	; 0x7f
 800fbcc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fbd0:	e008      	b.n	800fbe4 <UART_Start_Receive_IT+0xa4>
 800fbd2:	68fb      	ldr	r3, [r7, #12]
 800fbd4:	223f      	movs	r2, #63	; 0x3f
 800fbd6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fbda:	e003      	b.n	800fbe4 <UART_Start_Receive_IT+0xa4>
 800fbdc:	68fb      	ldr	r3, [r7, #12]
 800fbde:	2200      	movs	r2, #0
 800fbe0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fbe4:	68fb      	ldr	r3, [r7, #12]
 800fbe6:	2200      	movs	r2, #0
 800fbe8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	2222      	movs	r2, #34	; 0x22
 800fbf0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	681b      	ldr	r3, [r3, #0]
 800fbf8:	3308      	adds	r3, #8
 800fbfa:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbfc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800fbfe:	e853 3f00 	ldrex	r3, [r3]
 800fc02:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800fc04:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fc06:	f043 0301 	orr.w	r3, r3, #1
 800fc0a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800fc0e:	68fb      	ldr	r3, [r7, #12]
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	3308      	adds	r3, #8
 800fc14:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800fc18:	673a      	str	r2, [r7, #112]	; 0x70
 800fc1a:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc1c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800fc1e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800fc20:	e841 2300 	strex	r3, r2, [r1]
 800fc24:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 800fc26:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800fc28:	2b00      	cmp	r3, #0
 800fc2a:	d1e3      	bne.n	800fbf4 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800fc2c:	68fb      	ldr	r3, [r7, #12]
 800fc2e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800fc30:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800fc34:	d14f      	bne.n	800fcd6 <UART_Start_Receive_IT+0x196>
 800fc36:	68fb      	ldr	r3, [r7, #12]
 800fc38:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800fc3c:	88fa      	ldrh	r2, [r7, #6]
 800fc3e:	429a      	cmp	r2, r3
 800fc40:	d349      	bcc.n	800fcd6 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fc42:	68fb      	ldr	r3, [r7, #12]
 800fc44:	689b      	ldr	r3, [r3, #8]
 800fc46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fc4a:	d107      	bne.n	800fc5c <UART_Start_Receive_IT+0x11c>
 800fc4c:	68fb      	ldr	r3, [r7, #12]
 800fc4e:	691b      	ldr	r3, [r3, #16]
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d103      	bne.n	800fc5c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800fc54:	68fb      	ldr	r3, [r7, #12]
 800fc56:	4a47      	ldr	r2, [pc, #284]	; (800fd74 <UART_Start_Receive_IT+0x234>)
 800fc58:	675a      	str	r2, [r3, #116]	; 0x74
 800fc5a:	e002      	b.n	800fc62 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800fc5c:	68fb      	ldr	r3, [r7, #12]
 800fc5e:	4a46      	ldr	r2, [pc, #280]	; (800fd78 <UART_Start_Receive_IT+0x238>)
 800fc60:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800fc62:	68fb      	ldr	r3, [r7, #12]
 800fc64:	691b      	ldr	r3, [r3, #16]
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d01a      	beq.n	800fca0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fc6a:	68fb      	ldr	r3, [r7, #12]
 800fc6c:	681b      	ldr	r3, [r3, #0]
 800fc6e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fc72:	e853 3f00 	ldrex	r3, [r3]
 800fc76:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800fc78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fc7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800fc7e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800fc82:	68fb      	ldr	r3, [r7, #12]
 800fc84:	681b      	ldr	r3, [r3, #0]
 800fc86:	461a      	mov	r2, r3
 800fc88:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800fc8c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800fc8e:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc90:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800fc92:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800fc94:	e841 2300 	strex	r3, r2, [r1]
 800fc98:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800fc9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	d1e4      	bne.n	800fc6a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800fca0:	68fb      	ldr	r3, [r7, #12]
 800fca2:	681b      	ldr	r3, [r3, #0]
 800fca4:	3308      	adds	r3, #8
 800fca6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fca8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fcaa:	e853 3f00 	ldrex	r3, [r3]
 800fcae:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800fcb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcb2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fcb6:	67fb      	str	r3, [r7, #124]	; 0x7c
 800fcb8:	68fb      	ldr	r3, [r7, #12]
 800fcba:	681b      	ldr	r3, [r3, #0]
 800fcbc:	3308      	adds	r3, #8
 800fcbe:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800fcc0:	64ba      	str	r2, [r7, #72]	; 0x48
 800fcc2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcc4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fcc6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800fcc8:	e841 2300 	strex	r3, r2, [r1]
 800fccc:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800fcce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fcd0:	2b00      	cmp	r3, #0
 800fcd2:	d1e5      	bne.n	800fca0 <UART_Start_Receive_IT+0x160>
 800fcd4:	e046      	b.n	800fd64 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fcd6:	68fb      	ldr	r3, [r7, #12]
 800fcd8:	689b      	ldr	r3, [r3, #8]
 800fcda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fcde:	d107      	bne.n	800fcf0 <UART_Start_Receive_IT+0x1b0>
 800fce0:	68fb      	ldr	r3, [r7, #12]
 800fce2:	691b      	ldr	r3, [r3, #16]
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d103      	bne.n	800fcf0 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800fce8:	68fb      	ldr	r3, [r7, #12]
 800fcea:	4a24      	ldr	r2, [pc, #144]	; (800fd7c <UART_Start_Receive_IT+0x23c>)
 800fcec:	675a      	str	r2, [r3, #116]	; 0x74
 800fcee:	e002      	b.n	800fcf6 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800fcf0:	68fb      	ldr	r3, [r7, #12]
 800fcf2:	4a23      	ldr	r2, [pc, #140]	; (800fd80 <UART_Start_Receive_IT+0x240>)
 800fcf4:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800fcf6:	68fb      	ldr	r3, [r7, #12]
 800fcf8:	691b      	ldr	r3, [r3, #16]
 800fcfa:	2b00      	cmp	r3, #0
 800fcfc:	d019      	beq.n	800fd32 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800fcfe:	68fb      	ldr	r3, [r7, #12]
 800fd00:	681b      	ldr	r3, [r3, #0]
 800fd02:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd06:	e853 3f00 	ldrex	r3, [r3]
 800fd0a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800fd0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd0e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800fd12:	677b      	str	r3, [r7, #116]	; 0x74
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	681b      	ldr	r3, [r3, #0]
 800fd18:	461a      	mov	r2, r3
 800fd1a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800fd1c:	637b      	str	r3, [r7, #52]	; 0x34
 800fd1e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd20:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800fd22:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fd24:	e841 2300 	strex	r3, r2, [r1]
 800fd28:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800fd2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d1e6      	bne.n	800fcfe <UART_Start_Receive_IT+0x1be>
 800fd30:	e018      	b.n	800fd64 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800fd32:	68fb      	ldr	r3, [r7, #12]
 800fd34:	681b      	ldr	r3, [r3, #0]
 800fd36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd38:	697b      	ldr	r3, [r7, #20]
 800fd3a:	e853 3f00 	ldrex	r3, [r3]
 800fd3e:	613b      	str	r3, [r7, #16]
   return(result);
 800fd40:	693b      	ldr	r3, [r7, #16]
 800fd42:	f043 0320 	orr.w	r3, r3, #32
 800fd46:	67bb      	str	r3, [r7, #120]	; 0x78
 800fd48:	68fb      	ldr	r3, [r7, #12]
 800fd4a:	681b      	ldr	r3, [r3, #0]
 800fd4c:	461a      	mov	r2, r3
 800fd4e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fd50:	623b      	str	r3, [r7, #32]
 800fd52:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd54:	69f9      	ldr	r1, [r7, #28]
 800fd56:	6a3a      	ldr	r2, [r7, #32]
 800fd58:	e841 2300 	strex	r3, r2, [r1]
 800fd5c:	61bb      	str	r3, [r7, #24]
   return(result);
 800fd5e:	69bb      	ldr	r3, [r7, #24]
 800fd60:	2b00      	cmp	r3, #0
 800fd62:	d1e6      	bne.n	800fd32 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800fd64:	2300      	movs	r3, #0
}
 800fd66:	4618      	mov	r0, r3
 800fd68:	378c      	adds	r7, #140	; 0x8c
 800fd6a:	46bd      	mov	sp, r7
 800fd6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd70:	4770      	bx	lr
 800fd72:	bf00      	nop
 800fd74:	080105a5 	.word	0x080105a5
 800fd78:	08010245 	.word	0x08010245
 800fd7c:	0801008d 	.word	0x0801008d
 800fd80:	0800fed5 	.word	0x0800fed5

0800fd84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800fd84:	b480      	push	{r7}
 800fd86:	b095      	sub	sp, #84	; 0x54
 800fd88:	af00      	add	r7, sp, #0
 800fd8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	681b      	ldr	r3, [r3, #0]
 800fd90:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd94:	e853 3f00 	ldrex	r3, [r3]
 800fd98:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800fd9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd9c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800fda0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800fda2:	687b      	ldr	r3, [r7, #4]
 800fda4:	681b      	ldr	r3, [r3, #0]
 800fda6:	461a      	mov	r2, r3
 800fda8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fdaa:	643b      	str	r3, [r7, #64]	; 0x40
 800fdac:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fdae:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800fdb0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800fdb2:	e841 2300 	strex	r3, r2, [r1]
 800fdb6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800fdb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdba:	2b00      	cmp	r3, #0
 800fdbc:	d1e6      	bne.n	800fd8c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	681b      	ldr	r3, [r3, #0]
 800fdc2:	3308      	adds	r3, #8
 800fdc4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fdc6:	6a3b      	ldr	r3, [r7, #32]
 800fdc8:	e853 3f00 	ldrex	r3, [r3]
 800fdcc:	61fb      	str	r3, [r7, #28]
   return(result);
 800fdce:	69fa      	ldr	r2, [r7, #28]
 800fdd0:	4b1e      	ldr	r3, [pc, #120]	; (800fe4c <UART_EndRxTransfer+0xc8>)
 800fdd2:	4013      	ands	r3, r2
 800fdd4:	64bb      	str	r3, [r7, #72]	; 0x48
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	681b      	ldr	r3, [r3, #0]
 800fdda:	3308      	adds	r3, #8
 800fddc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800fdde:	62fa      	str	r2, [r7, #44]	; 0x2c
 800fde0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fde2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800fde4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fde6:	e841 2300 	strex	r3, r2, [r1]
 800fdea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800fdec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fdee:	2b00      	cmp	r3, #0
 800fdf0:	d1e5      	bne.n	800fdbe <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fdf6:	2b01      	cmp	r3, #1
 800fdf8:	d118      	bne.n	800fe2c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe00:	68fb      	ldr	r3, [r7, #12]
 800fe02:	e853 3f00 	ldrex	r3, [r3]
 800fe06:	60bb      	str	r3, [r7, #8]
   return(result);
 800fe08:	68bb      	ldr	r3, [r7, #8]
 800fe0a:	f023 0310 	bic.w	r3, r3, #16
 800fe0e:	647b      	str	r3, [r7, #68]	; 0x44
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	681b      	ldr	r3, [r3, #0]
 800fe14:	461a      	mov	r2, r3
 800fe16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fe18:	61bb      	str	r3, [r7, #24]
 800fe1a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe1c:	6979      	ldr	r1, [r7, #20]
 800fe1e:	69ba      	ldr	r2, [r7, #24]
 800fe20:	e841 2300 	strex	r3, r2, [r1]
 800fe24:	613b      	str	r3, [r7, #16]
   return(result);
 800fe26:	693b      	ldr	r3, [r7, #16]
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	d1e6      	bne.n	800fdfa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	2220      	movs	r2, #32
 800fe30:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	2200      	movs	r2, #0
 800fe38:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	2200      	movs	r2, #0
 800fe3e:	675a      	str	r2, [r3, #116]	; 0x74
}
 800fe40:	bf00      	nop
 800fe42:	3754      	adds	r7, #84	; 0x54
 800fe44:	46bd      	mov	sp, r7
 800fe46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe4a:	4770      	bx	lr
 800fe4c:	effffffe 	.word	0xeffffffe

0800fe50 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800fe50:	b580      	push	{r7, lr}
 800fe52:	b084      	sub	sp, #16
 800fe54:	af00      	add	r7, sp, #0
 800fe56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fe5c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800fe5e:	68fb      	ldr	r3, [r7, #12]
 800fe60:	2200      	movs	r2, #0
 800fe62:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800fe66:	68fb      	ldr	r3, [r7, #12]
 800fe68:	2200      	movs	r2, #0
 800fe6a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800fe6e:	68f8      	ldr	r0, [r7, #12]
 800fe70:	f7fe ff2e 	bl	800ecd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fe74:	bf00      	nop
 800fe76:	3710      	adds	r7, #16
 800fe78:	46bd      	mov	sp, r7
 800fe7a:	bd80      	pop	{r7, pc}

0800fe7c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800fe7c:	b580      	push	{r7, lr}
 800fe7e:	b088      	sub	sp, #32
 800fe80:	af00      	add	r7, sp, #0
 800fe82:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	681b      	ldr	r3, [r3, #0]
 800fe88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	e853 3f00 	ldrex	r3, [r3]
 800fe90:	60bb      	str	r3, [r7, #8]
   return(result);
 800fe92:	68bb      	ldr	r3, [r7, #8]
 800fe94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fe98:	61fb      	str	r3, [r7, #28]
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	681b      	ldr	r3, [r3, #0]
 800fe9e:	461a      	mov	r2, r3
 800fea0:	69fb      	ldr	r3, [r7, #28]
 800fea2:	61bb      	str	r3, [r7, #24]
 800fea4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fea6:	6979      	ldr	r1, [r7, #20]
 800fea8:	69ba      	ldr	r2, [r7, #24]
 800feaa:	e841 2300 	strex	r3, r2, [r1]
 800feae:	613b      	str	r3, [r7, #16]
   return(result);
 800feb0:	693b      	ldr	r3, [r7, #16]
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d1e6      	bne.n	800fe84 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	2220      	movs	r2, #32
 800feba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	2200      	movs	r2, #0
 800fec2:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800fec4:	6878      	ldr	r0, [r7, #4]
 800fec6:	f7fe fef9 	bl	800ecbc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800feca:	bf00      	nop
 800fecc:	3720      	adds	r7, #32
 800fece:	46bd      	mov	sp, r7
 800fed0:	bd80      	pop	{r7, pc}
	...

0800fed4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800fed4:	b580      	push	{r7, lr}
 800fed6:	b09c      	sub	sp, #112	; 0x70
 800fed8:	af00      	add	r7, sp, #0
 800feda:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800fee2:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800feec:	2b22      	cmp	r3, #34	; 0x22
 800feee:	f040 80be 	bne.w	801006e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	681b      	ldr	r3, [r3, #0]
 800fef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fef8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800fefc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800ff00:	b2d9      	uxtb	r1, r3
 800ff02:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800ff06:	b2da      	uxtb	r2, r3
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ff0c:	400a      	ands	r2, r1
 800ff0e:	b2d2      	uxtb	r2, r2
 800ff10:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ff16:	1c5a      	adds	r2, r3, #1
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ff22:	b29b      	uxth	r3, r3
 800ff24:	3b01      	subs	r3, #1
 800ff26:	b29a      	uxth	r2, r3
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ff34:	b29b      	uxth	r3, r3
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	f040 80a1 	bne.w	801007e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	681b      	ldr	r3, [r3, #0]
 800ff40:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ff44:	e853 3f00 	ldrex	r3, [r3]
 800ff48:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800ff4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ff4c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ff50:	66bb      	str	r3, [r7, #104]	; 0x68
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	681b      	ldr	r3, [r3, #0]
 800ff56:	461a      	mov	r2, r3
 800ff58:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ff5a:	65bb      	str	r3, [r7, #88]	; 0x58
 800ff5c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff5e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ff60:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ff62:	e841 2300 	strex	r3, r2, [r1]
 800ff66:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800ff68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d1e6      	bne.n	800ff3c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	681b      	ldr	r3, [r3, #0]
 800ff72:	3308      	adds	r3, #8
 800ff74:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff78:	e853 3f00 	ldrex	r3, [r3]
 800ff7c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ff7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff80:	f023 0301 	bic.w	r3, r3, #1
 800ff84:	667b      	str	r3, [r7, #100]	; 0x64
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	681b      	ldr	r3, [r3, #0]
 800ff8a:	3308      	adds	r3, #8
 800ff8c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ff8e:	647a      	str	r2, [r7, #68]	; 0x44
 800ff90:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff92:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ff94:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ff96:	e841 2300 	strex	r3, r2, [r1]
 800ff9a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ff9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	d1e5      	bne.n	800ff6e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	2220      	movs	r2, #32
 800ffa6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ffaa:	687b      	ldr	r3, [r7, #4]
 800ffac:	2200      	movs	r2, #0
 800ffae:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	2200      	movs	r2, #0
 800ffb4:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	4a33      	ldr	r2, [pc, #204]	; (8010088 <UART_RxISR_8BIT+0x1b4>)
 800ffbc:	4293      	cmp	r3, r2
 800ffbe:	d01f      	beq.n	8010000 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	681b      	ldr	r3, [r3, #0]
 800ffc4:	685b      	ldr	r3, [r3, #4]
 800ffc6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	d018      	beq.n	8010000 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffd6:	e853 3f00 	ldrex	r3, [r3]
 800ffda:	623b      	str	r3, [r7, #32]
   return(result);
 800ffdc:	6a3b      	ldr	r3, [r7, #32]
 800ffde:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800ffe2:	663b      	str	r3, [r7, #96]	; 0x60
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	681b      	ldr	r3, [r3, #0]
 800ffe8:	461a      	mov	r2, r3
 800ffea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ffec:	633b      	str	r3, [r7, #48]	; 0x30
 800ffee:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fff0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800fff2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fff4:	e841 2300 	strex	r3, r2, [r1]
 800fff8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800fffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fffc:	2b00      	cmp	r3, #0
 800fffe:	d1e6      	bne.n	800ffce <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010004:	2b01      	cmp	r3, #1
 8010006:	d12e      	bne.n	8010066 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	2200      	movs	r2, #0
 801000c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	681b      	ldr	r3, [r3, #0]
 8010012:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010014:	693b      	ldr	r3, [r7, #16]
 8010016:	e853 3f00 	ldrex	r3, [r3]
 801001a:	60fb      	str	r3, [r7, #12]
   return(result);
 801001c:	68fb      	ldr	r3, [r7, #12]
 801001e:	f023 0310 	bic.w	r3, r3, #16
 8010022:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	681b      	ldr	r3, [r3, #0]
 8010028:	461a      	mov	r2, r3
 801002a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801002c:	61fb      	str	r3, [r7, #28]
 801002e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010030:	69b9      	ldr	r1, [r7, #24]
 8010032:	69fa      	ldr	r2, [r7, #28]
 8010034:	e841 2300 	strex	r3, r2, [r1]
 8010038:	617b      	str	r3, [r7, #20]
   return(result);
 801003a:	697b      	ldr	r3, [r7, #20]
 801003c:	2b00      	cmp	r3, #0
 801003e:	d1e6      	bne.n	801000e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	681b      	ldr	r3, [r3, #0]
 8010044:	69db      	ldr	r3, [r3, #28]
 8010046:	f003 0310 	and.w	r3, r3, #16
 801004a:	2b10      	cmp	r3, #16
 801004c:	d103      	bne.n	8010056 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	681b      	ldr	r3, [r3, #0]
 8010052:	2210      	movs	r2, #16
 8010054:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801005c:	4619      	mov	r1, r3
 801005e:	6878      	ldr	r0, [r7, #4]
 8010060:	f7fe fe40 	bl	800ece4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8010064:	e00b      	b.n	801007e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8010066:	6878      	ldr	r0, [r7, #4]
 8010068:	f7f0 fb42 	bl	80006f0 <HAL_UART_RxCpltCallback>
}
 801006c:	e007      	b.n	801007e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	681b      	ldr	r3, [r3, #0]
 8010072:	699a      	ldr	r2, [r3, #24]
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	681b      	ldr	r3, [r3, #0]
 8010078:	f042 0208 	orr.w	r2, r2, #8
 801007c:	619a      	str	r2, [r3, #24]
}
 801007e:	bf00      	nop
 8010080:	3770      	adds	r7, #112	; 0x70
 8010082:	46bd      	mov	sp, r7
 8010084:	bd80      	pop	{r7, pc}
 8010086:	bf00      	nop
 8010088:	58000c00 	.word	0x58000c00

0801008c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 801008c:	b580      	push	{r7, lr}
 801008e:	b09c      	sub	sp, #112	; 0x70
 8010090:	af00      	add	r7, sp, #0
 8010092:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801009a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80100a4:	2b22      	cmp	r3, #34	; 0x22
 80100a6:	f040 80be 	bne.w	8010226 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	681b      	ldr	r3, [r3, #0]
 80100ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80100b0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80100b8:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80100ba:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 80100be:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80100c2:	4013      	ands	r3, r2
 80100c4:	b29a      	uxth	r2, r3
 80100c6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80100c8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80100ce:	1c9a      	adds	r2, r3, #2
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80100da:	b29b      	uxth	r3, r3
 80100dc:	3b01      	subs	r3, #1
 80100de:	b29a      	uxth	r2, r3
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80100ec:	b29b      	uxth	r3, r3
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	f040 80a1 	bne.w	8010236 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	681b      	ldr	r3, [r3, #0]
 80100f8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80100fc:	e853 3f00 	ldrex	r3, [r3]
 8010100:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8010102:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010104:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8010108:	667b      	str	r3, [r7, #100]	; 0x64
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	681b      	ldr	r3, [r3, #0]
 801010e:	461a      	mov	r2, r3
 8010110:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010112:	657b      	str	r3, [r7, #84]	; 0x54
 8010114:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010116:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010118:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801011a:	e841 2300 	strex	r3, r2, [r1]
 801011e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8010120:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010122:	2b00      	cmp	r3, #0
 8010124:	d1e6      	bne.n	80100f4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	3308      	adds	r3, #8
 801012c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801012e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010130:	e853 3f00 	ldrex	r3, [r3]
 8010134:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8010136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010138:	f023 0301 	bic.w	r3, r3, #1
 801013c:	663b      	str	r3, [r7, #96]	; 0x60
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	681b      	ldr	r3, [r3, #0]
 8010142:	3308      	adds	r3, #8
 8010144:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8010146:	643a      	str	r2, [r7, #64]	; 0x40
 8010148:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801014a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801014c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801014e:	e841 2300 	strex	r3, r2, [r1]
 8010152:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8010154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010156:	2b00      	cmp	r3, #0
 8010158:	d1e5      	bne.n	8010126 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	2220      	movs	r2, #32
 801015e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	2200      	movs	r2, #0
 8010166:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	2200      	movs	r2, #0
 801016c:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	681b      	ldr	r3, [r3, #0]
 8010172:	4a33      	ldr	r2, [pc, #204]	; (8010240 <UART_RxISR_16BIT+0x1b4>)
 8010174:	4293      	cmp	r3, r2
 8010176:	d01f      	beq.n	80101b8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	681b      	ldr	r3, [r3, #0]
 801017c:	685b      	ldr	r3, [r3, #4]
 801017e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010182:	2b00      	cmp	r3, #0
 8010184:	d018      	beq.n	80101b8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	681b      	ldr	r3, [r3, #0]
 801018a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801018c:	6a3b      	ldr	r3, [r7, #32]
 801018e:	e853 3f00 	ldrex	r3, [r3]
 8010192:	61fb      	str	r3, [r7, #28]
   return(result);
 8010194:	69fb      	ldr	r3, [r7, #28]
 8010196:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 801019a:	65fb      	str	r3, [r7, #92]	; 0x5c
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	681b      	ldr	r3, [r3, #0]
 80101a0:	461a      	mov	r2, r3
 80101a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80101a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80101a6:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80101aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80101ac:	e841 2300 	strex	r3, r2, [r1]
 80101b0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80101b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101b4:	2b00      	cmp	r3, #0
 80101b6:	d1e6      	bne.n	8010186 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80101bc:	2b01      	cmp	r3, #1
 80101be:	d12e      	bne.n	801021e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	2200      	movs	r2, #0
 80101c4:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	681b      	ldr	r3, [r3, #0]
 80101ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101cc:	68fb      	ldr	r3, [r7, #12]
 80101ce:	e853 3f00 	ldrex	r3, [r3]
 80101d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80101d4:	68bb      	ldr	r3, [r7, #8]
 80101d6:	f023 0310 	bic.w	r3, r3, #16
 80101da:	65bb      	str	r3, [r7, #88]	; 0x58
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	681b      	ldr	r3, [r3, #0]
 80101e0:	461a      	mov	r2, r3
 80101e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80101e4:	61bb      	str	r3, [r7, #24]
 80101e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101e8:	6979      	ldr	r1, [r7, #20]
 80101ea:	69ba      	ldr	r2, [r7, #24]
 80101ec:	e841 2300 	strex	r3, r2, [r1]
 80101f0:	613b      	str	r3, [r7, #16]
   return(result);
 80101f2:	693b      	ldr	r3, [r7, #16]
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	d1e6      	bne.n	80101c6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	681b      	ldr	r3, [r3, #0]
 80101fc:	69db      	ldr	r3, [r3, #28]
 80101fe:	f003 0310 	and.w	r3, r3, #16
 8010202:	2b10      	cmp	r3, #16
 8010204:	d103      	bne.n	801020e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	681b      	ldr	r3, [r3, #0]
 801020a:	2210      	movs	r2, #16
 801020c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8010214:	4619      	mov	r1, r3
 8010216:	6878      	ldr	r0, [r7, #4]
 8010218:	f7fe fd64 	bl	800ece4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801021c:	e00b      	b.n	8010236 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 801021e:	6878      	ldr	r0, [r7, #4]
 8010220:	f7f0 fa66 	bl	80006f0 <HAL_UART_RxCpltCallback>
}
 8010224:	e007      	b.n	8010236 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	681b      	ldr	r3, [r3, #0]
 801022a:	699a      	ldr	r2, [r3, #24]
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	681b      	ldr	r3, [r3, #0]
 8010230:	f042 0208 	orr.w	r2, r2, #8
 8010234:	619a      	str	r2, [r3, #24]
}
 8010236:	bf00      	nop
 8010238:	3770      	adds	r7, #112	; 0x70
 801023a:	46bd      	mov	sp, r7
 801023c:	bd80      	pop	{r7, pc}
 801023e:	bf00      	nop
 8010240:	58000c00 	.word	0x58000c00

08010244 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8010244:	b580      	push	{r7, lr}
 8010246:	b0ac      	sub	sp, #176	; 0xb0
 8010248:	af00      	add	r7, sp, #0
 801024a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8010252:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	681b      	ldr	r3, [r3, #0]
 801025a:	69db      	ldr	r3, [r3, #28]
 801025c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	681b      	ldr	r3, [r3, #0]
 8010264:	681b      	ldr	r3, [r3, #0]
 8010266:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	681b      	ldr	r3, [r3, #0]
 801026e:	689b      	ldr	r3, [r3, #8]
 8010270:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8010274:	687b      	ldr	r3, [r7, #4]
 8010276:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801027a:	2b22      	cmp	r3, #34	; 0x22
 801027c:	f040 8180 	bne.w	8010580 <UART_RxISR_8BIT_FIFOEN+0x33c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8010286:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801028a:	e123      	b.n	80104d4 <UART_RxISR_8BIT_FIFOEN+0x290>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	681b      	ldr	r3, [r3, #0]
 8010290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010292:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8010296:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 801029a:	b2d9      	uxtb	r1, r3
 801029c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80102a0:	b2da      	uxtb	r2, r3
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80102a6:	400a      	ands	r2, r1
 80102a8:	b2d2      	uxtb	r2, r2
 80102aa:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80102b0:	1c5a      	adds	r2, r3, #1
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80102bc:	b29b      	uxth	r3, r3
 80102be:	3b01      	subs	r3, #1
 80102c0:	b29a      	uxth	r2, r3
 80102c2:	687b      	ldr	r3, [r7, #4]
 80102c4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	681b      	ldr	r3, [r3, #0]
 80102cc:	69db      	ldr	r3, [r3, #28]
 80102ce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80102d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80102d6:	f003 0307 	and.w	r3, r3, #7
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d053      	beq.n	8010386 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80102de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80102e2:	f003 0301 	and.w	r3, r3, #1
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d011      	beq.n	801030e <UART_RxISR_8BIT_FIFOEN+0xca>
 80102ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80102ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80102f2:	2b00      	cmp	r3, #0
 80102f4:	d00b      	beq.n	801030e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	681b      	ldr	r3, [r3, #0]
 80102fa:	2201      	movs	r2, #1
 80102fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010304:	f043 0201 	orr.w	r2, r3, #1
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801030e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8010312:	f003 0302 	and.w	r3, r3, #2
 8010316:	2b00      	cmp	r3, #0
 8010318:	d011      	beq.n	801033e <UART_RxISR_8BIT_FIFOEN+0xfa>
 801031a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801031e:	f003 0301 	and.w	r3, r3, #1
 8010322:	2b00      	cmp	r3, #0
 8010324:	d00b      	beq.n	801033e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	681b      	ldr	r3, [r3, #0]
 801032a:	2202      	movs	r2, #2
 801032c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010334:	f043 0204 	orr.w	r2, r3, #4
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801033e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8010342:	f003 0304 	and.w	r3, r3, #4
 8010346:	2b00      	cmp	r3, #0
 8010348:	d011      	beq.n	801036e <UART_RxISR_8BIT_FIFOEN+0x12a>
 801034a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801034e:	f003 0301 	and.w	r3, r3, #1
 8010352:	2b00      	cmp	r3, #0
 8010354:	d00b      	beq.n	801036e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	681b      	ldr	r3, [r3, #0]
 801035a:	2204      	movs	r2, #4
 801035c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010364:	f043 0202 	orr.w	r2, r3, #2
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010374:	2b00      	cmp	r3, #0
 8010376:	d006      	beq.n	8010386 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010378:	6878      	ldr	r0, [r7, #4]
 801037a:	f7fe fca9 	bl	800ecd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	2200      	movs	r2, #0
 8010382:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801038c:	b29b      	uxth	r3, r3
 801038e:	2b00      	cmp	r3, #0
 8010390:	f040 80a0 	bne.w	80104d4 <UART_RxISR_8BIT_FIFOEN+0x290>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	681b      	ldr	r3, [r3, #0]
 8010398:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801039a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801039c:	e853 3f00 	ldrex	r3, [r3]
 80103a0:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 80103a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80103a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80103a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	681b      	ldr	r3, [r3, #0]
 80103b0:	461a      	mov	r2, r3
 80103b2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80103b6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80103b8:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103ba:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80103bc:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80103be:	e841 2300 	strex	r3, r2, [r1]
 80103c2:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 80103c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d1e4      	bne.n	8010394 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	681b      	ldr	r3, [r3, #0]
 80103ce:	3308      	adds	r3, #8
 80103d0:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80103d4:	e853 3f00 	ldrex	r3, [r3]
 80103d8:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 80103da:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80103dc:	4b6e      	ldr	r3, [pc, #440]	; (8010598 <UART_RxISR_8BIT_FIFOEN+0x354>)
 80103de:	4013      	ands	r3, r2
 80103e0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	681b      	ldr	r3, [r3, #0]
 80103e8:	3308      	adds	r3, #8
 80103ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80103ee:	66ba      	str	r2, [r7, #104]	; 0x68
 80103f0:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103f2:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80103f4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80103f6:	e841 2300 	strex	r3, r2, [r1]
 80103fa:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 80103fc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80103fe:	2b00      	cmp	r3, #0
 8010400:	d1e3      	bne.n	80103ca <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	2220      	movs	r2, #32
 8010406:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	2200      	movs	r2, #0
 801040e:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	2200      	movs	r2, #0
 8010414:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	681b      	ldr	r3, [r3, #0]
 801041a:	4a60      	ldr	r2, [pc, #384]	; (801059c <UART_RxISR_8BIT_FIFOEN+0x358>)
 801041c:	4293      	cmp	r3, r2
 801041e:	d021      	beq.n	8010464 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	681b      	ldr	r3, [r3, #0]
 8010424:	685b      	ldr	r3, [r3, #4]
 8010426:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801042a:	2b00      	cmp	r3, #0
 801042c:	d01a      	beq.n	8010464 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	681b      	ldr	r3, [r3, #0]
 8010432:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010434:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010436:	e853 3f00 	ldrex	r3, [r3]
 801043a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 801043c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801043e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8010442:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	681b      	ldr	r3, [r3, #0]
 801044a:	461a      	mov	r2, r3
 801044c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8010450:	657b      	str	r3, [r7, #84]	; 0x54
 8010452:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010454:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010456:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010458:	e841 2300 	strex	r3, r2, [r1]
 801045c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 801045e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010460:	2b00      	cmp	r3, #0
 8010462:	d1e4      	bne.n	801042e <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010468:	2b01      	cmp	r3, #1
 801046a:	d130      	bne.n	80104ce <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	2200      	movs	r2, #0
 8010470:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	681b      	ldr	r3, [r3, #0]
 8010476:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010478:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801047a:	e853 3f00 	ldrex	r3, [r3]
 801047e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8010480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010482:	f023 0310 	bic.w	r3, r3, #16
 8010486:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	681b      	ldr	r3, [r3, #0]
 801048e:	461a      	mov	r2, r3
 8010490:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8010494:	643b      	str	r3, [r7, #64]	; 0x40
 8010496:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010498:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801049a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801049c:	e841 2300 	strex	r3, r2, [r1]
 80104a0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80104a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	d1e4      	bne.n	8010472 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	681b      	ldr	r3, [r3, #0]
 80104ac:	69db      	ldr	r3, [r3, #28]
 80104ae:	f003 0310 	and.w	r3, r3, #16
 80104b2:	2b10      	cmp	r3, #16
 80104b4:	d103      	bne.n	80104be <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	681b      	ldr	r3, [r3, #0]
 80104ba:	2210      	movs	r2, #16
 80104bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80104c4:	4619      	mov	r1, r3
 80104c6:	6878      	ldr	r0, [r7, #4]
 80104c8:	f7fe fc0c 	bl	800ece4 <HAL_UARTEx_RxEventCallback>
 80104cc:	e002      	b.n	80104d4 <UART_RxISR_8BIT_FIFOEN+0x290>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80104ce:	6878      	ldr	r0, [r7, #4]
 80104d0:	f7f0 f90e 	bl	80006f0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80104d4:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 80104d8:	2b00      	cmp	r3, #0
 80104da:	d006      	beq.n	80104ea <UART_RxISR_8BIT_FIFOEN+0x2a6>
 80104dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80104e0:	f003 0320 	and.w	r3, r3, #32
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	f47f aed1 	bne.w	801028c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80104f0:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80104f4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80104f8:	2b00      	cmp	r3, #0
 80104fa:	d049      	beq.n	8010590 <UART_RxISR_8BIT_FIFOEN+0x34c>
 80104fc:	687b      	ldr	r3, [r7, #4]
 80104fe:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8010502:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 8010506:	429a      	cmp	r2, r3
 8010508:	d242      	bcs.n	8010590 <UART_RxISR_8BIT_FIFOEN+0x34c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	681b      	ldr	r3, [r3, #0]
 801050e:	3308      	adds	r3, #8
 8010510:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010512:	6a3b      	ldr	r3, [r7, #32]
 8010514:	e853 3f00 	ldrex	r3, [r3]
 8010518:	61fb      	str	r3, [r7, #28]
   return(result);
 801051a:	69fb      	ldr	r3, [r7, #28]
 801051c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8010520:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	681b      	ldr	r3, [r3, #0]
 8010528:	3308      	adds	r3, #8
 801052a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 801052e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8010530:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010532:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8010534:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010536:	e841 2300 	strex	r3, r2, [r1]
 801053a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801053c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801053e:	2b00      	cmp	r3, #0
 8010540:	d1e3      	bne.n	801050a <UART_RxISR_8BIT_FIFOEN+0x2c6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	4a16      	ldr	r2, [pc, #88]	; (80105a0 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8010546:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	681b      	ldr	r3, [r3, #0]
 801054c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801054e:	68fb      	ldr	r3, [r7, #12]
 8010550:	e853 3f00 	ldrex	r3, [r3]
 8010554:	60bb      	str	r3, [r7, #8]
   return(result);
 8010556:	68bb      	ldr	r3, [r7, #8]
 8010558:	f043 0320 	orr.w	r3, r3, #32
 801055c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8010560:	687b      	ldr	r3, [r7, #4]
 8010562:	681b      	ldr	r3, [r3, #0]
 8010564:	461a      	mov	r2, r3
 8010566:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 801056a:	61bb      	str	r3, [r7, #24]
 801056c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801056e:	6979      	ldr	r1, [r7, #20]
 8010570:	69ba      	ldr	r2, [r7, #24]
 8010572:	e841 2300 	strex	r3, r2, [r1]
 8010576:	613b      	str	r3, [r7, #16]
   return(result);
 8010578:	693b      	ldr	r3, [r7, #16]
 801057a:	2b00      	cmp	r3, #0
 801057c:	d1e4      	bne.n	8010548 <UART_RxISR_8BIT_FIFOEN+0x304>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801057e:	e007      	b.n	8010590 <UART_RxISR_8BIT_FIFOEN+0x34c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	699a      	ldr	r2, [r3, #24]
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	681b      	ldr	r3, [r3, #0]
 801058a:	f042 0208 	orr.w	r2, r2, #8
 801058e:	619a      	str	r2, [r3, #24]
}
 8010590:	bf00      	nop
 8010592:	37b0      	adds	r7, #176	; 0xb0
 8010594:	46bd      	mov	sp, r7
 8010596:	bd80      	pop	{r7, pc}
 8010598:	effffffe 	.word	0xeffffffe
 801059c:	58000c00 	.word	0x58000c00
 80105a0:	0800fed5 	.word	0x0800fed5

080105a4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80105a4:	b580      	push	{r7, lr}
 80105a6:	b0ae      	sub	sp, #184	; 0xb8
 80105a8:	af00      	add	r7, sp, #0
 80105aa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80105b2:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80105b6:	687b      	ldr	r3, [r7, #4]
 80105b8:	681b      	ldr	r3, [r3, #0]
 80105ba:	69db      	ldr	r3, [r3, #28]
 80105bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	681b      	ldr	r3, [r3, #0]
 80105c4:	681b      	ldr	r3, [r3, #0]
 80105c6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	681b      	ldr	r3, [r3, #0]
 80105ce:	689b      	ldr	r3, [r3, #8]
 80105d0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80105da:	2b22      	cmp	r3, #34	; 0x22
 80105dc:	f040 8184 	bne.w	80108e8 <UART_RxISR_16BIT_FIFOEN+0x344>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80105e6:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80105ea:	e127      	b.n	801083c <UART_RxISR_16BIT_FIFOEN+0x298>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	681b      	ldr	r3, [r3, #0]
 80105f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80105f2:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80105fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80105fe:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 8010602:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8010606:	4013      	ands	r3, r2
 8010608:	b29a      	uxth	r2, r3
 801060a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801060e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010614:	1c9a      	adds	r2, r3, #2
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010620:	b29b      	uxth	r3, r3
 8010622:	3b01      	subs	r3, #1
 8010624:	b29a      	uxth	r2, r3
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	681b      	ldr	r3, [r3, #0]
 8010630:	69db      	ldr	r3, [r3, #28]
 8010632:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8010636:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801063a:	f003 0307 	and.w	r3, r3, #7
 801063e:	2b00      	cmp	r3, #0
 8010640:	d053      	beq.n	80106ea <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010642:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8010646:	f003 0301 	and.w	r3, r3, #1
 801064a:	2b00      	cmp	r3, #0
 801064c:	d011      	beq.n	8010672 <UART_RxISR_16BIT_FIFOEN+0xce>
 801064e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8010652:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010656:	2b00      	cmp	r3, #0
 8010658:	d00b      	beq.n	8010672 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	681b      	ldr	r3, [r3, #0]
 801065e:	2201      	movs	r2, #1
 8010660:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010668:	f043 0201 	orr.w	r2, r3, #1
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010672:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8010676:	f003 0302 	and.w	r3, r3, #2
 801067a:	2b00      	cmp	r3, #0
 801067c:	d011      	beq.n	80106a2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 801067e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8010682:	f003 0301 	and.w	r3, r3, #1
 8010686:	2b00      	cmp	r3, #0
 8010688:	d00b      	beq.n	80106a2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	681b      	ldr	r3, [r3, #0]
 801068e:	2202      	movs	r2, #2
 8010690:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010698:	f043 0204 	orr.w	r2, r3, #4
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80106a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80106a6:	f003 0304 	and.w	r3, r3, #4
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d011      	beq.n	80106d2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80106ae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80106b2:	f003 0301 	and.w	r3, r3, #1
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	d00b      	beq.n	80106d2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	681b      	ldr	r3, [r3, #0]
 80106be:	2204      	movs	r2, #4
 80106c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80106c8:	f043 0202 	orr.w	r2, r3, #2
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80106d8:	2b00      	cmp	r3, #0
 80106da:	d006      	beq.n	80106ea <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80106dc:	6878      	ldr	r0, [r7, #4]
 80106de:	f7fe faf7 	bl	800ecd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	2200      	movs	r2, #0
 80106e6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80106f0:	b29b      	uxth	r3, r3
 80106f2:	2b00      	cmp	r3, #0
 80106f4:	f040 80a2 	bne.w	801083c <UART_RxISR_16BIT_FIFOEN+0x298>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	681b      	ldr	r3, [r3, #0]
 80106fc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8010700:	e853 3f00 	ldrex	r3, [r3]
 8010704:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8010706:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8010708:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801070c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	681b      	ldr	r3, [r3, #0]
 8010714:	461a      	mov	r2, r3
 8010716:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 801071a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 801071e:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010720:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8010722:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8010726:	e841 2300 	strex	r3, r2, [r1]
 801072a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 801072c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801072e:	2b00      	cmp	r3, #0
 8010730:	d1e2      	bne.n	80106f8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	681b      	ldr	r3, [r3, #0]
 8010736:	3308      	adds	r3, #8
 8010738:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801073a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801073c:	e853 3f00 	ldrex	r3, [r3]
 8010740:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8010742:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8010744:	4b6e      	ldr	r3, [pc, #440]	; (8010900 <UART_RxISR_16BIT_FIFOEN+0x35c>)
 8010746:	4013      	ands	r3, r2
 8010748:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	681b      	ldr	r3, [r3, #0]
 8010750:	3308      	adds	r3, #8
 8010752:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8010756:	66fa      	str	r2, [r7, #108]	; 0x6c
 8010758:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801075a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 801075c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 801075e:	e841 2300 	strex	r3, r2, [r1]
 8010762:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8010764:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010766:	2b00      	cmp	r3, #0
 8010768:	d1e3      	bne.n	8010732 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	2220      	movs	r2, #32
 801076e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	2200      	movs	r2, #0
 8010776:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	2200      	movs	r2, #0
 801077c:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	681b      	ldr	r3, [r3, #0]
 8010782:	4a60      	ldr	r2, [pc, #384]	; (8010904 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8010784:	4293      	cmp	r3, r2
 8010786:	d021      	beq.n	80107cc <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	681b      	ldr	r3, [r3, #0]
 801078c:	685b      	ldr	r3, [r3, #4]
 801078e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010792:	2b00      	cmp	r3, #0
 8010794:	d01a      	beq.n	80107cc <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	681b      	ldr	r3, [r3, #0]
 801079a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801079c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801079e:	e853 3f00 	ldrex	r3, [r3]
 80107a2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80107a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80107a6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80107aa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	681b      	ldr	r3, [r3, #0]
 80107b2:	461a      	mov	r2, r3
 80107b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80107b8:	65bb      	str	r3, [r7, #88]	; 0x58
 80107ba:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107bc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80107be:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80107c0:	e841 2300 	strex	r3, r2, [r1]
 80107c4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80107c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	d1e4      	bne.n	8010796 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80107d0:	2b01      	cmp	r3, #1
 80107d2:	d130      	bne.n	8010836 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	2200      	movs	r2, #0
 80107d8:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	681b      	ldr	r3, [r3, #0]
 80107de:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107e2:	e853 3f00 	ldrex	r3, [r3]
 80107e6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80107e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80107ea:	f023 0310 	bic.w	r3, r3, #16
 80107ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	461a      	mov	r2, r3
 80107f8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80107fc:	647b      	str	r3, [r7, #68]	; 0x44
 80107fe:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010800:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8010802:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010804:	e841 2300 	strex	r3, r2, [r1]
 8010808:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 801080a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801080c:	2b00      	cmp	r3, #0
 801080e:	d1e4      	bne.n	80107da <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	681b      	ldr	r3, [r3, #0]
 8010814:	69db      	ldr	r3, [r3, #28]
 8010816:	f003 0310 	and.w	r3, r3, #16
 801081a:	2b10      	cmp	r3, #16
 801081c:	d103      	bne.n	8010826 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	681b      	ldr	r3, [r3, #0]
 8010822:	2210      	movs	r2, #16
 8010824:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801082c:	4619      	mov	r1, r3
 801082e:	6878      	ldr	r0, [r7, #4]
 8010830:	f7fe fa58 	bl	800ece4 <HAL_UARTEx_RxEventCallback>
 8010834:	e002      	b.n	801083c <UART_RxISR_16BIT_FIFOEN+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8010836:	6878      	ldr	r0, [r7, #4]
 8010838:	f7ef ff5a 	bl	80006f0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801083c:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8010840:	2b00      	cmp	r3, #0
 8010842:	d006      	beq.n	8010852 <UART_RxISR_16BIT_FIFOEN+0x2ae>
 8010844:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8010848:	f003 0320 	and.w	r3, r3, #32
 801084c:	2b00      	cmp	r3, #0
 801084e:	f47f aecd 	bne.w	80105ec <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010858:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 801085c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8010860:	2b00      	cmp	r3, #0
 8010862:	d049      	beq.n	80108f8 <UART_RxISR_16BIT_FIFOEN+0x354>
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801086a:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 801086e:	429a      	cmp	r2, r3
 8010870:	d242      	bcs.n	80108f8 <UART_RxISR_16BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	681b      	ldr	r3, [r3, #0]
 8010876:	3308      	adds	r3, #8
 8010878:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801087a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801087c:	e853 3f00 	ldrex	r3, [r3]
 8010880:	623b      	str	r3, [r7, #32]
   return(result);
 8010882:	6a3b      	ldr	r3, [r7, #32]
 8010884:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8010888:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	681b      	ldr	r3, [r3, #0]
 8010890:	3308      	adds	r3, #8
 8010892:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8010896:	633a      	str	r2, [r7, #48]	; 0x30
 8010898:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801089a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801089c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801089e:	e841 2300 	strex	r3, r2, [r1]
 80108a2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80108a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80108a6:	2b00      	cmp	r3, #0
 80108a8:	d1e3      	bne.n	8010872 <UART_RxISR_16BIT_FIFOEN+0x2ce>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80108aa:	687b      	ldr	r3, [r7, #4]
 80108ac:	4a16      	ldr	r2, [pc, #88]	; (8010908 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80108ae:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	681b      	ldr	r3, [r3, #0]
 80108b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108b6:	693b      	ldr	r3, [r7, #16]
 80108b8:	e853 3f00 	ldrex	r3, [r3]
 80108bc:	60fb      	str	r3, [r7, #12]
   return(result);
 80108be:	68fb      	ldr	r3, [r7, #12]
 80108c0:	f043 0320 	orr.w	r3, r3, #32
 80108c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	681b      	ldr	r3, [r3, #0]
 80108cc:	461a      	mov	r2, r3
 80108ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80108d2:	61fb      	str	r3, [r7, #28]
 80108d4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80108d6:	69b9      	ldr	r1, [r7, #24]
 80108d8:	69fa      	ldr	r2, [r7, #28]
 80108da:	e841 2300 	strex	r3, r2, [r1]
 80108de:	617b      	str	r3, [r7, #20]
   return(result);
 80108e0:	697b      	ldr	r3, [r7, #20]
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	d1e4      	bne.n	80108b0 <UART_RxISR_16BIT_FIFOEN+0x30c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80108e6:	e007      	b.n	80108f8 <UART_RxISR_16BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80108e8:	687b      	ldr	r3, [r7, #4]
 80108ea:	681b      	ldr	r3, [r3, #0]
 80108ec:	699a      	ldr	r2, [r3, #24]
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	681b      	ldr	r3, [r3, #0]
 80108f2:	f042 0208 	orr.w	r2, r2, #8
 80108f6:	619a      	str	r2, [r3, #24]
}
 80108f8:	bf00      	nop
 80108fa:	37b8      	adds	r7, #184	; 0xb8
 80108fc:	46bd      	mov	sp, r7
 80108fe:	bd80      	pop	{r7, pc}
 8010900:	effffffe 	.word	0xeffffffe
 8010904:	58000c00 	.word	0x58000c00
 8010908:	0801008d 	.word	0x0801008d

0801090c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 801090c:	b480      	push	{r7}
 801090e:	b083      	sub	sp, #12
 8010910:	af00      	add	r7, sp, #0
 8010912:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010914:	bf00      	nop
 8010916:	370c      	adds	r7, #12
 8010918:	46bd      	mov	sp, r7
 801091a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801091e:	4770      	bx	lr

08010920 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8010920:	b480      	push	{r7}
 8010922:	b083      	sub	sp, #12
 8010924:	af00      	add	r7, sp, #0
 8010926:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010928:	bf00      	nop
 801092a:	370c      	adds	r7, #12
 801092c:	46bd      	mov	sp, r7
 801092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010932:	4770      	bx	lr

08010934 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8010934:	b480      	push	{r7}
 8010936:	b083      	sub	sp, #12
 8010938:	af00      	add	r7, sp, #0
 801093a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 801093c:	bf00      	nop
 801093e:	370c      	adds	r7, #12
 8010940:	46bd      	mov	sp, r7
 8010942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010946:	4770      	bx	lr

08010948 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010948:	b480      	push	{r7}
 801094a:	b085      	sub	sp, #20
 801094c:	af00      	add	r7, sp, #0
 801094e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8010956:	2b01      	cmp	r3, #1
 8010958:	d101      	bne.n	801095e <HAL_UARTEx_DisableFifoMode+0x16>
 801095a:	2302      	movs	r3, #2
 801095c:	e027      	b.n	80109ae <HAL_UARTEx_DisableFifoMode+0x66>
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	2201      	movs	r2, #1
 8010962:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	2224      	movs	r2, #36	; 0x24
 801096a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	681b      	ldr	r3, [r3, #0]
 8010972:	681b      	ldr	r3, [r3, #0]
 8010974:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	681b      	ldr	r3, [r3, #0]
 801097a:	681a      	ldr	r2, [r3, #0]
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	681b      	ldr	r3, [r3, #0]
 8010980:	f022 0201 	bic.w	r2, r2, #1
 8010984:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8010986:	68fb      	ldr	r3, [r7, #12]
 8010988:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 801098c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	2200      	movs	r2, #0
 8010992:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	681b      	ldr	r3, [r3, #0]
 8010998:	68fa      	ldr	r2, [r7, #12]
 801099a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	2220      	movs	r2, #32
 80109a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	2200      	movs	r2, #0
 80109a8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80109ac:	2300      	movs	r3, #0
}
 80109ae:	4618      	mov	r0, r3
 80109b0:	3714      	adds	r7, #20
 80109b2:	46bd      	mov	sp, r7
 80109b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109b8:	4770      	bx	lr

080109ba <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80109ba:	b580      	push	{r7, lr}
 80109bc:	b084      	sub	sp, #16
 80109be:	af00      	add	r7, sp, #0
 80109c0:	6078      	str	r0, [r7, #4]
 80109c2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80109ca:	2b01      	cmp	r3, #1
 80109cc:	d101      	bne.n	80109d2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80109ce:	2302      	movs	r3, #2
 80109d0:	e02d      	b.n	8010a2e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80109d2:	687b      	ldr	r3, [r7, #4]
 80109d4:	2201      	movs	r2, #1
 80109d6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	2224      	movs	r2, #36	; 0x24
 80109de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	681b      	ldr	r3, [r3, #0]
 80109e6:	681b      	ldr	r3, [r3, #0]
 80109e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	681b      	ldr	r3, [r3, #0]
 80109ee:	681a      	ldr	r2, [r3, #0]
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	f022 0201 	bic.w	r2, r2, #1
 80109f8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	681b      	ldr	r3, [r3, #0]
 80109fe:	689b      	ldr	r3, [r3, #8]
 8010a00:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	681b      	ldr	r3, [r3, #0]
 8010a08:	683a      	ldr	r2, [r7, #0]
 8010a0a:	430a      	orrs	r2, r1
 8010a0c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010a0e:	6878      	ldr	r0, [r7, #4]
 8010a10:	f000 f850 	bl	8010ab4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	681b      	ldr	r3, [r3, #0]
 8010a18:	68fa      	ldr	r2, [r7, #12]
 8010a1a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	2220      	movs	r2, #32
 8010a20:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	2200      	movs	r2, #0
 8010a28:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8010a2c:	2300      	movs	r3, #0
}
 8010a2e:	4618      	mov	r0, r3
 8010a30:	3710      	adds	r7, #16
 8010a32:	46bd      	mov	sp, r7
 8010a34:	bd80      	pop	{r7, pc}

08010a36 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010a36:	b580      	push	{r7, lr}
 8010a38:	b084      	sub	sp, #16
 8010a3a:	af00      	add	r7, sp, #0
 8010a3c:	6078      	str	r0, [r7, #4]
 8010a3e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8010a46:	2b01      	cmp	r3, #1
 8010a48:	d101      	bne.n	8010a4e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010a4a:	2302      	movs	r3, #2
 8010a4c:	e02d      	b.n	8010aaa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	2201      	movs	r2, #1
 8010a52:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	2224      	movs	r2, #36	; 0x24
 8010a5a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	681b      	ldr	r3, [r3, #0]
 8010a64:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010a66:	687b      	ldr	r3, [r7, #4]
 8010a68:	681b      	ldr	r3, [r3, #0]
 8010a6a:	681a      	ldr	r2, [r3, #0]
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	681b      	ldr	r3, [r3, #0]
 8010a70:	f022 0201 	bic.w	r2, r2, #1
 8010a74:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	681b      	ldr	r3, [r3, #0]
 8010a7a:	689b      	ldr	r3, [r3, #8]
 8010a7c:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8010a80:	687b      	ldr	r3, [r7, #4]
 8010a82:	681b      	ldr	r3, [r3, #0]
 8010a84:	683a      	ldr	r2, [r7, #0]
 8010a86:	430a      	orrs	r2, r1
 8010a88:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010a8a:	6878      	ldr	r0, [r7, #4]
 8010a8c:	f000 f812 	bl	8010ab4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	681b      	ldr	r3, [r3, #0]
 8010a94:	68fa      	ldr	r2, [r7, #12]
 8010a96:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	2220      	movs	r2, #32
 8010a9c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	2200      	movs	r2, #0
 8010aa4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8010aa8:	2300      	movs	r3, #0
}
 8010aaa:	4618      	mov	r0, r3
 8010aac:	3710      	adds	r7, #16
 8010aae:	46bd      	mov	sp, r7
 8010ab0:	bd80      	pop	{r7, pc}
	...

08010ab4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010ab4:	b480      	push	{r7}
 8010ab6:	b085      	sub	sp, #20
 8010ab8:	af00      	add	r7, sp, #0
 8010aba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010abc:	687b      	ldr	r3, [r7, #4]
 8010abe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d108      	bne.n	8010ad6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	2201      	movs	r2, #1
 8010ac8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	2201      	movs	r2, #1
 8010ad0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010ad4:	e031      	b.n	8010b3a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8010ad6:	2310      	movs	r3, #16
 8010ad8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8010ada:	2310      	movs	r3, #16
 8010adc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	681b      	ldr	r3, [r3, #0]
 8010ae2:	689b      	ldr	r3, [r3, #8]
 8010ae4:	0e5b      	lsrs	r3, r3, #25
 8010ae6:	b2db      	uxtb	r3, r3
 8010ae8:	f003 0307 	and.w	r3, r3, #7
 8010aec:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	681b      	ldr	r3, [r3, #0]
 8010af2:	689b      	ldr	r3, [r3, #8]
 8010af4:	0f5b      	lsrs	r3, r3, #29
 8010af6:	b2db      	uxtb	r3, r3
 8010af8:	f003 0307 	and.w	r3, r3, #7
 8010afc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010afe:	7bbb      	ldrb	r3, [r7, #14]
 8010b00:	7b3a      	ldrb	r2, [r7, #12]
 8010b02:	4911      	ldr	r1, [pc, #68]	; (8010b48 <UARTEx_SetNbDataToProcess+0x94>)
 8010b04:	5c8a      	ldrb	r2, [r1, r2]
 8010b06:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8010b0a:	7b3a      	ldrb	r2, [r7, #12]
 8010b0c:	490f      	ldr	r1, [pc, #60]	; (8010b4c <UARTEx_SetNbDataToProcess+0x98>)
 8010b0e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010b10:	fb93 f3f2 	sdiv	r3, r3, r2
 8010b14:	b29a      	uxth	r2, r3
 8010b16:	687b      	ldr	r3, [r7, #4]
 8010b18:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010b1c:	7bfb      	ldrb	r3, [r7, #15]
 8010b1e:	7b7a      	ldrb	r2, [r7, #13]
 8010b20:	4909      	ldr	r1, [pc, #36]	; (8010b48 <UARTEx_SetNbDataToProcess+0x94>)
 8010b22:	5c8a      	ldrb	r2, [r1, r2]
 8010b24:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010b28:	7b7a      	ldrb	r2, [r7, #13]
 8010b2a:	4908      	ldr	r1, [pc, #32]	; (8010b4c <UARTEx_SetNbDataToProcess+0x98>)
 8010b2c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010b2e:	fb93 f3f2 	sdiv	r3, r3, r2
 8010b32:	b29a      	uxth	r2, r3
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8010b3a:	bf00      	nop
 8010b3c:	3714      	adds	r7, #20
 8010b3e:	46bd      	mov	sp, r7
 8010b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b44:	4770      	bx	lr
 8010b46:	bf00      	nop
 8010b48:	08015664 	.word	0x08015664
 8010b4c:	0801566c 	.word	0x0801566c

08010b50 <__NVIC_SetPriority>:
{
 8010b50:	b480      	push	{r7}
 8010b52:	b083      	sub	sp, #12
 8010b54:	af00      	add	r7, sp, #0
 8010b56:	4603      	mov	r3, r0
 8010b58:	6039      	str	r1, [r7, #0]
 8010b5a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8010b5c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8010b60:	2b00      	cmp	r3, #0
 8010b62:	db0a      	blt.n	8010b7a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010b64:	683b      	ldr	r3, [r7, #0]
 8010b66:	b2da      	uxtb	r2, r3
 8010b68:	490c      	ldr	r1, [pc, #48]	; (8010b9c <__NVIC_SetPriority+0x4c>)
 8010b6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8010b6e:	0112      	lsls	r2, r2, #4
 8010b70:	b2d2      	uxtb	r2, r2
 8010b72:	440b      	add	r3, r1
 8010b74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8010b78:	e00a      	b.n	8010b90 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010b7a:	683b      	ldr	r3, [r7, #0]
 8010b7c:	b2da      	uxtb	r2, r3
 8010b7e:	4908      	ldr	r1, [pc, #32]	; (8010ba0 <__NVIC_SetPriority+0x50>)
 8010b80:	88fb      	ldrh	r3, [r7, #6]
 8010b82:	f003 030f 	and.w	r3, r3, #15
 8010b86:	3b04      	subs	r3, #4
 8010b88:	0112      	lsls	r2, r2, #4
 8010b8a:	b2d2      	uxtb	r2, r2
 8010b8c:	440b      	add	r3, r1
 8010b8e:	761a      	strb	r2, [r3, #24]
}
 8010b90:	bf00      	nop
 8010b92:	370c      	adds	r7, #12
 8010b94:	46bd      	mov	sp, r7
 8010b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b9a:	4770      	bx	lr
 8010b9c:	e000e100 	.word	0xe000e100
 8010ba0:	e000ed00 	.word	0xe000ed00

08010ba4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8010ba4:	b580      	push	{r7, lr}
 8010ba6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8010ba8:	4b05      	ldr	r3, [pc, #20]	; (8010bc0 <SysTick_Handler+0x1c>)
 8010baa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8010bac:	f002 fada 	bl	8013164 <xTaskGetSchedulerState>
 8010bb0:	4603      	mov	r3, r0
 8010bb2:	2b01      	cmp	r3, #1
 8010bb4:	d001      	beq.n	8010bba <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8010bb6:	f003 f8f7 	bl	8013da8 <xPortSysTickHandler>
  }
}
 8010bba:	bf00      	nop
 8010bbc:	bd80      	pop	{r7, pc}
 8010bbe:	bf00      	nop
 8010bc0:	e000e010 	.word	0xe000e010

08010bc4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8010bc4:	b580      	push	{r7, lr}
 8010bc6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8010bc8:	2100      	movs	r1, #0
 8010bca:	f06f 0004 	mvn.w	r0, #4
 8010bce:	f7ff ffbf 	bl	8010b50 <__NVIC_SetPriority>
#endif
}
 8010bd2:	bf00      	nop
 8010bd4:	bd80      	pop	{r7, pc}
	...

08010bd8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8010bd8:	b480      	push	{r7}
 8010bda:	b083      	sub	sp, #12
 8010bdc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010bde:	f3ef 8305 	mrs	r3, IPSR
 8010be2:	603b      	str	r3, [r7, #0]
  return(result);
 8010be4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010be6:	2b00      	cmp	r3, #0
 8010be8:	d003      	beq.n	8010bf2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8010bea:	f06f 0305 	mvn.w	r3, #5
 8010bee:	607b      	str	r3, [r7, #4]
 8010bf0:	e00c      	b.n	8010c0c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8010bf2:	4b0a      	ldr	r3, [pc, #40]	; (8010c1c <osKernelInitialize+0x44>)
 8010bf4:	681b      	ldr	r3, [r3, #0]
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d105      	bne.n	8010c06 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8010bfa:	4b08      	ldr	r3, [pc, #32]	; (8010c1c <osKernelInitialize+0x44>)
 8010bfc:	2201      	movs	r2, #1
 8010bfe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8010c00:	2300      	movs	r3, #0
 8010c02:	607b      	str	r3, [r7, #4]
 8010c04:	e002      	b.n	8010c0c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8010c06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010c0a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010c0c:	687b      	ldr	r3, [r7, #4]
}
 8010c0e:	4618      	mov	r0, r3
 8010c10:	370c      	adds	r7, #12
 8010c12:	46bd      	mov	sp, r7
 8010c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c18:	4770      	bx	lr
 8010c1a:	bf00      	nop
 8010c1c:	2400077c 	.word	0x2400077c

08010c20 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8010c20:	b580      	push	{r7, lr}
 8010c22:	b082      	sub	sp, #8
 8010c24:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010c26:	f3ef 8305 	mrs	r3, IPSR
 8010c2a:	603b      	str	r3, [r7, #0]
  return(result);
 8010c2c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d003      	beq.n	8010c3a <osKernelStart+0x1a>
    stat = osErrorISR;
 8010c32:	f06f 0305 	mvn.w	r3, #5
 8010c36:	607b      	str	r3, [r7, #4]
 8010c38:	e010      	b.n	8010c5c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8010c3a:	4b0b      	ldr	r3, [pc, #44]	; (8010c68 <osKernelStart+0x48>)
 8010c3c:	681b      	ldr	r3, [r3, #0]
 8010c3e:	2b01      	cmp	r3, #1
 8010c40:	d109      	bne.n	8010c56 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8010c42:	f7ff ffbf 	bl	8010bc4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8010c46:	4b08      	ldr	r3, [pc, #32]	; (8010c68 <osKernelStart+0x48>)
 8010c48:	2202      	movs	r2, #2
 8010c4a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8010c4c:	f001 fda4 	bl	8012798 <vTaskStartScheduler>
      stat = osOK;
 8010c50:	2300      	movs	r3, #0
 8010c52:	607b      	str	r3, [r7, #4]
 8010c54:	e002      	b.n	8010c5c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8010c56:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010c5a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010c5c:	687b      	ldr	r3, [r7, #4]
}
 8010c5e:	4618      	mov	r0, r3
 8010c60:	3708      	adds	r7, #8
 8010c62:	46bd      	mov	sp, r7
 8010c64:	bd80      	pop	{r7, pc}
 8010c66:	bf00      	nop
 8010c68:	2400077c 	.word	0x2400077c

08010c6c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8010c6c:	b580      	push	{r7, lr}
 8010c6e:	b08e      	sub	sp, #56	; 0x38
 8010c70:	af04      	add	r7, sp, #16
 8010c72:	60f8      	str	r0, [r7, #12]
 8010c74:	60b9      	str	r1, [r7, #8]
 8010c76:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8010c78:	2300      	movs	r3, #0
 8010c7a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010c7c:	f3ef 8305 	mrs	r3, IPSR
 8010c80:	617b      	str	r3, [r7, #20]
  return(result);
 8010c82:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8010c84:	2b00      	cmp	r3, #0
 8010c86:	d17e      	bne.n	8010d86 <osThreadNew+0x11a>
 8010c88:	68fb      	ldr	r3, [r7, #12]
 8010c8a:	2b00      	cmp	r3, #0
 8010c8c:	d07b      	beq.n	8010d86 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8010c8e:	2380      	movs	r3, #128	; 0x80
 8010c90:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8010c92:	2318      	movs	r3, #24
 8010c94:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8010c96:	2300      	movs	r3, #0
 8010c98:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8010c9a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010c9e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8010ca0:	687b      	ldr	r3, [r7, #4]
 8010ca2:	2b00      	cmp	r3, #0
 8010ca4:	d045      	beq.n	8010d32 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	681b      	ldr	r3, [r3, #0]
 8010caa:	2b00      	cmp	r3, #0
 8010cac:	d002      	beq.n	8010cb4 <osThreadNew+0x48>
        name = attr->name;
 8010cae:	687b      	ldr	r3, [r7, #4]
 8010cb0:	681b      	ldr	r3, [r3, #0]
 8010cb2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	699b      	ldr	r3, [r3, #24]
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	d002      	beq.n	8010cc2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8010cbc:	687b      	ldr	r3, [r7, #4]
 8010cbe:	699b      	ldr	r3, [r3, #24]
 8010cc0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8010cc2:	69fb      	ldr	r3, [r7, #28]
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	d008      	beq.n	8010cda <osThreadNew+0x6e>
 8010cc8:	69fb      	ldr	r3, [r7, #28]
 8010cca:	2b38      	cmp	r3, #56	; 0x38
 8010ccc:	d805      	bhi.n	8010cda <osThreadNew+0x6e>
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	685b      	ldr	r3, [r3, #4]
 8010cd2:	f003 0301 	and.w	r3, r3, #1
 8010cd6:	2b00      	cmp	r3, #0
 8010cd8:	d001      	beq.n	8010cde <osThreadNew+0x72>
        return (NULL);
 8010cda:	2300      	movs	r3, #0
 8010cdc:	e054      	b.n	8010d88 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	695b      	ldr	r3, [r3, #20]
 8010ce2:	2b00      	cmp	r3, #0
 8010ce4:	d003      	beq.n	8010cee <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8010ce6:	687b      	ldr	r3, [r7, #4]
 8010ce8:	695b      	ldr	r3, [r3, #20]
 8010cea:	089b      	lsrs	r3, r3, #2
 8010cec:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8010cee:	687b      	ldr	r3, [r7, #4]
 8010cf0:	689b      	ldr	r3, [r3, #8]
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	d00e      	beq.n	8010d14 <osThreadNew+0xa8>
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	68db      	ldr	r3, [r3, #12]
 8010cfa:	2b5b      	cmp	r3, #91	; 0x5b
 8010cfc:	d90a      	bls.n	8010d14 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	d006      	beq.n	8010d14 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	695b      	ldr	r3, [r3, #20]
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	d002      	beq.n	8010d14 <osThreadNew+0xa8>
        mem = 1;
 8010d0e:	2301      	movs	r3, #1
 8010d10:	61bb      	str	r3, [r7, #24]
 8010d12:	e010      	b.n	8010d36 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	689b      	ldr	r3, [r3, #8]
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	d10c      	bne.n	8010d36 <osThreadNew+0xca>
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	68db      	ldr	r3, [r3, #12]
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	d108      	bne.n	8010d36 <osThreadNew+0xca>
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	691b      	ldr	r3, [r3, #16]
 8010d28:	2b00      	cmp	r3, #0
 8010d2a:	d104      	bne.n	8010d36 <osThreadNew+0xca>
          mem = 0;
 8010d2c:	2300      	movs	r3, #0
 8010d2e:	61bb      	str	r3, [r7, #24]
 8010d30:	e001      	b.n	8010d36 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8010d32:	2300      	movs	r3, #0
 8010d34:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8010d36:	69bb      	ldr	r3, [r7, #24]
 8010d38:	2b01      	cmp	r3, #1
 8010d3a:	d110      	bne.n	8010d5e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010d3c:	687b      	ldr	r3, [r7, #4]
 8010d3e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8010d40:	687a      	ldr	r2, [r7, #4]
 8010d42:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010d44:	9202      	str	r2, [sp, #8]
 8010d46:	9301      	str	r3, [sp, #4]
 8010d48:	69fb      	ldr	r3, [r7, #28]
 8010d4a:	9300      	str	r3, [sp, #0]
 8010d4c:	68bb      	ldr	r3, [r7, #8]
 8010d4e:	6a3a      	ldr	r2, [r7, #32]
 8010d50:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010d52:	68f8      	ldr	r0, [r7, #12]
 8010d54:	f001 fb4a 	bl	80123ec <xTaskCreateStatic>
 8010d58:	4603      	mov	r3, r0
 8010d5a:	613b      	str	r3, [r7, #16]
 8010d5c:	e013      	b.n	8010d86 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8010d5e:	69bb      	ldr	r3, [r7, #24]
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	d110      	bne.n	8010d86 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8010d64:	6a3b      	ldr	r3, [r7, #32]
 8010d66:	b29a      	uxth	r2, r3
 8010d68:	f107 0310 	add.w	r3, r7, #16
 8010d6c:	9301      	str	r3, [sp, #4]
 8010d6e:	69fb      	ldr	r3, [r7, #28]
 8010d70:	9300      	str	r3, [sp, #0]
 8010d72:	68bb      	ldr	r3, [r7, #8]
 8010d74:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010d76:	68f8      	ldr	r0, [r7, #12]
 8010d78:	f001 fb95 	bl	80124a6 <xTaskCreate>
 8010d7c:	4603      	mov	r3, r0
 8010d7e:	2b01      	cmp	r3, #1
 8010d80:	d001      	beq.n	8010d86 <osThreadNew+0x11a>
            hTask = NULL;
 8010d82:	2300      	movs	r3, #0
 8010d84:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8010d86:	693b      	ldr	r3, [r7, #16]
}
 8010d88:	4618      	mov	r0, r3
 8010d8a:	3728      	adds	r7, #40	; 0x28
 8010d8c:	46bd      	mov	sp, r7
 8010d8e:	bd80      	pop	{r7, pc}

08010d90 <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 8010d90:	b480      	push	{r7}
 8010d92:	b083      	sub	sp, #12
 8010d94:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010d96:	f3ef 8305 	mrs	r3, IPSR
 8010d9a:	603b      	str	r3, [r7, #0]
  return(result);
 8010d9c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010d9e:	2b00      	cmp	r3, #0
 8010da0:	d003      	beq.n	8010daa <osThreadYield+0x1a>
    stat = osErrorISR;
 8010da2:	f06f 0305 	mvn.w	r3, #5
 8010da6:	607b      	str	r3, [r7, #4]
 8010da8:	e009      	b.n	8010dbe <osThreadYield+0x2e>
  } else {
    stat = osOK;
 8010daa:	2300      	movs	r3, #0
 8010dac:	607b      	str	r3, [r7, #4]
    taskYIELD();
 8010dae:	4b07      	ldr	r3, [pc, #28]	; (8010dcc <osThreadYield+0x3c>)
 8010db0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010db4:	601a      	str	r2, [r3, #0]
 8010db6:	f3bf 8f4f 	dsb	sy
 8010dba:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 8010dbe:	687b      	ldr	r3, [r7, #4]
}
 8010dc0:	4618      	mov	r0, r3
 8010dc2:	370c      	adds	r7, #12
 8010dc4:	46bd      	mov	sp, r7
 8010dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dca:	4770      	bx	lr
 8010dcc:	e000ed04 	.word	0xe000ed04

08010dd0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8010dd0:	b580      	push	{r7, lr}
 8010dd2:	b084      	sub	sp, #16
 8010dd4:	af00      	add	r7, sp, #0
 8010dd6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010dd8:	f3ef 8305 	mrs	r3, IPSR
 8010ddc:	60bb      	str	r3, [r7, #8]
  return(result);
 8010dde:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010de0:	2b00      	cmp	r3, #0
 8010de2:	d003      	beq.n	8010dec <osDelay+0x1c>
    stat = osErrorISR;
 8010de4:	f06f 0305 	mvn.w	r3, #5
 8010de8:	60fb      	str	r3, [r7, #12]
 8010dea:	e007      	b.n	8010dfc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8010dec:	2300      	movs	r3, #0
 8010dee:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d002      	beq.n	8010dfc <osDelay+0x2c>
      vTaskDelay(ticks);
 8010df6:	6878      	ldr	r0, [r7, #4]
 8010df8:	f001 fc9a 	bl	8012730 <vTaskDelay>
    }
  }

  return (stat);
 8010dfc:	68fb      	ldr	r3, [r7, #12]
}
 8010dfe:	4618      	mov	r0, r3
 8010e00:	3710      	adds	r7, #16
 8010e02:	46bd      	mov	sp, r7
 8010e04:	bd80      	pop	{r7, pc}

08010e06 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8010e06:	b580      	push	{r7, lr}
 8010e08:	b086      	sub	sp, #24
 8010e0a:	af00      	add	r7, sp, #0
 8010e0c:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8010e0e:	2300      	movs	r3, #0
 8010e10:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010e12:	f3ef 8305 	mrs	r3, IPSR
 8010e16:	60fb      	str	r3, [r7, #12]
  return(result);
 8010e18:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8010e1a:	2b00      	cmp	r3, #0
 8010e1c:	d12d      	bne.n	8010e7a <osEventFlagsNew+0x74>
    mem = -1;
 8010e1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010e22:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	2b00      	cmp	r3, #0
 8010e28:	d015      	beq.n	8010e56 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8010e2a:	687b      	ldr	r3, [r7, #4]
 8010e2c:	689b      	ldr	r3, [r3, #8]
 8010e2e:	2b00      	cmp	r3, #0
 8010e30:	d006      	beq.n	8010e40 <osEventFlagsNew+0x3a>
 8010e32:	687b      	ldr	r3, [r7, #4]
 8010e34:	68db      	ldr	r3, [r3, #12]
 8010e36:	2b1f      	cmp	r3, #31
 8010e38:	d902      	bls.n	8010e40 <osEventFlagsNew+0x3a>
        mem = 1;
 8010e3a:	2301      	movs	r3, #1
 8010e3c:	613b      	str	r3, [r7, #16]
 8010e3e:	e00c      	b.n	8010e5a <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8010e40:	687b      	ldr	r3, [r7, #4]
 8010e42:	689b      	ldr	r3, [r3, #8]
 8010e44:	2b00      	cmp	r3, #0
 8010e46:	d108      	bne.n	8010e5a <osEventFlagsNew+0x54>
 8010e48:	687b      	ldr	r3, [r7, #4]
 8010e4a:	68db      	ldr	r3, [r3, #12]
 8010e4c:	2b00      	cmp	r3, #0
 8010e4e:	d104      	bne.n	8010e5a <osEventFlagsNew+0x54>
          mem = 0;
 8010e50:	2300      	movs	r3, #0
 8010e52:	613b      	str	r3, [r7, #16]
 8010e54:	e001      	b.n	8010e5a <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8010e56:	2300      	movs	r3, #0
 8010e58:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8010e5a:	693b      	ldr	r3, [r7, #16]
 8010e5c:	2b01      	cmp	r3, #1
 8010e5e:	d106      	bne.n	8010e6e <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	689b      	ldr	r3, [r3, #8]
 8010e64:	4618      	mov	r0, r3
 8010e66:	f000 fa3d 	bl	80112e4 <xEventGroupCreateStatic>
 8010e6a:	6178      	str	r0, [r7, #20]
 8010e6c:	e005      	b.n	8010e7a <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8010e6e:	693b      	ldr	r3, [r7, #16]
 8010e70:	2b00      	cmp	r3, #0
 8010e72:	d102      	bne.n	8010e7a <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8010e74:	f000 fa6d 	bl	8011352 <xEventGroupCreate>
 8010e78:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8010e7a:	697b      	ldr	r3, [r7, #20]
}
 8010e7c:	4618      	mov	r0, r3
 8010e7e:	3718      	adds	r7, #24
 8010e80:	46bd      	mov	sp, r7
 8010e82:	bd80      	pop	{r7, pc}

08010e84 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8010e84:	b580      	push	{r7, lr}
 8010e86:	b086      	sub	sp, #24
 8010e88:	af00      	add	r7, sp, #0
 8010e8a:	6078      	str	r0, [r7, #4]
 8010e8c:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8010e8e:	687b      	ldr	r3, [r7, #4]
 8010e90:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8010e92:	693b      	ldr	r3, [r7, #16]
 8010e94:	2b00      	cmp	r3, #0
 8010e96:	d004      	beq.n	8010ea2 <osEventFlagsSet+0x1e>
 8010e98:	683b      	ldr	r3, [r7, #0]
 8010e9a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8010e9e:	2b00      	cmp	r3, #0
 8010ea0:	d003      	beq.n	8010eaa <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 8010ea2:	f06f 0303 	mvn.w	r3, #3
 8010ea6:	617b      	str	r3, [r7, #20]
 8010ea8:	e028      	b.n	8010efc <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010eaa:	f3ef 8305 	mrs	r3, IPSR
 8010eae:	60fb      	str	r3, [r7, #12]
  return(result);
 8010eb0:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	d01d      	beq.n	8010ef2 <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8010eb6:	2300      	movs	r3, #0
 8010eb8:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8010eba:	f107 0308 	add.w	r3, r7, #8
 8010ebe:	461a      	mov	r2, r3
 8010ec0:	6839      	ldr	r1, [r7, #0]
 8010ec2:	6938      	ldr	r0, [r7, #16]
 8010ec4:	f000 fbe8 	bl	8011698 <xEventGroupSetBitsFromISR>
 8010ec8:	4603      	mov	r3, r0
 8010eca:	2b00      	cmp	r3, #0
 8010ecc:	d103      	bne.n	8010ed6 <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 8010ece:	f06f 0302 	mvn.w	r3, #2
 8010ed2:	617b      	str	r3, [r7, #20]
 8010ed4:	e012      	b.n	8010efc <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 8010ed6:	683b      	ldr	r3, [r7, #0]
 8010ed8:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8010eda:	68bb      	ldr	r3, [r7, #8]
 8010edc:	2b00      	cmp	r3, #0
 8010ede:	d00d      	beq.n	8010efc <osEventFlagsSet+0x78>
 8010ee0:	4b09      	ldr	r3, [pc, #36]	; (8010f08 <osEventFlagsSet+0x84>)
 8010ee2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010ee6:	601a      	str	r2, [r3, #0]
 8010ee8:	f3bf 8f4f 	dsb	sy
 8010eec:	f3bf 8f6f 	isb	sy
 8010ef0:	e004      	b.n	8010efc <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8010ef2:	6839      	ldr	r1, [r7, #0]
 8010ef4:	6938      	ldr	r0, [r7, #16]
 8010ef6:	f000 fb15 	bl	8011524 <xEventGroupSetBits>
 8010efa:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8010efc:	697b      	ldr	r3, [r7, #20]
}
 8010efe:	4618      	mov	r0, r3
 8010f00:	3718      	adds	r7, #24
 8010f02:	46bd      	mov	sp, r7
 8010f04:	bd80      	pop	{r7, pc}
 8010f06:	bf00      	nop
 8010f08:	e000ed04 	.word	0xe000ed04

08010f0c <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8010f0c:	b580      	push	{r7, lr}
 8010f0e:	b08c      	sub	sp, #48	; 0x30
 8010f10:	af02      	add	r7, sp, #8
 8010f12:	60f8      	str	r0, [r7, #12]
 8010f14:	60b9      	str	r1, [r7, #8]
 8010f16:	607a      	str	r2, [r7, #4]
 8010f18:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8010f1a:	68fb      	ldr	r3, [r7, #12]
 8010f1c:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8010f1e:	69bb      	ldr	r3, [r7, #24]
 8010f20:	2b00      	cmp	r3, #0
 8010f22:	d004      	beq.n	8010f2e <osEventFlagsWait+0x22>
 8010f24:	68bb      	ldr	r3, [r7, #8]
 8010f26:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	d003      	beq.n	8010f36 <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 8010f2e:	f06f 0303 	mvn.w	r3, #3
 8010f32:	61fb      	str	r3, [r7, #28]
 8010f34:	e04b      	b.n	8010fce <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010f36:	f3ef 8305 	mrs	r3, IPSR
 8010f3a:	617b      	str	r3, [r7, #20]
  return(result);
 8010f3c:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8010f3e:	2b00      	cmp	r3, #0
 8010f40:	d003      	beq.n	8010f4a <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 8010f42:	f06f 0305 	mvn.w	r3, #5
 8010f46:	61fb      	str	r3, [r7, #28]
 8010f48:	e041      	b.n	8010fce <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	f003 0301 	and.w	r3, r3, #1
 8010f50:	2b00      	cmp	r3, #0
 8010f52:	d002      	beq.n	8010f5a <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 8010f54:	2301      	movs	r3, #1
 8010f56:	627b      	str	r3, [r7, #36]	; 0x24
 8010f58:	e001      	b.n	8010f5e <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 8010f5a:	2300      	movs	r3, #0
 8010f5c:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 8010f5e:	687b      	ldr	r3, [r7, #4]
 8010f60:	f003 0302 	and.w	r3, r3, #2
 8010f64:	2b00      	cmp	r3, #0
 8010f66:	d002      	beq.n	8010f6e <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 8010f68:	2300      	movs	r3, #0
 8010f6a:	623b      	str	r3, [r7, #32]
 8010f6c:	e001      	b.n	8010f72 <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 8010f6e:	2301      	movs	r3, #1
 8010f70:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8010f72:	683b      	ldr	r3, [r7, #0]
 8010f74:	9300      	str	r3, [sp, #0]
 8010f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f78:	6a3a      	ldr	r2, [r7, #32]
 8010f7a:	68b9      	ldr	r1, [r7, #8]
 8010f7c:	69b8      	ldr	r0, [r7, #24]
 8010f7e:	f000 fa03 	bl	8011388 <xEventGroupWaitBits>
 8010f82:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	f003 0301 	and.w	r3, r3, #1
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	d010      	beq.n	8010fb0 <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 8010f8e:	68ba      	ldr	r2, [r7, #8]
 8010f90:	69fb      	ldr	r3, [r7, #28]
 8010f92:	4013      	ands	r3, r2
 8010f94:	68ba      	ldr	r2, [r7, #8]
 8010f96:	429a      	cmp	r2, r3
 8010f98:	d019      	beq.n	8010fce <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 8010f9a:	683b      	ldr	r3, [r7, #0]
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d003      	beq.n	8010fa8 <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 8010fa0:	f06f 0301 	mvn.w	r3, #1
 8010fa4:	61fb      	str	r3, [r7, #28]
 8010fa6:	e012      	b.n	8010fce <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8010fa8:	f06f 0302 	mvn.w	r3, #2
 8010fac:	61fb      	str	r3, [r7, #28]
 8010fae:	e00e      	b.n	8010fce <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8010fb0:	68ba      	ldr	r2, [r7, #8]
 8010fb2:	69fb      	ldr	r3, [r7, #28]
 8010fb4:	4013      	ands	r3, r2
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d109      	bne.n	8010fce <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 8010fba:	683b      	ldr	r3, [r7, #0]
 8010fbc:	2b00      	cmp	r3, #0
 8010fbe:	d003      	beq.n	8010fc8 <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 8010fc0:	f06f 0301 	mvn.w	r3, #1
 8010fc4:	61fb      	str	r3, [r7, #28]
 8010fc6:	e002      	b.n	8010fce <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8010fc8:	f06f 0302 	mvn.w	r3, #2
 8010fcc:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8010fce:	69fb      	ldr	r3, [r7, #28]
}
 8010fd0:	4618      	mov	r0, r3
 8010fd2:	3728      	adds	r7, #40	; 0x28
 8010fd4:	46bd      	mov	sp, r7
 8010fd6:	bd80      	pop	{r7, pc}

08010fd8 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8010fd8:	b580      	push	{r7, lr}
 8010fda:	b08a      	sub	sp, #40	; 0x28
 8010fdc:	af02      	add	r7, sp, #8
 8010fde:	60f8      	str	r0, [r7, #12]
 8010fe0:	60b9      	str	r1, [r7, #8]
 8010fe2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8010fe4:	2300      	movs	r3, #0
 8010fe6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010fe8:	f3ef 8305 	mrs	r3, IPSR
 8010fec:	613b      	str	r3, [r7, #16]
  return(result);
 8010fee:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	d15f      	bne.n	80110b4 <osMessageQueueNew+0xdc>
 8010ff4:	68fb      	ldr	r3, [r7, #12]
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d05c      	beq.n	80110b4 <osMessageQueueNew+0xdc>
 8010ffa:	68bb      	ldr	r3, [r7, #8]
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d059      	beq.n	80110b4 <osMessageQueueNew+0xdc>
    mem = -1;
 8011000:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011004:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	2b00      	cmp	r3, #0
 801100a:	d029      	beq.n	8011060 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	689b      	ldr	r3, [r3, #8]
 8011010:	2b00      	cmp	r3, #0
 8011012:	d012      	beq.n	801103a <osMessageQueueNew+0x62>
 8011014:	687b      	ldr	r3, [r7, #4]
 8011016:	68db      	ldr	r3, [r3, #12]
 8011018:	2b4f      	cmp	r3, #79	; 0x4f
 801101a:	d90e      	bls.n	801103a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8011020:	2b00      	cmp	r3, #0
 8011022:	d00a      	beq.n	801103a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	695a      	ldr	r2, [r3, #20]
 8011028:	68fb      	ldr	r3, [r7, #12]
 801102a:	68b9      	ldr	r1, [r7, #8]
 801102c:	fb01 f303 	mul.w	r3, r1, r3
 8011030:	429a      	cmp	r2, r3
 8011032:	d302      	bcc.n	801103a <osMessageQueueNew+0x62>
        mem = 1;
 8011034:	2301      	movs	r3, #1
 8011036:	61bb      	str	r3, [r7, #24]
 8011038:	e014      	b.n	8011064 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	689b      	ldr	r3, [r3, #8]
 801103e:	2b00      	cmp	r3, #0
 8011040:	d110      	bne.n	8011064 <osMessageQueueNew+0x8c>
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	68db      	ldr	r3, [r3, #12]
 8011046:	2b00      	cmp	r3, #0
 8011048:	d10c      	bne.n	8011064 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 801104a:	687b      	ldr	r3, [r7, #4]
 801104c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 801104e:	2b00      	cmp	r3, #0
 8011050:	d108      	bne.n	8011064 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	695b      	ldr	r3, [r3, #20]
 8011056:	2b00      	cmp	r3, #0
 8011058:	d104      	bne.n	8011064 <osMessageQueueNew+0x8c>
          mem = 0;
 801105a:	2300      	movs	r3, #0
 801105c:	61bb      	str	r3, [r7, #24]
 801105e:	e001      	b.n	8011064 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8011060:	2300      	movs	r3, #0
 8011062:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8011064:	69bb      	ldr	r3, [r7, #24]
 8011066:	2b01      	cmp	r3, #1
 8011068:	d10b      	bne.n	8011082 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	691a      	ldr	r2, [r3, #16]
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	689b      	ldr	r3, [r3, #8]
 8011072:	2100      	movs	r1, #0
 8011074:	9100      	str	r1, [sp, #0]
 8011076:	68b9      	ldr	r1, [r7, #8]
 8011078:	68f8      	ldr	r0, [r7, #12]
 801107a:	f000 fc3d 	bl	80118f8 <xQueueGenericCreateStatic>
 801107e:	61f8      	str	r0, [r7, #28]
 8011080:	e008      	b.n	8011094 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8011082:	69bb      	ldr	r3, [r7, #24]
 8011084:	2b00      	cmp	r3, #0
 8011086:	d105      	bne.n	8011094 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8011088:	2200      	movs	r2, #0
 801108a:	68b9      	ldr	r1, [r7, #8]
 801108c:	68f8      	ldr	r0, [r7, #12]
 801108e:	f000 fcab 	bl	80119e8 <xQueueGenericCreate>
 8011092:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8011094:	69fb      	ldr	r3, [r7, #28]
 8011096:	2b00      	cmp	r3, #0
 8011098:	d00c      	beq.n	80110b4 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 801109a:	687b      	ldr	r3, [r7, #4]
 801109c:	2b00      	cmp	r3, #0
 801109e:	d003      	beq.n	80110a8 <osMessageQueueNew+0xd0>
        name = attr->name;
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	681b      	ldr	r3, [r3, #0]
 80110a4:	617b      	str	r3, [r7, #20]
 80110a6:	e001      	b.n	80110ac <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80110a8:	2300      	movs	r3, #0
 80110aa:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80110ac:	6979      	ldr	r1, [r7, #20]
 80110ae:	69f8      	ldr	r0, [r7, #28]
 80110b0:	f001 f93e 	bl	8012330 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80110b4:	69fb      	ldr	r3, [r7, #28]
}
 80110b6:	4618      	mov	r0, r3
 80110b8:	3720      	adds	r7, #32
 80110ba:	46bd      	mov	sp, r7
 80110bc:	bd80      	pop	{r7, pc}
	...

080110c0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80110c0:	b580      	push	{r7, lr}
 80110c2:	b088      	sub	sp, #32
 80110c4:	af00      	add	r7, sp, #0
 80110c6:	60f8      	str	r0, [r7, #12]
 80110c8:	60b9      	str	r1, [r7, #8]
 80110ca:	603b      	str	r3, [r7, #0]
 80110cc:	4613      	mov	r3, r2
 80110ce:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80110d0:	68fb      	ldr	r3, [r7, #12]
 80110d2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80110d4:	2300      	movs	r3, #0
 80110d6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80110d8:	f3ef 8305 	mrs	r3, IPSR
 80110dc:	617b      	str	r3, [r7, #20]
  return(result);
 80110de:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d028      	beq.n	8011136 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80110e4:	69bb      	ldr	r3, [r7, #24]
 80110e6:	2b00      	cmp	r3, #0
 80110e8:	d005      	beq.n	80110f6 <osMessageQueuePut+0x36>
 80110ea:	68bb      	ldr	r3, [r7, #8]
 80110ec:	2b00      	cmp	r3, #0
 80110ee:	d002      	beq.n	80110f6 <osMessageQueuePut+0x36>
 80110f0:	683b      	ldr	r3, [r7, #0]
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	d003      	beq.n	80110fe <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80110f6:	f06f 0303 	mvn.w	r3, #3
 80110fa:	61fb      	str	r3, [r7, #28]
 80110fc:	e038      	b.n	8011170 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80110fe:	2300      	movs	r3, #0
 8011100:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8011102:	f107 0210 	add.w	r2, r7, #16
 8011106:	2300      	movs	r3, #0
 8011108:	68b9      	ldr	r1, [r7, #8]
 801110a:	69b8      	ldr	r0, [r7, #24]
 801110c:	f000 fdc8 	bl	8011ca0 <xQueueGenericSendFromISR>
 8011110:	4603      	mov	r3, r0
 8011112:	2b01      	cmp	r3, #1
 8011114:	d003      	beq.n	801111e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8011116:	f06f 0302 	mvn.w	r3, #2
 801111a:	61fb      	str	r3, [r7, #28]
 801111c:	e028      	b.n	8011170 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 801111e:	693b      	ldr	r3, [r7, #16]
 8011120:	2b00      	cmp	r3, #0
 8011122:	d025      	beq.n	8011170 <osMessageQueuePut+0xb0>
 8011124:	4b15      	ldr	r3, [pc, #84]	; (801117c <osMessageQueuePut+0xbc>)
 8011126:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801112a:	601a      	str	r2, [r3, #0]
 801112c:	f3bf 8f4f 	dsb	sy
 8011130:	f3bf 8f6f 	isb	sy
 8011134:	e01c      	b.n	8011170 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8011136:	69bb      	ldr	r3, [r7, #24]
 8011138:	2b00      	cmp	r3, #0
 801113a:	d002      	beq.n	8011142 <osMessageQueuePut+0x82>
 801113c:	68bb      	ldr	r3, [r7, #8]
 801113e:	2b00      	cmp	r3, #0
 8011140:	d103      	bne.n	801114a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8011142:	f06f 0303 	mvn.w	r3, #3
 8011146:	61fb      	str	r3, [r7, #28]
 8011148:	e012      	b.n	8011170 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 801114a:	2300      	movs	r3, #0
 801114c:	683a      	ldr	r2, [r7, #0]
 801114e:	68b9      	ldr	r1, [r7, #8]
 8011150:	69b8      	ldr	r0, [r7, #24]
 8011152:	f000 fca7 	bl	8011aa4 <xQueueGenericSend>
 8011156:	4603      	mov	r3, r0
 8011158:	2b01      	cmp	r3, #1
 801115a:	d009      	beq.n	8011170 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 801115c:	683b      	ldr	r3, [r7, #0]
 801115e:	2b00      	cmp	r3, #0
 8011160:	d003      	beq.n	801116a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8011162:	f06f 0301 	mvn.w	r3, #1
 8011166:	61fb      	str	r3, [r7, #28]
 8011168:	e002      	b.n	8011170 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 801116a:	f06f 0302 	mvn.w	r3, #2
 801116e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8011170:	69fb      	ldr	r3, [r7, #28]
}
 8011172:	4618      	mov	r0, r3
 8011174:	3720      	adds	r7, #32
 8011176:	46bd      	mov	sp, r7
 8011178:	bd80      	pop	{r7, pc}
 801117a:	bf00      	nop
 801117c:	e000ed04 	.word	0xe000ed04

08011180 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8011180:	b580      	push	{r7, lr}
 8011182:	b088      	sub	sp, #32
 8011184:	af00      	add	r7, sp, #0
 8011186:	60f8      	str	r0, [r7, #12]
 8011188:	60b9      	str	r1, [r7, #8]
 801118a:	607a      	str	r2, [r7, #4]
 801118c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 801118e:	68fb      	ldr	r3, [r7, #12]
 8011190:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8011192:	2300      	movs	r3, #0
 8011194:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011196:	f3ef 8305 	mrs	r3, IPSR
 801119a:	617b      	str	r3, [r7, #20]
  return(result);
 801119c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 801119e:	2b00      	cmp	r3, #0
 80111a0:	d028      	beq.n	80111f4 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80111a2:	69bb      	ldr	r3, [r7, #24]
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	d005      	beq.n	80111b4 <osMessageQueueGet+0x34>
 80111a8:	68bb      	ldr	r3, [r7, #8]
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	d002      	beq.n	80111b4 <osMessageQueueGet+0x34>
 80111ae:	683b      	ldr	r3, [r7, #0]
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d003      	beq.n	80111bc <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80111b4:	f06f 0303 	mvn.w	r3, #3
 80111b8:	61fb      	str	r3, [r7, #28]
 80111ba:	e037      	b.n	801122c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80111bc:	2300      	movs	r3, #0
 80111be:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80111c0:	f107 0310 	add.w	r3, r7, #16
 80111c4:	461a      	mov	r2, r3
 80111c6:	68b9      	ldr	r1, [r7, #8]
 80111c8:	69b8      	ldr	r0, [r7, #24]
 80111ca:	f000 fee5 	bl	8011f98 <xQueueReceiveFromISR>
 80111ce:	4603      	mov	r3, r0
 80111d0:	2b01      	cmp	r3, #1
 80111d2:	d003      	beq.n	80111dc <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80111d4:	f06f 0302 	mvn.w	r3, #2
 80111d8:	61fb      	str	r3, [r7, #28]
 80111da:	e027      	b.n	801122c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80111dc:	693b      	ldr	r3, [r7, #16]
 80111de:	2b00      	cmp	r3, #0
 80111e0:	d024      	beq.n	801122c <osMessageQueueGet+0xac>
 80111e2:	4b15      	ldr	r3, [pc, #84]	; (8011238 <osMessageQueueGet+0xb8>)
 80111e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80111e8:	601a      	str	r2, [r3, #0]
 80111ea:	f3bf 8f4f 	dsb	sy
 80111ee:	f3bf 8f6f 	isb	sy
 80111f2:	e01b      	b.n	801122c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80111f4:	69bb      	ldr	r3, [r7, #24]
 80111f6:	2b00      	cmp	r3, #0
 80111f8:	d002      	beq.n	8011200 <osMessageQueueGet+0x80>
 80111fa:	68bb      	ldr	r3, [r7, #8]
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d103      	bne.n	8011208 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8011200:	f06f 0303 	mvn.w	r3, #3
 8011204:	61fb      	str	r3, [r7, #28]
 8011206:	e011      	b.n	801122c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8011208:	683a      	ldr	r2, [r7, #0]
 801120a:	68b9      	ldr	r1, [r7, #8]
 801120c:	69b8      	ldr	r0, [r7, #24]
 801120e:	f000 fde3 	bl	8011dd8 <xQueueReceive>
 8011212:	4603      	mov	r3, r0
 8011214:	2b01      	cmp	r3, #1
 8011216:	d009      	beq.n	801122c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8011218:	683b      	ldr	r3, [r7, #0]
 801121a:	2b00      	cmp	r3, #0
 801121c:	d003      	beq.n	8011226 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 801121e:	f06f 0301 	mvn.w	r3, #1
 8011222:	61fb      	str	r3, [r7, #28]
 8011224:	e002      	b.n	801122c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8011226:	f06f 0302 	mvn.w	r3, #2
 801122a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 801122c:	69fb      	ldr	r3, [r7, #28]
}
 801122e:	4618      	mov	r0, r3
 8011230:	3720      	adds	r7, #32
 8011232:	46bd      	mov	sp, r7
 8011234:	bd80      	pop	{r7, pc}
 8011236:	bf00      	nop
 8011238:	e000ed04 	.word	0xe000ed04

0801123c <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 801123c:	b580      	push	{r7, lr}
 801123e:	b086      	sub	sp, #24
 8011240:	af00      	add	r7, sp, #0
 8011242:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 8011248:	693b      	ldr	r3, [r7, #16]
 801124a:	2b00      	cmp	r3, #0
 801124c:	d102      	bne.n	8011254 <osMessageQueueGetCount+0x18>
    count = 0U;
 801124e:	2300      	movs	r3, #0
 8011250:	617b      	str	r3, [r7, #20]
 8011252:	e00e      	b.n	8011272 <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011254:	f3ef 8305 	mrs	r3, IPSR
 8011258:	60fb      	str	r3, [r7, #12]
  return(result);
 801125a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 801125c:	2b00      	cmp	r3, #0
 801125e:	d004      	beq.n	801126a <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 8011260:	6938      	ldr	r0, [r7, #16]
 8011262:	f000 ff37 	bl	80120d4 <uxQueueMessagesWaitingFromISR>
 8011266:	6178      	str	r0, [r7, #20]
 8011268:	e003      	b.n	8011272 <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 801126a:	6938      	ldr	r0, [r7, #16]
 801126c:	f000 ff14 	bl	8012098 <uxQueueMessagesWaiting>
 8011270:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 8011272:	697b      	ldr	r3, [r7, #20]
}
 8011274:	4618      	mov	r0, r3
 8011276:	3718      	adds	r7, #24
 8011278:	46bd      	mov	sp, r7
 801127a:	bd80      	pop	{r7, pc}

0801127c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 801127c:	b480      	push	{r7}
 801127e:	b085      	sub	sp, #20
 8011280:	af00      	add	r7, sp, #0
 8011282:	60f8      	str	r0, [r7, #12]
 8011284:	60b9      	str	r1, [r7, #8]
 8011286:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8011288:	68fb      	ldr	r3, [r7, #12]
 801128a:	4a07      	ldr	r2, [pc, #28]	; (80112a8 <vApplicationGetIdleTaskMemory+0x2c>)
 801128c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801128e:	68bb      	ldr	r3, [r7, #8]
 8011290:	4a06      	ldr	r2, [pc, #24]	; (80112ac <vApplicationGetIdleTaskMemory+0x30>)
 8011292:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	2280      	movs	r2, #128	; 0x80
 8011298:	601a      	str	r2, [r3, #0]
}
 801129a:	bf00      	nop
 801129c:	3714      	adds	r7, #20
 801129e:	46bd      	mov	sp, r7
 80112a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112a4:	4770      	bx	lr
 80112a6:	bf00      	nop
 80112a8:	24000780 	.word	0x24000780
 80112ac:	240007dc 	.word	0x240007dc

080112b0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80112b0:	b480      	push	{r7}
 80112b2:	b085      	sub	sp, #20
 80112b4:	af00      	add	r7, sp, #0
 80112b6:	60f8      	str	r0, [r7, #12]
 80112b8:	60b9      	str	r1, [r7, #8]
 80112ba:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80112bc:	68fb      	ldr	r3, [r7, #12]
 80112be:	4a07      	ldr	r2, [pc, #28]	; (80112dc <vApplicationGetTimerTaskMemory+0x2c>)
 80112c0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80112c2:	68bb      	ldr	r3, [r7, #8]
 80112c4:	4a06      	ldr	r2, [pc, #24]	; (80112e0 <vApplicationGetTimerTaskMemory+0x30>)
 80112c6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80112ce:	601a      	str	r2, [r3, #0]
}
 80112d0:	bf00      	nop
 80112d2:	3714      	adds	r7, #20
 80112d4:	46bd      	mov	sp, r7
 80112d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112da:	4770      	bx	lr
 80112dc:	240009dc 	.word	0x240009dc
 80112e0:	24000a38 	.word	0x24000a38

080112e4 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 80112e4:	b580      	push	{r7, lr}
 80112e6:	b086      	sub	sp, #24
 80112e8:	af00      	add	r7, sp, #0
 80112ea:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d10a      	bne.n	8011308 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80112f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80112f6:	f383 8811 	msr	BASEPRI, r3
 80112fa:	f3bf 8f6f 	isb	sy
 80112fe:	f3bf 8f4f 	dsb	sy
 8011302:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8011304:	bf00      	nop
 8011306:	e7fe      	b.n	8011306 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8011308:	2320      	movs	r3, #32
 801130a:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 801130c:	68bb      	ldr	r3, [r7, #8]
 801130e:	2b20      	cmp	r3, #32
 8011310:	d00a      	beq.n	8011328 <xEventGroupCreateStatic+0x44>
	__asm volatile
 8011312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011316:	f383 8811 	msr	BASEPRI, r3
 801131a:	f3bf 8f6f 	isb	sy
 801131e:	f3bf 8f4f 	dsb	sy
 8011322:	60fb      	str	r3, [r7, #12]
}
 8011324:	bf00      	nop
 8011326:	e7fe      	b.n	8011326 <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 801132c:	697b      	ldr	r3, [r7, #20]
 801132e:	2b00      	cmp	r3, #0
 8011330:	d00a      	beq.n	8011348 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 8011332:	697b      	ldr	r3, [r7, #20]
 8011334:	2200      	movs	r2, #0
 8011336:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8011338:	697b      	ldr	r3, [r7, #20]
 801133a:	3304      	adds	r3, #4
 801133c:	4618      	mov	r0, r3
 801133e:	f000 f9bf 	bl	80116c0 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8011342:	697b      	ldr	r3, [r7, #20]
 8011344:	2201      	movs	r2, #1
 8011346:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8011348:	697b      	ldr	r3, [r7, #20]
	}
 801134a:	4618      	mov	r0, r3
 801134c:	3718      	adds	r7, #24
 801134e:	46bd      	mov	sp, r7
 8011350:	bd80      	pop	{r7, pc}

08011352 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8011352:	b580      	push	{r7, lr}
 8011354:	b082      	sub	sp, #8
 8011356:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8011358:	2020      	movs	r0, #32
 801135a:	f002 fdb5 	bl	8013ec8 <pvPortMalloc>
 801135e:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8011360:	687b      	ldr	r3, [r7, #4]
 8011362:	2b00      	cmp	r3, #0
 8011364:	d00a      	beq.n	801137c <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	2200      	movs	r2, #0
 801136a:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	3304      	adds	r3, #4
 8011370:	4618      	mov	r0, r3
 8011372:	f000 f9a5 	bl	80116c0 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8011376:	687b      	ldr	r3, [r7, #4]
 8011378:	2200      	movs	r2, #0
 801137a:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 801137c:	687b      	ldr	r3, [r7, #4]
	}
 801137e:	4618      	mov	r0, r3
 8011380:	3708      	adds	r7, #8
 8011382:	46bd      	mov	sp, r7
 8011384:	bd80      	pop	{r7, pc}
	...

08011388 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8011388:	b580      	push	{r7, lr}
 801138a:	b090      	sub	sp, #64	; 0x40
 801138c:	af00      	add	r7, sp, #0
 801138e:	60f8      	str	r0, [r7, #12]
 8011390:	60b9      	str	r1, [r7, #8]
 8011392:	607a      	str	r2, [r7, #4]
 8011394:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8011396:	68fb      	ldr	r3, [r7, #12]
 8011398:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 801139a:	2300      	movs	r3, #0
 801139c:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 801139e:	2300      	movs	r3, #0
 80113a0:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80113a2:	68fb      	ldr	r3, [r7, #12]
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	d10a      	bne.n	80113be <xEventGroupWaitBits+0x36>
	__asm volatile
 80113a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113ac:	f383 8811 	msr	BASEPRI, r3
 80113b0:	f3bf 8f6f 	isb	sy
 80113b4:	f3bf 8f4f 	dsb	sy
 80113b8:	623b      	str	r3, [r7, #32]
}
 80113ba:	bf00      	nop
 80113bc:	e7fe      	b.n	80113bc <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80113be:	68bb      	ldr	r3, [r7, #8]
 80113c0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80113c4:	2b00      	cmp	r3, #0
 80113c6:	d00a      	beq.n	80113de <xEventGroupWaitBits+0x56>
	__asm volatile
 80113c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113cc:	f383 8811 	msr	BASEPRI, r3
 80113d0:	f3bf 8f6f 	isb	sy
 80113d4:	f3bf 8f4f 	dsb	sy
 80113d8:	61fb      	str	r3, [r7, #28]
}
 80113da:	bf00      	nop
 80113dc:	e7fe      	b.n	80113dc <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 80113de:	68bb      	ldr	r3, [r7, #8]
 80113e0:	2b00      	cmp	r3, #0
 80113e2:	d10a      	bne.n	80113fa <xEventGroupWaitBits+0x72>
	__asm volatile
 80113e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113e8:	f383 8811 	msr	BASEPRI, r3
 80113ec:	f3bf 8f6f 	isb	sy
 80113f0:	f3bf 8f4f 	dsb	sy
 80113f4:	61bb      	str	r3, [r7, #24]
}
 80113f6:	bf00      	nop
 80113f8:	e7fe      	b.n	80113f8 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80113fa:	f001 feb3 	bl	8013164 <xTaskGetSchedulerState>
 80113fe:	4603      	mov	r3, r0
 8011400:	2b00      	cmp	r3, #0
 8011402:	d102      	bne.n	801140a <xEventGroupWaitBits+0x82>
 8011404:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011406:	2b00      	cmp	r3, #0
 8011408:	d101      	bne.n	801140e <xEventGroupWaitBits+0x86>
 801140a:	2301      	movs	r3, #1
 801140c:	e000      	b.n	8011410 <xEventGroupWaitBits+0x88>
 801140e:	2300      	movs	r3, #0
 8011410:	2b00      	cmp	r3, #0
 8011412:	d10a      	bne.n	801142a <xEventGroupWaitBits+0xa2>
	__asm volatile
 8011414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011418:	f383 8811 	msr	BASEPRI, r3
 801141c:	f3bf 8f6f 	isb	sy
 8011420:	f3bf 8f4f 	dsb	sy
 8011424:	617b      	str	r3, [r7, #20]
}
 8011426:	bf00      	nop
 8011428:	e7fe      	b.n	8011428 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 801142a:	f001 fa1b 	bl	8012864 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 801142e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011430:	681b      	ldr	r3, [r3, #0]
 8011432:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8011434:	683a      	ldr	r2, [r7, #0]
 8011436:	68b9      	ldr	r1, [r7, #8]
 8011438:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801143a:	f000 f90b 	bl	8011654 <prvTestWaitCondition>
 801143e:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8011440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011442:	2b00      	cmp	r3, #0
 8011444:	d00e      	beq.n	8011464 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8011446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011448:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 801144a:	2300      	movs	r3, #0
 801144c:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	2b00      	cmp	r3, #0
 8011452:	d028      	beq.n	80114a6 <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8011454:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011456:	681a      	ldr	r2, [r3, #0]
 8011458:	68bb      	ldr	r3, [r7, #8]
 801145a:	43db      	mvns	r3, r3
 801145c:	401a      	ands	r2, r3
 801145e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011460:	601a      	str	r2, [r3, #0]
 8011462:	e020      	b.n	80114a6 <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8011464:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011466:	2b00      	cmp	r3, #0
 8011468:	d104      	bne.n	8011474 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 801146a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801146c:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 801146e:	2301      	movs	r3, #1
 8011470:	633b      	str	r3, [r7, #48]	; 0x30
 8011472:	e018      	b.n	80114a6 <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	2b00      	cmp	r3, #0
 8011478:	d003      	beq.n	8011482 <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 801147a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801147c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8011480:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8011482:	683b      	ldr	r3, [r7, #0]
 8011484:	2b00      	cmp	r3, #0
 8011486:	d003      	beq.n	8011490 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8011488:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801148a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 801148e:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8011490:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011492:	1d18      	adds	r0, r3, #4
 8011494:	68ba      	ldr	r2, [r7, #8]
 8011496:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011498:	4313      	orrs	r3, r2
 801149a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801149c:	4619      	mov	r1, r3
 801149e:	f001 fbd9 	bl	8012c54 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 80114a2:	2300      	movs	r3, #0
 80114a4:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 80114a6:	f001 f9eb 	bl	8012880 <xTaskResumeAll>
 80114aa:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 80114ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d031      	beq.n	8011516 <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 80114b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114b4:	2b00      	cmp	r3, #0
 80114b6:	d107      	bne.n	80114c8 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 80114b8:	4b19      	ldr	r3, [pc, #100]	; (8011520 <xEventGroupWaitBits+0x198>)
 80114ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80114be:	601a      	str	r2, [r3, #0]
 80114c0:	f3bf 8f4f 	dsb	sy
 80114c4:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 80114c8:	f001 fed8 	bl	801327c <uxTaskResetEventItemValue>
 80114cc:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80114ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80114d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80114d4:	2b00      	cmp	r3, #0
 80114d6:	d11a      	bne.n	801150e <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 80114d8:	f002 fbd4 	bl	8013c84 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 80114dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80114de:	681b      	ldr	r3, [r3, #0]
 80114e0:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 80114e2:	683a      	ldr	r2, [r7, #0]
 80114e4:	68b9      	ldr	r1, [r7, #8]
 80114e6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80114e8:	f000 f8b4 	bl	8011654 <prvTestWaitCondition>
 80114ec:	4603      	mov	r3, r0
 80114ee:	2b00      	cmp	r3, #0
 80114f0:	d009      	beq.n	8011506 <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	2b00      	cmp	r3, #0
 80114f6:	d006      	beq.n	8011506 <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80114f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80114fa:	681a      	ldr	r2, [r3, #0]
 80114fc:	68bb      	ldr	r3, [r7, #8]
 80114fe:	43db      	mvns	r3, r3
 8011500:	401a      	ands	r2, r3
 8011502:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011504:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8011506:	2301      	movs	r3, #1
 8011508:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 801150a:	f002 fbeb 	bl	8013ce4 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 801150e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011510:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8011514:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8011516:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8011518:	4618      	mov	r0, r3
 801151a:	3740      	adds	r7, #64	; 0x40
 801151c:	46bd      	mov	sp, r7
 801151e:	bd80      	pop	{r7, pc}
 8011520:	e000ed04 	.word	0xe000ed04

08011524 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8011524:	b580      	push	{r7, lr}
 8011526:	b08e      	sub	sp, #56	; 0x38
 8011528:	af00      	add	r7, sp, #0
 801152a:	6078      	str	r0, [r7, #4]
 801152c:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 801152e:	2300      	movs	r3, #0
 8011530:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 8011536:	2300      	movs	r3, #0
 8011538:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	2b00      	cmp	r3, #0
 801153e:	d10a      	bne.n	8011556 <xEventGroupSetBits+0x32>
	__asm volatile
 8011540:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011544:	f383 8811 	msr	BASEPRI, r3
 8011548:	f3bf 8f6f 	isb	sy
 801154c:	f3bf 8f4f 	dsb	sy
 8011550:	613b      	str	r3, [r7, #16]
}
 8011552:	bf00      	nop
 8011554:	e7fe      	b.n	8011554 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8011556:	683b      	ldr	r3, [r7, #0]
 8011558:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 801155c:	2b00      	cmp	r3, #0
 801155e:	d00a      	beq.n	8011576 <xEventGroupSetBits+0x52>
	__asm volatile
 8011560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011564:	f383 8811 	msr	BASEPRI, r3
 8011568:	f3bf 8f6f 	isb	sy
 801156c:	f3bf 8f4f 	dsb	sy
 8011570:	60fb      	str	r3, [r7, #12]
}
 8011572:	bf00      	nop
 8011574:	e7fe      	b.n	8011574 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8011576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011578:	3304      	adds	r3, #4
 801157a:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801157c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801157e:	3308      	adds	r3, #8
 8011580:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8011582:	f001 f96f 	bl	8012864 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8011586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011588:	68db      	ldr	r3, [r3, #12]
 801158a:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 801158c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801158e:	681a      	ldr	r2, [r3, #0]
 8011590:	683b      	ldr	r3, [r7, #0]
 8011592:	431a      	orrs	r2, r3
 8011594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011596:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8011598:	e03c      	b.n	8011614 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 801159a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801159c:	685b      	ldr	r3, [r3, #4]
 801159e:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80115a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80115a2:	681b      	ldr	r3, [r3, #0]
 80115a4:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80115a6:	2300      	movs	r3, #0
 80115a8:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80115aa:	69bb      	ldr	r3, [r7, #24]
 80115ac:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80115b0:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80115b2:	69bb      	ldr	r3, [r7, #24]
 80115b4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80115b8:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80115ba:	697b      	ldr	r3, [r7, #20]
 80115bc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80115c0:	2b00      	cmp	r3, #0
 80115c2:	d108      	bne.n	80115d6 <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80115c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115c6:	681a      	ldr	r2, [r3, #0]
 80115c8:	69bb      	ldr	r3, [r7, #24]
 80115ca:	4013      	ands	r3, r2
 80115cc:	2b00      	cmp	r3, #0
 80115ce:	d00b      	beq.n	80115e8 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 80115d0:	2301      	movs	r3, #1
 80115d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80115d4:	e008      	b.n	80115e8 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80115d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115d8:	681a      	ldr	r2, [r3, #0]
 80115da:	69bb      	ldr	r3, [r7, #24]
 80115dc:	4013      	ands	r3, r2
 80115de:	69ba      	ldr	r2, [r7, #24]
 80115e0:	429a      	cmp	r2, r3
 80115e2:	d101      	bne.n	80115e8 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 80115e4:	2301      	movs	r3, #1
 80115e6:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 80115e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115ea:	2b00      	cmp	r3, #0
 80115ec:	d010      	beq.n	8011610 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80115ee:	697b      	ldr	r3, [r7, #20]
 80115f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80115f4:	2b00      	cmp	r3, #0
 80115f6:	d003      	beq.n	8011600 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 80115f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80115fa:	69bb      	ldr	r3, [r7, #24]
 80115fc:	4313      	orrs	r3, r2
 80115fe:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8011600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011602:	681b      	ldr	r3, [r3, #0]
 8011604:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8011608:	4619      	mov	r1, r3
 801160a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801160c:	f001 fbee 	bl	8012dec <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8011610:	69fb      	ldr	r3, [r7, #28]
 8011612:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8011614:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011616:	6a3b      	ldr	r3, [r7, #32]
 8011618:	429a      	cmp	r2, r3
 801161a:	d1be      	bne.n	801159a <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 801161c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801161e:	681a      	ldr	r2, [r3, #0]
 8011620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011622:	43db      	mvns	r3, r3
 8011624:	401a      	ands	r2, r3
 8011626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011628:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 801162a:	f001 f929 	bl	8012880 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 801162e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011630:	681b      	ldr	r3, [r3, #0]
}
 8011632:	4618      	mov	r0, r3
 8011634:	3738      	adds	r7, #56	; 0x38
 8011636:	46bd      	mov	sp, r7
 8011638:	bd80      	pop	{r7, pc}

0801163a <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 801163a:	b580      	push	{r7, lr}
 801163c:	b082      	sub	sp, #8
 801163e:	af00      	add	r7, sp, #0
 8011640:	6078      	str	r0, [r7, #4]
 8011642:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8011644:	6839      	ldr	r1, [r7, #0]
 8011646:	6878      	ldr	r0, [r7, #4]
 8011648:	f7ff ff6c 	bl	8011524 <xEventGroupSetBits>
}
 801164c:	bf00      	nop
 801164e:	3708      	adds	r7, #8
 8011650:	46bd      	mov	sp, r7
 8011652:	bd80      	pop	{r7, pc}

08011654 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8011654:	b480      	push	{r7}
 8011656:	b087      	sub	sp, #28
 8011658:	af00      	add	r7, sp, #0
 801165a:	60f8      	str	r0, [r7, #12]
 801165c:	60b9      	str	r1, [r7, #8]
 801165e:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8011660:	2300      	movs	r3, #0
 8011662:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8011664:	687b      	ldr	r3, [r7, #4]
 8011666:	2b00      	cmp	r3, #0
 8011668:	d107      	bne.n	801167a <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 801166a:	68fa      	ldr	r2, [r7, #12]
 801166c:	68bb      	ldr	r3, [r7, #8]
 801166e:	4013      	ands	r3, r2
 8011670:	2b00      	cmp	r3, #0
 8011672:	d00a      	beq.n	801168a <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8011674:	2301      	movs	r3, #1
 8011676:	617b      	str	r3, [r7, #20]
 8011678:	e007      	b.n	801168a <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 801167a:	68fa      	ldr	r2, [r7, #12]
 801167c:	68bb      	ldr	r3, [r7, #8]
 801167e:	4013      	ands	r3, r2
 8011680:	68ba      	ldr	r2, [r7, #8]
 8011682:	429a      	cmp	r2, r3
 8011684:	d101      	bne.n	801168a <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8011686:	2301      	movs	r3, #1
 8011688:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 801168a:	697b      	ldr	r3, [r7, #20]
}
 801168c:	4618      	mov	r0, r3
 801168e:	371c      	adds	r7, #28
 8011690:	46bd      	mov	sp, r7
 8011692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011696:	4770      	bx	lr

08011698 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8011698:	b580      	push	{r7, lr}
 801169a:	b086      	sub	sp, #24
 801169c:	af00      	add	r7, sp, #0
 801169e:	60f8      	str	r0, [r7, #12]
 80116a0:	60b9      	str	r1, [r7, #8]
 80116a2:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	68ba      	ldr	r2, [r7, #8]
 80116a8:	68f9      	ldr	r1, [r7, #12]
 80116aa:	4804      	ldr	r0, [pc, #16]	; (80116bc <xEventGroupSetBitsFromISR+0x24>)
 80116ac:	f002 f9a0 	bl	80139f0 <xTimerPendFunctionCallFromISR>
 80116b0:	6178      	str	r0, [r7, #20]

		return xReturn;
 80116b2:	697b      	ldr	r3, [r7, #20]
	}
 80116b4:	4618      	mov	r0, r3
 80116b6:	3718      	adds	r7, #24
 80116b8:	46bd      	mov	sp, r7
 80116ba:	bd80      	pop	{r7, pc}
 80116bc:	0801163b 	.word	0x0801163b

080116c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80116c0:	b480      	push	{r7}
 80116c2:	b083      	sub	sp, #12
 80116c4:	af00      	add	r7, sp, #0
 80116c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80116c8:	687b      	ldr	r3, [r7, #4]
 80116ca:	f103 0208 	add.w	r2, r3, #8
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80116d2:	687b      	ldr	r3, [r7, #4]
 80116d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80116d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80116da:	687b      	ldr	r3, [r7, #4]
 80116dc:	f103 0208 	add.w	r2, r3, #8
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	f103 0208 	add.w	r2, r3, #8
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80116ee:	687b      	ldr	r3, [r7, #4]
 80116f0:	2200      	movs	r2, #0
 80116f2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80116f4:	bf00      	nop
 80116f6:	370c      	adds	r7, #12
 80116f8:	46bd      	mov	sp, r7
 80116fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116fe:	4770      	bx	lr

08011700 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8011700:	b480      	push	{r7}
 8011702:	b083      	sub	sp, #12
 8011704:	af00      	add	r7, sp, #0
 8011706:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	2200      	movs	r2, #0
 801170c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801170e:	bf00      	nop
 8011710:	370c      	adds	r7, #12
 8011712:	46bd      	mov	sp, r7
 8011714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011718:	4770      	bx	lr

0801171a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801171a:	b480      	push	{r7}
 801171c:	b085      	sub	sp, #20
 801171e:	af00      	add	r7, sp, #0
 8011720:	6078      	str	r0, [r7, #4]
 8011722:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	685b      	ldr	r3, [r3, #4]
 8011728:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801172a:	683b      	ldr	r3, [r7, #0]
 801172c:	68fa      	ldr	r2, [r7, #12]
 801172e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8011730:	68fb      	ldr	r3, [r7, #12]
 8011732:	689a      	ldr	r2, [r3, #8]
 8011734:	683b      	ldr	r3, [r7, #0]
 8011736:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8011738:	68fb      	ldr	r3, [r7, #12]
 801173a:	689b      	ldr	r3, [r3, #8]
 801173c:	683a      	ldr	r2, [r7, #0]
 801173e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8011740:	68fb      	ldr	r3, [r7, #12]
 8011742:	683a      	ldr	r2, [r7, #0]
 8011744:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8011746:	683b      	ldr	r3, [r7, #0]
 8011748:	687a      	ldr	r2, [r7, #4]
 801174a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	681b      	ldr	r3, [r3, #0]
 8011750:	1c5a      	adds	r2, r3, #1
 8011752:	687b      	ldr	r3, [r7, #4]
 8011754:	601a      	str	r2, [r3, #0]
}
 8011756:	bf00      	nop
 8011758:	3714      	adds	r7, #20
 801175a:	46bd      	mov	sp, r7
 801175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011760:	4770      	bx	lr

08011762 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011762:	b480      	push	{r7}
 8011764:	b085      	sub	sp, #20
 8011766:	af00      	add	r7, sp, #0
 8011768:	6078      	str	r0, [r7, #4]
 801176a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 801176c:	683b      	ldr	r3, [r7, #0]
 801176e:	681b      	ldr	r3, [r3, #0]
 8011770:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8011772:	68bb      	ldr	r3, [r7, #8]
 8011774:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011778:	d103      	bne.n	8011782 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	691b      	ldr	r3, [r3, #16]
 801177e:	60fb      	str	r3, [r7, #12]
 8011780:	e00c      	b.n	801179c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8011782:	687b      	ldr	r3, [r7, #4]
 8011784:	3308      	adds	r3, #8
 8011786:	60fb      	str	r3, [r7, #12]
 8011788:	e002      	b.n	8011790 <vListInsert+0x2e>
 801178a:	68fb      	ldr	r3, [r7, #12]
 801178c:	685b      	ldr	r3, [r3, #4]
 801178e:	60fb      	str	r3, [r7, #12]
 8011790:	68fb      	ldr	r3, [r7, #12]
 8011792:	685b      	ldr	r3, [r3, #4]
 8011794:	681b      	ldr	r3, [r3, #0]
 8011796:	68ba      	ldr	r2, [r7, #8]
 8011798:	429a      	cmp	r2, r3
 801179a:	d2f6      	bcs.n	801178a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 801179c:	68fb      	ldr	r3, [r7, #12]
 801179e:	685a      	ldr	r2, [r3, #4]
 80117a0:	683b      	ldr	r3, [r7, #0]
 80117a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80117a4:	683b      	ldr	r3, [r7, #0]
 80117a6:	685b      	ldr	r3, [r3, #4]
 80117a8:	683a      	ldr	r2, [r7, #0]
 80117aa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80117ac:	683b      	ldr	r3, [r7, #0]
 80117ae:	68fa      	ldr	r2, [r7, #12]
 80117b0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80117b2:	68fb      	ldr	r3, [r7, #12]
 80117b4:	683a      	ldr	r2, [r7, #0]
 80117b6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80117b8:	683b      	ldr	r3, [r7, #0]
 80117ba:	687a      	ldr	r2, [r7, #4]
 80117bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80117be:	687b      	ldr	r3, [r7, #4]
 80117c0:	681b      	ldr	r3, [r3, #0]
 80117c2:	1c5a      	adds	r2, r3, #1
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	601a      	str	r2, [r3, #0]
}
 80117c8:	bf00      	nop
 80117ca:	3714      	adds	r7, #20
 80117cc:	46bd      	mov	sp, r7
 80117ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117d2:	4770      	bx	lr

080117d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80117d4:	b480      	push	{r7}
 80117d6:	b085      	sub	sp, #20
 80117d8:	af00      	add	r7, sp, #0
 80117da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80117dc:	687b      	ldr	r3, [r7, #4]
 80117de:	691b      	ldr	r3, [r3, #16]
 80117e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80117e2:	687b      	ldr	r3, [r7, #4]
 80117e4:	685b      	ldr	r3, [r3, #4]
 80117e6:	687a      	ldr	r2, [r7, #4]
 80117e8:	6892      	ldr	r2, [r2, #8]
 80117ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	689b      	ldr	r3, [r3, #8]
 80117f0:	687a      	ldr	r2, [r7, #4]
 80117f2:	6852      	ldr	r2, [r2, #4]
 80117f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80117f6:	68fb      	ldr	r3, [r7, #12]
 80117f8:	685b      	ldr	r3, [r3, #4]
 80117fa:	687a      	ldr	r2, [r7, #4]
 80117fc:	429a      	cmp	r2, r3
 80117fe:	d103      	bne.n	8011808 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	689a      	ldr	r2, [r3, #8]
 8011804:	68fb      	ldr	r3, [r7, #12]
 8011806:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	2200      	movs	r2, #0
 801180c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801180e:	68fb      	ldr	r3, [r7, #12]
 8011810:	681b      	ldr	r3, [r3, #0]
 8011812:	1e5a      	subs	r2, r3, #1
 8011814:	68fb      	ldr	r3, [r7, #12]
 8011816:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8011818:	68fb      	ldr	r3, [r7, #12]
 801181a:	681b      	ldr	r3, [r3, #0]
}
 801181c:	4618      	mov	r0, r3
 801181e:	3714      	adds	r7, #20
 8011820:	46bd      	mov	sp, r7
 8011822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011826:	4770      	bx	lr

08011828 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8011828:	b580      	push	{r7, lr}
 801182a:	b084      	sub	sp, #16
 801182c:	af00      	add	r7, sp, #0
 801182e:	6078      	str	r0, [r7, #4]
 8011830:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8011836:	68fb      	ldr	r3, [r7, #12]
 8011838:	2b00      	cmp	r3, #0
 801183a:	d10a      	bne.n	8011852 <xQueueGenericReset+0x2a>
	__asm volatile
 801183c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011840:	f383 8811 	msr	BASEPRI, r3
 8011844:	f3bf 8f6f 	isb	sy
 8011848:	f3bf 8f4f 	dsb	sy
 801184c:	60bb      	str	r3, [r7, #8]
}
 801184e:	bf00      	nop
 8011850:	e7fe      	b.n	8011850 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8011852:	f002 fa17 	bl	8013c84 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011856:	68fb      	ldr	r3, [r7, #12]
 8011858:	681a      	ldr	r2, [r3, #0]
 801185a:	68fb      	ldr	r3, [r7, #12]
 801185c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801185e:	68f9      	ldr	r1, [r7, #12]
 8011860:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8011862:	fb01 f303 	mul.w	r3, r1, r3
 8011866:	441a      	add	r2, r3
 8011868:	68fb      	ldr	r3, [r7, #12]
 801186a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801186c:	68fb      	ldr	r3, [r7, #12]
 801186e:	2200      	movs	r2, #0
 8011870:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8011872:	68fb      	ldr	r3, [r7, #12]
 8011874:	681a      	ldr	r2, [r3, #0]
 8011876:	68fb      	ldr	r3, [r7, #12]
 8011878:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801187a:	68fb      	ldr	r3, [r7, #12]
 801187c:	681a      	ldr	r2, [r3, #0]
 801187e:	68fb      	ldr	r3, [r7, #12]
 8011880:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011882:	3b01      	subs	r3, #1
 8011884:	68f9      	ldr	r1, [r7, #12]
 8011886:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8011888:	fb01 f303 	mul.w	r3, r1, r3
 801188c:	441a      	add	r2, r3
 801188e:	68fb      	ldr	r3, [r7, #12]
 8011890:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8011892:	68fb      	ldr	r3, [r7, #12]
 8011894:	22ff      	movs	r2, #255	; 0xff
 8011896:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801189a:	68fb      	ldr	r3, [r7, #12]
 801189c:	22ff      	movs	r2, #255	; 0xff
 801189e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80118a2:	683b      	ldr	r3, [r7, #0]
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	d114      	bne.n	80118d2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80118a8:	68fb      	ldr	r3, [r7, #12]
 80118aa:	691b      	ldr	r3, [r3, #16]
 80118ac:	2b00      	cmp	r3, #0
 80118ae:	d01a      	beq.n	80118e6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80118b0:	68fb      	ldr	r3, [r7, #12]
 80118b2:	3310      	adds	r3, #16
 80118b4:	4618      	mov	r0, r3
 80118b6:	f001 fa35 	bl	8012d24 <xTaskRemoveFromEventList>
 80118ba:	4603      	mov	r3, r0
 80118bc:	2b00      	cmp	r3, #0
 80118be:	d012      	beq.n	80118e6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80118c0:	4b0c      	ldr	r3, [pc, #48]	; (80118f4 <xQueueGenericReset+0xcc>)
 80118c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80118c6:	601a      	str	r2, [r3, #0]
 80118c8:	f3bf 8f4f 	dsb	sy
 80118cc:	f3bf 8f6f 	isb	sy
 80118d0:	e009      	b.n	80118e6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80118d2:	68fb      	ldr	r3, [r7, #12]
 80118d4:	3310      	adds	r3, #16
 80118d6:	4618      	mov	r0, r3
 80118d8:	f7ff fef2 	bl	80116c0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80118dc:	68fb      	ldr	r3, [r7, #12]
 80118de:	3324      	adds	r3, #36	; 0x24
 80118e0:	4618      	mov	r0, r3
 80118e2:	f7ff feed 	bl	80116c0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80118e6:	f002 f9fd 	bl	8013ce4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80118ea:	2301      	movs	r3, #1
}
 80118ec:	4618      	mov	r0, r3
 80118ee:	3710      	adds	r7, #16
 80118f0:	46bd      	mov	sp, r7
 80118f2:	bd80      	pop	{r7, pc}
 80118f4:	e000ed04 	.word	0xe000ed04

080118f8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80118f8:	b580      	push	{r7, lr}
 80118fa:	b08e      	sub	sp, #56	; 0x38
 80118fc:	af02      	add	r7, sp, #8
 80118fe:	60f8      	str	r0, [r7, #12]
 8011900:	60b9      	str	r1, [r7, #8]
 8011902:	607a      	str	r2, [r7, #4]
 8011904:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011906:	68fb      	ldr	r3, [r7, #12]
 8011908:	2b00      	cmp	r3, #0
 801190a:	d10a      	bne.n	8011922 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 801190c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011910:	f383 8811 	msr	BASEPRI, r3
 8011914:	f3bf 8f6f 	isb	sy
 8011918:	f3bf 8f4f 	dsb	sy
 801191c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 801191e:	bf00      	nop
 8011920:	e7fe      	b.n	8011920 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8011922:	683b      	ldr	r3, [r7, #0]
 8011924:	2b00      	cmp	r3, #0
 8011926:	d10a      	bne.n	801193e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8011928:	f04f 0350 	mov.w	r3, #80	; 0x50
 801192c:	f383 8811 	msr	BASEPRI, r3
 8011930:	f3bf 8f6f 	isb	sy
 8011934:	f3bf 8f4f 	dsb	sy
 8011938:	627b      	str	r3, [r7, #36]	; 0x24
}
 801193a:	bf00      	nop
 801193c:	e7fe      	b.n	801193c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	2b00      	cmp	r3, #0
 8011942:	d002      	beq.n	801194a <xQueueGenericCreateStatic+0x52>
 8011944:	68bb      	ldr	r3, [r7, #8]
 8011946:	2b00      	cmp	r3, #0
 8011948:	d001      	beq.n	801194e <xQueueGenericCreateStatic+0x56>
 801194a:	2301      	movs	r3, #1
 801194c:	e000      	b.n	8011950 <xQueueGenericCreateStatic+0x58>
 801194e:	2300      	movs	r3, #0
 8011950:	2b00      	cmp	r3, #0
 8011952:	d10a      	bne.n	801196a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8011954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011958:	f383 8811 	msr	BASEPRI, r3
 801195c:	f3bf 8f6f 	isb	sy
 8011960:	f3bf 8f4f 	dsb	sy
 8011964:	623b      	str	r3, [r7, #32]
}
 8011966:	bf00      	nop
 8011968:	e7fe      	b.n	8011968 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	2b00      	cmp	r3, #0
 801196e:	d102      	bne.n	8011976 <xQueueGenericCreateStatic+0x7e>
 8011970:	68bb      	ldr	r3, [r7, #8]
 8011972:	2b00      	cmp	r3, #0
 8011974:	d101      	bne.n	801197a <xQueueGenericCreateStatic+0x82>
 8011976:	2301      	movs	r3, #1
 8011978:	e000      	b.n	801197c <xQueueGenericCreateStatic+0x84>
 801197a:	2300      	movs	r3, #0
 801197c:	2b00      	cmp	r3, #0
 801197e:	d10a      	bne.n	8011996 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8011980:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011984:	f383 8811 	msr	BASEPRI, r3
 8011988:	f3bf 8f6f 	isb	sy
 801198c:	f3bf 8f4f 	dsb	sy
 8011990:	61fb      	str	r3, [r7, #28]
}
 8011992:	bf00      	nop
 8011994:	e7fe      	b.n	8011994 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8011996:	2350      	movs	r3, #80	; 0x50
 8011998:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801199a:	697b      	ldr	r3, [r7, #20]
 801199c:	2b50      	cmp	r3, #80	; 0x50
 801199e:	d00a      	beq.n	80119b6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80119a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119a4:	f383 8811 	msr	BASEPRI, r3
 80119a8:	f3bf 8f6f 	isb	sy
 80119ac:	f3bf 8f4f 	dsb	sy
 80119b0:	61bb      	str	r3, [r7, #24]
}
 80119b2:	bf00      	nop
 80119b4:	e7fe      	b.n	80119b4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80119b6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80119b8:	683b      	ldr	r3, [r7, #0]
 80119ba:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80119bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119be:	2b00      	cmp	r3, #0
 80119c0:	d00d      	beq.n	80119de <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80119c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119c4:	2201      	movs	r2, #1
 80119c6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80119ca:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80119ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119d0:	9300      	str	r3, [sp, #0]
 80119d2:	4613      	mov	r3, r2
 80119d4:	687a      	ldr	r2, [r7, #4]
 80119d6:	68b9      	ldr	r1, [r7, #8]
 80119d8:	68f8      	ldr	r0, [r7, #12]
 80119da:	f000 f83f 	bl	8011a5c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80119de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80119e0:	4618      	mov	r0, r3
 80119e2:	3730      	adds	r7, #48	; 0x30
 80119e4:	46bd      	mov	sp, r7
 80119e6:	bd80      	pop	{r7, pc}

080119e8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80119e8:	b580      	push	{r7, lr}
 80119ea:	b08a      	sub	sp, #40	; 0x28
 80119ec:	af02      	add	r7, sp, #8
 80119ee:	60f8      	str	r0, [r7, #12]
 80119f0:	60b9      	str	r1, [r7, #8]
 80119f2:	4613      	mov	r3, r2
 80119f4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80119f6:	68fb      	ldr	r3, [r7, #12]
 80119f8:	2b00      	cmp	r3, #0
 80119fa:	d10a      	bne.n	8011a12 <xQueueGenericCreate+0x2a>
	__asm volatile
 80119fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a00:	f383 8811 	msr	BASEPRI, r3
 8011a04:	f3bf 8f6f 	isb	sy
 8011a08:	f3bf 8f4f 	dsb	sy
 8011a0c:	613b      	str	r3, [r7, #16]
}
 8011a0e:	bf00      	nop
 8011a10:	e7fe      	b.n	8011a10 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011a12:	68fb      	ldr	r3, [r7, #12]
 8011a14:	68ba      	ldr	r2, [r7, #8]
 8011a16:	fb02 f303 	mul.w	r3, r2, r3
 8011a1a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8011a1c:	69fb      	ldr	r3, [r7, #28]
 8011a1e:	3350      	adds	r3, #80	; 0x50
 8011a20:	4618      	mov	r0, r3
 8011a22:	f002 fa51 	bl	8013ec8 <pvPortMalloc>
 8011a26:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8011a28:	69bb      	ldr	r3, [r7, #24]
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	d011      	beq.n	8011a52 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8011a2e:	69bb      	ldr	r3, [r7, #24]
 8011a30:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011a32:	697b      	ldr	r3, [r7, #20]
 8011a34:	3350      	adds	r3, #80	; 0x50
 8011a36:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8011a38:	69bb      	ldr	r3, [r7, #24]
 8011a3a:	2200      	movs	r2, #0
 8011a3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011a40:	79fa      	ldrb	r2, [r7, #7]
 8011a42:	69bb      	ldr	r3, [r7, #24]
 8011a44:	9300      	str	r3, [sp, #0]
 8011a46:	4613      	mov	r3, r2
 8011a48:	697a      	ldr	r2, [r7, #20]
 8011a4a:	68b9      	ldr	r1, [r7, #8]
 8011a4c:	68f8      	ldr	r0, [r7, #12]
 8011a4e:	f000 f805 	bl	8011a5c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011a52:	69bb      	ldr	r3, [r7, #24]
	}
 8011a54:	4618      	mov	r0, r3
 8011a56:	3720      	adds	r7, #32
 8011a58:	46bd      	mov	sp, r7
 8011a5a:	bd80      	pop	{r7, pc}

08011a5c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8011a5c:	b580      	push	{r7, lr}
 8011a5e:	b084      	sub	sp, #16
 8011a60:	af00      	add	r7, sp, #0
 8011a62:	60f8      	str	r0, [r7, #12]
 8011a64:	60b9      	str	r1, [r7, #8]
 8011a66:	607a      	str	r2, [r7, #4]
 8011a68:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8011a6a:	68bb      	ldr	r3, [r7, #8]
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	d103      	bne.n	8011a78 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011a70:	69bb      	ldr	r3, [r7, #24]
 8011a72:	69ba      	ldr	r2, [r7, #24]
 8011a74:	601a      	str	r2, [r3, #0]
 8011a76:	e002      	b.n	8011a7e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8011a78:	69bb      	ldr	r3, [r7, #24]
 8011a7a:	687a      	ldr	r2, [r7, #4]
 8011a7c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8011a7e:	69bb      	ldr	r3, [r7, #24]
 8011a80:	68fa      	ldr	r2, [r7, #12]
 8011a82:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8011a84:	69bb      	ldr	r3, [r7, #24]
 8011a86:	68ba      	ldr	r2, [r7, #8]
 8011a88:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8011a8a:	2101      	movs	r1, #1
 8011a8c:	69b8      	ldr	r0, [r7, #24]
 8011a8e:	f7ff fecb 	bl	8011828 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8011a92:	69bb      	ldr	r3, [r7, #24]
 8011a94:	78fa      	ldrb	r2, [r7, #3]
 8011a96:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8011a9a:	bf00      	nop
 8011a9c:	3710      	adds	r7, #16
 8011a9e:	46bd      	mov	sp, r7
 8011aa0:	bd80      	pop	{r7, pc}
	...

08011aa4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8011aa4:	b580      	push	{r7, lr}
 8011aa6:	b08e      	sub	sp, #56	; 0x38
 8011aa8:	af00      	add	r7, sp, #0
 8011aaa:	60f8      	str	r0, [r7, #12]
 8011aac:	60b9      	str	r1, [r7, #8]
 8011aae:	607a      	str	r2, [r7, #4]
 8011ab0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8011ab2:	2300      	movs	r3, #0
 8011ab4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011ab6:	68fb      	ldr	r3, [r7, #12]
 8011ab8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8011aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011abc:	2b00      	cmp	r3, #0
 8011abe:	d10a      	bne.n	8011ad6 <xQueueGenericSend+0x32>
	__asm volatile
 8011ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ac4:	f383 8811 	msr	BASEPRI, r3
 8011ac8:	f3bf 8f6f 	isb	sy
 8011acc:	f3bf 8f4f 	dsb	sy
 8011ad0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8011ad2:	bf00      	nop
 8011ad4:	e7fe      	b.n	8011ad4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011ad6:	68bb      	ldr	r3, [r7, #8]
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	d103      	bne.n	8011ae4 <xQueueGenericSend+0x40>
 8011adc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	d101      	bne.n	8011ae8 <xQueueGenericSend+0x44>
 8011ae4:	2301      	movs	r3, #1
 8011ae6:	e000      	b.n	8011aea <xQueueGenericSend+0x46>
 8011ae8:	2300      	movs	r3, #0
 8011aea:	2b00      	cmp	r3, #0
 8011aec:	d10a      	bne.n	8011b04 <xQueueGenericSend+0x60>
	__asm volatile
 8011aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011af2:	f383 8811 	msr	BASEPRI, r3
 8011af6:	f3bf 8f6f 	isb	sy
 8011afa:	f3bf 8f4f 	dsb	sy
 8011afe:	627b      	str	r3, [r7, #36]	; 0x24
}
 8011b00:	bf00      	nop
 8011b02:	e7fe      	b.n	8011b02 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011b04:	683b      	ldr	r3, [r7, #0]
 8011b06:	2b02      	cmp	r3, #2
 8011b08:	d103      	bne.n	8011b12 <xQueueGenericSend+0x6e>
 8011b0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011b0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011b0e:	2b01      	cmp	r3, #1
 8011b10:	d101      	bne.n	8011b16 <xQueueGenericSend+0x72>
 8011b12:	2301      	movs	r3, #1
 8011b14:	e000      	b.n	8011b18 <xQueueGenericSend+0x74>
 8011b16:	2300      	movs	r3, #0
 8011b18:	2b00      	cmp	r3, #0
 8011b1a:	d10a      	bne.n	8011b32 <xQueueGenericSend+0x8e>
	__asm volatile
 8011b1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b20:	f383 8811 	msr	BASEPRI, r3
 8011b24:	f3bf 8f6f 	isb	sy
 8011b28:	f3bf 8f4f 	dsb	sy
 8011b2c:	623b      	str	r3, [r7, #32]
}
 8011b2e:	bf00      	nop
 8011b30:	e7fe      	b.n	8011b30 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011b32:	f001 fb17 	bl	8013164 <xTaskGetSchedulerState>
 8011b36:	4603      	mov	r3, r0
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	d102      	bne.n	8011b42 <xQueueGenericSend+0x9e>
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	2b00      	cmp	r3, #0
 8011b40:	d101      	bne.n	8011b46 <xQueueGenericSend+0xa2>
 8011b42:	2301      	movs	r3, #1
 8011b44:	e000      	b.n	8011b48 <xQueueGenericSend+0xa4>
 8011b46:	2300      	movs	r3, #0
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	d10a      	bne.n	8011b62 <xQueueGenericSend+0xbe>
	__asm volatile
 8011b4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b50:	f383 8811 	msr	BASEPRI, r3
 8011b54:	f3bf 8f6f 	isb	sy
 8011b58:	f3bf 8f4f 	dsb	sy
 8011b5c:	61fb      	str	r3, [r7, #28]
}
 8011b5e:	bf00      	nop
 8011b60:	e7fe      	b.n	8011b60 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011b62:	f002 f88f 	bl	8013c84 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011b66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011b68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011b6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011b6e:	429a      	cmp	r2, r3
 8011b70:	d302      	bcc.n	8011b78 <xQueueGenericSend+0xd4>
 8011b72:	683b      	ldr	r3, [r7, #0]
 8011b74:	2b02      	cmp	r3, #2
 8011b76:	d129      	bne.n	8011bcc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011b78:	683a      	ldr	r2, [r7, #0]
 8011b7a:	68b9      	ldr	r1, [r7, #8]
 8011b7c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011b7e:	f000 fac7 	bl	8012110 <prvCopyDataToQueue>
 8011b82:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011b84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011b88:	2b00      	cmp	r3, #0
 8011b8a:	d010      	beq.n	8011bae <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011b8e:	3324      	adds	r3, #36	; 0x24
 8011b90:	4618      	mov	r0, r3
 8011b92:	f001 f8c7 	bl	8012d24 <xTaskRemoveFromEventList>
 8011b96:	4603      	mov	r3, r0
 8011b98:	2b00      	cmp	r3, #0
 8011b9a:	d013      	beq.n	8011bc4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8011b9c:	4b3f      	ldr	r3, [pc, #252]	; (8011c9c <xQueueGenericSend+0x1f8>)
 8011b9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011ba2:	601a      	str	r2, [r3, #0]
 8011ba4:	f3bf 8f4f 	dsb	sy
 8011ba8:	f3bf 8f6f 	isb	sy
 8011bac:	e00a      	b.n	8011bc4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8011bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bb0:	2b00      	cmp	r3, #0
 8011bb2:	d007      	beq.n	8011bc4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8011bb4:	4b39      	ldr	r3, [pc, #228]	; (8011c9c <xQueueGenericSend+0x1f8>)
 8011bb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011bba:	601a      	str	r2, [r3, #0]
 8011bbc:	f3bf 8f4f 	dsb	sy
 8011bc0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8011bc4:	f002 f88e 	bl	8013ce4 <vPortExitCritical>
				return pdPASS;
 8011bc8:	2301      	movs	r3, #1
 8011bca:	e063      	b.n	8011c94 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011bcc:	687b      	ldr	r3, [r7, #4]
 8011bce:	2b00      	cmp	r3, #0
 8011bd0:	d103      	bne.n	8011bda <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011bd2:	f002 f887 	bl	8013ce4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8011bd6:	2300      	movs	r3, #0
 8011bd8:	e05c      	b.n	8011c94 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011bda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011bdc:	2b00      	cmp	r3, #0
 8011bde:	d106      	bne.n	8011bee <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011be0:	f107 0314 	add.w	r3, r7, #20
 8011be4:	4618      	mov	r0, r3
 8011be6:	f001 f963 	bl	8012eb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011bea:	2301      	movs	r3, #1
 8011bec:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011bee:	f002 f879 	bl	8013ce4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011bf2:	f000 fe37 	bl	8012864 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011bf6:	f002 f845 	bl	8013c84 <vPortEnterCritical>
 8011bfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011bfc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011c00:	b25b      	sxtb	r3, r3
 8011c02:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011c06:	d103      	bne.n	8011c10 <xQueueGenericSend+0x16c>
 8011c08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c0a:	2200      	movs	r2, #0
 8011c0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8011c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011c16:	b25b      	sxtb	r3, r3
 8011c18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011c1c:	d103      	bne.n	8011c26 <xQueueGenericSend+0x182>
 8011c1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c20:	2200      	movs	r2, #0
 8011c22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8011c26:	f002 f85d 	bl	8013ce4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011c2a:	1d3a      	adds	r2, r7, #4
 8011c2c:	f107 0314 	add.w	r3, r7, #20
 8011c30:	4611      	mov	r1, r2
 8011c32:	4618      	mov	r0, r3
 8011c34:	f001 f952 	bl	8012edc <xTaskCheckForTimeOut>
 8011c38:	4603      	mov	r3, r0
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	d124      	bne.n	8011c88 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8011c3e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011c40:	f000 fb5e 	bl	8012300 <prvIsQueueFull>
 8011c44:	4603      	mov	r3, r0
 8011c46:	2b00      	cmp	r3, #0
 8011c48:	d018      	beq.n	8011c7c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8011c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c4c:	3310      	adds	r3, #16
 8011c4e:	687a      	ldr	r2, [r7, #4]
 8011c50:	4611      	mov	r1, r2
 8011c52:	4618      	mov	r0, r3
 8011c54:	f000 ffda 	bl	8012c0c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8011c58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011c5a:	f000 fae9 	bl	8012230 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8011c5e:	f000 fe0f 	bl	8012880 <xTaskResumeAll>
 8011c62:	4603      	mov	r3, r0
 8011c64:	2b00      	cmp	r3, #0
 8011c66:	f47f af7c 	bne.w	8011b62 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8011c6a:	4b0c      	ldr	r3, [pc, #48]	; (8011c9c <xQueueGenericSend+0x1f8>)
 8011c6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011c70:	601a      	str	r2, [r3, #0]
 8011c72:	f3bf 8f4f 	dsb	sy
 8011c76:	f3bf 8f6f 	isb	sy
 8011c7a:	e772      	b.n	8011b62 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8011c7c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011c7e:	f000 fad7 	bl	8012230 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011c82:	f000 fdfd 	bl	8012880 <xTaskResumeAll>
 8011c86:	e76c      	b.n	8011b62 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8011c88:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011c8a:	f000 fad1 	bl	8012230 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011c8e:	f000 fdf7 	bl	8012880 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8011c92:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8011c94:	4618      	mov	r0, r3
 8011c96:	3738      	adds	r7, #56	; 0x38
 8011c98:	46bd      	mov	sp, r7
 8011c9a:	bd80      	pop	{r7, pc}
 8011c9c:	e000ed04 	.word	0xe000ed04

08011ca0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8011ca0:	b580      	push	{r7, lr}
 8011ca2:	b090      	sub	sp, #64	; 0x40
 8011ca4:	af00      	add	r7, sp, #0
 8011ca6:	60f8      	str	r0, [r7, #12]
 8011ca8:	60b9      	str	r1, [r7, #8]
 8011caa:	607a      	str	r2, [r7, #4]
 8011cac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011cae:	68fb      	ldr	r3, [r7, #12]
 8011cb0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8011cb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011cb4:	2b00      	cmp	r3, #0
 8011cb6:	d10a      	bne.n	8011cce <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8011cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011cbc:	f383 8811 	msr	BASEPRI, r3
 8011cc0:	f3bf 8f6f 	isb	sy
 8011cc4:	f3bf 8f4f 	dsb	sy
 8011cc8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8011cca:	bf00      	nop
 8011ccc:	e7fe      	b.n	8011ccc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011cce:	68bb      	ldr	r3, [r7, #8]
 8011cd0:	2b00      	cmp	r3, #0
 8011cd2:	d103      	bne.n	8011cdc <xQueueGenericSendFromISR+0x3c>
 8011cd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011cd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011cd8:	2b00      	cmp	r3, #0
 8011cda:	d101      	bne.n	8011ce0 <xQueueGenericSendFromISR+0x40>
 8011cdc:	2301      	movs	r3, #1
 8011cde:	e000      	b.n	8011ce2 <xQueueGenericSendFromISR+0x42>
 8011ce0:	2300      	movs	r3, #0
 8011ce2:	2b00      	cmp	r3, #0
 8011ce4:	d10a      	bne.n	8011cfc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8011ce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011cea:	f383 8811 	msr	BASEPRI, r3
 8011cee:	f3bf 8f6f 	isb	sy
 8011cf2:	f3bf 8f4f 	dsb	sy
 8011cf6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8011cf8:	bf00      	nop
 8011cfa:	e7fe      	b.n	8011cfa <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011cfc:	683b      	ldr	r3, [r7, #0]
 8011cfe:	2b02      	cmp	r3, #2
 8011d00:	d103      	bne.n	8011d0a <xQueueGenericSendFromISR+0x6a>
 8011d02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011d06:	2b01      	cmp	r3, #1
 8011d08:	d101      	bne.n	8011d0e <xQueueGenericSendFromISR+0x6e>
 8011d0a:	2301      	movs	r3, #1
 8011d0c:	e000      	b.n	8011d10 <xQueueGenericSendFromISR+0x70>
 8011d0e:	2300      	movs	r3, #0
 8011d10:	2b00      	cmp	r3, #0
 8011d12:	d10a      	bne.n	8011d2a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8011d14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d18:	f383 8811 	msr	BASEPRI, r3
 8011d1c:	f3bf 8f6f 	isb	sy
 8011d20:	f3bf 8f4f 	dsb	sy
 8011d24:	623b      	str	r3, [r7, #32]
}
 8011d26:	bf00      	nop
 8011d28:	e7fe      	b.n	8011d28 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011d2a:	f002 f88d 	bl	8013e48 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8011d2e:	f3ef 8211 	mrs	r2, BASEPRI
 8011d32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d36:	f383 8811 	msr	BASEPRI, r3
 8011d3a:	f3bf 8f6f 	isb	sy
 8011d3e:	f3bf 8f4f 	dsb	sy
 8011d42:	61fa      	str	r2, [r7, #28]
 8011d44:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8011d46:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011d48:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011d4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011d4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011d52:	429a      	cmp	r2, r3
 8011d54:	d302      	bcc.n	8011d5c <xQueueGenericSendFromISR+0xbc>
 8011d56:	683b      	ldr	r3, [r7, #0]
 8011d58:	2b02      	cmp	r3, #2
 8011d5a:	d12f      	bne.n	8011dbc <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011d5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d5e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011d62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011d66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011d6a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011d6c:	683a      	ldr	r2, [r7, #0]
 8011d6e:	68b9      	ldr	r1, [r7, #8]
 8011d70:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011d72:	f000 f9cd 	bl	8012110 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8011d76:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8011d7a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011d7e:	d112      	bne.n	8011da6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011d80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011d84:	2b00      	cmp	r3, #0
 8011d86:	d016      	beq.n	8011db6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011d88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d8a:	3324      	adds	r3, #36	; 0x24
 8011d8c:	4618      	mov	r0, r3
 8011d8e:	f000 ffc9 	bl	8012d24 <xTaskRemoveFromEventList>
 8011d92:	4603      	mov	r3, r0
 8011d94:	2b00      	cmp	r3, #0
 8011d96:	d00e      	beq.n	8011db6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011d98:	687b      	ldr	r3, [r7, #4]
 8011d9a:	2b00      	cmp	r3, #0
 8011d9c:	d00b      	beq.n	8011db6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011d9e:	687b      	ldr	r3, [r7, #4]
 8011da0:	2201      	movs	r2, #1
 8011da2:	601a      	str	r2, [r3, #0]
 8011da4:	e007      	b.n	8011db6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011da6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8011daa:	3301      	adds	r3, #1
 8011dac:	b2db      	uxtb	r3, r3
 8011dae:	b25a      	sxtb	r2, r3
 8011db0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011db2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8011db6:	2301      	movs	r3, #1
 8011db8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8011dba:	e001      	b.n	8011dc0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8011dbc:	2300      	movs	r3, #0
 8011dbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011dc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011dc2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8011dc4:	697b      	ldr	r3, [r7, #20]
 8011dc6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8011dca:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011dcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8011dce:	4618      	mov	r0, r3
 8011dd0:	3740      	adds	r7, #64	; 0x40
 8011dd2:	46bd      	mov	sp, r7
 8011dd4:	bd80      	pop	{r7, pc}
	...

08011dd8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8011dd8:	b580      	push	{r7, lr}
 8011dda:	b08c      	sub	sp, #48	; 0x30
 8011ddc:	af00      	add	r7, sp, #0
 8011dde:	60f8      	str	r0, [r7, #12]
 8011de0:	60b9      	str	r1, [r7, #8]
 8011de2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8011de4:	2300      	movs	r3, #0
 8011de6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011de8:	68fb      	ldr	r3, [r7, #12]
 8011dea:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d10a      	bne.n	8011e08 <xQueueReceive+0x30>
	__asm volatile
 8011df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011df6:	f383 8811 	msr	BASEPRI, r3
 8011dfa:	f3bf 8f6f 	isb	sy
 8011dfe:	f3bf 8f4f 	dsb	sy
 8011e02:	623b      	str	r3, [r7, #32]
}
 8011e04:	bf00      	nop
 8011e06:	e7fe      	b.n	8011e06 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011e08:	68bb      	ldr	r3, [r7, #8]
 8011e0a:	2b00      	cmp	r3, #0
 8011e0c:	d103      	bne.n	8011e16 <xQueueReceive+0x3e>
 8011e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011e12:	2b00      	cmp	r3, #0
 8011e14:	d101      	bne.n	8011e1a <xQueueReceive+0x42>
 8011e16:	2301      	movs	r3, #1
 8011e18:	e000      	b.n	8011e1c <xQueueReceive+0x44>
 8011e1a:	2300      	movs	r3, #0
 8011e1c:	2b00      	cmp	r3, #0
 8011e1e:	d10a      	bne.n	8011e36 <xQueueReceive+0x5e>
	__asm volatile
 8011e20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e24:	f383 8811 	msr	BASEPRI, r3
 8011e28:	f3bf 8f6f 	isb	sy
 8011e2c:	f3bf 8f4f 	dsb	sy
 8011e30:	61fb      	str	r3, [r7, #28]
}
 8011e32:	bf00      	nop
 8011e34:	e7fe      	b.n	8011e34 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011e36:	f001 f995 	bl	8013164 <xTaskGetSchedulerState>
 8011e3a:	4603      	mov	r3, r0
 8011e3c:	2b00      	cmp	r3, #0
 8011e3e:	d102      	bne.n	8011e46 <xQueueReceive+0x6e>
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	2b00      	cmp	r3, #0
 8011e44:	d101      	bne.n	8011e4a <xQueueReceive+0x72>
 8011e46:	2301      	movs	r3, #1
 8011e48:	e000      	b.n	8011e4c <xQueueReceive+0x74>
 8011e4a:	2300      	movs	r3, #0
 8011e4c:	2b00      	cmp	r3, #0
 8011e4e:	d10a      	bne.n	8011e66 <xQueueReceive+0x8e>
	__asm volatile
 8011e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e54:	f383 8811 	msr	BASEPRI, r3
 8011e58:	f3bf 8f6f 	isb	sy
 8011e5c:	f3bf 8f4f 	dsb	sy
 8011e60:	61bb      	str	r3, [r7, #24]
}
 8011e62:	bf00      	nop
 8011e64:	e7fe      	b.n	8011e64 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011e66:	f001 ff0d 	bl	8013c84 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011e6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011e6e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d01f      	beq.n	8011eb6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011e76:	68b9      	ldr	r1, [r7, #8]
 8011e78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011e7a:	f000 f9b3 	bl	80121e4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e80:	1e5a      	subs	r2, r3, #1
 8011e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e84:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011e86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e88:	691b      	ldr	r3, [r3, #16]
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d00f      	beq.n	8011eae <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011e8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e90:	3310      	adds	r3, #16
 8011e92:	4618      	mov	r0, r3
 8011e94:	f000 ff46 	bl	8012d24 <xTaskRemoveFromEventList>
 8011e98:	4603      	mov	r3, r0
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	d007      	beq.n	8011eae <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011e9e:	4b3d      	ldr	r3, [pc, #244]	; (8011f94 <xQueueReceive+0x1bc>)
 8011ea0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011ea4:	601a      	str	r2, [r3, #0]
 8011ea6:	f3bf 8f4f 	dsb	sy
 8011eaa:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011eae:	f001 ff19 	bl	8013ce4 <vPortExitCritical>
				return pdPASS;
 8011eb2:	2301      	movs	r3, #1
 8011eb4:	e069      	b.n	8011f8a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011eb6:	687b      	ldr	r3, [r7, #4]
 8011eb8:	2b00      	cmp	r3, #0
 8011eba:	d103      	bne.n	8011ec4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011ebc:	f001 ff12 	bl	8013ce4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011ec0:	2300      	movs	r3, #0
 8011ec2:	e062      	b.n	8011f8a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011ec4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ec6:	2b00      	cmp	r3, #0
 8011ec8:	d106      	bne.n	8011ed8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011eca:	f107 0310 	add.w	r3, r7, #16
 8011ece:	4618      	mov	r0, r3
 8011ed0:	f000 ffee 	bl	8012eb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011ed4:	2301      	movs	r3, #1
 8011ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011ed8:	f001 ff04 	bl	8013ce4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011edc:	f000 fcc2 	bl	8012864 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011ee0:	f001 fed0 	bl	8013c84 <vPortEnterCritical>
 8011ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ee6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011eea:	b25b      	sxtb	r3, r3
 8011eec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011ef0:	d103      	bne.n	8011efa <xQueueReceive+0x122>
 8011ef2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ef4:	2200      	movs	r2, #0
 8011ef6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8011efa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011efc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011f00:	b25b      	sxtb	r3, r3
 8011f02:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011f06:	d103      	bne.n	8011f10 <xQueueReceive+0x138>
 8011f08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011f0a:	2200      	movs	r2, #0
 8011f0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8011f10:	f001 fee8 	bl	8013ce4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011f14:	1d3a      	adds	r2, r7, #4
 8011f16:	f107 0310 	add.w	r3, r7, #16
 8011f1a:	4611      	mov	r1, r2
 8011f1c:	4618      	mov	r0, r3
 8011f1e:	f000 ffdd 	bl	8012edc <xTaskCheckForTimeOut>
 8011f22:	4603      	mov	r3, r0
 8011f24:	2b00      	cmp	r3, #0
 8011f26:	d123      	bne.n	8011f70 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011f28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011f2a:	f000 f9d3 	bl	80122d4 <prvIsQueueEmpty>
 8011f2e:	4603      	mov	r3, r0
 8011f30:	2b00      	cmp	r3, #0
 8011f32:	d017      	beq.n	8011f64 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011f36:	3324      	adds	r3, #36	; 0x24
 8011f38:	687a      	ldr	r2, [r7, #4]
 8011f3a:	4611      	mov	r1, r2
 8011f3c:	4618      	mov	r0, r3
 8011f3e:	f000 fe65 	bl	8012c0c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011f42:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011f44:	f000 f974 	bl	8012230 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011f48:	f000 fc9a 	bl	8012880 <xTaskResumeAll>
 8011f4c:	4603      	mov	r3, r0
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	d189      	bne.n	8011e66 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8011f52:	4b10      	ldr	r3, [pc, #64]	; (8011f94 <xQueueReceive+0x1bc>)
 8011f54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011f58:	601a      	str	r2, [r3, #0]
 8011f5a:	f3bf 8f4f 	dsb	sy
 8011f5e:	f3bf 8f6f 	isb	sy
 8011f62:	e780      	b.n	8011e66 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8011f64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011f66:	f000 f963 	bl	8012230 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011f6a:	f000 fc89 	bl	8012880 <xTaskResumeAll>
 8011f6e:	e77a      	b.n	8011e66 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8011f70:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011f72:	f000 f95d 	bl	8012230 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011f76:	f000 fc83 	bl	8012880 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011f7a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011f7c:	f000 f9aa 	bl	80122d4 <prvIsQueueEmpty>
 8011f80:	4603      	mov	r3, r0
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	f43f af6f 	beq.w	8011e66 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011f88:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011f8a:	4618      	mov	r0, r3
 8011f8c:	3730      	adds	r7, #48	; 0x30
 8011f8e:	46bd      	mov	sp, r7
 8011f90:	bd80      	pop	{r7, pc}
 8011f92:	bf00      	nop
 8011f94:	e000ed04 	.word	0xe000ed04

08011f98 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8011f98:	b580      	push	{r7, lr}
 8011f9a:	b08e      	sub	sp, #56	; 0x38
 8011f9c:	af00      	add	r7, sp, #0
 8011f9e:	60f8      	str	r0, [r7, #12]
 8011fa0:	60b9      	str	r1, [r7, #8]
 8011fa2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011fa4:	68fb      	ldr	r3, [r7, #12]
 8011fa6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8011fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011faa:	2b00      	cmp	r3, #0
 8011fac:	d10a      	bne.n	8011fc4 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8011fae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fb2:	f383 8811 	msr	BASEPRI, r3
 8011fb6:	f3bf 8f6f 	isb	sy
 8011fba:	f3bf 8f4f 	dsb	sy
 8011fbe:	623b      	str	r3, [r7, #32]
}
 8011fc0:	bf00      	nop
 8011fc2:	e7fe      	b.n	8011fc2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011fc4:	68bb      	ldr	r3, [r7, #8]
 8011fc6:	2b00      	cmp	r3, #0
 8011fc8:	d103      	bne.n	8011fd2 <xQueueReceiveFromISR+0x3a>
 8011fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011fce:	2b00      	cmp	r3, #0
 8011fd0:	d101      	bne.n	8011fd6 <xQueueReceiveFromISR+0x3e>
 8011fd2:	2301      	movs	r3, #1
 8011fd4:	e000      	b.n	8011fd8 <xQueueReceiveFromISR+0x40>
 8011fd6:	2300      	movs	r3, #0
 8011fd8:	2b00      	cmp	r3, #0
 8011fda:	d10a      	bne.n	8011ff2 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8011fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fe0:	f383 8811 	msr	BASEPRI, r3
 8011fe4:	f3bf 8f6f 	isb	sy
 8011fe8:	f3bf 8f4f 	dsb	sy
 8011fec:	61fb      	str	r3, [r7, #28]
}
 8011fee:	bf00      	nop
 8011ff0:	e7fe      	b.n	8011ff0 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011ff2:	f001 ff29 	bl	8013e48 <vPortValidateInterruptPriority>
	__asm volatile
 8011ff6:	f3ef 8211 	mrs	r2, BASEPRI
 8011ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ffe:	f383 8811 	msr	BASEPRI, r3
 8012002:	f3bf 8f6f 	isb	sy
 8012006:	f3bf 8f4f 	dsb	sy
 801200a:	61ba      	str	r2, [r7, #24]
 801200c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 801200e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012010:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012016:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801201a:	2b00      	cmp	r3, #0
 801201c:	d02f      	beq.n	801207e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 801201e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012020:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8012024:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012028:	68b9      	ldr	r1, [r7, #8]
 801202a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801202c:	f000 f8da 	bl	80121e4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012032:	1e5a      	subs	r2, r3, #1
 8012034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012036:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8012038:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801203c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012040:	d112      	bne.n	8012068 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012044:	691b      	ldr	r3, [r3, #16]
 8012046:	2b00      	cmp	r3, #0
 8012048:	d016      	beq.n	8012078 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801204a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801204c:	3310      	adds	r3, #16
 801204e:	4618      	mov	r0, r3
 8012050:	f000 fe68 	bl	8012d24 <xTaskRemoveFromEventList>
 8012054:	4603      	mov	r3, r0
 8012056:	2b00      	cmp	r3, #0
 8012058:	d00e      	beq.n	8012078 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801205a:	687b      	ldr	r3, [r7, #4]
 801205c:	2b00      	cmp	r3, #0
 801205e:	d00b      	beq.n	8012078 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	2201      	movs	r2, #1
 8012064:	601a      	str	r2, [r3, #0]
 8012066:	e007      	b.n	8012078 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8012068:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801206c:	3301      	adds	r3, #1
 801206e:	b2db      	uxtb	r3, r3
 8012070:	b25a      	sxtb	r2, r3
 8012072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012074:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8012078:	2301      	movs	r3, #1
 801207a:	637b      	str	r3, [r7, #52]	; 0x34
 801207c:	e001      	b.n	8012082 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 801207e:	2300      	movs	r3, #0
 8012080:	637b      	str	r3, [r7, #52]	; 0x34
 8012082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012084:	613b      	str	r3, [r7, #16]
	__asm volatile
 8012086:	693b      	ldr	r3, [r7, #16]
 8012088:	f383 8811 	msr	BASEPRI, r3
}
 801208c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801208e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8012090:	4618      	mov	r0, r3
 8012092:	3738      	adds	r7, #56	; 0x38
 8012094:	46bd      	mov	sp, r7
 8012096:	bd80      	pop	{r7, pc}

08012098 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8012098:	b580      	push	{r7, lr}
 801209a:	b084      	sub	sp, #16
 801209c:	af00      	add	r7, sp, #0
 801209e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80120a0:	687b      	ldr	r3, [r7, #4]
 80120a2:	2b00      	cmp	r3, #0
 80120a4:	d10a      	bne.n	80120bc <uxQueueMessagesWaiting+0x24>
	__asm volatile
 80120a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80120aa:	f383 8811 	msr	BASEPRI, r3
 80120ae:	f3bf 8f6f 	isb	sy
 80120b2:	f3bf 8f4f 	dsb	sy
 80120b6:	60bb      	str	r3, [r7, #8]
}
 80120b8:	bf00      	nop
 80120ba:	e7fe      	b.n	80120ba <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 80120bc:	f001 fde2 	bl	8013c84 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80120c4:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80120c6:	f001 fe0d 	bl	8013ce4 <vPortExitCritical>

	return uxReturn;
 80120ca:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80120cc:	4618      	mov	r0, r3
 80120ce:	3710      	adds	r7, #16
 80120d0:	46bd      	mov	sp, r7
 80120d2:	bd80      	pop	{r7, pc}

080120d4 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 80120d4:	b480      	push	{r7}
 80120d6:	b087      	sub	sp, #28
 80120d8:	af00      	add	r7, sp, #0
 80120da:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 80120dc:	687b      	ldr	r3, [r7, #4]
 80120de:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 80120e0:	697b      	ldr	r3, [r7, #20]
 80120e2:	2b00      	cmp	r3, #0
 80120e4:	d10a      	bne.n	80120fc <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 80120e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80120ea:	f383 8811 	msr	BASEPRI, r3
 80120ee:	f3bf 8f6f 	isb	sy
 80120f2:	f3bf 8f4f 	dsb	sy
 80120f6:	60fb      	str	r3, [r7, #12]
}
 80120f8:	bf00      	nop
 80120fa:	e7fe      	b.n	80120fa <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 80120fc:	697b      	ldr	r3, [r7, #20]
 80120fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012100:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8012102:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8012104:	4618      	mov	r0, r3
 8012106:	371c      	adds	r7, #28
 8012108:	46bd      	mov	sp, r7
 801210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801210e:	4770      	bx	lr

08012110 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8012110:	b580      	push	{r7, lr}
 8012112:	b086      	sub	sp, #24
 8012114:	af00      	add	r7, sp, #0
 8012116:	60f8      	str	r0, [r7, #12]
 8012118:	60b9      	str	r1, [r7, #8]
 801211a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801211c:	2300      	movs	r3, #0
 801211e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012120:	68fb      	ldr	r3, [r7, #12]
 8012122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012124:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8012126:	68fb      	ldr	r3, [r7, #12]
 8012128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801212a:	2b00      	cmp	r3, #0
 801212c:	d10d      	bne.n	801214a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801212e:	68fb      	ldr	r3, [r7, #12]
 8012130:	681b      	ldr	r3, [r3, #0]
 8012132:	2b00      	cmp	r3, #0
 8012134:	d14d      	bne.n	80121d2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8012136:	68fb      	ldr	r3, [r7, #12]
 8012138:	689b      	ldr	r3, [r3, #8]
 801213a:	4618      	mov	r0, r3
 801213c:	f001 f830 	bl	80131a0 <xTaskPriorityDisinherit>
 8012140:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8012142:	68fb      	ldr	r3, [r7, #12]
 8012144:	2200      	movs	r2, #0
 8012146:	609a      	str	r2, [r3, #8]
 8012148:	e043      	b.n	80121d2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801214a:	687b      	ldr	r3, [r7, #4]
 801214c:	2b00      	cmp	r3, #0
 801214e:	d119      	bne.n	8012184 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012150:	68fb      	ldr	r3, [r7, #12]
 8012152:	6858      	ldr	r0, [r3, #4]
 8012154:	68fb      	ldr	r3, [r7, #12]
 8012156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012158:	461a      	mov	r2, r3
 801215a:	68b9      	ldr	r1, [r7, #8]
 801215c:	f002 f8d8 	bl	8014310 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012160:	68fb      	ldr	r3, [r7, #12]
 8012162:	685a      	ldr	r2, [r3, #4]
 8012164:	68fb      	ldr	r3, [r7, #12]
 8012166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012168:	441a      	add	r2, r3
 801216a:	68fb      	ldr	r3, [r7, #12]
 801216c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801216e:	68fb      	ldr	r3, [r7, #12]
 8012170:	685a      	ldr	r2, [r3, #4]
 8012172:	68fb      	ldr	r3, [r7, #12]
 8012174:	689b      	ldr	r3, [r3, #8]
 8012176:	429a      	cmp	r2, r3
 8012178:	d32b      	bcc.n	80121d2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801217a:	68fb      	ldr	r3, [r7, #12]
 801217c:	681a      	ldr	r2, [r3, #0]
 801217e:	68fb      	ldr	r3, [r7, #12]
 8012180:	605a      	str	r2, [r3, #4]
 8012182:	e026      	b.n	80121d2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8012184:	68fb      	ldr	r3, [r7, #12]
 8012186:	68d8      	ldr	r0, [r3, #12]
 8012188:	68fb      	ldr	r3, [r7, #12]
 801218a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801218c:	461a      	mov	r2, r3
 801218e:	68b9      	ldr	r1, [r7, #8]
 8012190:	f002 f8be 	bl	8014310 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8012194:	68fb      	ldr	r3, [r7, #12]
 8012196:	68da      	ldr	r2, [r3, #12]
 8012198:	68fb      	ldr	r3, [r7, #12]
 801219a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801219c:	425b      	negs	r3, r3
 801219e:	441a      	add	r2, r3
 80121a0:	68fb      	ldr	r3, [r7, #12]
 80121a2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80121a4:	68fb      	ldr	r3, [r7, #12]
 80121a6:	68da      	ldr	r2, [r3, #12]
 80121a8:	68fb      	ldr	r3, [r7, #12]
 80121aa:	681b      	ldr	r3, [r3, #0]
 80121ac:	429a      	cmp	r2, r3
 80121ae:	d207      	bcs.n	80121c0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80121b0:	68fb      	ldr	r3, [r7, #12]
 80121b2:	689a      	ldr	r2, [r3, #8]
 80121b4:	68fb      	ldr	r3, [r7, #12]
 80121b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80121b8:	425b      	negs	r3, r3
 80121ba:	441a      	add	r2, r3
 80121bc:	68fb      	ldr	r3, [r7, #12]
 80121be:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80121c0:	687b      	ldr	r3, [r7, #4]
 80121c2:	2b02      	cmp	r3, #2
 80121c4:	d105      	bne.n	80121d2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80121c6:	693b      	ldr	r3, [r7, #16]
 80121c8:	2b00      	cmp	r3, #0
 80121ca:	d002      	beq.n	80121d2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80121cc:	693b      	ldr	r3, [r7, #16]
 80121ce:	3b01      	subs	r3, #1
 80121d0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80121d2:	693b      	ldr	r3, [r7, #16]
 80121d4:	1c5a      	adds	r2, r3, #1
 80121d6:	68fb      	ldr	r3, [r7, #12]
 80121d8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80121da:	697b      	ldr	r3, [r7, #20]
}
 80121dc:	4618      	mov	r0, r3
 80121de:	3718      	adds	r7, #24
 80121e0:	46bd      	mov	sp, r7
 80121e2:	bd80      	pop	{r7, pc}

080121e4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80121e4:	b580      	push	{r7, lr}
 80121e6:	b082      	sub	sp, #8
 80121e8:	af00      	add	r7, sp, #0
 80121ea:	6078      	str	r0, [r7, #4]
 80121ec:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80121f2:	2b00      	cmp	r3, #0
 80121f4:	d018      	beq.n	8012228 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	68da      	ldr	r2, [r3, #12]
 80121fa:	687b      	ldr	r3, [r7, #4]
 80121fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80121fe:	441a      	add	r2, r3
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	68da      	ldr	r2, [r3, #12]
 8012208:	687b      	ldr	r3, [r7, #4]
 801220a:	689b      	ldr	r3, [r3, #8]
 801220c:	429a      	cmp	r2, r3
 801220e:	d303      	bcc.n	8012218 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8012210:	687b      	ldr	r3, [r7, #4]
 8012212:	681a      	ldr	r2, [r3, #0]
 8012214:	687b      	ldr	r3, [r7, #4]
 8012216:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	68d9      	ldr	r1, [r3, #12]
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012220:	461a      	mov	r2, r3
 8012222:	6838      	ldr	r0, [r7, #0]
 8012224:	f002 f874 	bl	8014310 <memcpy>
	}
}
 8012228:	bf00      	nop
 801222a:	3708      	adds	r7, #8
 801222c:	46bd      	mov	sp, r7
 801222e:	bd80      	pop	{r7, pc}

08012230 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8012230:	b580      	push	{r7, lr}
 8012232:	b084      	sub	sp, #16
 8012234:	af00      	add	r7, sp, #0
 8012236:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8012238:	f001 fd24 	bl	8013c84 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012242:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012244:	e011      	b.n	801226a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801224a:	2b00      	cmp	r3, #0
 801224c:	d012      	beq.n	8012274 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801224e:	687b      	ldr	r3, [r7, #4]
 8012250:	3324      	adds	r3, #36	; 0x24
 8012252:	4618      	mov	r0, r3
 8012254:	f000 fd66 	bl	8012d24 <xTaskRemoveFromEventList>
 8012258:	4603      	mov	r3, r0
 801225a:	2b00      	cmp	r3, #0
 801225c:	d001      	beq.n	8012262 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801225e:	f000 fe9f 	bl	8012fa0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8012262:	7bfb      	ldrb	r3, [r7, #15]
 8012264:	3b01      	subs	r3, #1
 8012266:	b2db      	uxtb	r3, r3
 8012268:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801226a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801226e:	2b00      	cmp	r3, #0
 8012270:	dce9      	bgt.n	8012246 <prvUnlockQueue+0x16>
 8012272:	e000      	b.n	8012276 <prvUnlockQueue+0x46>
					break;
 8012274:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	22ff      	movs	r2, #255	; 0xff
 801227a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 801227e:	f001 fd31 	bl	8013ce4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8012282:	f001 fcff 	bl	8013c84 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801228c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801228e:	e011      	b.n	80122b4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012290:	687b      	ldr	r3, [r7, #4]
 8012292:	691b      	ldr	r3, [r3, #16]
 8012294:	2b00      	cmp	r3, #0
 8012296:	d012      	beq.n	80122be <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012298:	687b      	ldr	r3, [r7, #4]
 801229a:	3310      	adds	r3, #16
 801229c:	4618      	mov	r0, r3
 801229e:	f000 fd41 	bl	8012d24 <xTaskRemoveFromEventList>
 80122a2:	4603      	mov	r3, r0
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	d001      	beq.n	80122ac <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80122a8:	f000 fe7a 	bl	8012fa0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80122ac:	7bbb      	ldrb	r3, [r7, #14]
 80122ae:	3b01      	subs	r3, #1
 80122b0:	b2db      	uxtb	r3, r3
 80122b2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80122b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80122b8:	2b00      	cmp	r3, #0
 80122ba:	dce9      	bgt.n	8012290 <prvUnlockQueue+0x60>
 80122bc:	e000      	b.n	80122c0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80122be:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	22ff      	movs	r2, #255	; 0xff
 80122c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80122c8:	f001 fd0c 	bl	8013ce4 <vPortExitCritical>
}
 80122cc:	bf00      	nop
 80122ce:	3710      	adds	r7, #16
 80122d0:	46bd      	mov	sp, r7
 80122d2:	bd80      	pop	{r7, pc}

080122d4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80122d4:	b580      	push	{r7, lr}
 80122d6:	b084      	sub	sp, #16
 80122d8:	af00      	add	r7, sp, #0
 80122da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80122dc:	f001 fcd2 	bl	8013c84 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80122e0:	687b      	ldr	r3, [r7, #4]
 80122e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80122e4:	2b00      	cmp	r3, #0
 80122e6:	d102      	bne.n	80122ee <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80122e8:	2301      	movs	r3, #1
 80122ea:	60fb      	str	r3, [r7, #12]
 80122ec:	e001      	b.n	80122f2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80122ee:	2300      	movs	r3, #0
 80122f0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80122f2:	f001 fcf7 	bl	8013ce4 <vPortExitCritical>

	return xReturn;
 80122f6:	68fb      	ldr	r3, [r7, #12]
}
 80122f8:	4618      	mov	r0, r3
 80122fa:	3710      	adds	r7, #16
 80122fc:	46bd      	mov	sp, r7
 80122fe:	bd80      	pop	{r7, pc}

08012300 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8012300:	b580      	push	{r7, lr}
 8012302:	b084      	sub	sp, #16
 8012304:	af00      	add	r7, sp, #0
 8012306:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012308:	f001 fcbc 	bl	8013c84 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8012310:	687b      	ldr	r3, [r7, #4]
 8012312:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012314:	429a      	cmp	r2, r3
 8012316:	d102      	bne.n	801231e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8012318:	2301      	movs	r3, #1
 801231a:	60fb      	str	r3, [r7, #12]
 801231c:	e001      	b.n	8012322 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801231e:	2300      	movs	r3, #0
 8012320:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8012322:	f001 fcdf 	bl	8013ce4 <vPortExitCritical>

	return xReturn;
 8012326:	68fb      	ldr	r3, [r7, #12]
}
 8012328:	4618      	mov	r0, r3
 801232a:	3710      	adds	r7, #16
 801232c:	46bd      	mov	sp, r7
 801232e:	bd80      	pop	{r7, pc}

08012330 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8012330:	b480      	push	{r7}
 8012332:	b085      	sub	sp, #20
 8012334:	af00      	add	r7, sp, #0
 8012336:	6078      	str	r0, [r7, #4]
 8012338:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801233a:	2300      	movs	r3, #0
 801233c:	60fb      	str	r3, [r7, #12]
 801233e:	e014      	b.n	801236a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8012340:	4a0f      	ldr	r2, [pc, #60]	; (8012380 <vQueueAddToRegistry+0x50>)
 8012342:	68fb      	ldr	r3, [r7, #12]
 8012344:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8012348:	2b00      	cmp	r3, #0
 801234a:	d10b      	bne.n	8012364 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 801234c:	490c      	ldr	r1, [pc, #48]	; (8012380 <vQueueAddToRegistry+0x50>)
 801234e:	68fb      	ldr	r3, [r7, #12]
 8012350:	683a      	ldr	r2, [r7, #0]
 8012352:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8012356:	4a0a      	ldr	r2, [pc, #40]	; (8012380 <vQueueAddToRegistry+0x50>)
 8012358:	68fb      	ldr	r3, [r7, #12]
 801235a:	00db      	lsls	r3, r3, #3
 801235c:	4413      	add	r3, r2
 801235e:	687a      	ldr	r2, [r7, #4]
 8012360:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8012362:	e006      	b.n	8012372 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012364:	68fb      	ldr	r3, [r7, #12]
 8012366:	3301      	adds	r3, #1
 8012368:	60fb      	str	r3, [r7, #12]
 801236a:	68fb      	ldr	r3, [r7, #12]
 801236c:	2b07      	cmp	r3, #7
 801236e:	d9e7      	bls.n	8012340 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8012370:	bf00      	nop
 8012372:	bf00      	nop
 8012374:	3714      	adds	r7, #20
 8012376:	46bd      	mov	sp, r7
 8012378:	f85d 7b04 	ldr.w	r7, [sp], #4
 801237c:	4770      	bx	lr
 801237e:	bf00      	nop
 8012380:	24000e38 	.word	0x24000e38

08012384 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012384:	b580      	push	{r7, lr}
 8012386:	b086      	sub	sp, #24
 8012388:	af00      	add	r7, sp, #0
 801238a:	60f8      	str	r0, [r7, #12]
 801238c:	60b9      	str	r1, [r7, #8]
 801238e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8012390:	68fb      	ldr	r3, [r7, #12]
 8012392:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8012394:	f001 fc76 	bl	8013c84 <vPortEnterCritical>
 8012398:	697b      	ldr	r3, [r7, #20]
 801239a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801239e:	b25b      	sxtb	r3, r3
 80123a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80123a4:	d103      	bne.n	80123ae <vQueueWaitForMessageRestricted+0x2a>
 80123a6:	697b      	ldr	r3, [r7, #20]
 80123a8:	2200      	movs	r2, #0
 80123aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80123ae:	697b      	ldr	r3, [r7, #20]
 80123b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80123b4:	b25b      	sxtb	r3, r3
 80123b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80123ba:	d103      	bne.n	80123c4 <vQueueWaitForMessageRestricted+0x40>
 80123bc:	697b      	ldr	r3, [r7, #20]
 80123be:	2200      	movs	r2, #0
 80123c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80123c4:	f001 fc8e 	bl	8013ce4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80123c8:	697b      	ldr	r3, [r7, #20]
 80123ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	d106      	bne.n	80123de <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80123d0:	697b      	ldr	r3, [r7, #20]
 80123d2:	3324      	adds	r3, #36	; 0x24
 80123d4:	687a      	ldr	r2, [r7, #4]
 80123d6:	68b9      	ldr	r1, [r7, #8]
 80123d8:	4618      	mov	r0, r3
 80123da:	f000 fc77 	bl	8012ccc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80123de:	6978      	ldr	r0, [r7, #20]
 80123e0:	f7ff ff26 	bl	8012230 <prvUnlockQueue>
	}
 80123e4:	bf00      	nop
 80123e6:	3718      	adds	r7, #24
 80123e8:	46bd      	mov	sp, r7
 80123ea:	bd80      	pop	{r7, pc}

080123ec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80123ec:	b580      	push	{r7, lr}
 80123ee:	b08e      	sub	sp, #56	; 0x38
 80123f0:	af04      	add	r7, sp, #16
 80123f2:	60f8      	str	r0, [r7, #12]
 80123f4:	60b9      	str	r1, [r7, #8]
 80123f6:	607a      	str	r2, [r7, #4]
 80123f8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80123fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80123fc:	2b00      	cmp	r3, #0
 80123fe:	d10a      	bne.n	8012416 <xTaskCreateStatic+0x2a>
	__asm volatile
 8012400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012404:	f383 8811 	msr	BASEPRI, r3
 8012408:	f3bf 8f6f 	isb	sy
 801240c:	f3bf 8f4f 	dsb	sy
 8012410:	623b      	str	r3, [r7, #32]
}
 8012412:	bf00      	nop
 8012414:	e7fe      	b.n	8012414 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8012416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012418:	2b00      	cmp	r3, #0
 801241a:	d10a      	bne.n	8012432 <xTaskCreateStatic+0x46>
	__asm volatile
 801241c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012420:	f383 8811 	msr	BASEPRI, r3
 8012424:	f3bf 8f6f 	isb	sy
 8012428:	f3bf 8f4f 	dsb	sy
 801242c:	61fb      	str	r3, [r7, #28]
}
 801242e:	bf00      	nop
 8012430:	e7fe      	b.n	8012430 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8012432:	235c      	movs	r3, #92	; 0x5c
 8012434:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8012436:	693b      	ldr	r3, [r7, #16]
 8012438:	2b5c      	cmp	r3, #92	; 0x5c
 801243a:	d00a      	beq.n	8012452 <xTaskCreateStatic+0x66>
	__asm volatile
 801243c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012440:	f383 8811 	msr	BASEPRI, r3
 8012444:	f3bf 8f6f 	isb	sy
 8012448:	f3bf 8f4f 	dsb	sy
 801244c:	61bb      	str	r3, [r7, #24]
}
 801244e:	bf00      	nop
 8012450:	e7fe      	b.n	8012450 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8012452:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8012454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012456:	2b00      	cmp	r3, #0
 8012458:	d01e      	beq.n	8012498 <xTaskCreateStatic+0xac>
 801245a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801245c:	2b00      	cmp	r3, #0
 801245e:	d01b      	beq.n	8012498 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012460:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012462:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8012464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012466:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012468:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801246a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801246c:	2202      	movs	r2, #2
 801246e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8012472:	2300      	movs	r3, #0
 8012474:	9303      	str	r3, [sp, #12]
 8012476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012478:	9302      	str	r3, [sp, #8]
 801247a:	f107 0314 	add.w	r3, r7, #20
 801247e:	9301      	str	r3, [sp, #4]
 8012480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012482:	9300      	str	r3, [sp, #0]
 8012484:	683b      	ldr	r3, [r7, #0]
 8012486:	687a      	ldr	r2, [r7, #4]
 8012488:	68b9      	ldr	r1, [r7, #8]
 801248a:	68f8      	ldr	r0, [r7, #12]
 801248c:	f000 f850 	bl	8012530 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012490:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012492:	f000 f8dd 	bl	8012650 <prvAddNewTaskToReadyList>
 8012496:	e001      	b.n	801249c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8012498:	2300      	movs	r3, #0
 801249a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 801249c:	697b      	ldr	r3, [r7, #20]
	}
 801249e:	4618      	mov	r0, r3
 80124a0:	3728      	adds	r7, #40	; 0x28
 80124a2:	46bd      	mov	sp, r7
 80124a4:	bd80      	pop	{r7, pc}

080124a6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80124a6:	b580      	push	{r7, lr}
 80124a8:	b08c      	sub	sp, #48	; 0x30
 80124aa:	af04      	add	r7, sp, #16
 80124ac:	60f8      	str	r0, [r7, #12]
 80124ae:	60b9      	str	r1, [r7, #8]
 80124b0:	603b      	str	r3, [r7, #0]
 80124b2:	4613      	mov	r3, r2
 80124b4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80124b6:	88fb      	ldrh	r3, [r7, #6]
 80124b8:	009b      	lsls	r3, r3, #2
 80124ba:	4618      	mov	r0, r3
 80124bc:	f001 fd04 	bl	8013ec8 <pvPortMalloc>
 80124c0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80124c2:	697b      	ldr	r3, [r7, #20]
 80124c4:	2b00      	cmp	r3, #0
 80124c6:	d00e      	beq.n	80124e6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80124c8:	205c      	movs	r0, #92	; 0x5c
 80124ca:	f001 fcfd 	bl	8013ec8 <pvPortMalloc>
 80124ce:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80124d0:	69fb      	ldr	r3, [r7, #28]
 80124d2:	2b00      	cmp	r3, #0
 80124d4:	d003      	beq.n	80124de <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80124d6:	69fb      	ldr	r3, [r7, #28]
 80124d8:	697a      	ldr	r2, [r7, #20]
 80124da:	631a      	str	r2, [r3, #48]	; 0x30
 80124dc:	e005      	b.n	80124ea <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80124de:	6978      	ldr	r0, [r7, #20]
 80124e0:	f001 fdbe 	bl	8014060 <vPortFree>
 80124e4:	e001      	b.n	80124ea <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80124e6:	2300      	movs	r3, #0
 80124e8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80124ea:	69fb      	ldr	r3, [r7, #28]
 80124ec:	2b00      	cmp	r3, #0
 80124ee:	d017      	beq.n	8012520 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80124f0:	69fb      	ldr	r3, [r7, #28]
 80124f2:	2200      	movs	r2, #0
 80124f4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80124f8:	88fa      	ldrh	r2, [r7, #6]
 80124fa:	2300      	movs	r3, #0
 80124fc:	9303      	str	r3, [sp, #12]
 80124fe:	69fb      	ldr	r3, [r7, #28]
 8012500:	9302      	str	r3, [sp, #8]
 8012502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012504:	9301      	str	r3, [sp, #4]
 8012506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012508:	9300      	str	r3, [sp, #0]
 801250a:	683b      	ldr	r3, [r7, #0]
 801250c:	68b9      	ldr	r1, [r7, #8]
 801250e:	68f8      	ldr	r0, [r7, #12]
 8012510:	f000 f80e 	bl	8012530 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012514:	69f8      	ldr	r0, [r7, #28]
 8012516:	f000 f89b 	bl	8012650 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801251a:	2301      	movs	r3, #1
 801251c:	61bb      	str	r3, [r7, #24]
 801251e:	e002      	b.n	8012526 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8012520:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012524:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8012526:	69bb      	ldr	r3, [r7, #24]
	}
 8012528:	4618      	mov	r0, r3
 801252a:	3720      	adds	r7, #32
 801252c:	46bd      	mov	sp, r7
 801252e:	bd80      	pop	{r7, pc}

08012530 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8012530:	b580      	push	{r7, lr}
 8012532:	b088      	sub	sp, #32
 8012534:	af00      	add	r7, sp, #0
 8012536:	60f8      	str	r0, [r7, #12]
 8012538:	60b9      	str	r1, [r7, #8]
 801253a:	607a      	str	r2, [r7, #4]
 801253c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801253e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012540:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8012542:	687b      	ldr	r3, [r7, #4]
 8012544:	009b      	lsls	r3, r3, #2
 8012546:	461a      	mov	r2, r3
 8012548:	21a5      	movs	r1, #165	; 0xa5
 801254a:	f001 feef 	bl	801432c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801254e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012550:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012552:	6879      	ldr	r1, [r7, #4]
 8012554:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8012558:	440b      	add	r3, r1
 801255a:	009b      	lsls	r3, r3, #2
 801255c:	4413      	add	r3, r2
 801255e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8012560:	69bb      	ldr	r3, [r7, #24]
 8012562:	f023 0307 	bic.w	r3, r3, #7
 8012566:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012568:	69bb      	ldr	r3, [r7, #24]
 801256a:	f003 0307 	and.w	r3, r3, #7
 801256e:	2b00      	cmp	r3, #0
 8012570:	d00a      	beq.n	8012588 <prvInitialiseNewTask+0x58>
	__asm volatile
 8012572:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012576:	f383 8811 	msr	BASEPRI, r3
 801257a:	f3bf 8f6f 	isb	sy
 801257e:	f3bf 8f4f 	dsb	sy
 8012582:	617b      	str	r3, [r7, #20]
}
 8012584:	bf00      	nop
 8012586:	e7fe      	b.n	8012586 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8012588:	68bb      	ldr	r3, [r7, #8]
 801258a:	2b00      	cmp	r3, #0
 801258c:	d01f      	beq.n	80125ce <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801258e:	2300      	movs	r3, #0
 8012590:	61fb      	str	r3, [r7, #28]
 8012592:	e012      	b.n	80125ba <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8012594:	68ba      	ldr	r2, [r7, #8]
 8012596:	69fb      	ldr	r3, [r7, #28]
 8012598:	4413      	add	r3, r2
 801259a:	7819      	ldrb	r1, [r3, #0]
 801259c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801259e:	69fb      	ldr	r3, [r7, #28]
 80125a0:	4413      	add	r3, r2
 80125a2:	3334      	adds	r3, #52	; 0x34
 80125a4:	460a      	mov	r2, r1
 80125a6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80125a8:	68ba      	ldr	r2, [r7, #8]
 80125aa:	69fb      	ldr	r3, [r7, #28]
 80125ac:	4413      	add	r3, r2
 80125ae:	781b      	ldrb	r3, [r3, #0]
 80125b0:	2b00      	cmp	r3, #0
 80125b2:	d006      	beq.n	80125c2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80125b4:	69fb      	ldr	r3, [r7, #28]
 80125b6:	3301      	adds	r3, #1
 80125b8:	61fb      	str	r3, [r7, #28]
 80125ba:	69fb      	ldr	r3, [r7, #28]
 80125bc:	2b0f      	cmp	r3, #15
 80125be:	d9e9      	bls.n	8012594 <prvInitialiseNewTask+0x64>
 80125c0:	e000      	b.n	80125c4 <prvInitialiseNewTask+0x94>
			{
				break;
 80125c2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80125c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80125c6:	2200      	movs	r2, #0
 80125c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80125cc:	e003      	b.n	80125d6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80125ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80125d0:	2200      	movs	r2, #0
 80125d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80125d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80125d8:	2b37      	cmp	r3, #55	; 0x37
 80125da:	d901      	bls.n	80125e0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80125dc:	2337      	movs	r3, #55	; 0x37
 80125de:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80125e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80125e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80125e4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80125e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80125e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80125ea:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80125ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80125ee:	2200      	movs	r2, #0
 80125f0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80125f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80125f4:	3304      	adds	r3, #4
 80125f6:	4618      	mov	r0, r3
 80125f8:	f7ff f882 	bl	8011700 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80125fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80125fe:	3318      	adds	r3, #24
 8012600:	4618      	mov	r0, r3
 8012602:	f7ff f87d 	bl	8011700 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8012606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012608:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801260a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801260c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801260e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8012612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012614:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8012616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012618:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801261a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801261c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801261e:	2200      	movs	r2, #0
 8012620:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012624:	2200      	movs	r2, #0
 8012626:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801262a:	683a      	ldr	r2, [r7, #0]
 801262c:	68f9      	ldr	r1, [r7, #12]
 801262e:	69b8      	ldr	r0, [r7, #24]
 8012630:	f001 f9fe 	bl	8013a30 <pxPortInitialiseStack>
 8012634:	4602      	mov	r2, r0
 8012636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012638:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801263a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801263c:	2b00      	cmp	r3, #0
 801263e:	d002      	beq.n	8012646 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8012640:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012642:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012644:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012646:	bf00      	nop
 8012648:	3720      	adds	r7, #32
 801264a:	46bd      	mov	sp, r7
 801264c:	bd80      	pop	{r7, pc}
	...

08012650 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8012650:	b580      	push	{r7, lr}
 8012652:	b082      	sub	sp, #8
 8012654:	af00      	add	r7, sp, #0
 8012656:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012658:	f001 fb14 	bl	8013c84 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 801265c:	4b2d      	ldr	r3, [pc, #180]	; (8012714 <prvAddNewTaskToReadyList+0xc4>)
 801265e:	681b      	ldr	r3, [r3, #0]
 8012660:	3301      	adds	r3, #1
 8012662:	4a2c      	ldr	r2, [pc, #176]	; (8012714 <prvAddNewTaskToReadyList+0xc4>)
 8012664:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012666:	4b2c      	ldr	r3, [pc, #176]	; (8012718 <prvAddNewTaskToReadyList+0xc8>)
 8012668:	681b      	ldr	r3, [r3, #0]
 801266a:	2b00      	cmp	r3, #0
 801266c:	d109      	bne.n	8012682 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801266e:	4a2a      	ldr	r2, [pc, #168]	; (8012718 <prvAddNewTaskToReadyList+0xc8>)
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012674:	4b27      	ldr	r3, [pc, #156]	; (8012714 <prvAddNewTaskToReadyList+0xc4>)
 8012676:	681b      	ldr	r3, [r3, #0]
 8012678:	2b01      	cmp	r3, #1
 801267a:	d110      	bne.n	801269e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 801267c:	f000 fcb4 	bl	8012fe8 <prvInitialiseTaskLists>
 8012680:	e00d      	b.n	801269e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8012682:	4b26      	ldr	r3, [pc, #152]	; (801271c <prvAddNewTaskToReadyList+0xcc>)
 8012684:	681b      	ldr	r3, [r3, #0]
 8012686:	2b00      	cmp	r3, #0
 8012688:	d109      	bne.n	801269e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801268a:	4b23      	ldr	r3, [pc, #140]	; (8012718 <prvAddNewTaskToReadyList+0xc8>)
 801268c:	681b      	ldr	r3, [r3, #0]
 801268e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012690:	687b      	ldr	r3, [r7, #4]
 8012692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012694:	429a      	cmp	r2, r3
 8012696:	d802      	bhi.n	801269e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8012698:	4a1f      	ldr	r2, [pc, #124]	; (8012718 <prvAddNewTaskToReadyList+0xc8>)
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801269e:	4b20      	ldr	r3, [pc, #128]	; (8012720 <prvAddNewTaskToReadyList+0xd0>)
 80126a0:	681b      	ldr	r3, [r3, #0]
 80126a2:	3301      	adds	r3, #1
 80126a4:	4a1e      	ldr	r2, [pc, #120]	; (8012720 <prvAddNewTaskToReadyList+0xd0>)
 80126a6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80126a8:	4b1d      	ldr	r3, [pc, #116]	; (8012720 <prvAddNewTaskToReadyList+0xd0>)
 80126aa:	681a      	ldr	r2, [r3, #0]
 80126ac:	687b      	ldr	r3, [r7, #4]
 80126ae:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80126b0:	687b      	ldr	r3, [r7, #4]
 80126b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80126b4:	4b1b      	ldr	r3, [pc, #108]	; (8012724 <prvAddNewTaskToReadyList+0xd4>)
 80126b6:	681b      	ldr	r3, [r3, #0]
 80126b8:	429a      	cmp	r2, r3
 80126ba:	d903      	bls.n	80126c4 <prvAddNewTaskToReadyList+0x74>
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80126c0:	4a18      	ldr	r2, [pc, #96]	; (8012724 <prvAddNewTaskToReadyList+0xd4>)
 80126c2:	6013      	str	r3, [r2, #0]
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80126c8:	4613      	mov	r3, r2
 80126ca:	009b      	lsls	r3, r3, #2
 80126cc:	4413      	add	r3, r2
 80126ce:	009b      	lsls	r3, r3, #2
 80126d0:	4a15      	ldr	r2, [pc, #84]	; (8012728 <prvAddNewTaskToReadyList+0xd8>)
 80126d2:	441a      	add	r2, r3
 80126d4:	687b      	ldr	r3, [r7, #4]
 80126d6:	3304      	adds	r3, #4
 80126d8:	4619      	mov	r1, r3
 80126da:	4610      	mov	r0, r2
 80126dc:	f7ff f81d 	bl	801171a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80126e0:	f001 fb00 	bl	8013ce4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80126e4:	4b0d      	ldr	r3, [pc, #52]	; (801271c <prvAddNewTaskToReadyList+0xcc>)
 80126e6:	681b      	ldr	r3, [r3, #0]
 80126e8:	2b00      	cmp	r3, #0
 80126ea:	d00e      	beq.n	801270a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80126ec:	4b0a      	ldr	r3, [pc, #40]	; (8012718 <prvAddNewTaskToReadyList+0xc8>)
 80126ee:	681b      	ldr	r3, [r3, #0]
 80126f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80126f2:	687b      	ldr	r3, [r7, #4]
 80126f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80126f6:	429a      	cmp	r2, r3
 80126f8:	d207      	bcs.n	801270a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80126fa:	4b0c      	ldr	r3, [pc, #48]	; (801272c <prvAddNewTaskToReadyList+0xdc>)
 80126fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012700:	601a      	str	r2, [r3, #0]
 8012702:	f3bf 8f4f 	dsb	sy
 8012706:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801270a:	bf00      	nop
 801270c:	3708      	adds	r7, #8
 801270e:	46bd      	mov	sp, r7
 8012710:	bd80      	pop	{r7, pc}
 8012712:	bf00      	nop
 8012714:	2400134c 	.word	0x2400134c
 8012718:	24000e78 	.word	0x24000e78
 801271c:	24001358 	.word	0x24001358
 8012720:	24001368 	.word	0x24001368
 8012724:	24001354 	.word	0x24001354
 8012728:	24000e7c 	.word	0x24000e7c
 801272c:	e000ed04 	.word	0xe000ed04

08012730 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8012730:	b580      	push	{r7, lr}
 8012732:	b084      	sub	sp, #16
 8012734:	af00      	add	r7, sp, #0
 8012736:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012738:	2300      	movs	r3, #0
 801273a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 801273c:	687b      	ldr	r3, [r7, #4]
 801273e:	2b00      	cmp	r3, #0
 8012740:	d017      	beq.n	8012772 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8012742:	4b13      	ldr	r3, [pc, #76]	; (8012790 <vTaskDelay+0x60>)
 8012744:	681b      	ldr	r3, [r3, #0]
 8012746:	2b00      	cmp	r3, #0
 8012748:	d00a      	beq.n	8012760 <vTaskDelay+0x30>
	__asm volatile
 801274a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801274e:	f383 8811 	msr	BASEPRI, r3
 8012752:	f3bf 8f6f 	isb	sy
 8012756:	f3bf 8f4f 	dsb	sy
 801275a:	60bb      	str	r3, [r7, #8]
}
 801275c:	bf00      	nop
 801275e:	e7fe      	b.n	801275e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8012760:	f000 f880 	bl	8012864 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8012764:	2100      	movs	r1, #0
 8012766:	6878      	ldr	r0, [r7, #4]
 8012768:	f000 fda0 	bl	80132ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801276c:	f000 f888 	bl	8012880 <xTaskResumeAll>
 8012770:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012772:	68fb      	ldr	r3, [r7, #12]
 8012774:	2b00      	cmp	r3, #0
 8012776:	d107      	bne.n	8012788 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8012778:	4b06      	ldr	r3, [pc, #24]	; (8012794 <vTaskDelay+0x64>)
 801277a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801277e:	601a      	str	r2, [r3, #0]
 8012780:	f3bf 8f4f 	dsb	sy
 8012784:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012788:	bf00      	nop
 801278a:	3710      	adds	r7, #16
 801278c:	46bd      	mov	sp, r7
 801278e:	bd80      	pop	{r7, pc}
 8012790:	24001374 	.word	0x24001374
 8012794:	e000ed04 	.word	0xe000ed04

08012798 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8012798:	b580      	push	{r7, lr}
 801279a:	b08a      	sub	sp, #40	; 0x28
 801279c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801279e:	2300      	movs	r3, #0
 80127a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80127a2:	2300      	movs	r3, #0
 80127a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80127a6:	463a      	mov	r2, r7
 80127a8:	1d39      	adds	r1, r7, #4
 80127aa:	f107 0308 	add.w	r3, r7, #8
 80127ae:	4618      	mov	r0, r3
 80127b0:	f7fe fd64 	bl	801127c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80127b4:	6839      	ldr	r1, [r7, #0]
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	68ba      	ldr	r2, [r7, #8]
 80127ba:	9202      	str	r2, [sp, #8]
 80127bc:	9301      	str	r3, [sp, #4]
 80127be:	2300      	movs	r3, #0
 80127c0:	9300      	str	r3, [sp, #0]
 80127c2:	2300      	movs	r3, #0
 80127c4:	460a      	mov	r2, r1
 80127c6:	4921      	ldr	r1, [pc, #132]	; (801284c <vTaskStartScheduler+0xb4>)
 80127c8:	4821      	ldr	r0, [pc, #132]	; (8012850 <vTaskStartScheduler+0xb8>)
 80127ca:	f7ff fe0f 	bl	80123ec <xTaskCreateStatic>
 80127ce:	4603      	mov	r3, r0
 80127d0:	4a20      	ldr	r2, [pc, #128]	; (8012854 <vTaskStartScheduler+0xbc>)
 80127d2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80127d4:	4b1f      	ldr	r3, [pc, #124]	; (8012854 <vTaskStartScheduler+0xbc>)
 80127d6:	681b      	ldr	r3, [r3, #0]
 80127d8:	2b00      	cmp	r3, #0
 80127da:	d002      	beq.n	80127e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80127dc:	2301      	movs	r3, #1
 80127de:	617b      	str	r3, [r7, #20]
 80127e0:	e001      	b.n	80127e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80127e2:	2300      	movs	r3, #0
 80127e4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80127e6:	697b      	ldr	r3, [r7, #20]
 80127e8:	2b01      	cmp	r3, #1
 80127ea:	d102      	bne.n	80127f2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80127ec:	f000 fdb2 	bl	8013354 <xTimerCreateTimerTask>
 80127f0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80127f2:	697b      	ldr	r3, [r7, #20]
 80127f4:	2b01      	cmp	r3, #1
 80127f6:	d116      	bne.n	8012826 <vTaskStartScheduler+0x8e>
	__asm volatile
 80127f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80127fc:	f383 8811 	msr	BASEPRI, r3
 8012800:	f3bf 8f6f 	isb	sy
 8012804:	f3bf 8f4f 	dsb	sy
 8012808:	613b      	str	r3, [r7, #16]
}
 801280a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801280c:	4b12      	ldr	r3, [pc, #72]	; (8012858 <vTaskStartScheduler+0xc0>)
 801280e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012812:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012814:	4b11      	ldr	r3, [pc, #68]	; (801285c <vTaskStartScheduler+0xc4>)
 8012816:	2201      	movs	r2, #1
 8012818:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801281a:	4b11      	ldr	r3, [pc, #68]	; (8012860 <vTaskStartScheduler+0xc8>)
 801281c:	2200      	movs	r2, #0
 801281e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8012820:	f001 f98e 	bl	8013b40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012824:	e00e      	b.n	8012844 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012826:	697b      	ldr	r3, [r7, #20]
 8012828:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801282c:	d10a      	bne.n	8012844 <vTaskStartScheduler+0xac>
	__asm volatile
 801282e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012832:	f383 8811 	msr	BASEPRI, r3
 8012836:	f3bf 8f6f 	isb	sy
 801283a:	f3bf 8f4f 	dsb	sy
 801283e:	60fb      	str	r3, [r7, #12]
}
 8012840:	bf00      	nop
 8012842:	e7fe      	b.n	8012842 <vTaskStartScheduler+0xaa>
}
 8012844:	bf00      	nop
 8012846:	3718      	adds	r7, #24
 8012848:	46bd      	mov	sp, r7
 801284a:	bd80      	pop	{r7, pc}
 801284c:	08015568 	.word	0x08015568
 8012850:	08012fb9 	.word	0x08012fb9
 8012854:	24001370 	.word	0x24001370
 8012858:	2400136c 	.word	0x2400136c
 801285c:	24001358 	.word	0x24001358
 8012860:	24001350 	.word	0x24001350

08012864 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012864:	b480      	push	{r7}
 8012866:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8012868:	4b04      	ldr	r3, [pc, #16]	; (801287c <vTaskSuspendAll+0x18>)
 801286a:	681b      	ldr	r3, [r3, #0]
 801286c:	3301      	adds	r3, #1
 801286e:	4a03      	ldr	r2, [pc, #12]	; (801287c <vTaskSuspendAll+0x18>)
 8012870:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8012872:	bf00      	nop
 8012874:	46bd      	mov	sp, r7
 8012876:	f85d 7b04 	ldr.w	r7, [sp], #4
 801287a:	4770      	bx	lr
 801287c:	24001374 	.word	0x24001374

08012880 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012880:	b580      	push	{r7, lr}
 8012882:	b084      	sub	sp, #16
 8012884:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8012886:	2300      	movs	r3, #0
 8012888:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801288a:	2300      	movs	r3, #0
 801288c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801288e:	4b42      	ldr	r3, [pc, #264]	; (8012998 <xTaskResumeAll+0x118>)
 8012890:	681b      	ldr	r3, [r3, #0]
 8012892:	2b00      	cmp	r3, #0
 8012894:	d10a      	bne.n	80128ac <xTaskResumeAll+0x2c>
	__asm volatile
 8012896:	f04f 0350 	mov.w	r3, #80	; 0x50
 801289a:	f383 8811 	msr	BASEPRI, r3
 801289e:	f3bf 8f6f 	isb	sy
 80128a2:	f3bf 8f4f 	dsb	sy
 80128a6:	603b      	str	r3, [r7, #0]
}
 80128a8:	bf00      	nop
 80128aa:	e7fe      	b.n	80128aa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80128ac:	f001 f9ea 	bl	8013c84 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80128b0:	4b39      	ldr	r3, [pc, #228]	; (8012998 <xTaskResumeAll+0x118>)
 80128b2:	681b      	ldr	r3, [r3, #0]
 80128b4:	3b01      	subs	r3, #1
 80128b6:	4a38      	ldr	r2, [pc, #224]	; (8012998 <xTaskResumeAll+0x118>)
 80128b8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80128ba:	4b37      	ldr	r3, [pc, #220]	; (8012998 <xTaskResumeAll+0x118>)
 80128bc:	681b      	ldr	r3, [r3, #0]
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d162      	bne.n	8012988 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80128c2:	4b36      	ldr	r3, [pc, #216]	; (801299c <xTaskResumeAll+0x11c>)
 80128c4:	681b      	ldr	r3, [r3, #0]
 80128c6:	2b00      	cmp	r3, #0
 80128c8:	d05e      	beq.n	8012988 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80128ca:	e02f      	b.n	801292c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80128cc:	4b34      	ldr	r3, [pc, #208]	; (80129a0 <xTaskResumeAll+0x120>)
 80128ce:	68db      	ldr	r3, [r3, #12]
 80128d0:	68db      	ldr	r3, [r3, #12]
 80128d2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80128d4:	68fb      	ldr	r3, [r7, #12]
 80128d6:	3318      	adds	r3, #24
 80128d8:	4618      	mov	r0, r3
 80128da:	f7fe ff7b 	bl	80117d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80128de:	68fb      	ldr	r3, [r7, #12]
 80128e0:	3304      	adds	r3, #4
 80128e2:	4618      	mov	r0, r3
 80128e4:	f7fe ff76 	bl	80117d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80128e8:	68fb      	ldr	r3, [r7, #12]
 80128ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80128ec:	4b2d      	ldr	r3, [pc, #180]	; (80129a4 <xTaskResumeAll+0x124>)
 80128ee:	681b      	ldr	r3, [r3, #0]
 80128f0:	429a      	cmp	r2, r3
 80128f2:	d903      	bls.n	80128fc <xTaskResumeAll+0x7c>
 80128f4:	68fb      	ldr	r3, [r7, #12]
 80128f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80128f8:	4a2a      	ldr	r2, [pc, #168]	; (80129a4 <xTaskResumeAll+0x124>)
 80128fa:	6013      	str	r3, [r2, #0]
 80128fc:	68fb      	ldr	r3, [r7, #12]
 80128fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012900:	4613      	mov	r3, r2
 8012902:	009b      	lsls	r3, r3, #2
 8012904:	4413      	add	r3, r2
 8012906:	009b      	lsls	r3, r3, #2
 8012908:	4a27      	ldr	r2, [pc, #156]	; (80129a8 <xTaskResumeAll+0x128>)
 801290a:	441a      	add	r2, r3
 801290c:	68fb      	ldr	r3, [r7, #12]
 801290e:	3304      	adds	r3, #4
 8012910:	4619      	mov	r1, r3
 8012912:	4610      	mov	r0, r2
 8012914:	f7fe ff01 	bl	801171a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012918:	68fb      	ldr	r3, [r7, #12]
 801291a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801291c:	4b23      	ldr	r3, [pc, #140]	; (80129ac <xTaskResumeAll+0x12c>)
 801291e:	681b      	ldr	r3, [r3, #0]
 8012920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012922:	429a      	cmp	r2, r3
 8012924:	d302      	bcc.n	801292c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8012926:	4b22      	ldr	r3, [pc, #136]	; (80129b0 <xTaskResumeAll+0x130>)
 8012928:	2201      	movs	r2, #1
 801292a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801292c:	4b1c      	ldr	r3, [pc, #112]	; (80129a0 <xTaskResumeAll+0x120>)
 801292e:	681b      	ldr	r3, [r3, #0]
 8012930:	2b00      	cmp	r3, #0
 8012932:	d1cb      	bne.n	80128cc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8012934:	68fb      	ldr	r3, [r7, #12]
 8012936:	2b00      	cmp	r3, #0
 8012938:	d001      	beq.n	801293e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801293a:	f000 fbf3 	bl	8013124 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801293e:	4b1d      	ldr	r3, [pc, #116]	; (80129b4 <xTaskResumeAll+0x134>)
 8012940:	681b      	ldr	r3, [r3, #0]
 8012942:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8012944:	687b      	ldr	r3, [r7, #4]
 8012946:	2b00      	cmp	r3, #0
 8012948:	d010      	beq.n	801296c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801294a:	f000 f847 	bl	80129dc <xTaskIncrementTick>
 801294e:	4603      	mov	r3, r0
 8012950:	2b00      	cmp	r3, #0
 8012952:	d002      	beq.n	801295a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8012954:	4b16      	ldr	r3, [pc, #88]	; (80129b0 <xTaskResumeAll+0x130>)
 8012956:	2201      	movs	r2, #1
 8012958:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	3b01      	subs	r3, #1
 801295e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8012960:	687b      	ldr	r3, [r7, #4]
 8012962:	2b00      	cmp	r3, #0
 8012964:	d1f1      	bne.n	801294a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8012966:	4b13      	ldr	r3, [pc, #76]	; (80129b4 <xTaskResumeAll+0x134>)
 8012968:	2200      	movs	r2, #0
 801296a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801296c:	4b10      	ldr	r3, [pc, #64]	; (80129b0 <xTaskResumeAll+0x130>)
 801296e:	681b      	ldr	r3, [r3, #0]
 8012970:	2b00      	cmp	r3, #0
 8012972:	d009      	beq.n	8012988 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8012974:	2301      	movs	r3, #1
 8012976:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8012978:	4b0f      	ldr	r3, [pc, #60]	; (80129b8 <xTaskResumeAll+0x138>)
 801297a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801297e:	601a      	str	r2, [r3, #0]
 8012980:	f3bf 8f4f 	dsb	sy
 8012984:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012988:	f001 f9ac 	bl	8013ce4 <vPortExitCritical>

	return xAlreadyYielded;
 801298c:	68bb      	ldr	r3, [r7, #8]
}
 801298e:	4618      	mov	r0, r3
 8012990:	3710      	adds	r7, #16
 8012992:	46bd      	mov	sp, r7
 8012994:	bd80      	pop	{r7, pc}
 8012996:	bf00      	nop
 8012998:	24001374 	.word	0x24001374
 801299c:	2400134c 	.word	0x2400134c
 80129a0:	2400130c 	.word	0x2400130c
 80129a4:	24001354 	.word	0x24001354
 80129a8:	24000e7c 	.word	0x24000e7c
 80129ac:	24000e78 	.word	0x24000e78
 80129b0:	24001360 	.word	0x24001360
 80129b4:	2400135c 	.word	0x2400135c
 80129b8:	e000ed04 	.word	0xe000ed04

080129bc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80129bc:	b480      	push	{r7}
 80129be:	b083      	sub	sp, #12
 80129c0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80129c2:	4b05      	ldr	r3, [pc, #20]	; (80129d8 <xTaskGetTickCount+0x1c>)
 80129c4:	681b      	ldr	r3, [r3, #0]
 80129c6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80129c8:	687b      	ldr	r3, [r7, #4]
}
 80129ca:	4618      	mov	r0, r3
 80129cc:	370c      	adds	r7, #12
 80129ce:	46bd      	mov	sp, r7
 80129d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129d4:	4770      	bx	lr
 80129d6:	bf00      	nop
 80129d8:	24001350 	.word	0x24001350

080129dc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80129dc:	b580      	push	{r7, lr}
 80129de:	b086      	sub	sp, #24
 80129e0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80129e2:	2300      	movs	r3, #0
 80129e4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80129e6:	4b4f      	ldr	r3, [pc, #316]	; (8012b24 <xTaskIncrementTick+0x148>)
 80129e8:	681b      	ldr	r3, [r3, #0]
 80129ea:	2b00      	cmp	r3, #0
 80129ec:	f040 808f 	bne.w	8012b0e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80129f0:	4b4d      	ldr	r3, [pc, #308]	; (8012b28 <xTaskIncrementTick+0x14c>)
 80129f2:	681b      	ldr	r3, [r3, #0]
 80129f4:	3301      	adds	r3, #1
 80129f6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80129f8:	4a4b      	ldr	r2, [pc, #300]	; (8012b28 <xTaskIncrementTick+0x14c>)
 80129fa:	693b      	ldr	r3, [r7, #16]
 80129fc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80129fe:	693b      	ldr	r3, [r7, #16]
 8012a00:	2b00      	cmp	r3, #0
 8012a02:	d120      	bne.n	8012a46 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8012a04:	4b49      	ldr	r3, [pc, #292]	; (8012b2c <xTaskIncrementTick+0x150>)
 8012a06:	681b      	ldr	r3, [r3, #0]
 8012a08:	681b      	ldr	r3, [r3, #0]
 8012a0a:	2b00      	cmp	r3, #0
 8012a0c:	d00a      	beq.n	8012a24 <xTaskIncrementTick+0x48>
	__asm volatile
 8012a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a12:	f383 8811 	msr	BASEPRI, r3
 8012a16:	f3bf 8f6f 	isb	sy
 8012a1a:	f3bf 8f4f 	dsb	sy
 8012a1e:	603b      	str	r3, [r7, #0]
}
 8012a20:	bf00      	nop
 8012a22:	e7fe      	b.n	8012a22 <xTaskIncrementTick+0x46>
 8012a24:	4b41      	ldr	r3, [pc, #260]	; (8012b2c <xTaskIncrementTick+0x150>)
 8012a26:	681b      	ldr	r3, [r3, #0]
 8012a28:	60fb      	str	r3, [r7, #12]
 8012a2a:	4b41      	ldr	r3, [pc, #260]	; (8012b30 <xTaskIncrementTick+0x154>)
 8012a2c:	681b      	ldr	r3, [r3, #0]
 8012a2e:	4a3f      	ldr	r2, [pc, #252]	; (8012b2c <xTaskIncrementTick+0x150>)
 8012a30:	6013      	str	r3, [r2, #0]
 8012a32:	4a3f      	ldr	r2, [pc, #252]	; (8012b30 <xTaskIncrementTick+0x154>)
 8012a34:	68fb      	ldr	r3, [r7, #12]
 8012a36:	6013      	str	r3, [r2, #0]
 8012a38:	4b3e      	ldr	r3, [pc, #248]	; (8012b34 <xTaskIncrementTick+0x158>)
 8012a3a:	681b      	ldr	r3, [r3, #0]
 8012a3c:	3301      	adds	r3, #1
 8012a3e:	4a3d      	ldr	r2, [pc, #244]	; (8012b34 <xTaskIncrementTick+0x158>)
 8012a40:	6013      	str	r3, [r2, #0]
 8012a42:	f000 fb6f 	bl	8013124 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8012a46:	4b3c      	ldr	r3, [pc, #240]	; (8012b38 <xTaskIncrementTick+0x15c>)
 8012a48:	681b      	ldr	r3, [r3, #0]
 8012a4a:	693a      	ldr	r2, [r7, #16]
 8012a4c:	429a      	cmp	r2, r3
 8012a4e:	d349      	bcc.n	8012ae4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012a50:	4b36      	ldr	r3, [pc, #216]	; (8012b2c <xTaskIncrementTick+0x150>)
 8012a52:	681b      	ldr	r3, [r3, #0]
 8012a54:	681b      	ldr	r3, [r3, #0]
 8012a56:	2b00      	cmp	r3, #0
 8012a58:	d104      	bne.n	8012a64 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012a5a:	4b37      	ldr	r3, [pc, #220]	; (8012b38 <xTaskIncrementTick+0x15c>)
 8012a5c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012a60:	601a      	str	r2, [r3, #0]
					break;
 8012a62:	e03f      	b.n	8012ae4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012a64:	4b31      	ldr	r3, [pc, #196]	; (8012b2c <xTaskIncrementTick+0x150>)
 8012a66:	681b      	ldr	r3, [r3, #0]
 8012a68:	68db      	ldr	r3, [r3, #12]
 8012a6a:	68db      	ldr	r3, [r3, #12]
 8012a6c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8012a6e:	68bb      	ldr	r3, [r7, #8]
 8012a70:	685b      	ldr	r3, [r3, #4]
 8012a72:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8012a74:	693a      	ldr	r2, [r7, #16]
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	429a      	cmp	r2, r3
 8012a7a:	d203      	bcs.n	8012a84 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8012a7c:	4a2e      	ldr	r2, [pc, #184]	; (8012b38 <xTaskIncrementTick+0x15c>)
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8012a82:	e02f      	b.n	8012ae4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012a84:	68bb      	ldr	r3, [r7, #8]
 8012a86:	3304      	adds	r3, #4
 8012a88:	4618      	mov	r0, r3
 8012a8a:	f7fe fea3 	bl	80117d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012a8e:	68bb      	ldr	r3, [r7, #8]
 8012a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012a92:	2b00      	cmp	r3, #0
 8012a94:	d004      	beq.n	8012aa0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012a96:	68bb      	ldr	r3, [r7, #8]
 8012a98:	3318      	adds	r3, #24
 8012a9a:	4618      	mov	r0, r3
 8012a9c:	f7fe fe9a 	bl	80117d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8012aa0:	68bb      	ldr	r3, [r7, #8]
 8012aa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012aa4:	4b25      	ldr	r3, [pc, #148]	; (8012b3c <xTaskIncrementTick+0x160>)
 8012aa6:	681b      	ldr	r3, [r3, #0]
 8012aa8:	429a      	cmp	r2, r3
 8012aaa:	d903      	bls.n	8012ab4 <xTaskIncrementTick+0xd8>
 8012aac:	68bb      	ldr	r3, [r7, #8]
 8012aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012ab0:	4a22      	ldr	r2, [pc, #136]	; (8012b3c <xTaskIncrementTick+0x160>)
 8012ab2:	6013      	str	r3, [r2, #0]
 8012ab4:	68bb      	ldr	r3, [r7, #8]
 8012ab6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012ab8:	4613      	mov	r3, r2
 8012aba:	009b      	lsls	r3, r3, #2
 8012abc:	4413      	add	r3, r2
 8012abe:	009b      	lsls	r3, r3, #2
 8012ac0:	4a1f      	ldr	r2, [pc, #124]	; (8012b40 <xTaskIncrementTick+0x164>)
 8012ac2:	441a      	add	r2, r3
 8012ac4:	68bb      	ldr	r3, [r7, #8]
 8012ac6:	3304      	adds	r3, #4
 8012ac8:	4619      	mov	r1, r3
 8012aca:	4610      	mov	r0, r2
 8012acc:	f7fe fe25 	bl	801171a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012ad0:	68bb      	ldr	r3, [r7, #8]
 8012ad2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012ad4:	4b1b      	ldr	r3, [pc, #108]	; (8012b44 <xTaskIncrementTick+0x168>)
 8012ad6:	681b      	ldr	r3, [r3, #0]
 8012ad8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012ada:	429a      	cmp	r2, r3
 8012adc:	d3b8      	bcc.n	8012a50 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8012ade:	2301      	movs	r3, #1
 8012ae0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012ae2:	e7b5      	b.n	8012a50 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8012ae4:	4b17      	ldr	r3, [pc, #92]	; (8012b44 <xTaskIncrementTick+0x168>)
 8012ae6:	681b      	ldr	r3, [r3, #0]
 8012ae8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012aea:	4915      	ldr	r1, [pc, #84]	; (8012b40 <xTaskIncrementTick+0x164>)
 8012aec:	4613      	mov	r3, r2
 8012aee:	009b      	lsls	r3, r3, #2
 8012af0:	4413      	add	r3, r2
 8012af2:	009b      	lsls	r3, r3, #2
 8012af4:	440b      	add	r3, r1
 8012af6:	681b      	ldr	r3, [r3, #0]
 8012af8:	2b01      	cmp	r3, #1
 8012afa:	d901      	bls.n	8012b00 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8012afc:	2301      	movs	r3, #1
 8012afe:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8012b00:	4b11      	ldr	r3, [pc, #68]	; (8012b48 <xTaskIncrementTick+0x16c>)
 8012b02:	681b      	ldr	r3, [r3, #0]
 8012b04:	2b00      	cmp	r3, #0
 8012b06:	d007      	beq.n	8012b18 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8012b08:	2301      	movs	r3, #1
 8012b0a:	617b      	str	r3, [r7, #20]
 8012b0c:	e004      	b.n	8012b18 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8012b0e:	4b0f      	ldr	r3, [pc, #60]	; (8012b4c <xTaskIncrementTick+0x170>)
 8012b10:	681b      	ldr	r3, [r3, #0]
 8012b12:	3301      	adds	r3, #1
 8012b14:	4a0d      	ldr	r2, [pc, #52]	; (8012b4c <xTaskIncrementTick+0x170>)
 8012b16:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8012b18:	697b      	ldr	r3, [r7, #20]
}
 8012b1a:	4618      	mov	r0, r3
 8012b1c:	3718      	adds	r7, #24
 8012b1e:	46bd      	mov	sp, r7
 8012b20:	bd80      	pop	{r7, pc}
 8012b22:	bf00      	nop
 8012b24:	24001374 	.word	0x24001374
 8012b28:	24001350 	.word	0x24001350
 8012b2c:	24001304 	.word	0x24001304
 8012b30:	24001308 	.word	0x24001308
 8012b34:	24001364 	.word	0x24001364
 8012b38:	2400136c 	.word	0x2400136c
 8012b3c:	24001354 	.word	0x24001354
 8012b40:	24000e7c 	.word	0x24000e7c
 8012b44:	24000e78 	.word	0x24000e78
 8012b48:	24001360 	.word	0x24001360
 8012b4c:	2400135c 	.word	0x2400135c

08012b50 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8012b50:	b480      	push	{r7}
 8012b52:	b085      	sub	sp, #20
 8012b54:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8012b56:	4b28      	ldr	r3, [pc, #160]	; (8012bf8 <vTaskSwitchContext+0xa8>)
 8012b58:	681b      	ldr	r3, [r3, #0]
 8012b5a:	2b00      	cmp	r3, #0
 8012b5c:	d003      	beq.n	8012b66 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8012b5e:	4b27      	ldr	r3, [pc, #156]	; (8012bfc <vTaskSwitchContext+0xac>)
 8012b60:	2201      	movs	r2, #1
 8012b62:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8012b64:	e041      	b.n	8012bea <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8012b66:	4b25      	ldr	r3, [pc, #148]	; (8012bfc <vTaskSwitchContext+0xac>)
 8012b68:	2200      	movs	r2, #0
 8012b6a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012b6c:	4b24      	ldr	r3, [pc, #144]	; (8012c00 <vTaskSwitchContext+0xb0>)
 8012b6e:	681b      	ldr	r3, [r3, #0]
 8012b70:	60fb      	str	r3, [r7, #12]
 8012b72:	e010      	b.n	8012b96 <vTaskSwitchContext+0x46>
 8012b74:	68fb      	ldr	r3, [r7, #12]
 8012b76:	2b00      	cmp	r3, #0
 8012b78:	d10a      	bne.n	8012b90 <vTaskSwitchContext+0x40>
	__asm volatile
 8012b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012b7e:	f383 8811 	msr	BASEPRI, r3
 8012b82:	f3bf 8f6f 	isb	sy
 8012b86:	f3bf 8f4f 	dsb	sy
 8012b8a:	607b      	str	r3, [r7, #4]
}
 8012b8c:	bf00      	nop
 8012b8e:	e7fe      	b.n	8012b8e <vTaskSwitchContext+0x3e>
 8012b90:	68fb      	ldr	r3, [r7, #12]
 8012b92:	3b01      	subs	r3, #1
 8012b94:	60fb      	str	r3, [r7, #12]
 8012b96:	491b      	ldr	r1, [pc, #108]	; (8012c04 <vTaskSwitchContext+0xb4>)
 8012b98:	68fa      	ldr	r2, [r7, #12]
 8012b9a:	4613      	mov	r3, r2
 8012b9c:	009b      	lsls	r3, r3, #2
 8012b9e:	4413      	add	r3, r2
 8012ba0:	009b      	lsls	r3, r3, #2
 8012ba2:	440b      	add	r3, r1
 8012ba4:	681b      	ldr	r3, [r3, #0]
 8012ba6:	2b00      	cmp	r3, #0
 8012ba8:	d0e4      	beq.n	8012b74 <vTaskSwitchContext+0x24>
 8012baa:	68fa      	ldr	r2, [r7, #12]
 8012bac:	4613      	mov	r3, r2
 8012bae:	009b      	lsls	r3, r3, #2
 8012bb0:	4413      	add	r3, r2
 8012bb2:	009b      	lsls	r3, r3, #2
 8012bb4:	4a13      	ldr	r2, [pc, #76]	; (8012c04 <vTaskSwitchContext+0xb4>)
 8012bb6:	4413      	add	r3, r2
 8012bb8:	60bb      	str	r3, [r7, #8]
 8012bba:	68bb      	ldr	r3, [r7, #8]
 8012bbc:	685b      	ldr	r3, [r3, #4]
 8012bbe:	685a      	ldr	r2, [r3, #4]
 8012bc0:	68bb      	ldr	r3, [r7, #8]
 8012bc2:	605a      	str	r2, [r3, #4]
 8012bc4:	68bb      	ldr	r3, [r7, #8]
 8012bc6:	685a      	ldr	r2, [r3, #4]
 8012bc8:	68bb      	ldr	r3, [r7, #8]
 8012bca:	3308      	adds	r3, #8
 8012bcc:	429a      	cmp	r2, r3
 8012bce:	d104      	bne.n	8012bda <vTaskSwitchContext+0x8a>
 8012bd0:	68bb      	ldr	r3, [r7, #8]
 8012bd2:	685b      	ldr	r3, [r3, #4]
 8012bd4:	685a      	ldr	r2, [r3, #4]
 8012bd6:	68bb      	ldr	r3, [r7, #8]
 8012bd8:	605a      	str	r2, [r3, #4]
 8012bda:	68bb      	ldr	r3, [r7, #8]
 8012bdc:	685b      	ldr	r3, [r3, #4]
 8012bde:	68db      	ldr	r3, [r3, #12]
 8012be0:	4a09      	ldr	r2, [pc, #36]	; (8012c08 <vTaskSwitchContext+0xb8>)
 8012be2:	6013      	str	r3, [r2, #0]
 8012be4:	4a06      	ldr	r2, [pc, #24]	; (8012c00 <vTaskSwitchContext+0xb0>)
 8012be6:	68fb      	ldr	r3, [r7, #12]
 8012be8:	6013      	str	r3, [r2, #0]
}
 8012bea:	bf00      	nop
 8012bec:	3714      	adds	r7, #20
 8012bee:	46bd      	mov	sp, r7
 8012bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bf4:	4770      	bx	lr
 8012bf6:	bf00      	nop
 8012bf8:	24001374 	.word	0x24001374
 8012bfc:	24001360 	.word	0x24001360
 8012c00:	24001354 	.word	0x24001354
 8012c04:	24000e7c 	.word	0x24000e7c
 8012c08:	24000e78 	.word	0x24000e78

08012c0c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8012c0c:	b580      	push	{r7, lr}
 8012c0e:	b084      	sub	sp, #16
 8012c10:	af00      	add	r7, sp, #0
 8012c12:	6078      	str	r0, [r7, #4]
 8012c14:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	2b00      	cmp	r3, #0
 8012c1a:	d10a      	bne.n	8012c32 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8012c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012c20:	f383 8811 	msr	BASEPRI, r3
 8012c24:	f3bf 8f6f 	isb	sy
 8012c28:	f3bf 8f4f 	dsb	sy
 8012c2c:	60fb      	str	r3, [r7, #12]
}
 8012c2e:	bf00      	nop
 8012c30:	e7fe      	b.n	8012c30 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012c32:	4b07      	ldr	r3, [pc, #28]	; (8012c50 <vTaskPlaceOnEventList+0x44>)
 8012c34:	681b      	ldr	r3, [r3, #0]
 8012c36:	3318      	adds	r3, #24
 8012c38:	4619      	mov	r1, r3
 8012c3a:	6878      	ldr	r0, [r7, #4]
 8012c3c:	f7fe fd91 	bl	8011762 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012c40:	2101      	movs	r1, #1
 8012c42:	6838      	ldr	r0, [r7, #0]
 8012c44:	f000 fb32 	bl	80132ac <prvAddCurrentTaskToDelayedList>
}
 8012c48:	bf00      	nop
 8012c4a:	3710      	adds	r7, #16
 8012c4c:	46bd      	mov	sp, r7
 8012c4e:	bd80      	pop	{r7, pc}
 8012c50:	24000e78 	.word	0x24000e78

08012c54 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8012c54:	b580      	push	{r7, lr}
 8012c56:	b086      	sub	sp, #24
 8012c58:	af00      	add	r7, sp, #0
 8012c5a:	60f8      	str	r0, [r7, #12]
 8012c5c:	60b9      	str	r1, [r7, #8]
 8012c5e:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8012c60:	68fb      	ldr	r3, [r7, #12]
 8012c62:	2b00      	cmp	r3, #0
 8012c64:	d10a      	bne.n	8012c7c <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 8012c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012c6a:	f383 8811 	msr	BASEPRI, r3
 8012c6e:	f3bf 8f6f 	isb	sy
 8012c72:	f3bf 8f4f 	dsb	sy
 8012c76:	617b      	str	r3, [r7, #20]
}
 8012c78:	bf00      	nop
 8012c7a:	e7fe      	b.n	8012c7a <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8012c7c:	4b11      	ldr	r3, [pc, #68]	; (8012cc4 <vTaskPlaceOnUnorderedEventList+0x70>)
 8012c7e:	681b      	ldr	r3, [r3, #0]
 8012c80:	2b00      	cmp	r3, #0
 8012c82:	d10a      	bne.n	8012c9a <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 8012c84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012c88:	f383 8811 	msr	BASEPRI, r3
 8012c8c:	f3bf 8f6f 	isb	sy
 8012c90:	f3bf 8f4f 	dsb	sy
 8012c94:	613b      	str	r3, [r7, #16]
}
 8012c96:	bf00      	nop
 8012c98:	e7fe      	b.n	8012c98 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8012c9a:	4b0b      	ldr	r3, [pc, #44]	; (8012cc8 <vTaskPlaceOnUnorderedEventList+0x74>)
 8012c9c:	681b      	ldr	r3, [r3, #0]
 8012c9e:	68ba      	ldr	r2, [r7, #8]
 8012ca0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8012ca4:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012ca6:	4b08      	ldr	r3, [pc, #32]	; (8012cc8 <vTaskPlaceOnUnorderedEventList+0x74>)
 8012ca8:	681b      	ldr	r3, [r3, #0]
 8012caa:	3318      	adds	r3, #24
 8012cac:	4619      	mov	r1, r3
 8012cae:	68f8      	ldr	r0, [r7, #12]
 8012cb0:	f7fe fd33 	bl	801171a <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012cb4:	2101      	movs	r1, #1
 8012cb6:	6878      	ldr	r0, [r7, #4]
 8012cb8:	f000 faf8 	bl	80132ac <prvAddCurrentTaskToDelayedList>
}
 8012cbc:	bf00      	nop
 8012cbe:	3718      	adds	r7, #24
 8012cc0:	46bd      	mov	sp, r7
 8012cc2:	bd80      	pop	{r7, pc}
 8012cc4:	24001374 	.word	0x24001374
 8012cc8:	24000e78 	.word	0x24000e78

08012ccc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012ccc:	b580      	push	{r7, lr}
 8012cce:	b086      	sub	sp, #24
 8012cd0:	af00      	add	r7, sp, #0
 8012cd2:	60f8      	str	r0, [r7, #12]
 8012cd4:	60b9      	str	r1, [r7, #8]
 8012cd6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8012cd8:	68fb      	ldr	r3, [r7, #12]
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	d10a      	bne.n	8012cf4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8012cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ce2:	f383 8811 	msr	BASEPRI, r3
 8012ce6:	f3bf 8f6f 	isb	sy
 8012cea:	f3bf 8f4f 	dsb	sy
 8012cee:	617b      	str	r3, [r7, #20]
}
 8012cf0:	bf00      	nop
 8012cf2:	e7fe      	b.n	8012cf2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012cf4:	4b0a      	ldr	r3, [pc, #40]	; (8012d20 <vTaskPlaceOnEventListRestricted+0x54>)
 8012cf6:	681b      	ldr	r3, [r3, #0]
 8012cf8:	3318      	adds	r3, #24
 8012cfa:	4619      	mov	r1, r3
 8012cfc:	68f8      	ldr	r0, [r7, #12]
 8012cfe:	f7fe fd0c 	bl	801171a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8012d02:	687b      	ldr	r3, [r7, #4]
 8012d04:	2b00      	cmp	r3, #0
 8012d06:	d002      	beq.n	8012d0e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8012d08:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012d0c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8012d0e:	6879      	ldr	r1, [r7, #4]
 8012d10:	68b8      	ldr	r0, [r7, #8]
 8012d12:	f000 facb 	bl	80132ac <prvAddCurrentTaskToDelayedList>
	}
 8012d16:	bf00      	nop
 8012d18:	3718      	adds	r7, #24
 8012d1a:	46bd      	mov	sp, r7
 8012d1c:	bd80      	pop	{r7, pc}
 8012d1e:	bf00      	nop
 8012d20:	24000e78 	.word	0x24000e78

08012d24 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8012d24:	b580      	push	{r7, lr}
 8012d26:	b086      	sub	sp, #24
 8012d28:	af00      	add	r7, sp, #0
 8012d2a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	68db      	ldr	r3, [r3, #12]
 8012d30:	68db      	ldr	r3, [r3, #12]
 8012d32:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8012d34:	693b      	ldr	r3, [r7, #16]
 8012d36:	2b00      	cmp	r3, #0
 8012d38:	d10a      	bne.n	8012d50 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8012d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d3e:	f383 8811 	msr	BASEPRI, r3
 8012d42:	f3bf 8f6f 	isb	sy
 8012d46:	f3bf 8f4f 	dsb	sy
 8012d4a:	60fb      	str	r3, [r7, #12]
}
 8012d4c:	bf00      	nop
 8012d4e:	e7fe      	b.n	8012d4e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8012d50:	693b      	ldr	r3, [r7, #16]
 8012d52:	3318      	adds	r3, #24
 8012d54:	4618      	mov	r0, r3
 8012d56:	f7fe fd3d 	bl	80117d4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012d5a:	4b1e      	ldr	r3, [pc, #120]	; (8012dd4 <xTaskRemoveFromEventList+0xb0>)
 8012d5c:	681b      	ldr	r3, [r3, #0]
 8012d5e:	2b00      	cmp	r3, #0
 8012d60:	d11d      	bne.n	8012d9e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8012d62:	693b      	ldr	r3, [r7, #16]
 8012d64:	3304      	adds	r3, #4
 8012d66:	4618      	mov	r0, r3
 8012d68:	f7fe fd34 	bl	80117d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8012d6c:	693b      	ldr	r3, [r7, #16]
 8012d6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012d70:	4b19      	ldr	r3, [pc, #100]	; (8012dd8 <xTaskRemoveFromEventList+0xb4>)
 8012d72:	681b      	ldr	r3, [r3, #0]
 8012d74:	429a      	cmp	r2, r3
 8012d76:	d903      	bls.n	8012d80 <xTaskRemoveFromEventList+0x5c>
 8012d78:	693b      	ldr	r3, [r7, #16]
 8012d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012d7c:	4a16      	ldr	r2, [pc, #88]	; (8012dd8 <xTaskRemoveFromEventList+0xb4>)
 8012d7e:	6013      	str	r3, [r2, #0]
 8012d80:	693b      	ldr	r3, [r7, #16]
 8012d82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012d84:	4613      	mov	r3, r2
 8012d86:	009b      	lsls	r3, r3, #2
 8012d88:	4413      	add	r3, r2
 8012d8a:	009b      	lsls	r3, r3, #2
 8012d8c:	4a13      	ldr	r2, [pc, #76]	; (8012ddc <xTaskRemoveFromEventList+0xb8>)
 8012d8e:	441a      	add	r2, r3
 8012d90:	693b      	ldr	r3, [r7, #16]
 8012d92:	3304      	adds	r3, #4
 8012d94:	4619      	mov	r1, r3
 8012d96:	4610      	mov	r0, r2
 8012d98:	f7fe fcbf 	bl	801171a <vListInsertEnd>
 8012d9c:	e005      	b.n	8012daa <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8012d9e:	693b      	ldr	r3, [r7, #16]
 8012da0:	3318      	adds	r3, #24
 8012da2:	4619      	mov	r1, r3
 8012da4:	480e      	ldr	r0, [pc, #56]	; (8012de0 <xTaskRemoveFromEventList+0xbc>)
 8012da6:	f7fe fcb8 	bl	801171a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012daa:	693b      	ldr	r3, [r7, #16]
 8012dac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012dae:	4b0d      	ldr	r3, [pc, #52]	; (8012de4 <xTaskRemoveFromEventList+0xc0>)
 8012db0:	681b      	ldr	r3, [r3, #0]
 8012db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012db4:	429a      	cmp	r2, r3
 8012db6:	d905      	bls.n	8012dc4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8012db8:	2301      	movs	r3, #1
 8012dba:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8012dbc:	4b0a      	ldr	r3, [pc, #40]	; (8012de8 <xTaskRemoveFromEventList+0xc4>)
 8012dbe:	2201      	movs	r2, #1
 8012dc0:	601a      	str	r2, [r3, #0]
 8012dc2:	e001      	b.n	8012dc8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8012dc4:	2300      	movs	r3, #0
 8012dc6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8012dc8:	697b      	ldr	r3, [r7, #20]
}
 8012dca:	4618      	mov	r0, r3
 8012dcc:	3718      	adds	r7, #24
 8012dce:	46bd      	mov	sp, r7
 8012dd0:	bd80      	pop	{r7, pc}
 8012dd2:	bf00      	nop
 8012dd4:	24001374 	.word	0x24001374
 8012dd8:	24001354 	.word	0x24001354
 8012ddc:	24000e7c 	.word	0x24000e7c
 8012de0:	2400130c 	.word	0x2400130c
 8012de4:	24000e78 	.word	0x24000e78
 8012de8:	24001360 	.word	0x24001360

08012dec <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8012dec:	b580      	push	{r7, lr}
 8012dee:	b086      	sub	sp, #24
 8012df0:	af00      	add	r7, sp, #0
 8012df2:	6078      	str	r0, [r7, #4]
 8012df4:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8012df6:	4b29      	ldr	r3, [pc, #164]	; (8012e9c <vTaskRemoveFromUnorderedEventList+0xb0>)
 8012df8:	681b      	ldr	r3, [r3, #0]
 8012dfa:	2b00      	cmp	r3, #0
 8012dfc:	d10a      	bne.n	8012e14 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 8012dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012e02:	f383 8811 	msr	BASEPRI, r3
 8012e06:	f3bf 8f6f 	isb	sy
 8012e0a:	f3bf 8f4f 	dsb	sy
 8012e0e:	613b      	str	r3, [r7, #16]
}
 8012e10:	bf00      	nop
 8012e12:	e7fe      	b.n	8012e12 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8012e14:	683b      	ldr	r3, [r7, #0]
 8012e16:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8012e1a:	687b      	ldr	r3, [r7, #4]
 8012e1c:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012e1e:	687b      	ldr	r3, [r7, #4]
 8012e20:	68db      	ldr	r3, [r3, #12]
 8012e22:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8012e24:	697b      	ldr	r3, [r7, #20]
 8012e26:	2b00      	cmp	r3, #0
 8012e28:	d10a      	bne.n	8012e40 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 8012e2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012e2e:	f383 8811 	msr	BASEPRI, r3
 8012e32:	f3bf 8f6f 	isb	sy
 8012e36:	f3bf 8f4f 	dsb	sy
 8012e3a:	60fb      	str	r3, [r7, #12]
}
 8012e3c:	bf00      	nop
 8012e3e:	e7fe      	b.n	8012e3e <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8012e40:	6878      	ldr	r0, [r7, #4]
 8012e42:	f7fe fcc7 	bl	80117d4 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8012e46:	697b      	ldr	r3, [r7, #20]
 8012e48:	3304      	adds	r3, #4
 8012e4a:	4618      	mov	r0, r3
 8012e4c:	f7fe fcc2 	bl	80117d4 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8012e50:	697b      	ldr	r3, [r7, #20]
 8012e52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012e54:	4b12      	ldr	r3, [pc, #72]	; (8012ea0 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8012e56:	681b      	ldr	r3, [r3, #0]
 8012e58:	429a      	cmp	r2, r3
 8012e5a:	d903      	bls.n	8012e64 <vTaskRemoveFromUnorderedEventList+0x78>
 8012e5c:	697b      	ldr	r3, [r7, #20]
 8012e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012e60:	4a0f      	ldr	r2, [pc, #60]	; (8012ea0 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8012e62:	6013      	str	r3, [r2, #0]
 8012e64:	697b      	ldr	r3, [r7, #20]
 8012e66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012e68:	4613      	mov	r3, r2
 8012e6a:	009b      	lsls	r3, r3, #2
 8012e6c:	4413      	add	r3, r2
 8012e6e:	009b      	lsls	r3, r3, #2
 8012e70:	4a0c      	ldr	r2, [pc, #48]	; (8012ea4 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8012e72:	441a      	add	r2, r3
 8012e74:	697b      	ldr	r3, [r7, #20]
 8012e76:	3304      	adds	r3, #4
 8012e78:	4619      	mov	r1, r3
 8012e7a:	4610      	mov	r0, r2
 8012e7c:	f7fe fc4d 	bl	801171a <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012e80:	697b      	ldr	r3, [r7, #20]
 8012e82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012e84:	4b08      	ldr	r3, [pc, #32]	; (8012ea8 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8012e86:	681b      	ldr	r3, [r3, #0]
 8012e88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012e8a:	429a      	cmp	r2, r3
 8012e8c:	d902      	bls.n	8012e94 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8012e8e:	4b07      	ldr	r3, [pc, #28]	; (8012eac <vTaskRemoveFromUnorderedEventList+0xc0>)
 8012e90:	2201      	movs	r2, #1
 8012e92:	601a      	str	r2, [r3, #0]
	}
}
 8012e94:	bf00      	nop
 8012e96:	3718      	adds	r7, #24
 8012e98:	46bd      	mov	sp, r7
 8012e9a:	bd80      	pop	{r7, pc}
 8012e9c:	24001374 	.word	0x24001374
 8012ea0:	24001354 	.word	0x24001354
 8012ea4:	24000e7c 	.word	0x24000e7c
 8012ea8:	24000e78 	.word	0x24000e78
 8012eac:	24001360 	.word	0x24001360

08012eb0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8012eb0:	b480      	push	{r7}
 8012eb2:	b083      	sub	sp, #12
 8012eb4:	af00      	add	r7, sp, #0
 8012eb6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8012eb8:	4b06      	ldr	r3, [pc, #24]	; (8012ed4 <vTaskInternalSetTimeOutState+0x24>)
 8012eba:	681a      	ldr	r2, [r3, #0]
 8012ebc:	687b      	ldr	r3, [r7, #4]
 8012ebe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8012ec0:	4b05      	ldr	r3, [pc, #20]	; (8012ed8 <vTaskInternalSetTimeOutState+0x28>)
 8012ec2:	681a      	ldr	r2, [r3, #0]
 8012ec4:	687b      	ldr	r3, [r7, #4]
 8012ec6:	605a      	str	r2, [r3, #4]
}
 8012ec8:	bf00      	nop
 8012eca:	370c      	adds	r7, #12
 8012ecc:	46bd      	mov	sp, r7
 8012ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ed2:	4770      	bx	lr
 8012ed4:	24001364 	.word	0x24001364
 8012ed8:	24001350 	.word	0x24001350

08012edc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8012edc:	b580      	push	{r7, lr}
 8012ede:	b088      	sub	sp, #32
 8012ee0:	af00      	add	r7, sp, #0
 8012ee2:	6078      	str	r0, [r7, #4]
 8012ee4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	2b00      	cmp	r3, #0
 8012eea:	d10a      	bne.n	8012f02 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8012eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ef0:	f383 8811 	msr	BASEPRI, r3
 8012ef4:	f3bf 8f6f 	isb	sy
 8012ef8:	f3bf 8f4f 	dsb	sy
 8012efc:	613b      	str	r3, [r7, #16]
}
 8012efe:	bf00      	nop
 8012f00:	e7fe      	b.n	8012f00 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8012f02:	683b      	ldr	r3, [r7, #0]
 8012f04:	2b00      	cmp	r3, #0
 8012f06:	d10a      	bne.n	8012f1e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8012f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012f0c:	f383 8811 	msr	BASEPRI, r3
 8012f10:	f3bf 8f6f 	isb	sy
 8012f14:	f3bf 8f4f 	dsb	sy
 8012f18:	60fb      	str	r3, [r7, #12]
}
 8012f1a:	bf00      	nop
 8012f1c:	e7fe      	b.n	8012f1c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8012f1e:	f000 feb1 	bl	8013c84 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8012f22:	4b1d      	ldr	r3, [pc, #116]	; (8012f98 <xTaskCheckForTimeOut+0xbc>)
 8012f24:	681b      	ldr	r3, [r3, #0]
 8012f26:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012f28:	687b      	ldr	r3, [r7, #4]
 8012f2a:	685b      	ldr	r3, [r3, #4]
 8012f2c:	69ba      	ldr	r2, [r7, #24]
 8012f2e:	1ad3      	subs	r3, r2, r3
 8012f30:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8012f32:	683b      	ldr	r3, [r7, #0]
 8012f34:	681b      	ldr	r3, [r3, #0]
 8012f36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012f3a:	d102      	bne.n	8012f42 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8012f3c:	2300      	movs	r3, #0
 8012f3e:	61fb      	str	r3, [r7, #28]
 8012f40:	e023      	b.n	8012f8a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8012f42:	687b      	ldr	r3, [r7, #4]
 8012f44:	681a      	ldr	r2, [r3, #0]
 8012f46:	4b15      	ldr	r3, [pc, #84]	; (8012f9c <xTaskCheckForTimeOut+0xc0>)
 8012f48:	681b      	ldr	r3, [r3, #0]
 8012f4a:	429a      	cmp	r2, r3
 8012f4c:	d007      	beq.n	8012f5e <xTaskCheckForTimeOut+0x82>
 8012f4e:	687b      	ldr	r3, [r7, #4]
 8012f50:	685b      	ldr	r3, [r3, #4]
 8012f52:	69ba      	ldr	r2, [r7, #24]
 8012f54:	429a      	cmp	r2, r3
 8012f56:	d302      	bcc.n	8012f5e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8012f58:	2301      	movs	r3, #1
 8012f5a:	61fb      	str	r3, [r7, #28]
 8012f5c:	e015      	b.n	8012f8a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8012f5e:	683b      	ldr	r3, [r7, #0]
 8012f60:	681b      	ldr	r3, [r3, #0]
 8012f62:	697a      	ldr	r2, [r7, #20]
 8012f64:	429a      	cmp	r2, r3
 8012f66:	d20b      	bcs.n	8012f80 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8012f68:	683b      	ldr	r3, [r7, #0]
 8012f6a:	681a      	ldr	r2, [r3, #0]
 8012f6c:	697b      	ldr	r3, [r7, #20]
 8012f6e:	1ad2      	subs	r2, r2, r3
 8012f70:	683b      	ldr	r3, [r7, #0]
 8012f72:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8012f74:	6878      	ldr	r0, [r7, #4]
 8012f76:	f7ff ff9b 	bl	8012eb0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8012f7a:	2300      	movs	r3, #0
 8012f7c:	61fb      	str	r3, [r7, #28]
 8012f7e:	e004      	b.n	8012f8a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8012f80:	683b      	ldr	r3, [r7, #0]
 8012f82:	2200      	movs	r2, #0
 8012f84:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8012f86:	2301      	movs	r3, #1
 8012f88:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8012f8a:	f000 feab 	bl	8013ce4 <vPortExitCritical>

	return xReturn;
 8012f8e:	69fb      	ldr	r3, [r7, #28]
}
 8012f90:	4618      	mov	r0, r3
 8012f92:	3720      	adds	r7, #32
 8012f94:	46bd      	mov	sp, r7
 8012f96:	bd80      	pop	{r7, pc}
 8012f98:	24001350 	.word	0x24001350
 8012f9c:	24001364 	.word	0x24001364

08012fa0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8012fa0:	b480      	push	{r7}
 8012fa2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8012fa4:	4b03      	ldr	r3, [pc, #12]	; (8012fb4 <vTaskMissedYield+0x14>)
 8012fa6:	2201      	movs	r2, #1
 8012fa8:	601a      	str	r2, [r3, #0]
}
 8012faa:	bf00      	nop
 8012fac:	46bd      	mov	sp, r7
 8012fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fb2:	4770      	bx	lr
 8012fb4:	24001360 	.word	0x24001360

08012fb8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8012fb8:	b580      	push	{r7, lr}
 8012fba:	b082      	sub	sp, #8
 8012fbc:	af00      	add	r7, sp, #0
 8012fbe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8012fc0:	f000 f852 	bl	8013068 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8012fc4:	4b06      	ldr	r3, [pc, #24]	; (8012fe0 <prvIdleTask+0x28>)
 8012fc6:	681b      	ldr	r3, [r3, #0]
 8012fc8:	2b01      	cmp	r3, #1
 8012fca:	d9f9      	bls.n	8012fc0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8012fcc:	4b05      	ldr	r3, [pc, #20]	; (8012fe4 <prvIdleTask+0x2c>)
 8012fce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012fd2:	601a      	str	r2, [r3, #0]
 8012fd4:	f3bf 8f4f 	dsb	sy
 8012fd8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8012fdc:	e7f0      	b.n	8012fc0 <prvIdleTask+0x8>
 8012fde:	bf00      	nop
 8012fe0:	24000e7c 	.word	0x24000e7c
 8012fe4:	e000ed04 	.word	0xe000ed04

08012fe8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8012fe8:	b580      	push	{r7, lr}
 8012fea:	b082      	sub	sp, #8
 8012fec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012fee:	2300      	movs	r3, #0
 8012ff0:	607b      	str	r3, [r7, #4]
 8012ff2:	e00c      	b.n	801300e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8012ff4:	687a      	ldr	r2, [r7, #4]
 8012ff6:	4613      	mov	r3, r2
 8012ff8:	009b      	lsls	r3, r3, #2
 8012ffa:	4413      	add	r3, r2
 8012ffc:	009b      	lsls	r3, r3, #2
 8012ffe:	4a12      	ldr	r2, [pc, #72]	; (8013048 <prvInitialiseTaskLists+0x60>)
 8013000:	4413      	add	r3, r2
 8013002:	4618      	mov	r0, r3
 8013004:	f7fe fb5c 	bl	80116c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013008:	687b      	ldr	r3, [r7, #4]
 801300a:	3301      	adds	r3, #1
 801300c:	607b      	str	r3, [r7, #4]
 801300e:	687b      	ldr	r3, [r7, #4]
 8013010:	2b37      	cmp	r3, #55	; 0x37
 8013012:	d9ef      	bls.n	8012ff4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8013014:	480d      	ldr	r0, [pc, #52]	; (801304c <prvInitialiseTaskLists+0x64>)
 8013016:	f7fe fb53 	bl	80116c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801301a:	480d      	ldr	r0, [pc, #52]	; (8013050 <prvInitialiseTaskLists+0x68>)
 801301c:	f7fe fb50 	bl	80116c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8013020:	480c      	ldr	r0, [pc, #48]	; (8013054 <prvInitialiseTaskLists+0x6c>)
 8013022:	f7fe fb4d 	bl	80116c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8013026:	480c      	ldr	r0, [pc, #48]	; (8013058 <prvInitialiseTaskLists+0x70>)
 8013028:	f7fe fb4a 	bl	80116c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801302c:	480b      	ldr	r0, [pc, #44]	; (801305c <prvInitialiseTaskLists+0x74>)
 801302e:	f7fe fb47 	bl	80116c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8013032:	4b0b      	ldr	r3, [pc, #44]	; (8013060 <prvInitialiseTaskLists+0x78>)
 8013034:	4a05      	ldr	r2, [pc, #20]	; (801304c <prvInitialiseTaskLists+0x64>)
 8013036:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8013038:	4b0a      	ldr	r3, [pc, #40]	; (8013064 <prvInitialiseTaskLists+0x7c>)
 801303a:	4a05      	ldr	r2, [pc, #20]	; (8013050 <prvInitialiseTaskLists+0x68>)
 801303c:	601a      	str	r2, [r3, #0]
}
 801303e:	bf00      	nop
 8013040:	3708      	adds	r7, #8
 8013042:	46bd      	mov	sp, r7
 8013044:	bd80      	pop	{r7, pc}
 8013046:	bf00      	nop
 8013048:	24000e7c 	.word	0x24000e7c
 801304c:	240012dc 	.word	0x240012dc
 8013050:	240012f0 	.word	0x240012f0
 8013054:	2400130c 	.word	0x2400130c
 8013058:	24001320 	.word	0x24001320
 801305c:	24001338 	.word	0x24001338
 8013060:	24001304 	.word	0x24001304
 8013064:	24001308 	.word	0x24001308

08013068 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8013068:	b580      	push	{r7, lr}
 801306a:	b082      	sub	sp, #8
 801306c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801306e:	e019      	b.n	80130a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8013070:	f000 fe08 	bl	8013c84 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013074:	4b10      	ldr	r3, [pc, #64]	; (80130b8 <prvCheckTasksWaitingTermination+0x50>)
 8013076:	68db      	ldr	r3, [r3, #12]
 8013078:	68db      	ldr	r3, [r3, #12]
 801307a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	3304      	adds	r3, #4
 8013080:	4618      	mov	r0, r3
 8013082:	f7fe fba7 	bl	80117d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8013086:	4b0d      	ldr	r3, [pc, #52]	; (80130bc <prvCheckTasksWaitingTermination+0x54>)
 8013088:	681b      	ldr	r3, [r3, #0]
 801308a:	3b01      	subs	r3, #1
 801308c:	4a0b      	ldr	r2, [pc, #44]	; (80130bc <prvCheckTasksWaitingTermination+0x54>)
 801308e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8013090:	4b0b      	ldr	r3, [pc, #44]	; (80130c0 <prvCheckTasksWaitingTermination+0x58>)
 8013092:	681b      	ldr	r3, [r3, #0]
 8013094:	3b01      	subs	r3, #1
 8013096:	4a0a      	ldr	r2, [pc, #40]	; (80130c0 <prvCheckTasksWaitingTermination+0x58>)
 8013098:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801309a:	f000 fe23 	bl	8013ce4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801309e:	6878      	ldr	r0, [r7, #4]
 80130a0:	f000 f810 	bl	80130c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80130a4:	4b06      	ldr	r3, [pc, #24]	; (80130c0 <prvCheckTasksWaitingTermination+0x58>)
 80130a6:	681b      	ldr	r3, [r3, #0]
 80130a8:	2b00      	cmp	r3, #0
 80130aa:	d1e1      	bne.n	8013070 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80130ac:	bf00      	nop
 80130ae:	bf00      	nop
 80130b0:	3708      	adds	r7, #8
 80130b2:	46bd      	mov	sp, r7
 80130b4:	bd80      	pop	{r7, pc}
 80130b6:	bf00      	nop
 80130b8:	24001320 	.word	0x24001320
 80130bc:	2400134c 	.word	0x2400134c
 80130c0:	24001334 	.word	0x24001334

080130c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80130c4:	b580      	push	{r7, lr}
 80130c6:	b084      	sub	sp, #16
 80130c8:	af00      	add	r7, sp, #0
 80130ca:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80130d2:	2b00      	cmp	r3, #0
 80130d4:	d108      	bne.n	80130e8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80130d6:	687b      	ldr	r3, [r7, #4]
 80130d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80130da:	4618      	mov	r0, r3
 80130dc:	f000 ffc0 	bl	8014060 <vPortFree>
				vPortFree( pxTCB );
 80130e0:	6878      	ldr	r0, [r7, #4]
 80130e2:	f000 ffbd 	bl	8014060 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80130e6:	e018      	b.n	801311a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80130e8:	687b      	ldr	r3, [r7, #4]
 80130ea:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80130ee:	2b01      	cmp	r3, #1
 80130f0:	d103      	bne.n	80130fa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80130f2:	6878      	ldr	r0, [r7, #4]
 80130f4:	f000 ffb4 	bl	8014060 <vPortFree>
	}
 80130f8:	e00f      	b.n	801311a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80130fa:	687b      	ldr	r3, [r7, #4]
 80130fc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8013100:	2b02      	cmp	r3, #2
 8013102:	d00a      	beq.n	801311a <prvDeleteTCB+0x56>
	__asm volatile
 8013104:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013108:	f383 8811 	msr	BASEPRI, r3
 801310c:	f3bf 8f6f 	isb	sy
 8013110:	f3bf 8f4f 	dsb	sy
 8013114:	60fb      	str	r3, [r7, #12]
}
 8013116:	bf00      	nop
 8013118:	e7fe      	b.n	8013118 <prvDeleteTCB+0x54>
	}
 801311a:	bf00      	nop
 801311c:	3710      	adds	r7, #16
 801311e:	46bd      	mov	sp, r7
 8013120:	bd80      	pop	{r7, pc}
	...

08013124 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8013124:	b480      	push	{r7}
 8013126:	b083      	sub	sp, #12
 8013128:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801312a:	4b0c      	ldr	r3, [pc, #48]	; (801315c <prvResetNextTaskUnblockTime+0x38>)
 801312c:	681b      	ldr	r3, [r3, #0]
 801312e:	681b      	ldr	r3, [r3, #0]
 8013130:	2b00      	cmp	r3, #0
 8013132:	d104      	bne.n	801313e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8013134:	4b0a      	ldr	r3, [pc, #40]	; (8013160 <prvResetNextTaskUnblockTime+0x3c>)
 8013136:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801313a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801313c:	e008      	b.n	8013150 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801313e:	4b07      	ldr	r3, [pc, #28]	; (801315c <prvResetNextTaskUnblockTime+0x38>)
 8013140:	681b      	ldr	r3, [r3, #0]
 8013142:	68db      	ldr	r3, [r3, #12]
 8013144:	68db      	ldr	r3, [r3, #12]
 8013146:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013148:	687b      	ldr	r3, [r7, #4]
 801314a:	685b      	ldr	r3, [r3, #4]
 801314c:	4a04      	ldr	r2, [pc, #16]	; (8013160 <prvResetNextTaskUnblockTime+0x3c>)
 801314e:	6013      	str	r3, [r2, #0]
}
 8013150:	bf00      	nop
 8013152:	370c      	adds	r7, #12
 8013154:	46bd      	mov	sp, r7
 8013156:	f85d 7b04 	ldr.w	r7, [sp], #4
 801315a:	4770      	bx	lr
 801315c:	24001304 	.word	0x24001304
 8013160:	2400136c 	.word	0x2400136c

08013164 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8013164:	b480      	push	{r7}
 8013166:	b083      	sub	sp, #12
 8013168:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801316a:	4b0b      	ldr	r3, [pc, #44]	; (8013198 <xTaskGetSchedulerState+0x34>)
 801316c:	681b      	ldr	r3, [r3, #0]
 801316e:	2b00      	cmp	r3, #0
 8013170:	d102      	bne.n	8013178 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8013172:	2301      	movs	r3, #1
 8013174:	607b      	str	r3, [r7, #4]
 8013176:	e008      	b.n	801318a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013178:	4b08      	ldr	r3, [pc, #32]	; (801319c <xTaskGetSchedulerState+0x38>)
 801317a:	681b      	ldr	r3, [r3, #0]
 801317c:	2b00      	cmp	r3, #0
 801317e:	d102      	bne.n	8013186 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8013180:	2302      	movs	r3, #2
 8013182:	607b      	str	r3, [r7, #4]
 8013184:	e001      	b.n	801318a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8013186:	2300      	movs	r3, #0
 8013188:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801318a:	687b      	ldr	r3, [r7, #4]
	}
 801318c:	4618      	mov	r0, r3
 801318e:	370c      	adds	r7, #12
 8013190:	46bd      	mov	sp, r7
 8013192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013196:	4770      	bx	lr
 8013198:	24001358 	.word	0x24001358
 801319c:	24001374 	.word	0x24001374

080131a0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80131a0:	b580      	push	{r7, lr}
 80131a2:	b086      	sub	sp, #24
 80131a4:	af00      	add	r7, sp, #0
 80131a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80131a8:	687b      	ldr	r3, [r7, #4]
 80131aa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80131ac:	2300      	movs	r3, #0
 80131ae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80131b0:	687b      	ldr	r3, [r7, #4]
 80131b2:	2b00      	cmp	r3, #0
 80131b4:	d056      	beq.n	8013264 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80131b6:	4b2e      	ldr	r3, [pc, #184]	; (8013270 <xTaskPriorityDisinherit+0xd0>)
 80131b8:	681b      	ldr	r3, [r3, #0]
 80131ba:	693a      	ldr	r2, [r7, #16]
 80131bc:	429a      	cmp	r2, r3
 80131be:	d00a      	beq.n	80131d6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80131c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80131c4:	f383 8811 	msr	BASEPRI, r3
 80131c8:	f3bf 8f6f 	isb	sy
 80131cc:	f3bf 8f4f 	dsb	sy
 80131d0:	60fb      	str	r3, [r7, #12]
}
 80131d2:	bf00      	nop
 80131d4:	e7fe      	b.n	80131d4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80131d6:	693b      	ldr	r3, [r7, #16]
 80131d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80131da:	2b00      	cmp	r3, #0
 80131dc:	d10a      	bne.n	80131f4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80131de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80131e2:	f383 8811 	msr	BASEPRI, r3
 80131e6:	f3bf 8f6f 	isb	sy
 80131ea:	f3bf 8f4f 	dsb	sy
 80131ee:	60bb      	str	r3, [r7, #8]
}
 80131f0:	bf00      	nop
 80131f2:	e7fe      	b.n	80131f2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80131f4:	693b      	ldr	r3, [r7, #16]
 80131f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80131f8:	1e5a      	subs	r2, r3, #1
 80131fa:	693b      	ldr	r3, [r7, #16]
 80131fc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80131fe:	693b      	ldr	r3, [r7, #16]
 8013200:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013202:	693b      	ldr	r3, [r7, #16]
 8013204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013206:	429a      	cmp	r2, r3
 8013208:	d02c      	beq.n	8013264 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801320a:	693b      	ldr	r3, [r7, #16]
 801320c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801320e:	2b00      	cmp	r3, #0
 8013210:	d128      	bne.n	8013264 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013212:	693b      	ldr	r3, [r7, #16]
 8013214:	3304      	adds	r3, #4
 8013216:	4618      	mov	r0, r3
 8013218:	f7fe fadc 	bl	80117d4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801321c:	693b      	ldr	r3, [r7, #16]
 801321e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8013220:	693b      	ldr	r3, [r7, #16]
 8013222:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013224:	693b      	ldr	r3, [r7, #16]
 8013226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013228:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801322c:	693b      	ldr	r3, [r7, #16]
 801322e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8013230:	693b      	ldr	r3, [r7, #16]
 8013232:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013234:	4b0f      	ldr	r3, [pc, #60]	; (8013274 <xTaskPriorityDisinherit+0xd4>)
 8013236:	681b      	ldr	r3, [r3, #0]
 8013238:	429a      	cmp	r2, r3
 801323a:	d903      	bls.n	8013244 <xTaskPriorityDisinherit+0xa4>
 801323c:	693b      	ldr	r3, [r7, #16]
 801323e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013240:	4a0c      	ldr	r2, [pc, #48]	; (8013274 <xTaskPriorityDisinherit+0xd4>)
 8013242:	6013      	str	r3, [r2, #0]
 8013244:	693b      	ldr	r3, [r7, #16]
 8013246:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013248:	4613      	mov	r3, r2
 801324a:	009b      	lsls	r3, r3, #2
 801324c:	4413      	add	r3, r2
 801324e:	009b      	lsls	r3, r3, #2
 8013250:	4a09      	ldr	r2, [pc, #36]	; (8013278 <xTaskPriorityDisinherit+0xd8>)
 8013252:	441a      	add	r2, r3
 8013254:	693b      	ldr	r3, [r7, #16]
 8013256:	3304      	adds	r3, #4
 8013258:	4619      	mov	r1, r3
 801325a:	4610      	mov	r0, r2
 801325c:	f7fe fa5d 	bl	801171a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8013260:	2301      	movs	r3, #1
 8013262:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8013264:	697b      	ldr	r3, [r7, #20]
	}
 8013266:	4618      	mov	r0, r3
 8013268:	3718      	adds	r7, #24
 801326a:	46bd      	mov	sp, r7
 801326c:	bd80      	pop	{r7, pc}
 801326e:	bf00      	nop
 8013270:	24000e78 	.word	0x24000e78
 8013274:	24001354 	.word	0x24001354
 8013278:	24000e7c 	.word	0x24000e7c

0801327c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 801327c:	b480      	push	{r7}
 801327e:	b083      	sub	sp, #12
 8013280:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8013282:	4b09      	ldr	r3, [pc, #36]	; (80132a8 <uxTaskResetEventItemValue+0x2c>)
 8013284:	681b      	ldr	r3, [r3, #0]
 8013286:	699b      	ldr	r3, [r3, #24]
 8013288:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801328a:	4b07      	ldr	r3, [pc, #28]	; (80132a8 <uxTaskResetEventItemValue+0x2c>)
 801328c:	681b      	ldr	r3, [r3, #0]
 801328e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013290:	4b05      	ldr	r3, [pc, #20]	; (80132a8 <uxTaskResetEventItemValue+0x2c>)
 8013292:	681b      	ldr	r3, [r3, #0]
 8013294:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8013298:	619a      	str	r2, [r3, #24]

	return uxReturn;
 801329a:	687b      	ldr	r3, [r7, #4]
}
 801329c:	4618      	mov	r0, r3
 801329e:	370c      	adds	r7, #12
 80132a0:	46bd      	mov	sp, r7
 80132a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132a6:	4770      	bx	lr
 80132a8:	24000e78 	.word	0x24000e78

080132ac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80132ac:	b580      	push	{r7, lr}
 80132ae:	b084      	sub	sp, #16
 80132b0:	af00      	add	r7, sp, #0
 80132b2:	6078      	str	r0, [r7, #4]
 80132b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80132b6:	4b21      	ldr	r3, [pc, #132]	; (801333c <prvAddCurrentTaskToDelayedList+0x90>)
 80132b8:	681b      	ldr	r3, [r3, #0]
 80132ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80132bc:	4b20      	ldr	r3, [pc, #128]	; (8013340 <prvAddCurrentTaskToDelayedList+0x94>)
 80132be:	681b      	ldr	r3, [r3, #0]
 80132c0:	3304      	adds	r3, #4
 80132c2:	4618      	mov	r0, r3
 80132c4:	f7fe fa86 	bl	80117d4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80132c8:	687b      	ldr	r3, [r7, #4]
 80132ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80132ce:	d10a      	bne.n	80132e6 <prvAddCurrentTaskToDelayedList+0x3a>
 80132d0:	683b      	ldr	r3, [r7, #0]
 80132d2:	2b00      	cmp	r3, #0
 80132d4:	d007      	beq.n	80132e6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80132d6:	4b1a      	ldr	r3, [pc, #104]	; (8013340 <prvAddCurrentTaskToDelayedList+0x94>)
 80132d8:	681b      	ldr	r3, [r3, #0]
 80132da:	3304      	adds	r3, #4
 80132dc:	4619      	mov	r1, r3
 80132de:	4819      	ldr	r0, [pc, #100]	; (8013344 <prvAddCurrentTaskToDelayedList+0x98>)
 80132e0:	f7fe fa1b 	bl	801171a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80132e4:	e026      	b.n	8013334 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80132e6:	68fa      	ldr	r2, [r7, #12]
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	4413      	add	r3, r2
 80132ec:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80132ee:	4b14      	ldr	r3, [pc, #80]	; (8013340 <prvAddCurrentTaskToDelayedList+0x94>)
 80132f0:	681b      	ldr	r3, [r3, #0]
 80132f2:	68ba      	ldr	r2, [r7, #8]
 80132f4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80132f6:	68ba      	ldr	r2, [r7, #8]
 80132f8:	68fb      	ldr	r3, [r7, #12]
 80132fa:	429a      	cmp	r2, r3
 80132fc:	d209      	bcs.n	8013312 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80132fe:	4b12      	ldr	r3, [pc, #72]	; (8013348 <prvAddCurrentTaskToDelayedList+0x9c>)
 8013300:	681a      	ldr	r2, [r3, #0]
 8013302:	4b0f      	ldr	r3, [pc, #60]	; (8013340 <prvAddCurrentTaskToDelayedList+0x94>)
 8013304:	681b      	ldr	r3, [r3, #0]
 8013306:	3304      	adds	r3, #4
 8013308:	4619      	mov	r1, r3
 801330a:	4610      	mov	r0, r2
 801330c:	f7fe fa29 	bl	8011762 <vListInsert>
}
 8013310:	e010      	b.n	8013334 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013312:	4b0e      	ldr	r3, [pc, #56]	; (801334c <prvAddCurrentTaskToDelayedList+0xa0>)
 8013314:	681a      	ldr	r2, [r3, #0]
 8013316:	4b0a      	ldr	r3, [pc, #40]	; (8013340 <prvAddCurrentTaskToDelayedList+0x94>)
 8013318:	681b      	ldr	r3, [r3, #0]
 801331a:	3304      	adds	r3, #4
 801331c:	4619      	mov	r1, r3
 801331e:	4610      	mov	r0, r2
 8013320:	f7fe fa1f 	bl	8011762 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013324:	4b0a      	ldr	r3, [pc, #40]	; (8013350 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013326:	681b      	ldr	r3, [r3, #0]
 8013328:	68ba      	ldr	r2, [r7, #8]
 801332a:	429a      	cmp	r2, r3
 801332c:	d202      	bcs.n	8013334 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801332e:	4a08      	ldr	r2, [pc, #32]	; (8013350 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013330:	68bb      	ldr	r3, [r7, #8]
 8013332:	6013      	str	r3, [r2, #0]
}
 8013334:	bf00      	nop
 8013336:	3710      	adds	r7, #16
 8013338:	46bd      	mov	sp, r7
 801333a:	bd80      	pop	{r7, pc}
 801333c:	24001350 	.word	0x24001350
 8013340:	24000e78 	.word	0x24000e78
 8013344:	24001338 	.word	0x24001338
 8013348:	24001308 	.word	0x24001308
 801334c:	24001304 	.word	0x24001304
 8013350:	2400136c 	.word	0x2400136c

08013354 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8013354:	b580      	push	{r7, lr}
 8013356:	b08a      	sub	sp, #40	; 0x28
 8013358:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801335a:	2300      	movs	r3, #0
 801335c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801335e:	f000 fb07 	bl	8013970 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8013362:	4b1c      	ldr	r3, [pc, #112]	; (80133d4 <xTimerCreateTimerTask+0x80>)
 8013364:	681b      	ldr	r3, [r3, #0]
 8013366:	2b00      	cmp	r3, #0
 8013368:	d021      	beq.n	80133ae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801336a:	2300      	movs	r3, #0
 801336c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801336e:	2300      	movs	r3, #0
 8013370:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8013372:	1d3a      	adds	r2, r7, #4
 8013374:	f107 0108 	add.w	r1, r7, #8
 8013378:	f107 030c 	add.w	r3, r7, #12
 801337c:	4618      	mov	r0, r3
 801337e:	f7fd ff97 	bl	80112b0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8013382:	6879      	ldr	r1, [r7, #4]
 8013384:	68bb      	ldr	r3, [r7, #8]
 8013386:	68fa      	ldr	r2, [r7, #12]
 8013388:	9202      	str	r2, [sp, #8]
 801338a:	9301      	str	r3, [sp, #4]
 801338c:	2302      	movs	r3, #2
 801338e:	9300      	str	r3, [sp, #0]
 8013390:	2300      	movs	r3, #0
 8013392:	460a      	mov	r2, r1
 8013394:	4910      	ldr	r1, [pc, #64]	; (80133d8 <xTimerCreateTimerTask+0x84>)
 8013396:	4811      	ldr	r0, [pc, #68]	; (80133dc <xTimerCreateTimerTask+0x88>)
 8013398:	f7ff f828 	bl	80123ec <xTaskCreateStatic>
 801339c:	4603      	mov	r3, r0
 801339e:	4a10      	ldr	r2, [pc, #64]	; (80133e0 <xTimerCreateTimerTask+0x8c>)
 80133a0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80133a2:	4b0f      	ldr	r3, [pc, #60]	; (80133e0 <xTimerCreateTimerTask+0x8c>)
 80133a4:	681b      	ldr	r3, [r3, #0]
 80133a6:	2b00      	cmp	r3, #0
 80133a8:	d001      	beq.n	80133ae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80133aa:	2301      	movs	r3, #1
 80133ac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80133ae:	697b      	ldr	r3, [r7, #20]
 80133b0:	2b00      	cmp	r3, #0
 80133b2:	d10a      	bne.n	80133ca <xTimerCreateTimerTask+0x76>
	__asm volatile
 80133b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80133b8:	f383 8811 	msr	BASEPRI, r3
 80133bc:	f3bf 8f6f 	isb	sy
 80133c0:	f3bf 8f4f 	dsb	sy
 80133c4:	613b      	str	r3, [r7, #16]
}
 80133c6:	bf00      	nop
 80133c8:	e7fe      	b.n	80133c8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80133ca:	697b      	ldr	r3, [r7, #20]
}
 80133cc:	4618      	mov	r0, r3
 80133ce:	3718      	adds	r7, #24
 80133d0:	46bd      	mov	sp, r7
 80133d2:	bd80      	pop	{r7, pc}
 80133d4:	240013a8 	.word	0x240013a8
 80133d8:	08015570 	.word	0x08015570
 80133dc:	08013519 	.word	0x08013519
 80133e0:	240013ac 	.word	0x240013ac

080133e4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80133e4:	b580      	push	{r7, lr}
 80133e6:	b08a      	sub	sp, #40	; 0x28
 80133e8:	af00      	add	r7, sp, #0
 80133ea:	60f8      	str	r0, [r7, #12]
 80133ec:	60b9      	str	r1, [r7, #8]
 80133ee:	607a      	str	r2, [r7, #4]
 80133f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80133f2:	2300      	movs	r3, #0
 80133f4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80133f6:	68fb      	ldr	r3, [r7, #12]
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	d10a      	bne.n	8013412 <xTimerGenericCommand+0x2e>
	__asm volatile
 80133fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013400:	f383 8811 	msr	BASEPRI, r3
 8013404:	f3bf 8f6f 	isb	sy
 8013408:	f3bf 8f4f 	dsb	sy
 801340c:	623b      	str	r3, [r7, #32]
}
 801340e:	bf00      	nop
 8013410:	e7fe      	b.n	8013410 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8013412:	4b1a      	ldr	r3, [pc, #104]	; (801347c <xTimerGenericCommand+0x98>)
 8013414:	681b      	ldr	r3, [r3, #0]
 8013416:	2b00      	cmp	r3, #0
 8013418:	d02a      	beq.n	8013470 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 801341a:	68bb      	ldr	r3, [r7, #8]
 801341c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 801341e:	687b      	ldr	r3, [r7, #4]
 8013420:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8013422:	68fb      	ldr	r3, [r7, #12]
 8013424:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8013426:	68bb      	ldr	r3, [r7, #8]
 8013428:	2b05      	cmp	r3, #5
 801342a:	dc18      	bgt.n	801345e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 801342c:	f7ff fe9a 	bl	8013164 <xTaskGetSchedulerState>
 8013430:	4603      	mov	r3, r0
 8013432:	2b02      	cmp	r3, #2
 8013434:	d109      	bne.n	801344a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8013436:	4b11      	ldr	r3, [pc, #68]	; (801347c <xTimerGenericCommand+0x98>)
 8013438:	6818      	ldr	r0, [r3, #0]
 801343a:	f107 0110 	add.w	r1, r7, #16
 801343e:	2300      	movs	r3, #0
 8013440:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013442:	f7fe fb2f 	bl	8011aa4 <xQueueGenericSend>
 8013446:	6278      	str	r0, [r7, #36]	; 0x24
 8013448:	e012      	b.n	8013470 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 801344a:	4b0c      	ldr	r3, [pc, #48]	; (801347c <xTimerGenericCommand+0x98>)
 801344c:	6818      	ldr	r0, [r3, #0]
 801344e:	f107 0110 	add.w	r1, r7, #16
 8013452:	2300      	movs	r3, #0
 8013454:	2200      	movs	r2, #0
 8013456:	f7fe fb25 	bl	8011aa4 <xQueueGenericSend>
 801345a:	6278      	str	r0, [r7, #36]	; 0x24
 801345c:	e008      	b.n	8013470 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801345e:	4b07      	ldr	r3, [pc, #28]	; (801347c <xTimerGenericCommand+0x98>)
 8013460:	6818      	ldr	r0, [r3, #0]
 8013462:	f107 0110 	add.w	r1, r7, #16
 8013466:	2300      	movs	r3, #0
 8013468:	683a      	ldr	r2, [r7, #0]
 801346a:	f7fe fc19 	bl	8011ca0 <xQueueGenericSendFromISR>
 801346e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8013470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8013472:	4618      	mov	r0, r3
 8013474:	3728      	adds	r7, #40	; 0x28
 8013476:	46bd      	mov	sp, r7
 8013478:	bd80      	pop	{r7, pc}
 801347a:	bf00      	nop
 801347c:	240013a8 	.word	0x240013a8

08013480 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8013480:	b580      	push	{r7, lr}
 8013482:	b088      	sub	sp, #32
 8013484:	af02      	add	r7, sp, #8
 8013486:	6078      	str	r0, [r7, #4]
 8013488:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801348a:	4b22      	ldr	r3, [pc, #136]	; (8013514 <prvProcessExpiredTimer+0x94>)
 801348c:	681b      	ldr	r3, [r3, #0]
 801348e:	68db      	ldr	r3, [r3, #12]
 8013490:	68db      	ldr	r3, [r3, #12]
 8013492:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013494:	697b      	ldr	r3, [r7, #20]
 8013496:	3304      	adds	r3, #4
 8013498:	4618      	mov	r0, r3
 801349a:	f7fe f99b 	bl	80117d4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801349e:	697b      	ldr	r3, [r7, #20]
 80134a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80134a4:	f003 0304 	and.w	r3, r3, #4
 80134a8:	2b00      	cmp	r3, #0
 80134aa:	d022      	beq.n	80134f2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80134ac:	697b      	ldr	r3, [r7, #20]
 80134ae:	699a      	ldr	r2, [r3, #24]
 80134b0:	687b      	ldr	r3, [r7, #4]
 80134b2:	18d1      	adds	r1, r2, r3
 80134b4:	687b      	ldr	r3, [r7, #4]
 80134b6:	683a      	ldr	r2, [r7, #0]
 80134b8:	6978      	ldr	r0, [r7, #20]
 80134ba:	f000 f8d1 	bl	8013660 <prvInsertTimerInActiveList>
 80134be:	4603      	mov	r3, r0
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	d01f      	beq.n	8013504 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80134c4:	2300      	movs	r3, #0
 80134c6:	9300      	str	r3, [sp, #0]
 80134c8:	2300      	movs	r3, #0
 80134ca:	687a      	ldr	r2, [r7, #4]
 80134cc:	2100      	movs	r1, #0
 80134ce:	6978      	ldr	r0, [r7, #20]
 80134d0:	f7ff ff88 	bl	80133e4 <xTimerGenericCommand>
 80134d4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80134d6:	693b      	ldr	r3, [r7, #16]
 80134d8:	2b00      	cmp	r3, #0
 80134da:	d113      	bne.n	8013504 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80134dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80134e0:	f383 8811 	msr	BASEPRI, r3
 80134e4:	f3bf 8f6f 	isb	sy
 80134e8:	f3bf 8f4f 	dsb	sy
 80134ec:	60fb      	str	r3, [r7, #12]
}
 80134ee:	bf00      	nop
 80134f0:	e7fe      	b.n	80134f0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80134f2:	697b      	ldr	r3, [r7, #20]
 80134f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80134f8:	f023 0301 	bic.w	r3, r3, #1
 80134fc:	b2da      	uxtb	r2, r3
 80134fe:	697b      	ldr	r3, [r7, #20]
 8013500:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013504:	697b      	ldr	r3, [r7, #20]
 8013506:	6a1b      	ldr	r3, [r3, #32]
 8013508:	6978      	ldr	r0, [r7, #20]
 801350a:	4798      	blx	r3
}
 801350c:	bf00      	nop
 801350e:	3718      	adds	r7, #24
 8013510:	46bd      	mov	sp, r7
 8013512:	bd80      	pop	{r7, pc}
 8013514:	240013a0 	.word	0x240013a0

08013518 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8013518:	b580      	push	{r7, lr}
 801351a:	b084      	sub	sp, #16
 801351c:	af00      	add	r7, sp, #0
 801351e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013520:	f107 0308 	add.w	r3, r7, #8
 8013524:	4618      	mov	r0, r3
 8013526:	f000 f857 	bl	80135d8 <prvGetNextExpireTime>
 801352a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 801352c:	68bb      	ldr	r3, [r7, #8]
 801352e:	4619      	mov	r1, r3
 8013530:	68f8      	ldr	r0, [r7, #12]
 8013532:	f000 f803 	bl	801353c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8013536:	f000 f8d5 	bl	80136e4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801353a:	e7f1      	b.n	8013520 <prvTimerTask+0x8>

0801353c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801353c:	b580      	push	{r7, lr}
 801353e:	b084      	sub	sp, #16
 8013540:	af00      	add	r7, sp, #0
 8013542:	6078      	str	r0, [r7, #4]
 8013544:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8013546:	f7ff f98d 	bl	8012864 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801354a:	f107 0308 	add.w	r3, r7, #8
 801354e:	4618      	mov	r0, r3
 8013550:	f000 f866 	bl	8013620 <prvSampleTimeNow>
 8013554:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8013556:	68bb      	ldr	r3, [r7, #8]
 8013558:	2b00      	cmp	r3, #0
 801355a:	d130      	bne.n	80135be <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801355c:	683b      	ldr	r3, [r7, #0]
 801355e:	2b00      	cmp	r3, #0
 8013560:	d10a      	bne.n	8013578 <prvProcessTimerOrBlockTask+0x3c>
 8013562:	687a      	ldr	r2, [r7, #4]
 8013564:	68fb      	ldr	r3, [r7, #12]
 8013566:	429a      	cmp	r2, r3
 8013568:	d806      	bhi.n	8013578 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801356a:	f7ff f989 	bl	8012880 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801356e:	68f9      	ldr	r1, [r7, #12]
 8013570:	6878      	ldr	r0, [r7, #4]
 8013572:	f7ff ff85 	bl	8013480 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8013576:	e024      	b.n	80135c2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8013578:	683b      	ldr	r3, [r7, #0]
 801357a:	2b00      	cmp	r3, #0
 801357c:	d008      	beq.n	8013590 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801357e:	4b13      	ldr	r3, [pc, #76]	; (80135cc <prvProcessTimerOrBlockTask+0x90>)
 8013580:	681b      	ldr	r3, [r3, #0]
 8013582:	681b      	ldr	r3, [r3, #0]
 8013584:	2b00      	cmp	r3, #0
 8013586:	d101      	bne.n	801358c <prvProcessTimerOrBlockTask+0x50>
 8013588:	2301      	movs	r3, #1
 801358a:	e000      	b.n	801358e <prvProcessTimerOrBlockTask+0x52>
 801358c:	2300      	movs	r3, #0
 801358e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8013590:	4b0f      	ldr	r3, [pc, #60]	; (80135d0 <prvProcessTimerOrBlockTask+0x94>)
 8013592:	6818      	ldr	r0, [r3, #0]
 8013594:	687a      	ldr	r2, [r7, #4]
 8013596:	68fb      	ldr	r3, [r7, #12]
 8013598:	1ad3      	subs	r3, r2, r3
 801359a:	683a      	ldr	r2, [r7, #0]
 801359c:	4619      	mov	r1, r3
 801359e:	f7fe fef1 	bl	8012384 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80135a2:	f7ff f96d 	bl	8012880 <xTaskResumeAll>
 80135a6:	4603      	mov	r3, r0
 80135a8:	2b00      	cmp	r3, #0
 80135aa:	d10a      	bne.n	80135c2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80135ac:	4b09      	ldr	r3, [pc, #36]	; (80135d4 <prvProcessTimerOrBlockTask+0x98>)
 80135ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80135b2:	601a      	str	r2, [r3, #0]
 80135b4:	f3bf 8f4f 	dsb	sy
 80135b8:	f3bf 8f6f 	isb	sy
}
 80135bc:	e001      	b.n	80135c2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80135be:	f7ff f95f 	bl	8012880 <xTaskResumeAll>
}
 80135c2:	bf00      	nop
 80135c4:	3710      	adds	r7, #16
 80135c6:	46bd      	mov	sp, r7
 80135c8:	bd80      	pop	{r7, pc}
 80135ca:	bf00      	nop
 80135cc:	240013a4 	.word	0x240013a4
 80135d0:	240013a8 	.word	0x240013a8
 80135d4:	e000ed04 	.word	0xe000ed04

080135d8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80135d8:	b480      	push	{r7}
 80135da:	b085      	sub	sp, #20
 80135dc:	af00      	add	r7, sp, #0
 80135de:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80135e0:	4b0e      	ldr	r3, [pc, #56]	; (801361c <prvGetNextExpireTime+0x44>)
 80135e2:	681b      	ldr	r3, [r3, #0]
 80135e4:	681b      	ldr	r3, [r3, #0]
 80135e6:	2b00      	cmp	r3, #0
 80135e8:	d101      	bne.n	80135ee <prvGetNextExpireTime+0x16>
 80135ea:	2201      	movs	r2, #1
 80135ec:	e000      	b.n	80135f0 <prvGetNextExpireTime+0x18>
 80135ee:	2200      	movs	r2, #0
 80135f0:	687b      	ldr	r3, [r7, #4]
 80135f2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80135f4:	687b      	ldr	r3, [r7, #4]
 80135f6:	681b      	ldr	r3, [r3, #0]
 80135f8:	2b00      	cmp	r3, #0
 80135fa:	d105      	bne.n	8013608 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80135fc:	4b07      	ldr	r3, [pc, #28]	; (801361c <prvGetNextExpireTime+0x44>)
 80135fe:	681b      	ldr	r3, [r3, #0]
 8013600:	68db      	ldr	r3, [r3, #12]
 8013602:	681b      	ldr	r3, [r3, #0]
 8013604:	60fb      	str	r3, [r7, #12]
 8013606:	e001      	b.n	801360c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8013608:	2300      	movs	r3, #0
 801360a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 801360c:	68fb      	ldr	r3, [r7, #12]
}
 801360e:	4618      	mov	r0, r3
 8013610:	3714      	adds	r7, #20
 8013612:	46bd      	mov	sp, r7
 8013614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013618:	4770      	bx	lr
 801361a:	bf00      	nop
 801361c:	240013a0 	.word	0x240013a0

08013620 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8013620:	b580      	push	{r7, lr}
 8013622:	b084      	sub	sp, #16
 8013624:	af00      	add	r7, sp, #0
 8013626:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8013628:	f7ff f9c8 	bl	80129bc <xTaskGetTickCount>
 801362c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801362e:	4b0b      	ldr	r3, [pc, #44]	; (801365c <prvSampleTimeNow+0x3c>)
 8013630:	681b      	ldr	r3, [r3, #0]
 8013632:	68fa      	ldr	r2, [r7, #12]
 8013634:	429a      	cmp	r2, r3
 8013636:	d205      	bcs.n	8013644 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8013638:	f000 f936 	bl	80138a8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801363c:	687b      	ldr	r3, [r7, #4]
 801363e:	2201      	movs	r2, #1
 8013640:	601a      	str	r2, [r3, #0]
 8013642:	e002      	b.n	801364a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8013644:	687b      	ldr	r3, [r7, #4]
 8013646:	2200      	movs	r2, #0
 8013648:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801364a:	4a04      	ldr	r2, [pc, #16]	; (801365c <prvSampleTimeNow+0x3c>)
 801364c:	68fb      	ldr	r3, [r7, #12]
 801364e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8013650:	68fb      	ldr	r3, [r7, #12]
}
 8013652:	4618      	mov	r0, r3
 8013654:	3710      	adds	r7, #16
 8013656:	46bd      	mov	sp, r7
 8013658:	bd80      	pop	{r7, pc}
 801365a:	bf00      	nop
 801365c:	240013b0 	.word	0x240013b0

08013660 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8013660:	b580      	push	{r7, lr}
 8013662:	b086      	sub	sp, #24
 8013664:	af00      	add	r7, sp, #0
 8013666:	60f8      	str	r0, [r7, #12]
 8013668:	60b9      	str	r1, [r7, #8]
 801366a:	607a      	str	r2, [r7, #4]
 801366c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801366e:	2300      	movs	r3, #0
 8013670:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8013672:	68fb      	ldr	r3, [r7, #12]
 8013674:	68ba      	ldr	r2, [r7, #8]
 8013676:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013678:	68fb      	ldr	r3, [r7, #12]
 801367a:	68fa      	ldr	r2, [r7, #12]
 801367c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801367e:	68ba      	ldr	r2, [r7, #8]
 8013680:	687b      	ldr	r3, [r7, #4]
 8013682:	429a      	cmp	r2, r3
 8013684:	d812      	bhi.n	80136ac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013686:	687a      	ldr	r2, [r7, #4]
 8013688:	683b      	ldr	r3, [r7, #0]
 801368a:	1ad2      	subs	r2, r2, r3
 801368c:	68fb      	ldr	r3, [r7, #12]
 801368e:	699b      	ldr	r3, [r3, #24]
 8013690:	429a      	cmp	r2, r3
 8013692:	d302      	bcc.n	801369a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8013694:	2301      	movs	r3, #1
 8013696:	617b      	str	r3, [r7, #20]
 8013698:	e01b      	b.n	80136d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801369a:	4b10      	ldr	r3, [pc, #64]	; (80136dc <prvInsertTimerInActiveList+0x7c>)
 801369c:	681a      	ldr	r2, [r3, #0]
 801369e:	68fb      	ldr	r3, [r7, #12]
 80136a0:	3304      	adds	r3, #4
 80136a2:	4619      	mov	r1, r3
 80136a4:	4610      	mov	r0, r2
 80136a6:	f7fe f85c 	bl	8011762 <vListInsert>
 80136aa:	e012      	b.n	80136d2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80136ac:	687a      	ldr	r2, [r7, #4]
 80136ae:	683b      	ldr	r3, [r7, #0]
 80136b0:	429a      	cmp	r2, r3
 80136b2:	d206      	bcs.n	80136c2 <prvInsertTimerInActiveList+0x62>
 80136b4:	68ba      	ldr	r2, [r7, #8]
 80136b6:	683b      	ldr	r3, [r7, #0]
 80136b8:	429a      	cmp	r2, r3
 80136ba:	d302      	bcc.n	80136c2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80136bc:	2301      	movs	r3, #1
 80136be:	617b      	str	r3, [r7, #20]
 80136c0:	e007      	b.n	80136d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80136c2:	4b07      	ldr	r3, [pc, #28]	; (80136e0 <prvInsertTimerInActiveList+0x80>)
 80136c4:	681a      	ldr	r2, [r3, #0]
 80136c6:	68fb      	ldr	r3, [r7, #12]
 80136c8:	3304      	adds	r3, #4
 80136ca:	4619      	mov	r1, r3
 80136cc:	4610      	mov	r0, r2
 80136ce:	f7fe f848 	bl	8011762 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80136d2:	697b      	ldr	r3, [r7, #20]
}
 80136d4:	4618      	mov	r0, r3
 80136d6:	3718      	adds	r7, #24
 80136d8:	46bd      	mov	sp, r7
 80136da:	bd80      	pop	{r7, pc}
 80136dc:	240013a4 	.word	0x240013a4
 80136e0:	240013a0 	.word	0x240013a0

080136e4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80136e4:	b580      	push	{r7, lr}
 80136e6:	b08e      	sub	sp, #56	; 0x38
 80136e8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80136ea:	e0ca      	b.n	8013882 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80136ec:	687b      	ldr	r3, [r7, #4]
 80136ee:	2b00      	cmp	r3, #0
 80136f0:	da18      	bge.n	8013724 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80136f2:	1d3b      	adds	r3, r7, #4
 80136f4:	3304      	adds	r3, #4
 80136f6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80136f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80136fa:	2b00      	cmp	r3, #0
 80136fc:	d10a      	bne.n	8013714 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80136fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013702:	f383 8811 	msr	BASEPRI, r3
 8013706:	f3bf 8f6f 	isb	sy
 801370a:	f3bf 8f4f 	dsb	sy
 801370e:	61fb      	str	r3, [r7, #28]
}
 8013710:	bf00      	nop
 8013712:	e7fe      	b.n	8013712 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8013714:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013716:	681b      	ldr	r3, [r3, #0]
 8013718:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801371a:	6850      	ldr	r0, [r2, #4]
 801371c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801371e:	6892      	ldr	r2, [r2, #8]
 8013720:	4611      	mov	r1, r2
 8013722:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8013724:	687b      	ldr	r3, [r7, #4]
 8013726:	2b00      	cmp	r3, #0
 8013728:	f2c0 80aa 	blt.w	8013880 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801372c:	68fb      	ldr	r3, [r7, #12]
 801372e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8013730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013732:	695b      	ldr	r3, [r3, #20]
 8013734:	2b00      	cmp	r3, #0
 8013736:	d004      	beq.n	8013742 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801373a:	3304      	adds	r3, #4
 801373c:	4618      	mov	r0, r3
 801373e:	f7fe f849 	bl	80117d4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013742:	463b      	mov	r3, r7
 8013744:	4618      	mov	r0, r3
 8013746:	f7ff ff6b 	bl	8013620 <prvSampleTimeNow>
 801374a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 801374c:	687b      	ldr	r3, [r7, #4]
 801374e:	2b09      	cmp	r3, #9
 8013750:	f200 8097 	bhi.w	8013882 <prvProcessReceivedCommands+0x19e>
 8013754:	a201      	add	r2, pc, #4	; (adr r2, 801375c <prvProcessReceivedCommands+0x78>)
 8013756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801375a:	bf00      	nop
 801375c:	08013785 	.word	0x08013785
 8013760:	08013785 	.word	0x08013785
 8013764:	08013785 	.word	0x08013785
 8013768:	080137f9 	.word	0x080137f9
 801376c:	0801380d 	.word	0x0801380d
 8013770:	08013857 	.word	0x08013857
 8013774:	08013785 	.word	0x08013785
 8013778:	08013785 	.word	0x08013785
 801377c:	080137f9 	.word	0x080137f9
 8013780:	0801380d 	.word	0x0801380d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013786:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801378a:	f043 0301 	orr.w	r3, r3, #1
 801378e:	b2da      	uxtb	r2, r3
 8013790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013792:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8013796:	68ba      	ldr	r2, [r7, #8]
 8013798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801379a:	699b      	ldr	r3, [r3, #24]
 801379c:	18d1      	adds	r1, r2, r3
 801379e:	68bb      	ldr	r3, [r7, #8]
 80137a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80137a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80137a4:	f7ff ff5c 	bl	8013660 <prvInsertTimerInActiveList>
 80137a8:	4603      	mov	r3, r0
 80137aa:	2b00      	cmp	r3, #0
 80137ac:	d069      	beq.n	8013882 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80137ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80137b0:	6a1b      	ldr	r3, [r3, #32]
 80137b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80137b4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80137b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80137b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80137bc:	f003 0304 	and.w	r3, r3, #4
 80137c0:	2b00      	cmp	r3, #0
 80137c2:	d05e      	beq.n	8013882 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80137c4:	68ba      	ldr	r2, [r7, #8]
 80137c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80137c8:	699b      	ldr	r3, [r3, #24]
 80137ca:	441a      	add	r2, r3
 80137cc:	2300      	movs	r3, #0
 80137ce:	9300      	str	r3, [sp, #0]
 80137d0:	2300      	movs	r3, #0
 80137d2:	2100      	movs	r1, #0
 80137d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80137d6:	f7ff fe05 	bl	80133e4 <xTimerGenericCommand>
 80137da:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80137dc:	6a3b      	ldr	r3, [r7, #32]
 80137de:	2b00      	cmp	r3, #0
 80137e0:	d14f      	bne.n	8013882 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80137e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80137e6:	f383 8811 	msr	BASEPRI, r3
 80137ea:	f3bf 8f6f 	isb	sy
 80137ee:	f3bf 8f4f 	dsb	sy
 80137f2:	61bb      	str	r3, [r7, #24]
}
 80137f4:	bf00      	nop
 80137f6:	e7fe      	b.n	80137f6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80137f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80137fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80137fe:	f023 0301 	bic.w	r3, r3, #1
 8013802:	b2da      	uxtb	r2, r3
 8013804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013806:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 801380a:	e03a      	b.n	8013882 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801380c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801380e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013812:	f043 0301 	orr.w	r3, r3, #1
 8013816:	b2da      	uxtb	r2, r3
 8013818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801381a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801381e:	68ba      	ldr	r2, [r7, #8]
 8013820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013822:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8013824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013826:	699b      	ldr	r3, [r3, #24]
 8013828:	2b00      	cmp	r3, #0
 801382a:	d10a      	bne.n	8013842 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 801382c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013830:	f383 8811 	msr	BASEPRI, r3
 8013834:	f3bf 8f6f 	isb	sy
 8013838:	f3bf 8f4f 	dsb	sy
 801383c:	617b      	str	r3, [r7, #20]
}
 801383e:	bf00      	nop
 8013840:	e7fe      	b.n	8013840 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8013842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013844:	699a      	ldr	r2, [r3, #24]
 8013846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013848:	18d1      	adds	r1, r2, r3
 801384a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801384c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801384e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013850:	f7ff ff06 	bl	8013660 <prvInsertTimerInActiveList>
					break;
 8013854:	e015      	b.n	8013882 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8013856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013858:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801385c:	f003 0302 	and.w	r3, r3, #2
 8013860:	2b00      	cmp	r3, #0
 8013862:	d103      	bne.n	801386c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8013864:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013866:	f000 fbfb 	bl	8014060 <vPortFree>
 801386a:	e00a      	b.n	8013882 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801386c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801386e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013872:	f023 0301 	bic.w	r3, r3, #1
 8013876:	b2da      	uxtb	r2, r3
 8013878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801387a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801387e:	e000      	b.n	8013882 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8013880:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8013882:	4b08      	ldr	r3, [pc, #32]	; (80138a4 <prvProcessReceivedCommands+0x1c0>)
 8013884:	681b      	ldr	r3, [r3, #0]
 8013886:	1d39      	adds	r1, r7, #4
 8013888:	2200      	movs	r2, #0
 801388a:	4618      	mov	r0, r3
 801388c:	f7fe faa4 	bl	8011dd8 <xQueueReceive>
 8013890:	4603      	mov	r3, r0
 8013892:	2b00      	cmp	r3, #0
 8013894:	f47f af2a 	bne.w	80136ec <prvProcessReceivedCommands+0x8>
	}
}
 8013898:	bf00      	nop
 801389a:	bf00      	nop
 801389c:	3730      	adds	r7, #48	; 0x30
 801389e:	46bd      	mov	sp, r7
 80138a0:	bd80      	pop	{r7, pc}
 80138a2:	bf00      	nop
 80138a4:	240013a8 	.word	0x240013a8

080138a8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80138a8:	b580      	push	{r7, lr}
 80138aa:	b088      	sub	sp, #32
 80138ac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80138ae:	e048      	b.n	8013942 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80138b0:	4b2d      	ldr	r3, [pc, #180]	; (8013968 <prvSwitchTimerLists+0xc0>)
 80138b2:	681b      	ldr	r3, [r3, #0]
 80138b4:	68db      	ldr	r3, [r3, #12]
 80138b6:	681b      	ldr	r3, [r3, #0]
 80138b8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80138ba:	4b2b      	ldr	r3, [pc, #172]	; (8013968 <prvSwitchTimerLists+0xc0>)
 80138bc:	681b      	ldr	r3, [r3, #0]
 80138be:	68db      	ldr	r3, [r3, #12]
 80138c0:	68db      	ldr	r3, [r3, #12]
 80138c2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80138c4:	68fb      	ldr	r3, [r7, #12]
 80138c6:	3304      	adds	r3, #4
 80138c8:	4618      	mov	r0, r3
 80138ca:	f7fd ff83 	bl	80117d4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80138ce:	68fb      	ldr	r3, [r7, #12]
 80138d0:	6a1b      	ldr	r3, [r3, #32]
 80138d2:	68f8      	ldr	r0, [r7, #12]
 80138d4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80138d6:	68fb      	ldr	r3, [r7, #12]
 80138d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80138dc:	f003 0304 	and.w	r3, r3, #4
 80138e0:	2b00      	cmp	r3, #0
 80138e2:	d02e      	beq.n	8013942 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80138e4:	68fb      	ldr	r3, [r7, #12]
 80138e6:	699b      	ldr	r3, [r3, #24]
 80138e8:	693a      	ldr	r2, [r7, #16]
 80138ea:	4413      	add	r3, r2
 80138ec:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80138ee:	68ba      	ldr	r2, [r7, #8]
 80138f0:	693b      	ldr	r3, [r7, #16]
 80138f2:	429a      	cmp	r2, r3
 80138f4:	d90e      	bls.n	8013914 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80138f6:	68fb      	ldr	r3, [r7, #12]
 80138f8:	68ba      	ldr	r2, [r7, #8]
 80138fa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80138fc:	68fb      	ldr	r3, [r7, #12]
 80138fe:	68fa      	ldr	r2, [r7, #12]
 8013900:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013902:	4b19      	ldr	r3, [pc, #100]	; (8013968 <prvSwitchTimerLists+0xc0>)
 8013904:	681a      	ldr	r2, [r3, #0]
 8013906:	68fb      	ldr	r3, [r7, #12]
 8013908:	3304      	adds	r3, #4
 801390a:	4619      	mov	r1, r3
 801390c:	4610      	mov	r0, r2
 801390e:	f7fd ff28 	bl	8011762 <vListInsert>
 8013912:	e016      	b.n	8013942 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013914:	2300      	movs	r3, #0
 8013916:	9300      	str	r3, [sp, #0]
 8013918:	2300      	movs	r3, #0
 801391a:	693a      	ldr	r2, [r7, #16]
 801391c:	2100      	movs	r1, #0
 801391e:	68f8      	ldr	r0, [r7, #12]
 8013920:	f7ff fd60 	bl	80133e4 <xTimerGenericCommand>
 8013924:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8013926:	687b      	ldr	r3, [r7, #4]
 8013928:	2b00      	cmp	r3, #0
 801392a:	d10a      	bne.n	8013942 <prvSwitchTimerLists+0x9a>
	__asm volatile
 801392c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013930:	f383 8811 	msr	BASEPRI, r3
 8013934:	f3bf 8f6f 	isb	sy
 8013938:	f3bf 8f4f 	dsb	sy
 801393c:	603b      	str	r3, [r7, #0]
}
 801393e:	bf00      	nop
 8013940:	e7fe      	b.n	8013940 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013942:	4b09      	ldr	r3, [pc, #36]	; (8013968 <prvSwitchTimerLists+0xc0>)
 8013944:	681b      	ldr	r3, [r3, #0]
 8013946:	681b      	ldr	r3, [r3, #0]
 8013948:	2b00      	cmp	r3, #0
 801394a:	d1b1      	bne.n	80138b0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 801394c:	4b06      	ldr	r3, [pc, #24]	; (8013968 <prvSwitchTimerLists+0xc0>)
 801394e:	681b      	ldr	r3, [r3, #0]
 8013950:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8013952:	4b06      	ldr	r3, [pc, #24]	; (801396c <prvSwitchTimerLists+0xc4>)
 8013954:	681b      	ldr	r3, [r3, #0]
 8013956:	4a04      	ldr	r2, [pc, #16]	; (8013968 <prvSwitchTimerLists+0xc0>)
 8013958:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 801395a:	4a04      	ldr	r2, [pc, #16]	; (801396c <prvSwitchTimerLists+0xc4>)
 801395c:	697b      	ldr	r3, [r7, #20]
 801395e:	6013      	str	r3, [r2, #0]
}
 8013960:	bf00      	nop
 8013962:	3718      	adds	r7, #24
 8013964:	46bd      	mov	sp, r7
 8013966:	bd80      	pop	{r7, pc}
 8013968:	240013a0 	.word	0x240013a0
 801396c:	240013a4 	.word	0x240013a4

08013970 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8013970:	b580      	push	{r7, lr}
 8013972:	b082      	sub	sp, #8
 8013974:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8013976:	f000 f985 	bl	8013c84 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 801397a:	4b15      	ldr	r3, [pc, #84]	; (80139d0 <prvCheckForValidListAndQueue+0x60>)
 801397c:	681b      	ldr	r3, [r3, #0]
 801397e:	2b00      	cmp	r3, #0
 8013980:	d120      	bne.n	80139c4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8013982:	4814      	ldr	r0, [pc, #80]	; (80139d4 <prvCheckForValidListAndQueue+0x64>)
 8013984:	f7fd fe9c 	bl	80116c0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8013988:	4813      	ldr	r0, [pc, #76]	; (80139d8 <prvCheckForValidListAndQueue+0x68>)
 801398a:	f7fd fe99 	bl	80116c0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801398e:	4b13      	ldr	r3, [pc, #76]	; (80139dc <prvCheckForValidListAndQueue+0x6c>)
 8013990:	4a10      	ldr	r2, [pc, #64]	; (80139d4 <prvCheckForValidListAndQueue+0x64>)
 8013992:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8013994:	4b12      	ldr	r3, [pc, #72]	; (80139e0 <prvCheckForValidListAndQueue+0x70>)
 8013996:	4a10      	ldr	r2, [pc, #64]	; (80139d8 <prvCheckForValidListAndQueue+0x68>)
 8013998:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801399a:	2300      	movs	r3, #0
 801399c:	9300      	str	r3, [sp, #0]
 801399e:	4b11      	ldr	r3, [pc, #68]	; (80139e4 <prvCheckForValidListAndQueue+0x74>)
 80139a0:	4a11      	ldr	r2, [pc, #68]	; (80139e8 <prvCheckForValidListAndQueue+0x78>)
 80139a2:	2110      	movs	r1, #16
 80139a4:	200a      	movs	r0, #10
 80139a6:	f7fd ffa7 	bl	80118f8 <xQueueGenericCreateStatic>
 80139aa:	4603      	mov	r3, r0
 80139ac:	4a08      	ldr	r2, [pc, #32]	; (80139d0 <prvCheckForValidListAndQueue+0x60>)
 80139ae:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80139b0:	4b07      	ldr	r3, [pc, #28]	; (80139d0 <prvCheckForValidListAndQueue+0x60>)
 80139b2:	681b      	ldr	r3, [r3, #0]
 80139b4:	2b00      	cmp	r3, #0
 80139b6:	d005      	beq.n	80139c4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80139b8:	4b05      	ldr	r3, [pc, #20]	; (80139d0 <prvCheckForValidListAndQueue+0x60>)
 80139ba:	681b      	ldr	r3, [r3, #0]
 80139bc:	490b      	ldr	r1, [pc, #44]	; (80139ec <prvCheckForValidListAndQueue+0x7c>)
 80139be:	4618      	mov	r0, r3
 80139c0:	f7fe fcb6 	bl	8012330 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80139c4:	f000 f98e 	bl	8013ce4 <vPortExitCritical>
}
 80139c8:	bf00      	nop
 80139ca:	46bd      	mov	sp, r7
 80139cc:	bd80      	pop	{r7, pc}
 80139ce:	bf00      	nop
 80139d0:	240013a8 	.word	0x240013a8
 80139d4:	24001378 	.word	0x24001378
 80139d8:	2400138c 	.word	0x2400138c
 80139dc:	240013a0 	.word	0x240013a0
 80139e0:	240013a4 	.word	0x240013a4
 80139e4:	24001454 	.word	0x24001454
 80139e8:	240013b4 	.word	0x240013b4
 80139ec:	08015578 	.word	0x08015578

080139f0 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80139f0:	b580      	push	{r7, lr}
 80139f2:	b08a      	sub	sp, #40	; 0x28
 80139f4:	af00      	add	r7, sp, #0
 80139f6:	60f8      	str	r0, [r7, #12]
 80139f8:	60b9      	str	r1, [r7, #8]
 80139fa:	607a      	str	r2, [r7, #4]
 80139fc:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 80139fe:	f06f 0301 	mvn.w	r3, #1
 8013a02:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8013a04:	68fb      	ldr	r3, [r7, #12]
 8013a06:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8013a08:	68bb      	ldr	r3, [r7, #8]
 8013a0a:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8013a0c:	687b      	ldr	r3, [r7, #4]
 8013a0e:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8013a10:	4b06      	ldr	r3, [pc, #24]	; (8013a2c <xTimerPendFunctionCallFromISR+0x3c>)
 8013a12:	6818      	ldr	r0, [r3, #0]
 8013a14:	f107 0114 	add.w	r1, r7, #20
 8013a18:	2300      	movs	r3, #0
 8013a1a:	683a      	ldr	r2, [r7, #0]
 8013a1c:	f7fe f940 	bl	8011ca0 <xQueueGenericSendFromISR>
 8013a20:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8013a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8013a24:	4618      	mov	r0, r3
 8013a26:	3728      	adds	r7, #40	; 0x28
 8013a28:	46bd      	mov	sp, r7
 8013a2a:	bd80      	pop	{r7, pc}
 8013a2c:	240013a8 	.word	0x240013a8

08013a30 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8013a30:	b480      	push	{r7}
 8013a32:	b085      	sub	sp, #20
 8013a34:	af00      	add	r7, sp, #0
 8013a36:	60f8      	str	r0, [r7, #12]
 8013a38:	60b9      	str	r1, [r7, #8]
 8013a3a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8013a3c:	68fb      	ldr	r3, [r7, #12]
 8013a3e:	3b04      	subs	r3, #4
 8013a40:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8013a42:	68fb      	ldr	r3, [r7, #12]
 8013a44:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8013a48:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013a4a:	68fb      	ldr	r3, [r7, #12]
 8013a4c:	3b04      	subs	r3, #4
 8013a4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8013a50:	68bb      	ldr	r3, [r7, #8]
 8013a52:	f023 0201 	bic.w	r2, r3, #1
 8013a56:	68fb      	ldr	r3, [r7, #12]
 8013a58:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013a5a:	68fb      	ldr	r3, [r7, #12]
 8013a5c:	3b04      	subs	r3, #4
 8013a5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8013a60:	4a0c      	ldr	r2, [pc, #48]	; (8013a94 <pxPortInitialiseStack+0x64>)
 8013a62:	68fb      	ldr	r3, [r7, #12]
 8013a64:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8013a66:	68fb      	ldr	r3, [r7, #12]
 8013a68:	3b14      	subs	r3, #20
 8013a6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8013a6c:	687a      	ldr	r2, [r7, #4]
 8013a6e:	68fb      	ldr	r3, [r7, #12]
 8013a70:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8013a72:	68fb      	ldr	r3, [r7, #12]
 8013a74:	3b04      	subs	r3, #4
 8013a76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8013a78:	68fb      	ldr	r3, [r7, #12]
 8013a7a:	f06f 0202 	mvn.w	r2, #2
 8013a7e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8013a80:	68fb      	ldr	r3, [r7, #12]
 8013a82:	3b20      	subs	r3, #32
 8013a84:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8013a86:	68fb      	ldr	r3, [r7, #12]
}
 8013a88:	4618      	mov	r0, r3
 8013a8a:	3714      	adds	r7, #20
 8013a8c:	46bd      	mov	sp, r7
 8013a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a92:	4770      	bx	lr
 8013a94:	08013a99 	.word	0x08013a99

08013a98 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8013a98:	b480      	push	{r7}
 8013a9a:	b085      	sub	sp, #20
 8013a9c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8013a9e:	2300      	movs	r3, #0
 8013aa0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8013aa2:	4b12      	ldr	r3, [pc, #72]	; (8013aec <prvTaskExitError+0x54>)
 8013aa4:	681b      	ldr	r3, [r3, #0]
 8013aa6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013aaa:	d00a      	beq.n	8013ac2 <prvTaskExitError+0x2a>
	__asm volatile
 8013aac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013ab0:	f383 8811 	msr	BASEPRI, r3
 8013ab4:	f3bf 8f6f 	isb	sy
 8013ab8:	f3bf 8f4f 	dsb	sy
 8013abc:	60fb      	str	r3, [r7, #12]
}
 8013abe:	bf00      	nop
 8013ac0:	e7fe      	b.n	8013ac0 <prvTaskExitError+0x28>
	__asm volatile
 8013ac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013ac6:	f383 8811 	msr	BASEPRI, r3
 8013aca:	f3bf 8f6f 	isb	sy
 8013ace:	f3bf 8f4f 	dsb	sy
 8013ad2:	60bb      	str	r3, [r7, #8]
}
 8013ad4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8013ad6:	bf00      	nop
 8013ad8:	687b      	ldr	r3, [r7, #4]
 8013ada:	2b00      	cmp	r3, #0
 8013adc:	d0fc      	beq.n	8013ad8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8013ade:	bf00      	nop
 8013ae0:	bf00      	nop
 8013ae2:	3714      	adds	r7, #20
 8013ae4:	46bd      	mov	sp, r7
 8013ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013aea:	4770      	bx	lr
 8013aec:	24000098 	.word	0x24000098

08013af0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013af0:	4b07      	ldr	r3, [pc, #28]	; (8013b10 <pxCurrentTCBConst2>)
 8013af2:	6819      	ldr	r1, [r3, #0]
 8013af4:	6808      	ldr	r0, [r1, #0]
 8013af6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013afa:	f380 8809 	msr	PSP, r0
 8013afe:	f3bf 8f6f 	isb	sy
 8013b02:	f04f 0000 	mov.w	r0, #0
 8013b06:	f380 8811 	msr	BASEPRI, r0
 8013b0a:	4770      	bx	lr
 8013b0c:	f3af 8000 	nop.w

08013b10 <pxCurrentTCBConst2>:
 8013b10:	24000e78 	.word	0x24000e78
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013b14:	bf00      	nop
 8013b16:	bf00      	nop

08013b18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013b18:	4808      	ldr	r0, [pc, #32]	; (8013b3c <prvPortStartFirstTask+0x24>)
 8013b1a:	6800      	ldr	r0, [r0, #0]
 8013b1c:	6800      	ldr	r0, [r0, #0]
 8013b1e:	f380 8808 	msr	MSP, r0
 8013b22:	f04f 0000 	mov.w	r0, #0
 8013b26:	f380 8814 	msr	CONTROL, r0
 8013b2a:	b662      	cpsie	i
 8013b2c:	b661      	cpsie	f
 8013b2e:	f3bf 8f4f 	dsb	sy
 8013b32:	f3bf 8f6f 	isb	sy
 8013b36:	df00      	svc	0
 8013b38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8013b3a:	bf00      	nop
 8013b3c:	e000ed08 	.word	0xe000ed08

08013b40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013b40:	b580      	push	{r7, lr}
 8013b42:	b086      	sub	sp, #24
 8013b44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8013b46:	4b46      	ldr	r3, [pc, #280]	; (8013c60 <xPortStartScheduler+0x120>)
 8013b48:	681b      	ldr	r3, [r3, #0]
 8013b4a:	4a46      	ldr	r2, [pc, #280]	; (8013c64 <xPortStartScheduler+0x124>)
 8013b4c:	4293      	cmp	r3, r2
 8013b4e:	d10a      	bne.n	8013b66 <xPortStartScheduler+0x26>
	__asm volatile
 8013b50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b54:	f383 8811 	msr	BASEPRI, r3
 8013b58:	f3bf 8f6f 	isb	sy
 8013b5c:	f3bf 8f4f 	dsb	sy
 8013b60:	613b      	str	r3, [r7, #16]
}
 8013b62:	bf00      	nop
 8013b64:	e7fe      	b.n	8013b64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8013b66:	4b3e      	ldr	r3, [pc, #248]	; (8013c60 <xPortStartScheduler+0x120>)
 8013b68:	681b      	ldr	r3, [r3, #0]
 8013b6a:	4a3f      	ldr	r2, [pc, #252]	; (8013c68 <xPortStartScheduler+0x128>)
 8013b6c:	4293      	cmp	r3, r2
 8013b6e:	d10a      	bne.n	8013b86 <xPortStartScheduler+0x46>
	__asm volatile
 8013b70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b74:	f383 8811 	msr	BASEPRI, r3
 8013b78:	f3bf 8f6f 	isb	sy
 8013b7c:	f3bf 8f4f 	dsb	sy
 8013b80:	60fb      	str	r3, [r7, #12]
}
 8013b82:	bf00      	nop
 8013b84:	e7fe      	b.n	8013b84 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8013b86:	4b39      	ldr	r3, [pc, #228]	; (8013c6c <xPortStartScheduler+0x12c>)
 8013b88:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8013b8a:	697b      	ldr	r3, [r7, #20]
 8013b8c:	781b      	ldrb	r3, [r3, #0]
 8013b8e:	b2db      	uxtb	r3, r3
 8013b90:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8013b92:	697b      	ldr	r3, [r7, #20]
 8013b94:	22ff      	movs	r2, #255	; 0xff
 8013b96:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8013b98:	697b      	ldr	r3, [r7, #20]
 8013b9a:	781b      	ldrb	r3, [r3, #0]
 8013b9c:	b2db      	uxtb	r3, r3
 8013b9e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013ba0:	78fb      	ldrb	r3, [r7, #3]
 8013ba2:	b2db      	uxtb	r3, r3
 8013ba4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8013ba8:	b2da      	uxtb	r2, r3
 8013baa:	4b31      	ldr	r3, [pc, #196]	; (8013c70 <xPortStartScheduler+0x130>)
 8013bac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8013bae:	4b31      	ldr	r3, [pc, #196]	; (8013c74 <xPortStartScheduler+0x134>)
 8013bb0:	2207      	movs	r2, #7
 8013bb2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013bb4:	e009      	b.n	8013bca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8013bb6:	4b2f      	ldr	r3, [pc, #188]	; (8013c74 <xPortStartScheduler+0x134>)
 8013bb8:	681b      	ldr	r3, [r3, #0]
 8013bba:	3b01      	subs	r3, #1
 8013bbc:	4a2d      	ldr	r2, [pc, #180]	; (8013c74 <xPortStartScheduler+0x134>)
 8013bbe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8013bc0:	78fb      	ldrb	r3, [r7, #3]
 8013bc2:	b2db      	uxtb	r3, r3
 8013bc4:	005b      	lsls	r3, r3, #1
 8013bc6:	b2db      	uxtb	r3, r3
 8013bc8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013bca:	78fb      	ldrb	r3, [r7, #3]
 8013bcc:	b2db      	uxtb	r3, r3
 8013bce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013bd2:	2b80      	cmp	r3, #128	; 0x80
 8013bd4:	d0ef      	beq.n	8013bb6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8013bd6:	4b27      	ldr	r3, [pc, #156]	; (8013c74 <xPortStartScheduler+0x134>)
 8013bd8:	681b      	ldr	r3, [r3, #0]
 8013bda:	f1c3 0307 	rsb	r3, r3, #7
 8013bde:	2b04      	cmp	r3, #4
 8013be0:	d00a      	beq.n	8013bf8 <xPortStartScheduler+0xb8>
	__asm volatile
 8013be2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013be6:	f383 8811 	msr	BASEPRI, r3
 8013bea:	f3bf 8f6f 	isb	sy
 8013bee:	f3bf 8f4f 	dsb	sy
 8013bf2:	60bb      	str	r3, [r7, #8]
}
 8013bf4:	bf00      	nop
 8013bf6:	e7fe      	b.n	8013bf6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8013bf8:	4b1e      	ldr	r3, [pc, #120]	; (8013c74 <xPortStartScheduler+0x134>)
 8013bfa:	681b      	ldr	r3, [r3, #0]
 8013bfc:	021b      	lsls	r3, r3, #8
 8013bfe:	4a1d      	ldr	r2, [pc, #116]	; (8013c74 <xPortStartScheduler+0x134>)
 8013c00:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013c02:	4b1c      	ldr	r3, [pc, #112]	; (8013c74 <xPortStartScheduler+0x134>)
 8013c04:	681b      	ldr	r3, [r3, #0]
 8013c06:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8013c0a:	4a1a      	ldr	r2, [pc, #104]	; (8013c74 <xPortStartScheduler+0x134>)
 8013c0c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8013c0e:	687b      	ldr	r3, [r7, #4]
 8013c10:	b2da      	uxtb	r2, r3
 8013c12:	697b      	ldr	r3, [r7, #20]
 8013c14:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8013c16:	4b18      	ldr	r3, [pc, #96]	; (8013c78 <xPortStartScheduler+0x138>)
 8013c18:	681b      	ldr	r3, [r3, #0]
 8013c1a:	4a17      	ldr	r2, [pc, #92]	; (8013c78 <xPortStartScheduler+0x138>)
 8013c1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8013c20:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013c22:	4b15      	ldr	r3, [pc, #84]	; (8013c78 <xPortStartScheduler+0x138>)
 8013c24:	681b      	ldr	r3, [r3, #0]
 8013c26:	4a14      	ldr	r2, [pc, #80]	; (8013c78 <xPortStartScheduler+0x138>)
 8013c28:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8013c2c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8013c2e:	f000 f8dd 	bl	8013dec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013c32:	4b12      	ldr	r3, [pc, #72]	; (8013c7c <xPortStartScheduler+0x13c>)
 8013c34:	2200      	movs	r2, #0
 8013c36:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8013c38:	f000 f8fc 	bl	8013e34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8013c3c:	4b10      	ldr	r3, [pc, #64]	; (8013c80 <xPortStartScheduler+0x140>)
 8013c3e:	681b      	ldr	r3, [r3, #0]
 8013c40:	4a0f      	ldr	r2, [pc, #60]	; (8013c80 <xPortStartScheduler+0x140>)
 8013c42:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8013c46:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8013c48:	f7ff ff66 	bl	8013b18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8013c4c:	f7fe ff80 	bl	8012b50 <vTaskSwitchContext>
	prvTaskExitError();
 8013c50:	f7ff ff22 	bl	8013a98 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8013c54:	2300      	movs	r3, #0
}
 8013c56:	4618      	mov	r0, r3
 8013c58:	3718      	adds	r7, #24
 8013c5a:	46bd      	mov	sp, r7
 8013c5c:	bd80      	pop	{r7, pc}
 8013c5e:	bf00      	nop
 8013c60:	e000ed00 	.word	0xe000ed00
 8013c64:	410fc271 	.word	0x410fc271
 8013c68:	410fc270 	.word	0x410fc270
 8013c6c:	e000e400 	.word	0xe000e400
 8013c70:	240014a4 	.word	0x240014a4
 8013c74:	240014a8 	.word	0x240014a8
 8013c78:	e000ed20 	.word	0xe000ed20
 8013c7c:	24000098 	.word	0x24000098
 8013c80:	e000ef34 	.word	0xe000ef34

08013c84 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013c84:	b480      	push	{r7}
 8013c86:	b083      	sub	sp, #12
 8013c88:	af00      	add	r7, sp, #0
	__asm volatile
 8013c8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013c8e:	f383 8811 	msr	BASEPRI, r3
 8013c92:	f3bf 8f6f 	isb	sy
 8013c96:	f3bf 8f4f 	dsb	sy
 8013c9a:	607b      	str	r3, [r7, #4]
}
 8013c9c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8013c9e:	4b0f      	ldr	r3, [pc, #60]	; (8013cdc <vPortEnterCritical+0x58>)
 8013ca0:	681b      	ldr	r3, [r3, #0]
 8013ca2:	3301      	adds	r3, #1
 8013ca4:	4a0d      	ldr	r2, [pc, #52]	; (8013cdc <vPortEnterCritical+0x58>)
 8013ca6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8013ca8:	4b0c      	ldr	r3, [pc, #48]	; (8013cdc <vPortEnterCritical+0x58>)
 8013caa:	681b      	ldr	r3, [r3, #0]
 8013cac:	2b01      	cmp	r3, #1
 8013cae:	d10f      	bne.n	8013cd0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8013cb0:	4b0b      	ldr	r3, [pc, #44]	; (8013ce0 <vPortEnterCritical+0x5c>)
 8013cb2:	681b      	ldr	r3, [r3, #0]
 8013cb4:	b2db      	uxtb	r3, r3
 8013cb6:	2b00      	cmp	r3, #0
 8013cb8:	d00a      	beq.n	8013cd0 <vPortEnterCritical+0x4c>
	__asm volatile
 8013cba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013cbe:	f383 8811 	msr	BASEPRI, r3
 8013cc2:	f3bf 8f6f 	isb	sy
 8013cc6:	f3bf 8f4f 	dsb	sy
 8013cca:	603b      	str	r3, [r7, #0]
}
 8013ccc:	bf00      	nop
 8013cce:	e7fe      	b.n	8013cce <vPortEnterCritical+0x4a>
	}
}
 8013cd0:	bf00      	nop
 8013cd2:	370c      	adds	r7, #12
 8013cd4:	46bd      	mov	sp, r7
 8013cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cda:	4770      	bx	lr
 8013cdc:	24000098 	.word	0x24000098
 8013ce0:	e000ed04 	.word	0xe000ed04

08013ce4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8013ce4:	b480      	push	{r7}
 8013ce6:	b083      	sub	sp, #12
 8013ce8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8013cea:	4b12      	ldr	r3, [pc, #72]	; (8013d34 <vPortExitCritical+0x50>)
 8013cec:	681b      	ldr	r3, [r3, #0]
 8013cee:	2b00      	cmp	r3, #0
 8013cf0:	d10a      	bne.n	8013d08 <vPortExitCritical+0x24>
	__asm volatile
 8013cf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013cf6:	f383 8811 	msr	BASEPRI, r3
 8013cfa:	f3bf 8f6f 	isb	sy
 8013cfe:	f3bf 8f4f 	dsb	sy
 8013d02:	607b      	str	r3, [r7, #4]
}
 8013d04:	bf00      	nop
 8013d06:	e7fe      	b.n	8013d06 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8013d08:	4b0a      	ldr	r3, [pc, #40]	; (8013d34 <vPortExitCritical+0x50>)
 8013d0a:	681b      	ldr	r3, [r3, #0]
 8013d0c:	3b01      	subs	r3, #1
 8013d0e:	4a09      	ldr	r2, [pc, #36]	; (8013d34 <vPortExitCritical+0x50>)
 8013d10:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8013d12:	4b08      	ldr	r3, [pc, #32]	; (8013d34 <vPortExitCritical+0x50>)
 8013d14:	681b      	ldr	r3, [r3, #0]
 8013d16:	2b00      	cmp	r3, #0
 8013d18:	d105      	bne.n	8013d26 <vPortExitCritical+0x42>
 8013d1a:	2300      	movs	r3, #0
 8013d1c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013d1e:	683b      	ldr	r3, [r7, #0]
 8013d20:	f383 8811 	msr	BASEPRI, r3
}
 8013d24:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013d26:	bf00      	nop
 8013d28:	370c      	adds	r7, #12
 8013d2a:	46bd      	mov	sp, r7
 8013d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d30:	4770      	bx	lr
 8013d32:	bf00      	nop
 8013d34:	24000098 	.word	0x24000098
	...

08013d40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013d40:	f3ef 8009 	mrs	r0, PSP
 8013d44:	f3bf 8f6f 	isb	sy
 8013d48:	4b15      	ldr	r3, [pc, #84]	; (8013da0 <pxCurrentTCBConst>)
 8013d4a:	681a      	ldr	r2, [r3, #0]
 8013d4c:	f01e 0f10 	tst.w	lr, #16
 8013d50:	bf08      	it	eq
 8013d52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013d56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d5a:	6010      	str	r0, [r2, #0]
 8013d5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013d60:	f04f 0050 	mov.w	r0, #80	; 0x50
 8013d64:	f380 8811 	msr	BASEPRI, r0
 8013d68:	f3bf 8f4f 	dsb	sy
 8013d6c:	f3bf 8f6f 	isb	sy
 8013d70:	f7fe feee 	bl	8012b50 <vTaskSwitchContext>
 8013d74:	f04f 0000 	mov.w	r0, #0
 8013d78:	f380 8811 	msr	BASEPRI, r0
 8013d7c:	bc09      	pop	{r0, r3}
 8013d7e:	6819      	ldr	r1, [r3, #0]
 8013d80:	6808      	ldr	r0, [r1, #0]
 8013d82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d86:	f01e 0f10 	tst.w	lr, #16
 8013d8a:	bf08      	it	eq
 8013d8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013d90:	f380 8809 	msr	PSP, r0
 8013d94:	f3bf 8f6f 	isb	sy
 8013d98:	4770      	bx	lr
 8013d9a:	bf00      	nop
 8013d9c:	f3af 8000 	nop.w

08013da0 <pxCurrentTCBConst>:
 8013da0:	24000e78 	.word	0x24000e78
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013da4:	bf00      	nop
 8013da6:	bf00      	nop

08013da8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013da8:	b580      	push	{r7, lr}
 8013daa:	b082      	sub	sp, #8
 8013dac:	af00      	add	r7, sp, #0
	__asm volatile
 8013dae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013db2:	f383 8811 	msr	BASEPRI, r3
 8013db6:	f3bf 8f6f 	isb	sy
 8013dba:	f3bf 8f4f 	dsb	sy
 8013dbe:	607b      	str	r3, [r7, #4]
}
 8013dc0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013dc2:	f7fe fe0b 	bl	80129dc <xTaskIncrementTick>
 8013dc6:	4603      	mov	r3, r0
 8013dc8:	2b00      	cmp	r3, #0
 8013dca:	d003      	beq.n	8013dd4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8013dcc:	4b06      	ldr	r3, [pc, #24]	; (8013de8 <xPortSysTickHandler+0x40>)
 8013dce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013dd2:	601a      	str	r2, [r3, #0]
 8013dd4:	2300      	movs	r3, #0
 8013dd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013dd8:	683b      	ldr	r3, [r7, #0]
 8013dda:	f383 8811 	msr	BASEPRI, r3
}
 8013dde:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013de0:	bf00      	nop
 8013de2:	3708      	adds	r7, #8
 8013de4:	46bd      	mov	sp, r7
 8013de6:	bd80      	pop	{r7, pc}
 8013de8:	e000ed04 	.word	0xe000ed04

08013dec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8013dec:	b480      	push	{r7}
 8013dee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013df0:	4b0b      	ldr	r3, [pc, #44]	; (8013e20 <vPortSetupTimerInterrupt+0x34>)
 8013df2:	2200      	movs	r2, #0
 8013df4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013df6:	4b0b      	ldr	r3, [pc, #44]	; (8013e24 <vPortSetupTimerInterrupt+0x38>)
 8013df8:	2200      	movs	r2, #0
 8013dfa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8013dfc:	4b0a      	ldr	r3, [pc, #40]	; (8013e28 <vPortSetupTimerInterrupt+0x3c>)
 8013dfe:	681b      	ldr	r3, [r3, #0]
 8013e00:	4a0a      	ldr	r2, [pc, #40]	; (8013e2c <vPortSetupTimerInterrupt+0x40>)
 8013e02:	fba2 2303 	umull	r2, r3, r2, r3
 8013e06:	099b      	lsrs	r3, r3, #6
 8013e08:	4a09      	ldr	r2, [pc, #36]	; (8013e30 <vPortSetupTimerInterrupt+0x44>)
 8013e0a:	3b01      	subs	r3, #1
 8013e0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8013e0e:	4b04      	ldr	r3, [pc, #16]	; (8013e20 <vPortSetupTimerInterrupt+0x34>)
 8013e10:	2207      	movs	r2, #7
 8013e12:	601a      	str	r2, [r3, #0]
}
 8013e14:	bf00      	nop
 8013e16:	46bd      	mov	sp, r7
 8013e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e1c:	4770      	bx	lr
 8013e1e:	bf00      	nop
 8013e20:	e000e010 	.word	0xe000e010
 8013e24:	e000e018 	.word	0xe000e018
 8013e28:	24000088 	.word	0x24000088
 8013e2c:	10624dd3 	.word	0x10624dd3
 8013e30:	e000e014 	.word	0xe000e014

08013e34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013e34:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8013e44 <vPortEnableVFP+0x10>
 8013e38:	6801      	ldr	r1, [r0, #0]
 8013e3a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8013e3e:	6001      	str	r1, [r0, #0]
 8013e40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013e42:	bf00      	nop
 8013e44:	e000ed88 	.word	0xe000ed88

08013e48 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013e48:	b480      	push	{r7}
 8013e4a:	b085      	sub	sp, #20
 8013e4c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8013e4e:	f3ef 8305 	mrs	r3, IPSR
 8013e52:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013e54:	68fb      	ldr	r3, [r7, #12]
 8013e56:	2b0f      	cmp	r3, #15
 8013e58:	d914      	bls.n	8013e84 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8013e5a:	4a17      	ldr	r2, [pc, #92]	; (8013eb8 <vPortValidateInterruptPriority+0x70>)
 8013e5c:	68fb      	ldr	r3, [r7, #12]
 8013e5e:	4413      	add	r3, r2
 8013e60:	781b      	ldrb	r3, [r3, #0]
 8013e62:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013e64:	4b15      	ldr	r3, [pc, #84]	; (8013ebc <vPortValidateInterruptPriority+0x74>)
 8013e66:	781b      	ldrb	r3, [r3, #0]
 8013e68:	7afa      	ldrb	r2, [r7, #11]
 8013e6a:	429a      	cmp	r2, r3
 8013e6c:	d20a      	bcs.n	8013e84 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8013e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013e72:	f383 8811 	msr	BASEPRI, r3
 8013e76:	f3bf 8f6f 	isb	sy
 8013e7a:	f3bf 8f4f 	dsb	sy
 8013e7e:	607b      	str	r3, [r7, #4]
}
 8013e80:	bf00      	nop
 8013e82:	e7fe      	b.n	8013e82 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013e84:	4b0e      	ldr	r3, [pc, #56]	; (8013ec0 <vPortValidateInterruptPriority+0x78>)
 8013e86:	681b      	ldr	r3, [r3, #0]
 8013e88:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8013e8c:	4b0d      	ldr	r3, [pc, #52]	; (8013ec4 <vPortValidateInterruptPriority+0x7c>)
 8013e8e:	681b      	ldr	r3, [r3, #0]
 8013e90:	429a      	cmp	r2, r3
 8013e92:	d90a      	bls.n	8013eaa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8013e94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013e98:	f383 8811 	msr	BASEPRI, r3
 8013e9c:	f3bf 8f6f 	isb	sy
 8013ea0:	f3bf 8f4f 	dsb	sy
 8013ea4:	603b      	str	r3, [r7, #0]
}
 8013ea6:	bf00      	nop
 8013ea8:	e7fe      	b.n	8013ea8 <vPortValidateInterruptPriority+0x60>
	}
 8013eaa:	bf00      	nop
 8013eac:	3714      	adds	r7, #20
 8013eae:	46bd      	mov	sp, r7
 8013eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eb4:	4770      	bx	lr
 8013eb6:	bf00      	nop
 8013eb8:	e000e3f0 	.word	0xe000e3f0
 8013ebc:	240014a4 	.word	0x240014a4
 8013ec0:	e000ed0c 	.word	0xe000ed0c
 8013ec4:	240014a8 	.word	0x240014a8

08013ec8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8013ec8:	b580      	push	{r7, lr}
 8013eca:	b08a      	sub	sp, #40	; 0x28
 8013ecc:	af00      	add	r7, sp, #0
 8013ece:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013ed0:	2300      	movs	r3, #0
 8013ed2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013ed4:	f7fe fcc6 	bl	8012864 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8013ed8:	4b5b      	ldr	r3, [pc, #364]	; (8014048 <pvPortMalloc+0x180>)
 8013eda:	681b      	ldr	r3, [r3, #0]
 8013edc:	2b00      	cmp	r3, #0
 8013ede:	d101      	bne.n	8013ee4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013ee0:	f000 f920 	bl	8014124 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013ee4:	4b59      	ldr	r3, [pc, #356]	; (801404c <pvPortMalloc+0x184>)
 8013ee6:	681a      	ldr	r2, [r3, #0]
 8013ee8:	687b      	ldr	r3, [r7, #4]
 8013eea:	4013      	ands	r3, r2
 8013eec:	2b00      	cmp	r3, #0
 8013eee:	f040 8093 	bne.w	8014018 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013ef2:	687b      	ldr	r3, [r7, #4]
 8013ef4:	2b00      	cmp	r3, #0
 8013ef6:	d01d      	beq.n	8013f34 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8013ef8:	2208      	movs	r2, #8
 8013efa:	687b      	ldr	r3, [r7, #4]
 8013efc:	4413      	add	r3, r2
 8013efe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013f00:	687b      	ldr	r3, [r7, #4]
 8013f02:	f003 0307 	and.w	r3, r3, #7
 8013f06:	2b00      	cmp	r3, #0
 8013f08:	d014      	beq.n	8013f34 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8013f0a:	687b      	ldr	r3, [r7, #4]
 8013f0c:	f023 0307 	bic.w	r3, r3, #7
 8013f10:	3308      	adds	r3, #8
 8013f12:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013f14:	687b      	ldr	r3, [r7, #4]
 8013f16:	f003 0307 	and.w	r3, r3, #7
 8013f1a:	2b00      	cmp	r3, #0
 8013f1c:	d00a      	beq.n	8013f34 <pvPortMalloc+0x6c>
	__asm volatile
 8013f1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013f22:	f383 8811 	msr	BASEPRI, r3
 8013f26:	f3bf 8f6f 	isb	sy
 8013f2a:	f3bf 8f4f 	dsb	sy
 8013f2e:	617b      	str	r3, [r7, #20]
}
 8013f30:	bf00      	nop
 8013f32:	e7fe      	b.n	8013f32 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8013f34:	687b      	ldr	r3, [r7, #4]
 8013f36:	2b00      	cmp	r3, #0
 8013f38:	d06e      	beq.n	8014018 <pvPortMalloc+0x150>
 8013f3a:	4b45      	ldr	r3, [pc, #276]	; (8014050 <pvPortMalloc+0x188>)
 8013f3c:	681b      	ldr	r3, [r3, #0]
 8013f3e:	687a      	ldr	r2, [r7, #4]
 8013f40:	429a      	cmp	r2, r3
 8013f42:	d869      	bhi.n	8014018 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8013f44:	4b43      	ldr	r3, [pc, #268]	; (8014054 <pvPortMalloc+0x18c>)
 8013f46:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8013f48:	4b42      	ldr	r3, [pc, #264]	; (8014054 <pvPortMalloc+0x18c>)
 8013f4a:	681b      	ldr	r3, [r3, #0]
 8013f4c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013f4e:	e004      	b.n	8013f5a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8013f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013f52:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8013f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013f56:	681b      	ldr	r3, [r3, #0]
 8013f58:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013f5c:	685b      	ldr	r3, [r3, #4]
 8013f5e:	687a      	ldr	r2, [r7, #4]
 8013f60:	429a      	cmp	r2, r3
 8013f62:	d903      	bls.n	8013f6c <pvPortMalloc+0xa4>
 8013f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013f66:	681b      	ldr	r3, [r3, #0]
 8013f68:	2b00      	cmp	r3, #0
 8013f6a:	d1f1      	bne.n	8013f50 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013f6c:	4b36      	ldr	r3, [pc, #216]	; (8014048 <pvPortMalloc+0x180>)
 8013f6e:	681b      	ldr	r3, [r3, #0]
 8013f70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013f72:	429a      	cmp	r2, r3
 8013f74:	d050      	beq.n	8014018 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8013f76:	6a3b      	ldr	r3, [r7, #32]
 8013f78:	681b      	ldr	r3, [r3, #0]
 8013f7a:	2208      	movs	r2, #8
 8013f7c:	4413      	add	r3, r2
 8013f7e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013f82:	681a      	ldr	r2, [r3, #0]
 8013f84:	6a3b      	ldr	r3, [r7, #32]
 8013f86:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8013f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013f8a:	685a      	ldr	r2, [r3, #4]
 8013f8c:	687b      	ldr	r3, [r7, #4]
 8013f8e:	1ad2      	subs	r2, r2, r3
 8013f90:	2308      	movs	r3, #8
 8013f92:	005b      	lsls	r3, r3, #1
 8013f94:	429a      	cmp	r2, r3
 8013f96:	d91f      	bls.n	8013fd8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8013f98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013f9a:	687b      	ldr	r3, [r7, #4]
 8013f9c:	4413      	add	r3, r2
 8013f9e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013fa0:	69bb      	ldr	r3, [r7, #24]
 8013fa2:	f003 0307 	and.w	r3, r3, #7
 8013fa6:	2b00      	cmp	r3, #0
 8013fa8:	d00a      	beq.n	8013fc0 <pvPortMalloc+0xf8>
	__asm volatile
 8013faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013fae:	f383 8811 	msr	BASEPRI, r3
 8013fb2:	f3bf 8f6f 	isb	sy
 8013fb6:	f3bf 8f4f 	dsb	sy
 8013fba:	613b      	str	r3, [r7, #16]
}
 8013fbc:	bf00      	nop
 8013fbe:	e7fe      	b.n	8013fbe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8013fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013fc2:	685a      	ldr	r2, [r3, #4]
 8013fc4:	687b      	ldr	r3, [r7, #4]
 8013fc6:	1ad2      	subs	r2, r2, r3
 8013fc8:	69bb      	ldr	r3, [r7, #24]
 8013fca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8013fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013fce:	687a      	ldr	r2, [r7, #4]
 8013fd0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8013fd2:	69b8      	ldr	r0, [r7, #24]
 8013fd4:	f000 f908 	bl	80141e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013fd8:	4b1d      	ldr	r3, [pc, #116]	; (8014050 <pvPortMalloc+0x188>)
 8013fda:	681a      	ldr	r2, [r3, #0]
 8013fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013fde:	685b      	ldr	r3, [r3, #4]
 8013fe0:	1ad3      	subs	r3, r2, r3
 8013fe2:	4a1b      	ldr	r2, [pc, #108]	; (8014050 <pvPortMalloc+0x188>)
 8013fe4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013fe6:	4b1a      	ldr	r3, [pc, #104]	; (8014050 <pvPortMalloc+0x188>)
 8013fe8:	681a      	ldr	r2, [r3, #0]
 8013fea:	4b1b      	ldr	r3, [pc, #108]	; (8014058 <pvPortMalloc+0x190>)
 8013fec:	681b      	ldr	r3, [r3, #0]
 8013fee:	429a      	cmp	r2, r3
 8013ff0:	d203      	bcs.n	8013ffa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8013ff2:	4b17      	ldr	r3, [pc, #92]	; (8014050 <pvPortMalloc+0x188>)
 8013ff4:	681b      	ldr	r3, [r3, #0]
 8013ff6:	4a18      	ldr	r2, [pc, #96]	; (8014058 <pvPortMalloc+0x190>)
 8013ff8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8013ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013ffc:	685a      	ldr	r2, [r3, #4]
 8013ffe:	4b13      	ldr	r3, [pc, #76]	; (801404c <pvPortMalloc+0x184>)
 8014000:	681b      	ldr	r3, [r3, #0]
 8014002:	431a      	orrs	r2, r3
 8014004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014006:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8014008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801400a:	2200      	movs	r2, #0
 801400c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 801400e:	4b13      	ldr	r3, [pc, #76]	; (801405c <pvPortMalloc+0x194>)
 8014010:	681b      	ldr	r3, [r3, #0]
 8014012:	3301      	adds	r3, #1
 8014014:	4a11      	ldr	r2, [pc, #68]	; (801405c <pvPortMalloc+0x194>)
 8014016:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8014018:	f7fe fc32 	bl	8012880 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801401c:	69fb      	ldr	r3, [r7, #28]
 801401e:	f003 0307 	and.w	r3, r3, #7
 8014022:	2b00      	cmp	r3, #0
 8014024:	d00a      	beq.n	801403c <pvPortMalloc+0x174>
	__asm volatile
 8014026:	f04f 0350 	mov.w	r3, #80	; 0x50
 801402a:	f383 8811 	msr	BASEPRI, r3
 801402e:	f3bf 8f6f 	isb	sy
 8014032:	f3bf 8f4f 	dsb	sy
 8014036:	60fb      	str	r3, [r7, #12]
}
 8014038:	bf00      	nop
 801403a:	e7fe      	b.n	801403a <pvPortMalloc+0x172>
	return pvReturn;
 801403c:	69fb      	ldr	r3, [r7, #28]
}
 801403e:	4618      	mov	r0, r3
 8014040:	3728      	adds	r7, #40	; 0x28
 8014042:	46bd      	mov	sp, r7
 8014044:	bd80      	pop	{r7, pc}
 8014046:	bf00      	nop
 8014048:	240050b4 	.word	0x240050b4
 801404c:	240050c8 	.word	0x240050c8
 8014050:	240050b8 	.word	0x240050b8
 8014054:	240050ac 	.word	0x240050ac
 8014058:	240050bc 	.word	0x240050bc
 801405c:	240050c0 	.word	0x240050c0

08014060 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8014060:	b580      	push	{r7, lr}
 8014062:	b086      	sub	sp, #24
 8014064:	af00      	add	r7, sp, #0
 8014066:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8014068:	687b      	ldr	r3, [r7, #4]
 801406a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801406c:	687b      	ldr	r3, [r7, #4]
 801406e:	2b00      	cmp	r3, #0
 8014070:	d04d      	beq.n	801410e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8014072:	2308      	movs	r3, #8
 8014074:	425b      	negs	r3, r3
 8014076:	697a      	ldr	r2, [r7, #20]
 8014078:	4413      	add	r3, r2
 801407a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801407c:	697b      	ldr	r3, [r7, #20]
 801407e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8014080:	693b      	ldr	r3, [r7, #16]
 8014082:	685a      	ldr	r2, [r3, #4]
 8014084:	4b24      	ldr	r3, [pc, #144]	; (8014118 <vPortFree+0xb8>)
 8014086:	681b      	ldr	r3, [r3, #0]
 8014088:	4013      	ands	r3, r2
 801408a:	2b00      	cmp	r3, #0
 801408c:	d10a      	bne.n	80140a4 <vPortFree+0x44>
	__asm volatile
 801408e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014092:	f383 8811 	msr	BASEPRI, r3
 8014096:	f3bf 8f6f 	isb	sy
 801409a:	f3bf 8f4f 	dsb	sy
 801409e:	60fb      	str	r3, [r7, #12]
}
 80140a0:	bf00      	nop
 80140a2:	e7fe      	b.n	80140a2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80140a4:	693b      	ldr	r3, [r7, #16]
 80140a6:	681b      	ldr	r3, [r3, #0]
 80140a8:	2b00      	cmp	r3, #0
 80140aa:	d00a      	beq.n	80140c2 <vPortFree+0x62>
	__asm volatile
 80140ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80140b0:	f383 8811 	msr	BASEPRI, r3
 80140b4:	f3bf 8f6f 	isb	sy
 80140b8:	f3bf 8f4f 	dsb	sy
 80140bc:	60bb      	str	r3, [r7, #8]
}
 80140be:	bf00      	nop
 80140c0:	e7fe      	b.n	80140c0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80140c2:	693b      	ldr	r3, [r7, #16]
 80140c4:	685a      	ldr	r2, [r3, #4]
 80140c6:	4b14      	ldr	r3, [pc, #80]	; (8014118 <vPortFree+0xb8>)
 80140c8:	681b      	ldr	r3, [r3, #0]
 80140ca:	4013      	ands	r3, r2
 80140cc:	2b00      	cmp	r3, #0
 80140ce:	d01e      	beq.n	801410e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80140d0:	693b      	ldr	r3, [r7, #16]
 80140d2:	681b      	ldr	r3, [r3, #0]
 80140d4:	2b00      	cmp	r3, #0
 80140d6:	d11a      	bne.n	801410e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80140d8:	693b      	ldr	r3, [r7, #16]
 80140da:	685a      	ldr	r2, [r3, #4]
 80140dc:	4b0e      	ldr	r3, [pc, #56]	; (8014118 <vPortFree+0xb8>)
 80140de:	681b      	ldr	r3, [r3, #0]
 80140e0:	43db      	mvns	r3, r3
 80140e2:	401a      	ands	r2, r3
 80140e4:	693b      	ldr	r3, [r7, #16]
 80140e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80140e8:	f7fe fbbc 	bl	8012864 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80140ec:	693b      	ldr	r3, [r7, #16]
 80140ee:	685a      	ldr	r2, [r3, #4]
 80140f0:	4b0a      	ldr	r3, [pc, #40]	; (801411c <vPortFree+0xbc>)
 80140f2:	681b      	ldr	r3, [r3, #0]
 80140f4:	4413      	add	r3, r2
 80140f6:	4a09      	ldr	r2, [pc, #36]	; (801411c <vPortFree+0xbc>)
 80140f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80140fa:	6938      	ldr	r0, [r7, #16]
 80140fc:	f000 f874 	bl	80141e8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8014100:	4b07      	ldr	r3, [pc, #28]	; (8014120 <vPortFree+0xc0>)
 8014102:	681b      	ldr	r3, [r3, #0]
 8014104:	3301      	adds	r3, #1
 8014106:	4a06      	ldr	r2, [pc, #24]	; (8014120 <vPortFree+0xc0>)
 8014108:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 801410a:	f7fe fbb9 	bl	8012880 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801410e:	bf00      	nop
 8014110:	3718      	adds	r7, #24
 8014112:	46bd      	mov	sp, r7
 8014114:	bd80      	pop	{r7, pc}
 8014116:	bf00      	nop
 8014118:	240050c8 	.word	0x240050c8
 801411c:	240050b8 	.word	0x240050b8
 8014120:	240050c4 	.word	0x240050c4

08014124 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8014124:	b480      	push	{r7}
 8014126:	b085      	sub	sp, #20
 8014128:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801412a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 801412e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8014130:	4b27      	ldr	r3, [pc, #156]	; (80141d0 <prvHeapInit+0xac>)
 8014132:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8014134:	68fb      	ldr	r3, [r7, #12]
 8014136:	f003 0307 	and.w	r3, r3, #7
 801413a:	2b00      	cmp	r3, #0
 801413c:	d00c      	beq.n	8014158 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801413e:	68fb      	ldr	r3, [r7, #12]
 8014140:	3307      	adds	r3, #7
 8014142:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014144:	68fb      	ldr	r3, [r7, #12]
 8014146:	f023 0307 	bic.w	r3, r3, #7
 801414a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801414c:	68ba      	ldr	r2, [r7, #8]
 801414e:	68fb      	ldr	r3, [r7, #12]
 8014150:	1ad3      	subs	r3, r2, r3
 8014152:	4a1f      	ldr	r2, [pc, #124]	; (80141d0 <prvHeapInit+0xac>)
 8014154:	4413      	add	r3, r2
 8014156:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8014158:	68fb      	ldr	r3, [r7, #12]
 801415a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801415c:	4a1d      	ldr	r2, [pc, #116]	; (80141d4 <prvHeapInit+0xb0>)
 801415e:	687b      	ldr	r3, [r7, #4]
 8014160:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8014162:	4b1c      	ldr	r3, [pc, #112]	; (80141d4 <prvHeapInit+0xb0>)
 8014164:	2200      	movs	r2, #0
 8014166:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8014168:	687b      	ldr	r3, [r7, #4]
 801416a:	68ba      	ldr	r2, [r7, #8]
 801416c:	4413      	add	r3, r2
 801416e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8014170:	2208      	movs	r2, #8
 8014172:	68fb      	ldr	r3, [r7, #12]
 8014174:	1a9b      	subs	r3, r3, r2
 8014176:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014178:	68fb      	ldr	r3, [r7, #12]
 801417a:	f023 0307 	bic.w	r3, r3, #7
 801417e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8014180:	68fb      	ldr	r3, [r7, #12]
 8014182:	4a15      	ldr	r2, [pc, #84]	; (80141d8 <prvHeapInit+0xb4>)
 8014184:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8014186:	4b14      	ldr	r3, [pc, #80]	; (80141d8 <prvHeapInit+0xb4>)
 8014188:	681b      	ldr	r3, [r3, #0]
 801418a:	2200      	movs	r2, #0
 801418c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801418e:	4b12      	ldr	r3, [pc, #72]	; (80141d8 <prvHeapInit+0xb4>)
 8014190:	681b      	ldr	r3, [r3, #0]
 8014192:	2200      	movs	r2, #0
 8014194:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8014196:	687b      	ldr	r3, [r7, #4]
 8014198:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801419a:	683b      	ldr	r3, [r7, #0]
 801419c:	68fa      	ldr	r2, [r7, #12]
 801419e:	1ad2      	subs	r2, r2, r3
 80141a0:	683b      	ldr	r3, [r7, #0]
 80141a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80141a4:	4b0c      	ldr	r3, [pc, #48]	; (80141d8 <prvHeapInit+0xb4>)
 80141a6:	681a      	ldr	r2, [r3, #0]
 80141a8:	683b      	ldr	r3, [r7, #0]
 80141aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80141ac:	683b      	ldr	r3, [r7, #0]
 80141ae:	685b      	ldr	r3, [r3, #4]
 80141b0:	4a0a      	ldr	r2, [pc, #40]	; (80141dc <prvHeapInit+0xb8>)
 80141b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80141b4:	683b      	ldr	r3, [r7, #0]
 80141b6:	685b      	ldr	r3, [r3, #4]
 80141b8:	4a09      	ldr	r2, [pc, #36]	; (80141e0 <prvHeapInit+0xbc>)
 80141ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80141bc:	4b09      	ldr	r3, [pc, #36]	; (80141e4 <prvHeapInit+0xc0>)
 80141be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80141c2:	601a      	str	r2, [r3, #0]
}
 80141c4:	bf00      	nop
 80141c6:	3714      	adds	r7, #20
 80141c8:	46bd      	mov	sp, r7
 80141ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141ce:	4770      	bx	lr
 80141d0:	240014ac 	.word	0x240014ac
 80141d4:	240050ac 	.word	0x240050ac
 80141d8:	240050b4 	.word	0x240050b4
 80141dc:	240050bc 	.word	0x240050bc
 80141e0:	240050b8 	.word	0x240050b8
 80141e4:	240050c8 	.word	0x240050c8

080141e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80141e8:	b480      	push	{r7}
 80141ea:	b085      	sub	sp, #20
 80141ec:	af00      	add	r7, sp, #0
 80141ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80141f0:	4b28      	ldr	r3, [pc, #160]	; (8014294 <prvInsertBlockIntoFreeList+0xac>)
 80141f2:	60fb      	str	r3, [r7, #12]
 80141f4:	e002      	b.n	80141fc <prvInsertBlockIntoFreeList+0x14>
 80141f6:	68fb      	ldr	r3, [r7, #12]
 80141f8:	681b      	ldr	r3, [r3, #0]
 80141fa:	60fb      	str	r3, [r7, #12]
 80141fc:	68fb      	ldr	r3, [r7, #12]
 80141fe:	681b      	ldr	r3, [r3, #0]
 8014200:	687a      	ldr	r2, [r7, #4]
 8014202:	429a      	cmp	r2, r3
 8014204:	d8f7      	bhi.n	80141f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8014206:	68fb      	ldr	r3, [r7, #12]
 8014208:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801420a:	68fb      	ldr	r3, [r7, #12]
 801420c:	685b      	ldr	r3, [r3, #4]
 801420e:	68ba      	ldr	r2, [r7, #8]
 8014210:	4413      	add	r3, r2
 8014212:	687a      	ldr	r2, [r7, #4]
 8014214:	429a      	cmp	r2, r3
 8014216:	d108      	bne.n	801422a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8014218:	68fb      	ldr	r3, [r7, #12]
 801421a:	685a      	ldr	r2, [r3, #4]
 801421c:	687b      	ldr	r3, [r7, #4]
 801421e:	685b      	ldr	r3, [r3, #4]
 8014220:	441a      	add	r2, r3
 8014222:	68fb      	ldr	r3, [r7, #12]
 8014224:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8014226:	68fb      	ldr	r3, [r7, #12]
 8014228:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801422a:	687b      	ldr	r3, [r7, #4]
 801422c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801422e:	687b      	ldr	r3, [r7, #4]
 8014230:	685b      	ldr	r3, [r3, #4]
 8014232:	68ba      	ldr	r2, [r7, #8]
 8014234:	441a      	add	r2, r3
 8014236:	68fb      	ldr	r3, [r7, #12]
 8014238:	681b      	ldr	r3, [r3, #0]
 801423a:	429a      	cmp	r2, r3
 801423c:	d118      	bne.n	8014270 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801423e:	68fb      	ldr	r3, [r7, #12]
 8014240:	681a      	ldr	r2, [r3, #0]
 8014242:	4b15      	ldr	r3, [pc, #84]	; (8014298 <prvInsertBlockIntoFreeList+0xb0>)
 8014244:	681b      	ldr	r3, [r3, #0]
 8014246:	429a      	cmp	r2, r3
 8014248:	d00d      	beq.n	8014266 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801424a:	687b      	ldr	r3, [r7, #4]
 801424c:	685a      	ldr	r2, [r3, #4]
 801424e:	68fb      	ldr	r3, [r7, #12]
 8014250:	681b      	ldr	r3, [r3, #0]
 8014252:	685b      	ldr	r3, [r3, #4]
 8014254:	441a      	add	r2, r3
 8014256:	687b      	ldr	r3, [r7, #4]
 8014258:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801425a:	68fb      	ldr	r3, [r7, #12]
 801425c:	681b      	ldr	r3, [r3, #0]
 801425e:	681a      	ldr	r2, [r3, #0]
 8014260:	687b      	ldr	r3, [r7, #4]
 8014262:	601a      	str	r2, [r3, #0]
 8014264:	e008      	b.n	8014278 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8014266:	4b0c      	ldr	r3, [pc, #48]	; (8014298 <prvInsertBlockIntoFreeList+0xb0>)
 8014268:	681a      	ldr	r2, [r3, #0]
 801426a:	687b      	ldr	r3, [r7, #4]
 801426c:	601a      	str	r2, [r3, #0]
 801426e:	e003      	b.n	8014278 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8014270:	68fb      	ldr	r3, [r7, #12]
 8014272:	681a      	ldr	r2, [r3, #0]
 8014274:	687b      	ldr	r3, [r7, #4]
 8014276:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8014278:	68fa      	ldr	r2, [r7, #12]
 801427a:	687b      	ldr	r3, [r7, #4]
 801427c:	429a      	cmp	r2, r3
 801427e:	d002      	beq.n	8014286 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8014280:	68fb      	ldr	r3, [r7, #12]
 8014282:	687a      	ldr	r2, [r7, #4]
 8014284:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014286:	bf00      	nop
 8014288:	3714      	adds	r7, #20
 801428a:	46bd      	mov	sp, r7
 801428c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014290:	4770      	bx	lr
 8014292:	bf00      	nop
 8014294:	240050ac 	.word	0x240050ac
 8014298:	240050b4 	.word	0x240050b4

0801429c <__errno>:
 801429c:	4b01      	ldr	r3, [pc, #4]	; (80142a4 <__errno+0x8>)
 801429e:	6818      	ldr	r0, [r3, #0]
 80142a0:	4770      	bx	lr
 80142a2:	bf00      	nop
 80142a4:	2400009c 	.word	0x2400009c

080142a8 <__libc_init_array>:
 80142a8:	b570      	push	{r4, r5, r6, lr}
 80142aa:	4d0d      	ldr	r5, [pc, #52]	; (80142e0 <__libc_init_array+0x38>)
 80142ac:	4c0d      	ldr	r4, [pc, #52]	; (80142e4 <__libc_init_array+0x3c>)
 80142ae:	1b64      	subs	r4, r4, r5
 80142b0:	10a4      	asrs	r4, r4, #2
 80142b2:	2600      	movs	r6, #0
 80142b4:	42a6      	cmp	r6, r4
 80142b6:	d109      	bne.n	80142cc <__libc_init_array+0x24>
 80142b8:	4d0b      	ldr	r5, [pc, #44]	; (80142e8 <__libc_init_array+0x40>)
 80142ba:	4c0c      	ldr	r4, [pc, #48]	; (80142ec <__libc_init_array+0x44>)
 80142bc:	f001 f842 	bl	8015344 <_init>
 80142c0:	1b64      	subs	r4, r4, r5
 80142c2:	10a4      	asrs	r4, r4, #2
 80142c4:	2600      	movs	r6, #0
 80142c6:	42a6      	cmp	r6, r4
 80142c8:	d105      	bne.n	80142d6 <__libc_init_array+0x2e>
 80142ca:	bd70      	pop	{r4, r5, r6, pc}
 80142cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80142d0:	4798      	blx	r3
 80142d2:	3601      	adds	r6, #1
 80142d4:	e7ee      	b.n	80142b4 <__libc_init_array+0xc>
 80142d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80142da:	4798      	blx	r3
 80142dc:	3601      	adds	r6, #1
 80142de:	e7f2      	b.n	80142c6 <__libc_init_array+0x1e>
 80142e0:	08015714 	.word	0x08015714
 80142e4:	08015714 	.word	0x08015714
 80142e8:	08015714 	.word	0x08015714
 80142ec:	08015718 	.word	0x08015718

080142f0 <malloc>:
 80142f0:	4b02      	ldr	r3, [pc, #8]	; (80142fc <malloc+0xc>)
 80142f2:	4601      	mov	r1, r0
 80142f4:	6818      	ldr	r0, [r3, #0]
 80142f6:	f000 b88d 	b.w	8014414 <_malloc_r>
 80142fa:	bf00      	nop
 80142fc:	2400009c 	.word	0x2400009c

08014300 <free>:
 8014300:	4b02      	ldr	r3, [pc, #8]	; (801430c <free+0xc>)
 8014302:	4601      	mov	r1, r0
 8014304:	6818      	ldr	r0, [r3, #0]
 8014306:	f000 b819 	b.w	801433c <_free_r>
 801430a:	bf00      	nop
 801430c:	2400009c 	.word	0x2400009c

08014310 <memcpy>:
 8014310:	440a      	add	r2, r1
 8014312:	4291      	cmp	r1, r2
 8014314:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8014318:	d100      	bne.n	801431c <memcpy+0xc>
 801431a:	4770      	bx	lr
 801431c:	b510      	push	{r4, lr}
 801431e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014322:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014326:	4291      	cmp	r1, r2
 8014328:	d1f9      	bne.n	801431e <memcpy+0xe>
 801432a:	bd10      	pop	{r4, pc}

0801432c <memset>:
 801432c:	4402      	add	r2, r0
 801432e:	4603      	mov	r3, r0
 8014330:	4293      	cmp	r3, r2
 8014332:	d100      	bne.n	8014336 <memset+0xa>
 8014334:	4770      	bx	lr
 8014336:	f803 1b01 	strb.w	r1, [r3], #1
 801433a:	e7f9      	b.n	8014330 <memset+0x4>

0801433c <_free_r>:
 801433c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801433e:	2900      	cmp	r1, #0
 8014340:	d044      	beq.n	80143cc <_free_r+0x90>
 8014342:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014346:	9001      	str	r0, [sp, #4]
 8014348:	2b00      	cmp	r3, #0
 801434a:	f1a1 0404 	sub.w	r4, r1, #4
 801434e:	bfb8      	it	lt
 8014350:	18e4      	addlt	r4, r4, r3
 8014352:	f000 fc51 	bl	8014bf8 <__malloc_lock>
 8014356:	4a1e      	ldr	r2, [pc, #120]	; (80143d0 <_free_r+0x94>)
 8014358:	9801      	ldr	r0, [sp, #4]
 801435a:	6813      	ldr	r3, [r2, #0]
 801435c:	b933      	cbnz	r3, 801436c <_free_r+0x30>
 801435e:	6063      	str	r3, [r4, #4]
 8014360:	6014      	str	r4, [r2, #0]
 8014362:	b003      	add	sp, #12
 8014364:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014368:	f000 bc4c 	b.w	8014c04 <__malloc_unlock>
 801436c:	42a3      	cmp	r3, r4
 801436e:	d908      	bls.n	8014382 <_free_r+0x46>
 8014370:	6825      	ldr	r5, [r4, #0]
 8014372:	1961      	adds	r1, r4, r5
 8014374:	428b      	cmp	r3, r1
 8014376:	bf01      	itttt	eq
 8014378:	6819      	ldreq	r1, [r3, #0]
 801437a:	685b      	ldreq	r3, [r3, #4]
 801437c:	1949      	addeq	r1, r1, r5
 801437e:	6021      	streq	r1, [r4, #0]
 8014380:	e7ed      	b.n	801435e <_free_r+0x22>
 8014382:	461a      	mov	r2, r3
 8014384:	685b      	ldr	r3, [r3, #4]
 8014386:	b10b      	cbz	r3, 801438c <_free_r+0x50>
 8014388:	42a3      	cmp	r3, r4
 801438a:	d9fa      	bls.n	8014382 <_free_r+0x46>
 801438c:	6811      	ldr	r1, [r2, #0]
 801438e:	1855      	adds	r5, r2, r1
 8014390:	42a5      	cmp	r5, r4
 8014392:	d10b      	bne.n	80143ac <_free_r+0x70>
 8014394:	6824      	ldr	r4, [r4, #0]
 8014396:	4421      	add	r1, r4
 8014398:	1854      	adds	r4, r2, r1
 801439a:	42a3      	cmp	r3, r4
 801439c:	6011      	str	r1, [r2, #0]
 801439e:	d1e0      	bne.n	8014362 <_free_r+0x26>
 80143a0:	681c      	ldr	r4, [r3, #0]
 80143a2:	685b      	ldr	r3, [r3, #4]
 80143a4:	6053      	str	r3, [r2, #4]
 80143a6:	4421      	add	r1, r4
 80143a8:	6011      	str	r1, [r2, #0]
 80143aa:	e7da      	b.n	8014362 <_free_r+0x26>
 80143ac:	d902      	bls.n	80143b4 <_free_r+0x78>
 80143ae:	230c      	movs	r3, #12
 80143b0:	6003      	str	r3, [r0, #0]
 80143b2:	e7d6      	b.n	8014362 <_free_r+0x26>
 80143b4:	6825      	ldr	r5, [r4, #0]
 80143b6:	1961      	adds	r1, r4, r5
 80143b8:	428b      	cmp	r3, r1
 80143ba:	bf04      	itt	eq
 80143bc:	6819      	ldreq	r1, [r3, #0]
 80143be:	685b      	ldreq	r3, [r3, #4]
 80143c0:	6063      	str	r3, [r4, #4]
 80143c2:	bf04      	itt	eq
 80143c4:	1949      	addeq	r1, r1, r5
 80143c6:	6021      	streq	r1, [r4, #0]
 80143c8:	6054      	str	r4, [r2, #4]
 80143ca:	e7ca      	b.n	8014362 <_free_r+0x26>
 80143cc:	b003      	add	sp, #12
 80143ce:	bd30      	pop	{r4, r5, pc}
 80143d0:	240050cc 	.word	0x240050cc

080143d4 <sbrk_aligned>:
 80143d4:	b570      	push	{r4, r5, r6, lr}
 80143d6:	4e0e      	ldr	r6, [pc, #56]	; (8014410 <sbrk_aligned+0x3c>)
 80143d8:	460c      	mov	r4, r1
 80143da:	6831      	ldr	r1, [r6, #0]
 80143dc:	4605      	mov	r5, r0
 80143de:	b911      	cbnz	r1, 80143e6 <sbrk_aligned+0x12>
 80143e0:	f000 f91a 	bl	8014618 <_sbrk_r>
 80143e4:	6030      	str	r0, [r6, #0]
 80143e6:	4621      	mov	r1, r4
 80143e8:	4628      	mov	r0, r5
 80143ea:	f000 f915 	bl	8014618 <_sbrk_r>
 80143ee:	1c43      	adds	r3, r0, #1
 80143f0:	d00a      	beq.n	8014408 <sbrk_aligned+0x34>
 80143f2:	1cc4      	adds	r4, r0, #3
 80143f4:	f024 0403 	bic.w	r4, r4, #3
 80143f8:	42a0      	cmp	r0, r4
 80143fa:	d007      	beq.n	801440c <sbrk_aligned+0x38>
 80143fc:	1a21      	subs	r1, r4, r0
 80143fe:	4628      	mov	r0, r5
 8014400:	f000 f90a 	bl	8014618 <_sbrk_r>
 8014404:	3001      	adds	r0, #1
 8014406:	d101      	bne.n	801440c <sbrk_aligned+0x38>
 8014408:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 801440c:	4620      	mov	r0, r4
 801440e:	bd70      	pop	{r4, r5, r6, pc}
 8014410:	240050d0 	.word	0x240050d0

08014414 <_malloc_r>:
 8014414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014418:	1ccd      	adds	r5, r1, #3
 801441a:	f025 0503 	bic.w	r5, r5, #3
 801441e:	3508      	adds	r5, #8
 8014420:	2d0c      	cmp	r5, #12
 8014422:	bf38      	it	cc
 8014424:	250c      	movcc	r5, #12
 8014426:	2d00      	cmp	r5, #0
 8014428:	4607      	mov	r7, r0
 801442a:	db01      	blt.n	8014430 <_malloc_r+0x1c>
 801442c:	42a9      	cmp	r1, r5
 801442e:	d905      	bls.n	801443c <_malloc_r+0x28>
 8014430:	230c      	movs	r3, #12
 8014432:	603b      	str	r3, [r7, #0]
 8014434:	2600      	movs	r6, #0
 8014436:	4630      	mov	r0, r6
 8014438:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801443c:	4e2e      	ldr	r6, [pc, #184]	; (80144f8 <_malloc_r+0xe4>)
 801443e:	f000 fbdb 	bl	8014bf8 <__malloc_lock>
 8014442:	6833      	ldr	r3, [r6, #0]
 8014444:	461c      	mov	r4, r3
 8014446:	bb34      	cbnz	r4, 8014496 <_malloc_r+0x82>
 8014448:	4629      	mov	r1, r5
 801444a:	4638      	mov	r0, r7
 801444c:	f7ff ffc2 	bl	80143d4 <sbrk_aligned>
 8014450:	1c43      	adds	r3, r0, #1
 8014452:	4604      	mov	r4, r0
 8014454:	d14d      	bne.n	80144f2 <_malloc_r+0xde>
 8014456:	6834      	ldr	r4, [r6, #0]
 8014458:	4626      	mov	r6, r4
 801445a:	2e00      	cmp	r6, #0
 801445c:	d140      	bne.n	80144e0 <_malloc_r+0xcc>
 801445e:	6823      	ldr	r3, [r4, #0]
 8014460:	4631      	mov	r1, r6
 8014462:	4638      	mov	r0, r7
 8014464:	eb04 0803 	add.w	r8, r4, r3
 8014468:	f000 f8d6 	bl	8014618 <_sbrk_r>
 801446c:	4580      	cmp	r8, r0
 801446e:	d13a      	bne.n	80144e6 <_malloc_r+0xd2>
 8014470:	6821      	ldr	r1, [r4, #0]
 8014472:	3503      	adds	r5, #3
 8014474:	1a6d      	subs	r5, r5, r1
 8014476:	f025 0503 	bic.w	r5, r5, #3
 801447a:	3508      	adds	r5, #8
 801447c:	2d0c      	cmp	r5, #12
 801447e:	bf38      	it	cc
 8014480:	250c      	movcc	r5, #12
 8014482:	4629      	mov	r1, r5
 8014484:	4638      	mov	r0, r7
 8014486:	f7ff ffa5 	bl	80143d4 <sbrk_aligned>
 801448a:	3001      	adds	r0, #1
 801448c:	d02b      	beq.n	80144e6 <_malloc_r+0xd2>
 801448e:	6823      	ldr	r3, [r4, #0]
 8014490:	442b      	add	r3, r5
 8014492:	6023      	str	r3, [r4, #0]
 8014494:	e00e      	b.n	80144b4 <_malloc_r+0xa0>
 8014496:	6822      	ldr	r2, [r4, #0]
 8014498:	1b52      	subs	r2, r2, r5
 801449a:	d41e      	bmi.n	80144da <_malloc_r+0xc6>
 801449c:	2a0b      	cmp	r2, #11
 801449e:	d916      	bls.n	80144ce <_malloc_r+0xba>
 80144a0:	1961      	adds	r1, r4, r5
 80144a2:	42a3      	cmp	r3, r4
 80144a4:	6025      	str	r5, [r4, #0]
 80144a6:	bf18      	it	ne
 80144a8:	6059      	strne	r1, [r3, #4]
 80144aa:	6863      	ldr	r3, [r4, #4]
 80144ac:	bf08      	it	eq
 80144ae:	6031      	streq	r1, [r6, #0]
 80144b0:	5162      	str	r2, [r4, r5]
 80144b2:	604b      	str	r3, [r1, #4]
 80144b4:	4638      	mov	r0, r7
 80144b6:	f104 060b 	add.w	r6, r4, #11
 80144ba:	f000 fba3 	bl	8014c04 <__malloc_unlock>
 80144be:	f026 0607 	bic.w	r6, r6, #7
 80144c2:	1d23      	adds	r3, r4, #4
 80144c4:	1af2      	subs	r2, r6, r3
 80144c6:	d0b6      	beq.n	8014436 <_malloc_r+0x22>
 80144c8:	1b9b      	subs	r3, r3, r6
 80144ca:	50a3      	str	r3, [r4, r2]
 80144cc:	e7b3      	b.n	8014436 <_malloc_r+0x22>
 80144ce:	6862      	ldr	r2, [r4, #4]
 80144d0:	42a3      	cmp	r3, r4
 80144d2:	bf0c      	ite	eq
 80144d4:	6032      	streq	r2, [r6, #0]
 80144d6:	605a      	strne	r2, [r3, #4]
 80144d8:	e7ec      	b.n	80144b4 <_malloc_r+0xa0>
 80144da:	4623      	mov	r3, r4
 80144dc:	6864      	ldr	r4, [r4, #4]
 80144de:	e7b2      	b.n	8014446 <_malloc_r+0x32>
 80144e0:	4634      	mov	r4, r6
 80144e2:	6876      	ldr	r6, [r6, #4]
 80144e4:	e7b9      	b.n	801445a <_malloc_r+0x46>
 80144e6:	230c      	movs	r3, #12
 80144e8:	603b      	str	r3, [r7, #0]
 80144ea:	4638      	mov	r0, r7
 80144ec:	f000 fb8a 	bl	8014c04 <__malloc_unlock>
 80144f0:	e7a1      	b.n	8014436 <_malloc_r+0x22>
 80144f2:	6025      	str	r5, [r4, #0]
 80144f4:	e7de      	b.n	80144b4 <_malloc_r+0xa0>
 80144f6:	bf00      	nop
 80144f8:	240050cc 	.word	0x240050cc

080144fc <iprintf>:
 80144fc:	b40f      	push	{r0, r1, r2, r3}
 80144fe:	4b0a      	ldr	r3, [pc, #40]	; (8014528 <iprintf+0x2c>)
 8014500:	b513      	push	{r0, r1, r4, lr}
 8014502:	681c      	ldr	r4, [r3, #0]
 8014504:	b124      	cbz	r4, 8014510 <iprintf+0x14>
 8014506:	69a3      	ldr	r3, [r4, #24]
 8014508:	b913      	cbnz	r3, 8014510 <iprintf+0x14>
 801450a:	4620      	mov	r0, r4
 801450c:	f000 fa6e 	bl	80149ec <__sinit>
 8014510:	ab05      	add	r3, sp, #20
 8014512:	9a04      	ldr	r2, [sp, #16]
 8014514:	68a1      	ldr	r1, [r4, #8]
 8014516:	9301      	str	r3, [sp, #4]
 8014518:	4620      	mov	r0, r4
 801451a:	f000 fba3 	bl	8014c64 <_vfiprintf_r>
 801451e:	b002      	add	sp, #8
 8014520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014524:	b004      	add	sp, #16
 8014526:	4770      	bx	lr
 8014528:	2400009c 	.word	0x2400009c

0801452c <_puts_r>:
 801452c:	b570      	push	{r4, r5, r6, lr}
 801452e:	460e      	mov	r6, r1
 8014530:	4605      	mov	r5, r0
 8014532:	b118      	cbz	r0, 801453c <_puts_r+0x10>
 8014534:	6983      	ldr	r3, [r0, #24]
 8014536:	b90b      	cbnz	r3, 801453c <_puts_r+0x10>
 8014538:	f000 fa58 	bl	80149ec <__sinit>
 801453c:	69ab      	ldr	r3, [r5, #24]
 801453e:	68ac      	ldr	r4, [r5, #8]
 8014540:	b913      	cbnz	r3, 8014548 <_puts_r+0x1c>
 8014542:	4628      	mov	r0, r5
 8014544:	f000 fa52 	bl	80149ec <__sinit>
 8014548:	4b2c      	ldr	r3, [pc, #176]	; (80145fc <_puts_r+0xd0>)
 801454a:	429c      	cmp	r4, r3
 801454c:	d120      	bne.n	8014590 <_puts_r+0x64>
 801454e:	686c      	ldr	r4, [r5, #4]
 8014550:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014552:	07db      	lsls	r3, r3, #31
 8014554:	d405      	bmi.n	8014562 <_puts_r+0x36>
 8014556:	89a3      	ldrh	r3, [r4, #12]
 8014558:	0598      	lsls	r0, r3, #22
 801455a:	d402      	bmi.n	8014562 <_puts_r+0x36>
 801455c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801455e:	f000 fae3 	bl	8014b28 <__retarget_lock_acquire_recursive>
 8014562:	89a3      	ldrh	r3, [r4, #12]
 8014564:	0719      	lsls	r1, r3, #28
 8014566:	d51d      	bpl.n	80145a4 <_puts_r+0x78>
 8014568:	6923      	ldr	r3, [r4, #16]
 801456a:	b1db      	cbz	r3, 80145a4 <_puts_r+0x78>
 801456c:	3e01      	subs	r6, #1
 801456e:	68a3      	ldr	r3, [r4, #8]
 8014570:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8014574:	3b01      	subs	r3, #1
 8014576:	60a3      	str	r3, [r4, #8]
 8014578:	bb39      	cbnz	r1, 80145ca <_puts_r+0x9e>
 801457a:	2b00      	cmp	r3, #0
 801457c:	da38      	bge.n	80145f0 <_puts_r+0xc4>
 801457e:	4622      	mov	r2, r4
 8014580:	210a      	movs	r1, #10
 8014582:	4628      	mov	r0, r5
 8014584:	f000 f858 	bl	8014638 <__swbuf_r>
 8014588:	3001      	adds	r0, #1
 801458a:	d011      	beq.n	80145b0 <_puts_r+0x84>
 801458c:	250a      	movs	r5, #10
 801458e:	e011      	b.n	80145b4 <_puts_r+0x88>
 8014590:	4b1b      	ldr	r3, [pc, #108]	; (8014600 <_puts_r+0xd4>)
 8014592:	429c      	cmp	r4, r3
 8014594:	d101      	bne.n	801459a <_puts_r+0x6e>
 8014596:	68ac      	ldr	r4, [r5, #8]
 8014598:	e7da      	b.n	8014550 <_puts_r+0x24>
 801459a:	4b1a      	ldr	r3, [pc, #104]	; (8014604 <_puts_r+0xd8>)
 801459c:	429c      	cmp	r4, r3
 801459e:	bf08      	it	eq
 80145a0:	68ec      	ldreq	r4, [r5, #12]
 80145a2:	e7d5      	b.n	8014550 <_puts_r+0x24>
 80145a4:	4621      	mov	r1, r4
 80145a6:	4628      	mov	r0, r5
 80145a8:	f000 f898 	bl	80146dc <__swsetup_r>
 80145ac:	2800      	cmp	r0, #0
 80145ae:	d0dd      	beq.n	801456c <_puts_r+0x40>
 80145b0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80145b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80145b6:	07da      	lsls	r2, r3, #31
 80145b8:	d405      	bmi.n	80145c6 <_puts_r+0x9a>
 80145ba:	89a3      	ldrh	r3, [r4, #12]
 80145bc:	059b      	lsls	r3, r3, #22
 80145be:	d402      	bmi.n	80145c6 <_puts_r+0x9a>
 80145c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80145c2:	f000 fab2 	bl	8014b2a <__retarget_lock_release_recursive>
 80145c6:	4628      	mov	r0, r5
 80145c8:	bd70      	pop	{r4, r5, r6, pc}
 80145ca:	2b00      	cmp	r3, #0
 80145cc:	da04      	bge.n	80145d8 <_puts_r+0xac>
 80145ce:	69a2      	ldr	r2, [r4, #24]
 80145d0:	429a      	cmp	r2, r3
 80145d2:	dc06      	bgt.n	80145e2 <_puts_r+0xb6>
 80145d4:	290a      	cmp	r1, #10
 80145d6:	d004      	beq.n	80145e2 <_puts_r+0xb6>
 80145d8:	6823      	ldr	r3, [r4, #0]
 80145da:	1c5a      	adds	r2, r3, #1
 80145dc:	6022      	str	r2, [r4, #0]
 80145de:	7019      	strb	r1, [r3, #0]
 80145e0:	e7c5      	b.n	801456e <_puts_r+0x42>
 80145e2:	4622      	mov	r2, r4
 80145e4:	4628      	mov	r0, r5
 80145e6:	f000 f827 	bl	8014638 <__swbuf_r>
 80145ea:	3001      	adds	r0, #1
 80145ec:	d1bf      	bne.n	801456e <_puts_r+0x42>
 80145ee:	e7df      	b.n	80145b0 <_puts_r+0x84>
 80145f0:	6823      	ldr	r3, [r4, #0]
 80145f2:	250a      	movs	r5, #10
 80145f4:	1c5a      	adds	r2, r3, #1
 80145f6:	6022      	str	r2, [r4, #0]
 80145f8:	701d      	strb	r5, [r3, #0]
 80145fa:	e7db      	b.n	80145b4 <_puts_r+0x88>
 80145fc:	08015698 	.word	0x08015698
 8014600:	080156b8 	.word	0x080156b8
 8014604:	08015678 	.word	0x08015678

08014608 <puts>:
 8014608:	4b02      	ldr	r3, [pc, #8]	; (8014614 <puts+0xc>)
 801460a:	4601      	mov	r1, r0
 801460c:	6818      	ldr	r0, [r3, #0]
 801460e:	f7ff bf8d 	b.w	801452c <_puts_r>
 8014612:	bf00      	nop
 8014614:	2400009c 	.word	0x2400009c

08014618 <_sbrk_r>:
 8014618:	b538      	push	{r3, r4, r5, lr}
 801461a:	4d06      	ldr	r5, [pc, #24]	; (8014634 <_sbrk_r+0x1c>)
 801461c:	2300      	movs	r3, #0
 801461e:	4604      	mov	r4, r0
 8014620:	4608      	mov	r0, r1
 8014622:	602b      	str	r3, [r5, #0]
 8014624:	f7ee fc26 	bl	8002e74 <_sbrk>
 8014628:	1c43      	adds	r3, r0, #1
 801462a:	d102      	bne.n	8014632 <_sbrk_r+0x1a>
 801462c:	682b      	ldr	r3, [r5, #0]
 801462e:	b103      	cbz	r3, 8014632 <_sbrk_r+0x1a>
 8014630:	6023      	str	r3, [r4, #0]
 8014632:	bd38      	pop	{r3, r4, r5, pc}
 8014634:	240050d8 	.word	0x240050d8

08014638 <__swbuf_r>:
 8014638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801463a:	460e      	mov	r6, r1
 801463c:	4614      	mov	r4, r2
 801463e:	4605      	mov	r5, r0
 8014640:	b118      	cbz	r0, 801464a <__swbuf_r+0x12>
 8014642:	6983      	ldr	r3, [r0, #24]
 8014644:	b90b      	cbnz	r3, 801464a <__swbuf_r+0x12>
 8014646:	f000 f9d1 	bl	80149ec <__sinit>
 801464a:	4b21      	ldr	r3, [pc, #132]	; (80146d0 <__swbuf_r+0x98>)
 801464c:	429c      	cmp	r4, r3
 801464e:	d12b      	bne.n	80146a8 <__swbuf_r+0x70>
 8014650:	686c      	ldr	r4, [r5, #4]
 8014652:	69a3      	ldr	r3, [r4, #24]
 8014654:	60a3      	str	r3, [r4, #8]
 8014656:	89a3      	ldrh	r3, [r4, #12]
 8014658:	071a      	lsls	r2, r3, #28
 801465a:	d52f      	bpl.n	80146bc <__swbuf_r+0x84>
 801465c:	6923      	ldr	r3, [r4, #16]
 801465e:	b36b      	cbz	r3, 80146bc <__swbuf_r+0x84>
 8014660:	6923      	ldr	r3, [r4, #16]
 8014662:	6820      	ldr	r0, [r4, #0]
 8014664:	1ac0      	subs	r0, r0, r3
 8014666:	6963      	ldr	r3, [r4, #20]
 8014668:	b2f6      	uxtb	r6, r6
 801466a:	4283      	cmp	r3, r0
 801466c:	4637      	mov	r7, r6
 801466e:	dc04      	bgt.n	801467a <__swbuf_r+0x42>
 8014670:	4621      	mov	r1, r4
 8014672:	4628      	mov	r0, r5
 8014674:	f000 f926 	bl	80148c4 <_fflush_r>
 8014678:	bb30      	cbnz	r0, 80146c8 <__swbuf_r+0x90>
 801467a:	68a3      	ldr	r3, [r4, #8]
 801467c:	3b01      	subs	r3, #1
 801467e:	60a3      	str	r3, [r4, #8]
 8014680:	6823      	ldr	r3, [r4, #0]
 8014682:	1c5a      	adds	r2, r3, #1
 8014684:	6022      	str	r2, [r4, #0]
 8014686:	701e      	strb	r6, [r3, #0]
 8014688:	6963      	ldr	r3, [r4, #20]
 801468a:	3001      	adds	r0, #1
 801468c:	4283      	cmp	r3, r0
 801468e:	d004      	beq.n	801469a <__swbuf_r+0x62>
 8014690:	89a3      	ldrh	r3, [r4, #12]
 8014692:	07db      	lsls	r3, r3, #31
 8014694:	d506      	bpl.n	80146a4 <__swbuf_r+0x6c>
 8014696:	2e0a      	cmp	r6, #10
 8014698:	d104      	bne.n	80146a4 <__swbuf_r+0x6c>
 801469a:	4621      	mov	r1, r4
 801469c:	4628      	mov	r0, r5
 801469e:	f000 f911 	bl	80148c4 <_fflush_r>
 80146a2:	b988      	cbnz	r0, 80146c8 <__swbuf_r+0x90>
 80146a4:	4638      	mov	r0, r7
 80146a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80146a8:	4b0a      	ldr	r3, [pc, #40]	; (80146d4 <__swbuf_r+0x9c>)
 80146aa:	429c      	cmp	r4, r3
 80146ac:	d101      	bne.n	80146b2 <__swbuf_r+0x7a>
 80146ae:	68ac      	ldr	r4, [r5, #8]
 80146b0:	e7cf      	b.n	8014652 <__swbuf_r+0x1a>
 80146b2:	4b09      	ldr	r3, [pc, #36]	; (80146d8 <__swbuf_r+0xa0>)
 80146b4:	429c      	cmp	r4, r3
 80146b6:	bf08      	it	eq
 80146b8:	68ec      	ldreq	r4, [r5, #12]
 80146ba:	e7ca      	b.n	8014652 <__swbuf_r+0x1a>
 80146bc:	4621      	mov	r1, r4
 80146be:	4628      	mov	r0, r5
 80146c0:	f000 f80c 	bl	80146dc <__swsetup_r>
 80146c4:	2800      	cmp	r0, #0
 80146c6:	d0cb      	beq.n	8014660 <__swbuf_r+0x28>
 80146c8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80146cc:	e7ea      	b.n	80146a4 <__swbuf_r+0x6c>
 80146ce:	bf00      	nop
 80146d0:	08015698 	.word	0x08015698
 80146d4:	080156b8 	.word	0x080156b8
 80146d8:	08015678 	.word	0x08015678

080146dc <__swsetup_r>:
 80146dc:	4b32      	ldr	r3, [pc, #200]	; (80147a8 <__swsetup_r+0xcc>)
 80146de:	b570      	push	{r4, r5, r6, lr}
 80146e0:	681d      	ldr	r5, [r3, #0]
 80146e2:	4606      	mov	r6, r0
 80146e4:	460c      	mov	r4, r1
 80146e6:	b125      	cbz	r5, 80146f2 <__swsetup_r+0x16>
 80146e8:	69ab      	ldr	r3, [r5, #24]
 80146ea:	b913      	cbnz	r3, 80146f2 <__swsetup_r+0x16>
 80146ec:	4628      	mov	r0, r5
 80146ee:	f000 f97d 	bl	80149ec <__sinit>
 80146f2:	4b2e      	ldr	r3, [pc, #184]	; (80147ac <__swsetup_r+0xd0>)
 80146f4:	429c      	cmp	r4, r3
 80146f6:	d10f      	bne.n	8014718 <__swsetup_r+0x3c>
 80146f8:	686c      	ldr	r4, [r5, #4]
 80146fa:	89a3      	ldrh	r3, [r4, #12]
 80146fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8014700:	0719      	lsls	r1, r3, #28
 8014702:	d42c      	bmi.n	801475e <__swsetup_r+0x82>
 8014704:	06dd      	lsls	r5, r3, #27
 8014706:	d411      	bmi.n	801472c <__swsetup_r+0x50>
 8014708:	2309      	movs	r3, #9
 801470a:	6033      	str	r3, [r6, #0]
 801470c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8014710:	81a3      	strh	r3, [r4, #12]
 8014712:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014716:	e03e      	b.n	8014796 <__swsetup_r+0xba>
 8014718:	4b25      	ldr	r3, [pc, #148]	; (80147b0 <__swsetup_r+0xd4>)
 801471a:	429c      	cmp	r4, r3
 801471c:	d101      	bne.n	8014722 <__swsetup_r+0x46>
 801471e:	68ac      	ldr	r4, [r5, #8]
 8014720:	e7eb      	b.n	80146fa <__swsetup_r+0x1e>
 8014722:	4b24      	ldr	r3, [pc, #144]	; (80147b4 <__swsetup_r+0xd8>)
 8014724:	429c      	cmp	r4, r3
 8014726:	bf08      	it	eq
 8014728:	68ec      	ldreq	r4, [r5, #12]
 801472a:	e7e6      	b.n	80146fa <__swsetup_r+0x1e>
 801472c:	0758      	lsls	r0, r3, #29
 801472e:	d512      	bpl.n	8014756 <__swsetup_r+0x7a>
 8014730:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014732:	b141      	cbz	r1, 8014746 <__swsetup_r+0x6a>
 8014734:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014738:	4299      	cmp	r1, r3
 801473a:	d002      	beq.n	8014742 <__swsetup_r+0x66>
 801473c:	4630      	mov	r0, r6
 801473e:	f7ff fdfd 	bl	801433c <_free_r>
 8014742:	2300      	movs	r3, #0
 8014744:	6363      	str	r3, [r4, #52]	; 0x34
 8014746:	89a3      	ldrh	r3, [r4, #12]
 8014748:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801474c:	81a3      	strh	r3, [r4, #12]
 801474e:	2300      	movs	r3, #0
 8014750:	6063      	str	r3, [r4, #4]
 8014752:	6923      	ldr	r3, [r4, #16]
 8014754:	6023      	str	r3, [r4, #0]
 8014756:	89a3      	ldrh	r3, [r4, #12]
 8014758:	f043 0308 	orr.w	r3, r3, #8
 801475c:	81a3      	strh	r3, [r4, #12]
 801475e:	6923      	ldr	r3, [r4, #16]
 8014760:	b94b      	cbnz	r3, 8014776 <__swsetup_r+0x9a>
 8014762:	89a3      	ldrh	r3, [r4, #12]
 8014764:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8014768:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801476c:	d003      	beq.n	8014776 <__swsetup_r+0x9a>
 801476e:	4621      	mov	r1, r4
 8014770:	4630      	mov	r0, r6
 8014772:	f000 fa01 	bl	8014b78 <__smakebuf_r>
 8014776:	89a0      	ldrh	r0, [r4, #12]
 8014778:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801477c:	f010 0301 	ands.w	r3, r0, #1
 8014780:	d00a      	beq.n	8014798 <__swsetup_r+0xbc>
 8014782:	2300      	movs	r3, #0
 8014784:	60a3      	str	r3, [r4, #8]
 8014786:	6963      	ldr	r3, [r4, #20]
 8014788:	425b      	negs	r3, r3
 801478a:	61a3      	str	r3, [r4, #24]
 801478c:	6923      	ldr	r3, [r4, #16]
 801478e:	b943      	cbnz	r3, 80147a2 <__swsetup_r+0xc6>
 8014790:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8014794:	d1ba      	bne.n	801470c <__swsetup_r+0x30>
 8014796:	bd70      	pop	{r4, r5, r6, pc}
 8014798:	0781      	lsls	r1, r0, #30
 801479a:	bf58      	it	pl
 801479c:	6963      	ldrpl	r3, [r4, #20]
 801479e:	60a3      	str	r3, [r4, #8]
 80147a0:	e7f4      	b.n	801478c <__swsetup_r+0xb0>
 80147a2:	2000      	movs	r0, #0
 80147a4:	e7f7      	b.n	8014796 <__swsetup_r+0xba>
 80147a6:	bf00      	nop
 80147a8:	2400009c 	.word	0x2400009c
 80147ac:	08015698 	.word	0x08015698
 80147b0:	080156b8 	.word	0x080156b8
 80147b4:	08015678 	.word	0x08015678

080147b8 <__sflush_r>:
 80147b8:	898a      	ldrh	r2, [r1, #12]
 80147ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80147be:	4605      	mov	r5, r0
 80147c0:	0710      	lsls	r0, r2, #28
 80147c2:	460c      	mov	r4, r1
 80147c4:	d458      	bmi.n	8014878 <__sflush_r+0xc0>
 80147c6:	684b      	ldr	r3, [r1, #4]
 80147c8:	2b00      	cmp	r3, #0
 80147ca:	dc05      	bgt.n	80147d8 <__sflush_r+0x20>
 80147cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80147ce:	2b00      	cmp	r3, #0
 80147d0:	dc02      	bgt.n	80147d8 <__sflush_r+0x20>
 80147d2:	2000      	movs	r0, #0
 80147d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80147d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80147da:	2e00      	cmp	r6, #0
 80147dc:	d0f9      	beq.n	80147d2 <__sflush_r+0x1a>
 80147de:	2300      	movs	r3, #0
 80147e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80147e4:	682f      	ldr	r7, [r5, #0]
 80147e6:	602b      	str	r3, [r5, #0]
 80147e8:	d032      	beq.n	8014850 <__sflush_r+0x98>
 80147ea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80147ec:	89a3      	ldrh	r3, [r4, #12]
 80147ee:	075a      	lsls	r2, r3, #29
 80147f0:	d505      	bpl.n	80147fe <__sflush_r+0x46>
 80147f2:	6863      	ldr	r3, [r4, #4]
 80147f4:	1ac0      	subs	r0, r0, r3
 80147f6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80147f8:	b10b      	cbz	r3, 80147fe <__sflush_r+0x46>
 80147fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80147fc:	1ac0      	subs	r0, r0, r3
 80147fe:	2300      	movs	r3, #0
 8014800:	4602      	mov	r2, r0
 8014802:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014804:	6a21      	ldr	r1, [r4, #32]
 8014806:	4628      	mov	r0, r5
 8014808:	47b0      	blx	r6
 801480a:	1c43      	adds	r3, r0, #1
 801480c:	89a3      	ldrh	r3, [r4, #12]
 801480e:	d106      	bne.n	801481e <__sflush_r+0x66>
 8014810:	6829      	ldr	r1, [r5, #0]
 8014812:	291d      	cmp	r1, #29
 8014814:	d82c      	bhi.n	8014870 <__sflush_r+0xb8>
 8014816:	4a2a      	ldr	r2, [pc, #168]	; (80148c0 <__sflush_r+0x108>)
 8014818:	40ca      	lsrs	r2, r1
 801481a:	07d6      	lsls	r6, r2, #31
 801481c:	d528      	bpl.n	8014870 <__sflush_r+0xb8>
 801481e:	2200      	movs	r2, #0
 8014820:	6062      	str	r2, [r4, #4]
 8014822:	04d9      	lsls	r1, r3, #19
 8014824:	6922      	ldr	r2, [r4, #16]
 8014826:	6022      	str	r2, [r4, #0]
 8014828:	d504      	bpl.n	8014834 <__sflush_r+0x7c>
 801482a:	1c42      	adds	r2, r0, #1
 801482c:	d101      	bne.n	8014832 <__sflush_r+0x7a>
 801482e:	682b      	ldr	r3, [r5, #0]
 8014830:	b903      	cbnz	r3, 8014834 <__sflush_r+0x7c>
 8014832:	6560      	str	r0, [r4, #84]	; 0x54
 8014834:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014836:	602f      	str	r7, [r5, #0]
 8014838:	2900      	cmp	r1, #0
 801483a:	d0ca      	beq.n	80147d2 <__sflush_r+0x1a>
 801483c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014840:	4299      	cmp	r1, r3
 8014842:	d002      	beq.n	801484a <__sflush_r+0x92>
 8014844:	4628      	mov	r0, r5
 8014846:	f7ff fd79 	bl	801433c <_free_r>
 801484a:	2000      	movs	r0, #0
 801484c:	6360      	str	r0, [r4, #52]	; 0x34
 801484e:	e7c1      	b.n	80147d4 <__sflush_r+0x1c>
 8014850:	6a21      	ldr	r1, [r4, #32]
 8014852:	2301      	movs	r3, #1
 8014854:	4628      	mov	r0, r5
 8014856:	47b0      	blx	r6
 8014858:	1c41      	adds	r1, r0, #1
 801485a:	d1c7      	bne.n	80147ec <__sflush_r+0x34>
 801485c:	682b      	ldr	r3, [r5, #0]
 801485e:	2b00      	cmp	r3, #0
 8014860:	d0c4      	beq.n	80147ec <__sflush_r+0x34>
 8014862:	2b1d      	cmp	r3, #29
 8014864:	d001      	beq.n	801486a <__sflush_r+0xb2>
 8014866:	2b16      	cmp	r3, #22
 8014868:	d101      	bne.n	801486e <__sflush_r+0xb6>
 801486a:	602f      	str	r7, [r5, #0]
 801486c:	e7b1      	b.n	80147d2 <__sflush_r+0x1a>
 801486e:	89a3      	ldrh	r3, [r4, #12]
 8014870:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014874:	81a3      	strh	r3, [r4, #12]
 8014876:	e7ad      	b.n	80147d4 <__sflush_r+0x1c>
 8014878:	690f      	ldr	r7, [r1, #16]
 801487a:	2f00      	cmp	r7, #0
 801487c:	d0a9      	beq.n	80147d2 <__sflush_r+0x1a>
 801487e:	0793      	lsls	r3, r2, #30
 8014880:	680e      	ldr	r6, [r1, #0]
 8014882:	bf08      	it	eq
 8014884:	694b      	ldreq	r3, [r1, #20]
 8014886:	600f      	str	r7, [r1, #0]
 8014888:	bf18      	it	ne
 801488a:	2300      	movne	r3, #0
 801488c:	eba6 0807 	sub.w	r8, r6, r7
 8014890:	608b      	str	r3, [r1, #8]
 8014892:	f1b8 0f00 	cmp.w	r8, #0
 8014896:	dd9c      	ble.n	80147d2 <__sflush_r+0x1a>
 8014898:	6a21      	ldr	r1, [r4, #32]
 801489a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801489c:	4643      	mov	r3, r8
 801489e:	463a      	mov	r2, r7
 80148a0:	4628      	mov	r0, r5
 80148a2:	47b0      	blx	r6
 80148a4:	2800      	cmp	r0, #0
 80148a6:	dc06      	bgt.n	80148b6 <__sflush_r+0xfe>
 80148a8:	89a3      	ldrh	r3, [r4, #12]
 80148aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80148ae:	81a3      	strh	r3, [r4, #12]
 80148b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80148b4:	e78e      	b.n	80147d4 <__sflush_r+0x1c>
 80148b6:	4407      	add	r7, r0
 80148b8:	eba8 0800 	sub.w	r8, r8, r0
 80148bc:	e7e9      	b.n	8014892 <__sflush_r+0xda>
 80148be:	bf00      	nop
 80148c0:	20400001 	.word	0x20400001

080148c4 <_fflush_r>:
 80148c4:	b538      	push	{r3, r4, r5, lr}
 80148c6:	690b      	ldr	r3, [r1, #16]
 80148c8:	4605      	mov	r5, r0
 80148ca:	460c      	mov	r4, r1
 80148cc:	b913      	cbnz	r3, 80148d4 <_fflush_r+0x10>
 80148ce:	2500      	movs	r5, #0
 80148d0:	4628      	mov	r0, r5
 80148d2:	bd38      	pop	{r3, r4, r5, pc}
 80148d4:	b118      	cbz	r0, 80148de <_fflush_r+0x1a>
 80148d6:	6983      	ldr	r3, [r0, #24]
 80148d8:	b90b      	cbnz	r3, 80148de <_fflush_r+0x1a>
 80148da:	f000 f887 	bl	80149ec <__sinit>
 80148de:	4b14      	ldr	r3, [pc, #80]	; (8014930 <_fflush_r+0x6c>)
 80148e0:	429c      	cmp	r4, r3
 80148e2:	d11b      	bne.n	801491c <_fflush_r+0x58>
 80148e4:	686c      	ldr	r4, [r5, #4]
 80148e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80148ea:	2b00      	cmp	r3, #0
 80148ec:	d0ef      	beq.n	80148ce <_fflush_r+0xa>
 80148ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80148f0:	07d0      	lsls	r0, r2, #31
 80148f2:	d404      	bmi.n	80148fe <_fflush_r+0x3a>
 80148f4:	0599      	lsls	r1, r3, #22
 80148f6:	d402      	bmi.n	80148fe <_fflush_r+0x3a>
 80148f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80148fa:	f000 f915 	bl	8014b28 <__retarget_lock_acquire_recursive>
 80148fe:	4628      	mov	r0, r5
 8014900:	4621      	mov	r1, r4
 8014902:	f7ff ff59 	bl	80147b8 <__sflush_r>
 8014906:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014908:	07da      	lsls	r2, r3, #31
 801490a:	4605      	mov	r5, r0
 801490c:	d4e0      	bmi.n	80148d0 <_fflush_r+0xc>
 801490e:	89a3      	ldrh	r3, [r4, #12]
 8014910:	059b      	lsls	r3, r3, #22
 8014912:	d4dd      	bmi.n	80148d0 <_fflush_r+0xc>
 8014914:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014916:	f000 f908 	bl	8014b2a <__retarget_lock_release_recursive>
 801491a:	e7d9      	b.n	80148d0 <_fflush_r+0xc>
 801491c:	4b05      	ldr	r3, [pc, #20]	; (8014934 <_fflush_r+0x70>)
 801491e:	429c      	cmp	r4, r3
 8014920:	d101      	bne.n	8014926 <_fflush_r+0x62>
 8014922:	68ac      	ldr	r4, [r5, #8]
 8014924:	e7df      	b.n	80148e6 <_fflush_r+0x22>
 8014926:	4b04      	ldr	r3, [pc, #16]	; (8014938 <_fflush_r+0x74>)
 8014928:	429c      	cmp	r4, r3
 801492a:	bf08      	it	eq
 801492c:	68ec      	ldreq	r4, [r5, #12]
 801492e:	e7da      	b.n	80148e6 <_fflush_r+0x22>
 8014930:	08015698 	.word	0x08015698
 8014934:	080156b8 	.word	0x080156b8
 8014938:	08015678 	.word	0x08015678

0801493c <std>:
 801493c:	2300      	movs	r3, #0
 801493e:	b510      	push	{r4, lr}
 8014940:	4604      	mov	r4, r0
 8014942:	e9c0 3300 	strd	r3, r3, [r0]
 8014946:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801494a:	6083      	str	r3, [r0, #8]
 801494c:	8181      	strh	r1, [r0, #12]
 801494e:	6643      	str	r3, [r0, #100]	; 0x64
 8014950:	81c2      	strh	r2, [r0, #14]
 8014952:	6183      	str	r3, [r0, #24]
 8014954:	4619      	mov	r1, r3
 8014956:	2208      	movs	r2, #8
 8014958:	305c      	adds	r0, #92	; 0x5c
 801495a:	f7ff fce7 	bl	801432c <memset>
 801495e:	4b05      	ldr	r3, [pc, #20]	; (8014974 <std+0x38>)
 8014960:	6263      	str	r3, [r4, #36]	; 0x24
 8014962:	4b05      	ldr	r3, [pc, #20]	; (8014978 <std+0x3c>)
 8014964:	62a3      	str	r3, [r4, #40]	; 0x28
 8014966:	4b05      	ldr	r3, [pc, #20]	; (801497c <std+0x40>)
 8014968:	62e3      	str	r3, [r4, #44]	; 0x2c
 801496a:	4b05      	ldr	r3, [pc, #20]	; (8014980 <std+0x44>)
 801496c:	6224      	str	r4, [r4, #32]
 801496e:	6323      	str	r3, [r4, #48]	; 0x30
 8014970:	bd10      	pop	{r4, pc}
 8014972:	bf00      	nop
 8014974:	080151ed 	.word	0x080151ed
 8014978:	0801520f 	.word	0x0801520f
 801497c:	08015247 	.word	0x08015247
 8014980:	0801526b 	.word	0x0801526b

08014984 <_cleanup_r>:
 8014984:	4901      	ldr	r1, [pc, #4]	; (801498c <_cleanup_r+0x8>)
 8014986:	f000 b8af 	b.w	8014ae8 <_fwalk_reent>
 801498a:	bf00      	nop
 801498c:	080148c5 	.word	0x080148c5

08014990 <__sfmoreglue>:
 8014990:	b570      	push	{r4, r5, r6, lr}
 8014992:	2268      	movs	r2, #104	; 0x68
 8014994:	1e4d      	subs	r5, r1, #1
 8014996:	4355      	muls	r5, r2
 8014998:	460e      	mov	r6, r1
 801499a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801499e:	f7ff fd39 	bl	8014414 <_malloc_r>
 80149a2:	4604      	mov	r4, r0
 80149a4:	b140      	cbz	r0, 80149b8 <__sfmoreglue+0x28>
 80149a6:	2100      	movs	r1, #0
 80149a8:	e9c0 1600 	strd	r1, r6, [r0]
 80149ac:	300c      	adds	r0, #12
 80149ae:	60a0      	str	r0, [r4, #8]
 80149b0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80149b4:	f7ff fcba 	bl	801432c <memset>
 80149b8:	4620      	mov	r0, r4
 80149ba:	bd70      	pop	{r4, r5, r6, pc}

080149bc <__sfp_lock_acquire>:
 80149bc:	4801      	ldr	r0, [pc, #4]	; (80149c4 <__sfp_lock_acquire+0x8>)
 80149be:	f000 b8b3 	b.w	8014b28 <__retarget_lock_acquire_recursive>
 80149c2:	bf00      	nop
 80149c4:	240050d5 	.word	0x240050d5

080149c8 <__sfp_lock_release>:
 80149c8:	4801      	ldr	r0, [pc, #4]	; (80149d0 <__sfp_lock_release+0x8>)
 80149ca:	f000 b8ae 	b.w	8014b2a <__retarget_lock_release_recursive>
 80149ce:	bf00      	nop
 80149d0:	240050d5 	.word	0x240050d5

080149d4 <__sinit_lock_acquire>:
 80149d4:	4801      	ldr	r0, [pc, #4]	; (80149dc <__sinit_lock_acquire+0x8>)
 80149d6:	f000 b8a7 	b.w	8014b28 <__retarget_lock_acquire_recursive>
 80149da:	bf00      	nop
 80149dc:	240050d6 	.word	0x240050d6

080149e0 <__sinit_lock_release>:
 80149e0:	4801      	ldr	r0, [pc, #4]	; (80149e8 <__sinit_lock_release+0x8>)
 80149e2:	f000 b8a2 	b.w	8014b2a <__retarget_lock_release_recursive>
 80149e6:	bf00      	nop
 80149e8:	240050d6 	.word	0x240050d6

080149ec <__sinit>:
 80149ec:	b510      	push	{r4, lr}
 80149ee:	4604      	mov	r4, r0
 80149f0:	f7ff fff0 	bl	80149d4 <__sinit_lock_acquire>
 80149f4:	69a3      	ldr	r3, [r4, #24]
 80149f6:	b11b      	cbz	r3, 8014a00 <__sinit+0x14>
 80149f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80149fc:	f7ff bff0 	b.w	80149e0 <__sinit_lock_release>
 8014a00:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8014a04:	6523      	str	r3, [r4, #80]	; 0x50
 8014a06:	4b13      	ldr	r3, [pc, #76]	; (8014a54 <__sinit+0x68>)
 8014a08:	4a13      	ldr	r2, [pc, #76]	; (8014a58 <__sinit+0x6c>)
 8014a0a:	681b      	ldr	r3, [r3, #0]
 8014a0c:	62a2      	str	r2, [r4, #40]	; 0x28
 8014a0e:	42a3      	cmp	r3, r4
 8014a10:	bf04      	itt	eq
 8014a12:	2301      	moveq	r3, #1
 8014a14:	61a3      	streq	r3, [r4, #24]
 8014a16:	4620      	mov	r0, r4
 8014a18:	f000 f820 	bl	8014a5c <__sfp>
 8014a1c:	6060      	str	r0, [r4, #4]
 8014a1e:	4620      	mov	r0, r4
 8014a20:	f000 f81c 	bl	8014a5c <__sfp>
 8014a24:	60a0      	str	r0, [r4, #8]
 8014a26:	4620      	mov	r0, r4
 8014a28:	f000 f818 	bl	8014a5c <__sfp>
 8014a2c:	2200      	movs	r2, #0
 8014a2e:	60e0      	str	r0, [r4, #12]
 8014a30:	2104      	movs	r1, #4
 8014a32:	6860      	ldr	r0, [r4, #4]
 8014a34:	f7ff ff82 	bl	801493c <std>
 8014a38:	68a0      	ldr	r0, [r4, #8]
 8014a3a:	2201      	movs	r2, #1
 8014a3c:	2109      	movs	r1, #9
 8014a3e:	f7ff ff7d 	bl	801493c <std>
 8014a42:	68e0      	ldr	r0, [r4, #12]
 8014a44:	2202      	movs	r2, #2
 8014a46:	2112      	movs	r1, #18
 8014a48:	f7ff ff78 	bl	801493c <std>
 8014a4c:	2301      	movs	r3, #1
 8014a4e:	61a3      	str	r3, [r4, #24]
 8014a50:	e7d2      	b.n	80149f8 <__sinit+0xc>
 8014a52:	bf00      	nop
 8014a54:	08015674 	.word	0x08015674
 8014a58:	08014985 	.word	0x08014985

08014a5c <__sfp>:
 8014a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a5e:	4607      	mov	r7, r0
 8014a60:	f7ff ffac 	bl	80149bc <__sfp_lock_acquire>
 8014a64:	4b1e      	ldr	r3, [pc, #120]	; (8014ae0 <__sfp+0x84>)
 8014a66:	681e      	ldr	r6, [r3, #0]
 8014a68:	69b3      	ldr	r3, [r6, #24]
 8014a6a:	b913      	cbnz	r3, 8014a72 <__sfp+0x16>
 8014a6c:	4630      	mov	r0, r6
 8014a6e:	f7ff ffbd 	bl	80149ec <__sinit>
 8014a72:	3648      	adds	r6, #72	; 0x48
 8014a74:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8014a78:	3b01      	subs	r3, #1
 8014a7a:	d503      	bpl.n	8014a84 <__sfp+0x28>
 8014a7c:	6833      	ldr	r3, [r6, #0]
 8014a7e:	b30b      	cbz	r3, 8014ac4 <__sfp+0x68>
 8014a80:	6836      	ldr	r6, [r6, #0]
 8014a82:	e7f7      	b.n	8014a74 <__sfp+0x18>
 8014a84:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8014a88:	b9d5      	cbnz	r5, 8014ac0 <__sfp+0x64>
 8014a8a:	4b16      	ldr	r3, [pc, #88]	; (8014ae4 <__sfp+0x88>)
 8014a8c:	60e3      	str	r3, [r4, #12]
 8014a8e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8014a92:	6665      	str	r5, [r4, #100]	; 0x64
 8014a94:	f000 f847 	bl	8014b26 <__retarget_lock_init_recursive>
 8014a98:	f7ff ff96 	bl	80149c8 <__sfp_lock_release>
 8014a9c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8014aa0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8014aa4:	6025      	str	r5, [r4, #0]
 8014aa6:	61a5      	str	r5, [r4, #24]
 8014aa8:	2208      	movs	r2, #8
 8014aaa:	4629      	mov	r1, r5
 8014aac:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8014ab0:	f7ff fc3c 	bl	801432c <memset>
 8014ab4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8014ab8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8014abc:	4620      	mov	r0, r4
 8014abe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014ac0:	3468      	adds	r4, #104	; 0x68
 8014ac2:	e7d9      	b.n	8014a78 <__sfp+0x1c>
 8014ac4:	2104      	movs	r1, #4
 8014ac6:	4638      	mov	r0, r7
 8014ac8:	f7ff ff62 	bl	8014990 <__sfmoreglue>
 8014acc:	4604      	mov	r4, r0
 8014ace:	6030      	str	r0, [r6, #0]
 8014ad0:	2800      	cmp	r0, #0
 8014ad2:	d1d5      	bne.n	8014a80 <__sfp+0x24>
 8014ad4:	f7ff ff78 	bl	80149c8 <__sfp_lock_release>
 8014ad8:	230c      	movs	r3, #12
 8014ada:	603b      	str	r3, [r7, #0]
 8014adc:	e7ee      	b.n	8014abc <__sfp+0x60>
 8014ade:	bf00      	nop
 8014ae0:	08015674 	.word	0x08015674
 8014ae4:	ffff0001 	.word	0xffff0001

08014ae8 <_fwalk_reent>:
 8014ae8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014aec:	4606      	mov	r6, r0
 8014aee:	4688      	mov	r8, r1
 8014af0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8014af4:	2700      	movs	r7, #0
 8014af6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8014afa:	f1b9 0901 	subs.w	r9, r9, #1
 8014afe:	d505      	bpl.n	8014b0c <_fwalk_reent+0x24>
 8014b00:	6824      	ldr	r4, [r4, #0]
 8014b02:	2c00      	cmp	r4, #0
 8014b04:	d1f7      	bne.n	8014af6 <_fwalk_reent+0xe>
 8014b06:	4638      	mov	r0, r7
 8014b08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014b0c:	89ab      	ldrh	r3, [r5, #12]
 8014b0e:	2b01      	cmp	r3, #1
 8014b10:	d907      	bls.n	8014b22 <_fwalk_reent+0x3a>
 8014b12:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014b16:	3301      	adds	r3, #1
 8014b18:	d003      	beq.n	8014b22 <_fwalk_reent+0x3a>
 8014b1a:	4629      	mov	r1, r5
 8014b1c:	4630      	mov	r0, r6
 8014b1e:	47c0      	blx	r8
 8014b20:	4307      	orrs	r7, r0
 8014b22:	3568      	adds	r5, #104	; 0x68
 8014b24:	e7e9      	b.n	8014afa <_fwalk_reent+0x12>

08014b26 <__retarget_lock_init_recursive>:
 8014b26:	4770      	bx	lr

08014b28 <__retarget_lock_acquire_recursive>:
 8014b28:	4770      	bx	lr

08014b2a <__retarget_lock_release_recursive>:
 8014b2a:	4770      	bx	lr

08014b2c <__swhatbuf_r>:
 8014b2c:	b570      	push	{r4, r5, r6, lr}
 8014b2e:	460e      	mov	r6, r1
 8014b30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014b34:	2900      	cmp	r1, #0
 8014b36:	b096      	sub	sp, #88	; 0x58
 8014b38:	4614      	mov	r4, r2
 8014b3a:	461d      	mov	r5, r3
 8014b3c:	da08      	bge.n	8014b50 <__swhatbuf_r+0x24>
 8014b3e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8014b42:	2200      	movs	r2, #0
 8014b44:	602a      	str	r2, [r5, #0]
 8014b46:	061a      	lsls	r2, r3, #24
 8014b48:	d410      	bmi.n	8014b6c <__swhatbuf_r+0x40>
 8014b4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014b4e:	e00e      	b.n	8014b6e <__swhatbuf_r+0x42>
 8014b50:	466a      	mov	r2, sp
 8014b52:	f000 fbb1 	bl	80152b8 <_fstat_r>
 8014b56:	2800      	cmp	r0, #0
 8014b58:	dbf1      	blt.n	8014b3e <__swhatbuf_r+0x12>
 8014b5a:	9a01      	ldr	r2, [sp, #4]
 8014b5c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8014b60:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8014b64:	425a      	negs	r2, r3
 8014b66:	415a      	adcs	r2, r3
 8014b68:	602a      	str	r2, [r5, #0]
 8014b6a:	e7ee      	b.n	8014b4a <__swhatbuf_r+0x1e>
 8014b6c:	2340      	movs	r3, #64	; 0x40
 8014b6e:	2000      	movs	r0, #0
 8014b70:	6023      	str	r3, [r4, #0]
 8014b72:	b016      	add	sp, #88	; 0x58
 8014b74:	bd70      	pop	{r4, r5, r6, pc}
	...

08014b78 <__smakebuf_r>:
 8014b78:	898b      	ldrh	r3, [r1, #12]
 8014b7a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8014b7c:	079d      	lsls	r5, r3, #30
 8014b7e:	4606      	mov	r6, r0
 8014b80:	460c      	mov	r4, r1
 8014b82:	d507      	bpl.n	8014b94 <__smakebuf_r+0x1c>
 8014b84:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014b88:	6023      	str	r3, [r4, #0]
 8014b8a:	6123      	str	r3, [r4, #16]
 8014b8c:	2301      	movs	r3, #1
 8014b8e:	6163      	str	r3, [r4, #20]
 8014b90:	b002      	add	sp, #8
 8014b92:	bd70      	pop	{r4, r5, r6, pc}
 8014b94:	ab01      	add	r3, sp, #4
 8014b96:	466a      	mov	r2, sp
 8014b98:	f7ff ffc8 	bl	8014b2c <__swhatbuf_r>
 8014b9c:	9900      	ldr	r1, [sp, #0]
 8014b9e:	4605      	mov	r5, r0
 8014ba0:	4630      	mov	r0, r6
 8014ba2:	f7ff fc37 	bl	8014414 <_malloc_r>
 8014ba6:	b948      	cbnz	r0, 8014bbc <__smakebuf_r+0x44>
 8014ba8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014bac:	059a      	lsls	r2, r3, #22
 8014bae:	d4ef      	bmi.n	8014b90 <__smakebuf_r+0x18>
 8014bb0:	f023 0303 	bic.w	r3, r3, #3
 8014bb4:	f043 0302 	orr.w	r3, r3, #2
 8014bb8:	81a3      	strh	r3, [r4, #12]
 8014bba:	e7e3      	b.n	8014b84 <__smakebuf_r+0xc>
 8014bbc:	4b0d      	ldr	r3, [pc, #52]	; (8014bf4 <__smakebuf_r+0x7c>)
 8014bbe:	62b3      	str	r3, [r6, #40]	; 0x28
 8014bc0:	89a3      	ldrh	r3, [r4, #12]
 8014bc2:	6020      	str	r0, [r4, #0]
 8014bc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014bc8:	81a3      	strh	r3, [r4, #12]
 8014bca:	9b00      	ldr	r3, [sp, #0]
 8014bcc:	6163      	str	r3, [r4, #20]
 8014bce:	9b01      	ldr	r3, [sp, #4]
 8014bd0:	6120      	str	r0, [r4, #16]
 8014bd2:	b15b      	cbz	r3, 8014bec <__smakebuf_r+0x74>
 8014bd4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014bd8:	4630      	mov	r0, r6
 8014bda:	f000 fb7f 	bl	80152dc <_isatty_r>
 8014bde:	b128      	cbz	r0, 8014bec <__smakebuf_r+0x74>
 8014be0:	89a3      	ldrh	r3, [r4, #12]
 8014be2:	f023 0303 	bic.w	r3, r3, #3
 8014be6:	f043 0301 	orr.w	r3, r3, #1
 8014bea:	81a3      	strh	r3, [r4, #12]
 8014bec:	89a0      	ldrh	r0, [r4, #12]
 8014bee:	4305      	orrs	r5, r0
 8014bf0:	81a5      	strh	r5, [r4, #12]
 8014bf2:	e7cd      	b.n	8014b90 <__smakebuf_r+0x18>
 8014bf4:	08014985 	.word	0x08014985

08014bf8 <__malloc_lock>:
 8014bf8:	4801      	ldr	r0, [pc, #4]	; (8014c00 <__malloc_lock+0x8>)
 8014bfa:	f7ff bf95 	b.w	8014b28 <__retarget_lock_acquire_recursive>
 8014bfe:	bf00      	nop
 8014c00:	240050d4 	.word	0x240050d4

08014c04 <__malloc_unlock>:
 8014c04:	4801      	ldr	r0, [pc, #4]	; (8014c0c <__malloc_unlock+0x8>)
 8014c06:	f7ff bf90 	b.w	8014b2a <__retarget_lock_release_recursive>
 8014c0a:	bf00      	nop
 8014c0c:	240050d4 	.word	0x240050d4

08014c10 <__sfputc_r>:
 8014c10:	6893      	ldr	r3, [r2, #8]
 8014c12:	3b01      	subs	r3, #1
 8014c14:	2b00      	cmp	r3, #0
 8014c16:	b410      	push	{r4}
 8014c18:	6093      	str	r3, [r2, #8]
 8014c1a:	da08      	bge.n	8014c2e <__sfputc_r+0x1e>
 8014c1c:	6994      	ldr	r4, [r2, #24]
 8014c1e:	42a3      	cmp	r3, r4
 8014c20:	db01      	blt.n	8014c26 <__sfputc_r+0x16>
 8014c22:	290a      	cmp	r1, #10
 8014c24:	d103      	bne.n	8014c2e <__sfputc_r+0x1e>
 8014c26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014c2a:	f7ff bd05 	b.w	8014638 <__swbuf_r>
 8014c2e:	6813      	ldr	r3, [r2, #0]
 8014c30:	1c58      	adds	r0, r3, #1
 8014c32:	6010      	str	r0, [r2, #0]
 8014c34:	7019      	strb	r1, [r3, #0]
 8014c36:	4608      	mov	r0, r1
 8014c38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014c3c:	4770      	bx	lr

08014c3e <__sfputs_r>:
 8014c3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014c40:	4606      	mov	r6, r0
 8014c42:	460f      	mov	r7, r1
 8014c44:	4614      	mov	r4, r2
 8014c46:	18d5      	adds	r5, r2, r3
 8014c48:	42ac      	cmp	r4, r5
 8014c4a:	d101      	bne.n	8014c50 <__sfputs_r+0x12>
 8014c4c:	2000      	movs	r0, #0
 8014c4e:	e007      	b.n	8014c60 <__sfputs_r+0x22>
 8014c50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014c54:	463a      	mov	r2, r7
 8014c56:	4630      	mov	r0, r6
 8014c58:	f7ff ffda 	bl	8014c10 <__sfputc_r>
 8014c5c:	1c43      	adds	r3, r0, #1
 8014c5e:	d1f3      	bne.n	8014c48 <__sfputs_r+0xa>
 8014c60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014c64 <_vfiprintf_r>:
 8014c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c68:	460d      	mov	r5, r1
 8014c6a:	b09d      	sub	sp, #116	; 0x74
 8014c6c:	4614      	mov	r4, r2
 8014c6e:	4698      	mov	r8, r3
 8014c70:	4606      	mov	r6, r0
 8014c72:	b118      	cbz	r0, 8014c7c <_vfiprintf_r+0x18>
 8014c74:	6983      	ldr	r3, [r0, #24]
 8014c76:	b90b      	cbnz	r3, 8014c7c <_vfiprintf_r+0x18>
 8014c78:	f7ff feb8 	bl	80149ec <__sinit>
 8014c7c:	4b89      	ldr	r3, [pc, #548]	; (8014ea4 <_vfiprintf_r+0x240>)
 8014c7e:	429d      	cmp	r5, r3
 8014c80:	d11b      	bne.n	8014cba <_vfiprintf_r+0x56>
 8014c82:	6875      	ldr	r5, [r6, #4]
 8014c84:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014c86:	07d9      	lsls	r1, r3, #31
 8014c88:	d405      	bmi.n	8014c96 <_vfiprintf_r+0x32>
 8014c8a:	89ab      	ldrh	r3, [r5, #12]
 8014c8c:	059a      	lsls	r2, r3, #22
 8014c8e:	d402      	bmi.n	8014c96 <_vfiprintf_r+0x32>
 8014c90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014c92:	f7ff ff49 	bl	8014b28 <__retarget_lock_acquire_recursive>
 8014c96:	89ab      	ldrh	r3, [r5, #12]
 8014c98:	071b      	lsls	r3, r3, #28
 8014c9a:	d501      	bpl.n	8014ca0 <_vfiprintf_r+0x3c>
 8014c9c:	692b      	ldr	r3, [r5, #16]
 8014c9e:	b9eb      	cbnz	r3, 8014cdc <_vfiprintf_r+0x78>
 8014ca0:	4629      	mov	r1, r5
 8014ca2:	4630      	mov	r0, r6
 8014ca4:	f7ff fd1a 	bl	80146dc <__swsetup_r>
 8014ca8:	b1c0      	cbz	r0, 8014cdc <_vfiprintf_r+0x78>
 8014caa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014cac:	07dc      	lsls	r4, r3, #31
 8014cae:	d50e      	bpl.n	8014cce <_vfiprintf_r+0x6a>
 8014cb0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014cb4:	b01d      	add	sp, #116	; 0x74
 8014cb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014cba:	4b7b      	ldr	r3, [pc, #492]	; (8014ea8 <_vfiprintf_r+0x244>)
 8014cbc:	429d      	cmp	r5, r3
 8014cbe:	d101      	bne.n	8014cc4 <_vfiprintf_r+0x60>
 8014cc0:	68b5      	ldr	r5, [r6, #8]
 8014cc2:	e7df      	b.n	8014c84 <_vfiprintf_r+0x20>
 8014cc4:	4b79      	ldr	r3, [pc, #484]	; (8014eac <_vfiprintf_r+0x248>)
 8014cc6:	429d      	cmp	r5, r3
 8014cc8:	bf08      	it	eq
 8014cca:	68f5      	ldreq	r5, [r6, #12]
 8014ccc:	e7da      	b.n	8014c84 <_vfiprintf_r+0x20>
 8014cce:	89ab      	ldrh	r3, [r5, #12]
 8014cd0:	0598      	lsls	r0, r3, #22
 8014cd2:	d4ed      	bmi.n	8014cb0 <_vfiprintf_r+0x4c>
 8014cd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014cd6:	f7ff ff28 	bl	8014b2a <__retarget_lock_release_recursive>
 8014cda:	e7e9      	b.n	8014cb0 <_vfiprintf_r+0x4c>
 8014cdc:	2300      	movs	r3, #0
 8014cde:	9309      	str	r3, [sp, #36]	; 0x24
 8014ce0:	2320      	movs	r3, #32
 8014ce2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014ce6:	f8cd 800c 	str.w	r8, [sp, #12]
 8014cea:	2330      	movs	r3, #48	; 0x30
 8014cec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8014eb0 <_vfiprintf_r+0x24c>
 8014cf0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014cf4:	f04f 0901 	mov.w	r9, #1
 8014cf8:	4623      	mov	r3, r4
 8014cfa:	469a      	mov	sl, r3
 8014cfc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014d00:	b10a      	cbz	r2, 8014d06 <_vfiprintf_r+0xa2>
 8014d02:	2a25      	cmp	r2, #37	; 0x25
 8014d04:	d1f9      	bne.n	8014cfa <_vfiprintf_r+0x96>
 8014d06:	ebba 0b04 	subs.w	fp, sl, r4
 8014d0a:	d00b      	beq.n	8014d24 <_vfiprintf_r+0xc0>
 8014d0c:	465b      	mov	r3, fp
 8014d0e:	4622      	mov	r2, r4
 8014d10:	4629      	mov	r1, r5
 8014d12:	4630      	mov	r0, r6
 8014d14:	f7ff ff93 	bl	8014c3e <__sfputs_r>
 8014d18:	3001      	adds	r0, #1
 8014d1a:	f000 80aa 	beq.w	8014e72 <_vfiprintf_r+0x20e>
 8014d1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014d20:	445a      	add	r2, fp
 8014d22:	9209      	str	r2, [sp, #36]	; 0x24
 8014d24:	f89a 3000 	ldrb.w	r3, [sl]
 8014d28:	2b00      	cmp	r3, #0
 8014d2a:	f000 80a2 	beq.w	8014e72 <_vfiprintf_r+0x20e>
 8014d2e:	2300      	movs	r3, #0
 8014d30:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014d34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014d38:	f10a 0a01 	add.w	sl, sl, #1
 8014d3c:	9304      	str	r3, [sp, #16]
 8014d3e:	9307      	str	r3, [sp, #28]
 8014d40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014d44:	931a      	str	r3, [sp, #104]	; 0x68
 8014d46:	4654      	mov	r4, sl
 8014d48:	2205      	movs	r2, #5
 8014d4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014d4e:	4858      	ldr	r0, [pc, #352]	; (8014eb0 <_vfiprintf_r+0x24c>)
 8014d50:	f7eb fac6 	bl	80002e0 <memchr>
 8014d54:	9a04      	ldr	r2, [sp, #16]
 8014d56:	b9d8      	cbnz	r0, 8014d90 <_vfiprintf_r+0x12c>
 8014d58:	06d1      	lsls	r1, r2, #27
 8014d5a:	bf44      	itt	mi
 8014d5c:	2320      	movmi	r3, #32
 8014d5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014d62:	0713      	lsls	r3, r2, #28
 8014d64:	bf44      	itt	mi
 8014d66:	232b      	movmi	r3, #43	; 0x2b
 8014d68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014d6c:	f89a 3000 	ldrb.w	r3, [sl]
 8014d70:	2b2a      	cmp	r3, #42	; 0x2a
 8014d72:	d015      	beq.n	8014da0 <_vfiprintf_r+0x13c>
 8014d74:	9a07      	ldr	r2, [sp, #28]
 8014d76:	4654      	mov	r4, sl
 8014d78:	2000      	movs	r0, #0
 8014d7a:	f04f 0c0a 	mov.w	ip, #10
 8014d7e:	4621      	mov	r1, r4
 8014d80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014d84:	3b30      	subs	r3, #48	; 0x30
 8014d86:	2b09      	cmp	r3, #9
 8014d88:	d94e      	bls.n	8014e28 <_vfiprintf_r+0x1c4>
 8014d8a:	b1b0      	cbz	r0, 8014dba <_vfiprintf_r+0x156>
 8014d8c:	9207      	str	r2, [sp, #28]
 8014d8e:	e014      	b.n	8014dba <_vfiprintf_r+0x156>
 8014d90:	eba0 0308 	sub.w	r3, r0, r8
 8014d94:	fa09 f303 	lsl.w	r3, r9, r3
 8014d98:	4313      	orrs	r3, r2
 8014d9a:	9304      	str	r3, [sp, #16]
 8014d9c:	46a2      	mov	sl, r4
 8014d9e:	e7d2      	b.n	8014d46 <_vfiprintf_r+0xe2>
 8014da0:	9b03      	ldr	r3, [sp, #12]
 8014da2:	1d19      	adds	r1, r3, #4
 8014da4:	681b      	ldr	r3, [r3, #0]
 8014da6:	9103      	str	r1, [sp, #12]
 8014da8:	2b00      	cmp	r3, #0
 8014daa:	bfbb      	ittet	lt
 8014dac:	425b      	neglt	r3, r3
 8014dae:	f042 0202 	orrlt.w	r2, r2, #2
 8014db2:	9307      	strge	r3, [sp, #28]
 8014db4:	9307      	strlt	r3, [sp, #28]
 8014db6:	bfb8      	it	lt
 8014db8:	9204      	strlt	r2, [sp, #16]
 8014dba:	7823      	ldrb	r3, [r4, #0]
 8014dbc:	2b2e      	cmp	r3, #46	; 0x2e
 8014dbe:	d10c      	bne.n	8014dda <_vfiprintf_r+0x176>
 8014dc0:	7863      	ldrb	r3, [r4, #1]
 8014dc2:	2b2a      	cmp	r3, #42	; 0x2a
 8014dc4:	d135      	bne.n	8014e32 <_vfiprintf_r+0x1ce>
 8014dc6:	9b03      	ldr	r3, [sp, #12]
 8014dc8:	1d1a      	adds	r2, r3, #4
 8014dca:	681b      	ldr	r3, [r3, #0]
 8014dcc:	9203      	str	r2, [sp, #12]
 8014dce:	2b00      	cmp	r3, #0
 8014dd0:	bfb8      	it	lt
 8014dd2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8014dd6:	3402      	adds	r4, #2
 8014dd8:	9305      	str	r3, [sp, #20]
 8014dda:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8014ec0 <_vfiprintf_r+0x25c>
 8014dde:	7821      	ldrb	r1, [r4, #0]
 8014de0:	2203      	movs	r2, #3
 8014de2:	4650      	mov	r0, sl
 8014de4:	f7eb fa7c 	bl	80002e0 <memchr>
 8014de8:	b140      	cbz	r0, 8014dfc <_vfiprintf_r+0x198>
 8014dea:	2340      	movs	r3, #64	; 0x40
 8014dec:	eba0 000a 	sub.w	r0, r0, sl
 8014df0:	fa03 f000 	lsl.w	r0, r3, r0
 8014df4:	9b04      	ldr	r3, [sp, #16]
 8014df6:	4303      	orrs	r3, r0
 8014df8:	3401      	adds	r4, #1
 8014dfa:	9304      	str	r3, [sp, #16]
 8014dfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014e00:	482c      	ldr	r0, [pc, #176]	; (8014eb4 <_vfiprintf_r+0x250>)
 8014e02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014e06:	2206      	movs	r2, #6
 8014e08:	f7eb fa6a 	bl	80002e0 <memchr>
 8014e0c:	2800      	cmp	r0, #0
 8014e0e:	d03f      	beq.n	8014e90 <_vfiprintf_r+0x22c>
 8014e10:	4b29      	ldr	r3, [pc, #164]	; (8014eb8 <_vfiprintf_r+0x254>)
 8014e12:	bb1b      	cbnz	r3, 8014e5c <_vfiprintf_r+0x1f8>
 8014e14:	9b03      	ldr	r3, [sp, #12]
 8014e16:	3307      	adds	r3, #7
 8014e18:	f023 0307 	bic.w	r3, r3, #7
 8014e1c:	3308      	adds	r3, #8
 8014e1e:	9303      	str	r3, [sp, #12]
 8014e20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014e22:	443b      	add	r3, r7
 8014e24:	9309      	str	r3, [sp, #36]	; 0x24
 8014e26:	e767      	b.n	8014cf8 <_vfiprintf_r+0x94>
 8014e28:	fb0c 3202 	mla	r2, ip, r2, r3
 8014e2c:	460c      	mov	r4, r1
 8014e2e:	2001      	movs	r0, #1
 8014e30:	e7a5      	b.n	8014d7e <_vfiprintf_r+0x11a>
 8014e32:	2300      	movs	r3, #0
 8014e34:	3401      	adds	r4, #1
 8014e36:	9305      	str	r3, [sp, #20]
 8014e38:	4619      	mov	r1, r3
 8014e3a:	f04f 0c0a 	mov.w	ip, #10
 8014e3e:	4620      	mov	r0, r4
 8014e40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014e44:	3a30      	subs	r2, #48	; 0x30
 8014e46:	2a09      	cmp	r2, #9
 8014e48:	d903      	bls.n	8014e52 <_vfiprintf_r+0x1ee>
 8014e4a:	2b00      	cmp	r3, #0
 8014e4c:	d0c5      	beq.n	8014dda <_vfiprintf_r+0x176>
 8014e4e:	9105      	str	r1, [sp, #20]
 8014e50:	e7c3      	b.n	8014dda <_vfiprintf_r+0x176>
 8014e52:	fb0c 2101 	mla	r1, ip, r1, r2
 8014e56:	4604      	mov	r4, r0
 8014e58:	2301      	movs	r3, #1
 8014e5a:	e7f0      	b.n	8014e3e <_vfiprintf_r+0x1da>
 8014e5c:	ab03      	add	r3, sp, #12
 8014e5e:	9300      	str	r3, [sp, #0]
 8014e60:	462a      	mov	r2, r5
 8014e62:	4b16      	ldr	r3, [pc, #88]	; (8014ebc <_vfiprintf_r+0x258>)
 8014e64:	a904      	add	r1, sp, #16
 8014e66:	4630      	mov	r0, r6
 8014e68:	f3af 8000 	nop.w
 8014e6c:	4607      	mov	r7, r0
 8014e6e:	1c78      	adds	r0, r7, #1
 8014e70:	d1d6      	bne.n	8014e20 <_vfiprintf_r+0x1bc>
 8014e72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014e74:	07d9      	lsls	r1, r3, #31
 8014e76:	d405      	bmi.n	8014e84 <_vfiprintf_r+0x220>
 8014e78:	89ab      	ldrh	r3, [r5, #12]
 8014e7a:	059a      	lsls	r2, r3, #22
 8014e7c:	d402      	bmi.n	8014e84 <_vfiprintf_r+0x220>
 8014e7e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014e80:	f7ff fe53 	bl	8014b2a <__retarget_lock_release_recursive>
 8014e84:	89ab      	ldrh	r3, [r5, #12]
 8014e86:	065b      	lsls	r3, r3, #25
 8014e88:	f53f af12 	bmi.w	8014cb0 <_vfiprintf_r+0x4c>
 8014e8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014e8e:	e711      	b.n	8014cb4 <_vfiprintf_r+0x50>
 8014e90:	ab03      	add	r3, sp, #12
 8014e92:	9300      	str	r3, [sp, #0]
 8014e94:	462a      	mov	r2, r5
 8014e96:	4b09      	ldr	r3, [pc, #36]	; (8014ebc <_vfiprintf_r+0x258>)
 8014e98:	a904      	add	r1, sp, #16
 8014e9a:	4630      	mov	r0, r6
 8014e9c:	f000 f880 	bl	8014fa0 <_printf_i>
 8014ea0:	e7e4      	b.n	8014e6c <_vfiprintf_r+0x208>
 8014ea2:	bf00      	nop
 8014ea4:	08015698 	.word	0x08015698
 8014ea8:	080156b8 	.word	0x080156b8
 8014eac:	08015678 	.word	0x08015678
 8014eb0:	080156d8 	.word	0x080156d8
 8014eb4:	080156e2 	.word	0x080156e2
 8014eb8:	00000000 	.word	0x00000000
 8014ebc:	08014c3f 	.word	0x08014c3f
 8014ec0:	080156de 	.word	0x080156de

08014ec4 <_printf_common>:
 8014ec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014ec8:	4616      	mov	r6, r2
 8014eca:	4699      	mov	r9, r3
 8014ecc:	688a      	ldr	r2, [r1, #8]
 8014ece:	690b      	ldr	r3, [r1, #16]
 8014ed0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014ed4:	4293      	cmp	r3, r2
 8014ed6:	bfb8      	it	lt
 8014ed8:	4613      	movlt	r3, r2
 8014eda:	6033      	str	r3, [r6, #0]
 8014edc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014ee0:	4607      	mov	r7, r0
 8014ee2:	460c      	mov	r4, r1
 8014ee4:	b10a      	cbz	r2, 8014eea <_printf_common+0x26>
 8014ee6:	3301      	adds	r3, #1
 8014ee8:	6033      	str	r3, [r6, #0]
 8014eea:	6823      	ldr	r3, [r4, #0]
 8014eec:	0699      	lsls	r1, r3, #26
 8014eee:	bf42      	ittt	mi
 8014ef0:	6833      	ldrmi	r3, [r6, #0]
 8014ef2:	3302      	addmi	r3, #2
 8014ef4:	6033      	strmi	r3, [r6, #0]
 8014ef6:	6825      	ldr	r5, [r4, #0]
 8014ef8:	f015 0506 	ands.w	r5, r5, #6
 8014efc:	d106      	bne.n	8014f0c <_printf_common+0x48>
 8014efe:	f104 0a19 	add.w	sl, r4, #25
 8014f02:	68e3      	ldr	r3, [r4, #12]
 8014f04:	6832      	ldr	r2, [r6, #0]
 8014f06:	1a9b      	subs	r3, r3, r2
 8014f08:	42ab      	cmp	r3, r5
 8014f0a:	dc26      	bgt.n	8014f5a <_printf_common+0x96>
 8014f0c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8014f10:	1e13      	subs	r3, r2, #0
 8014f12:	6822      	ldr	r2, [r4, #0]
 8014f14:	bf18      	it	ne
 8014f16:	2301      	movne	r3, #1
 8014f18:	0692      	lsls	r2, r2, #26
 8014f1a:	d42b      	bmi.n	8014f74 <_printf_common+0xb0>
 8014f1c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014f20:	4649      	mov	r1, r9
 8014f22:	4638      	mov	r0, r7
 8014f24:	47c0      	blx	r8
 8014f26:	3001      	adds	r0, #1
 8014f28:	d01e      	beq.n	8014f68 <_printf_common+0xa4>
 8014f2a:	6823      	ldr	r3, [r4, #0]
 8014f2c:	68e5      	ldr	r5, [r4, #12]
 8014f2e:	6832      	ldr	r2, [r6, #0]
 8014f30:	f003 0306 	and.w	r3, r3, #6
 8014f34:	2b04      	cmp	r3, #4
 8014f36:	bf08      	it	eq
 8014f38:	1aad      	subeq	r5, r5, r2
 8014f3a:	68a3      	ldr	r3, [r4, #8]
 8014f3c:	6922      	ldr	r2, [r4, #16]
 8014f3e:	bf0c      	ite	eq
 8014f40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014f44:	2500      	movne	r5, #0
 8014f46:	4293      	cmp	r3, r2
 8014f48:	bfc4      	itt	gt
 8014f4a:	1a9b      	subgt	r3, r3, r2
 8014f4c:	18ed      	addgt	r5, r5, r3
 8014f4e:	2600      	movs	r6, #0
 8014f50:	341a      	adds	r4, #26
 8014f52:	42b5      	cmp	r5, r6
 8014f54:	d11a      	bne.n	8014f8c <_printf_common+0xc8>
 8014f56:	2000      	movs	r0, #0
 8014f58:	e008      	b.n	8014f6c <_printf_common+0xa8>
 8014f5a:	2301      	movs	r3, #1
 8014f5c:	4652      	mov	r2, sl
 8014f5e:	4649      	mov	r1, r9
 8014f60:	4638      	mov	r0, r7
 8014f62:	47c0      	blx	r8
 8014f64:	3001      	adds	r0, #1
 8014f66:	d103      	bne.n	8014f70 <_printf_common+0xac>
 8014f68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014f6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014f70:	3501      	adds	r5, #1
 8014f72:	e7c6      	b.n	8014f02 <_printf_common+0x3e>
 8014f74:	18e1      	adds	r1, r4, r3
 8014f76:	1c5a      	adds	r2, r3, #1
 8014f78:	2030      	movs	r0, #48	; 0x30
 8014f7a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8014f7e:	4422      	add	r2, r4
 8014f80:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014f84:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014f88:	3302      	adds	r3, #2
 8014f8a:	e7c7      	b.n	8014f1c <_printf_common+0x58>
 8014f8c:	2301      	movs	r3, #1
 8014f8e:	4622      	mov	r2, r4
 8014f90:	4649      	mov	r1, r9
 8014f92:	4638      	mov	r0, r7
 8014f94:	47c0      	blx	r8
 8014f96:	3001      	adds	r0, #1
 8014f98:	d0e6      	beq.n	8014f68 <_printf_common+0xa4>
 8014f9a:	3601      	adds	r6, #1
 8014f9c:	e7d9      	b.n	8014f52 <_printf_common+0x8e>
	...

08014fa0 <_printf_i>:
 8014fa0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014fa4:	7e0f      	ldrb	r7, [r1, #24]
 8014fa6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8014fa8:	2f78      	cmp	r7, #120	; 0x78
 8014faa:	4691      	mov	r9, r2
 8014fac:	4680      	mov	r8, r0
 8014fae:	460c      	mov	r4, r1
 8014fb0:	469a      	mov	sl, r3
 8014fb2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8014fb6:	d807      	bhi.n	8014fc8 <_printf_i+0x28>
 8014fb8:	2f62      	cmp	r7, #98	; 0x62
 8014fba:	d80a      	bhi.n	8014fd2 <_printf_i+0x32>
 8014fbc:	2f00      	cmp	r7, #0
 8014fbe:	f000 80d8 	beq.w	8015172 <_printf_i+0x1d2>
 8014fc2:	2f58      	cmp	r7, #88	; 0x58
 8014fc4:	f000 80a3 	beq.w	801510e <_printf_i+0x16e>
 8014fc8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014fcc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8014fd0:	e03a      	b.n	8015048 <_printf_i+0xa8>
 8014fd2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8014fd6:	2b15      	cmp	r3, #21
 8014fd8:	d8f6      	bhi.n	8014fc8 <_printf_i+0x28>
 8014fda:	a101      	add	r1, pc, #4	; (adr r1, 8014fe0 <_printf_i+0x40>)
 8014fdc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014fe0:	08015039 	.word	0x08015039
 8014fe4:	0801504d 	.word	0x0801504d
 8014fe8:	08014fc9 	.word	0x08014fc9
 8014fec:	08014fc9 	.word	0x08014fc9
 8014ff0:	08014fc9 	.word	0x08014fc9
 8014ff4:	08014fc9 	.word	0x08014fc9
 8014ff8:	0801504d 	.word	0x0801504d
 8014ffc:	08014fc9 	.word	0x08014fc9
 8015000:	08014fc9 	.word	0x08014fc9
 8015004:	08014fc9 	.word	0x08014fc9
 8015008:	08014fc9 	.word	0x08014fc9
 801500c:	08015159 	.word	0x08015159
 8015010:	0801507d 	.word	0x0801507d
 8015014:	0801513b 	.word	0x0801513b
 8015018:	08014fc9 	.word	0x08014fc9
 801501c:	08014fc9 	.word	0x08014fc9
 8015020:	0801517b 	.word	0x0801517b
 8015024:	08014fc9 	.word	0x08014fc9
 8015028:	0801507d 	.word	0x0801507d
 801502c:	08014fc9 	.word	0x08014fc9
 8015030:	08014fc9 	.word	0x08014fc9
 8015034:	08015143 	.word	0x08015143
 8015038:	682b      	ldr	r3, [r5, #0]
 801503a:	1d1a      	adds	r2, r3, #4
 801503c:	681b      	ldr	r3, [r3, #0]
 801503e:	602a      	str	r2, [r5, #0]
 8015040:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015044:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015048:	2301      	movs	r3, #1
 801504a:	e0a3      	b.n	8015194 <_printf_i+0x1f4>
 801504c:	6820      	ldr	r0, [r4, #0]
 801504e:	6829      	ldr	r1, [r5, #0]
 8015050:	0606      	lsls	r6, r0, #24
 8015052:	f101 0304 	add.w	r3, r1, #4
 8015056:	d50a      	bpl.n	801506e <_printf_i+0xce>
 8015058:	680e      	ldr	r6, [r1, #0]
 801505a:	602b      	str	r3, [r5, #0]
 801505c:	2e00      	cmp	r6, #0
 801505e:	da03      	bge.n	8015068 <_printf_i+0xc8>
 8015060:	232d      	movs	r3, #45	; 0x2d
 8015062:	4276      	negs	r6, r6
 8015064:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015068:	485e      	ldr	r0, [pc, #376]	; (80151e4 <_printf_i+0x244>)
 801506a:	230a      	movs	r3, #10
 801506c:	e019      	b.n	80150a2 <_printf_i+0x102>
 801506e:	680e      	ldr	r6, [r1, #0]
 8015070:	602b      	str	r3, [r5, #0]
 8015072:	f010 0f40 	tst.w	r0, #64	; 0x40
 8015076:	bf18      	it	ne
 8015078:	b236      	sxthne	r6, r6
 801507a:	e7ef      	b.n	801505c <_printf_i+0xbc>
 801507c:	682b      	ldr	r3, [r5, #0]
 801507e:	6820      	ldr	r0, [r4, #0]
 8015080:	1d19      	adds	r1, r3, #4
 8015082:	6029      	str	r1, [r5, #0]
 8015084:	0601      	lsls	r1, r0, #24
 8015086:	d501      	bpl.n	801508c <_printf_i+0xec>
 8015088:	681e      	ldr	r6, [r3, #0]
 801508a:	e002      	b.n	8015092 <_printf_i+0xf2>
 801508c:	0646      	lsls	r6, r0, #25
 801508e:	d5fb      	bpl.n	8015088 <_printf_i+0xe8>
 8015090:	881e      	ldrh	r6, [r3, #0]
 8015092:	4854      	ldr	r0, [pc, #336]	; (80151e4 <_printf_i+0x244>)
 8015094:	2f6f      	cmp	r7, #111	; 0x6f
 8015096:	bf0c      	ite	eq
 8015098:	2308      	moveq	r3, #8
 801509a:	230a      	movne	r3, #10
 801509c:	2100      	movs	r1, #0
 801509e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80150a2:	6865      	ldr	r5, [r4, #4]
 80150a4:	60a5      	str	r5, [r4, #8]
 80150a6:	2d00      	cmp	r5, #0
 80150a8:	bfa2      	ittt	ge
 80150aa:	6821      	ldrge	r1, [r4, #0]
 80150ac:	f021 0104 	bicge.w	r1, r1, #4
 80150b0:	6021      	strge	r1, [r4, #0]
 80150b2:	b90e      	cbnz	r6, 80150b8 <_printf_i+0x118>
 80150b4:	2d00      	cmp	r5, #0
 80150b6:	d04d      	beq.n	8015154 <_printf_i+0x1b4>
 80150b8:	4615      	mov	r5, r2
 80150ba:	fbb6 f1f3 	udiv	r1, r6, r3
 80150be:	fb03 6711 	mls	r7, r3, r1, r6
 80150c2:	5dc7      	ldrb	r7, [r0, r7]
 80150c4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80150c8:	4637      	mov	r7, r6
 80150ca:	42bb      	cmp	r3, r7
 80150cc:	460e      	mov	r6, r1
 80150ce:	d9f4      	bls.n	80150ba <_printf_i+0x11a>
 80150d0:	2b08      	cmp	r3, #8
 80150d2:	d10b      	bne.n	80150ec <_printf_i+0x14c>
 80150d4:	6823      	ldr	r3, [r4, #0]
 80150d6:	07de      	lsls	r6, r3, #31
 80150d8:	d508      	bpl.n	80150ec <_printf_i+0x14c>
 80150da:	6923      	ldr	r3, [r4, #16]
 80150dc:	6861      	ldr	r1, [r4, #4]
 80150de:	4299      	cmp	r1, r3
 80150e0:	bfde      	ittt	le
 80150e2:	2330      	movle	r3, #48	; 0x30
 80150e4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80150e8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80150ec:	1b52      	subs	r2, r2, r5
 80150ee:	6122      	str	r2, [r4, #16]
 80150f0:	f8cd a000 	str.w	sl, [sp]
 80150f4:	464b      	mov	r3, r9
 80150f6:	aa03      	add	r2, sp, #12
 80150f8:	4621      	mov	r1, r4
 80150fa:	4640      	mov	r0, r8
 80150fc:	f7ff fee2 	bl	8014ec4 <_printf_common>
 8015100:	3001      	adds	r0, #1
 8015102:	d14c      	bne.n	801519e <_printf_i+0x1fe>
 8015104:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015108:	b004      	add	sp, #16
 801510a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801510e:	4835      	ldr	r0, [pc, #212]	; (80151e4 <_printf_i+0x244>)
 8015110:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8015114:	6829      	ldr	r1, [r5, #0]
 8015116:	6823      	ldr	r3, [r4, #0]
 8015118:	f851 6b04 	ldr.w	r6, [r1], #4
 801511c:	6029      	str	r1, [r5, #0]
 801511e:	061d      	lsls	r5, r3, #24
 8015120:	d514      	bpl.n	801514c <_printf_i+0x1ac>
 8015122:	07df      	lsls	r7, r3, #31
 8015124:	bf44      	itt	mi
 8015126:	f043 0320 	orrmi.w	r3, r3, #32
 801512a:	6023      	strmi	r3, [r4, #0]
 801512c:	b91e      	cbnz	r6, 8015136 <_printf_i+0x196>
 801512e:	6823      	ldr	r3, [r4, #0]
 8015130:	f023 0320 	bic.w	r3, r3, #32
 8015134:	6023      	str	r3, [r4, #0]
 8015136:	2310      	movs	r3, #16
 8015138:	e7b0      	b.n	801509c <_printf_i+0xfc>
 801513a:	6823      	ldr	r3, [r4, #0]
 801513c:	f043 0320 	orr.w	r3, r3, #32
 8015140:	6023      	str	r3, [r4, #0]
 8015142:	2378      	movs	r3, #120	; 0x78
 8015144:	4828      	ldr	r0, [pc, #160]	; (80151e8 <_printf_i+0x248>)
 8015146:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801514a:	e7e3      	b.n	8015114 <_printf_i+0x174>
 801514c:	0659      	lsls	r1, r3, #25
 801514e:	bf48      	it	mi
 8015150:	b2b6      	uxthmi	r6, r6
 8015152:	e7e6      	b.n	8015122 <_printf_i+0x182>
 8015154:	4615      	mov	r5, r2
 8015156:	e7bb      	b.n	80150d0 <_printf_i+0x130>
 8015158:	682b      	ldr	r3, [r5, #0]
 801515a:	6826      	ldr	r6, [r4, #0]
 801515c:	6961      	ldr	r1, [r4, #20]
 801515e:	1d18      	adds	r0, r3, #4
 8015160:	6028      	str	r0, [r5, #0]
 8015162:	0635      	lsls	r5, r6, #24
 8015164:	681b      	ldr	r3, [r3, #0]
 8015166:	d501      	bpl.n	801516c <_printf_i+0x1cc>
 8015168:	6019      	str	r1, [r3, #0]
 801516a:	e002      	b.n	8015172 <_printf_i+0x1d2>
 801516c:	0670      	lsls	r0, r6, #25
 801516e:	d5fb      	bpl.n	8015168 <_printf_i+0x1c8>
 8015170:	8019      	strh	r1, [r3, #0]
 8015172:	2300      	movs	r3, #0
 8015174:	6123      	str	r3, [r4, #16]
 8015176:	4615      	mov	r5, r2
 8015178:	e7ba      	b.n	80150f0 <_printf_i+0x150>
 801517a:	682b      	ldr	r3, [r5, #0]
 801517c:	1d1a      	adds	r2, r3, #4
 801517e:	602a      	str	r2, [r5, #0]
 8015180:	681d      	ldr	r5, [r3, #0]
 8015182:	6862      	ldr	r2, [r4, #4]
 8015184:	2100      	movs	r1, #0
 8015186:	4628      	mov	r0, r5
 8015188:	f7eb f8aa 	bl	80002e0 <memchr>
 801518c:	b108      	cbz	r0, 8015192 <_printf_i+0x1f2>
 801518e:	1b40      	subs	r0, r0, r5
 8015190:	6060      	str	r0, [r4, #4]
 8015192:	6863      	ldr	r3, [r4, #4]
 8015194:	6123      	str	r3, [r4, #16]
 8015196:	2300      	movs	r3, #0
 8015198:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801519c:	e7a8      	b.n	80150f0 <_printf_i+0x150>
 801519e:	6923      	ldr	r3, [r4, #16]
 80151a0:	462a      	mov	r2, r5
 80151a2:	4649      	mov	r1, r9
 80151a4:	4640      	mov	r0, r8
 80151a6:	47d0      	blx	sl
 80151a8:	3001      	adds	r0, #1
 80151aa:	d0ab      	beq.n	8015104 <_printf_i+0x164>
 80151ac:	6823      	ldr	r3, [r4, #0]
 80151ae:	079b      	lsls	r3, r3, #30
 80151b0:	d413      	bmi.n	80151da <_printf_i+0x23a>
 80151b2:	68e0      	ldr	r0, [r4, #12]
 80151b4:	9b03      	ldr	r3, [sp, #12]
 80151b6:	4298      	cmp	r0, r3
 80151b8:	bfb8      	it	lt
 80151ba:	4618      	movlt	r0, r3
 80151bc:	e7a4      	b.n	8015108 <_printf_i+0x168>
 80151be:	2301      	movs	r3, #1
 80151c0:	4632      	mov	r2, r6
 80151c2:	4649      	mov	r1, r9
 80151c4:	4640      	mov	r0, r8
 80151c6:	47d0      	blx	sl
 80151c8:	3001      	adds	r0, #1
 80151ca:	d09b      	beq.n	8015104 <_printf_i+0x164>
 80151cc:	3501      	adds	r5, #1
 80151ce:	68e3      	ldr	r3, [r4, #12]
 80151d0:	9903      	ldr	r1, [sp, #12]
 80151d2:	1a5b      	subs	r3, r3, r1
 80151d4:	42ab      	cmp	r3, r5
 80151d6:	dcf2      	bgt.n	80151be <_printf_i+0x21e>
 80151d8:	e7eb      	b.n	80151b2 <_printf_i+0x212>
 80151da:	2500      	movs	r5, #0
 80151dc:	f104 0619 	add.w	r6, r4, #25
 80151e0:	e7f5      	b.n	80151ce <_printf_i+0x22e>
 80151e2:	bf00      	nop
 80151e4:	080156e9 	.word	0x080156e9
 80151e8:	080156fa 	.word	0x080156fa

080151ec <__sread>:
 80151ec:	b510      	push	{r4, lr}
 80151ee:	460c      	mov	r4, r1
 80151f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80151f4:	f000 f894 	bl	8015320 <_read_r>
 80151f8:	2800      	cmp	r0, #0
 80151fa:	bfab      	itete	ge
 80151fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80151fe:	89a3      	ldrhlt	r3, [r4, #12]
 8015200:	181b      	addge	r3, r3, r0
 8015202:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8015206:	bfac      	ite	ge
 8015208:	6563      	strge	r3, [r4, #84]	; 0x54
 801520a:	81a3      	strhlt	r3, [r4, #12]
 801520c:	bd10      	pop	{r4, pc}

0801520e <__swrite>:
 801520e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015212:	461f      	mov	r7, r3
 8015214:	898b      	ldrh	r3, [r1, #12]
 8015216:	05db      	lsls	r3, r3, #23
 8015218:	4605      	mov	r5, r0
 801521a:	460c      	mov	r4, r1
 801521c:	4616      	mov	r6, r2
 801521e:	d505      	bpl.n	801522c <__swrite+0x1e>
 8015220:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015224:	2302      	movs	r3, #2
 8015226:	2200      	movs	r2, #0
 8015228:	f000 f868 	bl	80152fc <_lseek_r>
 801522c:	89a3      	ldrh	r3, [r4, #12]
 801522e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015232:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8015236:	81a3      	strh	r3, [r4, #12]
 8015238:	4632      	mov	r2, r6
 801523a:	463b      	mov	r3, r7
 801523c:	4628      	mov	r0, r5
 801523e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015242:	f000 b817 	b.w	8015274 <_write_r>

08015246 <__sseek>:
 8015246:	b510      	push	{r4, lr}
 8015248:	460c      	mov	r4, r1
 801524a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801524e:	f000 f855 	bl	80152fc <_lseek_r>
 8015252:	1c43      	adds	r3, r0, #1
 8015254:	89a3      	ldrh	r3, [r4, #12]
 8015256:	bf15      	itete	ne
 8015258:	6560      	strne	r0, [r4, #84]	; 0x54
 801525a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801525e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8015262:	81a3      	strheq	r3, [r4, #12]
 8015264:	bf18      	it	ne
 8015266:	81a3      	strhne	r3, [r4, #12]
 8015268:	bd10      	pop	{r4, pc}

0801526a <__sclose>:
 801526a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801526e:	f000 b813 	b.w	8015298 <_close_r>
	...

08015274 <_write_r>:
 8015274:	b538      	push	{r3, r4, r5, lr}
 8015276:	4d07      	ldr	r5, [pc, #28]	; (8015294 <_write_r+0x20>)
 8015278:	4604      	mov	r4, r0
 801527a:	4608      	mov	r0, r1
 801527c:	4611      	mov	r1, r2
 801527e:	2200      	movs	r2, #0
 8015280:	602a      	str	r2, [r5, #0]
 8015282:	461a      	mov	r2, r3
 8015284:	f7ed fda5 	bl	8002dd2 <_write>
 8015288:	1c43      	adds	r3, r0, #1
 801528a:	d102      	bne.n	8015292 <_write_r+0x1e>
 801528c:	682b      	ldr	r3, [r5, #0]
 801528e:	b103      	cbz	r3, 8015292 <_write_r+0x1e>
 8015290:	6023      	str	r3, [r4, #0]
 8015292:	bd38      	pop	{r3, r4, r5, pc}
 8015294:	240050d8 	.word	0x240050d8

08015298 <_close_r>:
 8015298:	b538      	push	{r3, r4, r5, lr}
 801529a:	4d06      	ldr	r5, [pc, #24]	; (80152b4 <_close_r+0x1c>)
 801529c:	2300      	movs	r3, #0
 801529e:	4604      	mov	r4, r0
 80152a0:	4608      	mov	r0, r1
 80152a2:	602b      	str	r3, [r5, #0]
 80152a4:	f7ed fdb1 	bl	8002e0a <_close>
 80152a8:	1c43      	adds	r3, r0, #1
 80152aa:	d102      	bne.n	80152b2 <_close_r+0x1a>
 80152ac:	682b      	ldr	r3, [r5, #0]
 80152ae:	b103      	cbz	r3, 80152b2 <_close_r+0x1a>
 80152b0:	6023      	str	r3, [r4, #0]
 80152b2:	bd38      	pop	{r3, r4, r5, pc}
 80152b4:	240050d8 	.word	0x240050d8

080152b8 <_fstat_r>:
 80152b8:	b538      	push	{r3, r4, r5, lr}
 80152ba:	4d07      	ldr	r5, [pc, #28]	; (80152d8 <_fstat_r+0x20>)
 80152bc:	2300      	movs	r3, #0
 80152be:	4604      	mov	r4, r0
 80152c0:	4608      	mov	r0, r1
 80152c2:	4611      	mov	r1, r2
 80152c4:	602b      	str	r3, [r5, #0]
 80152c6:	f7ed fdac 	bl	8002e22 <_fstat>
 80152ca:	1c43      	adds	r3, r0, #1
 80152cc:	d102      	bne.n	80152d4 <_fstat_r+0x1c>
 80152ce:	682b      	ldr	r3, [r5, #0]
 80152d0:	b103      	cbz	r3, 80152d4 <_fstat_r+0x1c>
 80152d2:	6023      	str	r3, [r4, #0]
 80152d4:	bd38      	pop	{r3, r4, r5, pc}
 80152d6:	bf00      	nop
 80152d8:	240050d8 	.word	0x240050d8

080152dc <_isatty_r>:
 80152dc:	b538      	push	{r3, r4, r5, lr}
 80152de:	4d06      	ldr	r5, [pc, #24]	; (80152f8 <_isatty_r+0x1c>)
 80152e0:	2300      	movs	r3, #0
 80152e2:	4604      	mov	r4, r0
 80152e4:	4608      	mov	r0, r1
 80152e6:	602b      	str	r3, [r5, #0]
 80152e8:	f7ed fdab 	bl	8002e42 <_isatty>
 80152ec:	1c43      	adds	r3, r0, #1
 80152ee:	d102      	bne.n	80152f6 <_isatty_r+0x1a>
 80152f0:	682b      	ldr	r3, [r5, #0]
 80152f2:	b103      	cbz	r3, 80152f6 <_isatty_r+0x1a>
 80152f4:	6023      	str	r3, [r4, #0]
 80152f6:	bd38      	pop	{r3, r4, r5, pc}
 80152f8:	240050d8 	.word	0x240050d8

080152fc <_lseek_r>:
 80152fc:	b538      	push	{r3, r4, r5, lr}
 80152fe:	4d07      	ldr	r5, [pc, #28]	; (801531c <_lseek_r+0x20>)
 8015300:	4604      	mov	r4, r0
 8015302:	4608      	mov	r0, r1
 8015304:	4611      	mov	r1, r2
 8015306:	2200      	movs	r2, #0
 8015308:	602a      	str	r2, [r5, #0]
 801530a:	461a      	mov	r2, r3
 801530c:	f7ed fda4 	bl	8002e58 <_lseek>
 8015310:	1c43      	adds	r3, r0, #1
 8015312:	d102      	bne.n	801531a <_lseek_r+0x1e>
 8015314:	682b      	ldr	r3, [r5, #0]
 8015316:	b103      	cbz	r3, 801531a <_lseek_r+0x1e>
 8015318:	6023      	str	r3, [r4, #0]
 801531a:	bd38      	pop	{r3, r4, r5, pc}
 801531c:	240050d8 	.word	0x240050d8

08015320 <_read_r>:
 8015320:	b538      	push	{r3, r4, r5, lr}
 8015322:	4d07      	ldr	r5, [pc, #28]	; (8015340 <_read_r+0x20>)
 8015324:	4604      	mov	r4, r0
 8015326:	4608      	mov	r0, r1
 8015328:	4611      	mov	r1, r2
 801532a:	2200      	movs	r2, #0
 801532c:	602a      	str	r2, [r5, #0]
 801532e:	461a      	mov	r2, r3
 8015330:	f7ed fd32 	bl	8002d98 <_read>
 8015334:	1c43      	adds	r3, r0, #1
 8015336:	d102      	bne.n	801533e <_read_r+0x1e>
 8015338:	682b      	ldr	r3, [r5, #0]
 801533a:	b103      	cbz	r3, 801533e <_read_r+0x1e>
 801533c:	6023      	str	r3, [r4, #0]
 801533e:	bd38      	pop	{r3, r4, r5, pc}
 8015340:	240050d8 	.word	0x240050d8

08015344 <_init>:
 8015344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015346:	bf00      	nop
 8015348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801534a:	bc08      	pop	{r3}
 801534c:	469e      	mov	lr, r3
 801534e:	4770      	bx	lr

08015350 <_fini>:
 8015350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015352:	bf00      	nop
 8015354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015356:	bc08      	pop	{r3}
 8015358:	469e      	mov	lr, r3
 801535a:	4770      	bx	lr
