{
    "id": "W1579537650",
    "doi": "https://doi.org/10.1007/978-3-540-25944-2_131",
    "title": "3d-vlsi design tool",
    "display_name": "3D-VLSI Design Tool",
    "publication_year": 2004,
    "publication_date": "2004-01-01",
    "ids": "{'openalex': 'https://openalex.org/W1579537650', 'doi': 'https://doi.org/10.1007/978-3-540-25944-2_131', 'mag': '1579537650'}",
    "language": "en",
    "primary_location": "{'is_oa': True, 'landing_page_url': 'https://doi.org/10.1007/978-3-540-25944-2_131', 'pdf_url': 'https://link.springer.com/content/pdf/10.1007/978-3-540-25944-2_131.pdf', 'source': {'id': 'https://openalex.org/S106296714', 'display_name': 'Lecture notes in computer science', 'issn_l': '0302-9743', 'issn': ['0302-9743', '1611-3349'], 'is_oa': False, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310319900', 'host_organization_name': 'Springer Science+Business Media', 'host_organization_lineage': ['https://openalex.org/P4310319965', 'https://openalex.org/P4310319900'], 'host_organization_lineage_names': ['Springer Nature', 'Springer Science+Business Media'], 'type': 'book series'}, 'license': None, 'license_id': None, 'version': 'publishedVersion', 'is_accepted': True, 'is_published': True}",
    "type": "book-chapter",
    "type_crossref": "book-chapter",
    "indexed_in": "['crossref']",
    "open_access": "{'is_oa': True, 'oa_status': 'bronze', 'oa_url': 'https://link.springer.com/content/pdf/10.1007/978-3-540-25944-2_131.pdf', 'any_repository_has_fulltext': False}",
    "authorships": "[{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5062401698', 'display_name': 'Rajesh Bollapragada', 'orcid': None}, 'institutions': [], 'countries': ['US'], 'is_corresponding': True, 'raw_author_name': 'Rajesh Bollapragada', 'raw_affiliation_strings': [', Cambridge, USA'], 'affiliations': [{'raw_affiliation_string': ', Cambridge, USA', 'institution_ids': []}]}]",
    "countries_distinct_count": 1,
    "institutions_distinct_count": 0,
    "corresponding_author_ids": "['https://openalex.org/A5062401698']",
    "corresponding_institution_ids": "[]",
    "apc_list": "{'value': 5000, 'currency': 'EUR', 'value_usd': 5392, 'provenance': 'doaj'}",
    "apc_paid": NaN,
    "fwci": 0.0,
    "has_fulltext": true,
    "fulltext_origin": "pdf",
    "cited_by_count": 0,
    "cited_by_percentile_year": "{'min': 0, 'max': 64}",
    "biblio": "{'volume': None, 'issue': None, 'first_page': '1017', 'last_page': '1020'}",
    "is_retracted": false,
    "is_paratext": false,
    "primary_topic": "{'id': 'https://openalex.org/T11522', 'display_name': 'Design and Optimization of Field-Programmable Gate Arrays and Application-Specific Integrated Circuits', 'score': 0.9999, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}",
    "topics": "[{'id': 'https://openalex.org/T11522', 'display_name': 'Design and Optimization of Field-Programmable Gate Arrays and Application-Specific Integrated Circuits', 'score': 0.9999, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11527', 'display_name': 'Three-Dimensional Integrated Circuits', 'score': 0.9995, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11032', 'display_name': 'Very Large Scale Integration Testing', 'score': 0.9982, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}]",
    "keywords": "[{'id': 'https://openalex.org/keywords/cmos-design', 'display_name': 'CMOS Design', 'score': 0.486964}]",
    "concepts": "[{'id': 'https://openalex.org/C177650935', 'wikidata': 'https://www.wikidata.org/wiki/Q1760303', 'display_name': 'Netlist', 'level': 2, 'score': 0.82331866}, {'id': 'https://openalex.org/C192328126', 'wikidata': 'https://www.wikidata.org/wiki/Q4514647', 'display_name': 'Schematic', 'level': 2, 'score': 0.7616923}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.6395035}, {'id': 'https://openalex.org/C14580979', 'wikidata': 'https://www.wikidata.org/wiki/Q876049', 'display_name': 'Very-large-scale integration', 'level': 2, 'score': 0.6185919}, {'id': 'https://openalex.org/C188817802', 'wikidata': 'https://www.wikidata.org/wiki/Q13426855', 'display_name': 'Physical design', 'level': 3, 'score': 0.53731877}, {'id': 'https://openalex.org/C77390884', 'wikidata': 'https://www.wikidata.org/wiki/Q217302', 'display_name': 'Application-specific integrated circuit', 'level': 2, 'score': 0.5217189}, {'id': 'https://openalex.org/C118524514', 'wikidata': 'https://www.wikidata.org/wiki/Q173212', 'display_name': 'Computer architecture', 'level': 1, 'score': 0.5020497}, {'id': 'https://openalex.org/C59088047', 'wikidata': 'https://www.wikidata.org/wiki/Q229370', 'display_name': 'Three-dimensional integrated circuit', 'level': 3, 'score': 0.4896963}, {'id': 'https://openalex.org/C165005293', 'wikidata': 'https://www.wikidata.org/wiki/Q1074500', 'display_name': 'Chip', 'level': 2, 'score': 0.45885235}, {'id': 'https://openalex.org/C123745756', 'wikidata': 'https://www.wikidata.org/wiki/Q1665949', 'display_name': 'Interconnection', 'level': 2, 'score': 0.4482272}, {'id': 'https://openalex.org/C74524168', 'wikidata': 'https://www.wikidata.org/wiki/Q1074539', 'display_name': 'Integrated circuit design', 'level': 2, 'score': 0.44090766}, {'id': 'https://openalex.org/C2765594', 'wikidata': 'https://www.wikidata.org/wiki/Q2624187', 'display_name': 'Integrated circuit layout', 'level': 3, 'score': 0.4221754}, {'id': 'https://openalex.org/C190560348', 'wikidata': 'https://www.wikidata.org/wiki/Q3245116', 'display_name': 'Circuit design', 'level': 2, 'score': 0.36672193}, {'id': 'https://openalex.org/C530198007', 'wikidata': 'https://www.wikidata.org/wiki/Q80831', 'display_name': 'Integrated circuit', 'level': 2, 'score': 0.34274426}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.32990932}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.2919112}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.19201401}, {'id': 'https://openalex.org/C111919701', 'wikidata': 'https://www.wikidata.org/wiki/Q9135', 'display_name': 'Operating system', 'level': 1, 'score': 0.06948081}, {'id': 'https://openalex.org/C76155785', 'wikidata': 'https://www.wikidata.org/wiki/Q418', 'display_name': 'Telecommunications', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C31258907', 'wikidata': 'https://www.wikidata.org/wiki/Q1301371', 'display_name': 'Computer network', 'level': 1, 'score': 0.0}]",
    "mesh": "[]",
    "locations_count": 1,
    "locations": "[{'is_oa': True, 'landing_page_url': 'https://doi.org/10.1007/978-3-540-25944-2_131', 'pdf_url': 'https://link.springer.com/content/pdf/10.1007/978-3-540-25944-2_131.pdf', 'source': {'id': 'https://openalex.org/S106296714', 'display_name': 'Lecture notes in computer science', 'issn_l': '0302-9743', 'issn': ['0302-9743', '1611-3349'], 'is_oa': False, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310319900', 'host_organization_name': 'Springer Science+Business Media', 'host_organization_lineage': ['https://openalex.org/P4310319965', 'https://openalex.org/P4310319900'], 'host_organization_lineage_names': ['Springer Nature', 'Springer Science+Business Media'], 'type': 'book series'}, 'license': None, 'license_id': None, 'version': 'publishedVersion', 'is_accepted': True, 'is_published': True}]",
    "best_oa_location": "{'is_oa': True, 'landing_page_url': 'https://doi.org/10.1007/978-3-540-25944-2_131', 'pdf_url': 'https://link.springer.com/content/pdf/10.1007/978-3-540-25944-2_131.pdf', 'source': {'id': 'https://openalex.org/S106296714', 'display_name': 'Lecture notes in computer science', 'issn_l': '0302-9743', 'issn': ['0302-9743', '1611-3349'], 'is_oa': False, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310319900', 'host_organization_name': 'Springer Science+Business Media', 'host_organization_lineage': ['https://openalex.org/P4310319965', 'https://openalex.org/P4310319900'], 'host_organization_lineage_names': ['Springer Nature', 'Springer Science+Business Media'], 'type': 'book series'}, 'license': None, 'license_id': None, 'version': 'publishedVersion', 'is_accepted': True, 'is_published': True}",
    "sustainable_development_goals": "[{'id': 'https://metadata.un.org/sdg/9', 'display_name': 'Industry, innovation and infrastructure', 'score': 0.55}]",
    "grants": "[]",
    "datasets": "[]",
    "versions": "[]",
    "referenced_works_count": 3,
    "referenced_works": "['https://openalex.org/W1499575393', 'https://openalex.org/W2170550019', 'https://openalex.org/W4249985154']",
    "related_works": "['https://openalex.org/W4321510758', 'https://openalex.org/W4287685600', 'https://openalex.org/W3197841175', 'https://openalex.org/W3047088815', 'https://openalex.org/W2967850598', 'https://openalex.org/W2503215586', 'https://openalex.org/W2304374807', 'https://openalex.org/W2163932442', 'https://openalex.org/W2012873180', 'https://openalex.org/W146048418']",
    "abstract_inverted_index": "{'In': [0], 'this': [1], 'paper': [2], 'we': [3], 'present': [4], 'a': [5, 59], 'tool': [6], 'for': [7], '3d-integrated': [8], 'circuit': [9], 'technology.': [10], 'The': [11], 'fashion': [12], 'of': [13, 25], 'decreasing': [14], 'feature': [15], 'size': [16], 'and': [17, 29, 52, 66, 79], 'increasing': [18], 'chip': [19], 'dimension': [20], 'has': [21], 'increased': [22, 26], 'the': [23, 33], 'concern': [24], 'interconnect': [27], 'delay': [28], 'high': [30], 'power-budgets': [31], 'in': [32], 'design.': [34], 'Adequate': [35], 'design': [36, 44, 47, 65], 'tools': [37], 'are': [38], 'not': [39], 'available': [40], 'which': [41], 'incorporate': [42, 63], '3D': [43, 64, 80], 'capabilities': [45, 72], 'like': [46], 'rule': [48], 'checking,': [49, 78], 'timing': [50], 'analysis': [51], 'netlist': [53], 'extraction.': [54, 82], 'We': [55], 'have': [56], 'extended': [57], 'M-Edit,': [58], 'Layout': [60], 'Editor': [61], 'to': [62, 73], 'verification': [67], 'capabilities.': [68], 'It': [69], 'also': [70], 'features': [71], 'perform': [74], 'thermal': [75], 'simulation,': [76], 'layout-vs-schematic': [77], 'parasitic': [81]}",
    "cited_by_api_url": "https://api.openalex.org/works?filter=cites:W1579537650",
    "counts_by_year": "[]",
    "updated_date": "2024-07-27T21:55:40.232515",
    "created_date": "2016-06-24",
    "institution_assertions": NaN,
    "citation_normalized_percentile": NaN
}