---
title: 5-3. μ½”λ“ κ°μ„  κ³Όμ • - κ³ κΈ‰ κΈ°λ²•κ³Ό μ„±λ¥
date: 2025-06-23
categories:
  - Cortex-M
  - ARM
  - Embedded
tags:
  - κ³ κΈ‰κΈ°λ²•
  - μ„±λ¥μµμ ν™”
  - BSRR
  - λΉ„νΈν•„λ“
layout: post
---

# μ½”λ“ κ°μ„  κ³Όμ • - κ³ κΈ‰ κΈ°λ²•κ³Ό μ„±λ¥

μ΄λ² ν¬μ¤νΈμ—μ„λ” κµ¬μ΅°μ²΄ κΈ°λ° μ½”λ“μ κ³ κΈ‰ ν™μ© κΈ°λ²•κ³Ό μ„±λ¥ μµμ ν™” λ°©λ²•μ„ λ‹¤λ£¬λ‹¤.

## π”§ κ³ κΈ‰ ν™μ© κΈ°λ²•

### BSRR λ μ§€μ¤ν„° ν™μ©

BSRR(Bit Set/Reset Register)μ„ μ‚¬μ©ν•λ©΄ μ›μμ  μ—°μ‚°μ΄ κ°€λ¥ν•λ‹¤:

```c
// κΈ°μ΅΄ λ°©μ‹ (Read-Modify-Write, 3λ‹¨κ³„ μ—°μ‚°)
GPIOA->ODR |= (1U << 5);   // 1. μ½κΈ° β†’ 2. μμ • β†’ 3. μ“°κΈ°
GPIOA->ODR &= ~(1U << 5);  // 1. μ½κΈ° β†’ 2. μμ • β†’ 3. μ“°κΈ°

// BSRR λ°©μ‹ (μ›μμ  μ—°μ‚°, 1λ‹¨κ³„)
GPIOA->BSRR = (1U << 5);       // Set PA5 (μ§μ ‘ μ“°κΈ°)
GPIOA->BSRR = (1U << (5+16));  // Reset PA5 (μ§μ ‘ μ“°κΈ°)
```

**BSRR λ μ§€μ¤ν„° κµ¬μ΅°:**
```
Bit 31-16: Reset bits (1 μ“°λ©΄ ν•΄λ‹Ή ν•€ Reset)
Bit 15-0:  Set bits   (1 μ“°λ©΄ ν•΄λ‹Ή ν•€ Set)

μμ‹: BSRR = 0x00100020
- Bit 20 (16+4): GPIOA ν•€ 4λ¥Ό Reset
- Bit 5: GPIOA ν•€ 5λ¥Ό Set
```

### λ‹¤μ¤‘ ν•€ μ μ–΄

κµ¬μ΅°μ²΄λ¥Ό μ‚¬μ©ν•λ©΄ λ‹¤μ¤‘ ν•€ μ μ–΄κ°€ ν¨μ¨μ μ΄λ‹¤:

```c
// μ—¬λ¬ ν•€μ„ ν• λ²μ— μ„¤μ •
GPIOA->ODR |= (1U << 5) | (1U << 6) | (1U << 7);  // PA5, PA6, PA7 λ™μ‹ ON

// BSRRμ„ μ‚¬μ©ν• λ‹¤μ¤‘ ν•€ μ μ–΄ (λ” ν¨μ¨μ )
GPIOA->BSRR = (1U << 5) | (1U << 6);  // PA5, PA6 Set
GPIOA->BSRR = (1U << (7+16));         // PA7 Reset

// λ™μ‹μ— Setκ³Ό Reset (κ°€μ¥ ν¨μ¨μ )
GPIOA->BSRR = (1U << 5) | (1U << 6) | (1U << (7+16));  // PA5,6 Set, PA7 Reset
```

### λΉ„νΈ ν•„λ“ λ§¤ν¬λ΅ μ •μ

λ”μ± λ…ν™•ν• μ½”λ“λ¥Ό μ„ν•΄ λΉ„νΈ μ„μΉμ™€ λ§μ¤ν¬λ¥Ό μ •μν•λ‹¤:

```c
// GPIO MODER λ μ§€μ¤ν„° λΉ„νΈ μ •μ
#define GPIO_MODER_INPUT    (0x00)
#define GPIO_MODER_OUTPUT   (0x01)
#define GPIO_MODER_AF       (0x02)
#define GPIO_MODER_ANALOG   (0x03)

// ν•€λ³„ λΉ„νΈ μ„μΉ κ³„μ‚° λ§¤ν¬λ΅
#define GPIO_MODER_PIN(pin) ((pin) * 2)
#define GPIO_MODER_MASK(pin) (0x3U << GPIO_MODER_PIN(pin))

// κ°μ„ λ ν•€ μ„¤μ • ν•¨μ
void GPIO_SetMode(GPIO_TypeDef *GPIOx, uint32_t pin, uint32_t mode)
{
    uint32_t pos = GPIO_MODER_PIN(pin);
    GPIOx->MODER &= ~(0x3U << pos);     // κΈ°μ΅΄ κ°’ ν΄λ¦¬μ–΄
    GPIOx->MODER |= (mode << pos);      // μƒ κ°’ μ„¤μ •
}

// ν•€ μ½κΈ° ν•¨μ
uint32_t GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint32_t pin)
{
    return ((GPIOx->IDR & (1U << pin)) ? 1 : 0);
}

// ν•€ μ“°κΈ° ν•¨μ  
void GPIO_WritePin(GPIO_TypeDef *GPIOx, uint32_t pin, uint32_t value)
{
    if (value) {
        GPIOx->BSRR = (1U << pin);        // Set
    } else {
        GPIOx->BSRR = (1U << (pin + 16)); // Reset
    }
}
```

## π€ κ°μ„ λ μµμΆ… μ½”λ“

### ν—¬νΌ ν•¨μλ¥Ό μ‚¬μ©ν• λ²„μ „

```c
#include <stdint.h>

// λ² μ΄μ¤ μ£Όμ† μ •μ
#define PERIPH_BASE (0x40000000UL)
#define AHB1PERIPH_OFFSET (0x20000UL)
#define AHB1PERIPH_BASE (PERIPH_BASE + AHB1PERIPH_OFFSET)
#define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000UL)
#define RCC_AHB1ENR *(volatile uint32_t *)0x40023830

// GPIO κµ¬μ΅°μ²΄ μ •μ
typedef struct{
   volatile uint32_t MODER;
   volatile uint32_t OTYPER;
   volatile uint32_t OSPEEDR;
   volatile uint32_t PUPDR;
   volatile uint32_t IDR;
   volatile uint32_t ODR;
   volatile uint32_t BSRR;
   volatile uint32_t LCKR;
   volatile uint32_t AFR[2];
}GPIO_TypeDef;

#define GPIOA ((GPIO_TypeDef *)(GPIOA_BASE))

// GPIO λ¨λ“ μ •μ
#define GPIO_MODER_OUTPUT   (0x01)
#define GPIO_MODER_PIN(pin) ((pin) * 2)

// ν—¬νΌ ν•¨μλ“¤
void GPIO_SetMode(GPIO_TypeDef *GPIOx, uint32_t pin, uint32_t mode);
void GPIO_WritePin(GPIO_TypeDef *GPIOx, uint32_t pin, uint32_t value);
void delay();

int main(void)
{
    /*1. Enable clock access to GPIOA */
    RCC_AHB1ENR |= (1U << 0);

    /*2. Set PA5 as output pin */
    GPIO_SetMode(GPIOA, 5, GPIO_MODER_OUTPUT);

    while(1)
    {
        /*3. Toggle PA5 using BSRR */
        GPIO_WritePin(GPIOA, 5, 1);  // Set
        delay();
        GPIO_WritePin(GPIOA, 5, 0);  // Reset
        delay();
    }
}

// ν•¨μ κµ¬ν„
void GPIO_SetMode(GPIO_TypeDef *GPIOx, uint32_t pin, uint32_t mode)
{
    uint32_t pos = GPIO_MODER_PIN(pin);
    GPIOx->MODER &= ~(0x3U << pos);     // κΈ°μ΅΄ κ°’ ν΄λ¦¬μ–΄
    GPIOx->MODER |= (mode << pos);      // μƒ κ°’ μ„¤μ •
}

void GPIO_WritePin(GPIO_TypeDef *GPIOx, uint32_t pin, uint32_t value)
{
    if (value) {
        GPIOx->BSRR = (1U << pin);        // Set
    } else {
        GPIOx->BSRR = (1U << (pin + 16)); // Reset
    }
}

void delay(){
    for(int i = 0; i<100000; i++){}
}
```

## π“ μ„±λ¥κ³Ό λ©”λ¨λ¦¬ λ¶„μ„

### λ©”λ¨λ¦¬ μ‚¬μ©λ‰ λΉ„κµ

κµ¬μ΅°μ²΄λ¥Ό μ‚¬μ©ν•΄λ„ μ‹¤μ  λ©”λ¨λ¦¬ μ‚¬μ©λ‰μ€ λ³€ν•μ§€ μ•λ”λ‹¤:

```c
// Define λ°©μ‹
#define GPIOA_ODR *(volatile uint32_t *)0x40020014
GPIOA_ODR |= (1U << 5);

// κµ¬μ΅°μ²΄ λ°©μ‹  
GPIOA->ODR |= (1U << 5);

// λ‘ λ‹¤ μ»΄νμΌ ν›„ λ™μΌν• μ–΄μ…λΈ”λ¦¬ μ½”λ“ μƒμ„±
```

### μ»΄νμΌ κ²°κ³Ό λΉ„κµ

λ‘ λ°©μ‹ λ¨λ‘ μµμ ν™” ν›„μ—λ” λ™μΌν• μ–΄μ…λΈ”λ¦¬ μ½”λ“λ¥Ό μƒμ„±ν•λ‹¤:

```assembly
; Define λ°©μ‹κ³Ό κµ¬μ΅°μ²΄ λ°©μ‹ λ¨λ‘ λ‹¤μκ³Ό κ°™μ΄ μ»΄νμΌλ¨

; μµμ ν™” μ „ (Debug λ¨λ“)
ldr r3, =0x40020014    ; GPIOA ODR μ£Όμ† λ΅λ“
ldr r2, [r3]           ; ν„μ¬ κ°’ μ½κΈ°
orr r2, r2, #32        ; λΉ„νΈ 5 μ„¤μ • (1 << 5)
str r2, [r3]           ; κ°’ μ“°κΈ°

; μµμ ν™” ν›„ (Release λ¨λ“, -O2)
mov r2, #32            ; μ¦‰μ‹κ°’ 32 (1 << 5)
str r2, [r3, #24]      ; GPIOA->BSRRμ— μ§μ ‘ μ“°κΈ° (λ” ν¨μ¨μ )
```

### BSRR vs ODR μ„±λ¥ λΉ„κµ

**ODR μ‚¬μ© (Read-Modify-Write):**
```c
GPIOA->ODR |= (1U << 5);  // 3 cycles: Read + Modify + Write
```

**BSRR μ‚¬μ© (Direct Write):**
```c
GPIOA->BSRR = (1U << 5);  // 1 cycle: Write only
```

**μ„±λ¥ μ°¨μ΄:**
- BSRRμ΄ ODRλ³΄λ‹¤ μ•½ **3λ°° λΉ λ¥΄λ‹¤**
- μ›μμ  μ—°μ‚°μΌλ΅ **μΈν„°λ½νΈ μ•μ „μ„±** λ³΄μ¥
- λ‹¤μ¤‘ ν•€ μ μ–΄ μ‹ **λ”μ± ν¨μ¨μ **

## π›΅οΈ μΈν„°λ½νΈ μ•μ „μ„±

### λ¬Έμ  μƒν™©

```c
// μΈν„°λ½νΈκ°€ λ°μƒν•  μ μλ” μƒν™©
GPIOA->ODR |= (1U << 5);   // 3λ‹¨κ³„ μ—°μ‚° μ¤‘κ°„μ— μΈν„°λ½νΈ λ°μƒ κ°€λ¥

// λ§μ•½ μΈν„°λ½νΈμ—μ„ κ°™μ€ λ μ§€μ¤ν„°λ¥Ό μμ •ν•λ‹¤λ©΄?
void interrupt_handler() {
    GPIOA->ODR |= (1U << 6);  // μ¶©λ κ°€λ¥μ„±!
}
```

**λ¬Έμ μ :**
1. **κ²½μ μƒνƒ(Race Condition)**: λ©”μΈ μ½”λ“μ™€ μΈν„°λ½νΈκ°€ λ™μ‹μ— ODR μμ •
2. **λ°μ΄ν„° μ†μ‹¤**: μ¤‘κ°„μ— λΌμ–΄λ“  μμ •μΌλ΅ μΈν• κ°’ μ†μ‹¤
3. **μμΈ΅ λ¶κ°€λ¥ν• λ™μ‘**: νƒ€μ΄λ°μ— λ”°λΌ κ²°κ³Όκ°€ λ‹¬λΌμ§

### BSRRμ„ μ‚¬μ©ν• ν•΄κ²°

```c
// μ›μμ  μ—°μ‚°μΌλ΅ μ•μ „ν•¨
GPIOA->BSRR = (1U << 5);   // 1λ‹¨κ³„ μ—°μ‚°, μΈν„°λ½νΈ μ•μ „

void interrupt_handler() {
    GPIOA->BSRR = (1U << 6);  // μ¶©λ μ—†μ! κ°μ λ…λ¦½μ μΌλ΅ λ™μ‘
}
```

**μ¥μ :**
1. **μ›μμ„±**: λ‹¨μΌ μ“°κΈ° μ—°μ‚°μΌλ΅ μ™„λ£
2. **μ•μ „μ„±**: μΈν„°λ½νΈμ™€ λ©”μΈ μ½”λ“κ°€ μ„λ΅ μν–¥ μ—†μ
3. **ν¨μ¨μ„±**: λ” λΉ λ¥Έ μ‹¤ν–‰ μ†λ„

## π’΅ ν•µμ‹¬ κ°λ… μ •λ¦¬

### κµ¬μ΅°μ²΄μ™€ ν•λ“μ›¨μ–΄μ μΌμΉ

STM32μ μ‹¤μ  ν•λ“μ›¨μ–΄ λ μ§€μ¤ν„° λ°°μΉμ™€ κµ¬μ΅°μ²΄κ°€ μ •ν™•ν μΌμΉν•λ‹¤:

```c
// ν•λ“μ›¨μ–΄ λ μ§€μ¤ν„° μ£Όμ†    κµ¬μ΅°μ²΄ λ©¤λ²„
// 0x40020000         β†β†’    MODER
// 0x40020004         β†β†’    OTYPER  
// 0x40020008         β†β†’    OSPEEDR
// 0x4002000C         β†β†’    PUPDR
// 0x40020010         β†β†’    IDR
// 0x40020014         β†β†’    ODR
// 0x40020018         β†β†’    BSRR
```

### νƒ€μ… μ•μ „μ„±μ μ‹¤μ  ν¨κ³Ό

```c
// μ»΄νμΌ νƒ€μ„μ— μ—λ¬ κ°μ§€
GPIOA->INVALID_REGISTER = 0;  // μ»΄νμΌ μ—λ¬!
GPIOA->MODER = "string";      // νƒ€μ… μ—λ¬!

// IDE μλ™μ™„μ„±μΌλ΅ κ°λ° ν¨μ¨μ„± ν–¥μƒ
GPIOA->  // μλ™μΌλ΅ μ‚¬μ© κ°€λ¥ν• λ©¤λ²„λ“¤μ„ ν‘μ‹
```

## π“‹ μ •λ¦¬

μ΄λ² ν¬μ¤νΈμ—μ„λ” κµ¬μ΅°μ²΄ κΈ°λ° μ½”λ“μ κ³ κΈ‰ κΈ°λ²•μ„ λ‹¤λ¤λ‹¤:

1. **BSRR ν™μ©**: μ›μμ  μ—°μ‚°μΌλ΅ μ„±λ¥κ³Ό μ•μ „μ„± ν–¥μƒ
2. **λ‹¤μ¤‘ ν•€ μ μ–΄**: ν¨μ¨μ μΈ λ‹¤μ¤‘ GPIO μ μ–΄ λ°©λ²•
3. **λΉ„νΈ ν•„λ“ λ§¤ν¬λ΅**: κ°€λ…μ„±κ³Ό μ μ§€λ³΄μμ„± ν–¥μƒ
4. **μ„±λ¥ λ¶„μ„**: λ©”λ¨λ¦¬ μ‚¬μ©λ‰κ³Ό μ»΄νμΌ κ²°κ³Ό λΉ„κµ
5. **μΈν„°λ½νΈ μ•μ „μ„±**: μ›μμ  μ—°μ‚°μ μ¤‘μ”μ„±

**ν•µμ‹¬ κ°μ„  ν¨κ³Ό:**
- μ„±λ¥ 3λ°° ν–¥μƒ (BSRR μ‚¬μ©)
- μΈν„°λ½νΈ μ•μ „μ„± ν™•λ³΄
- νƒ€μ… μ•μ „μ„±μΌλ΅ λ²„κ·Έ μλ°©
- IDE μ§€μ›μΌλ΅ κ°λ° ν¨μ¨μ„± μ¦λ€

λ‹¤μ ν¬μ¤νΈμ—μ„λ” μ‹¤μ  ν”„λ΅μ νΈ μ μ© μμ‹μ™€ λ””λ²„κΉ… κΈ°λ²•μ„ μ•μ•„λ³΄κ² λ‹¤.

---

**μ΄μ „ ν¬μ¤νΈ**: [5-2. μ½”λ“ κ°μ„  κ³Όμ • - κµ¬μ΅°μ²΄ ν™μ©](/posts/cortex-m-code-improvement-struct)  
**λ‹¤μ ν¬μ¤νΈ**: [5-4. μ½”λ“ κ°μ„  κ³Όμ • - μ‹¤μ  ν”„λ΅μ νΈ μ μ©](/posts/cortex-m-code-improvement-project)
