// Seed: 1677465983
module module_0 (
    output logic id_0,
    input  wor   id_1
);
  always_latch @(negedge id_1)
    if (-1 & "") id_0 <= -1;
    else id_0 <= -1;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    output uwire id_2,
    output supply0 id_3,
    output wor id_4,
    input supply0 id_5,
    input wire id_6,
    output logic id_7,
    input tri0 id_8,
    input uwire id_9,
    output tri id_10,
    output tri0 id_11,
    input wire id_12,
    input wire id_13,
    input uwire id_14,
    output wor id_15,
    output tri0 id_16,
    input wand id_17,
    output wand id_18
    , id_25,
    input tri id_19,
    output supply0 id_20,
    output tri1 id_21,
    output wire id_22,
    input supply1 id_23
);
  id_26 :
  assert property (@(posedge 1) 1 == -1)
  else id_7 <= -1;
  module_0 modCall_1 (
      id_7,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
