lbl_800FDB74:
/* 800FDB74 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800FDB78 00000004  7C 08 02 A6 */	mflr r0
/* 800FDB7C 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 800FDB80 0000000C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 800FDB84 00000010  93 C1 00 08 */	stw r30, 8(r1)
/* 800FDB88 00000014  7C 7E 1B 78 */	mr r30, r3
/* 800FDB8C 00000018  4B FF F9 1D */	bl func_800FD4A8
/* 800FDB90 0000001C  2C 03 00 00 */	cmpwi r3, 0
/* 800FDB94 00000020  41 82 00 0C */	beq lbl_800FDBA0
/* 800FDB98 00000024  38 60 00 01 */	li r3, 1
/* 800FDB9C 00000028  48 00 00 64 */	b lbl_800FDC00
lbl_800FDBA0:
/* 800FDBA0 00000000  3B FE 1F D0 */	addi r31, r30, 0x1fd0
/* 800FDBA4 00000004  38 00 00 06 */	li r0, 6
/* 800FDBA8 00000008  98 1E 2F 99 */	stb r0, 0x2f99(r30)
/* 800FDBAC 0000000C  7F E3 FB 78 */	mr r3, r31
/* 800FDBB0 00000010  48 06 09 1D */	bl func_8015E4CC
/* 800FDBB4 00000014  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 800FDBB8 00000018  41 82 00 24 */	beq lbl_800FDBDC
/* 800FDBBC 0000001C  7F C3 F3 78 */	mr r3, r30
/* 800FDBC0 00000020  4B FF FA 25 */	bl func_800FD5E4
/* 800FDBC4 00000024  2C 03 00 00 */	cmpwi r3, 0
/* 800FDBC8 00000028  40 82 00 34 */	bne lbl_800FDBFC
/* 800FDBCC 0000002C  7F C3 F3 78 */	mr r3, r30
/* 800FDBD0 00000030  38 80 00 00 */	li r4, 0
/* 800FDBD4 00000034  4B FF F6 D9 */	bl func_800FD2AC
/* 800FDBD8 00000038  48 00 00 24 */	b lbl_800FDBFC
lbl_800FDBDC:
/* 800FDBDC 00000000  C0 3F 00 10 */	lfs f1, 0x10(r31)
/* 800FDBE0 00000004  C0 02 93 C8 */	lfs f0, LIT_10286(r2)
/* 800FDBE4 00000008  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800FDBE8 0000000C  4C 41 13 82 */	cror 2, 1, 2
/* 800FDBEC 00000010  40 82 00 10 */	bne lbl_800FDBFC
/* 800FDBF0 00000014  38 00 00 01 */	li r0, 1
/* 800FDBF4 00000018  B0 1E 30 0C */	sth r0, 0x300c(r30)
/* 800FDBF8 0000001C  B0 1E 30 10 */	sth r0, 0x3010(r30)
lbl_800FDBFC:
/* 800FDBFC 00000000  38 60 00 01 */	li r3, 1
lbl_800FDC00:
/* 800FDC00 00000000  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 800FDC04 00000004  83 C1 00 08 */	lwz r30, 8(r1)
/* 800FDC08 00000008  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800FDC0C 0000000C  7C 08 03 A6 */	mtlr r0
/* 800FDC10 00000010  38 21 00 10 */	addi r1, r1, 0x10
/* 800FDC14 00000014  4E 80 00 20 */	blr 
