{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593007590340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593007590350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 24 11:06:30 2020 " "Processing started: Wed Jun 24 11:06:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593007590350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593007590350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exp7 -c Exp7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exp7 -c Exp7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593007590350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1593007590868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1593007590868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/poli/labdig/exp7e/maquinaestadosemaforo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/poli/labdig/exp7e/maquinaestadosemaforo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaquinaEstadoSemaforo-Maquina1 " "Found design unit 1: MaquinaEstadoSemaforo-Maquina1" {  } { { "../Exp7e/MaquinaEstadoSemaforo.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp7e/MaquinaEstadoSemaforo.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593007603795 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaquinaEstadoSemaforo " "Found entity 1: MaquinaEstadoSemaforo" {  } { { "../Exp7e/MaquinaEstadoSemaforo.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp7e/MaquinaEstadoSemaforo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593007603795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593007603795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/poli/labdig/exp7t/fliflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/poli/labdig/exp7t/fliflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fliflop-fliflop " "Found design unit 1: fliflop-fliflop" {  } { { "../Exp7t/fliflop.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp7t/fliflop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593007603797 ""} { "Info" "ISGN_ENTITY_NAME" "1 fliflop " "Found entity 1: fliflop" {  } { { "../Exp7t/fliflop.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp7t/fliflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593007603797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593007603797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/poli/labdig/exp7t/circuitotemporizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/poli/labdig/exp7t/circuitotemporizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoTemporizador-CircuitoTemporizador " "Found design unit 1: CircuitoTemporizador-CircuitoTemporizador" {  } { { "../Exp7t/CircuitoTemporizador.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp7t/CircuitoTemporizador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593007603801 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoTemporizador " "Found entity 1: CircuitoTemporizador" {  } { { "../Exp7t/CircuitoTemporizador.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp7t/CircuitoTemporizador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593007603801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593007603801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exp7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp7-exp7 " "Found design unit 1: exp7-exp7" {  } { { "Exp7.vhd" "" { Text "D:/GitHub/Poli/Labdig/exp 7/Exp7.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593007603804 ""} { "Info" "ISGN_ENTITY_NAME" "1 exp7 " "Found entity 1: exp7" {  } { { "Exp7.vhd" "" { Text "D:/GitHub/Poli/Labdig/exp 7/Exp7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593007603804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593007603804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Exp7 " "Elaborating entity \"Exp7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1593007603846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitoTemporizador CircuitoTemporizador:TEMP " "Elaborating entity \"CircuitoTemporizador\" for hierarchy \"CircuitoTemporizador:TEMP\"" {  } { { "Exp7.vhd" "TEMP" { Text "D:/GitHub/Poli/Labdig/exp 7/Exp7.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593007603896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fliflop CircuitoTemporizador:TEMP\|fliflop:\\conter:0:INITC:Ci " "Elaborating entity \"fliflop\" for hierarchy \"CircuitoTemporizador:TEMP\|fliflop:\\conter:0:INITC:Ci\"" {  } { { "../Exp7t/CircuitoTemporizador.vhd" "\\conter:0:INITC:Ci" { Text "D:/GitHub/Poli/Labdig/Exp7t/CircuitoTemporizador.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593007603914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaquinaEstadoSemaforo MaquinaEstadoSemaforo:FSMSEF " "Elaborating entity \"MaquinaEstadoSemaforo\" for hierarchy \"MaquinaEstadoSemaforo:FSMSEF\"" {  } { { "Exp7.vhd" "FSMSEF" { Text "D:/GitHub/Poli/Labdig/exp 7/Exp7.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593007603943 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CircuitoTemporizador:TEMP\|cout~0 " "Found clock multiplexer CircuitoTemporizador:TEMP\|cout~0" {  } { { "../Exp7t/CircuitoTemporizador.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp7t/CircuitoTemporizador.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1593007604313 "|exp7|CircuitoTemporizador:TEMP|cout~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CircuitoTemporizador:TEMP\|cout~1 " "Found clock multiplexer CircuitoTemporizador:TEMP\|cout~1" {  } { { "../Exp7t/CircuitoTemporizador.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp7t/CircuitoTemporizador.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1593007604313 "|exp7|CircuitoTemporizador:TEMP|cout~1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1593007604313 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1593007604616 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1593007605002 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593007605002 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1593007605041 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1593007605041 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Implemented 107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1593007605041 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1593007605041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593007605053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 24 11:06:45 2020 " "Processing ended: Wed Jun 24 11:06:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593007605053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593007605053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593007605053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1593007605053 ""}
