head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.2
	binutils-2_24-branchpoint:1.2
	binutils-2_23_2:1.1.2.1
	binutils-2_23_1:1.1.2.1
	binutils-2_23:1.1.2.1
	binutils-2_23-branch:1.1.0.2
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2013.02.28.18.51.05;	author yufeng;	state Exp;
branches;
next	1.1;

1.1
date	2012.08.13.14.52.46;	author nickc;	state Exp;
branches
	1.1.2.1;
next	;

1.1.2.1
date	2012.08.16.09.21.47;	author nickc;	state Exp;
branches;
next	1.1.2.2;

1.1.2.2
date	2013.05.13.22.50.01;	author yufeng;	state Exp;
branches;
next	;


desc
@@


1.2
log
@gas/

	* config/tc-aarch64.c (parse_sys_reg): Allow the full range of CRn
	for system registers.

gas/testsuite/

	* gas/aarch64/illegal.l: Delete the error message for
	msr S3_1_C13_C15_1,x7.
	* gas/aarch64/sysreg.s: Add new tests.
	* gas/aarch64/sysreg.d: Update.
@
text
@
	# Test case for system registers
	.text

	msr pmovsclr_el0, x7
	mrs x0, pmovsclr_el0

	msr pmovsset_el0, x7
	mrs x0, pmovsset_el0

	mrs x0, id_dfr0_el1
	mrs x0, id_pfr0_el1
	mrs x0, id_pfr1_el1
	mrs x0, id_afr0_el1
	mrs x0, id_mmfr0_el1
	mrs x0, id_mmfr1_el1
	mrs x0, id_mmfr2_el1
	mrs x0, id_mmfr3_el1
	mrs x0, id_isar0_el1
	mrs x0, id_isar1_el1
	mrs x0, id_isar2_el1
	mrs x0, id_isar3_el1
	mrs x0, id_isar4_el1
	mrs x0, id_isar5_el1

	mrs x0, s3_0_c12_c12_0
	mrs x0, s3_0_c4_c6_0
	msr s3_0_c4_c6_0, x0
@


1.1
log
@Add support for 64-bit ARM architecture: AArch64
@
text
@d25 4
@


1.1.2.1
log
@Add support for 64-bit ARM architecture: aarch64
@
text
@@


1.1.2.2
log
@gas/

	Backport from mainline:

	2013-02-27 Yufeng Zhang <yufeng.zhang@@arm.com>
	* config/tc-aarch64.c (parse_sys_reg): Allow the full range of CRn
	for system registers.

gas/testsuite/

	Backport from mainline:

	2013-02-27 Yufeng Zhang <yufeng.zhang@@arm.com>
	* gas/aarch64/illegal.l: Delete the error message for
	msr S3_1_C13_C15_1,x7.
	* gas/aarch64/sysreg.s: Add new tests.
	* gas/aarch64/sysreg.d: Update.
@
text
@a24 4

	mrs x0, s3_0_c12_c12_0
	mrs x0, s3_0_c4_c6_0
	msr s3_0_c4_c6_0, x0
@


