INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikrame.rekabi/Desktop/arch_project_M3_submission/Project_mileStone2_I_M/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_3/lab_3.srcs/sources_1/new/DFlip_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlip_flop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikrame.rekabi/Desktop/arch_project_M3_submission/Project_mileStone2_I_M/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/Exp2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikrame.rekabi/Desktop/arch_project_M3_submission/Project_mileStone2_I_M/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/Exp4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikrame.rekabi/Desktop/arch_project_M3_submission/Project_mileStone2_I_M/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikrame.rekabi/Desktop/arch_project_M3_submission/Project_mileStone2_I_M/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/VerilogSrc/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikrame.rekabi/Desktop/arch_project_M3_submission/Project_mileStone2_I_M/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_3/lab_3.srcs/sources_1/new/MUX2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikrame.rekabi/Desktop/arch_project_M3_submission/Project_mileStone2_I_M/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/MUX4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikrame.rekabi/Desktop/arch_project_M3_submission/Project_mileStone2_I_M/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/N_BIT_4x1mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_BIT_4x1mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikrame.rekabi/Desktop/arch_project_M3_submission/Project_mileStone2_I_M/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_3/lab_3.srcs/sources_1/new/N_bit_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikrame.rekabi/Desktop/arch_project_M3_submission/Project_mileStone2_I_M/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikrame.rekabi/Desktop/arch_project_M3_submission/Project_mileStone2_I_M/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/Single_Cycle_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikrame.rekabi/Desktop/arch_project_M3_submission/Project_mileStone2_I_M/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/Single_Ported_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Ported_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikrame.rekabi/Desktop/arch_project_M3_submission/Project_mileStone2_I_M/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/control_branches.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branches
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikrame.rekabi/Desktop/arch_project_M3_submission/Project_mileStone2_I_M/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/exp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikrame.rekabi/Desktop/arch_project_M3_submission/Project_mileStone2_I_M/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/VerilogSrc/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikrame.rekabi/Desktop/arch_project_M3_submission/Project_mileStone2_I_M/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikrame.rekabi/Desktop/arch_project_M3_submission/Project_mileStone2_I_M/Project_mileStone1/lab5_Maram_Ikrame.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
