m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/dmonk
vaxis_clock_converter_v1_1_19_axis_clock_converter
Z1 !s110 1561111124
!i10b 1
!s100 `Z^[Xa2f<k@^bj9NY?;H60
I]N5<?Gn[mk`n4k8onK[ka0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1544171252
Z4 8/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/axis_clock_converter_v1_1/hdl/axis_clock_converter_v1_1_vl_rfs.v
Z5 F/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/axis_clock_converter_v1_1/hdl/axis_clock_converter_v1_1_vl_rfs.v
Z6 F/home/dmonk/.cxl.ip/incl/axis_infrastructure_v1_1_0.vh
L0 925
Z7 OL;L;10.6b;65
r1
!s85 0
31
Z8 !s108 1561111124.000000
Z9 !s107 /home/dmonk/.cxl.ip/incl/axis_infrastructure_v1_1_0.vh|/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/axis_clock_converter_v1_1/hdl/axis_clock_converter_v1_1_vl_rfs.v|
Z10 !s90 -64|+incdir+/home/dmonk/.cxl.ip/incl|-work|axis_clock_converter_v1_1_19|-f|/home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axis_clock_converter_v1_1_19/.cxl.verilog.axis_clock_converter_v1_1_19.axis_clock_converter_v1_1_19.lin64.cmf|
!i113 0
Z11 o-work axis_clock_converter_v1_1_19 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z12 !s92 +incdir+/home/dmonk/.cxl.ip/incl -work axis_clock_converter_v1_1_19 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z13 tCvgOpt 0
vaxis_clock_converter_v1_1_19_axisc_async_clock_converter
R1
!i10b 1
!s100 gNKKCRe=UNSG[?LDNT7`:3
IOo4llNPCbYb63AXo4BWP=2
R2
R0
R3
R4
R5
R6
L0 341
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
R13
vaxis_clock_converter_v1_1_19_axisc_sample_cycle_ratio
R1
!i10b 1
!s100 =3WPeedlEVCUM7bH5I2;[0
IaQ]D8h7L`]aQeD8YWXmW^1
R2
R0
R3
R4
R5
L0 774
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
R13
vaxis_clock_converter_v1_1_19_axisc_sync_clock_converter
R1
!i10b 1
!s100 ^e=7FgbWeT>e4oGVj3Rf`2
I=Qh0>H16eU[`l3dQ?2f;Z2
R2
R0
R3
R4
R5
L0 63
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
R13
