// Seed: 931011497
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_4 = id_1 - 1;
  integer id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri0  id_1,
    input  wand  id_2
    , id_12,
    input  wand  id_3,
    output uwire id_4,
    output tri0  id_5,
    output logic id_6,
    input  wire  id_7,
    output wor   id_8,
    output wor   id_9,
    output tri1  id_10
);
  always @(id_0 or posedge 1) begin
    case (id_2)
      id_0: id_6 <= {1{1}};
    endcase
  end
  wire id_13;
  assign id_6 = 1 - 1'd0;
  module_0(
      id_12, id_12, id_13
  );
endmodule
