// Seed: 2755490126
module module_0 ();
  wire id_1, id_2, id_3;
  wire id_4;
  assign module_2.type_5 = 0;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    output tri id_3,
    output supply0 id_4,
    input uwire id_5,
    output supply1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    output wor id_9,
    input tri id_10,
    output tri1 id_11
);
  logic [7:0] id_13, id_14;
  supply0 id_15, id_16;
  assign id_15 = -1;
  assign id_3  = -1;
  wand id_17;
  assign id_6 = id_17;
  id_18 :
  assert property (@(*) -1) id_11 = id_14[-1];
  wire id_19;
  assign id_11 = -1'd0;
  wire id_20, id_21;
  tri0 id_22 = -1;
  module_0 modCall_1 ();
endmodule
