0.6
2019.2
Nov  6 2019
21:57:16
D:/Dev/ACCELR/Prj3-40g_UDP_Parser_design/udp1/udp1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Dev/ACCELR/Prj3-40g_UDP_Parser_design/udp1/udp1.srcs/sim_1/new/testb.v,1590855795,verilog,,,,testb,,,,,,,,
D:/Dev/ACCELR/Prj3-40g_UDP_Parser_design/udp1/udp1.srcs/sources_1/new/udp.v,1590861816,verilog,,D:/Dev/ACCELR/Prj3-40g_UDP_Parser_design/udp1/udp1.srcs/sim_1/new/testb.v,,udp,,,,,,,,
