{
  "module_name": "dce_10_0_enum.h",
  "hash_id": "1ba096c5b06d73a5c2aed61f7278f093cae267505c54288b4b5f086dac94ec01",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/dce/dce_10_0_enum.h",
  "human_readable_source": " \n\n#ifndef DCE_10_0_ENUM_H\n#define DCE_10_0_ENUM_H\n\ntypedef enum DCIO_DC_GENERICA_SEL {\n\tDCIO_GENERICA_SEL_DACA_STEREOSYNC                = 0x0,\n\tDCIO_GENERICA_SEL_STEREOSYNC                     = 0x1,\n\tDCIO_GENERICA_SEL_DACA_PIXCLK                    = 0x2,\n\tDCIO_GENERICA_SEL_DACB_PIXCLK                    = 0x3,\n\tDCIO_GENERICA_SEL_DVOA_CTL3                      = 0x4,\n\tDCIO_GENERICA_SEL_P1_PLLCLK                      = 0x5,\n\tDCIO_GENERICA_SEL_P2_PLLCLK                      = 0x6,\n\tDCIO_GENERICA_SEL_DVOA_STEREOSYNC                = 0x7,\n\tDCIO_GENERICA_SEL_DACA_FIELD_NUMBER              = 0x8,\n\tDCIO_GENERICA_SEL_DACB_FIELD_NUMBER              = 0x9,\n\tDCIO_GENERICA_SEL_GENERICA_DCCG                  = 0xa,\n\tDCIO_GENERICA_SEL_SYNCEN                         = 0xb,\n\tDCIO_GENERICA_SEL_GENERICA_SCG                   = 0xc,\n\tDCIO_GENERICA_SEL_RESERVED_VALUE13               = 0xd,\n\tDCIO_GENERICA_SEL_RESERVED_VALUE14               = 0xe,\n\tDCIO_GENERICA_SEL_RESERVED_VALUE15               = 0xf,\n\tDCIO_GENERICA_SEL_GENERICA_DPRX                  = 0x10,\n\tDCIO_GENERICA_SEL_GENERICB_DPRX                  = 0x11,\n} DCIO_DC_GENERICA_SEL;\ntypedef enum DCIO_DC_GENERIC_UNIPHY_REFDIV_CLK_SEL {\n\tDCIO_UNIPHYA_TEST_REFDIV_CLK                     = 0x0,\n\tDCIO_UNIPHYB_TEST_REFDIV_CLK                     = 0x1,\n\tDCIO_UNIPHYC_TEST_REFDIV_CLK                     = 0x2,\n\tDCIO_UNIPHYD_TEST_REFDIV_CLK                     = 0x3,\n\tDCIO_UNIPHYE_TEST_REFDIV_CLK                     = 0x4,\n\tDCIO_UNIPHYF_TEST_REFDIV_CLK                     = 0x5,\n} DCIO_DC_GENERIC_UNIPHY_REFDIV_CLK_SEL;\ntypedef enum DCIO_DC_GENERIC_UNIPHY_FBDIV_CLK_SEL {\n\tDCIO_UNIPHYA_FBDIV_CLK                           = 0x0,\n\tDCIO_UNIPHYB_FBDIV_CLK                           = 0x1,\n\tDCIO_UNIPHYC_FBDIV_CLK                           = 0x2,\n\tDCIO_UNIPHYD_FBDIV_CLK                           = 0x3,\n\tDCIO_UNIPHYE_FBDIV_CLK                           = 0x4,\n\tDCIO_UNIPHYF_FBDIV_CLK                           = 0x5,\n} DCIO_DC_GENERIC_UNIPHY_FBDIV_CLK_SEL;\ntypedef enum DCIO_DC_GENERIC_UNIPHY_FBDIV_SSC_CLK_SEL {\n\tDCIO_UNIPHYA_FBDIV_SSC_CLK                       = 0x0,\n\tDCIO_UNIPHYB_FBDIV_SSC_CLK                       = 0x1,\n\tDCIO_UNIPHYC_FBDIV_SSC_CLK                       = 0x2,\n\tDCIO_UNIPHYD_FBDIV_SSC_CLK                       = 0x3,\n\tDCIO_UNIPHYE_FBDIV_SSC_CLK                       = 0x4,\n\tDCIO_UNIPHYF_FBDIV_SSC_CLK                       = 0x5,\n} DCIO_DC_GENERIC_UNIPHY_FBDIV_SSC_CLK_SEL;\ntypedef enum DCIO_DC_GENERIC_UNIPHY_FBDIV_CLK_DIV2_SEL {\n\tDCIO_UNIPHYA_TEST_FBDIV_CLK_DIV2                 = 0x0,\n\tDCIO_UNIPHYB_TEST_FBDIV_CLK_DIV2                 = 0x1,\n\tDCIO_UNIPHYC_TEST_FBDIV_CLK_DIV2                 = 0x2,\n\tDCIO_UNIPHYD_TEST_FBDIV_CLK_DIV2                 = 0x3,\n\tDCIO_UNIPHYE_TEST_FBDIV_CLK_DIV2                 = 0x4,\n\tDCIO_UNIPHYF_TEST_FBDIV_CLK_DIV2                 = 0x5,\n} DCIO_DC_GENERIC_UNIPHY_FBDIV_CLK_DIV2_SEL;\ntypedef enum DCIO_DC_GENERICB_SEL {\n\tDCIO_GENERICB_SEL_DACA_STEREOSYNC                = 0x0,\n\tDCIO_GENERICB_SEL_STEREOSYNC                     = 0x1,\n\tDCIO_GENERICB_SEL_DACA_PIXCLK                    = 0x2,\n\tDCIO_GENERICB_SEL_DACB_PIXCLK                    = 0x3,\n\tDCIO_GENERICB_SEL_DVOA_CTL3                      = 0x4,\n\tDCIO_GENERICB_SEL_P1_PLLCLK                      = 0x5,\n\tDCIO_GENERICB_SEL_P2_PLLCLK                      = 0x6,\n\tDCIO_GENERICB_SEL_DVOA_STEREOSYNC                = 0x7,\n\tDCIO_GENERICB_SEL_DACA_FIELD_NUMBER              = 0x8,\n\tDCIO_GENERICB_SEL_DACB_FIELD_NUMBER              = 0x9,\n\tDCIO_GENERICB_SEL_GENERICB_DCCG                  = 0xa,\n\tDCIO_GENERICB_SEL_SYNCEN                         = 0xb,\n\tDCIO_GENERICB_SEL_GENERICA_SCG                   = 0xc,\n\tDCIO_GENERICB_SEL_RESERVED_VALUE13               = 0xd,\n\tDCIO_GENERICB_SEL_RESERVED_VALUE14               = 0xe,\n\tDCIO_GENERICB_SEL_RESERVED_VALUE15               = 0xf,\n} DCIO_DC_GENERICB_SEL;\ntypedef enum DCIO_DC_PAD_EXTERN_SIG_SEL {\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_MVP                   = 0x0,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_VSYNCA                = 0x1,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_GENLK_CLK             = 0x2,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_GENLK_VSYNC           = 0x3,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_GENERICA              = 0x4,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_GENERICB              = 0x5,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_GENERICC              = 0x6,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_HPD1                  = 0x7,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_HPD2                  = 0x8,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_DDC1CLK               = 0x9,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_DDC1DATA              = 0xa,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_DDC2CLK               = 0xb,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_DDC2DATA              = 0xc,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_VHAD1                 = 0xd,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_VHAD0                 = 0xe,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_VPHCTL                = 0xf,\n} DCIO_DC_PAD_EXTERN_SIG_SEL;\ntypedef enum DCIO_DC_PAD_EXTERN_SIG_MVP_PIXEL_SRC_STATUS {\n\tDCIO_MVP_PIXEL_SRC_STATUS_HSYNCA                 = 0x0,\n\tDCIO_MVP_PIXEL_SRC_STATUS_HSYNCA_DUPLICATE       = 0x1,\n\tDCIO_MVP_PIXEL_SRC_STATUS_CRTC                   = 0x2,\n\tDCIO_MVP_PIXEL_SRC_STATUS_LB                     = 0x3,\n} DCIO_DC_PAD_EXTERN_SIG_MVP_PIXEL_SRC_STATUS;\ntypedef enum DCIO_DC_REF_CLK_CNTL_HSYNCA_OUTPUT_SEL {\n\tDCIO_HSYNCA_OUTPUT_SEL_DISABLE                   = 0x0,\n\tDCIO_HSYNCA_OUTPUT_SEL_PPLL1                     = 0x1,\n\tDCIO_HSYNCA_OUTPUT_SEL_PPLL2                     = 0x2,\n\tDCIO_HSYNCA_OUTPUT_SEL_RESERVED                  = 0x3,\n} DCIO_DC_REF_CLK_CNTL_HSYNCA_OUTPUT_SEL;\ntypedef enum DCIO_DC_REF_CLK_CNTL_GENLK_CLK_OUTPUT_SEL {\n\tDCIO_GENLK_CLK_OUTPUT_SEL_DISABLE                = 0x0,\n\tDCIO_GENLK_CLK_OUTPUT_SEL_PPLL1                  = 0x1,\n\tDCIO_GENLK_CLK_OUTPUT_SEL_PPLL2                  = 0x2,\n\tDCIO_GENLK_CLK_OUTPUT_SEL_RESERVED_VALUE3        = 0x3,\n} DCIO_DC_REF_CLK_CNTL_GENLK_CLK_OUTPUT_SEL;\ntypedef enum DCIO_DC_GPIO_VIP_DEBUG {\n\tDCIO_DC_GPIO_VIP_DEBUG_NORMAL                    = 0x0,\n\tDCIO_DC_GPIO_VIP_DEBUG_CG_BIG                    = 0x1,\n} DCIO_DC_GPIO_VIP_DEBUG;\ntypedef enum DCIO_DC_GPIO_MACRO_DEBUG {\n\tDCIO_DC_GPIO_MACRO_DEBUG_NORMAL                  = 0x0,\n\tDCIO_DC_GPIO_MACRO_DEBUG_CHIP_BIF                = 0x1,\n\tDCIO_DC_GPIO_MACRO_DEBUG_RESERVED_VALUE2         = 0x2,\n\tDCIO_DC_GPIO_MACRO_DEBUG_RESERVED_VALUE3         = 0x3,\n} DCIO_DC_GPIO_MACRO_DEBUG;\ntypedef enum DCIO_DC_GPIO_CHIP_DEBUG_OUT_PIN_SEL {\n\tDCIO_DC_GPIO_CHIP_DEBUG_OUT_PIN_SEL_NORMAL       = 0x0,\n\tDCIO_DC_GPIO_CHIP_DEBUG_OUT_PIN_SEL_SWAP         = 0x1,\n} DCIO_DC_GPIO_CHIP_DEBUG_OUT_PIN_SEL;\ntypedef enum DCIO_DC_GPIO_DEBUG_BUS_FLOP_EN {\n\tDCIO_DC_GPIO_DEBUG_BUS_FLOP_EN_BYPASS            = 0x0,\n\tDCIO_DC_GPIO_DEBUG_BUS_FLOP_EN_ENABLE            = 0x1,\n} DCIO_DC_GPIO_DEBUG_BUS_FLOP_EN;\ntypedef enum DCIO_DC_GPIO_DEBUG_DPRX_LOOPBACK_ENABLE {\n\tDCIO_DPRX_LOOPBACK_ENABLE_NORMAL                 = 0x0,\n\tDCIO_DPRX_LOOPBACK_ENABLE_LOOP                   = 0x1,\n} DCIO_DC_GPIO_DEBUG_DPRX_LOOPBACK_ENABLE;\ntypedef enum DCIO_UNIPHY_LINK_CNTL_MINIMUM_PIXVLD_LOW_DURATION {\n\tDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_3_CLOCKS = 0x0,\n\tDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_7_CLOCKS = 0x1,\n\tDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_11_CLOCKS= 0x2,\n\tDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_15_CLOCKS= 0x3,\n\tDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_19_CLOCKS= 0x4,\n\tDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_23_CLOCKS= 0x5,\n\tDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_27_CLOCKS= 0x6,\n\tDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_31_CLOCKS= 0x7,\n} DCIO_UNIPHY_LINK_CNTL_MINIMUM_PIXVLD_LOW_DURATION;\ntypedef enum DCIO_UNIPHY_LINK_CNTL_CHANNEL_INVERT {\n\tDCIO_UNIPHY_CHANNEL_NO_INVERSION                 = 0x0,\n\tDCIO_UNIPHY_CHANNEL_INVERTED                     = 0x1,\n} DCIO_UNIPHY_LINK_CNTL_CHANNEL_INVERT;\ntypedef enum DCIO_UNIPHY_LINK_CNTL_ENABLE_HPD_MASK {\n\tDCIO_UNIPHY_LINK_ENABLE_HPD_MASK_DISALLOW        = 0x0,\n\tDCIO_UNIPHY_LINK_ENABLE_HPD_MASK_ALLOW           = 0x1,\n\tDCIO_UNIPHY_LINK_ENABLE_HPD_MASK_ALLOW_DEBOUNCED = 0x2,\n\tDCIO_UNIPHY_LINK_ENABLE_HPD_MASK_ALLOW_TOGGLE_FILTERED= 0x3,\n} DCIO_UNIPHY_LINK_CNTL_ENABLE_HPD_MASK;\ntypedef enum DCIO_UNIPHY_CHANNEL_XBAR_SOURCE {\n\tDCIO_UNIPHY_CHANNEL_XBAR_SOURCE_CH0              = 0x0,\n\tDCIO_UNIPHY_CHANNEL_XBAR_SOURCE_CH1              = 0x1,\n\tDCIO_UNIPHY_CHANNEL_XBAR_SOURCE_CH2              = 0x2,\n\tDCIO_UNIPHY_CHANNEL_XBAR_SOURCE_CH3              = 0x3,\n} DCIO_UNIPHY_CHANNEL_XBAR_SOURCE;\ntypedef enum DCIO_DC_DVODATA_CONFIG_VIP_MUX_EN {\n\tDCIO_VIP_MUX_EN_DVO                              = 0x0,\n\tDCIO_VIP_MUX_EN_VIP                              = 0x1,\n} DCIO_DC_DVODATA_CONFIG_VIP_MUX_EN;\ntypedef enum DCIO_DC_DVODATA_CONFIG_VIP_ALTER_MAPPING_EN {\n\tDCIO_VIP_ALTER_MAPPING_EN_DEFAULT                = 0x0,\n\tDCIO_VIP_ALTER_MAPPING_EN_ALTERNATIVE            = 0x1,\n} DCIO_DC_DVODATA_CONFIG_VIP_ALTER_MAPPING_EN;\ntypedef enum DCIO_DC_DVODATA_CONFIG_DVO_ALTER_MAPPING_EN {\n\tDCIO_DVO_ALTER_MAPPING_EN_DEFAULT                = 0x0,\n\tDCIO_DVO_ALTER_MAPPING_EN_ALTERNATIVE            = 0x1,\n} DCIO_DC_DVODATA_CONFIG_DVO_ALTER_MAPPING_EN;\ntypedef enum DCIO_LVTMA_PWRSEQ_CNTL_DISABLE_SYNCEN_CONTROL_OF_TX_EN {\n\tDCIO_LVTMA_PWRSEQ_DISABLE_SYNCEN_CONTROL_OF_TX_ENABLE= 0x0,\n\tDCIO_LVTMA_PWRSEQ_DISABLE_SYNCEN_CONTROL_OF_TX_DISABLE= 0x1,\n} DCIO_LVTMA_PWRSEQ_CNTL_DISABLE_SYNCEN_CONTROL_OF_TX_EN;\ntypedef enum DCIO_LVTMA_PWRSEQ_CNTL_TARGET_STATE {\n\tDCIO_LVTMA_PWRSEQ_TARGET_STATE_LCD_OFF           = 0x0,\n\tDCIO_LVTMA_PWRSEQ_TARGET_STATE_LCD_ON            = 0x1,\n} DCIO_LVTMA_PWRSEQ_CNTL_TARGET_STATE;\ntypedef enum DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_SYNCEN_POL {\n\tDCIO_LVTMA_SYNCEN_POL_NON_INVERT                 = 0x0,\n\tDCIO_LVTMA_SYNCEN_POL_INVERT                     = 0x1,\n} DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_SYNCEN_POL;\ntypedef enum DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_DIGON {\n\tDCIO_LVTMA_DIGON_OFF                             = 0x0,\n\tDCIO_LVTMA_DIGON_ON                              = 0x1,\n} DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_DIGON;\ntypedef enum DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_DIGON_POL {\n\tDCIO_LVTMA_DIGON_POL_NON_INVERT                  = 0x0,\n\tDCIO_LVTMA_DIGON_POL_INVERT                      = 0x1,\n} DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_DIGON_POL;\ntypedef enum DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_BLON {\n\tDCIO_LVTMA_BLON_OFF                              = 0x0,\n\tDCIO_LVTMA_BLON_ON                               = 0x1,\n} DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_BLON;\ntypedef enum DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_BLON_POL {\n\tDCIO_LVTMA_BLON_POL_NON_INVERT                   = 0x0,\n\tDCIO_LVTMA_BLON_POL_INVERT                       = 0x1,\n} DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_BLON_POL;\ntypedef enum DCIO_LVTMA_PWRSEQ_DELAY2_LVTMA_VARY_BL_OVERRIDE_EN {\n\tDCIO_LVTMA_VARY_BL_OVERRIDE_EN_BLON              = 0x0,\n\tDCIO_LVTMA_VARY_BL_OVERRIDE_EN_SEPARATE          = 0x1,\n} DCIO_LVTMA_PWRSEQ_DELAY2_LVTMA_VARY_BL_OVERRIDE_EN;\ntypedef enum DCIO_BL_PWM_CNTL_BL_PWM_FRACTIONAL_EN {\n\tDCIO_BL_PWM_FRACTIONAL_DISABLE                   = 0x0,\n\tDCIO_BL_PWM_FRACTIONAL_ENABLE                    = 0x1,\n} DCIO_BL_PWM_CNTL_BL_PWM_FRACTIONAL_EN;\ntypedef enum DCIO_BL_PWM_CNTL_BL_PWM_EN {\n\tDCIO_BL_PWM_DISABLE                              = 0x0,\n\tDCIO_BL_PWM_ENABLE                               = 0x1,\n} DCIO_BL_PWM_CNTL_BL_PWM_EN;\ntypedef enum DCIO_BL_PWM_CNTL2_DBG_BL_PWM_INPUT_REFCLK_SELECT {\n\tDCIO_DBG_BL_PWM_INPUT_REFCLK_SELECT_NORMAL       = 0x0,\n\tDCIO_DBG_BL_PWM_INPUT_REFCLK_SELECT_DEBUG1       = 0x1,\n\tDCIO_DBG_BL_PWM_INPUT_REFCLK_SELECT_DEBUG2       = 0x2,\n\tDCIO_DBG_BL_PWM_INPUT_REFCLK_SELECT_DEBUG3       = 0x3,\n} DCIO_BL_PWM_CNTL2_DBG_BL_PWM_INPUT_REFCLK_SELECT;\ntypedef enum DCIO_BL_PWM_CNTL2_BL_PWM_OVERRIDE_BL_OUT_ENABLE {\n\tDCIO_BL_PWM_OVERRIDE_BL_OUT_DISABLE              = 0x0,\n\tDCIO_BL_PWM_OVERRIDE_BL_OUT_ENABLE               = 0x1,\n} DCIO_BL_PWM_CNTL2_BL_PWM_OVERRIDE_BL_OUT_ENABLE;\ntypedef enum DCIO_BL_PWM_CNTL2_BL_PWM_OVERRIDE_LVTMA_PWRSEQ_EN {\n\tDCIO_BL_PWM_OVERRIDE_LVTMA_PWRSEQ_EN_NORMAL      = 0x0,\n\tDCIO_BL_PWM_OVERRIDE_LVTMA_PWRSEQ_EN_PWM         = 0x1,\n} DCIO_BL_PWM_CNTL2_BL_PWM_OVERRIDE_LVTMA_PWRSEQ_EN;\ntypedef enum DCIO_BL_PWM_GRP1_REG_LOCK {\n\tDCIO_BL_PWM_GRP1_REG_LOCK_DISABLE                = 0x0,\n\tDCIO_BL_PWM_GRP1_REG_LOCK_ENABLE                 = 0x1,\n} DCIO_BL_PWM_GRP1_REG_LOCK;\ntypedef enum DCIO_BL_PWM_GRP1_UPDATE_AT_FRAME_START {\n\tDCIO_BL_PWM_GRP1_UPDATE_AT_FRAME_START_DISABLE   = 0x0,\n\tDCIO_BL_PWM_GRP1_UPDATE_AT_FRAME_START_ENABLE    = 0x1,\n} DCIO_BL_PWM_GRP1_UPDATE_AT_FRAME_START;\ntypedef enum DCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL {\n\tDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER1= 0x0,\n\tDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER2= 0x1,\n\tDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER3= 0x2,\n\tDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER4= 0x3,\n\tDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER5= 0x4,\n\tDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER6= 0x5,\n} DCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL;\ntypedef enum DCIO_BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN {\n\tDCIO_BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN_BL_PWM = 0x0,\n\tDCIO_BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN_BL1_PWM= 0x1,\n} DCIO_BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN;\ntypedef enum DCIO_BL_PWM_GRP1_IGNORE_MASTER_LOCK_EN {\n\tDCIO_BL_PWM_GRP1_IGNORE_MASTER_LOCK_ENABLE       = 0x0,\n\tDCIO_BL_PWM_GRP1_IGNORE_MASTER_LOCK_DISABLE      = 0x1,\n} DCIO_BL_PWM_GRP1_IGNORE_MASTER_LOCK_EN;\ntypedef enum DCIO_GSL_SEL {\n\tDCIO_GSL_SEL_GROUP_0                             = 0x0,\n\tDCIO_GSL_SEL_GROUP_1                             = 0x1,\n\tDCIO_GSL_SEL_GROUP_2                             = 0x2,\n} DCIO_GSL_SEL;\ntypedef enum DCIO_GENLK_CLK_GSL_MASK {\n\tDCIO_GENLK_CLK_GSL_MASK_NO                       = 0x0,\n\tDCIO_GENLK_CLK_GSL_MASK_TIMING                   = 0x1,\n\tDCIO_GENLK_CLK_GSL_MASK_STEREO                   = 0x2,\n} DCIO_GENLK_CLK_GSL_MASK;\ntypedef enum DCIO_GENLK_VSYNC_GSL_MASK {\n\tDCIO_GENLK_VSYNC_GSL_MASK_NO                     = 0x0,\n\tDCIO_GENLK_VSYNC_GSL_MASK_TIMING                 = 0x1,\n\tDCIO_GENLK_VSYNC_GSL_MASK_STEREO                 = 0x2,\n} DCIO_GENLK_VSYNC_GSL_MASK;\ntypedef enum DCIO_SWAPLOCK_A_GSL_MASK {\n\tDCIO_SWAPLOCK_A_GSL_MASK_NO                      = 0x0,\n\tDCIO_SWAPLOCK_A_GSL_MASK_TIMING                  = 0x1,\n\tDCIO_SWAPLOCK_A_GSL_MASK_STEREO                  = 0x2,\n} DCIO_SWAPLOCK_A_GSL_MASK;\ntypedef enum DCIO_SWAPLOCK_B_GSL_MASK {\n\tDCIO_SWAPLOCK_B_GSL_MASK_NO                      = 0x0,\n\tDCIO_SWAPLOCK_B_GSL_MASK_TIMING                  = 0x1,\n\tDCIO_SWAPLOCK_B_GSL_MASK_STEREO                  = 0x2,\n} DCIO_SWAPLOCK_B_GSL_MASK;\ntypedef enum DCIO_GSL_VSYNC_SEL {\n\tDCIO_GSL_VSYNC_SEL_PIPE0                         = 0x0,\n\tDCIO_GSL_VSYNC_SEL_PIPE1                         = 0x1,\n\tDCIO_GSL_VSYNC_SEL_PIPE2                         = 0x2,\n\tDCIO_GSL_VSYNC_SEL_PIPE3                         = 0x3,\n\tDCIO_GSL_VSYNC_SEL_PIPE4                         = 0x4,\n\tDCIO_GSL_VSYNC_SEL_PIPE5                         = 0x5,\n} DCIO_GSL_VSYNC_SEL;\ntypedef enum DCIO_GSL0_TIMING_SYNC_SEL {\n\tDCIO_GSL0_TIMING_SYNC_SEL_PIPE                   = 0x0,\n\tDCIO_GSL0_TIMING_SYNC_SEL_GENCLK_VSYNC           = 0x1,\n\tDCIO_GSL0_TIMING_SYNC_SEL_GENCLK_CLK             = 0x2,\n\tDCIO_GSL0_TIMING_SYNC_SEL_SWAPLOCK_A             = 0x3,\n\tDCIO_GSL0_TIMING_SYNC_SEL_SWAPLOCK_B             = 0x4,\n} DCIO_GSL0_TIMING_SYNC_SEL;\ntypedef enum DCIO_GSL0_GLOBAL_UNLOCK_SEL {\n\tDCIO_GSL0_GLOBAL_UNLOCK_SEL_INVERSION            = 0x0,\n\tDCIO_GSL0_GLOBAL_UNLOCK_SEL_GENCLK_VSYNC         = 0x1,\n\tDCIO_GSL0_GLOBAL_UNLOCK_SEL_GENLK_CLK            = 0x2,\n\tDCIO_GSL0_GLOBAL_UNLOCK_SEL_SWAPLOCK_A           = 0x3,\n\tDCIO_GSL0_GLOBAL_UNLOCK_SEL_SWAPLOCK_B           = 0x4,\n} DCIO_GSL0_GLOBAL_UNLOCK_SEL;\ntypedef enum DCIO_GSL1_TIMING_SYNC_SEL {\n\tDCIO_GSL1_TIMING_SYNC_SEL_PIPE                   = 0x0,\n\tDCIO_GSL1_TIMING_SYNC_SEL_GENCLK_VSYNC           = 0x1,\n\tDCIO_GSL1_TIMING_SYNC_SEL_GENCLK_CLK             = 0x2,\n\tDCIO_GSL1_TIMING_SYNC_SEL_SWAPLOCK_A             = 0x3,\n\tDCIO_GSL1_TIMING_SYNC_SEL_SWAPLOCK_B             = 0x4,\n} DCIO_GSL1_TIMING_SYNC_SEL;\ntypedef enum DCIO_GSL1_GLOBAL_UNLOCK_SEL {\n\tDCIO_GSL1_GLOBAL_UNLOCK_SEL_INVERSION            = 0x0,\n\tDCIO_GSL1_GLOBAL_UNLOCK_SEL_GENCLK_VSYNC         = 0x1,\n\tDCIO_GSL1_GLOBAL_UNLOCK_SEL_GENLK_CLK            = 0x2,\n\tDCIO_GSL1_GLOBAL_UNLOCK_SEL_SWAPLOCK_A           = 0x3,\n\tDCIO_GSL1_GLOBAL_UNLOCK_SEL_SWAPLOCK_B           = 0x4,\n} DCIO_GSL1_GLOBAL_UNLOCK_SEL;\ntypedef enum DCIO_GSL2_TIMING_SYNC_SEL {\n\tDCIO_GSL2_TIMING_SYNC_SEL_PIPE                   = 0x0,\n\tDCIO_GSL2_TIMING_SYNC_SEL_GENCLK_VSYNC           = 0x1,\n\tDCIO_GSL2_TIMING_SYNC_SEL_GENCLK_CLK             = 0x2,\n\tDCIO_GSL2_TIMING_SYNC_SEL_SWAPLOCK_A             = 0x3,\n\tDCIO_GSL2_TIMING_SYNC_SEL_SWAPLOCK_B             = 0x4,\n} DCIO_GSL2_TIMING_SYNC_SEL;\ntypedef enum DCIO_GSL2_GLOBAL_UNLOCK_SEL {\n\tDCIO_GSL2_GLOBAL_UNLOCK_SEL_INVERSION            = 0x0,\n\tDCIO_GSL2_GLOBAL_UNLOCK_SEL_GENCLK_VSYNC         = 0x1,\n\tDCIO_GSL2_GLOBAL_UNLOCK_SEL_GENLK_CLK            = 0x2,\n\tDCIO_GSL2_GLOBAL_UNLOCK_SEL_SWAPLOCK_A           = 0x3,\n\tDCIO_GSL2_GLOBAL_UNLOCK_SEL_SWAPLOCK_B           = 0x4,\n} DCIO_GSL2_GLOBAL_UNLOCK_SEL;\ntypedef enum DCIO_DC_GPU_TIMER_START_POSITION {\n\tDCIO_GPU_TIMER_START_0_END_27                    = 0x0,\n\tDCIO_GPU_TIMER_START_1_END_28                    = 0x1,\n\tDCIO_GPU_TIMER_START_2_END_29                    = 0x2,\n\tDCIO_GPU_TIMER_START_3_END_30                    = 0x3,\n\tDCIO_GPU_TIMER_START_4_END_31                    = 0x4,\n\tDCIO_GPU_TIMER_START_6_END_33                    = 0x5,\n\tDCIO_GPU_TIMER_START_8_END_35                    = 0x6,\n\tDCIO_GPU_TIMER_START_10_END_37                   = 0x7,\n} DCIO_DC_GPU_TIMER_START_POSITION;\ntypedef enum DCIO_CLOCK_CNTL_DCIO_TEST_CLK_SEL {\n\tDCIO_TEST_CLK_SEL_DISPCLK                        = 0x0,\n\tDCIO_TEST_CLK_SEL_GATED_DISPCLK                  = 0x1,\n\tDCIO_TEST_CLK_SEL_SCLK                           = 0x2,\n} DCIO_CLOCK_CNTL_DCIO_TEST_CLK_SEL;\ntypedef enum DCIO_CLOCK_CNTL_DISPCLK_R_DCIO_GATE_DIS {\n\tDCIO_DISPCLK_R_DCIO_GATE_DISABLE                 = 0x0,\n\tDCIO_DISPCLK_R_DCIO_GATE_ENABLE                  = 0x1,\n} DCIO_CLOCK_CNTL_DISPCLK_R_DCIO_GATE_DIS;\ntypedef enum DCIO_CLOCK_CNTL_DISPCLK_R_DCIO_RAMP_DIS {\n\tDCIO_DISPCLK_R_DCIO_RAMP_DISABLE                 = 0x0,\n\tDCIO_DISPCLK_R_DCIO_RAMP_ENABLE                  = 0x1,\n} DCIO_CLOCK_CNTL_DISPCLK_R_DCIO_RAMP_DIS;\ntypedef enum DCIO_DCO_DCFE_EXT_VSYNC_MUX {\n\tDCIO_EXT_VSYNC_MUX_SWAPLOCKB                     = 0x0,\n\tDCIO_EXT_VSYNC_MUX_CRTC0                         = 0x1,\n\tDCIO_EXT_VSYNC_MUX_CRTC1                         = 0x2,\n\tDCIO_EXT_VSYNC_MUX_CRTC2                         = 0x3,\n\tDCIO_EXT_VSYNC_MUX_CRTC3                         = 0x4,\n\tDCIO_EXT_VSYNC_MUX_CRTC4                         = 0x5,\n\tDCIO_EXT_VSYNC_MUX_CRTC5                         = 0x6,\n\tDCIO_EXT_VSYNC_MUX_GENERICB                      = 0x7,\n} DCIO_DCO_DCFE_EXT_VSYNC_MUX;\ntypedef enum DCIO_DCO_EXT_VSYNC_MASK {\n\tDCIO_EXT_VSYNC_MASK_NONE                         = 0x0,\n\tDCIO_EXT_VSYNC_MASK_PIPE0                        = 0x1,\n\tDCIO_EXT_VSYNC_MASK_PIPE1                        = 0x2,\n\tDCIO_EXT_VSYNC_MASK_PIPE2                        = 0x3,\n\tDCIO_EXT_VSYNC_MASK_PIPE3                        = 0x4,\n\tDCIO_EXT_VSYNC_MASK_PIPE4                        = 0x5,\n\tDCIO_EXT_VSYNC_MASK_PIPE5                        = 0x6,\n\tDCIO_EXT_VSYNC_MASK_NONE_DUPLICATE               = 0x7,\n} DCIO_DCO_EXT_VSYNC_MASK;\ntypedef enum DCIO_DBG_OUT_PIN_SEL {\n\tDCIO_DBG_OUT_PIN_SEL_LOW_12BIT                   = 0x0,\n\tDCIO_DBG_OUT_PIN_SEL_HIGH_12BIT                  = 0x1,\n} DCIO_DBG_OUT_PIN_SEL;\ntypedef enum DCIO_DBG_OUT_12BIT_SEL {\n\tDCIO_DBG_OUT_12BIT_SEL_LOW_12BIT                 = 0x0,\n\tDCIO_DBG_OUT_12BIT_SEL_MID_12BIT                 = 0x1,\n\tDCIO_DBG_OUT_12BIT_SEL_HIGH_12BIT                = 0x2,\n\tDCIO_DBG_OUT_12BIT_SEL_OVERRIDE                  = 0x3,\n} DCIO_DBG_OUT_12BIT_SEL;\ntypedef enum DCIO_DSYNC_SOFT_RESET {\n\tDCIO_DSYNC_SOFT_RESET_DEASSERT                   = 0x0,\n\tDCIO_DSYNC_SOFT_RESET_ASSERT                     = 0x1,\n} DCIO_DSYNC_SOFT_RESET;\ntypedef enum DCIO_DACA_SOFT_RESET {\n\tDCIO_DACA_SOFT_RESET_DEASSERT                    = 0x0,\n\tDCIO_DACA_SOFT_RESET_ASSERT                      = 0x1,\n} DCIO_DACA_SOFT_RESET;\ntypedef enum DCIO_DCRXPHY_SOFT_RESET {\n\tDCIO_DCRXPHY_SOFT_RESET_DEASSERT                 = 0x0,\n\tDCIO_DCRXPHY_SOFT_RESET_ASSERT                   = 0x1,\n} DCIO_DCRXPHY_SOFT_RESET;\ntypedef enum DCIO_DPHY_LANE_SEL {\n\tDCIO_DPHY_LANE_SEL_LANE0                         = 0x0,\n\tDCIO_DPHY_LANE_SEL_LANE1                         = 0x1,\n\tDCIO_DPHY_LANE_SEL_LANE2                         = 0x2,\n\tDCIO_DPHY_LANE_SEL_LANE3                         = 0x3,\n} DCIO_DPHY_LANE_SEL;\ntypedef enum DCIO_DC_GPU_TIMER_READ_SELECT {\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D1_V_UPDATE     = 0x0,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D1_V_UPDATE     = 0x1,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D2_V_UPDATE     = 0x2,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D2_V_UPDATE     = 0x3,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D3_V_UPDATE     = 0x4,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D3_V_UPDATE     = 0x5,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D4_V_UPDATE     = 0x6,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D4_V_UPDATE     = 0x7,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D5_V_UPDATE     = 0x8,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D5_V_UPDATE     = 0x9,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D6_V_UPDATE     = 0xa,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D6_V_UPDATE     = 0xb,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D1_P_FLIP       = 0xc,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D1_P_FLIP       = 0xd,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D2_P_FLIP       = 0xe,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D2_P_FLIP       = 0xf,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D3_P_FLIP       = 0x10,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D3_P_FLIP       = 0x11,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D4_P_FLIP       = 0x12,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D4_P_FLIP       = 0x13,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D5_P_FLIP       = 0x14,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D5_P_FLIP       = 0x15,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D6_P_FLIP       = 0x16,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D6_P_FLIP       = 0x17,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D1_VSYNC_NOM    = 0x18,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D1_VSYNC_NOM    = 0x19,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D2_VSYNC_NOM    = 0x1a,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D2_VSYNC_NOM    = 0x1b,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D3_VSYNC_NOM    = 0x1c,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D3_VSYNC_NOM    = 0x1d,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D4_VSYNC_NOM    = 0x1e,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D4_VSYNC_NOM    = 0x1f,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D5_VSYNC_NOM    = 0x20,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D5_VSYNC_NOM    = 0x21,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D6_VSYNC_NOM    = 0x22,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D6_VSYNC_NOM    = 0x23,\n} DCIO_DC_GPU_TIMER_READ_SELECT;\ntypedef enum DCIO_IMPCAL_STEP_DELAY {\n\tDCIO_IMPCAL_STEP_DELAY_1us                       = 0x0,\n\tDCIO_IMPCAL_STEP_DELAY_2us                       = 0x1,\n\tDCIO_IMPCAL_STEP_DELAY_3us                       = 0x2,\n\tDCIO_IMPCAL_STEP_DELAY_4us                       = 0x3,\n\tDCIO_IMPCAL_STEP_DELAY_5us                       = 0x4,\n\tDCIO_IMPCAL_STEP_DELAY_6us                       = 0x5,\n\tDCIO_IMPCAL_STEP_DELAY_7us                       = 0x6,\n\tDCIO_IMPCAL_STEP_DELAY_8us                       = 0x7,\n\tDCIO_IMPCAL_STEP_DELAY_9us                       = 0x8,\n\tDCIO_IMPCAL_STEP_DELAY_10us                      = 0x9,\n\tDCIO_IMPCAL_STEP_DELAY_11us                      = 0xa,\n\tDCIO_IMPCAL_STEP_DELAY_12us                      = 0xb,\n\tDCIO_IMPCAL_STEP_DELAY_13us                      = 0xc,\n\tDCIO_IMPCAL_STEP_DELAY_14us                      = 0xd,\n\tDCIO_IMPCAL_STEP_DELAY_15us                      = 0xe,\n\tDCIO_IMPCAL_STEP_DELAY_16us                      = 0xf,\n} DCIO_IMPCAL_STEP_DELAY;\ntypedef enum DCIO_UNIPHY_IMPCAL_SEL {\n\tDCIO_UNIPHY_IMPCAL_SEL_TEMPERATURE               = 0x0,\n\tDCIO_UNIPHY_IMPCAL_SEL_BINARY                    = 0x1,\n} DCIO_UNIPHY_IMPCAL_SEL;\ntypedef enum DCIOCHIP_HPD_SEL {\n\tDCIOCHIP_HPD_SEL_ASYNC                           = 0x0,\n\tDCIOCHIP_HPD_SEL_CLOCKED                         = 0x1,\n} DCIOCHIP_HPD_SEL;\ntypedef enum DCIOCHIP_PAD_MODE {\n\tDCIOCHIP_PAD_MODE_DDC                            = 0x0,\n\tDCIOCHIP_PAD_MODE_DP                             = 0x1,\n} DCIOCHIP_PAD_MODE;\ntypedef enum DCIOCHIP_AUXSLAVE_PAD_MODE {\n\tDCIOCHIP_AUXSLAVE_PAD_MODE_I2C                   = 0x0,\n\tDCIOCHIP_AUXSLAVE_PAD_MODE_AUX                   = 0x1,\n} DCIOCHIP_AUXSLAVE_PAD_MODE;\ntypedef enum DCIOCHIP_INVERT {\n\tDCIOCHIP_POL_NON_INVERT                          = 0x0,\n\tDCIOCHIP_POL_INVERT                              = 0x1,\n} DCIOCHIP_INVERT;\ntypedef enum DCIOCHIP_PD_EN {\n\tDCIOCHIP_PD_EN_NOTALLOW                          = 0x0,\n\tDCIOCHIP_PD_EN_ALLOW                             = 0x1,\n} DCIOCHIP_PD_EN;\ntypedef enum DCIOCHIP_GPIO_MASK_EN {\n\tDCIOCHIP_GPIO_MASK_EN_HARDWARE                   = 0x0,\n\tDCIOCHIP_GPIO_MASK_EN_SOFTWARE                   = 0x1,\n} DCIOCHIP_GPIO_MASK_EN;\ntypedef enum DCIOCHIP_MASK {\n\tDCIOCHIP_MASK_DISABLE                            = 0x0,\n\tDCIOCHIP_MASK_ENABLE                             = 0x1,\n} DCIOCHIP_MASK;\ntypedef enum DCIOCHIP_GPIO_I2C_MASK {\n\tDCIOCHIP_GPIO_I2C_MASK_DISABLE                   = 0x0,\n\tDCIOCHIP_GPIO_I2C_MASK_ENABLE                    = 0x1,\n} DCIOCHIP_GPIO_I2C_MASK;\ntypedef enum DCIOCHIP_GPIO_I2C_DRIVE {\n\tDCIOCHIP_GPIO_I2C_DRIVE_LOW                      = 0x0,\n\tDCIOCHIP_GPIO_I2C_DRIVE_HIGH                     = 0x1,\n} DCIOCHIP_GPIO_I2C_DRIVE;\ntypedef enum DCIOCHIP_GPIO_I2C_EN {\n\tDCIOCHIP_GPIO_I2C_DISABLE                        = 0x0,\n\tDCIOCHIP_GPIO_I2C_ENABLE                         = 0x1,\n} DCIOCHIP_GPIO_I2C_EN;\ntypedef enum DCIOCHIP_MASK_4BIT {\n\tDCIOCHIP_MASK_4BIT_DISABLE                       = 0x0,\n\tDCIOCHIP_MASK_4BIT_ENABLE                        = 0xf,\n} DCIOCHIP_MASK_4BIT;\ntypedef enum DCIOCHIP_ENABLE_4BIT {\n\tDCIOCHIP_4BIT_DISABLE                            = 0x0,\n\tDCIOCHIP_4BIT_ENABLE                             = 0xf,\n} DCIOCHIP_ENABLE_4BIT;\ntypedef enum DCIOCHIP_MASK_5BIT {\n\tDCIOCHIP_MASIK_5BIT_DISABLE                      = 0x0,\n\tDCIOCHIP_MASIK_5BIT_ENABLE                       = 0x1f,\n} DCIOCHIP_MASK_5BIT;\ntypedef enum DCIOCHIP_ENABLE_5BIT {\n\tDCIOCHIP_5BIT_DISABLE                            = 0x0,\n\tDCIOCHIP_5BIT_ENABLE                             = 0x1f,\n} DCIOCHIP_ENABLE_5BIT;\ntypedef enum DCIOCHIP_MASK_2BIT {\n\tDCIOCHIP_MASK_2BIT_DISABLE                       = 0x0,\n\tDCIOCHIP_MASK_2BIT_ENABLE                        = 0x3,\n} DCIOCHIP_MASK_2BIT;\ntypedef enum DCIOCHIP_ENABLE_2BIT {\n\tDCIOCHIP_2BIT_DISABLE                            = 0x0,\n\tDCIOCHIP_2BIT_ENABLE                             = 0x3,\n} DCIOCHIP_ENABLE_2BIT;\ntypedef enum DCIOCHIP_REF_27_SRC_SEL {\n\tDCIOCHIP_REF_27_SRC_SEL_XTAL_DIVIDER             = 0x0,\n\tDCIOCHIP_REF_27_SRC_SEL_DISP_CLKIN2_DIVIDER      = 0x1,\n\tDCIOCHIP_REF_27_SRC_SEL_XTAL_BYPASS              = 0x2,\n\tDCIOCHIP_REF_27_SRC_SEL_DISP_CLKIN2_BYPASS       = 0x3,\n} DCIOCHIP_REF_27_SRC_SEL;\ntypedef enum DCIOCHIP_DVO_VREFPON {\n\tDCIOCHIP_DVO_VREFPON_DISABLE                     = 0x0,\n\tDCIOCHIP_DVO_VREFPON_ENABLE                      = 0x1,\n} DCIOCHIP_DVO_VREFPON;\ntypedef enum DCIOCHIP_DVO_VREFSEL {\n\tDCIOCHIP_DVO_VREFSEL_ONCHIP                      = 0x0,\n\tDCIOCHIP_DVO_VREFSEL_EXTERNAL                    = 0x1,\n} DCIOCHIP_DVO_VREFSEL;\ntypedef enum COL_MAN_UPDATE_LOCK {\n\tCOL_MAN_UPDATE_UNLOCKED                          = 0x0,\n\tCOL_MAN_UPDATE_LOCKED                            = 0x1,\n} COL_MAN_UPDATE_LOCK;\ntypedef enum COL_MAN_DISABLE_MULTIPLE_UPDATE {\n\tCOL_MAN_MULTIPLE_UPDATE                          = 0x0,\n\tCOL_MAN_MULTIPLE_UPDAT_EDISABLE                  = 0x1,\n} COL_MAN_DISABLE_MULTIPLE_UPDATE;\ntypedef enum COL_MAN_INPUTCSC_MODE {\n\tINPUTCSC_MODE_BYPASS                             = 0x0,\n\tINPUTCSC_MODE_A                                  = 0x1,\n\tINPUTCSC_MODE_B                                  = 0x2,\n\tINPUTCSC_MODE_UNITY                              = 0x3,\n} COL_MAN_INPUTCSC_MODE;\ntypedef enum COL_MAN_INPUTCSC_TYPE {\n\tINPUTCSC_TYPE_12_0                               = 0x0,\n\tINPUTCSC_TYPE_10_2                               = 0x1,\n\tINPUTCSC_TYPE_8_4                                = 0x2,\n} COL_MAN_INPUTCSC_TYPE;\ntypedef enum COL_MAN_INPUTCSC_CONVERT {\n\tINPUTCSC_ROUND                                   = 0x0,\n\tINPUTCSC_TRUNCATE                                = 0x1,\n} COL_MAN_INPUTCSC_CONVERT;\ntypedef enum COL_MAN_PRESCALE_MODE {\n\tPRESCALE_MODE_BYPASS                             = 0x0,\n\tPRESCALE_MODE_PROGRAM                            = 0x1,\n\tPRESCALE_MODE_UNITY                              = 0x2,\n} COL_MAN_PRESCALE_MODE;\ntypedef enum COL_MAN_OUTPUT_CSC_MODE {\n\tCOL_MAN_OUTPUT_CSC_BYPASS                        = 0x0,\n\tCOL_MAN_OUTPUT_CSC_RGB                           = 0x1,\n\tCOL_MAN_OUTPUT_CSC_YCrCb601                      = 0x2,\n\tCOL_MAN_OUTPUT_CSC_YCrCb709                      = 0x3,\n\tCOL_MAN_OUTPUT_CSC_A                             = 0x4,\n\tCOL_MAN_OUTPUT_CSC_B                             = 0x5,\n} COL_MAN_OUTPUT_CSC_MODE;\ntypedef enum COL_MAN_DENORM_CLAMP_CONTROL {\n\tDENORM_CLAMP_CONTROL_UNITY                       = 0x0,\n\tDENORM_CLAMP_CONTROL_8                           = 0x1,\n\tDENORM_CLAMP_CONTROL_10                          = 0x2,\n\tDENORM_CLAMP_CONTROL_12                          = 0x3,\n} COL_MAN_DENORM_CLAMP_CONTROL;\ntypedef enum COL_MAN_GAMMA_CORR_CONTROL {\n\tGAMMA_CORR_CONTROL_BYPASS                        = 0x0,\n\tGAMMA_CORR_CONTROL_A                             = 0x1,\n\tGAMMA_CORR_CONTROL_B                             = 0x2,\n} COL_MAN_GAMMA_CORR_CONTROL;\ntypedef enum SurfaceEndian {\n\tENDIAN_NONE                                      = 0x0,\n\tENDIAN_8IN16                                     = 0x1,\n\tENDIAN_8IN32                                     = 0x2,\n\tENDIAN_8IN64                                     = 0x3,\n} SurfaceEndian;\ntypedef enum ArrayMode {\n\tARRAY_LINEAR_GENERAL                             = 0x0,\n\tARRAY_LINEAR_ALIGNED                             = 0x1,\n\tARRAY_1D_TILED_THIN1                             = 0x2,\n\tARRAY_1D_TILED_THICK                             = 0x3,\n\tARRAY_2D_TILED_THIN1                             = 0x4,\n\tARRAY_PRT_TILED_THIN1                            = 0x5,\n\tARRAY_PRT_2D_TILED_THIN1                         = 0x6,\n\tARRAY_2D_TILED_THICK                             = 0x7,\n\tARRAY_2D_TILED_XTHICK                            = 0x8,\n\tARRAY_PRT_TILED_THICK                            = 0x9,\n\tARRAY_PRT_2D_TILED_THICK                         = 0xa,\n\tARRAY_PRT_3D_TILED_THIN1                         = 0xb,\n\tARRAY_3D_TILED_THIN1                             = 0xc,\n\tARRAY_3D_TILED_THICK                             = 0xd,\n\tARRAY_3D_TILED_XTHICK                            = 0xe,\n\tARRAY_PRT_3D_TILED_THICK                         = 0xf,\n} ArrayMode;\ntypedef enum PipeTiling {\n\tCONFIG_1_PIPE                                    = 0x0,\n\tCONFIG_2_PIPE                                    = 0x1,\n\tCONFIG_4_PIPE                                    = 0x2,\n\tCONFIG_8_PIPE                                    = 0x3,\n} PipeTiling;\ntypedef enum BankTiling {\n\tCONFIG_4_BANK                                    = 0x0,\n\tCONFIG_8_BANK                                    = 0x1,\n} BankTiling;\ntypedef enum GroupInterleave {\n\tCONFIG_256B_GROUP                                = 0x0,\n\tCONFIG_512B_GROUP                                = 0x1,\n} GroupInterleave;\ntypedef enum RowTiling {\n\tCONFIG_1KB_ROW                                   = 0x0,\n\tCONFIG_2KB_ROW                                   = 0x1,\n\tCONFIG_4KB_ROW                                   = 0x2,\n\tCONFIG_8KB_ROW                                   = 0x3,\n\tCONFIG_1KB_ROW_OPT                               = 0x4,\n\tCONFIG_2KB_ROW_OPT                               = 0x5,\n\tCONFIG_4KB_ROW_OPT                               = 0x6,\n\tCONFIG_8KB_ROW_OPT                               = 0x7,\n} RowTiling;\ntypedef enum BankSwapBytes {\n\tCONFIG_128B_SWAPS                                = 0x0,\n\tCONFIG_256B_SWAPS                                = 0x1,\n\tCONFIG_512B_SWAPS                                = 0x2,\n\tCONFIG_1KB_SWAPS                                 = 0x3,\n} BankSwapBytes;\ntypedef enum SampleSplitBytes {\n\tCONFIG_1KB_SPLIT                                 = 0x0,\n\tCONFIG_2KB_SPLIT                                 = 0x1,\n\tCONFIG_4KB_SPLIT                                 = 0x2,\n\tCONFIG_8KB_SPLIT                                 = 0x3,\n} SampleSplitBytes;\ntypedef enum NumPipes {\n\tADDR_CONFIG_1_PIPE                               = 0x0,\n\tADDR_CONFIG_2_PIPE                               = 0x1,\n\tADDR_CONFIG_4_PIPE                               = 0x2,\n\tADDR_CONFIG_8_PIPE                               = 0x3,\n} NumPipes;\ntypedef enum PipeInterleaveSize {\n\tADDR_CONFIG_PIPE_INTERLEAVE_256B                 = 0x0,\n\tADDR_CONFIG_PIPE_INTERLEAVE_512B                 = 0x1,\n} PipeInterleaveSize;\ntypedef enum BankInterleaveSize {\n\tADDR_CONFIG_BANK_INTERLEAVE_1                    = 0x0,\n\tADDR_CONFIG_BANK_INTERLEAVE_2                    = 0x1,\n\tADDR_CONFIG_BANK_INTERLEAVE_4                    = 0x2,\n\tADDR_CONFIG_BANK_INTERLEAVE_8                    = 0x3,\n} BankInterleaveSize;\ntypedef enum NumShaderEngines {\n\tADDR_CONFIG_1_SHADER_ENGINE                      = 0x0,\n\tADDR_CONFIG_2_SHADER_ENGINE                      = 0x1,\n} NumShaderEngines;\ntypedef enum ShaderEngineTileSize {\n\tADDR_CONFIG_SE_TILE_16                           = 0x0,\n\tADDR_CONFIG_SE_TILE_32                           = 0x1,\n} ShaderEngineTileSize;\ntypedef enum NumGPUs {\n\tADDR_CONFIG_1_GPU                                = 0x0,\n\tADDR_CONFIG_2_GPU                                = 0x1,\n\tADDR_CONFIG_4_GPU                                = 0x2,\n} NumGPUs;\ntypedef enum MultiGPUTileSize {\n\tADDR_CONFIG_GPU_TILE_16                          = 0x0,\n\tADDR_CONFIG_GPU_TILE_32                          = 0x1,\n\tADDR_CONFIG_GPU_TILE_64                          = 0x2,\n\tADDR_CONFIG_GPU_TILE_128                         = 0x3,\n} MultiGPUTileSize;\ntypedef enum RowSize {\n\tADDR_CONFIG_1KB_ROW                              = 0x0,\n\tADDR_CONFIG_2KB_ROW                              = 0x1,\n\tADDR_CONFIG_4KB_ROW                              = 0x2,\n} RowSize;\ntypedef enum NumLowerPipes {\n\tADDR_CONFIG_1_LOWER_PIPES                        = 0x0,\n\tADDR_CONFIG_2_LOWER_PIPES                        = 0x1,\n} NumLowerPipes;\ntypedef enum DebugBlockId {\n\tDBG_CLIENT_BLKID_RESERVED                        = 0x0,\n\tDBG_CLIENT_BLKID_dbg                             = 0x1,\n\tDBG_CLIENT_BLKID_scf2                            = 0x2,\n\tDBG_CLIENT_BLKID_mcd5                            = 0x3,\n\tDBG_CLIENT_BLKID_vmc                             = 0x4,\n\tDBG_CLIENT_BLKID_sx30                            = 0x5,\n\tDBG_CLIENT_BLKID_mcd2                            = 0x6,\n\tDBG_CLIENT_BLKID_bci1                            = 0x7,\n\tDBG_CLIENT_BLKID_xdma_dbg_client_wrapper         = 0x8,\n\tDBG_CLIENT_BLKID_mcc0                            = 0x9,\n\tDBG_CLIENT_BLKID_uvdf_0                          = 0xa,\n\tDBG_CLIENT_BLKID_uvdf_1                          = 0xb,\n\tDBG_CLIENT_BLKID_uvdf_2                          = 0xc,\n\tDBG_CLIENT_BLKID_uvdi_0                          = 0xd,\n\tDBG_CLIENT_BLKID_bci0                            = 0xe,\n\tDBG_CLIENT_BLKID_vcec0_0                         = 0xf,\n\tDBG_CLIENT_BLKID_cb100                           = 0x10,\n\tDBG_CLIENT_BLKID_cb001                           = 0x11,\n\tDBG_CLIENT_BLKID_mcd4                            = 0x12,\n\tDBG_CLIENT_BLKID_tmonw00                         = 0x13,\n\tDBG_CLIENT_BLKID_cb101                           = 0x14,\n\tDBG_CLIENT_BLKID_sx10                            = 0x15,\n\tDBG_CLIENT_BLKID_cb301                           = 0x16,\n\tDBG_CLIENT_BLKID_tmonw01                         = 0x17,\n\tDBG_CLIENT_BLKID_vcea0_0                         = 0x18,\n\tDBG_CLIENT_BLKID_vcea0_1                         = 0x19,\n\tDBG_CLIENT_BLKID_vcea0_2                         = 0x1a,\n\tDBG_CLIENT_BLKID_vcea0_3                         = 0x1b,\n\tDBG_CLIENT_BLKID_scf1                            = 0x1c,\n\tDBG_CLIENT_BLKID_sx20                            = 0x1d,\n\tDBG_CLIENT_BLKID_spim1                           = 0x1e,\n\tDBG_CLIENT_BLKID_pa10                            = 0x1f,\n\tDBG_CLIENT_BLKID_pa00                            = 0x20,\n\tDBG_CLIENT_BLKID_gmcon                           = 0x21,\n\tDBG_CLIENT_BLKID_mcb                             = 0x22,\n\tDBG_CLIENT_BLKID_vgt0                            = 0x23,\n\tDBG_CLIENT_BLKID_pc0                             = 0x24,\n\tDBG_CLIENT_BLKID_bci2                            = 0x25,\n\tDBG_CLIENT_BLKID_uvdb_0                          = 0x26,\n\tDBG_CLIENT_BLKID_spim3                           = 0x27,\n\tDBG_CLIENT_BLKID_cpc_0                           = 0x28,\n\tDBG_CLIENT_BLKID_cpc_1                           = 0x29,\n\tDBG_CLIENT_BLKID_uvdm_0                          = 0x2a,\n\tDBG_CLIENT_BLKID_uvdm_1                          = 0x2b,\n\tDBG_CLIENT_BLKID_uvdm_2                          = 0x2c,\n\tDBG_CLIENT_BLKID_uvdm_3                          = 0x2d,\n\tDBG_CLIENT_BLKID_cb000                           = 0x2e,\n\tDBG_CLIENT_BLKID_spim0                           = 0x2f,\n\tDBG_CLIENT_BLKID_mcc2                            = 0x30,\n\tDBG_CLIENT_BLKID_ds0                             = 0x31,\n\tDBG_CLIENT_BLKID_srbm                            = 0x32,\n\tDBG_CLIENT_BLKID_ih                              = 0x33,\n\tDBG_CLIENT_BLKID_sem                             = 0x34,\n\tDBG_CLIENT_BLKID_sdma_0                          = 0x35,\n\tDBG_CLIENT_BLKID_sdma_1                          = 0x36,\n\tDBG_CLIENT_BLKID_hdp                             = 0x37,\n\tDBG_CLIENT_BLKID_acp_0                           = 0x38,\n\tDBG_CLIENT_BLKID_acp_1                           = 0x39,\n\tDBG_CLIENT_BLKID_cb200                           = 0x3a,\n\tDBG_CLIENT_BLKID_scf3                            = 0x3b,\n\tDBG_CLIENT_BLKID_vceb1_0                         = 0x3c,\n\tDBG_CLIENT_BLKID_vcea1_0                         = 0x3d,\n\tDBG_CLIENT_BLKID_vcea1_1                         = 0x3e,\n\tDBG_CLIENT_BLKID_vcea1_2                         = 0x3f,\n\tDBG_CLIENT_BLKID_vcea1_3                         = 0x40,\n\tDBG_CLIENT_BLKID_bci3                            = 0x41,\n\tDBG_CLIENT_BLKID_mcd0                            = 0x42,\n\tDBG_CLIENT_BLKID_pa11                            = 0x43,\n\tDBG_CLIENT_BLKID_pa01                            = 0x44,\n\tDBG_CLIENT_BLKID_cb201                           = 0x45,\n\tDBG_CLIENT_BLKID_spim2                           = 0x46,\n\tDBG_CLIENT_BLKID_vgt2                            = 0x47,\n\tDBG_CLIENT_BLKID_pc2                             = 0x48,\n\tDBG_CLIENT_BLKID_smu_0                           = 0x49,\n\tDBG_CLIENT_BLKID_smu_1                           = 0x4a,\n\tDBG_CLIENT_BLKID_smu_2                           = 0x4b,\n\tDBG_CLIENT_BLKID_cb1                             = 0x4c,\n\tDBG_CLIENT_BLKID_ia0                             = 0x4d,\n\tDBG_CLIENT_BLKID_wd                              = 0x4e,\n\tDBG_CLIENT_BLKID_ia1                             = 0x4f,\n\tDBG_CLIENT_BLKID_vcec1_0                         = 0x50,\n\tDBG_CLIENT_BLKID_scf0                            = 0x51,\n\tDBG_CLIENT_BLKID_vgt1                            = 0x52,\n\tDBG_CLIENT_BLKID_pc1                             = 0x53,\n\tDBG_CLIENT_BLKID_cb0                             = 0x54,\n\tDBG_CLIENT_BLKID_gdc_one_0                       = 0x55,\n\tDBG_CLIENT_BLKID_gdc_one_1                       = 0x56,\n\tDBG_CLIENT_BLKID_gdc_one_2                       = 0x57,\n\tDBG_CLIENT_BLKID_gdc_one_3                       = 0x58,\n\tDBG_CLIENT_BLKID_gdc_one_4                       = 0x59,\n\tDBG_CLIENT_BLKID_gdc_one_5                       = 0x5a,\n\tDBG_CLIENT_BLKID_gdc_one_6                       = 0x5b,\n\tDBG_CLIENT_BLKID_gdc_one_7                       = 0x5c,\n\tDBG_CLIENT_BLKID_gdc_one_8                       = 0x5d,\n\tDBG_CLIENT_BLKID_gdc_one_9                       = 0x5e,\n\tDBG_CLIENT_BLKID_gdc_one_10                      = 0x5f,\n\tDBG_CLIENT_BLKID_gdc_one_11                      = 0x60,\n\tDBG_CLIENT_BLKID_gdc_one_12                      = 0x61,\n\tDBG_CLIENT_BLKID_gdc_one_13                      = 0x62,\n\tDBG_CLIENT_BLKID_gdc_one_14                      = 0x63,\n\tDBG_CLIENT_BLKID_gdc_one_15                      = 0x64,\n\tDBG_CLIENT_BLKID_gdc_one_16                      = 0x65,\n\tDBG_CLIENT_BLKID_gdc_one_17                      = 0x66,\n\tDBG_CLIENT_BLKID_gdc_one_18                      = 0x67,\n\tDBG_CLIENT_BLKID_gdc_one_19                      = 0x68,\n\tDBG_CLIENT_BLKID_gdc_one_20                      = 0x69,\n\tDBG_CLIENT_BLKID_gdc_one_21                      = 0x6a,\n\tDBG_CLIENT_BLKID_gdc_one_22                      = 0x6b,\n\tDBG_CLIENT_BLKID_gdc_one_23                      = 0x6c,\n\tDBG_CLIENT_BLKID_gdc_one_24                      = 0x6d,\n\tDBG_CLIENT_BLKID_gdc_one_25                      = 0x6e,\n\tDBG_CLIENT_BLKID_gdc_one_26                      = 0x6f,\n\tDBG_CLIENT_BLKID_gdc_one_27                      = 0x70,\n\tDBG_CLIENT_BLKID_gdc_one_28                      = 0x71,\n\tDBG_CLIENT_BLKID_gdc_one_29                      = 0x72,\n\tDBG_CLIENT_BLKID_gdc_one_30                      = 0x73,\n\tDBG_CLIENT_BLKID_gdc_one_31                      = 0x74,\n\tDBG_CLIENT_BLKID_gdc_one_32                      = 0x75,\n\tDBG_CLIENT_BLKID_gdc_one_33                      = 0x76,\n\tDBG_CLIENT_BLKID_gdc_one_34                      = 0x77,\n\tDBG_CLIENT_BLKID_gdc_one_35                      = 0x78,\n\tDBG_CLIENT_BLKID_vceb0_0                         = 0x79,\n\tDBG_CLIENT_BLKID_vgt3                            = 0x7a,\n\tDBG_CLIENT_BLKID_pc3                             = 0x7b,\n\tDBG_CLIENT_BLKID_mcd3                            = 0x7c,\n\tDBG_CLIENT_BLKID_uvdu_0                          = 0x7d,\n\tDBG_CLIENT_BLKID_uvdu_1                          = 0x7e,\n\tDBG_CLIENT_BLKID_uvdu_2                          = 0x7f,\n\tDBG_CLIENT_BLKID_uvdu_3                          = 0x80,\n\tDBG_CLIENT_BLKID_uvdu_4                          = 0x81,\n\tDBG_CLIENT_BLKID_uvdu_5                          = 0x82,\n\tDBG_CLIENT_BLKID_uvdu_6                          = 0x83,\n\tDBG_CLIENT_BLKID_cb300                           = 0x84,\n\tDBG_CLIENT_BLKID_mcd1                            = 0x85,\n\tDBG_CLIENT_BLKID_sx00                            = 0x86,\n\tDBG_CLIENT_BLKID_uvdc_0                          = 0x87,\n\tDBG_CLIENT_BLKID_uvdc_1                          = 0x88,\n\tDBG_CLIENT_BLKID_mcc3                            = 0x89,\n\tDBG_CLIENT_BLKID_cpg_0                           = 0x8a,\n\tDBG_CLIENT_BLKID_cpg_1                           = 0x8b,\n\tDBG_CLIENT_BLKID_gck                             = 0x8c,\n\tDBG_CLIENT_BLKID_mcc1                            = 0x8d,\n\tDBG_CLIENT_BLKID_cpf_0                           = 0x8e,\n\tDBG_CLIENT_BLKID_cpf_1                           = 0x8f,\n\tDBG_CLIENT_BLKID_rlc                             = 0x90,\n\tDBG_CLIENT_BLKID_grbm                            = 0x91,\n\tDBG_CLIENT_BLKID_sammsp                          = 0x92,\n\tDBG_CLIENT_BLKID_dci_pg                          = 0x93,\n\tDBG_CLIENT_BLKID_dci_0                           = 0x94,\n\tDBG_CLIENT_BLKID_dccg0_0                         = 0x95,\n\tDBG_CLIENT_BLKID_dccg0_1                         = 0x96,\n\tDBG_CLIENT_BLKID_dcfe01_0                        = 0x97,\n\tDBG_CLIENT_BLKID_dcfe02_0                        = 0x98,\n\tDBG_CLIENT_BLKID_dcfe03_0                        = 0x99,\n\tDBG_CLIENT_BLKID_dcfe04_0                        = 0x9a,\n\tDBG_CLIENT_BLKID_dcfe05_0                        = 0x9b,\n\tDBG_CLIENT_BLKID_dcfe06_0                        = 0x9c,\n\tDBG_CLIENT_BLKID_RESERVED_LAST                   = 0x9d,\n} DebugBlockId;\ntypedef enum DebugBlockId_OLD {\n\tDBG_BLOCK_ID_RESERVED                            = 0x0,\n\tDBG_BLOCK_ID_DBG                                 = 0x1,\n\tDBG_BLOCK_ID_VMC                                 = 0x2,\n\tDBG_BLOCK_ID_PDMA                                = 0x3,\n\tDBG_BLOCK_ID_CG                                  = 0x4,\n\tDBG_BLOCK_ID_SRBM                                = 0x5,\n\tDBG_BLOCK_ID_GRBM                                = 0x6,\n\tDBG_BLOCK_ID_RLC                                 = 0x7,\n\tDBG_BLOCK_ID_CSC                                 = 0x8,\n\tDBG_BLOCK_ID_SEM                                 = 0x9,\n\tDBG_BLOCK_ID_IH                                  = 0xa,\n\tDBG_BLOCK_ID_SC                                  = 0xb,\n\tDBG_BLOCK_ID_SQ                                  = 0xc,\n\tDBG_BLOCK_ID_AVP                                 = 0xd,\n\tDBG_BLOCK_ID_GMCON                               = 0xe,\n\tDBG_BLOCK_ID_SMU                                 = 0xf,\n\tDBG_BLOCK_ID_DMA0                                = 0x10,\n\tDBG_BLOCK_ID_DMA1                                = 0x11,\n\tDBG_BLOCK_ID_SPIM                                = 0x12,\n\tDBG_BLOCK_ID_GDS                                 = 0x13,\n\tDBG_BLOCK_ID_SPIS                                = 0x14,\n\tDBG_BLOCK_ID_UNUSED0                             = 0x15,\n\tDBG_BLOCK_ID_PA0                                 = 0x16,\n\tDBG_BLOCK_ID_PA1                                 = 0x17,\n\tDBG_BLOCK_ID_CP0                                 = 0x18,\n\tDBG_BLOCK_ID_CP1                                 = 0x19,\n\tDBG_BLOCK_ID_CP2                                 = 0x1a,\n\tDBG_BLOCK_ID_UNUSED1                             = 0x1b,\n\tDBG_BLOCK_ID_UVDU                                = 0x1c,\n\tDBG_BLOCK_ID_UVDM                                = 0x1d,\n\tDBG_BLOCK_ID_VCE                                 = 0x1e,\n\tDBG_BLOCK_ID_UNUSED2                             = 0x1f,\n\tDBG_BLOCK_ID_VGT0                                = 0x20,\n\tDBG_BLOCK_ID_VGT1                                = 0x21,\n\tDBG_BLOCK_ID_IA                                  = 0x22,\n\tDBG_BLOCK_ID_UNUSED3                             = 0x23,\n\tDBG_BLOCK_ID_SCT0                                = 0x24,\n\tDBG_BLOCK_ID_SCT1                                = 0x25,\n\tDBG_BLOCK_ID_SPM0                                = 0x26,\n\tDBG_BLOCK_ID_SPM1                                = 0x27,\n\tDBG_BLOCK_ID_TCAA                                = 0x28,\n\tDBG_BLOCK_ID_TCAB                                = 0x29,\n\tDBG_BLOCK_ID_TCCA                                = 0x2a,\n\tDBG_BLOCK_ID_TCCB                                = 0x2b,\n\tDBG_BLOCK_ID_MCC0                                = 0x2c,\n\tDBG_BLOCK_ID_MCC1                                = 0x2d,\n\tDBG_BLOCK_ID_MCC2                                = 0x2e,\n\tDBG_BLOCK_ID_MCC3                                = 0x2f,\n\tDBG_BLOCK_ID_SX0                                 = 0x30,\n\tDBG_BLOCK_ID_SX1                                 = 0x31,\n\tDBG_BLOCK_ID_SX2                                 = 0x32,\n\tDBG_BLOCK_ID_SX3                                 = 0x33,\n\tDBG_BLOCK_ID_UNUSED4                             = 0x34,\n\tDBG_BLOCK_ID_UNUSED5                             = 0x35,\n\tDBG_BLOCK_ID_UNUSED6                             = 0x36,\n\tDBG_BLOCK_ID_UNUSED7                             = 0x37,\n\tDBG_BLOCK_ID_PC0                                 = 0x38,\n\tDBG_BLOCK_ID_PC1                                 = 0x39,\n\tDBG_BLOCK_ID_UNUSED8                             = 0x3a,\n\tDBG_BLOCK_ID_UNUSED9                             = 0x3b,\n\tDBG_BLOCK_ID_UNUSED10                            = 0x3c,\n\tDBG_BLOCK_ID_UNUSED11                            = 0x3d,\n\tDBG_BLOCK_ID_MCB                                 = 0x3e,\n\tDBG_BLOCK_ID_UNUSED12                            = 0x3f,\n\tDBG_BLOCK_ID_SCB0                                = 0x40,\n\tDBG_BLOCK_ID_SCB1                                = 0x41,\n\tDBG_BLOCK_ID_UNUSED13                            = 0x42,\n\tDBG_BLOCK_ID_UNUSED14                            = 0x43,\n\tDBG_BLOCK_ID_SCF0                                = 0x44,\n\tDBG_BLOCK_ID_SCF1                                = 0x45,\n\tDBG_BLOCK_ID_UNUSED15                            = 0x46,\n\tDBG_BLOCK_ID_UNUSED16                            = 0x47,\n\tDBG_BLOCK_ID_BCI0                                = 0x48,\n\tDBG_BLOCK_ID_BCI1                                = 0x49,\n\tDBG_BLOCK_ID_BCI2                                = 0x4a,\n\tDBG_BLOCK_ID_BCI3                                = 0x4b,\n\tDBG_BLOCK_ID_UNUSED17                            = 0x4c,\n\tDBG_BLOCK_ID_UNUSED18                            = 0x4d,\n\tDBG_BLOCK_ID_UNUSED19                            = 0x4e,\n\tDBG_BLOCK_ID_UNUSED20                            = 0x4f,\n\tDBG_BLOCK_ID_CB00                                = 0x50,\n\tDBG_BLOCK_ID_CB01                                = 0x51,\n\tDBG_BLOCK_ID_CB02                                = 0x52,\n\tDBG_BLOCK_ID_CB03                                = 0x53,\n\tDBG_BLOCK_ID_CB04                                = 0x54,\n\tDBG_BLOCK_ID_UNUSED21                            = 0x55,\n\tDBG_BLOCK_ID_UNUSED22                            = 0x56,\n\tDBG_BLOCK_ID_UNUSED23                            = 0x57,\n\tDBG_BLOCK_ID_CB10                                = 0x58,\n\tDBG_BLOCK_ID_CB11                                = 0x59,\n\tDBG_BLOCK_ID_CB12                                = 0x5a,\n\tDBG_BLOCK_ID_CB13                                = 0x5b,\n\tDBG_BLOCK_ID_CB14                                = 0x5c,\n\tDBG_BLOCK_ID_UNUSED24                            = 0x5d,\n\tDBG_BLOCK_ID_UNUSED25                            = 0x5e,\n\tDBG_BLOCK_ID_UNUSED26                            = 0x5f,\n\tDBG_BLOCK_ID_TCP0                                = 0x60,\n\tDBG_BLOCK_ID_TCP1                                = 0x61,\n\tDBG_BLOCK_ID_TCP2                                = 0x62,\n\tDBG_BLOCK_ID_TCP3                                = 0x63,\n\tDBG_BLOCK_ID_TCP4                                = 0x64,\n\tDBG_BLOCK_ID_TCP5                                = 0x65,\n\tDBG_BLOCK_ID_TCP6                                = 0x66,\n\tDBG_BLOCK_ID_TCP7                                = 0x67,\n\tDBG_BLOCK_ID_TCP8                                = 0x68,\n\tDBG_BLOCK_ID_TCP9                                = 0x69,\n\tDBG_BLOCK_ID_TCP10                               = 0x6a,\n\tDBG_BLOCK_ID_TCP11                               = 0x6b,\n\tDBG_BLOCK_ID_TCP12                               = 0x6c,\n\tDBG_BLOCK_ID_TCP13                               = 0x6d,\n\tDBG_BLOCK_ID_TCP14                               = 0x6e,\n\tDBG_BLOCK_ID_TCP15                               = 0x6f,\n\tDBG_BLOCK_ID_TCP16                               = 0x70,\n\tDBG_BLOCK_ID_TCP17                               = 0x71,\n\tDBG_BLOCK_ID_TCP18                               = 0x72,\n\tDBG_BLOCK_ID_TCP19                               = 0x73,\n\tDBG_BLOCK_ID_TCP20                               = 0x74,\n\tDBG_BLOCK_ID_TCP21                               = 0x75,\n\tDBG_BLOCK_ID_TCP22                               = 0x76,\n\tDBG_BLOCK_ID_TCP23                               = 0x77,\n\tDBG_BLOCK_ID_TCP_RESERVED0                       = 0x78,\n\tDBG_BLOCK_ID_TCP_RESERVED1                       = 0x79,\n\tDBG_BLOCK_ID_TCP_RESERVED2                       = 0x7a,\n\tDBG_BLOCK_ID_TCP_RESERVED3                       = 0x7b,\n\tDBG_BLOCK_ID_TCP_RESERVED4                       = 0x7c,\n\tDBG_BLOCK_ID_TCP_RESERVED5                       = 0x7d,\n\tDBG_BLOCK_ID_TCP_RESERVED6                       = 0x7e,\n\tDBG_BLOCK_ID_TCP_RESERVED7                       = 0x7f,\n\tDBG_BLOCK_ID_DB00                                = 0x80,\n\tDBG_BLOCK_ID_DB01                                = 0x81,\n\tDBG_BLOCK_ID_DB02                                = 0x82,\n\tDBG_BLOCK_ID_DB03                                = 0x83,\n\tDBG_BLOCK_ID_DB04                                = 0x84,\n\tDBG_BLOCK_ID_UNUSED27                            = 0x85,\n\tDBG_BLOCK_ID_UNUSED28                            = 0x86,\n\tDBG_BLOCK_ID_UNUSED29                            = 0x87,\n\tDBG_BLOCK_ID_DB10                                = 0x88,\n\tDBG_BLOCK_ID_DB11                                = 0x89,\n\tDBG_BLOCK_ID_DB12                                = 0x8a,\n\tDBG_BLOCK_ID_DB13                                = 0x8b,\n\tDBG_BLOCK_ID_DB14                                = 0x8c,\n\tDBG_BLOCK_ID_UNUSED30                            = 0x8d,\n\tDBG_BLOCK_ID_UNUSED31                            = 0x8e,\n\tDBG_BLOCK_ID_UNUSED32                            = 0x8f,\n\tDBG_BLOCK_ID_TCC0                                = 0x90,\n\tDBG_BLOCK_ID_TCC1                                = 0x91,\n\tDBG_BLOCK_ID_TCC2                                = 0x92,\n\tDBG_BLOCK_ID_TCC3                                = 0x93,\n\tDBG_BLOCK_ID_TCC4                                = 0x94,\n\tDBG_BLOCK_ID_TCC5                                = 0x95,\n\tDBG_BLOCK_ID_TCC6                                = 0x96,\n\tDBG_BLOCK_ID_TCC7                                = 0x97,\n\tDBG_BLOCK_ID_SPS00                               = 0x98,\n\tDBG_BLOCK_ID_SPS01                               = 0x99,\n\tDBG_BLOCK_ID_SPS02                               = 0x9a,\n\tDBG_BLOCK_ID_SPS10                               = 0x9b,\n\tDBG_BLOCK_ID_SPS11                               = 0x9c,\n\tDBG_BLOCK_ID_SPS12                               = 0x9d,\n\tDBG_BLOCK_ID_UNUSED33                            = 0x9e,\n\tDBG_BLOCK_ID_UNUSED34                            = 0x9f,\n\tDBG_BLOCK_ID_TA00                                = 0xa0,\n\tDBG_BLOCK_ID_TA01                                = 0xa1,\n\tDBG_BLOCK_ID_TA02                                = 0xa2,\n\tDBG_BLOCK_ID_TA03                                = 0xa3,\n\tDBG_BLOCK_ID_TA04                                = 0xa4,\n\tDBG_BLOCK_ID_TA05                                = 0xa5,\n\tDBG_BLOCK_ID_TA06                                = 0xa6,\n\tDBG_BLOCK_ID_TA07                                = 0xa7,\n\tDBG_BLOCK_ID_TA08                                = 0xa8,\n\tDBG_BLOCK_ID_TA09                                = 0xa9,\n\tDBG_BLOCK_ID_TA0A                                = 0xaa,\n\tDBG_BLOCK_ID_TA0B                                = 0xab,\n\tDBG_BLOCK_ID_UNUSED35                            = 0xac,\n\tDBG_BLOCK_ID_UNUSED36                            = 0xad,\n\tDBG_BLOCK_ID_UNUSED37                            = 0xae,\n\tDBG_BLOCK_ID_UNUSED38                            = 0xaf,\n\tDBG_BLOCK_ID_TA10                                = 0xb0,\n\tDBG_BLOCK_ID_TA11                                = 0xb1,\n\tDBG_BLOCK_ID_TA12                                = 0xb2,\n\tDBG_BLOCK_ID_TA13                                = 0xb3,\n\tDBG_BLOCK_ID_TA14                                = 0xb4,\n\tDBG_BLOCK_ID_TA15                                = 0xb5,\n\tDBG_BLOCK_ID_TA16                                = 0xb6,\n\tDBG_BLOCK_ID_TA17                                = 0xb7,\n\tDBG_BLOCK_ID_TA18                                = 0xb8,\n\tDBG_BLOCK_ID_TA19                                = 0xb9,\n\tDBG_BLOCK_ID_TA1A                                = 0xba,\n\tDBG_BLOCK_ID_TA1B                                = 0xbb,\n\tDBG_BLOCK_ID_UNUSED39                            = 0xbc,\n\tDBG_BLOCK_ID_UNUSED40                            = 0xbd,\n\tDBG_BLOCK_ID_UNUSED41                            = 0xbe,\n\tDBG_BLOCK_ID_UNUSED42                            = 0xbf,\n\tDBG_BLOCK_ID_TD00                                = 0xc0,\n\tDBG_BLOCK_ID_TD01                                = 0xc1,\n\tDBG_BLOCK_ID_TD02                                = 0xc2,\n\tDBG_BLOCK_ID_TD03                                = 0xc3,\n\tDBG_BLOCK_ID_TD04                                = 0xc4,\n\tDBG_BLOCK_ID_TD05                                = 0xc5,\n\tDBG_BLOCK_ID_TD06                                = 0xc6,\n\tDBG_BLOCK_ID_TD07                                = 0xc7,\n\tDBG_BLOCK_ID_TD08                                = 0xc8,\n\tDBG_BLOCK_ID_TD09                                = 0xc9,\n\tDBG_BLOCK_ID_TD0A                                = 0xca,\n\tDBG_BLOCK_ID_TD0B                                = 0xcb,\n\tDBG_BLOCK_ID_UNUSED43                            = 0xcc,\n\tDBG_BLOCK_ID_UNUSED44                            = 0xcd,\n\tDBG_BLOCK_ID_UNUSED45                            = 0xce,\n\tDBG_BLOCK_ID_UNUSED46                            = 0xcf,\n\tDBG_BLOCK_ID_TD10                                = 0xd0,\n\tDBG_BLOCK_ID_TD11                                = 0xd1,\n\tDBG_BLOCK_ID_TD12                                = 0xd2,\n\tDBG_BLOCK_ID_TD13                                = 0xd3,\n\tDBG_BLOCK_ID_TD14                                = 0xd4,\n\tDBG_BLOCK_ID_TD15                                = 0xd5,\n\tDBG_BLOCK_ID_TD16                                = 0xd6,\n\tDBG_BLOCK_ID_TD17                                = 0xd7,\n\tDBG_BLOCK_ID_TD18                                = 0xd8,\n\tDBG_BLOCK_ID_TD19                                = 0xd9,\n\tDBG_BLOCK_ID_TD1A                                = 0xda,\n\tDBG_BLOCK_ID_TD1B                                = 0xdb,\n\tDBG_BLOCK_ID_UNUSED47                            = 0xdc,\n\tDBG_BLOCK_ID_UNUSED48                            = 0xdd,\n\tDBG_BLOCK_ID_UNUSED49                            = 0xde,\n\tDBG_BLOCK_ID_UNUSED50                            = 0xdf,\n\tDBG_BLOCK_ID_MCD0                                = 0xe0,\n\tDBG_BLOCK_ID_MCD1                                = 0xe1,\n\tDBG_BLOCK_ID_MCD2                                = 0xe2,\n\tDBG_BLOCK_ID_MCD3                                = 0xe3,\n\tDBG_BLOCK_ID_MCD4                                = 0xe4,\n\tDBG_BLOCK_ID_MCD5                                = 0xe5,\n\tDBG_BLOCK_ID_UNUSED51                            = 0xe6,\n\tDBG_BLOCK_ID_UNUSED52                            = 0xe7,\n} DebugBlockId_OLD;\ntypedef enum DebugBlockId_BY2 {\n\tDBG_BLOCK_ID_RESERVED_BY2                        = 0x0,\n\tDBG_BLOCK_ID_VMC_BY2                             = 0x1,\n\tDBG_BLOCK_ID_CG_BY2                              = 0x2,\n\tDBG_BLOCK_ID_GRBM_BY2                            = 0x3,\n\tDBG_BLOCK_ID_CSC_BY2                             = 0x4,\n\tDBG_BLOCK_ID_IH_BY2                              = 0x5,\n\tDBG_BLOCK_ID_SQ_BY2                              = 0x6,\n\tDBG_BLOCK_ID_GMCON_BY2                           = 0x7,\n\tDBG_BLOCK_ID_DMA0_BY2                            = 0x8,\n\tDBG_BLOCK_ID_SPIM_BY2                            = 0x9,\n\tDBG_BLOCK_ID_SPIS_BY2                            = 0xa,\n\tDBG_BLOCK_ID_PA0_BY2                             = 0xb,\n\tDBG_BLOCK_ID_CP0_BY2                             = 0xc,\n\tDBG_BLOCK_ID_CP2_BY2                             = 0xd,\n\tDBG_BLOCK_ID_UVDU_BY2                            = 0xe,\n\tDBG_BLOCK_ID_VCE_BY2                             = 0xf,\n\tDBG_BLOCK_ID_VGT0_BY2                            = 0x10,\n\tDBG_BLOCK_ID_IA_BY2                              = 0x11,\n\tDBG_BLOCK_ID_SCT0_BY2                            = 0x12,\n\tDBG_BLOCK_ID_SPM0_BY2                            = 0x13,\n\tDBG_BLOCK_ID_TCAA_BY2                            = 0x14,\n\tDBG_BLOCK_ID_TCCA_BY2                            = 0x15,\n\tDBG_BLOCK_ID_MCC0_BY2                            = 0x16,\n\tDBG_BLOCK_ID_MCC2_BY2                            = 0x17,\n\tDBG_BLOCK_ID_SX0_BY2                             = 0x18,\n\tDBG_BLOCK_ID_SX2_BY2                             = 0x19,\n\tDBG_BLOCK_ID_UNUSED4_BY2                         = 0x1a,\n\tDBG_BLOCK_ID_UNUSED6_BY2                         = 0x1b,\n\tDBG_BLOCK_ID_PC0_BY2                             = 0x1c,\n\tDBG_BLOCK_ID_UNUSED8_BY2                         = 0x1d,\n\tDBG_BLOCK_ID_UNUSED10_BY2                        = 0x1e,\n\tDBG_BLOCK_ID_MCB_BY2                             = 0x1f,\n\tDBG_BLOCK_ID_SCB0_BY2                            = 0x20,\n\tDBG_BLOCK_ID_UNUSED13_BY2                        = 0x21,\n\tDBG_BLOCK_ID_SCF0_BY2                            = 0x22,\n\tDBG_BLOCK_ID_UNUSED15_BY2                        = 0x23,\n\tDBG_BLOCK_ID_BCI0_BY2                            = 0x24,\n\tDBG_BLOCK_ID_BCI2_BY2                            = 0x25,\n\tDBG_BLOCK_ID_UNUSED17_BY2                        = 0x26,\n\tDBG_BLOCK_ID_UNUSED19_BY2                        = 0x27,\n\tDBG_BLOCK_ID_CB00_BY2                            = 0x28,\n\tDBG_BLOCK_ID_CB02_BY2                            = 0x29,\n\tDBG_BLOCK_ID_CB04_BY2                            = 0x2a,\n\tDBG_BLOCK_ID_UNUSED22_BY2                        = 0x2b,\n\tDBG_BLOCK_ID_CB10_BY2                            = 0x2c,\n\tDBG_BLOCK_ID_CB12_BY2                            = 0x2d,\n\tDBG_BLOCK_ID_CB14_BY2                            = 0x2e,\n\tDBG_BLOCK_ID_UNUSED25_BY2                        = 0x2f,\n\tDBG_BLOCK_ID_TCP0_BY2                            = 0x30,\n\tDBG_BLOCK_ID_TCP2_BY2                            = 0x31,\n\tDBG_BLOCK_ID_TCP4_BY2                            = 0x32,\n\tDBG_BLOCK_ID_TCP6_BY2                            = 0x33,\n\tDBG_BLOCK_ID_TCP8_BY2                            = 0x34,\n\tDBG_BLOCK_ID_TCP10_BY2                           = 0x35,\n\tDBG_BLOCK_ID_TCP12_BY2                           = 0x36,\n\tDBG_BLOCK_ID_TCP14_BY2                           = 0x37,\n\tDBG_BLOCK_ID_TCP16_BY2                           = 0x38,\n\tDBG_BLOCK_ID_TCP18_BY2                           = 0x39,\n\tDBG_BLOCK_ID_TCP20_BY2                           = 0x3a,\n\tDBG_BLOCK_ID_TCP22_BY2                           = 0x3b,\n\tDBG_BLOCK_ID_TCP_RESERVED0_BY2                   = 0x3c,\n\tDBG_BLOCK_ID_TCP_RESERVED2_BY2                   = 0x3d,\n\tDBG_BLOCK_ID_TCP_RESERVED4_BY2                   = 0x3e,\n\tDBG_BLOCK_ID_TCP_RESERVED6_BY2                   = 0x3f,\n\tDBG_BLOCK_ID_DB00_BY2                            = 0x40,\n\tDBG_BLOCK_ID_DB02_BY2                            = 0x41,\n\tDBG_BLOCK_ID_DB04_BY2                            = 0x42,\n\tDBG_BLOCK_ID_UNUSED28_BY2                        = 0x43,\n\tDBG_BLOCK_ID_DB10_BY2                            = 0x44,\n\tDBG_BLOCK_ID_DB12_BY2                            = 0x45,\n\tDBG_BLOCK_ID_DB14_BY2                            = 0x46,\n\tDBG_BLOCK_ID_UNUSED31_BY2                        = 0x47,\n\tDBG_BLOCK_ID_TCC0_BY2                            = 0x48,\n\tDBG_BLOCK_ID_TCC2_BY2                            = 0x49,\n\tDBG_BLOCK_ID_TCC4_BY2                            = 0x4a,\n\tDBG_BLOCK_ID_TCC6_BY2                            = 0x4b,\n\tDBG_BLOCK_ID_SPS00_BY2                           = 0x4c,\n\tDBG_BLOCK_ID_SPS02_BY2                           = 0x4d,\n\tDBG_BLOCK_ID_SPS11_BY2                           = 0x4e,\n\tDBG_BLOCK_ID_UNUSED33_BY2                        = 0x4f,\n\tDBG_BLOCK_ID_TA00_BY2                            = 0x50,\n\tDBG_BLOCK_ID_TA02_BY2                            = 0x51,\n\tDBG_BLOCK_ID_TA04_BY2                            = 0x52,\n\tDBG_BLOCK_ID_TA06_BY2                            = 0x53,\n\tDBG_BLOCK_ID_TA08_BY2                            = 0x54,\n\tDBG_BLOCK_ID_TA0A_BY2                            = 0x55,\n\tDBG_BLOCK_ID_UNUSED35_BY2                        = 0x56,\n\tDBG_BLOCK_ID_UNUSED37_BY2                        = 0x57,\n\tDBG_BLOCK_ID_TA10_BY2                            = 0x58,\n\tDBG_BLOCK_ID_TA12_BY2                            = 0x59,\n\tDBG_BLOCK_ID_TA14_BY2                            = 0x5a,\n\tDBG_BLOCK_ID_TA16_BY2                            = 0x5b,\n\tDBG_BLOCK_ID_TA18_BY2                            = 0x5c,\n\tDBG_BLOCK_ID_TA1A_BY2                            = 0x5d,\n\tDBG_BLOCK_ID_UNUSED39_BY2                        = 0x5e,\n\tDBG_BLOCK_ID_UNUSED41_BY2                        = 0x5f,\n\tDBG_BLOCK_ID_TD00_BY2                            = 0x60,\n\tDBG_BLOCK_ID_TD02_BY2                            = 0x61,\n\tDBG_BLOCK_ID_TD04_BY2                            = 0x62,\n\tDBG_BLOCK_ID_TD06_BY2                            = 0x63,\n\tDBG_BLOCK_ID_TD08_BY2                            = 0x64,\n\tDBG_BLOCK_ID_TD0A_BY2                            = 0x65,\n\tDBG_BLOCK_ID_UNUSED43_BY2                        = 0x66,\n\tDBG_BLOCK_ID_UNUSED45_BY2                        = 0x67,\n\tDBG_BLOCK_ID_TD10_BY2                            = 0x68,\n\tDBG_BLOCK_ID_TD12_BY2                            = 0x69,\n\tDBG_BLOCK_ID_TD14_BY2                            = 0x6a,\n\tDBG_BLOCK_ID_TD16_BY2                            = 0x6b,\n\tDBG_BLOCK_ID_TD18_BY2                            = 0x6c,\n\tDBG_BLOCK_ID_TD1A_BY2                            = 0x6d,\n\tDBG_BLOCK_ID_UNUSED47_BY2                        = 0x6e,\n\tDBG_BLOCK_ID_UNUSED49_BY2                        = 0x6f,\n\tDBG_BLOCK_ID_MCD0_BY2                            = 0x70,\n\tDBG_BLOCK_ID_MCD2_BY2                            = 0x71,\n\tDBG_BLOCK_ID_MCD4_BY2                            = 0x72,\n\tDBG_BLOCK_ID_UNUSED51_BY2                        = 0x73,\n} DebugBlockId_BY2;\ntypedef enum DebugBlockId_BY4 {\n\tDBG_BLOCK_ID_RESERVED_BY4                        = 0x0,\n\tDBG_BLOCK_ID_CG_BY4                              = 0x1,\n\tDBG_BLOCK_ID_CSC_BY4                             = 0x2,\n\tDBG_BLOCK_ID_SQ_BY4                              = 0x3,\n\tDBG_BLOCK_ID_DMA0_BY4                            = 0x4,\n\tDBG_BLOCK_ID_SPIS_BY4                            = 0x5,\n\tDBG_BLOCK_ID_CP0_BY4                             = 0x6,\n\tDBG_BLOCK_ID_UVDU_BY4                            = 0x7,\n\tDBG_BLOCK_ID_VGT0_BY4                            = 0x8,\n\tDBG_BLOCK_ID_SCT0_BY4                            = 0x9,\n\tDBG_BLOCK_ID_TCAA_BY4                            = 0xa,\n\tDBG_BLOCK_ID_MCC0_BY4                            = 0xb,\n\tDBG_BLOCK_ID_SX0_BY4                             = 0xc,\n\tDBG_BLOCK_ID_UNUSED4_BY4                         = 0xd,\n\tDBG_BLOCK_ID_PC0_BY4                             = 0xe,\n\tDBG_BLOCK_ID_UNUSED10_BY4                        = 0xf,\n\tDBG_BLOCK_ID_SCB0_BY4                            = 0x10,\n\tDBG_BLOCK_ID_SCF0_BY4                            = 0x11,\n\tDBG_BLOCK_ID_BCI0_BY4                            = 0x12,\n\tDBG_BLOCK_ID_UNUSED17_BY4                        = 0x13,\n\tDBG_BLOCK_ID_CB00_BY4                            = 0x14,\n\tDBG_BLOCK_ID_CB04_BY4                            = 0x15,\n\tDBG_BLOCK_ID_CB10_BY4                            = 0x16,\n\tDBG_BLOCK_ID_CB14_BY4                            = 0x17,\n\tDBG_BLOCK_ID_TCP0_BY4                            = 0x18,\n\tDBG_BLOCK_ID_TCP4_BY4                            = 0x19,\n\tDBG_BLOCK_ID_TCP8_BY4                            = 0x1a,\n\tDBG_BLOCK_ID_TCP12_BY4                           = 0x1b,\n\tDBG_BLOCK_ID_TCP16_BY4                           = 0x1c,\n\tDBG_BLOCK_ID_TCP20_BY4                           = 0x1d,\n\tDBG_BLOCK_ID_TCP_RESERVED0_BY4                   = 0x1e,\n\tDBG_BLOCK_ID_TCP_RESERVED4_BY4                   = 0x1f,\n\tDBG_BLOCK_ID_DB_BY4                              = 0x20,\n\tDBG_BLOCK_ID_DB04_BY4                            = 0x21,\n\tDBG_BLOCK_ID_DB10_BY4                            = 0x22,\n\tDBG_BLOCK_ID_DB14_BY4                            = 0x23,\n\tDBG_BLOCK_ID_TCC0_BY4                            = 0x24,\n\tDBG_BLOCK_ID_TCC4_BY4                            = 0x25,\n\tDBG_BLOCK_ID_SPS00_BY4                           = 0x26,\n\tDBG_BLOCK_ID_SPS11_BY4                           = 0x27,\n\tDBG_BLOCK_ID_TA00_BY4                            = 0x28,\n\tDBG_BLOCK_ID_TA04_BY4                            = 0x29,\n\tDBG_BLOCK_ID_TA08_BY4                            = 0x2a,\n\tDBG_BLOCK_ID_UNUSED35_BY4                        = 0x2b,\n\tDBG_BLOCK_ID_TA10_BY4                            = 0x2c,\n\tDBG_BLOCK_ID_TA14_BY4                            = 0x2d,\n\tDBG_BLOCK_ID_TA18_BY4                            = 0x2e,\n\tDBG_BLOCK_ID_UNUSED39_BY4                        = 0x2f,\n\tDBG_BLOCK_ID_TD00_BY4                            = 0x30,\n\tDBG_BLOCK_ID_TD04_BY4                            = 0x31,\n\tDBG_BLOCK_ID_TD08_BY4                            = 0x32,\n\tDBG_BLOCK_ID_UNUSED43_BY4                        = 0x33,\n\tDBG_BLOCK_ID_TD10_BY4                            = 0x34,\n\tDBG_BLOCK_ID_TD14_BY4                            = 0x35,\n\tDBG_BLOCK_ID_TD18_BY4                            = 0x36,\n\tDBG_BLOCK_ID_UNUSED47_BY4                        = 0x37,\n\tDBG_BLOCK_ID_MCD0_BY4                            = 0x38,\n\tDBG_BLOCK_ID_MCD4_BY4                            = 0x39,\n} DebugBlockId_BY4;\ntypedef enum DebugBlockId_BY8 {\n\tDBG_BLOCK_ID_RESERVED_BY8                        = 0x0,\n\tDBG_BLOCK_ID_CSC_BY8                             = 0x1,\n\tDBG_BLOCK_ID_DMA0_BY8                            = 0x2,\n\tDBG_BLOCK_ID_CP0_BY8                             = 0x3,\n\tDBG_BLOCK_ID_VGT0_BY8                            = 0x4,\n\tDBG_BLOCK_ID_TCAA_BY8                            = 0x5,\n\tDBG_BLOCK_ID_SX0_BY8                             = 0x6,\n\tDBG_BLOCK_ID_PC0_BY8                             = 0x7,\n\tDBG_BLOCK_ID_SCB0_BY8                            = 0x8,\n\tDBG_BLOCK_ID_BCI0_BY8                            = 0x9,\n\tDBG_BLOCK_ID_CB00_BY8                            = 0xa,\n\tDBG_BLOCK_ID_CB10_BY8                            = 0xb,\n\tDBG_BLOCK_ID_TCP0_BY8                            = 0xc,\n\tDBG_BLOCK_ID_TCP8_BY8                            = 0xd,\n\tDBG_BLOCK_ID_TCP16_BY8                           = 0xe,\n\tDBG_BLOCK_ID_TCP_RESERVED0_BY8                   = 0xf,\n\tDBG_BLOCK_ID_DB00_BY8                            = 0x10,\n\tDBG_BLOCK_ID_DB10_BY8                            = 0x11,\n\tDBG_BLOCK_ID_TCC0_BY8                            = 0x12,\n\tDBG_BLOCK_ID_SPS00_BY8                           = 0x13,\n\tDBG_BLOCK_ID_TA00_BY8                            = 0x14,\n\tDBG_BLOCK_ID_TA08_BY8                            = 0x15,\n\tDBG_BLOCK_ID_TA10_BY8                            = 0x16,\n\tDBG_BLOCK_ID_TA18_BY8                            = 0x17,\n\tDBG_BLOCK_ID_TD00_BY8                            = 0x18,\n\tDBG_BLOCK_ID_TD08_BY8                            = 0x19,\n\tDBG_BLOCK_ID_TD10_BY8                            = 0x1a,\n\tDBG_BLOCK_ID_TD18_BY8                            = 0x1b,\n\tDBG_BLOCK_ID_MCD0_BY8                            = 0x1c,\n} DebugBlockId_BY8;\ntypedef enum DebugBlockId_BY16 {\n\tDBG_BLOCK_ID_RESERVED_BY16                       = 0x0,\n\tDBG_BLOCK_ID_DMA0_BY16                           = 0x1,\n\tDBG_BLOCK_ID_VGT0_BY16                           = 0x2,\n\tDBG_BLOCK_ID_SX0_BY16                            = 0x3,\n\tDBG_BLOCK_ID_SCB0_BY16                           = 0x4,\n\tDBG_BLOCK_ID_CB00_BY16                           = 0x5,\n\tDBG_BLOCK_ID_TCP0_BY16                           = 0x6,\n\tDBG_BLOCK_ID_TCP16_BY16                          = 0x7,\n\tDBG_BLOCK_ID_DB00_BY16                           = 0x8,\n\tDBG_BLOCK_ID_TCC0_BY16                           = 0x9,\n\tDBG_BLOCK_ID_TA00_BY16                           = 0xa,\n\tDBG_BLOCK_ID_TA10_BY16                           = 0xb,\n\tDBG_BLOCK_ID_TD00_BY16                           = 0xc,\n\tDBG_BLOCK_ID_TD10_BY16                           = 0xd,\n\tDBG_BLOCK_ID_MCD0_BY16                           = 0xe,\n} DebugBlockId_BY16;\ntypedef enum ColorTransform {\n\tDCC_CT_AUTO                                      = 0x0,\n\tDCC_CT_NONE                                      = 0x1,\n\tABGR_TO_A_BG_G_RB                                = 0x2,\n\tBGRA_TO_BG_G_RB_A                                = 0x3,\n} ColorTransform;\ntypedef enum CompareRef {\n\tREF_NEVER                                        = 0x0,\n\tREF_LESS                                         = 0x1,\n\tREF_EQUAL                                        = 0x2,\n\tREF_LEQUAL                                       = 0x3,\n\tREF_GREATER                                      = 0x4,\n\tREF_NOTEQUAL                                     = 0x5,\n\tREF_GEQUAL                                       = 0x6,\n\tREF_ALWAYS                                       = 0x7,\n} CompareRef;\ntypedef enum ReadSize {\n\tREAD_256_BITS                                    = 0x0,\n\tREAD_512_BITS                                    = 0x1,\n} ReadSize;\ntypedef enum DepthFormat {\n\tDEPTH_INVALID                                    = 0x0,\n\tDEPTH_16                                         = 0x1,\n\tDEPTH_X8_24                                      = 0x2,\n\tDEPTH_8_24                                       = 0x3,\n\tDEPTH_X8_24_FLOAT                                = 0x4,\n\tDEPTH_8_24_FLOAT                                 = 0x5,\n\tDEPTH_32_FLOAT                                   = 0x6,\n\tDEPTH_X24_8_32_FLOAT                             = 0x7,\n} DepthFormat;\ntypedef enum ZFormat {\n\tZ_INVALID                                        = 0x0,\n\tZ_16                                             = 0x1,\n\tZ_24                                             = 0x2,\n\tZ_32_FLOAT                                       = 0x3,\n} ZFormat;\ntypedef enum StencilFormat {\n\tSTENCIL_INVALID                                  = 0x0,\n\tSTENCIL_8                                        = 0x1,\n} StencilFormat;\ntypedef enum CmaskMode {\n\tCMASK_CLEAR_NONE                                 = 0x0,\n\tCMASK_CLEAR_ONE                                  = 0x1,\n\tCMASK_CLEAR_ALL                                  = 0x2,\n\tCMASK_ANY_EXPANDED                               = 0x3,\n\tCMASK_ALPHA0_FRAG1                               = 0x4,\n\tCMASK_ALPHA0_FRAG2                               = 0x5,\n\tCMASK_ALPHA0_FRAG4                               = 0x6,\n\tCMASK_ALPHA0_FRAGS                               = 0x7,\n\tCMASK_ALPHA1_FRAG1                               = 0x8,\n\tCMASK_ALPHA1_FRAG2                               = 0x9,\n\tCMASK_ALPHA1_FRAG4                               = 0xa,\n\tCMASK_ALPHA1_FRAGS                               = 0xb,\n\tCMASK_ALPHAX_FRAG1                               = 0xc,\n\tCMASK_ALPHAX_FRAG2                               = 0xd,\n\tCMASK_ALPHAX_FRAG4                               = 0xe,\n\tCMASK_ALPHAX_FRAGS                               = 0xf,\n} CmaskMode;\ntypedef enum QuadExportFormat {\n\tEXPORT_UNUSED                                    = 0x0,\n\tEXPORT_32_R                                      = 0x1,\n\tEXPORT_32_GR                                     = 0x2,\n\tEXPORT_32_AR                                     = 0x3,\n\tEXPORT_FP16_ABGR                                 = 0x4,\n\tEXPORT_UNSIGNED16_ABGR                           = 0x5,\n\tEXPORT_SIGNED16_ABGR                             = 0x6,\n\tEXPORT_32_ABGR                                   = 0x7,\n} QuadExportFormat;\ntypedef enum QuadExportFormatOld {\n\tEXPORT_4P_32BPC_ABGR                             = 0x0,\n\tEXPORT_4P_16BPC_ABGR                             = 0x1,\n\tEXPORT_4P_32BPC_GR                               = 0x2,\n\tEXPORT_4P_32BPC_AR                               = 0x3,\n\tEXPORT_2P_32BPC_ABGR                             = 0x4,\n\tEXPORT_8P_32BPC_R                                = 0x5,\n} QuadExportFormatOld;\ntypedef enum ColorFormat {\n\tCOLOR_INVALID                                    = 0x0,\n\tCOLOR_8                                          = 0x1,\n\tCOLOR_16                                         = 0x2,\n\tCOLOR_8_8                                        = 0x3,\n\tCOLOR_32                                         = 0x4,\n\tCOLOR_16_16                                      = 0x5,\n\tCOLOR_10_11_11                                   = 0x6,\n\tCOLOR_11_11_10                                   = 0x7,\n\tCOLOR_10_10_10_2                                 = 0x8,\n\tCOLOR_2_10_10_10                                 = 0x9,\n\tCOLOR_8_8_8_8                                    = 0xa,\n\tCOLOR_32_32                                      = 0xb,\n\tCOLOR_16_16_16_16                                = 0xc,\n\tCOLOR_RESERVED_13                                = 0xd,\n\tCOLOR_32_32_32_32                                = 0xe,\n\tCOLOR_RESERVED_15                                = 0xf,\n\tCOLOR_5_6_5                                      = 0x10,\n\tCOLOR_1_5_5_5                                    = 0x11,\n\tCOLOR_5_5_5_1                                    = 0x12,\n\tCOLOR_4_4_4_4                                    = 0x13,\n\tCOLOR_8_24                                       = 0x14,\n\tCOLOR_24_8                                       = 0x15,\n\tCOLOR_X24_8_32_FLOAT                             = 0x16,\n\tCOLOR_RESERVED_23                                = 0x17,\n} ColorFormat;\ntypedef enum SurfaceFormat {\n\tFMT_INVALID                                      = 0x0,\n\tFMT_8                                            = 0x1,\n\tFMT_16                                           = 0x2,\n\tFMT_8_8                                          = 0x3,\n\tFMT_32                                           = 0x4,\n\tFMT_16_16                                        = 0x5,\n\tFMT_10_11_11                                     = 0x6,\n\tFMT_11_11_10                                     = 0x7,\n\tFMT_10_10_10_2                                   = 0x8,\n\tFMT_2_10_10_10                                   = 0x9,\n\tFMT_8_8_8_8                                      = 0xa,\n\tFMT_32_32                                        = 0xb,\n\tFMT_16_16_16_16                                  = 0xc,\n\tFMT_32_32_32                                     = 0xd,\n\tFMT_32_32_32_32                                  = 0xe,\n\tFMT_RESERVED_4                                   = 0xf,\n\tFMT_5_6_5                                        = 0x10,\n\tFMT_1_5_5_5                                      = 0x11,\n\tFMT_5_5_5_1                                      = 0x12,\n\tFMT_4_4_4_4                                      = 0x13,\n\tFMT_8_24                                         = 0x14,\n\tFMT_24_8                                         = 0x15,\n\tFMT_X24_8_32_FLOAT                               = 0x16,\n\tFMT_RESERVED_33                                  = 0x17,\n\tFMT_11_11_10_FLOAT                               = 0x18,\n\tFMT_16_FLOAT                                     = 0x19,\n\tFMT_32_FLOAT                                     = 0x1a,\n\tFMT_16_16_FLOAT                                  = 0x1b,\n\tFMT_8_24_FLOAT                                   = 0x1c,\n\tFMT_24_8_FLOAT                                   = 0x1d,\n\tFMT_32_32_FLOAT                                  = 0x1e,\n\tFMT_10_11_11_FLOAT                               = 0x1f,\n\tFMT_16_16_16_16_FLOAT                            = 0x20,\n\tFMT_3_3_2                                        = 0x21,\n\tFMT_6_5_5                                        = 0x22,\n\tFMT_32_32_32_32_FLOAT                            = 0x23,\n\tFMT_RESERVED_36                                  = 0x24,\n\tFMT_1                                            = 0x25,\n\tFMT_1_REVERSED                                   = 0x26,\n\tFMT_GB_GR                                        = 0x27,\n\tFMT_BG_RG                                        = 0x28,\n\tFMT_32_AS_8                                      = 0x29,\n\tFMT_32_AS_8_8                                    = 0x2a,\n\tFMT_5_9_9_9_SHAREDEXP                            = 0x2b,\n\tFMT_8_8_8                                        = 0x2c,\n\tFMT_16_16_16                                     = 0x2d,\n\tFMT_16_16_16_FLOAT                               = 0x2e,\n\tFMT_4_4                                          = 0x2f,\n\tFMT_32_32_32_FLOAT                               = 0x30,\n\tFMT_BC1                                          = 0x31,\n\tFMT_BC2                                          = 0x32,\n\tFMT_BC3                                          = 0x33,\n\tFMT_BC4                                          = 0x34,\n\tFMT_BC5                                          = 0x35,\n\tFMT_BC6                                          = 0x36,\n\tFMT_BC7                                          = 0x37,\n\tFMT_32_AS_32_32_32_32                            = 0x38,\n\tFMT_APC3                                         = 0x39,\n\tFMT_APC4                                         = 0x3a,\n\tFMT_APC5                                         = 0x3b,\n\tFMT_APC6                                         = 0x3c,\n\tFMT_APC7                                         = 0x3d,\n\tFMT_CTX1                                         = 0x3e,\n\tFMT_RESERVED_63                                  = 0x3f,\n} SurfaceFormat;\ntypedef enum BUF_DATA_FORMAT {\n\tBUF_DATA_FORMAT_INVALID                          = 0x0,\n\tBUF_DATA_FORMAT_8                                = 0x1,\n\tBUF_DATA_FORMAT_16                               = 0x2,\n\tBUF_DATA_FORMAT_8_8                              = 0x3,\n\tBUF_DATA_FORMAT_32                               = 0x4,\n\tBUF_DATA_FORMAT_16_16                            = 0x5,\n\tBUF_DATA_FORMAT_10_11_11                         = 0x6,\n\tBUF_DATA_FORMAT_11_11_10                         = 0x7,\n\tBUF_DATA_FORMAT_10_10_10_2                       = 0x8,\n\tBUF_DATA_FORMAT_2_10_10_10                       = 0x9,\n\tBUF_DATA_FORMAT_8_8_8_8                          = 0xa,\n\tBUF_DATA_FORMAT_32_32                            = 0xb,\n\tBUF_DATA_FORMAT_16_16_16_16                      = 0xc,\n\tBUF_DATA_FORMAT_32_32_32                         = 0xd,\n\tBUF_DATA_FORMAT_32_32_32_32                      = 0xe,\n\tBUF_DATA_FORMAT_RESERVED_15                      = 0xf,\n} BUF_DATA_FORMAT;\ntypedef enum IMG_DATA_FORMAT {\n\tIMG_DATA_FORMAT_INVALID                          = 0x0,\n\tIMG_DATA_FORMAT_8                                = 0x1,\n\tIMG_DATA_FORMAT_16                               = 0x2,\n\tIMG_DATA_FORMAT_8_8                              = 0x3,\n\tIMG_DATA_FORMAT_32                               = 0x4,\n\tIMG_DATA_FORMAT_16_16                            = 0x5,\n\tIMG_DATA_FORMAT_10_11_11                         = 0x6,\n\tIMG_DATA_FORMAT_11_11_10                         = 0x7,\n\tIMG_DATA_FORMAT_10_10_10_2                       = 0x8,\n\tIMG_DATA_FORMAT_2_10_10_10                       = 0x9,\n\tIMG_DATA_FORMAT_8_8_8_8                          = 0xa,\n\tIMG_DATA_FORMAT_32_32                            = 0xb,\n\tIMG_DATA_FORMAT_16_16_16_16                      = 0xc,\n\tIMG_DATA_FORMAT_32_32_32                         = 0xd,\n\tIMG_DATA_FORMAT_32_32_32_32                      = 0xe,\n\tIMG_DATA_FORMAT_RESERVED_15                      = 0xf,\n\tIMG_DATA_FORMAT_5_6_5                            = 0x10,\n\tIMG_DATA_FORMAT_1_5_5_5                          = 0x11,\n\tIMG_DATA_FORMAT_5_5_5_1                          = 0x12,\n\tIMG_DATA_FORMAT_4_4_4_4                          = 0x13,\n\tIMG_DATA_FORMAT_8_24                             = 0x14,\n\tIMG_DATA_FORMAT_24_8                             = 0x15,\n\tIMG_DATA_FORMAT_X24_8_32                         = 0x16,\n\tIMG_DATA_FORMAT_RESERVED_23                      = 0x17,\n\tIMG_DATA_FORMAT_RESERVED_24                      = 0x18,\n\tIMG_DATA_FORMAT_RESERVED_25                      = 0x19,\n\tIMG_DATA_FORMAT_RESERVED_26                      = 0x1a,\n\tIMG_DATA_FORMAT_RESERVED_27                      = 0x1b,\n\tIMG_DATA_FORMAT_RESERVED_28                      = 0x1c,\n\tIMG_DATA_FORMAT_RESERVED_29                      = 0x1d,\n\tIMG_DATA_FORMAT_RESERVED_30                      = 0x1e,\n\tIMG_DATA_FORMAT_RESERVED_31                      = 0x1f,\n\tIMG_DATA_FORMAT_GB_GR                            = 0x20,\n\tIMG_DATA_FORMAT_BG_RG                            = 0x21,\n\tIMG_DATA_FORMAT_5_9_9_9                          = 0x22,\n\tIMG_DATA_FORMAT_BC1                              = 0x23,\n\tIMG_DATA_FORMAT_BC2                              = 0x24,\n\tIMG_DATA_FORMAT_BC3                              = 0x25,\n\tIMG_DATA_FORMAT_BC4                              = 0x26,\n\tIMG_DATA_FORMAT_BC5                              = 0x27,\n\tIMG_DATA_FORMAT_BC6                              = 0x28,\n\tIMG_DATA_FORMAT_BC7                              = 0x29,\n\tIMG_DATA_FORMAT_RESERVED_42                      = 0x2a,\n\tIMG_DATA_FORMAT_RESERVED_43                      = 0x2b,\n\tIMG_DATA_FORMAT_FMASK8_S2_F1                     = 0x2c,\n\tIMG_DATA_FORMAT_FMASK8_S4_F1                     = 0x2d,\n\tIMG_DATA_FORMAT_FMASK8_S8_F1                     = 0x2e,\n\tIMG_DATA_FORMAT_FMASK8_S2_F2                     = 0x2f,\n\tIMG_DATA_FORMAT_FMASK8_S4_F2                     = 0x30,\n\tIMG_DATA_FORMAT_FMASK8_S4_F4                     = 0x31,\n\tIMG_DATA_FORMAT_FMASK16_S16_F1                   = 0x32,\n\tIMG_DATA_FORMAT_FMASK16_S8_F2                    = 0x33,\n\tIMG_DATA_FORMAT_FMASK32_S16_F2                   = 0x34,\n\tIMG_DATA_FORMAT_FMASK32_S8_F4                    = 0x35,\n\tIMG_DATA_FORMAT_FMASK32_S8_F8                    = 0x36,\n\tIMG_DATA_FORMAT_FMASK64_S16_F4                   = 0x37,\n\tIMG_DATA_FORMAT_FMASK64_S16_F8                   = 0x38,\n\tIMG_DATA_FORMAT_4_4                              = 0x39,\n\tIMG_DATA_FORMAT_6_5_5                            = 0x3a,\n\tIMG_DATA_FORMAT_1                                = 0x3b,\n\tIMG_DATA_FORMAT_1_REVERSED                       = 0x3c,\n\tIMG_DATA_FORMAT_32_AS_8                          = 0x3d,\n\tIMG_DATA_FORMAT_32_AS_8_8                        = 0x3e,\n\tIMG_DATA_FORMAT_32_AS_32_32_32_32                = 0x3f,\n} IMG_DATA_FORMAT;\ntypedef enum BUF_NUM_FORMAT {\n\tBUF_NUM_FORMAT_UNORM                             = 0x0,\n\tBUF_NUM_FORMAT_SNORM                             = 0x1,\n\tBUF_NUM_FORMAT_USCALED                           = 0x2,\n\tBUF_NUM_FORMAT_SSCALED                           = 0x3,\n\tBUF_NUM_FORMAT_UINT                              = 0x4,\n\tBUF_NUM_FORMAT_SINT                              = 0x5,\n\tBUF_NUM_FORMAT_RESERVED_6                        = 0x6,\n\tBUF_NUM_FORMAT_FLOAT                             = 0x7,\n} BUF_NUM_FORMAT;\ntypedef enum IMG_NUM_FORMAT {\n\tIMG_NUM_FORMAT_UNORM                             = 0x0,\n\tIMG_NUM_FORMAT_SNORM                             = 0x1,\n\tIMG_NUM_FORMAT_USCALED                           = 0x2,\n\tIMG_NUM_FORMAT_SSCALED                           = 0x3,\n\tIMG_NUM_FORMAT_UINT                              = 0x4,\n\tIMG_NUM_FORMAT_SINT                              = 0x5,\n\tIMG_NUM_FORMAT_RESERVED_6                        = 0x6,\n\tIMG_NUM_FORMAT_FLOAT                             = 0x7,\n\tIMG_NUM_FORMAT_RESERVED_8                        = 0x8,\n\tIMG_NUM_FORMAT_SRGB                              = 0x9,\n\tIMG_NUM_FORMAT_RESERVED_10                       = 0xa,\n\tIMG_NUM_FORMAT_RESERVED_11                       = 0xb,\n\tIMG_NUM_FORMAT_RESERVED_12                       = 0xc,\n\tIMG_NUM_FORMAT_RESERVED_13                       = 0xd,\n\tIMG_NUM_FORMAT_RESERVED_14                       = 0xe,\n\tIMG_NUM_FORMAT_RESERVED_15                       = 0xf,\n} IMG_NUM_FORMAT;\ntypedef enum TileType {\n\tARRAY_COLOR_TILE                                 = 0x0,\n\tARRAY_DEPTH_TILE                                 = 0x1,\n} TileType;\ntypedef enum NonDispTilingOrder {\n\tADDR_SURF_MICRO_TILING_DISPLAY                   = 0x0,\n\tADDR_SURF_MICRO_TILING_NON_DISPLAY               = 0x1,\n} NonDispTilingOrder;\ntypedef enum MicroTileMode {\n\tADDR_SURF_DISPLAY_MICRO_TILING                   = 0x0,\n\tADDR_SURF_THIN_MICRO_TILING                      = 0x1,\n\tADDR_SURF_DEPTH_MICRO_TILING                     = 0x2,\n\tADDR_SURF_ROTATED_MICRO_TILING                   = 0x3,\n\tADDR_SURF_THICK_MICRO_TILING                     = 0x4,\n} MicroTileMode;\ntypedef enum TileSplit {\n\tADDR_SURF_TILE_SPLIT_64B                         = 0x0,\n\tADDR_SURF_TILE_SPLIT_128B                        = 0x1,\n\tADDR_SURF_TILE_SPLIT_256B                        = 0x2,\n\tADDR_SURF_TILE_SPLIT_512B                        = 0x3,\n\tADDR_SURF_TILE_SPLIT_1KB                         = 0x4,\n\tADDR_SURF_TILE_SPLIT_2KB                         = 0x5,\n\tADDR_SURF_TILE_SPLIT_4KB                         = 0x6,\n} TileSplit;\ntypedef enum SampleSplit {\n\tADDR_SURF_SAMPLE_SPLIT_1                         = 0x0,\n\tADDR_SURF_SAMPLE_SPLIT_2                         = 0x1,\n\tADDR_SURF_SAMPLE_SPLIT_4                         = 0x2,\n\tADDR_SURF_SAMPLE_SPLIT_8                         = 0x3,\n} SampleSplit;\ntypedef enum PipeConfig {\n\tADDR_SURF_P2                                     = 0x0,\n\tADDR_SURF_P2_RESERVED0                           = 0x1,\n\tADDR_SURF_P2_RESERVED1                           = 0x2,\n\tADDR_SURF_P2_RESERVED2                           = 0x3,\n\tADDR_SURF_P4_8x16                                = 0x4,\n\tADDR_SURF_P4_16x16                               = 0x5,\n\tADDR_SURF_P4_16x32                               = 0x6,\n\tADDR_SURF_P4_32x32                               = 0x7,\n\tADDR_SURF_P8_16x16_8x16                          = 0x8,\n\tADDR_SURF_P8_16x32_8x16                          = 0x9,\n\tADDR_SURF_P8_32x32_8x16                          = 0xa,\n\tADDR_SURF_P8_16x32_16x16                         = 0xb,\n\tADDR_SURF_P8_32x32_16x16                         = 0xc,\n\tADDR_SURF_P8_32x32_16x32                         = 0xd,\n\tADDR_SURF_P8_32x64_32x32                         = 0xe,\n\tADDR_SURF_P8_RESERVED0                           = 0xf,\n\tADDR_SURF_P16_32x32_8x16                         = 0x10,\n\tADDR_SURF_P16_32x32_16x16                        = 0x11,\n} PipeConfig;\ntypedef enum NumBanks {\n\tADDR_SURF_2_BANK                                 = 0x0,\n\tADDR_SURF_4_BANK                                 = 0x1,\n\tADDR_SURF_8_BANK                                 = 0x2,\n\tADDR_SURF_16_BANK                                = 0x3,\n} NumBanks;\ntypedef enum BankWidth {\n\tADDR_SURF_BANK_WIDTH_1                           = 0x0,\n\tADDR_SURF_BANK_WIDTH_2                           = 0x1,\n\tADDR_SURF_BANK_WIDTH_4                           = 0x2,\n\tADDR_SURF_BANK_WIDTH_8                           = 0x3,\n} BankWidth;\ntypedef enum BankHeight {\n\tADDR_SURF_BANK_HEIGHT_1                          = 0x0,\n\tADDR_SURF_BANK_HEIGHT_2                          = 0x1,\n\tADDR_SURF_BANK_HEIGHT_4                          = 0x2,\n\tADDR_SURF_BANK_HEIGHT_8                          = 0x3,\n} BankHeight;\ntypedef enum BankWidthHeight {\n\tADDR_SURF_BANK_WH_1                              = 0x0,\n\tADDR_SURF_BANK_WH_2                              = 0x1,\n\tADDR_SURF_BANK_WH_4                              = 0x2,\n\tADDR_SURF_BANK_WH_8                              = 0x3,\n} BankWidthHeight;\ntypedef enum MacroTileAspect {\n\tADDR_SURF_MACRO_ASPECT_1                         = 0x0,\n\tADDR_SURF_MACRO_ASPECT_2                         = 0x1,\n\tADDR_SURF_MACRO_ASPECT_4                         = 0x2,\n\tADDR_SURF_MACRO_ASPECT_8                         = 0x3,\n} MacroTileAspect;\ntypedef enum GATCL1RequestType {\n\tGATCL1_TYPE_NORMAL                               = 0x0,\n\tGATCL1_TYPE_SHOOTDOWN                            = 0x1,\n\tGATCL1_TYPE_BYPASS                               = 0x2,\n} GATCL1RequestType;\ntypedef enum TCC_CACHE_POLICIES {\n\tTCC_CACHE_POLICY_LRU                             = 0x0,\n\tTCC_CACHE_POLICY_STREAM                          = 0x1,\n} TCC_CACHE_POLICIES;\ntypedef enum MTYPE {\n\tMTYPE_NC_NV                                      = 0x0,\n\tMTYPE_NC                                         = 0x1,\n\tMTYPE_CC                                         = 0x2,\n\tMTYPE_UC                                         = 0x3,\n} MTYPE;\ntypedef enum PERFMON_COUNTER_MODE {\n\tPERFMON_COUNTER_MODE_ACCUM                       = 0x0,\n\tPERFMON_COUNTER_MODE_ACTIVE_CYCLES               = 0x1,\n\tPERFMON_COUNTER_MODE_MAX                         = 0x2,\n\tPERFMON_COUNTER_MODE_DIRTY                       = 0x3,\n\tPERFMON_COUNTER_MODE_SAMPLE                      = 0x4,\n\tPERFMON_COUNTER_MODE_CYCLES_SINCE_FIRST_EVENT    = 0x5,\n\tPERFMON_COUNTER_MODE_CYCLES_SINCE_LAST_EVENT     = 0x6,\n\tPERFMON_COUNTER_MODE_CYCLES_GE_HI                = 0x7,\n\tPERFMON_COUNTER_MODE_CYCLES_EQ_HI                = 0x8,\n\tPERFMON_COUNTER_MODE_INACTIVE_CYCLES             = 0x9,\n\tPERFMON_COUNTER_MODE_RESERVED                    = 0xf,\n} PERFMON_COUNTER_MODE;\ntypedef enum PERFMON_SPM_MODE {\n\tPERFMON_SPM_MODE_OFF                             = 0x0,\n\tPERFMON_SPM_MODE_16BIT_CLAMP                     = 0x1,\n\tPERFMON_SPM_MODE_16BIT_NO_CLAMP                  = 0x2,\n\tPERFMON_SPM_MODE_32BIT_CLAMP                     = 0x3,\n\tPERFMON_SPM_MODE_32BIT_NO_CLAMP                  = 0x4,\n\tPERFMON_SPM_MODE_RESERVED_5                      = 0x5,\n\tPERFMON_SPM_MODE_RESERVED_6                      = 0x6,\n\tPERFMON_SPM_MODE_RESERVED_7                      = 0x7,\n\tPERFMON_SPM_MODE_TEST_MODE_0                     = 0x8,\n\tPERFMON_SPM_MODE_TEST_MODE_1                     = 0x9,\n\tPERFMON_SPM_MODE_TEST_MODE_2                     = 0xa,\n} PERFMON_SPM_MODE;\ntypedef enum SurfaceTiling {\n\tARRAY_LINEAR                                     = 0x0,\n\tARRAY_TILED                                      = 0x1,\n} SurfaceTiling;\ntypedef enum SurfaceArray {\n\tARRAY_1D                                         = 0x0,\n\tARRAY_2D                                         = 0x1,\n\tARRAY_3D                                         = 0x2,\n\tARRAY_3D_SLICE                                   = 0x3,\n} SurfaceArray;\ntypedef enum ColorArray {\n\tARRAY_2D_ALT_COLOR                               = 0x0,\n\tARRAY_2D_COLOR                                   = 0x1,\n\tARRAY_3D_SLICE_COLOR                             = 0x3,\n} ColorArray;\ntypedef enum DepthArray {\n\tARRAY_2D_ALT_DEPTH                               = 0x0,\n\tARRAY_2D_DEPTH                                   = 0x1,\n} DepthArray;\ntypedef enum ENUM_NUM_SIMD_PER_CU {\n\tNUM_SIMD_PER_CU                                  = 0x4,\n} ENUM_NUM_SIMD_PER_CU;\ntypedef enum MEM_PWR_FORCE_CTRL {\n\tNO_FORCE_REQUEST                                 = 0x0,\n\tFORCE_LIGHT_SLEEP_REQUEST                        = 0x1,\n\tFORCE_DEEP_SLEEP_REQUEST                         = 0x2,\n\tFORCE_SHUT_DOWN_REQUEST                          = 0x3,\n} MEM_PWR_FORCE_CTRL;\ntypedef enum MEM_PWR_FORCE_CTRL2 {\n\tNO_FORCE_REQ                                     = 0x0,\n\tFORCE_LIGHT_SLEEP_REQ                            = 0x1,\n} MEM_PWR_FORCE_CTRL2;\ntypedef enum MEM_PWR_DIS_CTRL {\n\tENABLE_MEM_PWR_CTRL                              = 0x0,\n\tDISABLE_MEM_PWR_CTRL                             = 0x1,\n} MEM_PWR_DIS_CTRL;\ntypedef enum MEM_PWR_SEL_CTRL {\n\tDYNAMIC_SHUT_DOWN_ENABLE                         = 0x0,\n\tDYNAMIC_DEEP_SLEEP_ENABLE                        = 0x1,\n\tDYNAMIC_LIGHT_SLEEP_ENABLE                       = 0x2,\n} MEM_PWR_SEL_CTRL;\ntypedef enum MEM_PWR_SEL_CTRL2 {\n\tDYNAMIC_DEEP_SLEEP_EN                            = 0x0,\n\tDYNAMIC_LIGHT_SLEEP_EN                           = 0x1,\n} MEM_PWR_SEL_CTRL2;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}