{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 05 16:10:56 2021 " "Info: Processing started: Sun Dec 05 16:10:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Counter -c Counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Counter -c Counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 4 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count\[1\]~reg0 register count\[2\]~reg0 268.89 MHz 3.719 ns Internal " "Info: Clock \"clk\" has Internal fmax of 268.89 MHz between source register \"count\[1\]~reg0\" and destination register \"count\[2\]~reg0\" (period= 3.719 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.455 ns + Longest register register " "Info: + Longest register to register delay is 3.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[1\]~reg0 1 REG LCFF_X1_Y5_N9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N9; Fanout = 10; REG Node = 'count\[1\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1]~reg0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.624 ns) 1.130 ns count~33 2 COMB LCCOMB_X1_Y5_N0 1 " "Info: 2: + IC(0.506 ns) + CELL(0.624 ns) = 1.130 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'count~33'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { count[1]~reg0 count~33 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 1.696 ns count~34 3 COMB LCCOMB_X1_Y5_N10 1 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 1.696 ns; Loc. = LCCOMB_X1_Y5_N10; Fanout = 1; COMB Node = 'count~34'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { count~33 count~34 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 2.265 ns count~35 4 COMB LCCOMB_X1_Y5_N4 3 " "Info: 4: + IC(0.363 ns) + CELL(0.206 ns) = 2.265 ns; Loc. = LCCOMB_X1_Y5_N4; Fanout = 3; COMB Node = 'count~35'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { count~34 count~35 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.822 ns) 3.455 ns count\[2\]~reg0 5 REG LCFF_X1_Y5_N15 8 " "Info: 5: + IC(0.368 ns) + CELL(0.822 ns) = 3.455 ns; Loc. = LCFF_X1_Y5_N15; Fanout = 8; REG Node = 'count\[2\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { count~35 count[2]~reg0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.858 ns ( 53.78 % ) " "Info: Total cell delay = 1.858 ns ( 53.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.597 ns ( 46.22 % ) " "Info: Total interconnect delay = 1.597 ns ( 46.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.455 ns" { count[1]~reg0 count~33 count~34 count~35 count[2]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.455 ns" { count[1]~reg0 {} count~33 {} count~34 {} count~35 {} count[2]~reg0 {} } { 0.000ns 0.506ns 0.360ns 0.363ns 0.368ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.450 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.450 ns count\[2\]~reg0 2 REG LCFF_X1_Y5_N15 8 " "Info: 2: + IC(0.839 ns) + CELL(0.666 ns) = 2.450 ns; Loc. = LCFF_X1_Y5_N15; Fanout = 8; REG Node = 'count\[2\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clk count[2]~reg0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.611 ns ( 65.76 % ) " "Info: Total cell delay = 1.611 ns ( 65.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.839 ns ( 34.24 % ) " "Info: Total interconnect delay = 0.839 ns ( 34.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { clk count[2]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { clk {} clk~combout {} count[2]~reg0 {} } { 0.000ns 0.000ns 0.839ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.450 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.450 ns count\[1\]~reg0 2 REG LCFF_X1_Y5_N9 10 " "Info: 2: + IC(0.839 ns) + CELL(0.666 ns) = 2.450 ns; Loc. = LCFF_X1_Y5_N9; Fanout = 10; REG Node = 'count\[1\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clk count[1]~reg0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.611 ns ( 65.76 % ) " "Info: Total cell delay = 1.611 ns ( 65.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.839 ns ( 34.24 % ) " "Info: Total interconnect delay = 0.839 ns ( 34.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { clk count[1]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { clk {} clk~combout {} count[1]~reg0 {} } { 0.000ns 0.000ns 0.839ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { clk count[2]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { clk {} clk~combout {} count[2]~reg0 {} } { 0.000ns 0.000ns 0.839ns } { 0.000ns 0.945ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { clk count[1]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { clk {} clk~combout {} count[1]~reg0 {} } { 0.000ns 0.000ns 0.839ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.455 ns" { count[1]~reg0 count~33 count~34 count~35 count[2]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.455 ns" { count[1]~reg0 {} count~33 {} count~34 {} count~35 {} count[2]~reg0 {} } { 0.000ns 0.506ns 0.360ns 0.363ns 0.368ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.822ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { clk count[2]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { clk {} clk~combout {} count[2]~reg0 {} } { 0.000ns 0.000ns 0.839ns } { 0.000ns 0.945ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { clk count[1]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { clk {} clk~combout {} count[1]~reg0 {} } { 0.000ns 0.000ns 0.839ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "count\[2\]~reg0 con clk 6.853 ns register " "Info: tsu for register \"count\[2\]~reg0\" (data pin = \"con\", clock pin = \"clk\") is 6.853 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.343 ns + Longest pin register " "Info: + Longest pin to register delay is 9.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns con 1 PIN PIN_7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_7; Fanout = 5; PIN Node = 'con'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { con } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.015 ns) + CELL(0.624 ns) 7.584 ns count~34 2 COMB LCCOMB_X1_Y5_N10 1 " "Info: 2: + IC(6.015 ns) + CELL(0.624 ns) = 7.584 ns; Loc. = LCCOMB_X1_Y5_N10; Fanout = 1; COMB Node = 'count~34'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { con count~34 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 8.153 ns count~35 3 COMB LCCOMB_X1_Y5_N4 3 " "Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 8.153 ns; Loc. = LCCOMB_X1_Y5_N4; Fanout = 3; COMB Node = 'count~35'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { count~34 count~35 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.822 ns) 9.343 ns count\[2\]~reg0 4 REG LCFF_X1_Y5_N15 8 " "Info: 4: + IC(0.368 ns) + CELL(0.822 ns) = 9.343 ns; Loc. = LCFF_X1_Y5_N15; Fanout = 8; REG Node = 'count\[2\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { count~35 count[2]~reg0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.597 ns ( 27.80 % ) " "Info: Total cell delay = 2.597 ns ( 27.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.746 ns ( 72.20 % ) " "Info: Total interconnect delay = 6.746 ns ( 72.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.343 ns" { con count~34 count~35 count[2]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.343 ns" { con {} con~combout {} count~34 {} count~35 {} count[2]~reg0 {} } { 0.000ns 0.000ns 6.015ns 0.363ns 0.368ns } { 0.000ns 0.945ns 0.624ns 0.206ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.450 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.450 ns count\[2\]~reg0 2 REG LCFF_X1_Y5_N15 8 " "Info: 2: + IC(0.839 ns) + CELL(0.666 ns) = 2.450 ns; Loc. = LCFF_X1_Y5_N15; Fanout = 8; REG Node = 'count\[2\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clk count[2]~reg0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.611 ns ( 65.76 % ) " "Info: Total cell delay = 1.611 ns ( 65.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.839 ns ( 34.24 % ) " "Info: Total interconnect delay = 0.839 ns ( 34.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { clk count[2]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { clk {} clk~combout {} count[2]~reg0 {} } { 0.000ns 0.000ns 0.839ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.343 ns" { con count~34 count~35 count[2]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.343 ns" { con {} con~combout {} count~34 {} count~35 {} count[2]~reg0 {} } { 0.000ns 0.000ns 6.015ns 0.363ns 0.368ns } { 0.000ns 0.945ns 0.624ns 0.206ns 0.822ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { clk count[2]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { clk {} clk~combout {} count[2]~reg0 {} } { 0.000ns 0.000ns 0.839ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk count\[5\] count\[5\]~reg0 8.427 ns register " "Info: tco from clock \"clk\" to destination pin \"count\[5\]\" through register \"count\[5\]~reg0\" is 8.427 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.450 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.450 ns count\[5\]~reg0 2 REG LCFF_X1_Y5_N21 6 " "Info: 2: + IC(0.839 ns) + CELL(0.666 ns) = 2.450 ns; Loc. = LCFF_X1_Y5_N21; Fanout = 6; REG Node = 'count\[5\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clk count[5]~reg0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.611 ns ( 65.76 % ) " "Info: Total cell delay = 1.611 ns ( 65.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.839 ns ( 34.24 % ) " "Info: Total interconnect delay = 0.839 ns ( 34.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { clk count[5]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { clk {} clk~combout {} count[5]~reg0 {} } { 0.000ns 0.000ns 0.839ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.673 ns + Longest register pin " "Info: + Longest register to pin delay is 5.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[5\]~reg0 1 REG LCFF_X1_Y5_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N21; Fanout = 6; REG Node = 'count\[5\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[5]~reg0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.447 ns) + CELL(3.226 ns) 5.673 ns count\[5\] 2 PIN PIN_57 0 " "Info: 2: + IC(2.447 ns) + CELL(3.226 ns) = 5.673 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'count\[5\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.673 ns" { count[5]~reg0 count[5] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 56.87 % ) " "Info: Total cell delay = 3.226 ns ( 56.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.447 ns ( 43.13 % ) " "Info: Total interconnect delay = 2.447 ns ( 43.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.673 ns" { count[5]~reg0 count[5] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.673 ns" { count[5]~reg0 {} count[5] {} } { 0.000ns 2.447ns } { 0.000ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { clk count[5]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { clk {} clk~combout {} count[5]~reg0 {} } { 0.000ns 0.000ns 0.839ns } { 0.000ns 0.945ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.673 ns" { count[5]~reg0 count[5] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.673 ns" { count[5]~reg0 {} count[5] {} } { 0.000ns 2.447ns } { 0.000ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "count\[2\]~reg0 reset clk -4.085 ns register " "Info: th for register \"count\[2\]~reg0\" (data pin = \"reset\", clock pin = \"clk\") is -4.085 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.450 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.450 ns count\[2\]~reg0 2 REG LCFF_X1_Y5_N15 8 " "Info: 2: + IC(0.839 ns) + CELL(0.666 ns) = 2.450 ns; Loc. = LCFF_X1_Y5_N15; Fanout = 8; REG Node = 'count\[2\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clk count[2]~reg0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.611 ns ( 65.76 % ) " "Info: Total cell delay = 1.611 ns ( 65.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.839 ns ( 34.24 % ) " "Info: Total interconnect delay = 0.839 ns ( 34.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { clk count[2]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { clk {} clk~combout {} count[2]~reg0 {} } { 0.000ns 0.000ns 0.839ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.841 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns reset 1 PIN PIN_26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 5; PIN Node = 'reset'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.226 ns) + CELL(0.660 ns) 6.841 ns count\[2\]~reg0 2 REG LCFF_X1_Y5_N15 8 " "Info: 2: + IC(5.226 ns) + CELL(0.660 ns) = 6.841 ns; Loc. = LCFF_X1_Y5_N15; Fanout = 8; REG Node = 'count\[2\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { reset count[2]~reg0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.615 ns ( 23.61 % ) " "Info: Total cell delay = 1.615 ns ( 23.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.226 ns ( 76.39 % ) " "Info: Total interconnect delay = 5.226 ns ( 76.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.841 ns" { reset count[2]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.841 ns" { reset {} reset~combout {} count[2]~reg0 {} } { 0.000ns 0.000ns 5.226ns } { 0.000ns 0.955ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { clk count[2]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { clk {} clk~combout {} count[2]~reg0 {} } { 0.000ns 0.000ns 0.839ns } { 0.000ns 0.945ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.841 ns" { reset count[2]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.841 ns" { reset {} reset~combout {} count[2]~reg0 {} } { 0.000ns 0.000ns 5.226ns } { 0.000ns 0.955ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 05 16:10:56 2021 " "Info: Processing ended: Sun Dec 05 16:10:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
