{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 454, "design__inferred_latch__count": 0, "design__instance__count": 645, "design__instance__area": 5624.14, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0008365211542695761, "power__switching__total": 0.00099610083270818, "power__leakage__total": 5.866767516238269e-09, "power__total": 0.0018326278077438474, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2529407588307975, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25276709218925886, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.34091785914799927, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.2725991731724813, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.340918, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 8, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2538081761044693, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2538020143665084, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9199081756714823, "timing__setup__ws__corner:nom_ss_100C_1v60": -0.5982023934410686, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -0.5982023934410686, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -0.5982023934410686, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.919908, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 1, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2526067759799689, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.252430528069825, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11804346723104486, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.809994760857399, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.118043, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 8, "design__max_fanout_violation__count": 3, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2521057045592087, "clock__skew__worst_setup": 0.2519921287405774, "timing__hold__ws": 0.11506235179216091, "timing__setup__ws": -0.7327303415856583, "timing__hold__tns": 0, "timing__setup__tns": -0.7327303415856583, "timing__hold__wns": 0, "timing__setup__wns": -0.7327303415856583, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.115062, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 3, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 101.13 111.85", "design__core__bbox": "5.52 10.88 95.22 100.64", "design__io": 127, "design__die__area": 11311.4, "design__core__area": 8051.47, "design__instance__count__stdcell": 750, "design__instance__area__stdcell": 5755.52, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.714841, "design__instance__utilization__stdcell": 0.714841, "design__rows": 33, "design__rows:unithd": 33, "design__sites": 6435, "design__sites:unithd": 6435, "design__instance__count__class:buffer": 2, "design__instance__area__class:buffer": 7.5072, "design__instance__count__class:inverter": 18, "design__instance__area__class:inverter": 70.0672, "design__instance__count__class:sequential_cell": 43, "design__instance__area__class:sequential_cell": 932.144, "design__instance__count__class:multi_input_combinational_cell": 403, "design__instance__area__class:multi_input_combinational_cell": 3410.77, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 125, "design__io__hpwl": 4302537, "design__instance__count__class:timing_repair_buffer": 171, "design__instance__area__class:timing_repair_buffer": 1048.51, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 20108.3, "design__violations": 0, "design__instance__count__class:clock_buffer": 7, "design__instance__area__class:clock_buffer": 146.39, "design__instance__count__class:clock_inverter": 1, "design__instance__area__class:clock_inverter": 8.7584, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 30, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "antenna_diodes_count": 0, "route__net": 724, "route__net__special": 2, "route__drc_errors__iter:0": 560, "route__wirelength__iter:0": 22399, "route__drc_errors__iter:1": 483, "route__wirelength__iter:1": 22237, "route__drc_errors__iter:2": 318, "route__wirelength__iter:2": 22215, "route__drc_errors__iter:3": 73, "route__wirelength__iter:3": 22020, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 22038, "route__drc_errors": 0, "route__wirelength": 22038, "route__vias": 5342, "route__vias__singlecut": 5342, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 145, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2523873403929457, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.25227587399812085, "timing__hold__ws__corner:min_tt_025C_1v80": 0.33646014704460286, "timing__setup__ws__corner:min_tt_025C_1v80": 3.3538919257807005, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.33646, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 8, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.25313266088603126, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2531343817317681, "timing__hold__ws__corner:min_ss_100C_1v60": 0.9146225702352085, "timing__setup__ws__corner:min_ss_100C_1v60": -0.4430953507300105, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -0.4430953507300105, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -0.4430953507300105, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.914623, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 1, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2521057045592087, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2519921287405774, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11506235179216091, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.862874240926619, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.115062, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.25447059069084627, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2536529669212371, "timing__hold__ws__corner:max_tt_025C_1v80": 0.34532366832352657, "timing__setup__ws__corner:max_tt_025C_1v80": 3.1949062078011154, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.345324, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 8, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2547810645684635, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.254758860107343, "timing__hold__ws__corner:max_ss_100C_1v60": 0.927560277062825, "timing__setup__ws__corner:max_ss_100C_1v60": -0.7327303415856583, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -0.7327303415856583, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -0.7327303415856583, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.92756, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 1, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2542290339094318, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2532890080478959, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12095719213042812, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.761759565876139, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.120957, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 3, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79926, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79969, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00074437, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000703795, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000282016, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000703795, "design_powergrid__voltage__worst": 0.000703795, "design_powergrid__voltage__worst__net:VPWR": 1.79926, "design_powergrid__drop__worst": 0.00074437, "design_powergrid__drop__worst__net:VPWR": 0.00074437, "design_powergrid__voltage__worst__net:VGND": 0.000703795, "design_powergrid__drop__worst__net:VGND": 0.000703795, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000311, "ir__drop__worst": 0.000744, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}