
istflow -prj "D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Master.rvl" -design "WallPanel_FPGA_impl1.rvp" 
all messages logged in file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_error.log

Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/standard.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/standard.vhd(9): " arg1="standard" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/standard.vhd" arg3="9"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd(15): " arg1="std_logic_1164" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd" arg3="15"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd(178): " arg1="std_logic_1164" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd" arg3="178"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd(18): " arg1="qsim_logic" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd" arg3="18"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd(753): " arg1="qsim_logic" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd" arg3="753"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd(54): " arg1="numeric_bit" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd" arg3="54"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd(834): " arg1="numeric_bit" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd" arg3="834"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd(57): " arg1="numeric_std" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd" arg3="57"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd(874): " arg1="numeric_std" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd" arg3="874"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd(13): " arg1="textio" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd" arg3="13"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd(114): " arg1="textio" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd" arg3="114"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd(26): " arg1="std_logic_textio" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd" arg3="26"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd(72): " arg1="std_logic_textio" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd" arg3="72"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd(30): " arg1="std_logic_misc" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd" arg3="30"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd(182): " arg1="std_logic_misc" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd" arg3="182"  />
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="./.__tmp_vxr_0_(56): " arg1="math_real" arg2="./.__tmp_vxr_0_" arg3="56"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="./.__tmp_vxr_0_(685): " arg1="math_real" arg2="./.__tmp_vxr_0_" arg3="685"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9): " arg1="vl_types" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg3="9"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88): " arg1="vl_types" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg3="88"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd(25): " arg1="std_logic_arith" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd" arg3="25"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd(206): " arg1="std_logic_arith" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd" arg3="206"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_attr.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_attr.vhd(39): " arg1="attributes" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_attr.vhd" arg3="39"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd(35): " arg1="std_logic_signed" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd" arg3="35"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd(96): " arg1="std_logic_signed" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd" arg3="96"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd(35): " arg1="std_logic_unsigned" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd" arg3="35"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd(94): " arg1="std_logic_unsigned" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd" arg3="94"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3lf.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3lf.vhd(27): " arg1="components" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3lf.vhd" arg3="27"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/orca4.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/orca4.vhd(35): " arg1="orcacomp" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/orca4.vhd" arg3="35"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/synattr.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/synattr.vhd(50): " arg1="attributes" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/synattr.vhd" arg3="50"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd(6): " arg1="matrixdriver" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd(43): " arg1="behavioral" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd" arg3="43"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd(6): " arg1="matrixbushandler" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd(35): " arg1="behavioral" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd" arg3="35"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd(6): " arg1="sram" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd(27): " arg1="behavioral" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd" arg3="27"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd(6): " arg1="pic" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd(33): " arg1="behavioral" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd" arg3="33"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd(6): " arg1="master" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd(34): " arg1="behavioral" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd" arg3="34"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(14): " arg1="outputbuffer" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(32): " arg1="structure" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd" arg3="32"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(14): " arg1="outputbuffer" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(32): " arg1="structure" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd" arg3="32"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(14): " arg1="pll" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(21): " arg1="structure" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd" arg3="21"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(14): " arg1="pll" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(21): " arg1="structure" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd" arg3="21"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(14): " arg1="gammaram" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(32): " arg1="structure" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd" arg3="32"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(14): " arg1="gammaram" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(32): " arg1="structure" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd" arg3="32"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(14): " arg1="spriteram" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(28): " arg1="structure" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd" arg3="28"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(14): " arg1="spriteram" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(28): " arg1="structure" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd" arg3="28"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd(14): " arg1="lut_ram" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd(32): " arg1="structure" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd" arg3="32"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd(14): " arg1="lut_ram" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd(32): " arg1="structure" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd" arg3="32"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd(6): " arg1="Master" arg2="Behavioral" arg3="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd" arg4="6"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd(6): " arg1="MatrixDriver_uniq_0" arg2="Behavioral" arg3="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd" arg4="6"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(14): " arg1="Outputbuffer_uniq_0" arg2="Structure" arg3="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd" arg4="14"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd(6): " arg1="MatrixBusHandler_uniq_0" arg2="Behavioral" arg3="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd" arg4="6"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(14): " arg1="GammaRam_uniq_0" arg2="Structure" arg3="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd" arg4="14"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(14): " arg1="SpriteRam_uniq_0" arg2="Structure" arg3="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd" arg4="14"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd(14): " arg1="LUT_RAM_uniq_0" arg2="Structure" arg3="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd" arg4="14"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd(14): " arg1="LUT_RAM_uniq_1" arg2="Structure" arg3="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd" arg4="14"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd(14): " arg1="LUT_RAM_uniq_2" arg2="Structure" arg3="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd" arg4="14"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd(14): " arg1="LUT_RAM_uniq_3" arg2="Structure" arg3="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd" arg4="14"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd(6): " arg1="SRAM_uniq_0" arg2="Behavioral" arg3="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd" arg4="6"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd(6): " arg1="PIC_uniq_0" arg2="Behavioral" arg3="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd" arg4="6"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(14): " arg1="PLL_uniq_0" arg2="Structure" arg3="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd" arg4="14"  />
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="10"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="12"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "C:/lscc/diamond/3.11_x64/tcltk/bin/tclsh" "D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_generate.tcl".
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd(34,14-34,24) (VHDL-1201) re-analyze unit behavioral since unit pll_uniq_0 is overwritten or removed" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd" arg2="34"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd(35,14-35,24) (VHDL-1201) re-analyze unit behavioral since unit lut_ram_uniq_3 is overwritten or removed" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd" arg2="35"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd(43,14-43,24) (VHDL-1201) re-analyze unit behavioral since unit outputbuffer_uniq_0 is overwritten or removed" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd" arg2="43"  />
all messages logged in file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_error.log
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd" arg2="9"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd" arg2="15"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd" arg2="178"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg2="18"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg2="753"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg2="54"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg2="834"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg2="57"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg2="874"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/Master/master_la0_sim.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/Master/master_la0_sim.vhd(13,8-13,18) (VHDL-1012) analyzing entity master_la0" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/Master/master_la0_sim.vhd" arg2="13"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/Master/master_la0_sim.vhd(35,14-35,26) (VHDL-1010) analyzing architecture master_la0_u" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/Master/master_la0_sim.vhd" arg2="35"  />
all messages logged in file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_error.log
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd" arg2="9"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd" arg2="15"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd" arg2="178"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg2="18"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg2="753"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg2="54"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg2="834"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg2="57"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg2="874"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd" arg2="13"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd" arg2="114"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd" arg2="26"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd" arg2="72"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd" arg2="30"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd" arg2="182"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real" arg1="./.__tmp_vxr_0_" arg2="56"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real" arg1="./.__tmp_vxr_0_" arg2="685"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg2="9"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg2="88"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd" arg2="25"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd" arg2="206"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_attr.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_attr.vhd" arg2="39"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd" arg2="35"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd" arg2="96"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd" arg2="35"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd" arg2="94"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3lf.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3lf.vhd(27,9-27,19) (VHDL-1014) analyzing package components" arg1="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3lf.vhd" arg2="27"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/orca4.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/orca4.vhd(35,9-35,17) (VHDL-1014) analyzing package orcacomp" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/orca4.vhd" arg2="35"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/synattr.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/synattr.vhd" arg2="50"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd(6,8-6,22) (VHDL-1012) analyzing entity reveal_coretop" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd(22,14-22,17) (VHDL-1010) analyzing architecture one" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd" arg2="22"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd(6,8-6,20) (VHDL-1012) analyzing entity matrixdriver" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd(43,14-43,24) (VHDL-1010) analyzing architecture behavioral" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd" arg2="43"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd(6,8-6,24) (VHDL-1012) analyzing entity matrixbushandler" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd(35,14-35,24) (VHDL-1010) analyzing architecture behavioral" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd" arg2="35"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd(6,8-6,12) (VHDL-1012) analyzing entity sram" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd(27,14-27,24) (VHDL-1010) analyzing architecture behavioral" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd" arg2="27"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd(6,8-6,11) (VHDL-1012) analyzing entity pic" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd(33,14-33,24) (VHDL-1010) analyzing architecture behavioral" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd" arg2="33"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd(6,8-6,14) (VHDL-1012) analyzing entity master" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd(34,14-34,24) (VHDL-1010) analyzing architecture behavioral" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd" arg2="34"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(14,8-14,20) (VHDL-1012) analyzing entity outputbuffer" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(32,14-32,23) (VHDL-1010) analyzing architecture structure" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd" arg2="32"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(14,8-14,20) (VHDL-1012) analyzing entity outputbuffer" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(32,14-32,23) (VHDL-1010) analyzing architecture structure" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd" arg2="32"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(14,8-14,11) (VHDL-1012) analyzing entity pll" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(21,14-21,23) (VHDL-1010) analyzing architecture structure" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd" arg2="21"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(14,8-14,11) (VHDL-1012) analyzing entity pll" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(21,14-21,23) (VHDL-1010) analyzing architecture structure" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd" arg2="21"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(14,8-14,16) (VHDL-1012) analyzing entity gammaram" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(32,14-32,23) (VHDL-1010) analyzing architecture structure" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd" arg2="32"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(14,8-14,16) (VHDL-1012) analyzing entity gammaram" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(32,14-32,23) (VHDL-1010) analyzing architecture structure" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd" arg2="32"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(14,8-14,17) (VHDL-1012) analyzing entity spriteram" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(28,14-28,23) (VHDL-1010) analyzing architecture structure" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd" arg2="28"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(14,8-14,17) (VHDL-1012) analyzing entity spriteram" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(28,14-28,23) (VHDL-1010) analyzing architecture structure" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd" arg2="28"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd(14,8-14,15) (VHDL-1012) analyzing entity lut_ram" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd(32,14-32,23) (VHDL-1010) analyzing architecture structure" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd" arg2="32"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd(14,8-14,15) (VHDL-1012) analyzing entity lut_ram" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd(32,14-32,23) (VHDL-1010) analyzing architecture structure" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd" arg2="32"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd(6,8-6,14) (VHDL-1067) elaborating Master(Behavioral)" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd(6,8-6,20) (VHDL-1067) elaborating MatrixDriver_uniq_0(Behavioral)" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(14,8-14,20) (VHDL-1067) elaborating Outputbuffer_uniq_0(Structure)" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd(6,8-6,24) (VHDL-1067) elaborating MatrixBusHandler_uniq_0(Behavioral)" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(14,8-14,16) (VHDL-1067) elaborating GammaRam_uniq_0(Structure)" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(14,8-14,17) (VHDL-1067) elaborating SpriteRam_uniq_0(Structure)" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd(14,8-14,15) (VHDL-1067) elaborating LUT_RAM_uniq_0(Structure)" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd(14,8-14,15) (VHDL-1067) elaborating LUT_RAM_uniq_1(Structure)" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd(14,8-14,15) (VHDL-1067) elaborating LUT_RAM_uniq_2(Structure)" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd(14,8-14,15) (VHDL-1067) elaborating LUT_RAM_uniq_3(Structure)" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/LUT_RAM.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd(6,8-6,12) (VHDL-1067) elaborating SRAM_uniq_0(Behavioral)" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd(6,8-6,11) (VHDL-1067) elaborating PIC_uniq_0(Behavioral)" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(14,8-14,11) (VHDL-1067) elaborating PLL_uniq_0(Structure)" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="0" arg0="(VHDL-9000) input pin clk has no actual or default value"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd(8,9-8,12) (VHDL-1259) clk is declared here" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="0" arg0="(VHDL-9000) input pin reset_n has no actual or default value"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd(9,9-9,16) (VHDL-1259) reset_n is declared here" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd" arg2="9"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="0" arg0="(VHDL-9000) input pin trigger_din has no actual or default value"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd(10,9-10,20) (VHDL-1259) trigger_din is declared here" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd" arg2="10"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="0" arg0="(VHDL-9000) input pin trigger_en has no actual or default value"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd(11,9-11,19) (VHDL-1259) trigger_en is declared here" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd" arg2="11"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="0" arg0="(VHDL-9000) input pin trace_din has no actual or default value"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd(13,3-13,12) (VHDL-1259) trace_din is declared here" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd" arg2="13"  />
(VHDL-1490) Pretty printing all units in library work to file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_rvl_top.vhd
Lpf file 'D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/WallPanel_FPGA.lpf' is updated.

synthesis -f "WallPanel_FPGA_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Tue Jan 12 13:07:46 2021


Command Line:  synthesis -f WallPanel_FPGA_impl1_lattice.synproj -gui -msgset D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO3LF.
The -s option is 6.
The -t option is CABGA256.
The -d option is LCMXO3LF-9400C.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : MachXO3LF

### Device  : LCMXO3LF-9400C

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = Master.
Target frequency = 145.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.11_x64/ispfpga/xo3c00f/data (searchpath added)
-p D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1 (searchpath added)
-p D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA (searchpath added)
-p D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/Master (searchpath added)
Key file = C:/lscc/diamond/3.11_x64/module/reveal/document/reveal_test.dat
Mixed language design
File C:/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v is encrypted

File C:/lscc/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v is encrypted

File C:/lscc/diamond/3.11_x64/module/reveal/src/ertl/JTAG_SOFT.v is encrypted

Verilog design file = C:/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = C:/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v
Verilog design file = C:/lscc/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v
Verilog design file = C:/lscc/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/wb2sci.v
Verilog design file = C:/lscc/diamond/3.11_x64/module/reveal/src/ertl/JTAG_SOFT.v
Verilog design file = D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/master_la0_trig_gen.v
Verilog design file = D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/master_la0_gen.v
VHDL library = work
VHDL design file = D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_rvl_top.vhd
NGD file = WallPanel_FPGA_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file c:/lscc/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/wb2sci.v. VERI-1482
Analyzing Verilog file d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_la0_trig_gen.v. VERI-1482
Analyzing Verilog file d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_la0_gen.v. VERI-1482
Analyzing Verilog file .__ydixd0.v. VERI-1482
Analyzing Verilog file .__ydixd0.v. VERI-1482
Analyzing VHDL file d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(4): " arg1="reveal_coretop" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="4"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(18): " arg1="one" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="18"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(249): " arg1="matrixdriver" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="249"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(278): " arg1="behavioral" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="278"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(468): " arg1="matrixbushandler" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="468"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(491): " arg1="behavioral" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="491"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1013): " arg1="sram" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1013"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1030): " arg1="behavioral" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1030"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1107): " arg1="pic" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1107"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1129): " arg1="behavioral" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1129"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1228): " arg1="master" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1228"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1294): " arg1="matrixdriver_uniq_0" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1294"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1327): " arg1="matrixbushandler_uniq_0" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1327"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1511): " arg1="sram_uniq_0" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1511"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1532): " arg1="pic_uniq_0" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1532"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1558): " arg1="pll_uniq_0" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1558"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1565): " arg1="behavioral" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1565"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1861): " arg1="outputbuffer" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1861"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1879): " arg1="structure" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1879"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(2252): " arg1="pll" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="2252"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(2259): " arg1="structure" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="2259"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(2401): " arg1="gammaram" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="2401"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(2419): " arg1="structure" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="2419"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(2597): " arg1="spriteram" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="2597"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(2611): " arg1="structure" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="2611"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(3310): " arg1="lut_ram" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="3310"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(3328): " arg1="structure" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="3328"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(3491): " arg1="outputbuffer_uniq_0" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="3491"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(3509): " arg1="behavioral" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="3509"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(3695): " arg1="structure" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="3695"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(4068): " arg1="gammaram_uniq_0" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="4068"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(4088): " arg1="spriteram_uniq_0" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="4088"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(4104): " arg1="lut_ram_uniq_0" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="4104"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(4124): " arg1="lut_ram_uniq_1" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="4124"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(4144): " arg1="lut_ram_uniq_2" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="4144"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(4164): " arg1="lut_ram_uniq_3" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="4164"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(4182): " arg1="behavioral" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="4182"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(5129): " arg1="structure" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="5129"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(5305): " arg1="structure" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="5305"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(6002): " arg1="structure" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="6002"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(6163): " arg1="structure" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="6163"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(6324): " arg1="structure" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="6324"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(6485): " arg1="structure" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="6485"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(6646): " arg1="behavioral" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="6646"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(6719): " arg1="behavioral" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="6719"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(6814): " arg1="structure" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="6814"  />
unit Master is not yet analyzed. VHDL-1485
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1"  />
Top module language type = VHDL.
unit Master is not yet analyzed. VHDL-1485
d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1228): executing Master(Behavioral)

    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1812): " arg1="bus_req" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1812"  />
    <postMsg mid="35921613" type="Warning" dynamic="1" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1830): " arg1="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg2="1830"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1582): " arg1="BUS_req[3]" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1582"  />
    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1288): " arg1="Master" arg2="Behavioral" arg3="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg4="1288"  />
Top module name (VHDL, mixed language): Master
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo3c9400.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.6.
Top-level module name = Master.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="BUS_dir"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="BUS_DONE"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="BUS_VALID"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="BUS_RESET"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PIC_dir"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PIC_done"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PIC_VALID"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="MATRIX_done"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="MATRIX_VALID"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="MDM_dir"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="MDM_done"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="MDM_VALID"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="SRAM_done"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="SRAM_VALID"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(3540): " arg1="PWMArray[0][15]" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="3540"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(3541): " arg1="PWMMaxArray[10][15]" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="3541"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(3548): " arg1="brightness[15]" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="3548"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(4246): " arg1="yPre[7]" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="4246"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(4355): " arg1="currRowOffset_MULT[7]" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="4355"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="UART_RX"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="UART_TX"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PIC_CS"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LED[7]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LED[6]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LED[5]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LED[4]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LED[3]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LED[2]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LED[1]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LED[0]"  />
######## Missing driver on net UART_TX. Patching with GND.
######## Missing driver on net LED[7]. Patching with GND.
######## Missing driver on net LED[6]. Patching with GND.
######## Missing driver on net LED[5]. Patching with GND.
######## Missing driver on net LED[4]. Patching with GND.
######## Missing driver on net LED[3]. Patching with GND.
######## Missing driver on net LED[2]. Patching with GND.
######## Missing driver on net LED[1]. Patching with GND.
######## Missing driver on net LED[0]. Patching with GND.
######## Missing driver on net BUS_req[3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][0]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][15]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][14]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][13]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][12]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][11]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][10]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][9]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][8]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][7]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][6]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][5]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][4]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][3]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][2]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][1]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][0]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][15]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][14]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][13]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][12]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][11]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][10]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][9]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][8]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][7]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][6]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][5]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][4]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][3]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][2]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][1]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][0]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][15]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][14]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][13]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][12]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][11]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][10]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][9]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][8]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][7]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][6]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][5]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][4]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][3]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][2]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][1]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][0]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][15]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][14]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][13]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][12]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][11]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][10]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][9]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][8]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][7]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][6]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][5]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][4]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][3]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][2]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][1]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][0]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][15]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][14]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][13]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][12]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][11]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][10]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][9]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][8]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][7]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][6]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][5]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][4]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][3]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][2]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][1]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][0]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][15]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][14]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][13]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][12]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][11]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][10]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][9]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][8]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][7]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][6]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][5]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][4]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][3]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][2]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][1]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][0]. Patching with GND.
######## Missing driver on net \MD/brightness[15]. Patching with GND.
######## Missing driver on net \MD/brightness[14]. Patching with GND.
######## Missing driver on net \MD/brightness[13]. Patching with GND.
######## Missing driver on net \MD/brightness[12]. Patching with GND.
######## Missing driver on net \MD/brightness[11]. Patching with GND.
######## Missing driver on net \MD/brightness[10]. Patching with GND.
######## Missing driver on net \MD/brightness[9]. Patching with GND.
######## Missing driver on net \MD/brightness[8]. Patching with GND.
######## Missing driver on net \MD/brightness[7]. Patching with GND.
######## Missing driver on net \MD/brightness[6]. Patching with GND.
######## Missing driver on net \MD/brightness[5]. Patching with GND.
######## Missing driver on net \MD/brightness[4]. Patching with GND.
######## Missing driver on net \MDM/yPre[7]. Patching with GND.
######## Missing driver on net \MDM/yPre[6]. Patching with GND.
######## Missing driver on net \MDM/yPre[5]. Patching with GND.
######## Missing driver on net \MDM/currRowOffset_MULT[7]. Patching with GND.



    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\MDM/GR_WR_DOUT_16"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\MDM/GR_WR_DOUT_16"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\MDM/GR_WR_DOUT_16"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\MDM/GR_WR_DOUT_16"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\MDM/GR_WR_DOUT_16"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\MDM/GR_WR_DOUT_16"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\MD/currPWMCountMax"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\MD/currPWMCountMax"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\MD/currPWMCountMax"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="BUS_currGrantID"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="BUS_currGrantID"  />
######## Found 4 RTL RAMs in the design.
######## Mapping RTL RAM \MDM/Sprite_positions to 16 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM \MDM/Sprite_sizes to 16 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM \MDM/Sprite_options to 16 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM \MDM/Sprite_pointers to 16 Distributed blocks in PSEUDO_DUAL_PORT Mode

SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Tue Jan 12 13:07:52 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : c:/lscc/diamond/3.11_x64/ispfpga/bin/nt64/scuba.exe -w -n mult_8u_8u -lang verilog -bb -arch xo3c00f -type dspmult -pfu_mult -widtha 8 -widthb 8 -widthp 16 -pl_stages 0 
    Circuit name     : mult_8u_8u
    Module type      : dspmult
    Module Version   : 4.2
    Ports            : 
	Inputs       : A[7:0], B[7:0]
	Outputs      : P[15:0]
    I/O buffer       : not inserted
    EDIF output      : mult_8u_8u.edn
    Verilog output   : mult_8u_8u.v
    Verilog template : mult_8u_8u_tmpl.v
    Verilog testbench: tb_mult_8u_8u_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mult_8u_8u.srp
    Estimated Resource Usage:
            LUT : 92

END   SCUBA Module Synthesis
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Analyzing Verilog file mult_8u_8u.v. VERI-1482
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[7]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[8]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[14]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[6]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[6]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[5]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[5]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[14]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[15]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[10]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[8]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[10]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[3]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[3]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[7]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[4]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[2]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[2]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[9]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[13]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[1]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[0]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[9]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[12]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[11]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[11]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[4]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[12]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[11]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[8]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[12]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[7]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[14]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[4]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[10]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[9]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[15]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[3]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[2]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[6]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[5]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[13]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[1]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[0]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[1]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[0]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[13]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[15]"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(4814): " arg1="a[7]" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="4814"  />
SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Tue Jan 12 13:07:52 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : c:/lscc/diamond/3.11_x64/ispfpga/bin/nt64/scuba.exe -w -n mult_10u_9u -lang verilog -bb -arch xo3c00f -type dspmult -pfu_mult -widtha 10 -widthb 9 -widthp 19 -pl_stages 0 
    Circuit name     : mult_10u_9u
    Module type      : dspmult
    Module Version   : 4.2
    Ports            : 
	Inputs       : A[9:0], B[8:0]
	Outputs      : P[18:0]
    I/O buffer       : not inserted
    EDIF output      : mult_10u_9u.edn
    Verilog output   : mult_10u_9u.v
    Verilog template : mult_10u_9u_tmpl.v
    Verilog testbench: tb_mult_10u_9u_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mult_10u_9u.srp
    Estimated Resource Usage:
            LUT : 128

END   SCUBA Module Synthesis
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Analyzing Verilog file mult_10u_9u.v. VERI-1482
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120): " arg1="VHI" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="1120"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(43): " arg1="AND2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="43"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(138): " arg1="FADD2B" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="138"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(684): " arg1="MULT2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="684"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124): " arg1="VLO" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="1124"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(4818): " arg1="a[9]" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="4818"  />
SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Tue Jan 12 13:07:52 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : c:/lscc/diamond/3.11_x64/ispfpga/bin/nt64/scuba.exe -w -n mult_9u_9u -lang verilog -bb -arch xo3c00f -type dspmult -pfu_mult -widtha 9 -widthb 9 -widthp 18 -pl_stages 0 
    Circuit name     : mult_9u_9u
    Module type      : dspmult
    Module Version   : 4.2
    Ports            : 
	Inputs       : A[8:0], B[8:0]
	Outputs      : P[17:0]
    I/O buffer       : not inserted
    EDIF output      : mult_9u_9u.edn
    Verilog output   : mult_9u_9u.v
    Verilog template : mult_9u_9u_tmpl.v
    Verilog testbench: tb_mult_9u_9u_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mult_9u_9u.srp
    Estimated Resource Usage:
            LUT : 117

END   SCUBA Module Synthesis
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Analyzing Verilog file mult_9u_9u.v. VERI-1482
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120): " arg1="VHI" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="1120"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(43): " arg1="AND2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="43"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(138): " arg1="FADD2B" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="138"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(684): " arg1="MULT2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="684"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124): " arg1="VLO" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="1124"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(4818): " arg1="a[8]" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="4818"  />
SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Tue Jan 12 13:07:52 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : c:/lscc/diamond/3.11_x64/ispfpga/bin/nt64/scuba.exe -w -n mult_10u_9u -lang verilog -bb -arch xo3c00f -type dspmult -pfu_mult -widtha 10 -widthb 9 -widthp 19 -pl_stages 0 
    Circuit name     : mult_10u_9u
    Module type      : dspmult
    Module Version   : 4.2
    Ports            : 
	Inputs       : A[9:0], B[8:0]
	Outputs      : P[18:0]
    I/O buffer       : not inserted
    EDIF output      : mult_10u_9u.edn
    Verilog output   : mult_10u_9u.v
    Verilog template : mult_10u_9u_tmpl.v
    Verilog testbench: tb_mult_10u_9u_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mult_10u_9u.srp
    Estimated Resource Usage:
            LUT : 128

END   SCUBA Module Synthesis
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Analyzing Verilog file mult_10u_9u.v. VERI-1482
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120): " arg1="VHI" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="1120"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(43): " arg1="AND2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="43"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(138): " arg1="FADD2B" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="138"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(684): " arg1="MULT2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="684"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124): " arg1="VLO" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="1124"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="mult_10u_9u.v(8): " arg1="mult_10u_9u" arg2="mult_10u_9u.v" arg3="8"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(4819): " arg1="a[9]" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="4819"  />
SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Tue Jan 12 13:07:52 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : c:/lscc/diamond/3.11_x64/ispfpga/bin/nt64/scuba.exe -w -n mult_9u_9u -lang verilog -bb -arch xo3c00f -type dspmult -pfu_mult -widtha 9 -widthb 9 -widthp 18 -pl_stages 0 
    Circuit name     : mult_9u_9u
    Module type      : dspmult
    Module Version   : 4.2
    Ports            : 
	Inputs       : A[8:0], B[8:0]
	Outputs      : P[17:0]
    I/O buffer       : not inserted
    EDIF output      : mult_9u_9u.edn
    Verilog output   : mult_9u_9u.v
    Verilog template : mult_9u_9u_tmpl.v
    Verilog testbench: tb_mult_9u_9u_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mult_9u_9u.srp
    Estimated Resource Usage:
            LUT : 117

END   SCUBA Module Synthesis
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Analyzing Verilog file mult_9u_9u.v. VERI-1482
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120): " arg1="VHI" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="1120"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(43): " arg1="AND2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="43"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(138): " arg1="FADD2B" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="138"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(684): " arg1="MULT2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="684"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124): " arg1="VLO" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="1124"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="mult_9u_9u.v(8): " arg1="mult_9u_9u" arg2="mult_9u_9u.v" arg3="8"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(4819): " arg1="a[8]" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="4819"  />
SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Tue Jan 12 13:07:53 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : c:/lscc/diamond/3.11_x64/ispfpga/bin/nt64/scuba.exe -w -n mult_10u_9u -lang verilog -bb -arch xo3c00f -type dspmult -pfu_mult -widtha 10 -widthb 9 -widthp 19 -pl_stages 0 
    Circuit name     : mult_10u_9u
    Module type      : dspmult
    Module Version   : 4.2
    Ports            : 
	Inputs       : A[9:0], B[8:0]
	Outputs      : P[18:0]
    I/O buffer       : not inserted
    EDIF output      : mult_10u_9u.edn
    Verilog output   : mult_10u_9u.v
    Verilog template : mult_10u_9u_tmpl.v
    Verilog testbench: tb_mult_10u_9u_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mult_10u_9u.srp
    Estimated Resource Usage:
            LUT : 128

END   SCUBA Module Synthesis
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Analyzing Verilog file mult_10u_9u.v. VERI-1482
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120): " arg1="VHI" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="1120"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(43): " arg1="AND2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="43"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(138): " arg1="FADD2B" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="138"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(684): " arg1="MULT2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="684"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124): " arg1="VLO" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="1124"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="mult_10u_9u.v(8): " arg1="mult_10u_9u" arg2="mult_10u_9u.v" arg3="8"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(4820): " arg1="a[9]" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="4820"  />
SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Tue Jan 12 13:07:53 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : c:/lscc/diamond/3.11_x64/ispfpga/bin/nt64/scuba.exe -w -n mult_9u_9u -lang verilog -bb -arch xo3c00f -type dspmult -pfu_mult -widtha 9 -widthb 9 -widthp 18 -pl_stages 0 
    Circuit name     : mult_9u_9u
    Module type      : dspmult
    Module Version   : 4.2
    Ports            : 
	Inputs       : A[8:0], B[8:0]
	Outputs      : P[17:0]
    I/O buffer       : not inserted
    EDIF output      : mult_9u_9u.edn
    Verilog output   : mult_9u_9u.v
    Verilog template : mult_9u_9u_tmpl.v
    Verilog testbench: tb_mult_9u_9u_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mult_9u_9u.srp
    Estimated Resource Usage:
            LUT : 117

END   SCUBA Module Synthesis
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Analyzing Verilog file mult_9u_9u.v. VERI-1482
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120): " arg1="VHI" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="1120"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(43): " arg1="AND2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="43"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(138): " arg1="FADD2B" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="138"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(684): " arg1="MULT2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="684"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124): " arg1="VLO" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="1124"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="mult_9u_9u.v(8): " arg1="mult_9u_9u" arg2="mult_9u_9u.v" arg3="8"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(4820): " arg1="a[8]" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="4820"  />
SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Tue Jan 12 13:07:53 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : c:/lscc/diamond/3.11_x64/ispfpga/bin/nt64/scuba.exe -w -n mult_8u_9u -lang verilog -bb -arch xo3c00f -type dspmult -pfu_mult -widtha 8 -widthb 9 -widthp 17 -pl_stages 0 
    Circuit name     : mult_8u_9u
    Module type      : dspmult
    Module Version   : 4.2
    Ports            : 
	Inputs       : A[7:0], B[8:0]
	Outputs      : P[16:0]
    I/O buffer       : not inserted
    EDIF output      : mult_8u_9u.edn
    Verilog output   : mult_8u_9u.v
    Verilog template : mult_8u_9u_tmpl.v
    Verilog testbench: tb_mult_8u_9u_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mult_8u_9u.srp
    Estimated Resource Usage:
            LUT : 92

END   SCUBA Module Synthesis
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Analyzing Verilog file mult_8u_9u.v. VERI-1482
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120): " arg1="VHI" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="1120"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(43): " arg1="AND2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="43"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(138): " arg1="FADD2B" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="138"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(684): " arg1="MULT2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="684"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124): " arg1="VLO" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="1124"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(6761): " arg1="a[7]" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="6761"  />
SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Tue Jan 12 13:07:53 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : c:/lscc/diamond/3.11_x64/ispfpga/bin/nt64/scuba.exe -w -n mult_8u_8u -lang verilog -bb -arch xo3c00f -type dspmult -pfu_mult -widtha 8 -widthb 8 -widthp 16 -pl_stages 0 
    Circuit name     : mult_8u_8u
    Module type      : dspmult
    Module Version   : 4.2
    Ports            : 
	Inputs       : A[7:0], B[7:0]
	Outputs      : P[15:0]
    I/O buffer       : not inserted
    EDIF output      : mult_8u_8u.edn
    Verilog output   : mult_8u_8u.v
    Verilog template : mult_8u_8u_tmpl.v
    Verilog testbench: tb_mult_8u_8u_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mult_8u_8u.srp
    Estimated Resource Usage:
            LUT : 92

END   SCUBA Module Synthesis
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Analyzing Verilog file mult_8u_8u.v. VERI-1482
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120): " arg1="VHI" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="1120"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(43): " arg1="AND2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="43"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(138): " arg1="FADD2B" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="138"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(684): " arg1="MULT2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="684"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124): " arg1="VLO" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="1124"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="mult_8u_8u.v(8): " arg1="mult_8u_8u" arg2="mult_8u_8u.v" arg3="8"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(6761): " arg1="a[7]" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="6761"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="UART_RX"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PIC_CS"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(3632): " arg1="\MD/currPWMVal_i0_i15" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="3632"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(6715): " arg1="\RAM/state_i7" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="6715"  />
######## GSR will not be inferred because the gsr attribute is present in either the top or sub module or because an instantiated GSR is present.
Duplicate register/latch removal. \MDM/BUS_transferState_i3 is a one-to-one match with \MDM/BUS_transferState_i2.
Duplicate register/latch removal. \master_reveal_coretop_instance/core0/tm_u/rd_dout_tm_i0_i13 is a one-to-one match with \master_reveal_coretop_instance/core0/tm_u/rd_dout_tm_i0_i15.
Applying 145.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Master_prim.v file will not be written because encrypted design file is being used

    <postMsg mid="35001551" type="Warning" dynamic="2" navigation="0" arg0="D:\OneDrive\Lattice Diamond Projects\WallPanel_FPGA\impl1/pmi_distributed_dpramXbnoner24168de3ddc.v" arg1="D:\OneDrive\Lattice Diamond Projects\WallPanel_FPGA\impl1/Master_prim.v"  />
    <postMsg mid="35001551" type="Warning" dynamic="2" navigation="0" arg0="D:\OneDrive\Lattice Diamond Projects\WallPanel_FPGA\impl1/pmi_distributed_dpramXbnoner24168de3ddc.v" arg1="D:\OneDrive\Lattice Diamond Projects\WallPanel_FPGA\impl1/Master_prim.v"  />
    <postMsg mid="35001551" type="Warning" dynamic="2" navigation="0" arg0="D:\OneDrive\Lattice Diamond Projects\WallPanel_FPGA\impl1/pmi_distributed_dpramXbnoner24168de3ddc.v" arg1="D:\OneDrive\Lattice Diamond Projects\WallPanel_FPGA\impl1/Master_prim.v"  />
Results of NGD DRC are available in Master_drc.log.
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/data/neomacro.ngl'...
Loading NGO design 'lngotmp/pmi_distributed_dpramxbnoner24168de3ddc.ngo'...
Loading NGO design 'lngotmp/pmi_ram_dpxbnonesadr1739512173951211f540e2.ngo'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design 'C:/lscc/diamond/3.11_x64/ispfpga/xo3c00f/data/xo2chub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="UART_RX" arg2="UART_RX"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="UART_RX"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIC_CS" arg2="PIC_CS"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PIC_CS"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="master_reveal_coretop_instance/jupdate[0]" arg2="master_reveal_coretop_instance/jupdate[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/tdoa" arg2="xo2chub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/cdn" arg2="xo2chub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/ip_enable[15]" arg2="xo2chub/ip_enable[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/genblk7.un1_jtagf_u" arg2="xo2chub/genblk7.un1_jtagf_u"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/genblk7.un1_jtagf_u_1" arg2="xo2chub/genblk7.un1_jtagf_u_1"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="10"  />

Design Results:
   5663 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file WallPanel_FPGA_impl1.ngd.

################### Begin Area Report (Master)######################
Number of register bits => 1494 of 10021 (14 % )
AND2 => 93
BB => 32
CCU2D => 361
DP8KC => 37
DPR16X4C => 128
EHXPLLJ => 1
FADD2B => 287
FD1P3AX => 231
FD1P3AY => 4
FD1P3BX => 56
FD1P3DX => 726
FD1P3IX => 32
FD1S1A => 24
FD1S1D => 32
FD1S3AX => 49
FD1S3BX => 36
FD1S3DX => 304
GSR => 1
IB => 22
INV => 11
L6MUX21 => 90
LUT4 => 2423
MULT2 => 172
OB => 50
PFUMX => 286
ROM16X1A => 32
pmi_distributed_dpramXbnoner24168de3ddc => 4
pmi_ram_dpXbnonesadr1739512173951211f540e2 => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
jtagconn16 => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 47
  Net : PLL_Ent/LOGIC_CLOCK, loads : 936
  Net : MDM/SpriteRead_yInSprite_7__N_654[2]_derived_5, loads : 46
  Net : PIC_BUS_INTERFACE/PIC_OE_c_derived_19, loads : 33
  Net : PLL_Ent/PIXEL_CLOCK, loads : 24
  Net : MDM/Sprite_readClk, loads : 23
  Net : MDM/VRAM_WC, loads : 17
  Net : PLL_Ent/PIXEL_CLOCK_N_293, loads : 42
  Net : MDM/Sprite_writeClk, loads : 16
  Net : MDM/offsetLatchClockOrd, loads : 16
  Net : LOGIC_CLOCK_keep_N_57, loads : 10
  Net : MDM/SpriteLut_readClk, loads : 4
  Net : MDM/SpriteLut_writeClk, loads : 4
  Net : RAM/lastAddress_31__N_1219, loads : 2
  Net : RAM/lastAddress_31__N_1225, loads : 2
  Net : RAM/lastAddress_31__N_1226, loads : 2
  Net : MDM/GR_WR_CLK, loads : 3
  Net : RAM/lastAddress_31__N_1227, loads : 2
  Net : RAM/lastAddress_31__N_1212, loads : 2
  Net : RAM/lastAddress_31__N_1228, loads : 2
  Net : RAM/lastAddress_31__N_1214, loads : 2
  Net : RAM/lastAddress_31__N_1229, loads : 2
  Net : RAM/lastAddress_31__N_1216, loads : 2
  Net : RAM/lastAddress_31__N_1230, loads : 2
  Net : RAM/lastAddress_31__N_1218, loads : 2
  Net : RAM/lastAddress_31__N_1231, loads : 2
  Net : RAM/lastAddress_31__N_1220, loads : 2
  Net : RAM/lastAddress_31__N_1232, loads : 2
  Net : RAM/lastAddress_31__N_1222, loads : 2
  Net : RAM/lastAddress_31__N_1233, loads : 2
  Net : RAM/lastAddress_31__N_1224, loads : 2
  Net : RAM/lastAddress_31__N_1234, loads : 2
  Net : RAM/lastAddress_31__N_1211, loads : 2
  Net : RAM/lastAddress_31__N_1235, loads : 2
  Net : RAM/lastAddress_31__N_1215, loads : 2
  Net : RAM/lastAddress_31__N_1236, loads : 2
  Net : RAM/lastAddress_31__N_1221, loads : 2
  Net : RAM/lastAddress_31__N_1237, loads : 2
  Net : RAM/lastAddress_31__N_1223, loads : 2
  Net : RAM/lastAddress_31__N_1238, loads : 2
  Net : RAM/lastAddress_31__N_1217, loads : 2
  Net : RAM/lastAddress_31__N_1239, loads : 2
  Net : RAM/lastAddress_31__N_1213, loads : 2
  Net : RAM/lastAddress_31__N_1240, loads : 2
  Net : RAM/lastAddress_31__N_1242, loads : 2
  Net : RAM/lastAddress_31__N_1241, loads : 2
  Net : CLK_c, loads : 1
  Net : master_reveal_coretop_instance/jtck[0], loads : 1
Clock Enable Nets
Number of Clock Enables: 142
Top 10 highest fanout Clock Enables:
  Net : master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1713_enable_243, loads : 50
  Net : master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1713_enable_193, loads : 50
  Net : master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1713_enable_442, loads : 50
  Net : master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1713_enable_81, loads : 35
  Net : MDM/LOGIC_CLOCK_keep_enable_184, loads : 32
  Net : PIC_BUS_INTERFACE/LOGIC_CLOCK_keep_enable_229, loads : 27
  Net : master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1713_enable_269, loads : 26
  Net : MD/PIXEL_CLOCK_N_293_enable_26, loads : 26
  Net : MDM/LOGIC_CLOCK_keep_enable_115, loads : 23
  Net : RAM/LOGIC_CLOCK_keep_enable_89, loads : 18
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : master_reveal_coretop_instance/jtck_N_1713, loads : 566
  Net : master_reveal_coretop_instance/core0/trig_u/te_3/jrstn_N_1711, loads : 561
  Net : master_reveal_coretop_instance/core0/trig_u/tcnt_0/n29651, loads : 388
  Net : BUS_currGrantID[1], loads : 365
  Net : BUS_currGrantID[0], loads : 364
  Net : master_reveal_coretop_instance/core0/jtag_int_u/n29632, loads : 215
  Net : n29586, loads : 202
  Net : n29589, loads : 201
  Net : n29588, loads : 201
  Net : n29587, loads : 201
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk13 [get_nets                         |             |             |
\MDM/SpriteRead_yInSprite_7__N_654[2]_de|             |             |
rived_5]                                |            -|            -|     0  
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk12 [get_nets                         |             |             |
\PIC_BUS_INTERFACE/PIC_OE_c_derived_19] |            -|            -|     0  
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk11 [get_nets VRAM_WC_N]              |            -|            -|     0  
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk10 [get_nets PIXEL_CLOCK_N_293]      |            -|            -|     0  
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk9 [get_nets \MDM/offsetLatchClockOrd]|            -|            -|     0  
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk8 [get_nets \MDM/Sprite_writeClk]    |            -|            -|     0  
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk7 [get_nets reveal_ist_101_N]        |            -|            -|     0  
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk6 [get_nets LOGIC_CLOCK_keep_N_57]   |  145.011 MHz|   64.700 MHz|    11 *
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk5 [get_nets \MDM/GR_WR_CLK]          |            -|            -|     0  
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk4 [get_nets \MDM/SpriteLut_readClk]  |            -|            -|     0  
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk3 [get_nets \MDM/SpriteLut_writeClk] |  145.011 MHz|   89.127 MHz|     8 *
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk2 [get_nets PIXEL_CLOCK]             |  145.011 MHz|  131.406 MHz|     6 *
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk1 [get_nets LOGIC_CLOCK]             |  145.011 MHz|   57.461 MHz|    15 *
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk0 [get_nets                          |             |             |
\master_reveal_coretop_instance/jtck[0]]|  145.011 MHz|   68.488 MHz|    15 *
                                        |             |             |
--------------------------------------------------------------------------------


5 constraints not met.


Peak Memory Usage: 164.832  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 16.000  secs
--------------------------------------------------------------

map -a "MachXO3LF" -p LCMXO3LF-9400C -t CABGA256 -s 6 -oc Commercial   "WallPanel_FPGA_impl1.ngd" -o "WallPanel_FPGA_impl1_map.ncd" -pr "WallPanel_FPGA_impl1.prf" -mp "WallPanel_FPGA_impl1.mrp" -lpf "D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/WallPanel_FPGA_impl1.lpf" -lpf "D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/WallPanel_FPGA.lpf" -c 0           
map:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: WallPanel_FPGA_impl1.ngd
   Picdevice="LCMXO3LF-9400C"

   Pictype="CABGA256"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO3LF-9400CCABGA256, Performance used: 6.

Loading device for application map from file 'xo3c9400.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.6.

Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="UART_RX"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PIC_CS"  />
Removing unused logic...

Optimizing...

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="MDM/SpriteRead_yInSprite_7__N_654[2]_derived_5"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="UART_RX"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIC_CS"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/SRam/SpriteRam_15_0_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/SRam/SpriteRam_0_0_15"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/SRam/SpriteRam_1_0_14"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/SRam/SpriteRam_2_0_13"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/SRam/SpriteRam_3_0_12"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/SRam/SpriteRam_4_0_11"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/SRam/SpriteRam_5_0_10"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/SRam/SpriteRam_6_0_9"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/SRam/SpriteRam_7_0_8"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/SRam/SpriteRam_8_0_7"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/SRam/SpriteRam_9_0_6"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/SRam/SpriteRam_10_0_5"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/SRam/SpriteRam_11_0_4"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/SRam/SpriteRam_12_0_3"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/SRam/SpriteRam_13_0_2"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/SRam/SpriteRam_14_0_1"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/RedLut/LUT_RAM_0_0_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/GreenLut/LUT_RAM_0_0_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/GRam/GammaRam_0_1_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/GRam/GammaRam_0_0_1"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/BlueLut/LUT_RAM_0_0_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/AlphaLut/LUT_RAM_0_0_0"  />



Design Summary:
   Number of registers:   1553 out of 10021 (15%)
      PFU registers:         1553 out of  9400 (17%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:      2565 out of  4700 (55%)
      SLICEs as Logic/ROM:   2169 out of  4700 (46%)
      SLICEs as RAM:          396 out of  3525 (11%)
      SLICEs as Carry:        837 out of  4700 (18%)
   Number of LUT4s:        5066 out of  9400 (54%)
      Number used as logic LUTs:        2600
      Number used as distributed RAM:   792
      Number used as ripple logic:      1674
      Number used as shift registers:     0
   Number of PIO sites used: 104 + 4(JTAG) out of 207 (52%)
   Number of block RAMs:  47 out of 48 (98%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       Yes
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  45
     Net jtaghub16_jtck: 348 loads, 0 rising, 348 falling (Driver: xo2chub/genblk7.jtagf_u )
     Net LOGIC_CLOCK: 801 loads, 794 rising, 7 falling (Driver: PLL_Ent/PLLInst_0 )
     Net reveal_ist_101_N: 18 loads, 18 rising, 0 falling (Driver: MDM/Sprite_readClk_705 )
     Net VRAM_WC_N: 15 loads, 15 rising, 0 falling (Driver: MDM/VRAM_WC_699 )
     Net PIXEL_CLOCK: 49 loads, 15 rising, 34 falling (Driver: PLL_Ent/PLLInst_0 )
     Net PIC_OE_c_derived_19: 10 loads, 10 rising, 0 falling (Driver: PIC_BUS_INTERFACE/i1_2_lut_rep_486_3_lut )
     Net CLK_c: 1 loads, 1 rising, 0 falling (Driver: PIO CLK )
     Net MDM/offsetLatchClockOrd: 8 loads, 8 rising, 0 falling (Driver: MDM/offsetLatchClock_I_0_4_lut )
     Net MDM/SpriteRead_yInSprite_7__N_654[2]_derived_5: 3 loads, 3 rising, 0 falling (Driver: MDM/i4_4_lut_rep_494 )
     Net MDM/SpriteLut_readClk: 4 loads, 4 rising, 0 falling (Driver: MDM/SpriteLut_readClk_706 )
     Net MDM/GR_WR_CLK: 2 loads, 2 rising, 0 falling (Driver: MDM/GR_WR_CLK_731 )
     Net MDM/Sprite_writeClk: 16 loads, 16 rising, 0 falling (Driver: MDM/Sprite_writeClk_743 )
     Net MDM/SpriteLut_writeClk: 4 loads, 4 rising, 0 falling (Driver: MDM/SpriteLut_writeClk_744 )
     Net RAM/lastAddress_31__N_1226: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_255_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1211: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_240_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1227: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_256_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1225: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_254_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1242: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_271_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1224: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_253_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1241: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_270_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1212: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_241_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1213: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_242_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1214: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_243_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1215: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_244_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1216: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_245_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1217: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_246_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1218: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_247_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1219: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_248_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1220: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_249_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1221: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_250_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1223: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_252_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1222: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_251_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1228: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_257_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1229: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_258_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1240: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_269_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1230: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_259_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1231: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_260_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1232: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_261_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1233: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_262_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1234: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_263_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1235: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_264_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1236: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_265_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1237: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_266_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1238: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_267_2_lut_4_lut )
     Net RAM/lastAddress_31__N_1239: 1 loads, 1 rising, 0 falling (Driver: RAM/SRAM_WE_N_1157_I_0_268_2_lut_4_lut )
   Number of Clock Enables:  145
     Net master_reveal_coretop_instance/jtck_N_1713_enable_4: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/jtck_N_1713_enable_97: 9 loads, 9 LSLICEs
     Net jtaghub16_jupdate: 8 loads, 8 LSLICEs
     Net jtaghub16_ip_enable0: 13 loads, 13 LSLICEs
     Net master_reveal_coretop_instance/core0/op_code_2__N_2441: 2 loads, 2 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_29: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_30: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/op_code_2__N_2441_adj_4437: 2 loads, 2 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/tu_2/clk_N_keep_enable_27: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/tu_2/clk_N_keep_enable_28: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/op_code_2__N_2492: 2 loads, 2 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_97: 3 loads, 3 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_101: 3 loads, 3 LSLICEs
     Net master_reveal_coretop_instance/core0/op_code_2__N_2441_adj_4504: 2 loads, 2 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_25: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_26: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/jtck_N_1713_enable_47: 2 loads, 2 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/jtck_N_1713_enable_44: 9 loads, 9 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_3/clk_N_keep_enable_126: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/next_then_reg_wen: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_3/jtck_N_1713_enable_12: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_3/clk_N_keep_enable_31: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/cnt_contig_reg_wen: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/num_then_wen: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_3/clk_N_keep_enable_125: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_121: 2 loads, 2 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/jtck_N_1713_enable_498: 9 loads, 9 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_2/clk_N_keep_enable_122: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/next_then_reg_wen_adj_4467: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_2/jtck_N_1713_enable_11: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_2/jtck_N_1713_enable_516: 9 loads, 9 LSLICEs
     Net master_reveal_coretop_instance/core0/cnt_contig_reg_wen_adj_4508: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/num_then_wen_adj_4509: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_2/jtck_N_1713_enable_501: 2 loads, 2 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_1/clk_N_keep_enable_119: 3 loads, 3 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_1/clk_N_keep_enable_120: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/next_then_reg_wen_adj_4472: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/jtck_N_1713_enable_10: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/cnt_contig_reg_wen_adj_4512: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/jtck_N_1713_enable_483: 2 loads, 2 LSLICEs
     Net master_reveal_coretop_instance/core0/num_then_wen_adj_4513: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_0/next_then_reg_wen: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_0/jtck_N_1713_enable_9: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/clk_N_keep_enable_116: 8 loads, 8 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_0/clk_N_keep_enable_118: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_0/clk_N_keep_enable_117: 3 loads, 3 LSLICEs
     Net master_reveal_coretop_instance/core0/cnt_contig_reg_wen_adj_4519: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_0/jtck_N_1713_enable_480: 8 loads, 8 LSLICEs
     Net master_reveal_coretop_instance/core0/num_then_wen_adj_4520: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_0/jtck_N_1713_enable_519: 4 loads, 4 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_124: 2 loads, 2 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_129: 2 loads, 2 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_130: 2 loads, 2 LSLICEs
     Net master_reveal_coretop_instance/core0/reg0_read_N_2833: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_1: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_4: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/jtck_N_1713_enable_318: 25 loads, 25 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_53: 7 loads, 7 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_9: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_10: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_61: 5 loads, 5 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/trace_dout_int_172__N_3116: 5 loads, 5 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_69: 5 loads, 5 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_77: 5 loads, 5 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_139: 10 loads, 10 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_93: 5 loads, 5 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/sample_en_d: 4 loads, 4 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_20: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_21: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_131: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_37: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_40: 2 loads, 2 LSLICEs
     Net master_reveal_coretop_instance/core0/jtck_N_1713_enable_368: 26 loads, 26 LSLICEs
     Net master_reveal_coretop_instance/core0/jtck_N_1713_enable_418: 25 loads, 25 LSLICEs
     Net master_reveal_coretop_instance/core0/jtck_N_1713_enable_441: 12 loads, 12 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1713_enable_3: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1713_enable_81: 24 loads, 24 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1713_enable_442: 26 loads, 26 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1713_enable_193: 25 loads, 25 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1713_enable_82: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1713_enable_243: 25 loads, 25 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1713_enable_24: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1713_enable_450: 5 loads, 5 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1713_enable_465: 8 loads, 8 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1713_enable_19: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1713_enable_23: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1713_enable_25: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1713_enable_27: 2 loads, 2 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1713_enable_269: 13 loads, 13 LSLICEs
     Net MD/PIXEL_CLOCK_enable_7: 3 loads, 3 LSLICEs
     Net MD/PIXEL_CLOCK_enable_17: 2 loads, 2 LSLICEs
     Net MD/PIXEL_CLOCK_enable_20: 4 loads, 4 LSLICEs
     Net MD/PIXEL_CLOCK_N_293_enable_26: 18 loads, 18 LSLICEs
     Net MD/LOGIC_CLOCK_keep_enable_211: 9 loads, 9 LSLICEs
     Net MD/PIXEL_CLOCK_enable_8: 1 loads, 1 LSLICEs
     Net LOGIC_CLOCK_keep_N_57_enable_6: 2 loads, 2 LSLICEs
     Net MD/PIXEL_CLOCK_enable_9: 1 loads, 1 LSLICEs
     Net MD/PIXEL_CLOCK_enable_10: 1 loads, 1 LSLICEs
     Net MD/PIXEL_CLOCK_enable_11: 1 loads, 1 LSLICEs
     Net LOGIC_CLOCK_keep_enable_122: 2 loads, 2 LSLICEs
     Net LOGIC_CLOCK_keep_N_57_enable_7: 1 loads, 1 LSLICEs
     Net PIC_BUS_INTERFACE/LOGIC_CLOCK_keep_enable_1: 1 loads, 1 LSLICEs
     Net PIC_BUS_INTERFACE/LOGIC_CLOCK_keep_enable_92: 8 loads, 8 LSLICEs
     Net PIC_BUS_INTERFACE/LOGIC_CLOCK_keep_enable_66: 2 loads, 2 LSLICEs
     Net PIC_BUS_INTERFACE/LOGIC_CLOCK_keep_enable_229: 14 loads, 14 LSLICEs
     Net PIC_BUS_INTERFACE/LOGIC_CLOCK_keep_enable_42: 4 loads, 4 LSLICEs
     Net LOGIC_CLOCK_keep_N_57_enable_2: 1 loads, 1 LSLICEs
     Net PIC_BUS_INTERFACE/LOGIC_CLOCK_keep_enable_219: 1 loads, 1 LSLICEs
     Net PIC_BUS_INTERFACE/LOGIC_CLOCK_keep_enable_220: 1 loads, 1 LSLICEs
     Net PIC_BUS_INTERFACE/LOGIC_CLOCK_keep_enable_221: 1 loads, 1 LSLICEs
     Net PIC_BUS_INTERFACE/LOGIC_CLOCK_keep_enable_222: 1 loads, 1 LSLICEs
     Net PIC_BUS_INTERFACE/LOGIC_CLOCK_keep_enable_119: 1 loads, 1 LSLICEs
     Net LOGIC_CLOCK_keep_enable_218: 6 loads, 6 LSLICEs
     Net LOGIC_CLOCK_keep_enable_93: 1 loads, 1 LSLICEs
     Net LOGIC_CLOCK_keep_enable_61: 1 loads, 1 LSLICEs
     Net LOGIC_CLOCK_keep_enable_114: 1 loads, 1 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_7: 1 loads, 1 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_195: 7 loads, 7 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_11: 1 loads, 1 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_184: 16 loads, 16 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_153: 16 loads, 16 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_136: 4 loads, 4 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_230: 2 loads, 2 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_16: 1 loads, 1 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_129: 4 loads, 4 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_18: 1 loads, 1 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_115: 12 loads, 12 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_22: 1 loads, 1 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_67: 1 loads, 1 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_118: 1 loads, 1 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_237: 8 loads, 8 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_246: 5 loads, 5 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_71: 1 loads, 1 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_91: 1 loads, 1 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_120: 1 loads, 1 LSLICEs
     Net MDM/lastReadRow_4__N_307: 1 loads, 1 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_121: 1 loads, 1 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_196: 1 loads, 1 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_249: 2 loads, 2 LSLICEs
     Net RAM/SRAM_OE_N_1413: 8 loads, 8 LSLICEs
     Net RAM/LOGIC_CLOCK_keep_enable_4: 1 loads, 1 LSLICEs
     Net RAM/LOGIC_CLOCK_keep_enable_5: 1 loads, 1 LSLICEs
     Net RAM/LOGIC_CLOCK_keep_enable_89: 9 loads, 9 LSLICEs
     Net xo2chub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net xo2chub/er1_shift_reg8: 10 loads, 10 LSLICEs
   Number of local set/reset loads for net MDM/SpriteRead_yInSprite_7__N_654[2]_derived_5 merged into GSR:  36
   Number of LSRs:  82
     Net jtaghub16_jrstn: 336 loads, 336 LSLICEs
     Net master_reveal_coretop_instance/core0/n29651: 241 loads, 231 LSLICEs
     Net MD/PIXEL_CLOCK_enable_17: 2 loads, 2 LSLICEs
     Net MD/n29597: 3 loads, 3 LSLICEs
     Net MD/n11212: 2 loads, 2 LSLICEs
     Net MD/PWMArray_0__12__N_107: 1 loads, 1 LSLICEs
     Net Matrix_CTRL_Out_c_1: 9 loads, 9 LSLICEs
     Net MD/n16751: 1 loads, 1 LSLICEs
     Net MD/n24929: 1 loads, 1 LSLICEs
     Net MD/n11187: 4 loads, 4 LSLICEs
     Net MD/n11206: 1 loads, 1 LSLICEs
     Net MD/n11207: 1 loads, 1 LSLICEs
     Net BUS_currGrantID_3__N_54: 2 loads, 2 LSLICEs
     Net PIC_BUS_INTERFACE/n11159: 4 loads, 4 LSLICEs
     Net PIC_OE_c_derived_19: 9 loads, 9 LSLICEs
     Net PIC_BUS_INTERFACE/transferMode_3__N_1567: 1 loads, 1 LSLICEs
     Net n29504: 9 loads, 9 LSLICEs
     Net n29519: 14 loads, 14 LSLICEs
     Net RAM/lastAddress_31__N_1226: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1211: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1243: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1285: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1227: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1225: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1242: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1282: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1224: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1279: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1333: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1241: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1212: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1246: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1213: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1249: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1214: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1252: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1215: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1255: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1216: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1258: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1217: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1261: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1218: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1264: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1219: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1267: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1220: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1270: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1221: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1273: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1223: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1222: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1276: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1330: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1288: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1291: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1228: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1294: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1229: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1297: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1240: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1230: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1300: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1231: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1303: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1232: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1306: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1233: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1309: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1234: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1312: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1235: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1315: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1236: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1318: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1237: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1321: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1238: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1324: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1239: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_1327: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_1336: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n29586: 394 loads
     Net n29587: 393 loads
     Net n29588: 393 loads
     Net n29589: 393 loads
     Net BUS_currGrantID[1]: 365 loads
     Net BUS_currGrantID[0]: 364 loads
     Net jtaghub16_jrstn: 340 loads
     Net reveal_ist_111_N: 259 loads
     Net reveal_ist_113_N: 259 loads
     Net reveal_ist_115_N: 259 loads
 

   Number of warnings:  27
   Number of errors:    0



Total CPU Time: 4 secs  
Total REAL Time: 5 secs  
Peak Memory Usage: 109 MB

Dumping design to file WallPanel_FPGA_impl1_map.ncd.

ncd2vdb "WallPanel_FPGA_impl1_map.ncd" ".vdbs/WallPanel_FPGA_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo3c9400.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.

trce -f "WallPanel_FPGA_impl1.mt" -o "WallPanel_FPGA_impl1.tw1" "WallPanel_FPGA_impl1_map.ncd" "WallPanel_FPGA_impl1.prf"
trce:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file wallpanel_fpga_impl1_map.ncd.
Design name: Master
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-9400C
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'xo3c9400.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.6.
Performance Hardware Data Status:   Final          Version 37.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Tue Jan 12 13:08:14 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -e 1 -gt -mapchkpnt 0 -sethld -o WallPanel_FPGA_impl1.tw1 -gui -msgset D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/promote.xml WallPanel_FPGA_impl1_map.ncd WallPanel_FPGA_impl1.prf 
Design file:     wallpanel_fpga_impl1_map.ncd
Preference file: wallpanel_fpga_impl1.prf
Device,speed:    LCMXO3LF-9400C,6
Report level:    error report, limited to 1 item per preference
--------------------------------------------------------------------------------

12 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4114  Score: 104839776
Cumulative negative slack: 52434572

Constraints cover 10392688 paths, 5 nets, and 21507 connections (88.13% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Tue Jan 12 13:08:14 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -e 1 -gt -mapchkpnt 0 -sethld -o WallPanel_FPGA_impl1.tw1 -gui -msgset D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/promote.xml WallPanel_FPGA_impl1_map.ncd WallPanel_FPGA_impl1.prf 
Design file:     wallpanel_fpga_impl1_map.ncd
Preference file: wallpanel_fpga_impl1.prf
Device,speed:    LCMXO3LF-9400C,M
Report level:    error report, limited to 1 item per preference
--------------------------------------------------------------------------------

12 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 10392688 paths, 5 nets, and 21937 connections (89.89% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4114 (setup), 0 (hold)
Score: 104839776 (setup), 0 (hold)
Cumulative negative slack: 52434572 (52434572+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 112 MB


mpartrce -p "WallPanel_FPGA_impl1.p2t" -f "WallPanel_FPGA_impl1.p3t" -tf "WallPanel_FPGA_impl1.pt" "WallPanel_FPGA_impl1_map.ncd" "WallPanel_FPGA_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "WallPanel_FPGA_impl1_map.ncd"
Tue Jan 12 13:08:15 2021

PAR: Place And Route Diamond (64-bit) 3.11.0.396.4.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset "D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/promote.xml" -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF WallPanel_FPGA_impl1_map.ncd WallPanel_FPGA_impl1.dir/5_1.ncd WallPanel_FPGA_impl1.prf
Preference file: WallPanel_FPGA_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file WallPanel_FPGA_impl1_map.ncd.
Design name: Master
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-9400C
Package:     CABGA256
Performance: 6
Loading device for application par from file 'xo3c9400.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.6.
Performance Hardware Data Status:   Final          Version 37.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)  104+4(JTAG)/384     28% used
                 104+4(JTAG)/207     52% bonded

   SLICE           2565/4700         54% used

   GSR                1/1           100% used
   JTAG               1/1           100% used
   EBR               47/48           97% used
   PLL                1/2            50% used


12 potential circuit loops found in timing analysis.
Number of Signals: 7975
Number of Connections: 24405
    <postMsg mid="61001101" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   104 out of 104 pins locked (100% locked).

The following 6 signals are selected to use the primary clock routing resources:
    LOGIC_CLOCK (driver: PLL_Ent/PLLInst_0, clk load #: 800)
    PIXEL_CLOCK (driver: PLL_Ent/PLLInst_0, clk load #: 49)
    jtaghub16_jtck (driver: xo2chub/genblk7.jtagf_u, clk load #: 348)
    reveal_ist_101_N (driver: MDM/SLICE_2086, clk load #: 18)
    MDM/Sprite_writeClk (driver: MDM/SLICE_779, clk load #: 16)
    VRAM_WC_N (driver: MDM/SLICE_1538, clk load #: 15)


The following 8 signals are selected to use the secondary clock routing resources:
    jtaghub16_jrstn (driver: xo2chub/genblk7.jtagf_u, clk load #: 0, sr load #: 336, ce load #: 0)
    master_reveal_coretop_instance/core0/n29651 (driver: master_reveal_coretop_instance/core0/SLICE_2751, clk load #: 0, sr load #: 251, ce load #: 0)
    PIC_OE_c_derived_19 (driver: PIC_BUS_INTERFACE/SLICE_2542, clk load #: 10, sr load #: 9, ce load #: 0)
    master_reveal_coretop_instance/core0/jtck_N_1713_enable_368 (driver: master_reveal_coretop_instance/core0/jtag_int_u/SLICE_2652, clk load #: 0, sr load #: 0, ce load #: 26)
    master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1713_enable_442 (driver: master_reveal_coretop_instance/core0/jtag_int_u/SLICE_2477, clk load #: 0, sr load #: 0, ce load #: 26)
    master_reveal_coretop_instance/core0/jtck_N_1713_enable_318 (driver: master_reveal_coretop_instance/core0/jtag_int_u/SLICE_2480, clk load #: 0, sr load #: 0, ce load #: 25)
    master_reveal_coretop_instance/core0/jtck_N_1713_enable_418 (driver: master_reveal_coretop_instance/core0/jtag_int_u/SLICE_2759, clk load #: 0, sr load #: 0, ce load #: 25)
    master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1713_enable_193 (driver: master_reveal_coretop_instance/core0/jtag_int_u/SLICE_2651, clk load #: 0, sr load #: 0, ce load #: 25)

Signal MDM/SpriteRead_yInSprite_7__N_654[2]_derived_5 is selected as Global Set/Reset.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 26 secs 

Starting Placer Phase 1.
.......
Placer score = 174282767.
Finished Placer Phase 1.  REAL time: 36 secs 

Starting Placer Phase 2.
.
Placer score =  170924147
Finished Placer Phase 2.  REAL time: 38 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 1 out of 2 (50%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "LOGIC_CLOCK" from CLKOP on comp "PLL_Ent/PLLInst_0" on PLL site "LPLL", clk load = 800
  PRIMARY "PIXEL_CLOCK" from CLKOS on comp "PLL_Ent/PLLInst_0" on PLL site "LPLL", clk load = 49
  PRIMARY "jtaghub16_jtck" from JTCK on comp "xo2chub/genblk7.jtagf_u" on site "JTAG", clk load = 348
  PRIMARY "reveal_ist_101_N" from Q0 on comp "MDM/SLICE_2086" on site "R2C25C", clk load = 18
  PRIMARY "MDM/Sprite_writeClk" from Q0 on comp "MDM/SLICE_779" on site "R24C8A", clk load = 16
  PRIMARY "VRAM_WC_N" from Q0 on comp "MDM/SLICE_1538" on site "R7C25A", clk load = 15
  SECONDARY "jtaghub16_jrstn" from JRSTN on comp "xo2chub/genblk7.jtagf_u" on site "JTAG", clk load = 0, ce load = 0, sr load = 336
  SECONDARY "master_reveal_coretop_instance/core0/n29651" from F0 on comp "master_reveal_coretop_instance/core0/SLICE_2751" on site "R23C24D", clk load = 0, ce load = 0, sr load = 251
  SECONDARY "PIC_OE_c_derived_19" from F0 on comp "PIC_BUS_INTERFACE/SLICE_2542" on site "R9C23A", clk load = 10, ce load = 0, sr load = 9
  SECONDARY "master_reveal_coretop_instance/core0/jtck_N_1713_enable_368" from F0 on comp "master_reveal_coretop_instance/core0/jtag_int_u/SLICE_2652" on site "R9C24D", clk load = 0, ce load = 26, sr load = 0
  SECONDARY "master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1713_enable_442" from F0 on comp "master_reveal_coretop_instance/core0/jtag_int_u/SLICE_2477" on site "R23C25B", clk load = 0, ce load = 26, sr load = 0
  SECONDARY "master_reveal_coretop_instance/core0/jtck_N_1713_enable_318" from F0 on comp "master_reveal_coretop_instance/core0/jtag_int_u/SLICE_2480" on site "R23C23D", clk load = 0, ce load = 25, sr load = 0
  SECONDARY "master_reveal_coretop_instance/core0/jtck_N_1713_enable_418" from F0 on comp "master_reveal_coretop_instance/core0/jtag_int_u/SLICE_2759" on site "R17C2B", clk load = 0, ce load = 25, sr load = 0
  SECONDARY "master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1713_enable_193" from F0 on comp "master_reveal_coretop_instance/core0/jtag_int_u/SLICE_2651" on site "R9C24A", clk load = 0, ce load = 25, sr load = 0

  PRIMARY  : 6 out of 8 (75%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   104 + 4(JTAG) out of 384 (28.1%) PIO sites used.
   104 + 4(JTAG) out of 207 (52.2%) bonded PIO sites used.
   Number of PIO comps: 104; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 12 / 51 ( 23%) | 3.3V       | -         |
| 1        | 20 / 52 ( 38%) | 3.3V       | -         |
| 2        | 37 / 52 ( 71%) | 3.3V       | -         |
| 3        | 12 / 16 ( 75%) | 3.3V       | -         |
| 4        | 9 / 16 ( 56%)  | 3.3V       | -         |
| 5        | 14 / 20 ( 70%) | 3.3V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 31 secs 

Dumping design to file WallPanel_FPGA_impl1.dir/5_1.ncd.

12 potential circuit loops found in timing analysis.
0 connections routed; 24405 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=MDM/offsetLatchClockOrd loads=8 clock_loads=8&#xA;   Signal=MDM/SpriteRead_yInSprite_7__N_654[2]_derived_5 loads=9 clock_loads=3&#xA;   Signal=MDM/SpriteLut_readClk loads=4 clock_loads=4&#xA;   Signal=MDM/GR_WR_CLK loads=3 clock_loads=2&#xA;   Signal=MDM/SpriteLut_writeClk loads=4 clock_loads=4&#xA;   Signal=RAM/lastAddress_31__N_12   ....   AM/lastAddress_31__N_1237 loads=2 clock_loads=1&#xA;   Signal=RAM/lastAddress_31__N_1238 loads=2 clock_loads=1&#xA;   Signal=RAM/lastAddress_31__N_1239 loads=2 clock_loads=1"  />

Completed router resource preassignment. Real time: 46 secs 

Start NBR router at 13:09:01 01/12/21

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

12 potential circuit loops found in timing analysis.
Start NBR special constraint process at 13:09:02 01/12/21

Start NBR section for initial routing at 13:09:05 01/12/21
Level 1, iteration 1
192(0.04%) conflicts; 17830(73.06%) untouched conns; 222127238 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -35.679ns/-222127.239ns; real time: 52 secs 
Level 2, iteration 1
78(0.02%) conflicts; 15649(64.12%) untouched conns; 236701724 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -37.178ns/-236701.725ns; real time: 54 secs 
Level 3, iteration 1
159(0.03%) conflicts; 13290(54.46%) untouched conns; 236954615 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -36.440ns/-236954.615ns; real time: 56 secs 
Level 4, iteration 1
1240(0.24%) conflicts; 0(0.00%) untouched conn; 237932835 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -32.634ns/-237932.836ns; real time: 1 mins 1 secs 

Info: Initial congestion level at 75% usage is 7
Info: Initial congestion area  at 75% usage is 193 (13.86%)

Start NBR section for normal routing at 13:09:16 01/12/21
Level 1, iteration 1
49(0.01%) conflicts; 1956(8.01%) untouched conns; 240437613 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -37.215ns/-240437.614ns; real time: 1 mins 2 secs 
Level 1, iteration 2
13(0.00%) conflicts; 2058(8.43%) untouched conns; 249829200 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -39.546ns/-249829.201ns; real time: 1 mins 2 secs 
Level 1, iteration 3
7(0.00%) conflicts; 2068(8.47%) untouched conns; 252376726 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -39.902ns/-252376.727ns; real time: 1 mins 3 secs 
Level 4, iteration 1
259(0.05%) conflicts; 0(0.00%) untouched conn; 255513900 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -41.510ns/-255513.900ns; real time: 1 mins 6 secs 
Level 4, iteration 2
63(0.01%) conflicts; 0(0.00%) untouched conn; 255921187 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -41.614ns/-255921.187ns; real time: 1 mins 7 secs 
Level 4, iteration 3
22(0.00%) conflicts; 0(0.00%) untouched conn; 255935640 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -41.614ns/-255935.641ns; real time: 1 mins 7 secs 
Level 4, iteration 4
9(0.00%) conflicts; 0(0.00%) untouched conn; 255935640 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -41.614ns/-255935.641ns; real time: 1 mins 8 secs 
Level 4, iteration 5
4(0.00%) conflicts; 0(0.00%) untouched conn; 256222336 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -42.209ns/-256222.336ns; real time: 1 mins 8 secs 
Level 4, iteration 6
2(0.00%) conflicts; 0(0.00%) untouched conn; 256222336 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -42.209ns/-256222.336ns; real time: 1 mins 8 secs 
Level 4, iteration 7
1(0.00%) conflict; 0(0.00%) untouched conn; 256222445 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -42.209ns/-256222.445ns; real time: 1 mins 8 secs 
Level 4, iteration 8
0(0.00%) conflict; 0(0.00%) untouched conn; 256222445 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -42.209ns/-256222.445ns; real time: 1 mins 8 secs 

Start NBR section for performance tuning (iteration 1) at 13:09:23 01/12/21
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 256222775 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -42.209ns/-256222.775ns; real time: 1 mins 9 secs 

Start NBR section for re-routing at 13:09:24 01/12/21
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 255969535 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -42.209ns/-255969.535ns; real time: 1 mins 13 secs 

Start NBR section for post-routing at 13:09:28 01/12/21
12 potential circuit loops found in timing analysis.

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 12955 (53.08%)
  Estimated worst slack<setup> : -42.209ns
  Timing score<setup> : 115177146
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=MDM/offsetLatchClockOrd loads=8 clock_loads=8&#xA;   Signal=MDM/SpriteRead_yInSprite_7__N_654[2]_derived_5 loads=9 clock_loads=3&#xA;   Signal=MDM/SpriteLut_readClk loads=4 clock_loads=4&#xA;   Signal=MDM/GR_WR_CLK loads=3 clock_loads=2&#xA;   Signal=MDM/SpriteLut_writeClk loads=4 clock_loads=4&#xA;   Signal=RAM/lastAddress_31__N_12   ....   AM/lastAddress_31__N_1237 loads=2 clock_loads=1&#xA;   Signal=RAM/lastAddress_31__N_1238 loads=2 clock_loads=1&#xA;   Signal=RAM/lastAddress_31__N_1239 loads=2 clock_loads=1"  />

12 potential circuit loops found in timing analysis.
12 potential circuit loops found in timing analysis.
12 potential circuit loops found in timing analysis.
Total CPU time 1 mins 9 secs 
Total REAL time: 1 mins 18 secs 
Completely routed.
End of route.  24405 routed (100.00%); 0 unrouted.

Hold time timing score: 33, hold timing errors: 16

Timing score: 115177146 

Dumping design to file WallPanel_FPGA_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -33.932
PAR_SUMMARY::Timing score<setup/<ns>> = 115177.146
PAR_SUMMARY::Worst  slack<hold /<ns>> = -3.290
PAR_SUMMARY::Timing score<hold /<ns>> = 33.517
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 1 mins 11 secs 
Total REAL time to completion: 1 mins 20 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "WallPanel_FPGA_impl1.pt" -o "WallPanel_FPGA_impl1.twr" "WallPanel_FPGA_impl1.ncd" "WallPanel_FPGA_impl1.prf"
trce:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file wallpanel_fpga_impl1.ncd.
Design name: Master
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-9400C
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'xo3c9400.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.6.
Performance Hardware Data Status:   Final          Version 37.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Tue Jan 12 13:09:36 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o WallPanel_FPGA_impl1.twr -gui -msgset D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/promote.xml WallPanel_FPGA_impl1.ncd WallPanel_FPGA_impl1.prf 
Design file:     wallpanel_fpga_impl1.ncd
Preference file: wallpanel_fpga_impl1.prf
Device,speed:    LCMXO3LF-9400C,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

12 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4198  Score: 115177146
Cumulative negative slack: 57941787

Constraints cover 10392688 paths, 5 nets, and 22102 connections (90.56% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Tue Jan 12 13:09:37 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o WallPanel_FPGA_impl1.twr -gui -msgset D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/promote.xml WallPanel_FPGA_impl1.ncd WallPanel_FPGA_impl1.prf 
Design file:     wallpanel_fpga_impl1.ncd
Preference file: wallpanel_fpga_impl1.prf
Device,speed:    LCMXO3LF-9400C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

12 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 16  Score: 33517
Cumulative negative slack: 33517

Constraints cover 10392688 paths, 5 nets, and 22104 connections (90.57% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4198 (setup), 16 (hold)
Score: 115177146 (setup), 33517 (hold)
Cumulative negative slack: 57975304 (57941787+33517)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 2 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 117 MB


iotiming  "WallPanel_FPGA_impl1.ncd" "WallPanel_FPGA_impl1.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file wallpanel_fpga_impl1.ncd.
Design name: Master
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-9400C
Package:     CABGA256
Performance: 6
Loading device for application iotiming from file 'xo3c9400.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.6.
Performance Hardware Data Status:   Final          Version 37.4.
12 potential circuit loops found in timing analysis.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
12 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file wallpanel_fpga_impl1.ncd.
Design name: Master
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-9400C
Package:     CABGA256
Performance: M
Package Status:                     Final          Version 1.6.
Performance Hardware Data Status:   Final          Version 37.4.
12 potential circuit loops found in timing analysis.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
12 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...
Done.

tmcheck -par "WallPanel_FPGA_impl1.par" 

bitgen -f "WallPanel_FPGA_impl1.t2b" -w "WallPanel_FPGA_impl1.ncd"  "WallPanel_FPGA_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file WallPanel_FPGA_impl1.ncd.
Design name: Master
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-9400C
Package:     CABGA256
Performance: 6
Loading device for application Bitgen from file 'xo3c9400.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.6.
Performance Hardware Data Status:   Final          Version 37.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from WallPanel_FPGA_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 DUALBOOTGOLDEN  |                     INTERNAL**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "WallPanel_FPGA_impl1.bit".
Total CPU Time: 5 secs 
Total REAL Time: 6 secs 
Peak Memory Usage: 326 MB
