Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Dec 11 17:12:06 2023
| Host         : vlsi22 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.738        0.000                      0                  130        0.179        0.000                      0                  130        3.000        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clk0       {0.000 5.000}      10.000          100.000         
  clkdv      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.738        0.000                      0                  129        0.179        0.000                      0                  129        3.000        0.000                       0                    57  
  clk0                                                                                                                                                          7.845        0.000                       0                     3  
  clkdv            18.850        0.000                      0                    1        0.249        0.000                      0                    1        9.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk0                        
(none)        clkdv                       
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 config1/SCCB1/FSM_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config1/SCCB1/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 1.029ns (27.392%)  route 2.728ns (72.609%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.705     5.307    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  config1/SCCB1/FSM_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.825 r  config1/SCCB1/FSM_state_reg[0]/Q
                         net (fo=22, routed)          1.053     6.878    config1/SCCB1/FSM_state_reg_n_0_[0]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.156     7.034 r  config1/SCCB1/timer[8]_i_1/O
                         net (fo=33, routed)          0.859     7.893    config1/SCCB1/timer[8]_i_1_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I0_O)        0.355     8.248 r  config1/SCCB1/timer[31]_i_1/O
                         net (fo=23, routed)          0.816     9.064    config1/SCCB1/timer[31]_i_1_n_0
    SLICE_X4Y140         FDRE                                         r  config1/SCCB1/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.585    15.007    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X4Y140         FDRE                                         r  config1/SCCB1/timer_reg[29]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X4Y140         FDRE (Setup_fdre_C_R)       -0.429    14.802    config1/SCCB1/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 config1/SCCB1/FSM_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config1/SCCB1/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 1.029ns (27.392%)  route 2.728ns (72.609%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.705     5.307    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  config1/SCCB1/FSM_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.825 r  config1/SCCB1/FSM_state_reg[0]/Q
                         net (fo=22, routed)          1.053     6.878    config1/SCCB1/FSM_state_reg_n_0_[0]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.156     7.034 r  config1/SCCB1/timer[8]_i_1/O
                         net (fo=33, routed)          0.859     7.893    config1/SCCB1/timer[8]_i_1_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I0_O)        0.355     8.248 r  config1/SCCB1/timer[31]_i_1/O
                         net (fo=23, routed)          0.816     9.064    config1/SCCB1/timer[31]_i_1_n_0
    SLICE_X4Y140         FDRE                                         r  config1/SCCB1/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.585    15.007    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X4Y140         FDRE                                         r  config1/SCCB1/timer_reg[30]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X4Y140         FDRE (Setup_fdre_C_R)       -0.429    14.802    config1/SCCB1/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 config1/SCCB1/FSM_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config1/SCCB1/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 1.029ns (27.392%)  route 2.728ns (72.609%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.705     5.307    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  config1/SCCB1/FSM_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.825 r  config1/SCCB1/FSM_state_reg[0]/Q
                         net (fo=22, routed)          1.053     6.878    config1/SCCB1/FSM_state_reg_n_0_[0]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.156     7.034 r  config1/SCCB1/timer[8]_i_1/O
                         net (fo=33, routed)          0.859     7.893    config1/SCCB1/timer[8]_i_1_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I0_O)        0.355     8.248 r  config1/SCCB1/timer[31]_i_1/O
                         net (fo=23, routed)          0.816     9.064    config1/SCCB1/timer[31]_i_1_n_0
    SLICE_X4Y140         FDRE                                         r  config1/SCCB1/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.585    15.007    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X4Y140         FDRE                                         r  config1/SCCB1/timer_reg[31]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X4Y140         FDRE (Setup_fdre_C_R)       -0.429    14.802    config1/SCCB1/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 config1/SCCB1/FSM_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config1/SCCB1/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.029ns (28.467%)  route 2.586ns (71.533%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.705     5.307    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  config1/SCCB1/FSM_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.825 r  config1/SCCB1/FSM_state_reg[0]/Q
                         net (fo=22, routed)          1.053     6.878    config1/SCCB1/FSM_state_reg_n_0_[0]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.156     7.034 r  config1/SCCB1/timer[8]_i_1/O
                         net (fo=33, routed)          0.859     7.893    config1/SCCB1/timer[8]_i_1_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I0_O)        0.355     8.248 r  config1/SCCB1/timer[31]_i_1/O
                         net (fo=23, routed)          0.674     8.922    config1/SCCB1/timer[31]_i_1_n_0
    SLICE_X4Y139         FDRE                                         r  config1/SCCB1/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.585    15.007    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  config1/SCCB1/timer_reg[25]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X4Y139         FDRE (Setup_fdre_C_R)       -0.429    14.802    config1/SCCB1/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 config1/SCCB1/FSM_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config1/SCCB1/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.029ns (28.467%)  route 2.586ns (71.533%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.705     5.307    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  config1/SCCB1/FSM_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.825 r  config1/SCCB1/FSM_state_reg[0]/Q
                         net (fo=22, routed)          1.053     6.878    config1/SCCB1/FSM_state_reg_n_0_[0]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.156     7.034 r  config1/SCCB1/timer[8]_i_1/O
                         net (fo=33, routed)          0.859     7.893    config1/SCCB1/timer[8]_i_1_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I0_O)        0.355     8.248 r  config1/SCCB1/timer[31]_i_1/O
                         net (fo=23, routed)          0.674     8.922    config1/SCCB1/timer[31]_i_1_n_0
    SLICE_X4Y139         FDRE                                         r  config1/SCCB1/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.585    15.007    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  config1/SCCB1/timer_reg[26]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X4Y139         FDRE (Setup_fdre_C_R)       -0.429    14.802    config1/SCCB1/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 config1/SCCB1/FSM_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config1/SCCB1/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.029ns (28.467%)  route 2.586ns (71.533%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.705     5.307    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  config1/SCCB1/FSM_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.825 r  config1/SCCB1/FSM_state_reg[0]/Q
                         net (fo=22, routed)          1.053     6.878    config1/SCCB1/FSM_state_reg_n_0_[0]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.156     7.034 r  config1/SCCB1/timer[8]_i_1/O
                         net (fo=33, routed)          0.859     7.893    config1/SCCB1/timer[8]_i_1_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I0_O)        0.355     8.248 r  config1/SCCB1/timer[31]_i_1/O
                         net (fo=23, routed)          0.674     8.922    config1/SCCB1/timer[31]_i_1_n_0
    SLICE_X4Y139         FDRE                                         r  config1/SCCB1/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.585    15.007    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  config1/SCCB1/timer_reg[27]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X4Y139         FDRE (Setup_fdre_C_R)       -0.429    14.802    config1/SCCB1/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 config1/SCCB1/FSM_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config1/SCCB1/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.029ns (28.467%)  route 2.586ns (71.533%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.705     5.307    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  config1/SCCB1/FSM_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.825 r  config1/SCCB1/FSM_state_reg[0]/Q
                         net (fo=22, routed)          1.053     6.878    config1/SCCB1/FSM_state_reg_n_0_[0]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.156     7.034 r  config1/SCCB1/timer[8]_i_1/O
                         net (fo=33, routed)          0.859     7.893    config1/SCCB1/timer[8]_i_1_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I0_O)        0.355     8.248 r  config1/SCCB1/timer[31]_i_1/O
                         net (fo=23, routed)          0.674     8.922    config1/SCCB1/timer[31]_i_1_n_0
    SLICE_X4Y139         FDRE                                         r  config1/SCCB1/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.585    15.007    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  config1/SCCB1/timer_reg[28]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X4Y139         FDRE (Setup_fdre_C_R)       -0.429    14.802    config1/SCCB1/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 config1/SCCB1/FSM_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config1/SCCB1/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.029ns (28.548%)  route 2.575ns (71.452%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.705     5.307    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  config1/SCCB1/FSM_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.825 r  config1/SCCB1/FSM_state_reg[0]/Q
                         net (fo=22, routed)          1.053     6.878    config1/SCCB1/FSM_state_reg_n_0_[0]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.156     7.034 r  config1/SCCB1/timer[8]_i_1/O
                         net (fo=33, routed)          0.859     7.893    config1/SCCB1/timer[8]_i_1_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I0_O)        0.355     8.248 r  config1/SCCB1/timer[31]_i_1/O
                         net (fo=23, routed)          0.664     8.912    config1/SCCB1/timer[31]_i_1_n_0
    SLICE_X4Y138         FDRE                                         r  config1/SCCB1/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.584    15.006    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X4Y138         FDRE                                         r  config1/SCCB1/timer_reg[21]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X4Y138         FDRE (Setup_fdre_C_R)       -0.429    14.801    config1/SCCB1/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 config1/SCCB1/FSM_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config1/SCCB1/timer_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.029ns (28.548%)  route 2.575ns (71.452%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.705     5.307    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  config1/SCCB1/FSM_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.825 r  config1/SCCB1/FSM_state_reg[0]/Q
                         net (fo=22, routed)          1.053     6.878    config1/SCCB1/FSM_state_reg_n_0_[0]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.156     7.034 r  config1/SCCB1/timer[8]_i_1/O
                         net (fo=33, routed)          0.859     7.893    config1/SCCB1/timer[8]_i_1_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I0_O)        0.355     8.248 r  config1/SCCB1/timer[31]_i_1/O
                         net (fo=23, routed)          0.664     8.912    config1/SCCB1/timer[31]_i_1_n_0
    SLICE_X4Y138         FDRE                                         r  config1/SCCB1/timer_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.584    15.006    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X4Y138         FDRE                                         r  config1/SCCB1/timer_reg[22]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X4Y138         FDRE (Setup_fdre_C_R)       -0.429    14.801    config1/SCCB1/timer_reg[22]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 config1/SCCB1/FSM_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config1/SCCB1/timer_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.029ns (28.548%)  route 2.575ns (71.452%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.705     5.307    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  config1/SCCB1/FSM_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.825 r  config1/SCCB1/FSM_state_reg[0]/Q
                         net (fo=22, routed)          1.053     6.878    config1/SCCB1/FSM_state_reg_n_0_[0]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.156     7.034 r  config1/SCCB1/timer[8]_i_1/O
                         net (fo=33, routed)          0.859     7.893    config1/SCCB1/timer[8]_i_1_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I0_O)        0.355     8.248 r  config1/SCCB1/timer[31]_i_1/O
                         net (fo=23, routed)          0.664     8.912    config1/SCCB1/timer[31]_i_1_n_0
    SLICE_X4Y138         FDRE                                         r  config1/SCCB1/timer_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.584    15.006    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X4Y138         FDRE                                         r  config1/SCCB1/timer_reg[23]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X4Y138         FDRE (Setup_fdre_C_R)       -0.429    14.801    config1/SCCB1/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                  5.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 config1/SCCB1/tx_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config1/SCCB1/tx_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.513    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X1Y135         FDRE                                         r  config1/SCCB1/tx_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  config1/SCCB1/tx_byte_reg[1]/Q
                         net (fo=1, routed)           0.098     1.752    config1/SCCB1/tx_byte[1]
    SLICE_X0Y135         LUT2 (Prop_lut2_I0_O)        0.045     1.797 r  config1/SCCB1/tx_byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    config1/SCCB1/tx_byte[2]_i_1_n_0
    SLICE_X0Y135         FDRE                                         r  config1/SCCB1/tx_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     2.031    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  config1/SCCB1/tx_byte_reg[2]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X0Y135         FDRE (Hold_fdre_C_D)         0.092     1.618    config1/SCCB1/tx_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 config1/SCCB1/FSM_return_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config1/SCCB1/FSM_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.640%)  route 0.147ns (41.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.513    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X2Y135         FDRE                                         r  config1/SCCB1/FSM_return_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  config1/SCCB1/FSM_return_state_reg[0]/Q
                         net (fo=1, routed)           0.147     1.825    config1/SCCB1/FSM_return_state_reg_n_0_[0]
    SLICE_X2Y137         LUT6 (Prop_lut6_I1_O)        0.045     1.870 r  config1/SCCB1/FSM_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.870    config1/SCCB1/FSM_state[0]
    SLICE_X2Y137         FDRE                                         r  config1/SCCB1/FSM_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.867     2.032    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  config1/SCCB1/FSM_state_reg[0]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X2Y137         FDRE (Hold_fdre_C_D)         0.120     1.649    config1/SCCB1/FSM_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 config1/SCCB1/byte_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config1/SCCB1/tx_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.189ns (54.193%)  route 0.160ns (45.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.513    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X3Y136         FDRE                                         r  config1/SCCB1/byte_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  config1/SCCB1/byte_counter_reg[0]/Q
                         net (fo=5, routed)           0.160     1.814    config1/SCCB1/byte_counter_reg_n_0_[0]
    SLICE_X1Y135         LUT4 (Prop_lut4_I1_O)        0.048     1.862 r  config1/SCCB1/tx_byte[6]_i_1/O
                         net (fo=1, routed)           0.000     1.862    config1/SCCB1/tx_byte[6]_i_1_n_0
    SLICE_X1Y135         FDRE                                         r  config1/SCCB1/tx_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     2.031    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X1Y135         FDRE                                         r  config1/SCCB1/tx_byte_reg[6]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X1Y135         FDRE (Hold_fdre_C_D)         0.107     1.635    config1/SCCB1/tx_byte_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 config1/SCCB1/byte_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config1/SCCB1/tx_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.795%)  route 0.160ns (46.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.513    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X3Y136         FDRE                                         r  config1/SCCB1/byte_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  config1/SCCB1/byte_counter_reg[0]/Q
                         net (fo=5, routed)           0.160     1.814    config1/SCCB1/byte_counter_reg_n_0_[0]
    SLICE_X1Y135         LUT3 (Prop_lut3_I2_O)        0.045     1.859 r  config1/SCCB1/tx_byte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.859    config1/SCCB1/tx_byte[1]_i_1_n_0
    SLICE_X1Y135         FDRE                                         r  config1/SCCB1/tx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     2.031    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X1Y135         FDRE                                         r  config1/SCCB1/tx_byte_reg[1]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X1Y135         FDRE (Hold_fdre_C_D)         0.091     1.619    config1/SCCB1/tx_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 config1/SCCB1/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config1/SCCB1/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.514    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X4Y138         FDRE                                         r  config1/SCCB1/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  config1/SCCB1/timer_reg[23]/Q
                         net (fo=4, routed)           0.082     1.737    config1/SCCB1/timer_reg_n_0_[23]
    SLICE_X4Y138         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.864 r  config1/SCCB1/timer1_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.864    config1/SCCB1/timer1_carry__4_n_4
    SLICE_X4Y138         FDRE                                         r  config1/SCCB1/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     2.031    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X4Y138         FDRE                                         r  config1/SCCB1/timer_reg[24]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.105     1.619    config1/SCCB1/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 config1/SCCB1/timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config1/SCCB1/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.514    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  config1/SCCB1/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  config1/SCCB1/timer_reg[27]/Q
                         net (fo=4, routed)           0.082     1.737    config1/SCCB1/timer_reg_n_0_[27]
    SLICE_X4Y139         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.864 r  config1/SCCB1/timer1_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.864    config1/SCCB1/timer1_carry__5_n_4
    SLICE_X4Y139         FDRE                                         r  config1/SCCB1/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     2.031    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  config1/SCCB1/timer_reg[28]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X4Y139         FDRE (Hold_fdre_C_D)         0.105     1.619    config1/SCCB1/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 config1/SCCB1/timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config1/SCCB1/timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.593     1.512    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X4Y135         FDRE                                         r  config1/SCCB1/timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y135         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  config1/SCCB1/timer_reg[9]/Q
                         net (fo=4, routed)           0.089     1.742    config1/SCCB1/timer_reg_n_0_[9]
    SLICE_X4Y135         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.866 r  config1/SCCB1/timer1_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.866    config1/SCCB1/timer1_carry__1_n_6
    SLICE_X4Y135         FDRE                                         r  config1/SCCB1/timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.862     2.028    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X4Y135         FDRE                                         r  config1/SCCB1/timer_reg[10]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X4Y135         FDRE (Hold_fdre_C_D)         0.105     1.617    config1/SCCB1/timer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 config1/SCCB1/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config1/SCCB1/timer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.514    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X4Y138         FDRE                                         r  config1/SCCB1/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  config1/SCCB1/timer_reg[21]/Q
                         net (fo=4, routed)           0.089     1.744    config1/SCCB1/timer_reg_n_0_[21]
    SLICE_X4Y138         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.868 r  config1/SCCB1/timer1_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.868    config1/SCCB1/timer1_carry__4_n_6
    SLICE_X4Y138         FDRE                                         r  config1/SCCB1/timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     2.031    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X4Y138         FDRE                                         r  config1/SCCB1/timer_reg[22]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.105     1.619    config1/SCCB1/timer_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 config1/SCCB1/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config1/SCCB1/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.514    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  config1/SCCB1/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  config1/SCCB1/timer_reg[25]/Q
                         net (fo=5, routed)           0.089     1.744    config1/SCCB1/timer_reg_n_0_[25]
    SLICE_X4Y139         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.868 r  config1/SCCB1/timer1_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.868    config1/SCCB1/timer1_carry__5_n_6
    SLICE_X4Y139         FDRE                                         r  config1/SCCB1/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     2.031    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  config1/SCCB1/timer_reg[26]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X4Y139         FDRE (Hold_fdre_C_D)         0.105     1.619    config1/SCCB1/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 config1/SCCB1/tx_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config1/SCCB1/tx_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.513    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  config1/SCCB1/tx_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  config1/SCCB1/tx_byte_reg[3]/Q
                         net (fo=1, routed)           0.173     1.827    config1/SCCB1/tx_byte[3]
    SLICE_X0Y135         LUT2 (Prop_lut2_I0_O)        0.042     1.869 r  config1/SCCB1/tx_byte[4]_i_1/O
                         net (fo=1, routed)           0.000     1.869    config1/SCCB1/tx_byte[4]_i_1_n_0
    SLICE_X0Y135         FDRE                                         r  config1/SCCB1/tx_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     2.031    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  config1/SCCB1/tx_byte_reg[4]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X0Y135         FDRE (Hold_fdre_C_D)         0.107     1.620    config1/SCCB1/tx_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   sysclk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  vga1/m1/dcm_sp_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y135     config1/SCCB1/FSM_return_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y135     config1/SCCB1/FSM_return_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y135     config1/SCCB1/FSM_return_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y135     config1/SCCB1/FSM_return_state_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y137     config1/SCCB1/FSM_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y136     config1/SCCB1/FSM_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y136     config1/SCCB1/FSM_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y136     config1/SCCB1/FSM_state_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  vga1/m1/dcm_sp_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga1/m1/dcm_sp_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga1/m1/dcm_sp_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y135     config1/SCCB1/FSM_return_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y135     config1/SCCB1/FSM_return_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y135     config1/SCCB1/FSM_return_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y135     config1/SCCB1/FSM_return_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y135     config1/SCCB1/FSM_return_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y135     config1/SCCB1/FSM_return_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y135     config1/SCCB1/FSM_return_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y135     config1/SCCB1/FSM_return_state_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga1/m1/dcm_sp_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga1/m1/dcm_sp_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y135     config1/SCCB1/FSM_return_state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y135     config1/SCCB1/FSM_return_state_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y135     config1/SCCB1/FSM_return_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y135     config1/SCCB1/FSM_return_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y135     config1/SCCB1/FSM_return_state_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y135     config1/SCCB1/FSM_return_state_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y135     config1/SCCB1/FSM_return_state_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y135     config1/SCCB1/FSM_return_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga1/m1/dcm_sp_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    vga1/m1/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  vga1/m1/dcm_sp_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  vga1/m1/dcm_sp_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  vga1/m1/dcm_sp_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  vga1/m1/dcm_sp_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack       18.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.850ns  (required time - arrival time)
  Source:                 vga1/FSM_sequential_fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/vga_out_vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.456ns (46.538%)  route 0.524ns (53.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 25.016 - 20.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.809     5.412    vga1/m1/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922     1.490 r  vga1/m1/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           2.018     3.508    vga1/m1/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  vga1/m1/clkout1_buf/O
                         net (fo=2, routed)           1.710     5.314    vga1/vga_clk
    SLICE_X0Y142         FDRE                                         r  vga1/FSM_sequential_fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.456     5.770 r  vga1/FSM_sequential_fsm_state_reg/Q
                         net (fo=1, routed)           0.524     6.294    vga1/px_counter0
    SLICE_X0Y142         FDRE                                         r  vga1/vga_out_vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.683    25.105    vga1/m1/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694    21.411 r  vga1/m1/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.923    23.334    vga1/m1/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.425 r  vga1/m1/clkout1_buf/O
                         net (fo=2, routed)           1.591    25.016    vga1/vga_clk
    SLICE_X0Y142         FDRE                                         r  vga1/vga_out_vs_reg/C
                         clock pessimism              0.298    25.314    
                         clock uncertainty           -0.089    25.226    
    SLICE_X0Y142         FDRE (Setup_fdre_C_D)       -0.081    25.145    vga1/vga_out_vs_reg
  -------------------------------------------------------------------
                         required time                         25.145    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                 18.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga1/FSM_sequential_fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/vga_out_vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.624     1.544    vga1/m1/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296     0.248 r  vga1/m1/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.648     0.896    vga1/m1/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  vga1/m1/clkout1_buf/O
                         net (fo=2, routed)           0.599     1.520    vga1/vga_clk
    SLICE_X0Y142         FDRE                                         r  vga1/FSM_sequential_fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  vga1/FSM_sequential_fsm_state_reg/Q
                         net (fo=1, routed)           0.174     1.835    vga1/px_counter0
    SLICE_X0Y142         FDRE                                         r  vga1/vga_out_vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.898     2.063    vga1/m1/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625     0.438 r  vga1/m1/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.700     1.138    vga1/m1/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  vga1/m1/clkout1_buf/O
                         net (fo=2, routed)           0.871     2.039    vga1/vga_clk
    SLICE_X0Y142         FDRE                                         r  vga1/vga_out_vs_reg/C
                         clock pessimism             -0.518     1.520    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.066     1.586    vga1/vga_out_vs_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdv
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { vga1/m1/dcm_sp_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    vga1/m1/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  vga1/m1/dcm_sp_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y142     vga1/FSM_sequential_fsm_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y142     vga1/vga_out_vs_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  vga1/m1/dcm_sp_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y142     vga1/FSM_sequential_fsm_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y142     vga1/FSM_sequential_fsm_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y142     vga1/vga_out_vs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y142     vga1/vga_out_vs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y142     vga1/FSM_sequential_fsm_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y142     vga1/FSM_sequential_fsm_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y142     vga1/vga_out_vs_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y142     vga1/vga_out_vs_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga1/m1/dcm_sp_inst/CLKFBOUT
                            (clock source 'clk0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/m1/dcm_sp_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 fall edge)       5.000     5.000 f  
    E3                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.809    10.412    vga1/m1/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     6.490 f  vga1/m1/dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     8.508    vga1/m1/clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 f  vga1/m1/clkf_buf/O
                         net (fo=1, routed)           1.807    10.412    vga1/m1/clkfb
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  vga1/m1/dcm_sp_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga1/m1/dcm_sp_inst/CLKFBOUT
                            (clock source 'clk0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/m1/dcm_sp_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.624     1.544    vga1/m1/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  vga1/m1/dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    vga1/m1/clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  vga1/m1/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    vga1/m1/clkfb
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  vga1/m1/dcm_sp_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdv
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga1/vga_out_vs_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_out_vs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.709ns  (logic 4.021ns (70.425%)  route 1.688ns (29.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.809     5.412    vga1/m1/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922     1.490 r  vga1/m1/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           2.018     3.508    vga1/m1/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  vga1/m1/clkout1_buf/O
                         net (fo=2, routed)           1.710     5.314    vga1/vga_clk
    SLICE_X0Y142         FDRE                                         r  vga1/vga_out_vs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.456     5.770 r  vga1/vga_out_vs_reg/Q
                         net (fo=1, routed)           1.688     7.459    vga_out_vs_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    11.023 r  vga_out_vs_OBUF_inst/O
                         net (fo=0)                   0.000    11.023    vga_out_vs
    B11                                                               r  vga_out_vs (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga1/vga_out_vs_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_out_vs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.406ns (79.912%)  route 0.353ns (20.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.624     1.544    vga1/m1/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296     0.248 r  vga1/m1/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.648     0.896    vga1/m1/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  vga1/m1/clkout1_buf/O
                         net (fo=2, routed)           0.599     1.520    vga1/vga_clk
    SLICE_X0Y142         FDRE                                         r  vga1/vga_out_vs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  vga1/vga_out_vs_reg/Q
                         net (fo=1, routed)           0.353     2.015    vga_out_vs_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     3.280 r  vga_out_vs_OBUF_inst/O
                         net (fo=0)                   0.000     3.280    vga_out_vs
    B11                                                               r  vga_out_vs (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 config1/SCCB1/SIOC_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmos_sioc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.232ns  (logic 3.998ns (64.160%)  route 2.233ns (35.840%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.702     5.304    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X3Y134         FDRE                                         r  config1/SCCB1/SIOC_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.456     5.760 f  config1/SCCB1/SIOC_oe_reg/Q
                         net (fo=2, routed)           2.233     7.994    cmos_sioc_TRI
    H14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.542    11.536 r  cmos_sioc_OBUFT_inst/O
                         net (fo=0)                   0.000    11.536    cmos_sioc
    H14                                                               r  cmos_sioc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 config1/SCCB1/SIOD_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmos_siod
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.844ns  (logic 4.022ns (68.819%)  route 1.822ns (31.181%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.704     5.306    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X1Y136         FDRE                                         r  config1/SCCB1/SIOD_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y136         FDRE (Prop_fdre_C_Q)         0.456     5.762 f  config1/SCCB1/SIOD_oe_reg/Q
                         net (fo=2, routed)           1.822     7.585    cmos_siod_TRI
    F13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.566    11.151 r  cmos_siod_OBUFT_inst/O
                         net (fo=0)                   0.000    11.151    cmos_siod
    F13                                                               r  cmos_siod (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 config1/SCCB1/SIOD_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmos_siod
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.636ns  (logic 0.965ns (58.971%)  route 0.671ns (41.029%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.513    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X1Y136         FDRE                                         r  config1/SCCB1/SIOD_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y136         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  config1/SCCB1/SIOD_oe_reg/Q
                         net (fo=2, routed)           0.671     2.326    cmos_siod_TRI
    F13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.150 r  cmos_siod_OBUFT_inst/O
                         net (fo=0)                   0.000     3.150    cmos_siod
    F13                                                               r  cmos_siod (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 config1/SCCB1/SIOC_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmos_sioc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 0.965ns (52.950%)  route 0.857ns (47.050%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.513    config1/SCCB1/sysclk_IBUF_BUFG
    SLICE_X3Y134         FDRE                                         r  config1/SCCB1/SIOC_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  config1/SCCB1/SIOC_oe_reg/Q
                         net (fo=2, routed)           0.857     2.512    cmos_sioc_TRI
    H14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.336 r  cmos_sioc_OBUFT_inst/O
                         net (fo=0)                   0.000     3.336    cmos_sioc
    H14                                                               r  cmos_sioc (OUT)
  -------------------------------------------------------------------    -------------------





