#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Sep 24 12:07:18 2023
# Process ID: 19324
# Current directory: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11428 F:\Users\Lenovo\Desktop\fpga_zynq\energy_detection_2\vivado_prj\energy_detection_2.xpr
# Log file: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/vivado.log
# Journal file: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 848.422 ; gain = 130.109
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo_func' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_func_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/fifo/sim/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sim_1/new/tb_fifo_func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo_func
"xvhdl --incr --relax -prj tb_fifo_func_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 934.094 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto adc9240614cb4e4398c3a52524468b6d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_func_behav xil_defaultlib.tb_fifo_func xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo_func
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_func_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim/xsim.dir/tb_fifo_func_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 24 12:10:01 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 934.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_func_behav -key {Behavioral:sim_1:Functional:tb_fifo_func} -tclbatch {tb_fifo_func.tcl} -view {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_fft_behav.wcfg} -view {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_multiplier_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_fft_behav.wcfg
WARNING: Simulation object /tb_fft/sys_clk was not found in the design.
WARNING: Simulation object /tb_fft/areset was not found in the design.
WARNING: Simulation object /tb_fft/time_domain was not found in the design.
WARNING: Simulation object /tb_fft/strobe was not found in the design.
WARNING: Simulation object /tb_fft/ram_in_data was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/control_fft_inst/addr was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/control_fft_inst/ram_wr_en was not found in the design.
WARNING: Simulation object /tb_fft/addra was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/ram_inst_0/wea was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/ram_inst_0/douta was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/aclk was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/aresetn was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_config_tdata was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_config_tvalid was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_config_tready was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_data_tvalid was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_data_tready was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_data_tlast was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/fft_in_data_real was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/fft_out_data_real was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/fft_out_data_real_abs was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/m_axis_data_tvalid was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/m_axis_data_tready was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/m_axis_data_tlast was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_frame_started was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_tlast_unexpected was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_fft_overflow was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_tlast_missing was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_status_channel_halt was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_data_in_channel_halt was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_data_out_channel_halt was not found in the design.
WARNING: Simulation object /tb_fft/fft_m_out_data_tlast was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/control_fft_inst/present_state was not found in the design.
open_wave_config F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_multiplier_behav.wcfg
WARNING: Simulation object /tb_multiplier/reset was not found in the design.
WARNING: Simulation object /tb_multiplier/sys_clk was not found in the design.
WARNING: Simulation object /tb_multiplier/a was not found in the design.
WARNING: Simulation object /tb_multiplier/b was not found in the design.
WARNING: Simulation object /tb_multiplier/out was not found in the design.
source tb_fifo_func.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_func_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 941.809 ; gain = 7.715
create_wave_config
restart
INFO: [Simtcl 6-17] Simulation restarted
run 90 us
set_property -dict [list CONFIG.Almost_Full_Flag {true}] [get_ips fifo]
generate_target all [get_files  F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/fifo/fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo'...
catch { config_ip_cache -export [get_ips -all fifo] }
export_ip_user_files -of_objects [get_files F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/fifo/fifo.xci] -no_script -sync -force -quiet
reset_run fifo_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/fifo_synth_1

launch_runs -jobs 4 fifo_synth_1
[Sun Sep 24 12:29:43 2023] Launched fifo_synth_1...
Run output will be captured here: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/fifo_synth_1/runme.log
export_simulation -of_objects [get_files F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/fifo/fifo.xci] -directory F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.ip_user_files/sim_scripts -ip_user_files_dir F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.ip_user_files -ipstatic_source_dir F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/modelsim} {questa=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/questa} {riviera=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/riviera} {activehdl=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo_func' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_func_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/fifo/sim/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sim_1/new/tb_fifo_func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo_func
"xvhdl --incr --relax -prj tb_fifo_func_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 992.965 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto adc9240614cb4e4398c3a52524468b6d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_func_behav xil_defaultlib.tb_fifo_func xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo_func
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_func_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 992.965 ; gain = 0.000
run 90 us
set_property -dict [list CONFIG.Almost_Empty_Flag {true}] [get_ips fifo]
generate_target all [get_files  F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/fifo/fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo'...
catch { config_ip_cache -export [get_ips -all fifo] }
export_ip_user_files -of_objects [get_files F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/fifo/fifo.xci] -no_script -sync -force -quiet
reset_run fifo_synth_1
launch_runs -jobs 4 fifo_synth_1
[Sun Sep 24 12:33:06 2023] Launched fifo_synth_1...
Run output will be captured here: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/fifo_synth_1/runme.log
export_simulation -of_objects [get_files F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/fifo/fifo.xci] -directory F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.ip_user_files/sim_scripts -ip_user_files_dir F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.ip_user_files -ipstatic_source_dir F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/modelsim} {questa=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/questa} {riviera=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/riviera} {activehdl=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo_func' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_func_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/fifo/sim/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sim_1/new/tb_fifo_func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo_func
"xvhdl --incr --relax -prj tb_fifo_func_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto adc9240614cb4e4398c3a52524468b6d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_func_behav xil_defaultlib.tb_fifo_func xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo_func
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_func_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 996.871 ; gain = 0.000
run 90 us
save_wave_config {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_fifo_func_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 90 us
save_wave_config {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_fifo_func_behav.wcfg}
create_ip -name c_accum -vendor xilinx.com -library ip -version 12.0 -module_name accumulator -dir f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {accumulator} CONFIG.Implementation {DSP48} CONFIG.Input_Width {32} CONFIG.Output_Width {32} CONFIG.Accum_Mode {Add_Subtract} CONFIG.CE {true} CONFIG.SCLR {true} CONFIG.Bypass {false}] [get_ips accumulator]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'accumulator' to 'accumulator' is not allowed and is ignored.
generate_target {instantiation_template} [get_files f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/accumulator/accumulator.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'accumulator'...
generate_target all [get_files  f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/accumulator/accumulator.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'accumulator'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'accumulator'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'accumulator'...
catch { config_ip_cache -export [get_ips -all accumulator] }
export_ip_user_files -of_objects [get_files f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/accumulator/accumulator.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/accumulator/accumulator.xci]
launch_runs -jobs 4 accumulator_synth_1
[Sun Sep 24 14:05:37 2023] Launched accumulator_synth_1...
Run output will be captured here: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/accumulator_synth_1/runme.log
export_simulation -of_objects [get_files f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/accumulator/accumulator.xci] -directory F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.ip_user_files/sim_scripts -ip_user_files_dir F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.ip_user_files -ipstatic_source_dir F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/modelsim} {questa=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/questa} {riviera=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/riviera} {activehdl=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sim_1/new/tb_accumulator.v w ]
add_files -fileset sim_1 F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sim_1/new/tb_accumulator.v
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_accumulator [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sim_1/new/tb_fifo_func.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sim_1/new/tb_accumulator.v:]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_accumulator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_accumulator_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sim_1/new/tb_accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_accumulator
"xvhdl --incr --relax -prj tb_accumulator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/accumulator/sim/accumulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accumulator
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto adc9240614cb4e4398c3a52524468b6d --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_accumulator_behav xil_defaultlib.tb_accumulator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture accumulator_arch of entity xil_defaultlib.accumulator [accumulator_default]
Compiling module xil_defaultlib.tb_accumulator
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_accumulator_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim/xsim.dir/tb_accumulator_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 24 14:20:26 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1121.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_accumulator_behav -key {Behavioral:sim_1:Functional:tb_accumulator} -tclbatch {tb_accumulator.tcl} -view {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_fft_behav.wcfg} -view {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_multiplier_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_fft_behav.wcfg
WARNING: Simulation object /tb_fft/sys_clk was not found in the design.
WARNING: Simulation object /tb_fft/areset was not found in the design.
WARNING: Simulation object /tb_fft/time_domain was not found in the design.
WARNING: Simulation object /tb_fft/strobe was not found in the design.
WARNING: Simulation object /tb_fft/ram_in_data was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/control_fft_inst/addr was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/control_fft_inst/ram_wr_en was not found in the design.
WARNING: Simulation object /tb_fft/addra was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/ram_inst_0/wea was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/ram_inst_0/douta was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/aclk was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/aresetn was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_config_tdata was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_config_tvalid was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_config_tready was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_data_tvalid was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_data_tready was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_data_tlast was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/fft_in_data_real was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/fft_out_data_real was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/fft_out_data_real_abs was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/m_axis_data_tvalid was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/m_axis_data_tready was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/m_axis_data_tlast was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_frame_started was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_tlast_unexpected was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_fft_overflow was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_tlast_missing was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_status_channel_halt was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_data_in_channel_halt was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_data_out_channel_halt was not found in the design.
WARNING: Simulation object /tb_fft/fft_m_out_data_tlast was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/control_fft_inst/present_state was not found in the design.
open_wave_config F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_multiplier_behav.wcfg
WARNING: Simulation object /tb_multiplier/reset was not found in the design.
WARNING: Simulation object /tb_multiplier/sys_clk was not found in the design.
WARNING: Simulation object /tb_multiplier/a was not found in the design.
WARNING: Simulation object /tb_multiplier/b was not found in the design.
WARNING: Simulation object /tb_multiplier/out was not found in the design.
source tb_accumulator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_accumulator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1130.203 ; gain = 10.352
create_wave_config
save_wave_config {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_accumulator_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 90 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_accumulator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_accumulator_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sim_1/new/tb_accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_accumulator
"xvhdl --incr --relax -prj tb_accumulator_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto adc9240614cb4e4398c3a52524468b6d --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_accumulator_behav xil_defaultlib.tb_accumulator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture accumulator_arch of entity xil_defaultlib.accumulator [accumulator_default]
Compiling module xil_defaultlib.tb_accumulator
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_accumulator_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1134.297 ; gain = 0.473
save_wave_config {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_accumulator_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/ffd_en.v w ]
add_files F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/ffd_en.v
update_compile_order -fileset sources_1
close [ open F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/energy_detection_module.v w ]
add_files F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/energy_detection_module.v
update_compile_order -fileset sources_1
close [ open F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/datapath_unit_ed.v w ]
add_files F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/datapath_unit_ed.v
update_compile_order -fileset sources_1
close [ open F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_unit_ed.v w ]
add_files F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_unit_ed.v
update_compile_order -fileset sources_1
close [ open F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_unit_detection.v w ]
add_files F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_unit_detection.v
update_compile_order -fileset sources_1
close [ open F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_unit_packing.v w ]
add_files F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_unit_packing.v
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 24 22:17:11 2023...
