Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Dec 27 15:55:58 2021

All signals are completely routed.

WARNING:ParHelpers:361 - There are 10 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   clk_IBUF
   rst_IBUF
   switch<0>_IBUF
   switch<1>_IBUF
   switch<2>_IBUF
   switch<3>_IBUF
   switch<4>_IBUF
   switch<5>_IBUF
   switch<6>_IBUF
   switch<7>_IBUF


