/*
 * Copyright (C) 2014 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include "imx6sx.dtsi"

#define ENET_RX_PAD             0x1b0E9
#define ENET_TX_PAD             0x000F9
#define ENET_CLK_PAD            0x000E9

/ {
	model = "Freescale i.MX6 SoloX SG base Board";
	compatible = "fsl,imx6sx-sg", "fsl,imx6sx";
	
	aliases {
        
	};
	
	chosen {
		stdout-path = &uart1;
		//stdout-path = &mxcfb1;
	};

	memory {
		linux,usable-memory = <0x80000000 0x1FF00000>,
                                      <0xa0000000 0x20000000>;
	};
	

	pxp_v4l2_out {
		compatible = "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
		status = "okay";
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

        bt_reset: bt-reset {
			compatible = "gpio-reset";
			reset-gpios = <&gpio1 2 GPIO_ACTIVE_LOW>;
			//reset-delay-us = <1000>;
			#reset-cells = <0>;
		};

		reg_usb_otg1_vbus: usb_otg1_vbus {
			compatible = "regulator-fixed";
			reg = <1>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_usb_otg1_vbus>;
			regulator-name = "usb_otg1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio2 2 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};
//this is a GPIO type regulator for PWM, but for sentience gateway we don't have a GPIO to enable disable backlight

		wlreg_on: fixedregulator@100 {
			compatible = "regulator-fixed";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-name = "wlreg_on";
			gpio = <&gpio4 11 GPIO_ACTIVE_HIGH>;
			startup-delay-us = <100>;
			enable-active-high;
			regulator-always-on;
		};
		
		reg_psu_5v: regulator@3 {
			compatible = "regulator-fixed";
			reg = <3>;
			regulator-name = "PSU-5V0";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
		};

		reg_vref_3v3: regulator@7 {
			compatible = "regulator-fixed";
			reg = <7>;
			regulator-name = "vref-3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
		};

		reg_can_en: regulator@9 {
			compatible = "regulator-fixed";
			reg = <9>;
			regulator-name = "can-en";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
		};

		reg_can_stby: regulator@10 {
			compatible = "regulator-fixed";
			reg = <10>;
			regulator-name = "can-stby";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
		};
	};
		
};


&adc1 {
	vref-supply = <&reg_vref_3v3>;
	status = "okay";
};

&adc2 {
	vref-supply = <&reg_vref_3v3>;
	status = "okay";
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rgmii";
   	local-mac-address = [00 04 9F 01 1B 58];
	status = "okay";

        fixed-link {
	        speed = <1000>;
		full-duplex;
	};
	
};



&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2>;
	phy-mode = "rgmii";
   	local-mac-address = [00 04 9F 01 1B 59];
	status = "okay";

        fixed-link {
	        speed = <1000>;
		full-duplex;
	};
};


&csi2 {
	status = "okay";
	port {
		csi2_ep: endpoint {
			remote-endpoint = <&vadc_ep>;
		};
	};
};

&dcic1 {
	dcic_id = <0>;
	dcic_mux = "dcic-lcdif1";
	status = "okay";
};

&dcic2 {
	dcic_id = <1>;
	dcic_mux = "dcic-lvds";
	status = "okay";
};

&i2c2 {
	clock-frequency = <100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";
	/*	
	m41t83: m41t83@68 {  
		compatible = "st,m41t83"; 
		reg = <0x68>;
            	status = "okay"; 
	};	
	*/
	ds3231: ds3231@68 {  
		compatible = "max,ds3231"; 
		reg = <0x68>;
            	status = "okay"; 
	};		
	
	tca6416power: tca6416@20 {
		compatible = "ti,tca6416";
		reg = <0x20>;
		#gpio-cells = <2>;
		gpio-controller;
	};
	
};


&ocram {
	reg = <0x00901000 0xf000>;
};


#if 1
&qspi_m4 {
	status = "okay";
};

&rpmsg{
	vdev-nums = <1>;
	reg = <0xbfff0000 0x10000>;
	status = "disabled";
};
#endif

&clks {
	fsl,shared-clks-number = <0x23>;//<0x1A>;
	fsl,shared-clks-index = <IMX6SX_CLK_PLL2_BUS IMX6SX_CLK_PLL2_PFD0
			IMX6SX_CLK_PLL2_PFD2 IMX6SX_CLK_PLL3_USB_OTG
			IMX6SX_CLK_PLL3_PFD1 IMX6SX_CLK_PLL3_PFD2
			IMX6SX_CLK_PLL3_PFD3 IMX6SX_CLK_PLL4_AUDIO
			IMX6SX_CLK_PLL5_VIDEO
			IMX6SX_CLK_OCRAM IMX6SX_CLK_CAN1_SERIAL
			IMX6SX_CLK_CAN1_IPG IMX6SX_CLK_CAN2_SERIAL
			IMX6SX_CLK_CAN2_IPG IMX6SX_CLK_CANFD
			IMX6SX_CLK_ECSPI1 IMX6SX_CLK_ECSPI2
			IMX6SX_CLK_ECSPI3 IMX6SX_CLK_ECSPI4
			IMX6SX_CLK_ECSPI5 IMX6SX_CLK_QSPI1
			IMX6SX_CLK_QSPI2 IMX6SX_CLK_SSI1
			IMX6SX_CLK_SSI2 IMX6SX_CLK_SSI3
			IMX6SX_CLK_UART_SERIAL IMX6SX_CLK_UART_IPG
			IMX6SX_CLK_PERIPH_CLK2_SEL IMX6SX_CLK_DUMMY
			IMX6SX_CLK_I2C1 IMX6SX_CLK_I2C2
			IMX6SX_CLK_I2C3 IMX6SX_CLK_I2C4
			IMX6SX_CLK_EPIT1 IMX6SX_CLK_EPIT2>;
	fsl,shared-mem-addr = <0x91F000>;
	fsl,shared-mem-size = <0x1000>;
};

/*
&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1_0>;
	status = "okay";
};

&pwm2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2_0>;
	status = "okay";
};

&pwm3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3_0>;
	status = "okay";
};

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4_0>;
	status = "okay";
};
*/

&pxp {
	status = "okay";
};

&snvs{
	status = "okay";
};


&ssi2 {
	fsl,mode = "i2s-slave";
	status = "okay";
};



&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	fsl,uart-has-rtscts;
	fsl,rs485-gpio-txen = <&gpio1 8 GPIO_ACTIVE_HIGH>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	fsl,uart-has-rtscts;
	fsl,rs485-gpio-txen = <&gpio7 8 GPIO_ACTIVE_HIGH>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	fsl,uart-has-rtscts;
	fsl,rs485-gpio-txen = <&gpio4 1 GPIO_ACTIVE_HIGH>;	
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	fsl,uart-has-rtscts;
	fsl,rs485-gpio-txen = <&gpio2 12 GPIO_ACTIVE_HIGH>;	
	status = "okay";
};

&uart6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart6
                &pinctrl_bt>;
	fsl,uart-has-rtscts;
	resets = <&bt_reset>;
	status = "okay";
};


&ecspi2 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 0 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2>;
	status = "okay";

/*
	flash: m25p80@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "st,m25p32";
		spi-max-frequency = <20000000>;
		reg = <0>;
	};
*/
};


//PORT3(PORT7)
&ecspi5 {
	fsl,spi-num-chipselects = <3>;
	cs-gpios = <&gpio4 7 0>, <&gpio4 18 0>, <&gpio2 14 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi5>;
	status = "okay";
	
	spidev@0 {
		compatible = "atmel,at25";
		spi-max-frequency = <10000000>;
		reg = <0>;
	    pagesize = <256>;
		size = <524288>;
                address-width = <24>;	
		
	};
	spidev@1 {
		compatible = "atmel,at25";
		spi-max-frequency = <10000000>;
		reg = <1>;
		pagesize = <256>;
		size = <262144>;
                address-width = <24>;	
	};

	spidev@2 {
  	    compatible = "spidev";
        spi-max-frequency = <10000000>;
		reg = <2>;
		dmas = <&sdma 11 7 1>, <&sdma 12 7 2>;
		dma-names = "rx", "tx";
	};
};

&usbotg1 {
	vbus-supply = <&reg_usb_otg1_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usb_otg1_id>;
	//disable-over-current;
	srp-disable;
	hnp-disable;
	adp-disable;
	//output-high;
	dr_mode = "otg";
	status = "okay";
};

&usbotg2 {
	pinctrl-names = "default";
	srp-disable;
	hnp-disable;
	adp-disable;
	dr_mode = "host";
	status = "okay";
};


&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	non-removable;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	max-frequency = <30000000>;
	status = "okay";
};

&usdhc4 
{
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4_1>;
	bus-width = <8>;
	non-removable;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;
	imx6x-sg {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				MX6SX_PAD_USB_H_DATA__GPIO7_IO_10	0x83030
			>;
		};
		
		pinctrl_enet1: enet1grp {
			fsl,pins = <
                        	MX6SX_PAD_RGMII1_RX_CTL__ENET1_RX_EN   ENET_RX_PAD
                        	MX6SX_PAD_RGMII1_RXC__ENET1_RX_CLK     ENET_RX_PAD
                        	MX6SX_PAD_RGMII1_RD0__ENET1_RX_DATA_0  ENET_RX_PAD
                        	MX6SX_PAD_RGMII1_RD1__ENET1_RX_DATA_1  ENET_RX_PAD
                        	MX6SX_PAD_RGMII1_RD2__ENET1_RX_DATA_2  ENET_RX_PAD
                        	MX6SX_PAD_RGMII1_RD3__ENET1_RX_DATA_3  ENET_RX_PAD
                        	MX6SX_PAD_RGMII1_TX_CTL__ENET1_TX_EN   ENET_TX_PAD
                        	MX6SX_PAD_RGMII1_TXC__ENET1_RGMII_TXC  ENET_CLK_PAD
                        	MX6SX_PAD_RGMII1_TD0__ENET1_TX_DATA_0  ENET_TX_PAD
                        	MX6SX_PAD_RGMII1_TD1__ENET1_TX_DATA_1  ENET_TX_PAD
                        	MX6SX_PAD_RGMII1_TD2__ENET1_TX_DATA_2  ENET_TX_PAD
                        	MX6SX_PAD_RGMII1_TD3__ENET1_TX_DATA_3  ENET_TX_PAD
				
			>;
		};

		pinctrl_enet2: enet2grp-1{
			fsl,pins = <
				
                		    MX6SX_PAD_RGMII2_RX_CTL__ENET2_RX_EN   ENET_RX_PAD
                        	MX6SX_PAD_RGMII2_RXC__ENET2_RX_CLK     ENET_RX_PAD
                        	MX6SX_PAD_RGMII2_RD0__ENET2_RX_DATA_0  ENET_RX_PAD
                        	MX6SX_PAD_RGMII2_RD1__ENET2_RX_DATA_1  ENET_RX_PAD
                        	MX6SX_PAD_RGMII2_RD2__ENET2_RX_DATA_2  ENET_RX_PAD
                        	MX6SX_PAD_RGMII2_RD3__ENET2_RX_DATA_3  ENET_RX_PAD
                        	MX6SX_PAD_RGMII2_TX_CTL__ENET2_TX_EN   ENET_TX_PAD
                        	MX6SX_PAD_RGMII2_TXC__ENET2_RGMII_TXC  ENET_CLK_PAD
                        	MX6SX_PAD_RGMII2_TD0__ENET2_TX_DATA_0  ENET_TX_PAD
                        	MX6SX_PAD_RGMII2_TD1__ENET2_TX_DATA_1  ENET_TX_PAD
                        	MX6SX_PAD_RGMII2_TD2__ENET2_TX_DATA_2  ENET_TX_PAD
                        	MX6SX_PAD_RGMII2_TD3__ENET2_TX_DATA_3  ENET_TX_PAD
                            MX6SX_PAD_NAND_CE1_B__GPIO4_IO_2	   0xb099
				
                >;
		};

		
                pinctrl_csi_0: csigrp-0 {
                        fsl,pins = <
                                MX6SX_PAD_LCD1_DATA07__CSI1_MCLK        0x110b0
                                MX6SX_PAD_LCD1_DATA06__CSI1_PIXCLK      0x110b9
                                MX6SX_PAD_LCD1_DATA04__CSI1_VSYNC       0x110b0
                                MX6SX_PAD_LCD1_DATA05__CSI1_HSYNC       0x110b0
                                //MX6SX_PAD_LCD1_DATA17__CSI1_DATA_0      0x110b0
                                //MX6SX_PAD_LCD1_DATA16__CSI1_DATA_1      0x110b0
                                MX6SX_PAD_LCD1_DATA15__CSI1_DATA_2      0x110b0
                                MX6SX_PAD_LCD1_DATA14__CSI1_DATA_3      0x110b0
                                MX6SX_PAD_LCD1_DATA13__CSI1_DATA_4      0x110b0
                                MX6SX_PAD_LCD1_DATA12__CSI1_DATA_5      0x110b0
                                MX6SX_PAD_LCD1_DATA11__CSI1_DATA_6      0x110b0
                                MX6SX_PAD_LCD1_DATA10__CSI1_DATA_7      0x110b0
                                MX6SX_PAD_LCD1_DATA09__CSI1_DATA_8      0x110b0
                                MX6SX_PAD_LCD1_DATA08__CSI1_DATA_9      0x110b0

                                //MX6SX_PAD_LCD1_RESET__GPIO3_IO_27       0x80000000
                                //MX6SX_PAD_LCD1_VSYNC__GPIO3_IO_28       0x80000000

				//MX6SX_PAD_LCD1_DATA03__GPIO3_IO_4 0x80000000                        
				//MX6SX_PAD_LCD1_DATA02__GPIO3_IO_3 0x80000000                        

				MX6SX_PAD_LCD1_DATA16__GPIO3_IO_17 0x80000000                        
				MX6SX_PAD_LCD1_DATA17__GPIO3_IO_18  0x80000000
                        >;
                };


		pinctrl_gpmi_nand: gpmi-nand {
			fsl,pins = <
				MX6SX_PAD_NAND_CLE__RAWNAND_CLE         0xb0b1
				MX6SX_PAD_NAND_ALE__RAWNAND_ALE         0xb091
				MX6SX_PAD_NAND_WP_B__RAWNAND_WP_B       0xb0b1
				MX6SX_PAD_NAND_READY_B__RAWNAND_READY_B 0xb000
				MX6SX_PAD_NAND_CE0_B__RAWNAND_CE0_B     0xb0b1
				MX6SX_PAD_NAND_RE_B__RAWNAND_RE_B       0xb091
				MX6SX_PAD_NAND_WE_B__RAWNAND_WE_B       0xb091
				MX6SX_PAD_NAND_DATA00__RAWNAND_DATA00   0xb091
				MX6SX_PAD_NAND_DATA01__RAWNAND_DATA01   0xb091
				MX6SX_PAD_NAND_DATA02__RAWNAND_DATA02   0xb091
				MX6SX_PAD_NAND_DATA03__RAWNAND_DATA03   0xb091
				MX6SX_PAD_NAND_DATA04__RAWNAND_DATA04   0xb091
				MX6SX_PAD_NAND_DATA05__RAWNAND_DATA05   0xb091
				MX6SX_PAD_NAND_DATA06__RAWNAND_DATA06   0xb091
				MX6SX_PAD_NAND_DATA07__RAWNAND_DATA07   0xb091
			>;
		};
		/*
		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO01__I2C1_SDA		0x4001b8b1
				MX6SX_PAD_GPIO1_IO00__I2C1_SCL		0x4001b8b1
			>;
		};
		*/
		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6SX_PAD_QSPI1B_DATA2__I2C2_SDA 0x4001b8b1                          
				MX6SX_PAD_QSPI1B_DATA3__I2C2_SCL  0x4001b8b1
			>;
		};
		
		/*
		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6SX_PAD_KEY_ROW4__I2C3_SDA 0x4001b8b1
				MX6SX_PAD_KEY_COL4__I2C3_SCL 0x4001b8b1
			>;
		};
		*/

		/*
		pinctrl_i2c4: i2c4grp {
			fsl,pins = <
				MX6SX_PAD_SD3_DATA0__I2C4_SCL		0x4001b8b1
				MX6SX_PAD_SD3_DATA1__I2C4_SDA		0x4001b8b1
				MX6SX_PAD_NAND_DATA04__GPIO4_IO_8	0x1b0b1
			>;
		};
		*/
		
		pinctrl_pwm1_0: pwm1grp-0 {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO10__PWM1_OUT 0x1b0b1  //old: 0x110b0
			>;
		};
		
		pinctrl_pwm2_0: pwm2grp-0 {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO11__PWM2_OUT 0x1b0b1	//old: 0x110b0
			>;
		};
		
		pinctrl_pwm3_0: pwm3grp-0 {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO12__PWM3_OUT 0x1b0b1	//old: 0x110b0
			>;
		};
		
		pinctrl_pwm4_0: pwm4grp-0 {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO13__PWM4_OUT 0x1b0b1	//old: 0x110b0
			>;
		};

		pinctrl_lcd: lcdgrp {
			fsl,pins = <
				//MX6SX_PAD_RGMII1_RXC__GPIO5_IO_5		0x80000000
				//MX6SX_PAD_ENET1_RX_CLK__GPIO2_IO_4       0xb099 
				//MX6SX_PAD_ENET2_COL__GPIO2_IO_6			0x80000000
			>;
		};
		
		pinctrl_mqs: mqsgrp {
			fsl,pins = <
				//MX6SX_PAD_SD2_CLK__MQS_RIGHT 0x120b0
				//MX6SX_PAD_SD2_CMD__MQS_LEFT  0x120b0
			>;
		};


		pinctrl_peri_3v3: peri3v3grp {
			fsl,pins = <
				MX6SX_PAD_QSPI1A_DATA0__GPIO4_IO_16	0x80000000
			>;
		};
		
		pinctrl_uart1: uart1grp {// uart1 is used as IO. Console removed
			fsl,pins = <				
				MX6SX_PAD_GPIO1_IO04__UART1_TX          0x1b0b1
                MX6SX_PAD_GPIO1_IO05__UART1_RX          0x1b0b1				
			>;
		};
		
		pinctrl_uart2: uart2grp {// J7 for modbus 485
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO06__UART2_TX		0x1b0b1
				MX6SX_PAD_GPIO1_IO07__UART2_RX		0x1b0b1
				MX6SX_PAD_GPIO1_IO08__GPIO1_IO_8	0x1b0b1
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6SX_PAD_SD3_DATA5__UART3_TX		0x1b0b1
				MX6SX_PAD_SD3_DATA4__UART3_RX		0x1b0b1
				MX6SX_PAD_SD3_DATA6__GPIO7_IO_8		0x1b0b1
			>;
		};
		
		//PORT5,test 485
		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6SX_PAD_SD3_CMD__UART4_TX		0x1b0b1
				MX6SX_PAD_SD3_DATA3__UART4_RX		0x1b0b1
				MX6SX_PAD_NAND_CE0_B__GPIO4_IO_1        0x1b0b1			
			>;
		};

		pinctrl_uart5: uart5grp {// uart5 is used by M4 console
			fsl,pins = <
				MX6SX_PAD_KEY_COL3__UART5_TX		0x1b0b1
				MX6SX_PAD_KEY_ROW3__UART5_RX		0x1b0b1
				MX6SX_PAD_KEY_COL2__GPIO2_IO_12     0x1b0b1

			>;
		};
        
		pinctrl_bt: btgrp {
         		fsl,pins = <
             			//MX6SX_PAD_NAND_RE_B__GPIO4_IO_12      0x13069 
					MX6SX_PAD_GPIO1_IO02__GPIO1_IO_2        0x13069
          			 >;
                };/* BT_REG_ON */

		pinctrl_uart6: uart6grp {// uart6 is for x4 485
			fsl,pins = <
				MX6SX_PAD_KEY_COL1__UART6_TX 0x1b0b1
				MX6SX_PAD_KEY_ROW1__UART6_RX 0x1b0b1
				MX6SX_PAD_KEY_COL0__UART6_RTS_B       0x1b0b1
			    MX6SX_PAD_KEY_ROW0__UART6_CTS_B       0x1b0b1
			>;
		};
		
		pinctrl_wdog2: wdoggrp { //wdog grp
                        fsl,pins = <
                                MX6SX_PAD_KEY_ROW4__GPIO2_IO_19 0x1b0b1         
                        >;
                };	
		
		/*
		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6SX_PAD_KEY_ROW0__ECSPI1_MOSI			0x1b089//QSPI1A_DATA0
				MX6SX_PAD_KEY_COL1__ECSPI1_MISO			0x1b0b9//QSPI1A_DATA1
				MX6SX_PAD_KEY_COL0__ECSPI1_SCLK			0x1b089//QSPI1A_SCLK
				MX6SX_PAD_KEY_ROW1__ECSPI1_SS0			0x0b089//QSPI1A_SS0_B
				MX6SX_PAD_QSPI1A_DATA0__ECSPI1_MOSI	0x1b0b9		//0x1b089
				MX6SX_PAD_QSPI1A_DATA1__ECSPI1_MISO	0x1b0b9		//0x1b0b9
				MX6SX_PAD_QSPI1A_SCLK__ECSPI1_SCLK	0x1b0b9		//0x1b0b9
				MX6SX_PAD_QSPI1A_SS0_B__ECSPI1_SS0	0x0b0b9		//0x0b089
			>;
		};
		*/
		
		pinctrl_ecspi2: ecspi2grp {
			fsl,pins = <
				MX6SX_PAD_NAND_CLE__ECSPI2_SCLK			0x100b1
				MX6SX_PAD_NAND_WP_B__ECSPI2_MOSI		0x100b1
				MX6SX_PAD_NAND_READY_B__ECSPI2_MISO		0x100b1
				MX6SX_PAD_NAND_ALE__GPIO4_IO_0			0x100b1
				//MX6SX_PAD_NAND_ALE__ECSPI2_SS0
			>;
		};
		
		pinctrl_ecspi5: ecspi5grp {
			fsl,pins = <
				MX6SX_PAD_NAND_DATA01__ECSPI5_MOSI 	   0x100b1     //0x1b089//QSPI1A_DQS
				MX6SX_PAD_NAND_DATA00__ECSPI5_MISO 	   0x100b1     //QSPI1A_SS1_B
				MX6SX_PAD_NAND_DATA02__ECSPI5_SCLK     0x100b1     //0x1b089//QSPI1B_SS1_B
				MX6SX_PAD_NAND_DATA03__GPIO4_IO_7      0x100b1  	//0x0b089//QSPI1B_DQS
				//MX6SX_PAD_QSPI1A_DATA2__ECSPI5_SS1     0x100b1  	//0x0b089//QSPI1B_DQS
				MX6SX_PAD_QSPI1A_DATA2__GPIO4_IO_18     0x100b1
				//MX6SX_PAD_QSPI1B_DATA3__GPIO4_IO_27    0x100b1  	//0x0b089//QSPI1B_DQS
				MX6SX_PAD_KEY_COL4__GPIO2_IO_14          0x100b1    //carried board modify
			>;
		};
			

		pinctrl_usb_otg1_vbus: usbotg1vbusgrp {
			fsl,pins = <
				//MX6SX_PAD_QSPI1A_DATA3__GPIO4_IO_19     0x10b0
				MX6SX_PAD_ENET1_MDC__GPIO2_IO_2         0x10b0
			>;
		};

		pinctrl_usb_otg1_id: usbotg1idgrp {
			fsl,pins = <
				MX6SX_PAD_QSPI1A_DATA1__ANATOP_OTG1_ID 	0x17059
				MX6SX_PAD_QSPI1A_DATA3__USB_OTG1_OC	0x17059
			>;
		};

		
		pinctrl_usdhc2: usdhc2grp 
		{
			fsl,pins = 
			<
				MX6SX_PAD_SD2_CMD__USDHC2_CMD		0x17069
				MX6SX_PAD_SD2_CLK__USDHC2_CLK		0x10071
				MX6SX_PAD_SD2_DATA0__USDHC2_DATA0	0x17069
				MX6SX_PAD_SD2_DATA1__USDHC2_DATA1	0x17069
				MX6SX_PAD_SD2_DATA2__USDHC2_DATA2	0x17069
				MX6SX_PAD_SD2_DATA3__USDHC2_DATA3	0x17069
				MX6SX_PAD_NAND_ALE__GPIO4_IO_0		0x170D1
				MX6SX_PAD_NAND_DATA07__GPIO4_IO_11      0x170D1
				//MX6SX_PAD_NAND_DATA06__GPIO4_IO_10	0x170D1
			>;
		};
		pinctrl_usdhc4_1: usdhc4grp-1 
		{
			fsl,pins = 
			<
				MX6SX_PAD_SD4_CMD__USDHC4_CMD		0x170D1
				MX6SX_PAD_SD4_CLK__USDHC4_CLK		0x100f9
				MX6SX_PAD_SD4_DATA0__USDHC4_DATA0	0x170D1
				MX6SX_PAD_SD4_DATA1__USDHC4_DATA1	0x170D1
				MX6SX_PAD_SD4_DATA2__USDHC4_DATA2	0x170D1
				MX6SX_PAD_SD4_DATA3__USDHC4_DATA3	0x170D1
				MX6SX_PAD_SD4_DATA4__USDHC4_DATA4	0x170D1
				MX6SX_PAD_SD4_DATA5__USDHC4_DATA5	0x170D1
				MX6SX_PAD_SD4_DATA6__USDHC4_DATA6	0x170D1
				MX6SX_PAD_SD4_DATA7__USDHC4_DATA7	0x170D1
				MX6SX_PAD_SD4_RESET_B__USDHC4_RESET_B	0x170D1
			>;
		};
		
	};
};

&vadc {
	vadc_in = <0>;
	csi_id = <1>;
	status = "okay";
	port {
		vadc_ep: endpoint {
			remote-endpoint = <&csi2_ep>;
		};
	};
};





