{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1386109321602 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1386109321614 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1386109321630 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Quartus II" 0 -1 1386109321642 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "TimeQuest Timing Analyzer " "Smart recompilation skipped module TimeQuest Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1386109321642 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus II Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386109321651 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1386110351520 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1386110351530 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1386110351541 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Quartus II" 0 -1 1386110351553 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "TimeQuest Timing Analyzer " "Smart recompilation skipped module TimeQuest Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1386110351553 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus II Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386110351562 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/bandit/ECE473_Project/RegFile.bdf " "Source file: /home/bandit/ECE473_Project/RegFile.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1386110412171 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1386110412171 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/bandit/ECE473_Project/RegFile.bdf " "Source file: /home/bandit/ECE473_Project/RegFile.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1386110412231 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1386110412231 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/bandit/ECE473_Project/RegFile.bdf " "Source file: /home/bandit/ECE473_Project/RegFile.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1386110412291 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1386110412291 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1386110419705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386110419710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 17:40:19 2013 " "Processing started: Tue Dec  3 17:40:19 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386110419710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1386110419710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegFile -c RegFile " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegFile -c RegFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1386110419711 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1386110421625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1_32b " "Found entity 1: mux_2_1_32b" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110421835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110421835 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pc_reg.v(16) " "Verilog HDL information at pc_reg.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "pc_reg.v" "" { Text "/home/bandit/ECE473_Project/pc_reg.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386110421838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "pc_reg.v" "" { Text "/home/bandit/ECE473_Project/pc_reg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110421839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110421839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_Display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LCD_Display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Found design unit 1: LCD_Display-a" {  } { { "LCD_Display.vhd" "" { Text "/home/bandit/ECE473_Project/LCD_Display.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422746 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display.vhd" "" { Text "/home/bandit/ECE473_Project/LCD_Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_DIV.VHD 2 1 " "Found 2 design units, including 1 entities, in source file CLK_DIV.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "CLK_DIV.VHD" "" { Text "/home/bandit/ECE473_Project/CLK_DIV.VHD" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422748 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "CLK_DIV.VHD" "" { Text "/home/bandit/ECE473_Project/CLK_DIV.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcadder.v 1 1 " "Found 1 design units, including 1 entities, in source file pcadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcadder " "Found entity 1: pcadder" {  } { { "pcadder.v" "" { Text "/home/bandit/ECE473_Project/pcadder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422752 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegModule.v(35) " "Verilog HDL information at RegModule.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386110422753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegModule.v 1 1 " "Found 1 design units, including 1 entities, in source file RegModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegModule " "Found entity 1: RegModule" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegFile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RegFile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.bdf" "" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mymux21.v 1 1 " "Found 1 design units, including 1 entities, in source file mymux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 mymux21 " "Found entity 1: mymux21" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdigit.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdigit " "Found entity 1: hexdigit" {  } { { "hexdigit.v" "" { Text "/home/bandit/ECE473_Project/hexdigit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlpm.v 1 1 " "Found 1 design units, including 1 entities, in source file ramlpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramlpm " "Found entity 1: ramlpm" {  } { { "ramlpm.v" "" { Text "/home/bandit/ECE473_Project/ramlpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file clockcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockcounter " "Found entity 1: clockcounter" {  } { { "clockcounter.v" "" { Text "/home/bandit/ECE473_Project/clockcounter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux31.v 1 1 " "Found 1 design units, including 1 entities, in source file mux31.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux31 " "Found entity 1: mux31" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422768 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pipereg.v(41) " "Verilog HDL information at pipereg.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "pipereg.v" "" { Text "/home/bandit/ECE473_Project/pipereg.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386110422770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipereg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipereg " "Found entity 1: pipereg" {  } { { "pipereg.v" "" { Text "/home/bandit/ECE473_Project/pipereg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romlpm.v 1 1 " "Found 1 design units, including 1 entities, in source file romlpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 romlpm " "Found entity 1: romlpm" {  } { { "romlpm.v" "" { Text "/home/bandit/ECE473_Project/romlpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_4.v 1 1 " "Found 1 design units, including 1 entities, in source file addr_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_4 " "Found entity 1: addr_4" {  } { { "addr_4.v" "" { Text "/home/bandit/ECE473_Project/addr_4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_21_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_21_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_21_1bit " "Found entity 1: mux_21_1bit" {  } { { "mux_21_1bit.v" "" { Text "/home/bandit/ECE473_Project/mux_21_1bit.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422776 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.v(40) " "Verilog HDL information at control.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "control.v" "" { Text "/home/bandit/ECE473_Project/control.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386110422778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "/home/bandit/ECE473_Project/control.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detect " "Found entity 1: hazard_detect" {  } { { "hazard_detect.v" "" { Text "/home/bandit/ECE473_Project/hazard_detect.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_mux31.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_mux31.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mux31 " "Found entity 1: basic_mux31" {  } { { "basic_mux31.v" "" { Text "/home/bandit/ECE473_Project/basic_mux31.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fwd_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file fwd_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fwd_unit " "Found entity 1: fwd_unit" {  } { { "fwd_unit.v" "" { Text "/home/bandit/ECE473_Project/fwd_unit.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 0 0 " "Found 0 design units, including 0 entities, in source file test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422786 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ex_control_pipe.v(31) " "Verilog HDL information at ex_control_pipe.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386110422787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_control_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_control_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_control_pipe " "Found entity 1: ex_control_pipe" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_control_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_control_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_control_pipe " "Found entity 1: mem_control_pipe" {  } { { "mem_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/mem_control_pipe.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_control_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_control_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_control_pipe " "Found entity 1: wb_control_pipe" {  } { { "wb_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/wb_control_pipe.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 1 1 " "Found 1 design units, including 1 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "extender.v" "" { Text "/home/bandit/ECE473_Project/extender.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegDst_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file RegDst_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegDst_mux " "Found entity 1: RegDst_mux" {  } { { "RegDst_mux.v" "" { Text "/home/bandit/ECE473_Project/RegDst_mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "/home/bandit/ECE473_Project/shifter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_adder " "Found entity 1: branch_adder" {  } { { "branch_adder.v" "" { Text "/home/bandit/ECE473_Project/branch_adder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concat.v 1 1 " "Found 1 design units, including 1 entities, in source file concat.v" { { "Info" "ISGN_ENTITY_NAME" "1 concat " "Found entity 1: concat" {  } { { "concat.v" "" { Text "/home/bandit/ECE473_Project/concat.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file jump_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 jump_shifter " "Found entity 1: jump_shifter" {  } { { "jump_shifter.v" "" { Text "/home/bandit/ECE473_Project/jump_shifter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file zero_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_detect " "Found entity 1: zero_detect" {  } { { "zero_detect.v" "" { Text "/home/bandit/ECE473_Project/zero_detect.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1_32b_2bsel.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1_32b_2bsel.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1_32b_2bsel " "Found entity 1: mux_2_1_32b_2bsel" {  } { { "mux_2_1_32b_2bsel.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b_2bsel.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110422806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110422806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegFile " "Elaborating entity \"RegFile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1386110422977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:LCD_module " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:LCD_module\"" {  } { { "RegFile.bdf" "LCD_module" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 936 1480 1768 1048 "LCD_module" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romlpm romlpm:inst_mem " "Elaborating entity \"romlpm\" for hierarchy \"romlpm:inst_mem\"" {  } { { "RegFile.bdf" "inst_mem" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 344 -1200 -944 464 "inst_mem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romlpm:inst_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romlpm:inst_mem\|altsyncram:altsyncram_component\"" {  } { { "romlpm.v" "altsyncram_component" { Text "/home/bandit/ECE473_Project/romlpm.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romlpm:inst_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romlpm:inst_mem\|altsyncram:altsyncram_component\"" {  } { { "romlpm.v" "" { Text "/home/bandit/ECE473_Project/romlpm.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386110423413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romlpm:inst_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"romlpm:inst_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instr_mem.hex " "Parameter \"init_file\" = \"instr_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423414 ""}  } { { "romlpm.v" "" { Text "/home/bandit/ECE473_Project/romlpm.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386110423414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mk32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mk32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mk32 " "Found entity 1: altsyncram_mk32" {  } { { "db/altsyncram_mk32.tdf" "" { Text "/home/bandit/ECE473_Project/db/altsyncram_mk32.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110423543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110423543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mk32 romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated " "Elaborating entity \"altsyncram_mk32\" for hierarchy \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bandit/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_21_1bit mux_21_1bit:clocksel_mux " "Elaborating entity \"mux_21_1bit\" for hierarchy \"mux_21_1bit:clocksel_mux\"" {  } { { "RegFile.bdf" "clocksel_mux" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 1104 480 600 1216 "clocksel_mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423555 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_21_1bit.v(12) " "Verilog HDL Always Construct warning at mux_21_1bit.v(12): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_21_1bit.v" "" { Text "/home/bandit/ECE473_Project/mux_21_1bit.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386110423557 "|RegFile|mux_21_1bit:clocksel_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out mux_21_1bit.v(12) " "Inferred latch for \"out\" at mux_21_1bit.v(12)" {  } { { "mux_21_1bit.v" "" { Text "/home/bandit/ECE473_Project/mux_21_1bit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423557 "|RegFile|mux_21_1bit:clocksel_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:clockdiv " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:clockdiv\"" {  } { { "RegFile.bdf" "clockdiv" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 1024 192 400 1200 "clockdiv" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:inst8 " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:inst8\"" {  } { { "RegFile.bdf" "inst8" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 264 -1464 -1264 376 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1_32b_2bsel mux_2_1_32b_2bsel:inst10 " "Elaborating entity \"mux_2_1_32b_2bsel\" for hierarchy \"mux_2_1_32b_2bsel:inst10\"" {  } { { "RegFile.bdf" "inst10" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { -352 1744 1912 -240 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1_32b mux_2_1_32b:inst4 " "Elaborating entity \"mux_2_1_32b\" for hierarchy \"mux_2_1_32b:inst4\"" {  } { { "RegFile.bdf" "inst4" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { -352 1464 1632 -240 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423573 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_2_1_32b.v(13) " "Verilog HDL Always Construct warning at mux_2_1_32b.v(13): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386110423575 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[0\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423575 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[1\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423575 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[2\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423576 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[3\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423576 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[4\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423576 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[5\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423576 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[6\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423576 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[7\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423576 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[8\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423576 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[9\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423576 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[10\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423576 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[11\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423576 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[12\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423577 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[13\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423577 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[14\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423577 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[15\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423577 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[16\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423577 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[17\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423577 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[18\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423577 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[19\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423577 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[20\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423577 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[21\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423578 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[22\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423578 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[23\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423578 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[24\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423578 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[25\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423578 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[26\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423578 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[27\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423578 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[28\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423578 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[29\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423579 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[30\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423579 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[31\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "/home/bandit/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423579 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_module " "Elaborating entity \"control\" for hierarchy \"control:control_module\"" {  } { { "RegFile.bdf" "control_module" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 16 -344 -112 256 "control_module" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipereg pipereg:IF_ID " "Elaborating entity \"pipereg\" for hierarchy \"pipereg:IF_ID\"" {  } { { "RegFile.bdf" "IF_ID" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 344 -760 -536 584 "IF_ID" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcadder pcadder:pcadder " "Elaborating entity \"pcadder\" for hierarchy \"pcadder:pcadder\"" {  } { { "RegFile.bdf" "pcadder" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 104 -1368 -1120 216 "pcadder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_control_pipe ex_control_pipe:ex_control_pipe " "Elaborating entity \"ex_control_pipe\" for hierarchy \"ex_control_pipe:ex_control_pipe\"" {  } { { "RegFile.bdf" "ex_control_pipe" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 96 384 600 272 "ex_control_pipe" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender extender:sign_extender " "Elaborating entity \"extender\" for hierarchy \"extender:sign_extender\"" {  } { { "RegFile.bdf" "sign_extender" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { -384 464 632 -304 "sign_extender" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegModule RegModule:reg_file " "Elaborating entity \"RegModule\" for hierarchy \"RegModule:reg_file\"" {  } { { "RegFile.bdf" "reg_file" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 272 -376 -80 512 "reg_file" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423608 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rt_out RegModule.v(50) " "Verilog HDL Always Construct warning at RegModule.v(50): inferring latch(es) for variable \"rt_out\", which holds its previous value in one or more paths through the always construct" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386110423634 "|RegFile|RegModule:reg_file"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_address_debug RegModule.v(59) " "Verilog HDL Always Construct warning at RegModule.v(59): variable \"read_address_debug\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1386110423634 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[0\] RegModule.v(50) " "Inferred latch for \"rt_out\[0\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423634 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[1\] RegModule.v(50) " "Inferred latch for \"rt_out\[1\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423634 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[2\] RegModule.v(50) " "Inferred latch for \"rt_out\[2\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423634 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[3\] RegModule.v(50) " "Inferred latch for \"rt_out\[3\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423635 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[4\] RegModule.v(50) " "Inferred latch for \"rt_out\[4\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423635 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[5\] RegModule.v(50) " "Inferred latch for \"rt_out\[5\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423635 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[6\] RegModule.v(50) " "Inferred latch for \"rt_out\[6\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423635 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[7\] RegModule.v(50) " "Inferred latch for \"rt_out\[7\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423635 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[8\] RegModule.v(50) " "Inferred latch for \"rt_out\[8\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423635 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[9\] RegModule.v(50) " "Inferred latch for \"rt_out\[9\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423636 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[10\] RegModule.v(50) " "Inferred latch for \"rt_out\[10\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423636 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[11\] RegModule.v(50) " "Inferred latch for \"rt_out\[11\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423636 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[12\] RegModule.v(50) " "Inferred latch for \"rt_out\[12\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423636 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[13\] RegModule.v(50) " "Inferred latch for \"rt_out\[13\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423636 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[14\] RegModule.v(50) " "Inferred latch for \"rt_out\[14\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423636 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[15\] RegModule.v(50) " "Inferred latch for \"rt_out\[15\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423636 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[16\] RegModule.v(50) " "Inferred latch for \"rt_out\[16\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423637 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[17\] RegModule.v(50) " "Inferred latch for \"rt_out\[17\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423637 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[18\] RegModule.v(50) " "Inferred latch for \"rt_out\[18\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423637 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[19\] RegModule.v(50) " "Inferred latch for \"rt_out\[19\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423637 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[20\] RegModule.v(50) " "Inferred latch for \"rt_out\[20\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423637 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[21\] RegModule.v(50) " "Inferred latch for \"rt_out\[21\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423637 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[22\] RegModule.v(50) " "Inferred latch for \"rt_out\[22\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423638 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[23\] RegModule.v(50) " "Inferred latch for \"rt_out\[23\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423638 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[24\] RegModule.v(50) " "Inferred latch for \"rt_out\[24\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423638 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[25\] RegModule.v(50) " "Inferred latch for \"rt_out\[25\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423638 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[26\] RegModule.v(50) " "Inferred latch for \"rt_out\[26\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423638 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[27\] RegModule.v(50) " "Inferred latch for \"rt_out\[27\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423638 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[28\] RegModule.v(50) " "Inferred latch for \"rt_out\[28\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423638 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[29\] RegModule.v(50) " "Inferred latch for \"rt_out\[29\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423639 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[30\] RegModule.v(50) " "Inferred latch for \"rt_out\[30\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423639 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[31\] RegModule.v(50) " "Inferred latch for \"rt_out\[31\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423639 "|RegFile|RegModule:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_control_pipe wb_control_pipe:wb_control_pipe_3 " "Elaborating entity \"wb_control_pipe\" for hierarchy \"wb_control_pipe:wb_control_pipe_3\"" {  } { { "RegFile.bdf" "wb_control_pipe_3" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 104 2824 3032 216 "wb_control_pipe_3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramlpm ramlpm:data_mem " "Elaborating entity \"ramlpm\" for hierarchy \"ramlpm:data_mem\"" {  } { { "RegFile.bdf" "data_mem" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 240 2360 2616 424 "data_mem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramlpm:data_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramlpm:data_mem\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.v" "altsyncram_component" { Text "/home/bandit/ECE473_Project/ramlpm.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramlpm:data_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramlpm:data_mem\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.v" "" { Text "/home/bandit/ECE473_Project/ramlpm.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramlpm:data_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramlpm:data_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data.hex " "Parameter \"init_file\" = \"data.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423672 ""}  } { { "ramlpm.v" "" { Text "/home/bandit/ECE473_Project/ramlpm.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386110423672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_js82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_js82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_js82 " "Found entity 1: altsyncram_js82" {  } { { "db/altsyncram_js82.tdf" "" { Text "/home/bandit/ECE473_Project/db/altsyncram_js82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110423795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386110423795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_js82 ramlpm:data_mem\|altsyncram:altsyncram_component\|altsyncram_js82:auto_generated " "Elaborating entity \"altsyncram_js82\" for hierarchy \"ramlpm:data_mem\|altsyncram:altsyncram_component\|altsyncram_js82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bandit/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_control_pipe mem_control_pipe:mem_control_pipe_2 " "Elaborating entity \"mem_control_pipe\" for hierarchy \"mem_control_pipe:mem_control_pipe_2\"" {  } { { "RegFile.bdf" "mem_control_pipe_2" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 64 1816 2016 208 "mem_control_pipe_2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423803 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adder.v(19) " "Verilog HDL information at adder.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386110423815 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.v 1 1 " "Using design file adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110423815 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1386110423815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:ALU " "Elaborating entity \"adder\" for hierarchy \"adder:ALU\"" {  } { { "RegFile.bdf" "ALU" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 232 1432 1648 408 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423818 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result adder.v(19) " "Verilog HDL Always Construct warning at adder.v(19): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386110423822 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] adder.v(19) " "Inferred latch for \"result\[0\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423823 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] adder.v(19) " "Inferred latch for \"result\[1\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423823 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] adder.v(19) " "Inferred latch for \"result\[2\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423823 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] adder.v(19) " "Inferred latch for \"result\[3\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423823 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] adder.v(19) " "Inferred latch for \"result\[4\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423823 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] adder.v(19) " "Inferred latch for \"result\[5\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423823 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] adder.v(19) " "Inferred latch for \"result\[6\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423823 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] adder.v(19) " "Inferred latch for \"result\[7\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423823 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] adder.v(19) " "Inferred latch for \"result\[8\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423824 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] adder.v(19) " "Inferred latch for \"result\[9\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423824 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] adder.v(19) " "Inferred latch for \"result\[10\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423824 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] adder.v(19) " "Inferred latch for \"result\[11\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423824 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] adder.v(19) " "Inferred latch for \"result\[12\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423824 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] adder.v(19) " "Inferred latch for \"result\[13\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423824 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] adder.v(19) " "Inferred latch for \"result\[14\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423824 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] adder.v(19) " "Inferred latch for \"result\[15\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423824 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] adder.v(19) " "Inferred latch for \"result\[16\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423824 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] adder.v(19) " "Inferred latch for \"result\[17\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423825 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] adder.v(19) " "Inferred latch for \"result\[18\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423825 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] adder.v(19) " "Inferred latch for \"result\[19\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423825 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] adder.v(19) " "Inferred latch for \"result\[20\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423825 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] adder.v(19) " "Inferred latch for \"result\[21\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423825 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] adder.v(19) " "Inferred latch for \"result\[22\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423825 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] adder.v(19) " "Inferred latch for \"result\[23\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423825 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] adder.v(19) " "Inferred latch for \"result\[24\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423825 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] adder.v(19) " "Inferred latch for \"result\[25\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423825 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] adder.v(19) " "Inferred latch for \"result\[26\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423825 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] adder.v(19) " "Inferred latch for \"result\[27\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423826 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] adder.v(19) " "Inferred latch for \"result\[28\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423826 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] adder.v(19) " "Inferred latch for \"result\[29\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423826 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] adder.v(19) " "Inferred latch for \"result\[30\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423826 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] adder.v(19) " "Inferred latch for \"result\[31\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423826 "|RegFile|adder:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mux31 basic_mux31:forward_mux_rs " "Elaborating entity \"basic_mux31\" for hierarchy \"basic_mux31:forward_mux_rs\"" {  } { { "RegFile.bdf" "forward_mux_rs" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 200 1088 1264 344 "forward_mux_rs" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux21 mymux21:to_reg_mux " "Elaborating entity \"mymux21\" for hierarchy \"mymux21:to_reg_mux\"" {  } { { "RegFile.bdf" "to_reg_mux" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 264 3344 3520 376 "to_reg_mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423836 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mymux21.v(12) " "Verilog HDL Always Construct warning at mymux21.v(12): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386110423838 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mymux21.v(14) " "Inferred latch for \"out\[0\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423838 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mymux21.v(14) " "Inferred latch for \"out\[1\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423838 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mymux21.v(14) " "Inferred latch for \"out\[2\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423839 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mymux21.v(14) " "Inferred latch for \"out\[3\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423839 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mymux21.v(14) " "Inferred latch for \"out\[4\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423839 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mymux21.v(14) " "Inferred latch for \"out\[5\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423839 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mymux21.v(14) " "Inferred latch for \"out\[6\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423839 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mymux21.v(14) " "Inferred latch for \"out\[7\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423839 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mymux21.v(14) " "Inferred latch for \"out\[8\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423839 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mymux21.v(14) " "Inferred latch for \"out\[9\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423840 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mymux21.v(14) " "Inferred latch for \"out\[10\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423840 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mymux21.v(14) " "Inferred latch for \"out\[11\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423840 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mymux21.v(14) " "Inferred latch for \"out\[12\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423840 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mymux21.v(14) " "Inferred latch for \"out\[13\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423840 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mymux21.v(14) " "Inferred latch for \"out\[14\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423840 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mymux21.v(14) " "Inferred latch for \"out\[15\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423840 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mymux21.v(14) " "Inferred latch for \"out\[16\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423841 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mymux21.v(14) " "Inferred latch for \"out\[17\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423841 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mymux21.v(14) " "Inferred latch for \"out\[18\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423841 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mymux21.v(14) " "Inferred latch for \"out\[19\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423841 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mymux21.v(14) " "Inferred latch for \"out\[20\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423841 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mymux21.v(14) " "Inferred latch for \"out\[21\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423841 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mymux21.v(14) " "Inferred latch for \"out\[22\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423842 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mymux21.v(14) " "Inferred latch for \"out\[23\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423842 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mymux21.v(14) " "Inferred latch for \"out\[24\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423842 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mymux21.v(14) " "Inferred latch for \"out\[25\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423842 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mymux21.v(14) " "Inferred latch for \"out\[26\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423842 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mymux21.v(14) " "Inferred latch for \"out\[27\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423842 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mymux21.v(14) " "Inferred latch for \"out\[28\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423842 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mymux21.v(14) " "Inferred latch for \"out\[29\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423843 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mymux21.v(14) " "Inferred latch for \"out\[30\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423843 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mymux21.v(14) " "Inferred latch for \"out\[31\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "/home/bandit/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423843 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fwd_unit fwd_unit:forwarding_unit " "Elaborating entity \"fwd_unit\" for hierarchy \"fwd_unit:forwarding_unit\"" {  } { { "RegFile.bdf" "forwarding_unit" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 416 1392 1632 624 "forwarding_unit" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_adder branch_adder:inst2 " "Elaborating entity \"branch_adder\" for hierarchy \"branch_adder:inst2\"" {  } { { "RegFile.bdf" "inst2" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { -336 920 1128 -256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:inst1 " "Elaborating entity \"shifter\" for hierarchy \"shifter:inst1\"" {  } { { "RegFile.bdf" "inst1" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { -320 736 904 -240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_4 addr_4:data_addr_times_4 " "Elaborating entity \"addr_4\" for hierarchy \"addr_4:data_addr_times_4\"" {  } { { "RegFile.bdf" "data_addr_times_4" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 904 -552 -344 984 "data_addr_times_4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 addr_4.v(11) " "Verilog HDL assignment warning at addr_4.v(11): truncated value with size 32 to match size of target (5)" {  } { { "addr_4.v" "" { Text "/home/bandit/ECE473_Project/addr_4.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386110423865 "|RegFile|addr_4:data_addr_times_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDst_mux RegDst_mux:RegDst " "Elaborating entity \"RegDst_mux\" for hierarchy \"RegDst_mux:RegDst\"" {  } { { "RegFile.bdf" "RegDst" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 320 144 312 432 "RegDst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423868 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out RegDst_mux.v(13) " "Verilog HDL Always Construct warning at RegDst_mux.v(13): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "RegDst_mux.v" "" { Text "/home/bandit/ECE473_Project/RegDst_mux.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386110423870 "|RegFile|RegDst_mux:RegDst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] RegDst_mux.v(13) " "Inferred latch for \"out\[0\]\" at RegDst_mux.v(13)" {  } { { "RegDst_mux.v" "" { Text "/home/bandit/ECE473_Project/RegDst_mux.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423870 "|RegFile|RegDst_mux:RegDst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] RegDst_mux.v(13) " "Inferred latch for \"out\[1\]\" at RegDst_mux.v(13)" {  } { { "RegDst_mux.v" "" { Text "/home/bandit/ECE473_Project/RegDst_mux.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423870 "|RegFile|RegDst_mux:RegDst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] RegDst_mux.v(13) " "Inferred latch for \"out\[2\]\" at RegDst_mux.v(13)" {  } { { "RegDst_mux.v" "" { Text "/home/bandit/ECE473_Project/RegDst_mux.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423870 "|RegFile|RegDst_mux:RegDst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] RegDst_mux.v(13) " "Inferred latch for \"out\[3\]\" at RegDst_mux.v(13)" {  } { { "RegDst_mux.v" "" { Text "/home/bandit/ECE473_Project/RegDst_mux.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423871 "|RegFile|RegDst_mux:RegDst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] RegDst_mux.v(13) " "Inferred latch for \"out\[4\]\" at RegDst_mux.v(13)" {  } { { "RegDst_mux.v" "" { Text "/home/bandit/ECE473_Project/RegDst_mux.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423871 "|RegFile|RegDst_mux:RegDst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_detect zero_detect:inst9 " "Elaborating entity \"zero_detect\" for hierarchy \"zero_detect:inst9\"" {  } { { "RegFile.bdf" "inst9" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { -376 136 288 -264 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423875 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero zero_detect.v(16) " "Verilog HDL Always Construct warning at zero_detect.v(16): inferring latch(es) for variable \"zero\", which holds its previous value in one or more paths through the always construct" {  } { { "zero_detect.v" "" { Text "/home/bandit/ECE473_Project/zero_detect.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386110423877 "|RegFile|zero_detect:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero zero_detect.v(16) " "Inferred latch for \"zero\" at zero_detect.v(16)" {  } { { "zero_detect.v" "" { Text "/home/bandit/ECE473_Project/zero_detect.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423878 "|RegFile|zero_detect:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concat concat:inst6 " "Elaborating entity \"concat\" for hierarchy \"concat:inst6\"" {  } { { "RegFile.bdf" "inst6" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { -488 936 1168 -408 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_shifter jump_shifter:inst7 " "Elaborating entity \"jump_shifter\" for hierarchy \"jump_shifter:inst7\"" {  } { { "RegFile.bdf" "inst7" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { -488 696 864 -408 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux31 mux31:val_at_address_selector " "Elaborating entity \"mux31\" for hierarchy \"mux31:val_at_address_selector\"" {  } { { "RegFile.bdf" "val_at_address_selector" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 984 1184 1392 1128 "val_at_address_selector" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423900 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "to_lcd mux31.v(16) " "Verilog HDL Always Construct warning at mux31.v(16): inferring latch(es) for variable \"to_lcd\", which holds its previous value in one or more paths through the always construct" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386110423903 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[0\] mux31.v(18) " "Inferred latch for \"to_lcd\[0\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423903 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[1\] mux31.v(18) " "Inferred latch for \"to_lcd\[1\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423903 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[2\] mux31.v(18) " "Inferred latch for \"to_lcd\[2\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423903 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[3\] mux31.v(18) " "Inferred latch for \"to_lcd\[3\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423903 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[4\] mux31.v(18) " "Inferred latch for \"to_lcd\[4\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423904 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[5\] mux31.v(18) " "Inferred latch for \"to_lcd\[5\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423904 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[6\] mux31.v(18) " "Inferred latch for \"to_lcd\[6\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423904 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[7\] mux31.v(18) " "Inferred latch for \"to_lcd\[7\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423904 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[8\] mux31.v(18) " "Inferred latch for \"to_lcd\[8\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423904 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[9\] mux31.v(18) " "Inferred latch for \"to_lcd\[9\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423904 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[10\] mux31.v(18) " "Inferred latch for \"to_lcd\[10\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423904 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[11\] mux31.v(18) " "Inferred latch for \"to_lcd\[11\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423904 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[12\] mux31.v(18) " "Inferred latch for \"to_lcd\[12\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423904 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[13\] mux31.v(18) " "Inferred latch for \"to_lcd\[13\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423905 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[14\] mux31.v(18) " "Inferred latch for \"to_lcd\[14\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423905 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[15\] mux31.v(18) " "Inferred latch for \"to_lcd\[15\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423905 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[16\] mux31.v(18) " "Inferred latch for \"to_lcd\[16\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423905 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[17\] mux31.v(18) " "Inferred latch for \"to_lcd\[17\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423905 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[18\] mux31.v(18) " "Inferred latch for \"to_lcd\[18\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423905 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[19\] mux31.v(18) " "Inferred latch for \"to_lcd\[19\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423905 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[20\] mux31.v(18) " "Inferred latch for \"to_lcd\[20\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423905 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[21\] mux31.v(18) " "Inferred latch for \"to_lcd\[21\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423905 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[22\] mux31.v(18) " "Inferred latch for \"to_lcd\[22\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423906 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[23\] mux31.v(18) " "Inferred latch for \"to_lcd\[23\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423906 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[24\] mux31.v(18) " "Inferred latch for \"to_lcd\[24\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423906 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[25\] mux31.v(18) " "Inferred latch for \"to_lcd\[25\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423906 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[26\] mux31.v(18) " "Inferred latch for \"to_lcd\[26\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423906 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[27\] mux31.v(18) " "Inferred latch for \"to_lcd\[27\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423906 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[28\] mux31.v(18) " "Inferred latch for \"to_lcd\[28\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423906 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[29\] mux31.v(18) " "Inferred latch for \"to_lcd\[29\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423906 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[30\] mux31.v(18) " "Inferred latch for \"to_lcd\[30\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423906 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[31\] mux31.v(18) " "Inferred latch for \"to_lcd\[31\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423906 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdigit hexdigit:clockcount0 " "Elaborating entity \"hexdigit\" for hierarchy \"hexdigit:clockcount0\"" {  } { { "RegFile.bdf" "clockcount0" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 1072 1512 1672 1152 "clockcount0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423909 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out hexdigit.v(8) " "Verilog HDL Always Construct warning at hexdigit.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "hexdigit.v" "" { Text "/home/bandit/ECE473_Project/hexdigit.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386110423911 "|RegFile|hexdigit:clockcount0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] hexdigit.v(10) " "Inferred latch for \"out\[0\]\" at hexdigit.v(10)" {  } { { "hexdigit.v" "" { Text "/home/bandit/ECE473_Project/hexdigit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423911 "|RegFile|hexdigit:clockcount0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] hexdigit.v(10) " "Inferred latch for \"out\[1\]\" at hexdigit.v(10)" {  } { { "hexdigit.v" "" { Text "/home/bandit/ECE473_Project/hexdigit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423911 "|RegFile|hexdigit:clockcount0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] hexdigit.v(10) " "Inferred latch for \"out\[2\]\" at hexdigit.v(10)" {  } { { "hexdigit.v" "" { Text "/home/bandit/ECE473_Project/hexdigit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423911 "|RegFile|hexdigit:clockcount0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] hexdigit.v(10) " "Inferred latch for \"out\[3\]\" at hexdigit.v(10)" {  } { { "hexdigit.v" "" { Text "/home/bandit/ECE473_Project/hexdigit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423912 "|RegFile|hexdigit:clockcount0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] hexdigit.v(10) " "Inferred latch for \"out\[4\]\" at hexdigit.v(10)" {  } { { "hexdigit.v" "" { Text "/home/bandit/ECE473_Project/hexdigit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423912 "|RegFile|hexdigit:clockcount0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] hexdigit.v(10) " "Inferred latch for \"out\[5\]\" at hexdigit.v(10)" {  } { { "hexdigit.v" "" { Text "/home/bandit/ECE473_Project/hexdigit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423912 "|RegFile|hexdigit:clockcount0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] hexdigit.v(10) " "Inferred latch for \"out\[6\]\" at hexdigit.v(10)" {  } { { "hexdigit.v" "" { Text "/home/bandit/ECE473_Project/hexdigit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423912 "|RegFile|hexdigit:clockcount0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockcounter clockcounter:clock_counter " "Elaborating entity \"clockcounter\" for hierarchy \"clockcounter:clock_counter\"" {  } { { "RegFile.bdf" "clock_counter" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 1168 1128 1288 1248 "clock_counter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423915 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addtoled.v 1 1 " "Using design file addtoled.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 addtoled " "Found entity 1: addtoled" {  } { { "addtoled.v" "" { Text "/home/bandit/ECE473_Project/addtoled.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110423935 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1386110423935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addtoled addtoled:variableadd_selector " "Elaborating entity \"addtoled\" for hierarchy \"addtoled:variableadd_selector\"" {  } { { "RegFile.bdf" "variableadd_selector" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 1264 1112 1312 1376 "variableadd_selector" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423937 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addout addtoled.v(13) " "Verilog HDL Always Construct warning at addtoled.v(13): inferring latch(es) for variable \"addout\", which holds its previous value in one or more paths through the always construct" {  } { { "addtoled.v" "" { Text "/home/bandit/ECE473_Project/addtoled.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386110423939 "|RegFile|addtoled:variableadd_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addout\[0\] addtoled.v(15) " "Inferred latch for \"addout\[0\]\" at addtoled.v(15)" {  } { { "addtoled.v" "" { Text "/home/bandit/ECE473_Project/addtoled.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423939 "|RegFile|addtoled:variableadd_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addout\[1\] addtoled.v(15) " "Inferred latch for \"addout\[1\]\" at addtoled.v(15)" {  } { { "addtoled.v" "" { Text "/home/bandit/ECE473_Project/addtoled.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423940 "|RegFile|addtoled:variableadd_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addout\[2\] addtoled.v(15) " "Inferred latch for \"addout\[2\]\" at addtoled.v(15)" {  } { { "addtoled.v" "" { Text "/home/bandit/ECE473_Project/addtoled.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423940 "|RegFile|addtoled:variableadd_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addout\[3\] addtoled.v(15) " "Inferred latch for \"addout\[3\]\" at addtoled.v(15)" {  } { { "addtoled.v" "" { Text "/home/bandit/ECE473_Project/addtoled.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423940 "|RegFile|addtoled:variableadd_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addout\[4\] addtoled.v(15) " "Inferred latch for \"addout\[4\]\" at addtoled.v(15)" {  } { { "addtoled.v" "" { Text "/home/bandit/ECE473_Project/addtoled.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423940 "|RegFile|addtoled:variableadd_selector"}
{ "Warning" "WSGN_SEARCH_FILE" "extradig.v 1 1 " "Using design file extradig.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 extradig " "Found entity 1: extradig" {  } { { "extradig.v" "" { Text "/home/bandit/ECE473_Project/extradig.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386110423946 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1386110423946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extradig extradig:variableadd1 " "Elaborating entity \"extradig\" for hierarchy \"extradig:variableadd1\"" {  } { { "RegFile.bdf" "variableadd1" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 1336 2072 2208 1416 "variableadd1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423948 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out extradig.v(8) " "Verilog HDL Always Construct warning at extradig.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "extradig.v" "" { Text "/home/bandit/ECE473_Project/extradig.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386110423950 "|RegFile|extradig:variableadd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] extradig.v(10) " "Inferred latch for \"out\[0\]\" at extradig.v(10)" {  } { { "extradig.v" "" { Text "/home/bandit/ECE473_Project/extradig.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423950 "|RegFile|extradig:variableadd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] extradig.v(10) " "Inferred latch for \"out\[1\]\" at extradig.v(10)" {  } { { "extradig.v" "" { Text "/home/bandit/ECE473_Project/extradig.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423950 "|RegFile|extradig:variableadd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] extradig.v(10) " "Inferred latch for \"out\[2\]\" at extradig.v(10)" {  } { { "extradig.v" "" { Text "/home/bandit/ECE473_Project/extradig.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423950 "|RegFile|extradig:variableadd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] extradig.v(10) " "Inferred latch for \"out\[3\]\" at extradig.v(10)" {  } { { "extradig.v" "" { Text "/home/bandit/ECE473_Project/extradig.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423951 "|RegFile|extradig:variableadd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] extradig.v(10) " "Inferred latch for \"out\[4\]\" at extradig.v(10)" {  } { { "extradig.v" "" { Text "/home/bandit/ECE473_Project/extradig.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423951 "|RegFile|extradig:variableadd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] extradig.v(10) " "Inferred latch for \"out\[5\]\" at extradig.v(10)" {  } { { "extradig.v" "" { Text "/home/bandit/ECE473_Project/extradig.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423951 "|RegFile|extradig:variableadd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] extradig.v(10) " "Inferred latch for \"out\[6\]\" at extradig.v(10)" {  } { { "extradig.v" "" { Text "/home/bandit/ECE473_Project/extradig.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386110423951 "|RegFile|extradig:variableadd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detect hazard_detect:hazard_unit " "Elaborating entity \"hazard_detect\" for hierarchy \"hazard_detect:hazard_unit\"" {  } { { "RegFile.bdf" "hazard_unit" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { -128 -312 -160 -48 "hazard_unit" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386110423954 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_21_1bit:clocksel_mux\|out " "Found clock multiplexer mux_21_1bit:clocksel_mux\|out" {  } { { "mux_21_1bit.v" "" { Text "/home/bandit/ECE473_Project/mux_21_1bit.v" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1386110424872 "|RegFile|mux_21_1bit:clocksel_mux|out"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1386110424872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[0\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[0\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[1\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[1\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[2\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[2\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[3\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[3\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[4\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[4\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[5\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[5\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[6\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[6\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[7\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[7\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[8\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[8\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[9\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[9\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[10\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[10\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[11\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[11\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[12\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[12\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[13\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[13\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[14\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[14\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[15\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[15\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[16\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[16\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[17\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[17\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[18\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[18\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[19\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[19\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[20\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[20\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[21\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[21\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[22\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[22\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426215 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[23\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[23\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426215 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[24\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[24\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426215 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[25\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[25\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426215 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[26\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[26\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426215 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[27\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[27\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426215 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[28\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[28\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[29\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[29\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[30\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[30\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[31\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[31\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "/home/bandit/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386110426216 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_module\|DATA_BUS\[7\] LCD_DATA\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_module\|DATA_BUS\[7\]\" to the node \"LCD_DATA\[7\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/home/bandit/ECE473_Project/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1386110433908 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_module\|DATA_BUS\[6\] LCD_DATA\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_module\|DATA_BUS\[6\]\" to the node \"LCD_DATA\[6\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/home/bandit/ECE473_Project/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1386110433908 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_module\|DATA_BUS\[5\] LCD_DATA\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_module\|DATA_BUS\[5\]\" to the node \"LCD_DATA\[5\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/home/bandit/ECE473_Project/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1386110433908 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_module\|DATA_BUS\[4\] LCD_DATA\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_module\|DATA_BUS\[4\]\" to the node \"LCD_DATA\[4\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/home/bandit/ECE473_Project/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1386110433908 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_module\|DATA_BUS\[3\] LCD_DATA\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_module\|DATA_BUS\[3\]\" to the node \"LCD_DATA\[3\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/home/bandit/ECE473_Project/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1386110433908 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_module\|DATA_BUS\[2\] LCD_DATA\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_module\|DATA_BUS\[2\]\" to the node \"LCD_DATA\[2\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/home/bandit/ECE473_Project/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1386110433908 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_module\|DATA_BUS\[1\] LCD_DATA\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_module\|DATA_BUS\[1\]\" to the node \"LCD_DATA\[1\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/home/bandit/ECE473_Project/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1386110433908 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_module\|DATA_BUS\[0\] LCD_DATA\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_module\|DATA_BUS\[0\]\" to the node \"LCD_DATA\[0\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/home/bandit/ECE473_Project/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1386110433908 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1386110433908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addtoled:variableadd_selector\|addout\[3\] " "Latch addtoled:variableadd_selector\|addout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "RegFile.bdf" "" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 848 -752 -576 864 "SW\[4..0\]" "" } { 928 -752 -576 944 "SW\[9..5\]" "" } { 1200 -752 -576 1216 "SW\[17\]" "" } { 1040 -752 -576 1056 "SW\[14..10\]" "" } { 1144 -752 -576 1160 "SW\[16..15\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434016 ""}  } { { "addtoled.v" "" { Text "/home/bandit/ECE473_Project/addtoled.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addtoled:variableadd_selector\|addout\[2\] " "Latch addtoled:variableadd_selector\|addout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "RegFile.bdf" "" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 848 -752 -576 864 "SW\[4..0\]" "" } { 928 -752 -576 944 "SW\[9..5\]" "" } { 1200 -752 -576 1216 "SW\[17\]" "" } { 1040 -752 -576 1056 "SW\[14..10\]" "" } { 1144 -752 -576 1160 "SW\[16..15\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434017 ""}  } { { "addtoled.v" "" { Text "/home/bandit/ECE473_Project/addtoled.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addtoled:variableadd_selector\|addout\[1\] " "Latch addtoled:variableadd_selector\|addout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "RegFile.bdf" "" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 848 -752 -576 864 "SW\[4..0\]" "" } { 928 -752 -576 944 "SW\[9..5\]" "" } { 1200 -752 -576 1216 "SW\[17\]" "" } { 1040 -752 -576 1056 "SW\[14..10\]" "" } { 1144 -752 -576 1160 "SW\[16..15\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434017 ""}  } { { "addtoled.v" "" { Text "/home/bandit/ECE473_Project/addtoled.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addtoled:variableadd_selector\|addout\[0\] " "Latch addtoled:variableadd_selector\|addout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "RegFile.bdf" "" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 848 -752 -576 864 "SW\[4..0\]" "" } { 928 -752 -576 944 "SW\[9..5\]" "" } { 1200 -752 -576 1216 "SW\[17\]" "" } { 1040 -752 -576 1056 "SW\[14..10\]" "" } { 1144 -752 -576 1160 "SW\[16..15\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434018 ""}  } { { "addtoled.v" "" { Text "/home/bandit/ECE473_Project/addtoled.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addtoled:variableadd_selector\|addout\[4\] " "Latch addtoled:variableadd_selector\|addout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "RegFile.bdf" "" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 848 -752 -576 864 "SW\[4..0\]" "" } { 928 -752 -576 944 "SW\[9..5\]" "" } { 1200 -752 -576 1216 "SW\[17\]" "" } { 1040 -752 -576 1056 "SW\[14..10\]" "" } { 1144 -752 -576 1160 "SW\[16..15\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434018 ""}  } { { "addtoled.v" "" { Text "/home/bandit/ECE473_Project/addtoled.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_detect:inst9\|zero " "Latch zero_detect:inst9\|zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipereg:IF_ID\|out1\[26\] " "Ports D and ENA on the latch are fed by the same signal pipereg:IF_ID\|out1\[26\]" {  } { { "pipereg.v" "" { Text "/home/bandit/ECE473_Project/pipereg.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434019 ""}  } { { "zero_detect.v" "" { Text "/home/bandit/ECE473_Project/zero_detect.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[0\] " "Latch adder:ALU\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434019 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[1\] " "Latch adder:ALU\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434020 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[2\] " "Latch adder:ALU\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434020 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[3\] " "Latch adder:ALU\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434021 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[4\] " "Latch adder:ALU\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434022 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[5\] " "Latch adder:ALU\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434022 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[6\] " "Latch adder:ALU\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434023 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[7\] " "Latch adder:ALU\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434023 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[8\] " "Latch adder:ALU\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434024 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[9\] " "Latch adder:ALU\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434025 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[10\] " "Latch adder:ALU\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434025 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[11\] " "Latch adder:ALU\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434026 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[12\] " "Latch adder:ALU\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434026 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[13\] " "Latch adder:ALU\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434027 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[14\] " "Latch adder:ALU\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434027 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[15\] " "Latch adder:ALU\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434028 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[16\] " "Latch adder:ALU\|result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434028 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[17\] " "Latch adder:ALU\|result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434029 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[18\] " "Latch adder:ALU\|result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434029 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[19\] " "Latch adder:ALU\|result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434029 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[20\] " "Latch adder:ALU\|result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434030 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[21\] " "Latch adder:ALU\|result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434030 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[22\] " "Latch adder:ALU\|result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434031 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[23\] " "Latch adder:ALU\|result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434031 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[24\] " "Latch adder:ALU\|result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434032 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[25\] " "Latch adder:ALU\|result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434032 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[26\] " "Latch adder:ALU\|result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434033 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[27\] " "Latch adder:ALU\|result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434033 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[28\] " "Latch adder:ALU\|result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434034 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[29\] " "Latch adder:ALU\|result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434034 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[30\] " "Latch adder:ALU\|result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434035 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[31\] " "Latch adder:ALU\|result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "/home/bandit/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386110434035 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386110434035 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "RegFile.bdf" "" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 992 1776 1952 1008 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386110438581 "|RegFile|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "RegFile.bdf" "" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 880 1480 1656 896 "LCD_BLON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386110438581 "|RegFile|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "RegFile.bdf" "" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 904 1480 1656 920 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386110438581 "|RegFile|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "RegFile.bdf" "" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 1360 2272 2448 1376 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386110438581 "|RegFile|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "RegFile.bdf" "" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 1360 2272 2448 1376 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386110438581 "|RegFile|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "RegFile.bdf" "" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 1360 2272 2448 1376 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386110438581 "|RegFile|HEX7[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1386110438581 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1386110453469 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bandit/ECE473_Project/output_files/RegFile.map.smsg " "Generated suppressed messages file /home/bandit/ECE473_Project/output_files/RegFile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1386110453828 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1386110454730 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386110454730 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5308 " "Implemented 5308 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1386110455734 ""} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Implemented 91 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1386110455734 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5132 " "Implemented 5132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1386110455734 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1386110455734 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1386110455734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 143 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 143 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "390 " "Peak virtual memory: 390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386110455797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 17:40:55 2013 " "Processing ended: Tue Dec  3 17:40:55 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386110455797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386110455797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386110455797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386110455797 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1386110461685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386110461688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 17:41:01 2013 " "Processing started: Tue Dec  3 17:41:01 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386110461688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1386110461688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RegFile -c RegFile " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RegFile -c RegFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1386110461689 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1386110461761 ""}
{ "Info" "0" "" "Project  = RegFile" {  } {  } 0 0 "Project  = RegFile" 0 0 "Fitter" 0 0 1386110461765 ""}
{ "Info" "0" "" "Revision = RegFile" {  } {  } 0 0 "Revision = RegFile" 0 0 "Fitter" 0 0 1386110461765 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1386110462543 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RegFile EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"RegFile\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1386110462608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1386110462693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1386110462693 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a11 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a15 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a19 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a23 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a27 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a31 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a3 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a7 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a10 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a6 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a14 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a2 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a22 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a26 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a30 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a18 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a9 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a5 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a13 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a1 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a21 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a25 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a29 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a17 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a8 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a4 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a12 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a0 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a20 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a24 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a28 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a16 " "Atom \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1386110462814 "|RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ram_block1a16"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1386110462814 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1386110463425 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1386110463465 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1386110464708 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1386110464708 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1386110464708 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/bandit/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 8755 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1386110464740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/bandit/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 8756 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1386110464740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/bandit/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 8757 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1386110464740 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1386110464740 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1386110464784 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "70 " "TimeQuest Timing Analyzer is analyzing 70 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1386110466358 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RegFile.sdc " "Synopsys Design Constraints File file not found: 'RegFile.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1386110466376 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1386110466378 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control_module\|Branch_op\[0\]~0  from: dataa  to: combout " "Cell: control_module\|Branch_op\[0\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1386110466474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9\|zero~14  from: dataa  to: combout " "Cell: inst9\|zero~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1386110466474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9\|zero~14  from: datab  to: combout " "Cell: inst9\|zero~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1386110466474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9\|zero~14  from: datac  to: combout " "Cell: inst9\|zero~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1386110466474 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1386110466474 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1386110466568 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386110467354 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:clockdiv\|clock_1Hz " "Destination node clk_div:clockdiv\|clock_1Hz" {  } { { "CLK_DIV.VHD" "" { Text "/home/bandit/ECE473_Project/CLK_DIV.VHD" 17 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:clockdiv|clock_1Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2154 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467354 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1386110467354 ""}  } { { "/home/bandit/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/bandit/altera/13.0sp1/quartus/linux/pin_planner.ppl" { CLOCK_50 } } } { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "RegFile.bdf" "" { Schematic "/home/bandit/ECE473_Project/RegFile.bdf" { { 1368 -752 -576 1384 "CLOCK_50" "" } } } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386110467354 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux_21_1bit:clocksel_mux\|out  " "Automatically promoted node mux_21_1bit:clocksel_mux\|out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386110467355 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipereg:IF_ID\|out1\[1\] " "Destination node pipereg:IF_ID\|out1\[1\]" {  } { { "pipereg.v" "" { Text "/home/bandit/ECE473_Project/pipereg.v" 41 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipereg:IF_ID|out1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2019 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467355 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipereg:IF_ID\|out1\[2\] " "Destination node pipereg:IF_ID\|out1\[2\]" {  } { { "pipereg.v" "" { Text "/home/bandit/ECE473_Project/pipereg.v" 41 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipereg:IF_ID|out1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2020 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467355 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipereg:IF_ID\|out1\[3\] " "Destination node pipereg:IF_ID\|out1\[3\]" {  } { { "pipereg.v" "" { Text "/home/bandit/ECE473_Project/pipereg.v" 41 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipereg:IF_ID|out1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2021 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467355 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipereg:IF_ID\|out1\[4\] " "Destination node pipereg:IF_ID\|out1\[4\]" {  } { { "pipereg.v" "" { Text "/home/bandit/ECE473_Project/pipereg.v" 41 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipereg:IF_ID|out1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2022 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467355 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipereg:IF_ID\|out1\[5\] " "Destination node pipereg:IF_ID\|out1\[5\]" {  } { { "pipereg.v" "" { Text "/home/bandit/ECE473_Project/pipereg.v" 41 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipereg:IF_ID|out1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2023 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467355 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipereg:IF_ID\|out1\[27\] " "Destination node pipereg:IF_ID\|out1\[27\]" {  } { { "pipereg.v" "" { Text "/home/bandit/ECE473_Project/pipereg.v" 41 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipereg:IF_ID|out1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2045 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467355 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipereg:IF_ID\|out1\[28\] " "Destination node pipereg:IF_ID\|out1\[28\]" {  } { { "pipereg.v" "" { Text "/home/bandit/ECE473_Project/pipereg.v" 41 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipereg:IF_ID|out1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2046 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467355 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipereg:IF_ID\|out1\[29\] " "Destination node pipereg:IF_ID\|out1\[29\]" {  } { { "pipereg.v" "" { Text "/home/bandit/ECE473_Project/pipereg.v" 41 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipereg:IF_ID|out1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2047 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467355 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipereg:IF_ID\|out1\[30\] " "Destination node pipereg:IF_ID\|out1\[30\]" {  } { { "pipereg.v" "" { Text "/home/bandit/ECE473_Project/pipereg.v" 41 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipereg:IF_ID|out1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2048 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467355 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipereg:IF_ID\|out1\[31\] " "Destination node pipereg:IF_ID\|out1\[31\]" {  } { { "pipereg.v" "" { Text "/home/bandit/ECE473_Project/pipereg.v" 41 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipereg:IF_ID|out1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2049 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467355 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1386110467355 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1386110467355 ""}  } { { "mux_21_1bit.v" "" { Text "/home/bandit/ECE473_Project/mux_21_1bit.v" 9 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { mux_21_1bit:clocksel_mux|out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2155 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386110467355 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adder:ALU\|result\[31\]~130  " "Automatically promoted node adder:ALU\|result\[31\]~130 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386110467357 ""}  } { { "adder.v" "" { Text "/home/bandit/ECE473_Project/adder.v" 19 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { adder:ALU|result[31]~130 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 4999 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386110467357 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegModule:reg_file\|Equal1~1  " "Automatically promoted node RegModule:reg_file\|Equal1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386110467358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc_reg:inst8\|pc_out\[30\] " "Destination node pc_reg:inst8\|pc_out\[30\]" {  } { { "pc_reg.v" "" { Text "/home/bandit/ECE473_Project/pc_reg.v" 16 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pc_reg:inst8|pc_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2104 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc_reg:inst8\|pc_out\[29\] " "Destination node pc_reg:inst8\|pc_out\[29\]" {  } { { "pc_reg.v" "" { Text "/home/bandit/ECE473_Project/pc_reg.v" 16 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pc_reg:inst8|pc_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2103 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc_reg:inst8\|pc_out\[28\] " "Destination node pc_reg:inst8\|pc_out\[28\]" {  } { { "pc_reg.v" "" { Text "/home/bandit/ECE473_Project/pc_reg.v" 16 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pc_reg:inst8|pc_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2102 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc_reg:inst8\|pc_out\[31\] " "Destination node pc_reg:inst8\|pc_out\[31\]" {  } { { "pc_reg.v" "" { Text "/home/bandit/ECE473_Project/pc_reg.v" 16 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pc_reg:inst8|pc_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2105 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc_reg:inst8\|pc_out\[27\]~4 " "Destination node pc_reg:inst8\|pc_out\[27\]~4" {  } { { "pc_reg.v" "" { Text "/home/bandit/ECE473_Project/pc_reg.v" 16 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pc_reg:inst8|pc_out[27]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2916 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc_reg:inst8\|pc_out\[27\]~5 " "Destination node pc_reg:inst8\|pc_out\[27\]~5" {  } { { "pc_reg.v" "" { Text "/home/bandit/ECE473_Project/pc_reg.v" 16 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pc_reg:inst8|pc_out[27]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2922 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc_reg:inst8\|pc_out~10 " "Destination node pc_reg:inst8\|pc_out~10" {  } { { "pc_reg.v" "" { Text "/home/bandit/ECE473_Project/pc_reg.v" 10 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pc_reg:inst8|pc_out~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2931 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc_reg:inst8\|pc_out\[1\]~12 " "Destination node pc_reg:inst8\|pc_out\[1\]~12" {  } { { "pc_reg.v" "" { Text "/home/bandit/ECE473_Project/pc_reg.v" 16 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pc_reg:inst8|pc_out[1]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2933 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc_reg:inst8\|pc_out~13 " "Destination node pc_reg:inst8\|pc_out~13" {  } { { "pc_reg.v" "" { Text "/home/bandit/ECE473_Project/pc_reg.v" 10 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pc_reg:inst8|pc_out~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2934 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegModule:reg_file\|rs_out\[4\]~25 " "Destination node RegModule:reg_file\|rs_out\[4\]~25" {  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 22 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RegModule:reg_file|rs_out[4]~25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 3804 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1386110467358 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1386110467358 ""}  } { { "RegModule.v" "" { Text "/home/bandit/ECE473_Project/RegModule.v" 50 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RegModule:reg_file|Equal1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2914 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386110467358 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "addtoled:variableadd_selector\|addout\[4\]~2  " "Automatically promoted node addtoled:variableadd_selector\|addout\[4\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386110467360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD_module\|Mux1~44 " "Destination node LCD_Display:LCD_module\|Mux1~44" {  } { { "LCD_Display.vhd" "" { Text "/home/bandit/ECE473_Project/LCD_Display.vhd" 91 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD_module|Mux1~44 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 3018 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD_module\|Mux1~45 " "Destination node LCD_Display:LCD_module\|Mux1~45" {  } { { "LCD_Display.vhd" "" { Text "/home/bandit/ECE473_Project/LCD_Display.vhd" 91 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD_module|Mux1~45 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 3019 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD_module\|Mux1~90 " "Destination node LCD_Display:LCD_module\|Mux1~90" {  } { { "LCD_Display.vhd" "" { Text "/home/bandit/ECE473_Project/LCD_Display.vhd" 91 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD_module|Mux1~90 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 3064 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD_module\|Mux1~91 " "Destination node LCD_Display:LCD_module\|Mux1~91" {  } { { "LCD_Display.vhd" "" { Text "/home/bandit/ECE473_Project/LCD_Display.vhd" 91 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD_module|Mux1~91 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 3065 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD_module\|Mux1~136 " "Destination node LCD_Display:LCD_module\|Mux1~136" {  } { { "LCD_Display.vhd" "" { Text "/home/bandit/ECE473_Project/LCD_Display.vhd" 91 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD_module|Mux1~136 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 3110 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD_module\|Mux1~137 " "Destination node LCD_Display:LCD_module\|Mux1~137" {  } { { "LCD_Display.vhd" "" { Text "/home/bandit/ECE473_Project/LCD_Display.vhd" 91 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD_module|Mux1~137 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 3111 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD_module\|Mux1~183 " "Destination node LCD_Display:LCD_module\|Mux1~183" {  } { { "LCD_Display.vhd" "" { Text "/home/bandit/ECE473_Project/LCD_Display.vhd" 91 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD_module|Mux1~183 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 3157 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD_module\|Mux1~184 " "Destination node LCD_Display:LCD_module\|Mux1~184" {  } { { "LCD_Display.vhd" "" { Text "/home/bandit/ECE473_Project/LCD_Display.vhd" 91 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD_module|Mux1~184 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 3158 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD_module\|Mux2~49 " "Destination node LCD_Display:LCD_module\|Mux2~49" {  } { { "LCD_Display.vhd" "" { Text "/home/bandit/ECE473_Project/LCD_Display.vhd" 91 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD_module|Mux2~49 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 3215 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD_module\|Mux2~95 " "Destination node LCD_Display:LCD_module\|Mux2~95" {  } { { "LCD_Display.vhd" "" { Text "/home/bandit/ECE473_Project/LCD_Display.vhd" 91 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD_module|Mux2~95 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 3261 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386110467360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1386110467360 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1386110467360 ""}  } { { "addtoled.v" "" { Text "/home/bandit/ECE473_Project/addtoled.v" 15 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { addtoled:variableadd_selector|addout[4]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2962 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386110467360 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:clockdiv\|clock_100hz_reg  " "Automatically promoted node clk_div:clockdiv\|clock_100hz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386110467362 ""}  } { { "CLK_DIV.VHD" "" { Text "/home/bandit/ECE473_Project/CLK_DIV.VHD" 29 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:clockdiv|clock_100hz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2148 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386110467362 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:clockdiv\|clock_100Khz_reg  " "Automatically promoted node clk_div:clockdiv\|clock_100Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386110467362 ""}  } { { "CLK_DIV.VHD" "" { Text "/home/bandit/ECE473_Project/CLK_DIV.VHD" 28 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:clockdiv|clock_100Khz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2151 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386110467362 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:clockdiv\|clock_10Hz_reg  " "Automatically promoted node clk_div:clockdiv\|clock_10Hz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386110467363 ""}  } { { "CLK_DIV.VHD" "" { Text "/home/bandit/ECE473_Project/CLK_DIV.VHD" 29 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:clockdiv|clock_10Hz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2147 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386110467363 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:clockdiv\|clock_10Khz_reg  " "Automatically promoted node clk_div:clockdiv\|clock_10Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386110467363 ""}  } { { "CLK_DIV.VHD" "" { Text "/home/bandit/ECE473_Project/CLK_DIV.VHD" 28 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:clockdiv|clock_10Khz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2150 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386110467363 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:clockdiv\|clock_1Khz_reg  " "Automatically promoted node clk_div:clockdiv\|clock_1Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386110467363 ""}  } { { "CLK_DIV.VHD" "" { Text "/home/bandit/ECE473_Project/CLK_DIV.VHD" 28 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:clockdiv|clock_1Khz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2149 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386110467363 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:clockdiv\|clock_1Mhz_reg  " "Automatically promoted node clk_div:clockdiv\|clock_1Mhz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386110467363 ""}  } { { "CLK_DIV.VHD" "" { Text "/home/bandit/ECE473_Project/CLK_DIV.VHD" 28 -1 0 } } { "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/bandit/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:clockdiv|clock_1Mhz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bandit/ECE473_Project/" { { 0 { 0 ""} 0 2152 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386110467363 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1386110468786 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1386110468805 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1386110468807 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1386110468829 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1386110468853 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1386110468873 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1386110468873 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1386110468892 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1386110469709 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1386110469729 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1386110469729 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/bandit/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1386110470016 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1386110470015 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1386110470056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1386110475062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1386110481130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1386110481226 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1386110524529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:43 " "Fitter placement operations ending: elapsed time is 00:00:43" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1386110524530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1386110526586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "45 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "/home/bandit/ECE473_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1386110555651 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1386110555651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:32 " "Fitter routing operations ending: elapsed time is 00:01:32" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1386110620610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1386110620619 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1386110620619 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "28.04 " "Total time spent on timing analysis during the Fitter is 28.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1386110621000 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1386110621030 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "91 " "Found 91 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386110621384 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1386110621384 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1386110626706 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1386110627542 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1386110633123 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1386110634470 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1386110634654 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1386110634888 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1386110634895 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bandit/ECE473_Project/output_files/RegFile.fit.smsg " "Generated suppressed messages file /home/bandit/ECE473_Project/output_files/RegFile.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1386110635987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 321 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 321 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "522 " "Peak virtual memory: 522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386110638408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 17:43:58 2013 " "Processing ended: Tue Dec  3 17:43:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386110638408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:57 " "Elapsed time: 00:02:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386110638408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:55 " "Total CPU time (on all processors): 00:02:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386110638408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1386110638408 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1386110644593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386110644597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 17:44:04 2013 " "Processing started: Tue Dec  3 17:44:04 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386110644597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1386110644597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RegFile -c RegFile " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RegFile -c RegFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1386110644598 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1386110648051 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1386110648199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386110649392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 17:44:09 2013 " "Processing ended: Tue Dec  3 17:44:09 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386110649392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386110649392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386110649392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1386110649392 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1386110649642 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1386110653694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386110653697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 17:44:13 2013 " "Processing started: Tue Dec  3 17:44:13 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386110653697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1386110653697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RegFile -c RegFile " "Command: quartus_sta RegFile -c RegFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1386110653698 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1386110653774 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1386110654373 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1386110654470 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1386110654470 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "70 " "TimeQuest Timing Analyzer is analyzing 70 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1386110655258 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RegFile.sdc " "Synopsys Design Constraints File file not found: 'RegFile.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1386110655409 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1386110655410 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:clockdiv\|clock_10Hz_reg clk_div:clockdiv\|clock_10Hz_reg " "create_clock -period 1.000 -name clk_div:clockdiv\|clock_10Hz_reg clk_div:clockdiv\|clock_10Hz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:clockdiv\|clock_100hz_reg clk_div:clockdiv\|clock_100hz_reg " "create_clock -period 1.000 -name clk_div:clockdiv\|clock_100hz_reg clk_div:clockdiv\|clock_100hz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:clockdiv\|clock_1Khz_reg clk_div:clockdiv\|clock_1Khz_reg " "create_clock -period 1.000 -name clk_div:clockdiv\|clock_1Khz_reg clk_div:clockdiv\|clock_1Khz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:clockdiv\|clock_10Khz_reg clk_div:clockdiv\|clock_10Khz_reg " "create_clock -period 1.000 -name clk_div:clockdiv\|clock_10Khz_reg clk_div:clockdiv\|clock_10Khz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:clockdiv\|clock_100Khz_reg clk_div:clockdiv\|clock_100Khz_reg " "create_clock -period 1.000 -name clk_div:clockdiv\|clock_100Khz_reg clk_div:clockdiv\|clock_100Khz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:clockdiv\|clock_1Mhz_reg clk_div:clockdiv\|clock_1Mhz_reg " "create_clock -period 1.000 -name clk_div:clockdiv\|clock_1Mhz_reg clk_div:clockdiv\|clock_1Mhz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pipereg:IF_ID\|out1\[0\] pipereg:IF_ID\|out1\[0\] " "create_clock -period 1.000 -name pipereg:IF_ID\|out1\[0\] pipereg:IF_ID\|out1\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ex_control_pipe:ex_control_pipe\|ALUOp_o\[1\] ex_control_pipe:ex_control_pipe\|ALUOp_o\[1\] " "create_clock -period 1.000 -name ex_control_pipe:ex_control_pipe\|ALUOp_o\[1\] ex_control_pipe:ex_control_pipe\|ALUOp_o\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[15\] SW\[15\] " "create_clock -period 1.000 -name SW\[15\] SW\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pipereg:IF_ID\|out1\[26\] pipereg:IF_ID\|out1\[26\] " "create_clock -period 1.000 -name pipereg:IF_ID\|out1\[26\] pipereg:IF_ID\|out1\[26\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655450 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655450 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control_module\|Branch_op\[0\]~0  from: datad  to: combout " "Cell: control_module\|Branch_op\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655498 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9\|zero~14  from: datab  to: combout " "Cell: inst9\|zero~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655498 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9\|zero~14  from: datac  to: combout " "Cell: inst9\|zero~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655498 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9\|zero~14  from: datad  to: combout " "Cell: inst9\|zero~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655498 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1386110655498 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1386110655554 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1386110655579 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1386110655789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.817 " "Worst-case setup slack is -15.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.817      -276.377 pipereg:IF_ID\|out1\[26\]  " "  -15.817      -276.377 pipereg:IF_ID\|out1\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.819      -439.393 ex_control_pipe:ex_control_pipe\|ALUOp_o\[1\]  " "  -14.819      -439.393 ex_control_pipe:ex_control_pipe\|ALUOp_o\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.120      -185.449 CLOCK_50  " "  -12.120      -185.449 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.055      -260.656 pipereg:IF_ID\|out1\[0\]  " "   -9.055      -260.656 pipereg:IF_ID\|out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.916     -6347.625 KEY\[1\]  " "   -5.916     -6347.625 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.245        -0.294 clk_div:clockdiv\|clock_1Mhz_reg  " "   -0.245        -0.294 clk_div:clockdiv\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.244        -0.283 clk_div:clockdiv\|clock_10Hz_reg  " "   -0.244        -0.283 clk_div:clockdiv\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.241        -0.283 clk_div:clockdiv\|clock_10Khz_reg  " "   -0.241        -0.283 clk_div:clockdiv\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.208        -0.318 clk_div:clockdiv\|clock_100hz_reg  " "   -0.208        -0.318 clk_div:clockdiv\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069        -0.206 clk_div:clockdiv\|clock_100Khz_reg  " "   -0.069        -0.206 clk_div:clockdiv\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062        -0.143 clk_div:clockdiv\|clock_1Khz_reg  " "   -0.062        -0.143 clk_div:clockdiv\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197         0.000 SW\[15\]  " "    0.197         0.000 SW\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1386110655791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.407 " "Worst-case hold slack is -4.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.407      -285.631 KEY\[1\]  " "   -4.407      -285.631 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.990       -39.259 ex_control_pipe:ex_control_pipe\|ALUOp_o\[1\]  " "   -1.990       -39.259 ex_control_pipe:ex_control_pipe\|ALUOp_o\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.920        -4.191 SW\[15\]  " "   -0.920        -4.191 SW\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.237        -0.237 pipereg:IF_ID\|out1\[26\]  " "   -0.237        -0.237 pipereg:IF_ID\|out1\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013        -0.013 CLOCK_50  " "   -0.013        -0.013 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk_div:clockdiv\|clock_100Khz_reg  " "    0.391         0.000 clk_div:clockdiv\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk_div:clockdiv\|clock_100hz_reg  " "    0.391         0.000 clk_div:clockdiv\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk_div:clockdiv\|clock_10Hz_reg  " "    0.391         0.000 clk_div:clockdiv\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk_div:clockdiv\|clock_10Khz_reg  " "    0.391         0.000 clk_div:clockdiv\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk_div:clockdiv\|clock_1Khz_reg  " "    0.391         0.000 clk_div:clockdiv\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk_div:clockdiv\|clock_1Mhz_reg  " "    0.391         0.000 clk_div:clockdiv\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.786         0.000 pipereg:IF_ID\|out1\[0\]  " "    2.786         0.000 pipereg:IF_ID\|out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1386110655902 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1386110655906 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1386110655909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -3720.222 KEY\[1\]  " "   -2.000     -3720.222 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -76.380 CLOCK_50  " "   -1.380       -76.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 SW\[15\]  " "   -1.222        -1.222 SW\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 clk_div:clockdiv\|clock_100Khz_reg  " "   -0.500        -4.000 clk_div:clockdiv\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 clk_div:clockdiv\|clock_100hz_reg  " "   -0.500        -4.000 clk_div:clockdiv\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 clk_div:clockdiv\|clock_10Hz_reg  " "   -0.500        -4.000 clk_div:clockdiv\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 clk_div:clockdiv\|clock_10Khz_reg  " "   -0.500        -4.000 clk_div:clockdiv\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 clk_div:clockdiv\|clock_1Khz_reg  " "   -0.500        -4.000 clk_div:clockdiv\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 clk_div:clockdiv\|clock_1Mhz_reg  " "   -0.500        -4.000 clk_div:clockdiv\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255         0.000 pipereg:IF_ID\|out1\[26\]  " "    0.255         0.000 pipereg:IF_ID\|out1\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 ex_control_pipe:ex_control_pipe\|ALUOp_o\[1\]  " "    0.500         0.000 ex_control_pipe:ex_control_pipe\|ALUOp_o\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 pipereg:IF_ID\|out1\[0\]  " "    0.500         0.000 pipereg:IF_ID\|out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110655915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1386110655915 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1386110657085 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1386110657091 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control_module\|Branch_op\[0\]~0  from: datad  to: combout " "Cell: control_module\|Branch_op\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9\|zero~14  from: datab  to: combout " "Cell: inst9\|zero~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9\|zero~14  from: datac  to: combout " "Cell: inst9\|zero~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9\|zero~14  from: datad  to: combout " "Cell: inst9\|zero~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657463 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1386110657463 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1386110657590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.803 " "Worst-case setup slack is -7.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.803      -116.553 pipereg:IF_ID\|out1\[26\]  " "   -7.803      -116.553 pipereg:IF_ID\|out1\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.235      -213.496 ex_control_pipe:ex_control_pipe\|ALUOp_o\[1\]  " "   -7.235      -213.496 ex_control_pipe:ex_control_pipe\|ALUOp_o\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.554       -56.294 CLOCK_50  " "   -5.554       -56.294 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.985      -109.518 pipereg:IF_ID\|out1\[0\]  " "   -3.985      -109.518 pipereg:IF_ID\|out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.289     -2694.625 KEY\[1\]  " "   -3.289     -2694.625 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430         0.000 clk_div:clockdiv\|clock_10Hz_reg  " "    0.430         0.000 clk_div:clockdiv\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430         0.000 clk_div:clockdiv\|clock_1Mhz_reg  " "    0.430         0.000 clk_div:clockdiv\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432         0.000 clk_div:clockdiv\|clock_10Khz_reg  " "    0.432         0.000 clk_div:clockdiv\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443         0.000 clk_div:clockdiv\|clock_100hz_reg  " "    0.443         0.000 clk_div:clockdiv\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506         0.000 clk_div:clockdiv\|clock_100Khz_reg  " "    0.506         0.000 clk_div:clockdiv\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508         0.000 clk_div:clockdiv\|clock_1Khz_reg  " "    0.508         0.000 clk_div:clockdiv\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.722         0.000 SW\[15\]  " "    0.722         0.000 SW\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1386110657604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.558 " "Worst-case hold slack is -2.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.558      -201.264 KEY\[1\]  " "   -2.558      -201.264 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.245       -28.727 ex_control_pipe:ex_control_pipe\|ALUOp_o\[1\]  " "   -1.245       -28.727 ex_control_pipe:ex_control_pipe\|ALUOp_o\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.797        -3.596 SW\[15\]  " "   -0.797        -3.596 SW\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088        -0.088 pipereg:IF_ID\|out1\[26\]  " "   -0.088        -0.088 pipereg:IF_ID\|out1\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077        -0.129 CLOCK_50  " "   -0.077        -0.129 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk_div:clockdiv\|clock_100Khz_reg  " "    0.215         0.000 clk_div:clockdiv\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk_div:clockdiv\|clock_100hz_reg  " "    0.215         0.000 clk_div:clockdiv\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk_div:clockdiv\|clock_10Hz_reg  " "    0.215         0.000 clk_div:clockdiv\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk_div:clockdiv\|clock_10Khz_reg  " "    0.215         0.000 clk_div:clockdiv\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk_div:clockdiv\|clock_1Khz_reg  " "    0.215         0.000 clk_div:clockdiv\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk_div:clockdiv\|clock_1Mhz_reg  " "    0.215         0.000 clk_div:clockdiv\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.508         0.000 pipereg:IF_ID\|out1\[0\]  " "    1.508         0.000 pipereg:IF_ID\|out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1386110657729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1386110657745 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1386110657760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -3720.222 KEY\[1\]  " "   -2.000     -3720.222 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -76.380 CLOCK_50  " "   -1.380       -76.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 SW\[15\]  " "   -1.222        -1.222 SW\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 clk_div:clockdiv\|clock_100Khz_reg  " "   -0.500        -4.000 clk_div:clockdiv\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 clk_div:clockdiv\|clock_100hz_reg  " "   -0.500        -4.000 clk_div:clockdiv\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 clk_div:clockdiv\|clock_10Hz_reg  " "   -0.500        -4.000 clk_div:clockdiv\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 clk_div:clockdiv\|clock_10Khz_reg  " "   -0.500        -4.000 clk_div:clockdiv\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 clk_div:clockdiv\|clock_1Khz_reg  " "   -0.500        -4.000 clk_div:clockdiv\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 clk_div:clockdiv\|clock_1Mhz_reg  " "   -0.500        -4.000 clk_div:clockdiv\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388         0.000 pipereg:IF_ID\|out1\[26\]  " "    0.388         0.000 pipereg:IF_ID\|out1\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 ex_control_pipe:ex_control_pipe\|ALUOp_o\[1\]  " "    0.500         0.000 ex_control_pipe:ex_control_pipe\|ALUOp_o\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 pipereg:IF_ID\|out1\[0\]  " "    0.500         0.000 pipereg:IF_ID\|out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386110657777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1386110657777 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1386110659364 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1386110659555 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1386110659562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386110660026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 17:44:20 2013 " "Processing ended: Tue Dec  3 17:44:20 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386110660026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386110660026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386110660026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386110660026 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 469 s " "Quartus II Full Compilation was successful. 0 errors, 469 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386110660532 ""}
