<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - core/primitives/scr1_reset_cells.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">core/primitives</a> - scr1_reset_cells.sv<span style="font-size: 80%;"> (source / <a href="scr1_reset_cells.sv.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryHi">100.0&nbsp;%</td>
            <td class="headerCovTableEntry">27</td>
            <td class="headerCovTableEntry">27</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2023-12-19 23:18:55</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : /// Copyright by Syntacore LLC Â© 2016-2021. See LICENSE for details</span>
<span id="L2"><span class="lineNum">       2</span>              : /// @file       &lt;scr1_sync_rstn.sv&gt;</span>
<span id="L3"><span class="lineNum">       3</span>              : /// @brief      Cells for reset handling</span>
<span id="L4"><span class="lineNum">       4</span>              : ///</span>
<span id="L5"><span class="lineNum">       5</span>              : </span>
<span id="L6"><span class="lineNum">       6</span>              : //--------------------------------------------------------------------</span>
<span id="L7"><span class="lineNum">       7</span>              : // Reset Buffer Cell</span>
<span id="L8"><span class="lineNum">       8</span>              : //--------------------------------------------------------------------</span>
<span id="L9"><span class="lineNum">       9</span>              : module scr1_reset_buf_cell (</span>
<span id="L10"><span class="lineNum">      10</span>              :     input   logic           rst_n,</span>
<span id="L11"><span class="lineNum">      11</span>              :     input   logic           clk,</span>
<span id="L12"><span class="lineNum">      12</span>              :     input   logic           test_mode,</span>
<span id="L13"><span class="lineNum">      13</span>              :     input   logic           test_rst_n,</span>
<span id="L14"><span class="lineNum">      14</span>              :     input   logic           reset_n_in,</span>
<span id="L15"><span class="lineNum">      15</span>              :     output  logic           reset_n_out,</span>
<span id="L16"><span class="lineNum">      16</span>              :     output  logic           reset_n_status</span>
<span id="L17"><span class="lineNum">      17</span>              : );</span>
<span id="L18"><span class="lineNum">      18</span>              : </span>
<span id="L19"><span class="lineNum">      19</span>              : logic       reset_n_ff;</span>
<span id="L20"><span class="lineNum">      20</span>              : logic       reset_n_status_ff;</span>
<span id="L21"><span class="lineNum">      21</span>              : logic       rst_n_mux;</span>
<span id="L22"><span class="lineNum">      22</span>              : </span>
<span id="L23"><span class="lineNum">      23</span>              : assign rst_n_mux = (test_mode == 1'b1) ? test_rst_n : rst_n;</span>
<span id="L24"><span class="lineNum">      24</span>              : </span>
<span id="L25"><span class="lineNum">      25</span> <span class="tlaGNC tlaBgGNC">    10275968 : always_ff @(negedge rst_n_mux, posedge clk) begin</span></span>
<span id="L26"><span class="lineNum">      26</span> <span class="tlaGNC">       10760 :     if (~rst_n_mux) begin</span></span>
<span id="L27"><span class="lineNum">      27</span> <span class="tlaGNC">        5380 :         reset_n_ff &lt;= 1'b0;</span></span>
<span id="L28"><span class="lineNum">      28</span> <span class="tlaGNC">     5132604 :     end else begin</span></span>
<span id="L29"><span class="lineNum">      29</span> <span class="tlaGNC">     5132604 :         reset_n_ff &lt;= reset_n_in;</span></span>
<span id="L30"><span class="lineNum">      30</span>              :     end</span>
<span id="L31"><span class="lineNum">      31</span>              : end</span>
<span id="L32"><span class="lineNum">      32</span>              : </span>
<span id="L33"><span class="lineNum">      33</span>              : assign reset_n_out = (test_mode == 1'b1) ? test_rst_n : reset_n_ff;</span>
<span id="L34"><span class="lineNum">      34</span>              : </span>
<span id="L35"><span class="lineNum">      35</span> <span class="tlaGNC">    10275968 : always_ff @(negedge rst_n_mux, posedge clk) begin</span></span>
<span id="L36"><span class="lineNum">      36</span> <span class="tlaGNC">       10760 :     if (~rst_n_mux) begin</span></span>
<span id="L37"><span class="lineNum">      37</span> <span class="tlaGNC">        5380 :         reset_n_status_ff &lt;= 1'b0;</span></span>
<span id="L38"><span class="lineNum">      38</span> <span class="tlaGNC">     5132604 :     end else begin</span></span>
<span id="L39"><span class="lineNum">      39</span> <span class="tlaGNC">     5132604 :         reset_n_status_ff &lt;= reset_n_in;</span></span>
<span id="L40"><span class="lineNum">      40</span>              :     end</span>
<span id="L41"><span class="lineNum">      41</span>              : end</span>
<span id="L42"><span class="lineNum">      42</span>              : assign reset_n_status = reset_n_status_ff;</span>
<span id="L43"><span class="lineNum">      43</span>              : </span>
<span id="L44"><span class="lineNum">      44</span>              : endmodule : scr1_reset_buf_cell</span>
<span id="L45"><span class="lineNum">      45</span>              : </span>
<span id="L46"><span class="lineNum">      46</span>              : //--------------------------------------------------------------------</span>
<span id="L47"><span class="lineNum">      47</span>              : // Reset CDC Synchronization Cell</span>
<span id="L48"><span class="lineNum">      48</span>              : //--------------------------------------------------------------------</span>
<span id="L49"><span class="lineNum">      49</span>              : module scr1_reset_sync_cell #(</span>
<span id="L50"><span class="lineNum">      50</span>              :     parameter int unsigned STAGES_AMOUNT = 2</span>
<span id="L51"><span class="lineNum">      51</span>              : ) (</span>
<span id="L52"><span class="lineNum">      52</span>              :     input   logic           rst_n,</span>
<span id="L53"><span class="lineNum">      53</span>              :     input   logic           clk,</span>
<span id="L54"><span class="lineNum">      54</span>              :     input   logic           test_rst_n,</span>
<span id="L55"><span class="lineNum">      55</span>              :     input   logic           test_mode,</span>
<span id="L56"><span class="lineNum">      56</span>              :     input   logic           rst_n_in,</span>
<span id="L57"><span class="lineNum">      57</span>              :     output  logic           rst_n_out</span>
<span id="L58"><span class="lineNum">      58</span>              : );</span>
<span id="L59"><span class="lineNum">      59</span>              : </span>
<span id="L60"><span class="lineNum">      60</span>              : logic [STAGES_AMOUNT-1:0]   rst_n_dff;</span>
<span id="L61"><span class="lineNum">      61</span>              : logic                       local_rst_n_in;</span>
<span id="L62"><span class="lineNum">      62</span>              : </span>
<span id="L63"><span class="lineNum">      63</span>              : assign local_rst_n_in = (test_mode == 1'b1) ? test_rst_n : rst_n;</span>
<span id="L64"><span class="lineNum">      64</span>              : </span>
<span id="L65"><span class="lineNum">      65</span>              : generate</span>
<span id="L66"><span class="lineNum">      66</span>              : </span>
<span id="L67"><span class="lineNum">      67</span>              : if (STAGES_AMOUNT == 1)</span>
<span id="L68"><span class="lineNum">      68</span>              : </span>
<span id="L69"><span class="lineNum">      69</span>              : begin : gen_reset_sync_cell_single</span>
<span id="L70"><span class="lineNum">      70</span>              :     always_ff @(negedge local_rst_n_in, posedge clk) begin</span>
<span id="L71"><span class="lineNum">      71</span>              :         if (~local_rst_n_in) begin</span>
<span id="L72"><span class="lineNum">      72</span>              :             rst_n_dff &lt;= 1'b0;</span>
<span id="L73"><span class="lineNum">      73</span>              :         end else begin</span>
<span id="L74"><span class="lineNum">      74</span>              :             rst_n_dff &lt;= rst_n_in;</span>
<span id="L75"><span class="lineNum">      75</span>              :         end</span>
<span id="L76"><span class="lineNum">      76</span>              :     end</span>
<span id="L77"><span class="lineNum">      77</span>              : end : gen_reset_sync_cell_single</span>
<span id="L78"><span class="lineNum">      78</span>              : </span>
<span id="L79"><span class="lineNum">      79</span>              : else // STAGES_AMOUNT &gt; 1</span>
<span id="L80"><span class="lineNum">      80</span>              : </span>
<span id="L81"><span class="lineNum">      81</span>              : begin : gen_reset_sync_cell_multi</span>
<span id="L82"><span class="lineNum">      82</span> <span class="tlaGNC">     7706976 :     always_ff @(negedge local_rst_n_in, posedge clk)</span></span>
<span id="L83"><span class="lineNum">      83</span> <span class="tlaGNC">     3853488 :     begin</span></span>
<span id="L84"><span class="lineNum">      84</span> <span class="tlaGNC">        5382 :         if (~local_rst_n_in) begin</span></span>
<span id="L85"><span class="lineNum">      85</span> <span class="tlaGNC">        2691 :             rst_n_dff &lt;= '0;</span></span>
<span id="L86"><span class="lineNum">      86</span> <span class="tlaGNC">     3850797 :         end else begin</span></span>
<span id="L87"><span class="lineNum">      87</span> <span class="tlaGNC">     3850797 :             rst_n_dff &lt;= {rst_n_dff[STAGES_AMOUNT-2:0], rst_n_in};</span></span>
<span id="L88"><span class="lineNum">      88</span>              :         end</span>
<span id="L89"><span class="lineNum">      89</span>              :     end</span>
<span id="L90"><span class="lineNum">      90</span>              : end : gen_reset_sync_cell_multi</span>
<span id="L91"><span class="lineNum">      91</span>              : </span>
<span id="L92"><span class="lineNum">      92</span>              : endgenerate</span>
<span id="L93"><span class="lineNum">      93</span>              : </span>
<span id="L94"><span class="lineNum">      94</span>              : assign rst_n_out = (test_mode == 1'b1) ? test_rst_n : rst_n_dff[STAGES_AMOUNT-1];</span>
<span id="L95"><span class="lineNum">      95</span>              : </span>
<span id="L96"><span class="lineNum">      96</span>              : endmodule : scr1_reset_sync_cell</span>
<span id="L97"><span class="lineNum">      97</span>              : </span>
<span id="L98"><span class="lineNum">      98</span>              : //--------------------------------------------------------------------</span>
<span id="L99"><span class="lineNum">      99</span>              : // Data CDC/RDC Synchronization Cell</span>
<span id="L100"><span class="lineNum">     100</span>              : //--------------------------------------------------------------------</span>
<span id="L101"><span class="lineNum">     101</span>              : module scr1_data_sync_cell #(</span>
<span id="L102"><span class="lineNum">     102</span>              :     parameter int unsigned  STAGES_AMOUNT = 1</span>
<span id="L103"><span class="lineNum">     103</span>              : ) (</span>
<span id="L104"><span class="lineNum">     104</span>              :     input   logic           rst_n,</span>
<span id="L105"><span class="lineNum">     105</span>              :     input   logic           clk,</span>
<span id="L106"><span class="lineNum">     106</span>              :     input   logic           data_in,</span>
<span id="L107"><span class="lineNum">     107</span>              :     output  logic           data_out</span>
<span id="L108"><span class="lineNum">     108</span>              : );</span>
<span id="L109"><span class="lineNum">     109</span>              : </span>
<span id="L110"><span class="lineNum">     110</span>              : logic [STAGES_AMOUNT-1:0] data_dff;</span>
<span id="L111"><span class="lineNum">     111</span>              : </span>
<span id="L112"><span class="lineNum">     112</span>              : generate</span>
<span id="L113"><span class="lineNum">     113</span>              : </span>
<span id="L114"><span class="lineNum">     114</span>              : if (STAGES_AMOUNT == 1)</span>
<span id="L115"><span class="lineNum">     115</span>              : </span>
<span id="L116"><span class="lineNum">     116</span>              : begin : gen_data_sync_cell_single</span>
<span id="L117"><span class="lineNum">     117</span>              :     always_ff @(negedge rst_n, posedge clk)</span>
<span id="L118"><span class="lineNum">     118</span>              :     begin</span>
<span id="L119"><span class="lineNum">     119</span>              :         if (~rst_n) begin</span>
<span id="L120"><span class="lineNum">     120</span>              :             data_dff &lt;= 1'b0;</span>
<span id="L121"><span class="lineNum">     121</span>              :         end else begin</span>
<span id="L122"><span class="lineNum">     122</span>              :             data_dff &lt;= data_in;</span>
<span id="L123"><span class="lineNum">     123</span>              :         end</span>
<span id="L124"><span class="lineNum">     124</span>              :     end</span>
<span id="L125"><span class="lineNum">     125</span>              : end : gen_data_sync_cell_single</span>
<span id="L126"><span class="lineNum">     126</span>              : </span>
<span id="L127"><span class="lineNum">     127</span>              : else // STAGES_AMOUNT &gt; 1</span>
<span id="L128"><span class="lineNum">     128</span>              : </span>
<span id="L129"><span class="lineNum">     129</span>              : begin : gen_data_sync_cell_multi</span>
<span id="L130"><span class="lineNum">     130</span> <span class="tlaGNC">     7706976 :     always_ff @(negedge rst_n, posedge clk)</span></span>
<span id="L131"><span class="lineNum">     131</span> <span class="tlaGNC">     3853488 :     begin</span></span>
<span id="L132"><span class="lineNum">     132</span> <span class="tlaGNC">        8070 :         if (~rst_n) begin</span></span>
<span id="L133"><span class="lineNum">     133</span> <span class="tlaGNC">        4035 :             data_dff &lt;= '0;</span></span>
<span id="L134"><span class="lineNum">     134</span> <span class="tlaGNC">     3849453 :         end else begin</span></span>
<span id="L135"><span class="lineNum">     135</span> <span class="tlaGNC">     3849453 :             data_dff &lt;= {data_dff[STAGES_AMOUNT-2:0], data_in};</span></span>
<span id="L136"><span class="lineNum">     136</span>              :         end</span>
<span id="L137"><span class="lineNum">     137</span>              :     end</span>
<span id="L138"><span class="lineNum">     138</span>              : end : gen_data_sync_cell_multi</span>
<span id="L139"><span class="lineNum">     139</span>              : </span>
<span id="L140"><span class="lineNum">     140</span>              : endgenerate</span>
<span id="L141"><span class="lineNum">     141</span>              : </span>
<span id="L142"><span class="lineNum">     142</span>              : assign data_out = data_dff[STAGES_AMOUNT-1];</span>
<span id="L143"><span class="lineNum">     143</span>              : </span>
<span id="L144"><span class="lineNum">     144</span>              : endmodule : scr1_data_sync_cell</span>
<span id="L145"><span class="lineNum">     145</span>              : </span>
<span id="L146"><span class="lineNum">     146</span>              : //--------------------------------------------------------------------</span>
<span id="L147"><span class="lineNum">     147</span>              : // Reset / RDC Qualifyer Adapter Cell</span>
<span id="L148"><span class="lineNum">     148</span>              : //   (Reset Generation Cell w/ RDC Qualifyer Adaptation circuitry)</span>
<span id="L149"><span class="lineNum">     149</span>              : //--------------------------------------------------------------------</span>
<span id="L150"><span class="lineNum">     150</span>              : // Total stages amount =</span>
<span id="L151"><span class="lineNum">     151</span>              : //    1 Front Sync stage \</span>
<span id="L152"><span class="lineNum">     152</span>              : //  + 1 (delay introduced by the reset output buffer register)</span>
<span id="L153"><span class="lineNum">     153</span>              : //--------------------------------------------------------------------</span>
<span id="L154"><span class="lineNum">     154</span>              : module scr1_reset_qlfy_adapter_cell_sync (</span>
<span id="L155"><span class="lineNum">     155</span>              :     input   logic           rst_n,</span>
<span id="L156"><span class="lineNum">     156</span>              :     input   logic           clk,</span>
<span id="L157"><span class="lineNum">     157</span>              :     input   logic           test_rst_n,</span>
<span id="L158"><span class="lineNum">     158</span>              :     input   logic           test_mode,</span>
<span id="L159"><span class="lineNum">     159</span>              :     input   logic           reset_n_in_sync,</span>
<span id="L160"><span class="lineNum">     160</span>              :     output  logic           reset_n_out_qlfy,</span>
<span id="L161"><span class="lineNum">     161</span>              :     output  logic           reset_n_out,</span>
<span id="L162"><span class="lineNum">     162</span>              :     output  logic           reset_n_status</span>
<span id="L163"><span class="lineNum">     163</span>              : );</span>
<span id="L164"><span class="lineNum">     164</span>              : </span>
<span id="L165"><span class="lineNum">     165</span>              : logic rst_n_mux;</span>
<span id="L166"><span class="lineNum">     166</span>              : logic reset_n_front_ff;</span>
<span id="L167"><span class="lineNum">     167</span>              : </span>
<span id="L168"><span class="lineNum">     168</span>              : // Front sync stage</span>
<span id="L169"><span class="lineNum">     169</span>              : assign rst_n_mux = (test_mode == 1'b1) ? test_rst_n : rst_n;</span>
<span id="L170"><span class="lineNum">     170</span>              : </span>
<span id="L171"><span class="lineNum">     171</span> <span class="tlaGNC">     7706976 : always_ff @(negedge rst_n_mux, posedge clk) begin</span></span>
<span id="L172"><span class="lineNum">     172</span> <span class="tlaGNC">        8070 :     if (~rst_n_mux) begin</span></span>
<span id="L173"><span class="lineNum">     173</span> <span class="tlaGNC">        4035 :         reset_n_front_ff    &lt;= 1'b0;</span></span>
<span id="L174"><span class="lineNum">     174</span> <span class="tlaGNC">     3849453 :     end else begin</span></span>
<span id="L175"><span class="lineNum">     175</span> <span class="tlaGNC">     3849453 :         reset_n_front_ff    &lt;= reset_n_in_sync;</span></span>
<span id="L176"><span class="lineNum">     176</span>              :     end</span>
<span id="L177"><span class="lineNum">     177</span>              : end</span>
<span id="L178"><span class="lineNum">     178</span>              : </span>
<span id="L179"><span class="lineNum">     179</span>              : //   Sync reset output for all reset qualifier chains targeting this reset domain</span>
<span id="L180"><span class="lineNum">     180</span>              : // (for reset-domain-crossings with the given reset domain as a destination).</span>
<span id="L181"><span class="lineNum">     181</span>              : assign reset_n_out_qlfy = reset_n_front_ff;</span>
<span id="L182"><span class="lineNum">     182</span>              : </span>
<span id="L183"><span class="lineNum">     183</span>              : // Reset output buffer</span>
<span id="L184"><span class="lineNum">     184</span>              : scr1_reset_buf_cell</span>
<span id="L185"><span class="lineNum">     185</span>              : i_reset_output_buf (</span>
<span id="L186"><span class="lineNum">     186</span>              :     .rst_n              (rst_n),</span>
<span id="L187"><span class="lineNum">     187</span>              :     .clk                (clk),</span>
<span id="L188"><span class="lineNum">     188</span>              :     .test_mode          (test_mode),</span>
<span id="L189"><span class="lineNum">     189</span>              :     .test_rst_n         (test_rst_n),</span>
<span id="L190"><span class="lineNum">     190</span>              :     .reset_n_in         (reset_n_front_ff),</span>
<span id="L191"><span class="lineNum">     191</span>              :     .reset_n_out        (reset_n_out),</span>
<span id="L192"><span class="lineNum">     192</span>              :     .reset_n_status     (reset_n_status)</span>
<span id="L193"><span class="lineNum">     193</span>              : );</span>
<span id="L194"><span class="lineNum">     194</span>              : </span>
<span id="L195"><span class="lineNum">     195</span>              : endmodule : scr1_reset_qlfy_adapter_cell_sync</span>
<span id="L196"><span class="lineNum">     196</span>              : </span>
<span id="L197"><span class="lineNum">     197</span>              : module scr1_reset_and2_cell (</span>
<span id="L198"><span class="lineNum">     198</span>              :     input   logic [1:0]     rst_n_in,</span>
<span id="L199"><span class="lineNum">     199</span>              :     input   logic           test_rst_n,</span>
<span id="L200"><span class="lineNum">     200</span>              :     input   logic           test_mode,</span>
<span id="L201"><span class="lineNum">     201</span>              :     output  logic           rst_n_out</span>
<span id="L202"><span class="lineNum">     202</span>              : );</span>
<span id="L203"><span class="lineNum">     203</span>              : </span>
<span id="L204"><span class="lineNum">     204</span>              : assign rst_n_out = (test_mode == 1'b1) ? test_rst_n : (&amp;rst_n_in);</span>
<span id="L205"><span class="lineNum">     205</span>              : </span>
<span id="L206"><span class="lineNum">     206</span>              : endmodule : scr1_reset_and2_cell</span>
<span id="L207"><span class="lineNum">     207</span>              : </span>
<span id="L208"><span class="lineNum">     208</span>              : </span>
<span id="L209"><span class="lineNum">     209</span>              : module scr1_reset_and3_cell (</span>
<span id="L210"><span class="lineNum">     210</span>              :     input   logic [2:0]     rst_n_in,</span>
<span id="L211"><span class="lineNum">     211</span>              :     input   logic           test_rst_n,</span>
<span id="L212"><span class="lineNum">     212</span>              :     input   logic           test_mode,</span>
<span id="L213"><span class="lineNum">     213</span>              :     output  logic           rst_n_out</span>
<span id="L214"><span class="lineNum">     214</span>              : );</span>
<span id="L215"><span class="lineNum">     215</span>              : </span>
<span id="L216"><span class="lineNum">     216</span>              : assign rst_n_out = (test_mode == 1'b1) ? test_rst_n : (&amp;rst_n_in);</span>
<span id="L217"><span class="lineNum">     217</span>              : </span>
<span id="L218"><span class="lineNum">     218</span>              : endmodule : scr1_reset_and3_cell</span>
<span id="L219"><span class="lineNum">     219</span>              : </span>
<span id="L220"><span class="lineNum">     220</span>              : </span>
<span id="L221"><span class="lineNum">     221</span>              : module scr1_reset_mux2_cell (</span>
<span id="L222"><span class="lineNum">     222</span>              :     input   logic [1:0]     rst_n_in,</span>
<span id="L223"><span class="lineNum">     223</span>              :     input   logic           select,</span>
<span id="L224"><span class="lineNum">     224</span>              :     input   logic           test_rst_n,</span>
<span id="L225"><span class="lineNum">     225</span>              :     input   logic           test_mode,</span>
<span id="L226"><span class="lineNum">     226</span>              :     output  logic           rst_n_out</span>
<span id="L227"><span class="lineNum">     227</span>              : );</span>
<span id="L228"><span class="lineNum">     228</span>              : </span>
<span id="L229"><span class="lineNum">     229</span>              : assign rst_n_out = (test_mode == 1'b1) ? test_rst_n : rst_n_in[select];</span>
<span id="L230"><span class="lineNum">     230</span>              : </span>
<span id="L231"><span class="lineNum">     231</span>              : endmodule : scr1_reset_mux2_cell</span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
