Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Nov 20 18:00:56 2025
| Host         : LAPTOP-54NUE9F1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |              44 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------------+-------------------------------+------------------+----------------+--------------+
|      Clock Signal     |           Enable Signal           |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-----------------------------------+-------------------------------+------------------+----------------+--------------+
|  CLK50MHZ             |                                   | keyboard/debounce/Iv1_i_1_n_0 |                1 |              1 |         1.00 |
|  CLK50MHZ             | keyboard/debounce/O10_out         |                               |                1 |              1 |         1.00 |
|  CLK50MHZ             | keyboard/debounce/Iv1_i_1_n_0     |                               |                1 |              1 |         1.00 |
|  CLK50MHZ             | keyboard/debounce/clear           |                               |                1 |              1 |         1.00 |
|  CLK50MHZ             | keyboard/debounce/O01_out         |                               |                1 |              1 |         1.00 |
|  CLK50MHZ             |                                   |                               |                1 |              2 |         2.00 |
| ~keyboard/debounce/O0 | keyboard/cnt                      | keyboard/cnt[3]_i_1_n_0       |                1 |              4 |         4.00 |
|  CLK50MHZ             | keyboard/debounce/cnt1[3]_i_1_n_0 | keyboard/debounce/Iv1_i_1_n_0 |                1 |              4 |         4.00 |
| ~keyboard/debounce/O0 |                                   |                               |                4 |              9 |         2.25 |
|  CLK100MHZ_IBUF_BUFG  |                                   |                               |                8 |             25 |         3.12 |
|  flag_BUFG            | keyboard/dataprev[7]_i_1_n_0      |                               |                7 |             40 |         5.71 |
+-----------------------+-----------------------------------+-------------------------------+------------------+----------------+--------------+


