/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* I2C */
#define I2C_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_I2C_FF__D CYREG_I2C_D
#define I2C_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_I2C_IRQ__INTC_NUMBER 15u
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LED */
#define LED__0__INTTYPE CYREG_PICU0_INTTYPE0
#define LED__0__MASK 0x01u
#define LED__0__PC CYREG_PRT0_PC0
#define LED__0__PORT 0u
#define LED__0__SHIFT 0u
#define LED__AG CYREG_PRT0_AG
#define LED__AMUX CYREG_PRT0_AMUX
#define LED__BIE CYREG_PRT0_BIE
#define LED__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED__BYP CYREG_PRT0_BYP
#define LED__CTL CYREG_PRT0_CTL
#define LED__DM0 CYREG_PRT0_DM0
#define LED__DM1 CYREG_PRT0_DM1
#define LED__DM2 CYREG_PRT0_DM2
#define LED__DR CYREG_PRT0_DR
#define LED__INP_DIS CYREG_PRT0_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT0_LCD_EN
#define LED__MASK 0x01u
#define LED__PORT 0u
#define LED__PRT CYREG_PRT0_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED__PS CYREG_PRT0_PS
#define LED__SHIFT 0u
#define LED__SLW CYREG_PRT0_SLW

/* SW1 */
#define SW1__0__INTTYPE CYREG_PICU0_INTTYPE4
#define SW1__0__MASK 0x10u
#define SW1__0__PC CYREG_PRT0_PC4
#define SW1__0__PORT 0u
#define SW1__0__SHIFT 4u
#define SW1__AG CYREG_PRT0_AG
#define SW1__AMUX CYREG_PRT0_AMUX
#define SW1__BIE CYREG_PRT0_BIE
#define SW1__BIT_MASK CYREG_PRT0_BIT_MASK
#define SW1__BYP CYREG_PRT0_BYP
#define SW1__CTL CYREG_PRT0_CTL
#define SW1__DM0 CYREG_PRT0_DM0
#define SW1__DM1 CYREG_PRT0_DM1
#define SW1__DM2 CYREG_PRT0_DM2
#define SW1__DR CYREG_PRT0_DR
#define SW1__INP_DIS CYREG_PRT0_INP_DIS
#define SW1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SW1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SW1__LCD_EN CYREG_PRT0_LCD_EN
#define SW1__MASK 0x10u
#define SW1__PORT 0u
#define SW1__PRT CYREG_PRT0_PRT
#define SW1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SW1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SW1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SW1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SW1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SW1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SW1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SW1__PS CYREG_PRT0_PS
#define SW1__SHIFT 4u
#define SW1__SLW CYREG_PRT0_SLW

/* LED1 */
#define LED1__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED1__0__MASK 0x02u
#define LED1__0__PC CYREG_PRT2_PC1
#define LED1__0__PORT 2u
#define LED1__0__SHIFT 1u
#define LED1__AG CYREG_PRT2_AG
#define LED1__AMUX CYREG_PRT2_AMUX
#define LED1__BIE CYREG_PRT2_BIE
#define LED1__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED1__BYP CYREG_PRT2_BYP
#define LED1__CTL CYREG_PRT2_CTL
#define LED1__DM0 CYREG_PRT2_DM0
#define LED1__DM1 CYREG_PRT2_DM1
#define LED1__DM2 CYREG_PRT2_DM2
#define LED1__DR CYREG_PRT2_DR
#define LED1__INP_DIS CYREG_PRT2_INP_DIS
#define LED1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED1__LCD_EN CYREG_PRT2_LCD_EN
#define LED1__MASK 0x02u
#define LED1__PORT 2u
#define LED1__PRT CYREG_PRT2_PRT
#define LED1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED1__PS CYREG_PRT2_PS
#define LED1__SHIFT 1u
#define LED1__SLW CYREG_PRT2_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB07_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB07_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB07_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB07_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB07_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB11_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB11_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB02_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB02_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB02_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB02_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB02_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB02_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB07_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB07_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB07_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB07_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB07_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB07_F1
#define UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB12_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB12_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x02u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x04u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x04u
#define UART_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_TXInternalInterrupt__INTC_MASK 0x10u
#define UART_TXInternalInterrupt__INTC_NUMBER 4u
#define UART_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define UART_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Pin_1__0__MASK 0x40u
#define Pin_1__0__PC CYREG_PRT3_PC6
#define Pin_1__0__PORT 3u
#define Pin_1__0__SHIFT 6u
#define Pin_1__AG CYREG_PRT3_AG
#define Pin_1__AMUX CYREG_PRT3_AMUX
#define Pin_1__BIE CYREG_PRT3_BIE
#define Pin_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_1__BYP CYREG_PRT3_BYP
#define Pin_1__CTL CYREG_PRT3_CTL
#define Pin_1__DM0 CYREG_PRT3_DM0
#define Pin_1__DM1 CYREG_PRT3_DM1
#define Pin_1__DM2 CYREG_PRT3_DM2
#define Pin_1__DR CYREG_PRT3_DR
#define Pin_1__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_1__MASK 0x40u
#define Pin_1__PORT 3u
#define Pin_1__PRT CYREG_PRT3_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_1__PS CYREG_PRT3_PS
#define Pin_1__SHIFT 6u
#define Pin_1__SLW CYREG_PRT3_SLW

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU1_INTTYPE2
#define SCL_1__0__MASK 0x04u
#define SCL_1__0__PC CYREG_PRT1_PC2
#define SCL_1__0__PORT 1u
#define SCL_1__0__SHIFT 2u
#define SCL_1__AG CYREG_PRT1_AG
#define SCL_1__AMUX CYREG_PRT1_AMUX
#define SCL_1__BIE CYREG_PRT1_BIE
#define SCL_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define SCL_1__BYP CYREG_PRT1_BYP
#define SCL_1__CTL CYREG_PRT1_CTL
#define SCL_1__DM0 CYREG_PRT1_DM0
#define SCL_1__DM1 CYREG_PRT1_DM1
#define SCL_1__DM2 CYREG_PRT1_DM2
#define SCL_1__DR CYREG_PRT1_DR
#define SCL_1__INP_DIS CYREG_PRT1_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define SCL_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SCL_1__LCD_EN CYREG_PRT1_LCD_EN
#define SCL_1__MASK 0x04u
#define SCL_1__PORT 1u
#define SCL_1__PRT CYREG_PRT1_PRT
#define SCL_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SCL_1__PS CYREG_PRT1_PS
#define SCL_1__SHIFT 2u
#define SCL_1__SLW CYREG_PRT1_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU1_INTTYPE4
#define SDA_1__0__MASK 0x10u
#define SDA_1__0__PC CYREG_PRT1_PC4
#define SDA_1__0__PORT 1u
#define SDA_1__0__SHIFT 4u
#define SDA_1__AG CYREG_PRT1_AG
#define SDA_1__AMUX CYREG_PRT1_AMUX
#define SDA_1__BIE CYREG_PRT1_BIE
#define SDA_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define SDA_1__BYP CYREG_PRT1_BYP
#define SDA_1__CTL CYREG_PRT1_CTL
#define SDA_1__DM0 CYREG_PRT1_DM0
#define SDA_1__DM1 CYREG_PRT1_DM1
#define SDA_1__DM2 CYREG_PRT1_DM2
#define SDA_1__DR CYREG_PRT1_DR
#define SDA_1__INP_DIS CYREG_PRT1_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define SDA_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SDA_1__LCD_EN CYREG_PRT1_LCD_EN
#define SDA_1__MASK 0x10u
#define SDA_1__PORT 1u
#define SDA_1__PRT CYREG_PRT1_PRT
#define SDA_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SDA_1__PS CYREG_PRT1_PS
#define SDA_1__SHIFT 4u
#define SDA_1__SLW CYREG_PRT1_SLW

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x20u
#define isr_1__INTC_NUMBER 5u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Rx_RPi */
#define Rx_RPi__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Rx_RPi__0__MASK 0x08u
#define Rx_RPi__0__PC CYREG_PRT3_PC3
#define Rx_RPi__0__PORT 3u
#define Rx_RPi__0__SHIFT 3u
#define Rx_RPi__AG CYREG_PRT3_AG
#define Rx_RPi__AMUX CYREG_PRT3_AMUX
#define Rx_RPi__BIE CYREG_PRT3_BIE
#define Rx_RPi__BIT_MASK CYREG_PRT3_BIT_MASK
#define Rx_RPi__BYP CYREG_PRT3_BYP
#define Rx_RPi__CTL CYREG_PRT3_CTL
#define Rx_RPi__DM0 CYREG_PRT3_DM0
#define Rx_RPi__DM1 CYREG_PRT3_DM1
#define Rx_RPi__DM2 CYREG_PRT3_DM2
#define Rx_RPi__DR CYREG_PRT3_DR
#define Rx_RPi__INP_DIS CYREG_PRT3_INP_DIS
#define Rx_RPi__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Rx_RPi__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Rx_RPi__LCD_EN CYREG_PRT3_LCD_EN
#define Rx_RPi__MASK 0x08u
#define Rx_RPi__PORT 3u
#define Rx_RPi__PRT CYREG_PRT3_PRT
#define Rx_RPi__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Rx_RPi__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Rx_RPi__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Rx_RPi__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Rx_RPi__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Rx_RPi__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Rx_RPi__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Rx_RPi__PS CYREG_PRT3_PS
#define Rx_RPi__SHIFT 3u
#define Rx_RPi__SLW CYREG_PRT3_SLW

/* Tx_RPi */
#define Tx_RPi__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Tx_RPi__0__MASK 0x04u
#define Tx_RPi__0__PC CYREG_PRT12_PC2
#define Tx_RPi__0__PORT 12u
#define Tx_RPi__0__SHIFT 2u
#define Tx_RPi__AG CYREG_PRT12_AG
#define Tx_RPi__BIE CYREG_PRT12_BIE
#define Tx_RPi__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_RPi__BYP CYREG_PRT12_BYP
#define Tx_RPi__DM0 CYREG_PRT12_DM0
#define Tx_RPi__DM1 CYREG_PRT12_DM1
#define Tx_RPi__DM2 CYREG_PRT12_DM2
#define Tx_RPi__DR CYREG_PRT12_DR
#define Tx_RPi__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_RPi__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_RPi__MASK 0x04u
#define Tx_RPi__PORT 12u
#define Tx_RPi__PRT CYREG_PRT12_PRT
#define Tx_RPi__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_RPi__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_RPi__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_RPi__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_RPi__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_RPi__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_RPi__PS CYREG_PRT12_PS
#define Tx_RPi__SHIFT 2u
#define Tx_RPi__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_RPi__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_RPi__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_RPi__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_RPi__SLW CYREG_PRT12_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x03u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x08u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x08u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x05u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x20u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x20u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x06u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x40u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x40u

/* Clock_4 */
#define Clock_4__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_4__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_4__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_4__INDEX 0x04u
#define Clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_4__PM_ACT_MSK 0x10u
#define Clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_4__PM_STBY_MSK 0x10u

/* Clock_6 */
#define Clock_6__CFG0 CYREG_CLKDIST_DCFG7_CFG0
#define Clock_6__CFG1 CYREG_CLKDIST_DCFG7_CFG1
#define Clock_6__CFG2 CYREG_CLKDIST_DCFG7_CFG2
#define Clock_6__CFG2_SRC_SEL_MASK 0x07u
#define Clock_6__INDEX 0x07u
#define Clock_6__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_6__PM_ACT_MSK 0x80u
#define Clock_6__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_6__PM_STBY_MSK 0x80u

/* Clock_7 */
#define Clock_7__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_7__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_7__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_7__CFG2_SRC_SEL_MASK 0x07u
#define Clock_7__INDEX 0x00u
#define Clock_7__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_7__PM_ACT_MSK 0x01u
#define Clock_7__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_7__PM_STBY_MSK 0x01u

/* PWM_CMG */
#define PWM_CMG_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_CMG_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define PWM_CMG_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define PWM_CMG_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define PWM_CMG_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define PWM_CMG_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define PWM_CMG_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define PWM_CMG_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define PWM_CMG_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define PWM_CMG_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_CMG_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_CMG_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_CMG_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define PWM_CMG_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define PWM_CMG_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define PWM_CMG_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define PWM_CMG_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_CMG_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_CMG_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_CMG_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define PWM_CMG_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_CMG_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_CMG_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_CMG_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_CMG_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_CMG_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define PWM_CMG_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_CMG_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_CMG_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_CMG_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_CMG_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_CMG_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define PWM_CMG_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_CMG_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define PWM_CMG_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define PWM_CMG_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define PWM_CMG_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define PWM_CMG_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define PWM_CMG_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_CMG_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define PWM_CMG_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define PWM_CMG_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define PWM_CMG_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB05_A0
#define PWM_CMG_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB05_A1
#define PWM_CMG_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define PWM_CMG_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB05_D0
#define PWM_CMG_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB05_D1
#define PWM_CMG_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_CMG_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define PWM_CMG_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB05_F0
#define PWM_CMG_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB05_F1
#define PWM_CMG_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PWM_CMG_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PWM_CMG_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PWM_CMG_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PWM_CMG_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_CMG_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PWM_CMG_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PWM_CMG_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PWM_CMG_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB06_A0
#define PWM_CMG_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB06_A1
#define PWM_CMG_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PWM_CMG_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB06_D0
#define PWM_CMG_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB06_D1
#define PWM_CMG_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_CMG_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PWM_CMG_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB06_F0
#define PWM_CMG_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB06_F1

/* VDAC8_1 */
#define VDAC8_1_viDAC8__CR0 CYREG_DAC2_CR0
#define VDAC8_1_viDAC8__CR1 CYREG_DAC2_CR1
#define VDAC8_1_viDAC8__D CYREG_DAC2_D
#define VDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_1_viDAC8__PM_ACT_MSK 0x04u
#define VDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_1_viDAC8__PM_STBY_MSK 0x04u
#define VDAC8_1_viDAC8__STROBE CYREG_DAC2_STROBE
#define VDAC8_1_viDAC8__SW0 CYREG_DAC2_SW0
#define VDAC8_1_viDAC8__SW2 CYREG_DAC2_SW2
#define VDAC8_1_viDAC8__SW3 CYREG_DAC2_SW3
#define VDAC8_1_viDAC8__SW4 CYREG_DAC2_SW4
#define VDAC8_1_viDAC8__TR CYREG_DAC2_TR
#define VDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define VDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define VDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define VDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define VDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define VDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define VDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define VDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define VDAC8_1_viDAC8__TST CYREG_DAC2_TST

/* EncTimer */
#define EncTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define EncTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define EncTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define EncTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define EncTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define EncTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define EncTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define EncTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define EncTimer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define EncTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB10_MSK
#define EncTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define EncTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define EncTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define EncTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define EncTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define EncTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB10_ST
#define EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB10_CTL
#define EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB10_CTL
#define EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB10_MSK
#define EncTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define EncTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define EncTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define EncTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define EncTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define EncTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define EncTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define EncTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define EncTimer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB10_A0
#define EncTimer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB10_A1
#define EncTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define EncTimer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB10_D0
#define EncTimer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB10_D1
#define EncTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define EncTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define EncTimer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB10_F0
#define EncTimer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB10_F1
#define EncTimer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define EncTimer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define EncTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define EncTimer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB11_A0
#define EncTimer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB11_A1
#define EncTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define EncTimer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB11_D0
#define EncTimer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB11_D1
#define EncTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define EncTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define EncTimer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB11_F0
#define EncTimer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB11_F1

/* PWM_Steer */
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB08_CTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB08_CTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB08_MSK
#define PWM_Steer_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Steer_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Steer_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_Steer_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define PWM_Steer_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Steer_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Steer_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Steer_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Steer_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_Steer_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define PWM_Steer_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_Steer_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB12_A0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB12_A1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB12_D0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB12_D1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB12_F0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB12_F1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB13_A0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB13_A1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB13_D0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB13_D1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB13_F0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB13_F1

/* Enc_Int_Low */
#define Enc_Int_Low__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Enc_Int_Low__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Enc_Int_Low__INTC_MASK 0x02u
#define Enc_Int_Low__INTC_NUMBER 1u
#define Enc_Int_Low__INTC_PRIOR_NUM 7u
#define Enc_Int_Low__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define Enc_Int_Low__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Enc_Int_Low__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x01u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x02u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x02u

/* BNO_Interupt */
#define BNO_Interupt__0__INTTYPE CYREG_PICU0_INTTYPE3
#define BNO_Interupt__0__MASK 0x08u
#define BNO_Interupt__0__PC CYREG_PRT0_PC3
#define BNO_Interupt__0__PORT 0u
#define BNO_Interupt__0__SHIFT 3u
#define BNO_Interupt__AG CYREG_PRT0_AG
#define BNO_Interupt__AMUX CYREG_PRT0_AMUX
#define BNO_Interupt__BIE CYREG_PRT0_BIE
#define BNO_Interupt__BIT_MASK CYREG_PRT0_BIT_MASK
#define BNO_Interupt__BYP CYREG_PRT0_BYP
#define BNO_Interupt__CTL CYREG_PRT0_CTL
#define BNO_Interupt__DM0 CYREG_PRT0_DM0
#define BNO_Interupt__DM1 CYREG_PRT0_DM1
#define BNO_Interupt__DM2 CYREG_PRT0_DM2
#define BNO_Interupt__DR CYREG_PRT0_DR
#define BNO_Interupt__INP_DIS CYREG_PRT0_INP_DIS
#define BNO_Interupt__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define BNO_Interupt__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define BNO_Interupt__LCD_EN CYREG_PRT0_LCD_EN
#define BNO_Interupt__MASK 0x08u
#define BNO_Interupt__PORT 0u
#define BNO_Interupt__PRT CYREG_PRT0_PRT
#define BNO_Interupt__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define BNO_Interupt__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define BNO_Interupt__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define BNO_Interupt__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define BNO_Interupt__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define BNO_Interupt__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define BNO_Interupt__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define BNO_Interupt__PS CYREG_PRT0_PS
#define BNO_Interupt__SHIFT 3u
#define BNO_Interupt__SLW CYREG_PRT0_SLW

/* Enc_Int_High */
#define Enc_Int_High__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Enc_Int_High__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Enc_Int_High__INTC_MASK 0x01u
#define Enc_Int_High__INTC_NUMBER 0u
#define Enc_Int_High__INTC_PRIOR_NUM 7u
#define Enc_Int_High__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Enc_Int_High__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Enc_Int_High__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Gimbal_Timer */
#define Gimbal_Timer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Gimbal_Timer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Gimbal_Timer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Gimbal_Timer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Gimbal_Timer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Gimbal_Timer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Gimbal_Timer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Gimbal_Timer_TimerHW__PER0 CYREG_TMR0_PER0
#define Gimbal_Timer_TimerHW__PER1 CYREG_TMR0_PER1
#define Gimbal_Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Gimbal_Timer_TimerHW__PM_ACT_MSK 0x01u
#define Gimbal_Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Gimbal_Timer_TimerHW__PM_STBY_MSK 0x01u
#define Gimbal_Timer_TimerHW__RT0 CYREG_TMR0_RT0
#define Gimbal_Timer_TimerHW__RT1 CYREG_TMR0_RT1
#define Gimbal_Timer_TimerHW__SR0 CYREG_TMR0_SR0

/* Sample_Timer */
#define Sample_Timer_TimerHW__CAP0 CYREG_TMR1_CAP0
#define Sample_Timer_TimerHW__CAP1 CYREG_TMR1_CAP1
#define Sample_Timer_TimerHW__CFG0 CYREG_TMR1_CFG0
#define Sample_Timer_TimerHW__CFG1 CYREG_TMR1_CFG1
#define Sample_Timer_TimerHW__CFG2 CYREG_TMR1_CFG2
#define Sample_Timer_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define Sample_Timer_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define Sample_Timer_TimerHW__PER0 CYREG_TMR1_PER0
#define Sample_Timer_TimerHW__PER1 CYREG_TMR1_PER1
#define Sample_Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Sample_Timer_TimerHW__PM_ACT_MSK 0x02u
#define Sample_Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Sample_Timer_TimerHW__PM_STBY_MSK 0x02u
#define Sample_Timer_TimerHW__RT0 CYREG_TMR1_RT0
#define Sample_Timer_TimerHW__RT1 CYREG_TMR1_RT1
#define Sample_Timer_TimerHW__SR0 CYREG_TMR1_SR0

/* Steering_Dir */
#define Steering_Dir__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Steering_Dir__0__MASK 0x08u
#define Steering_Dir__0__PC CYREG_PRT2_PC3
#define Steering_Dir__0__PORT 2u
#define Steering_Dir__0__SHIFT 3u
#define Steering_Dir__AG CYREG_PRT2_AG
#define Steering_Dir__AMUX CYREG_PRT2_AMUX
#define Steering_Dir__BIE CYREG_PRT2_BIE
#define Steering_Dir__BIT_MASK CYREG_PRT2_BIT_MASK
#define Steering_Dir__BYP CYREG_PRT2_BYP
#define Steering_Dir__CTL CYREG_PRT2_CTL
#define Steering_Dir__DM0 CYREG_PRT2_DM0
#define Steering_Dir__DM1 CYREG_PRT2_DM1
#define Steering_Dir__DM2 CYREG_PRT2_DM2
#define Steering_Dir__DR CYREG_PRT2_DR
#define Steering_Dir__INP_DIS CYREG_PRT2_INP_DIS
#define Steering_Dir__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Steering_Dir__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Steering_Dir__LCD_EN CYREG_PRT2_LCD_EN
#define Steering_Dir__MASK 0x08u
#define Steering_Dir__PORT 2u
#define Steering_Dir__PRT CYREG_PRT2_PRT
#define Steering_Dir__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Steering_Dir__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Steering_Dir__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Steering_Dir__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Steering_Dir__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Steering_Dir__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Steering_Dir__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Steering_Dir__PS CYREG_PRT2_PS
#define Steering_Dir__SHIFT 3u
#define Steering_Dir__SLW CYREG_PRT2_SLW

/* Steering_PWM */
#define Steering_PWM__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Steering_PWM__0__MASK 0x10u
#define Steering_PWM__0__PC CYREG_PRT2_PC4
#define Steering_PWM__0__PORT 2u
#define Steering_PWM__0__SHIFT 4u
#define Steering_PWM__AG CYREG_PRT2_AG
#define Steering_PWM__AMUX CYREG_PRT2_AMUX
#define Steering_PWM__BIE CYREG_PRT2_BIE
#define Steering_PWM__BIT_MASK CYREG_PRT2_BIT_MASK
#define Steering_PWM__BYP CYREG_PRT2_BYP
#define Steering_PWM__CTL CYREG_PRT2_CTL
#define Steering_PWM__DM0 CYREG_PRT2_DM0
#define Steering_PWM__DM1 CYREG_PRT2_DM1
#define Steering_PWM__DM2 CYREG_PRT2_DM2
#define Steering_PWM__DR CYREG_PRT2_DR
#define Steering_PWM__INP_DIS CYREG_PRT2_INP_DIS
#define Steering_PWM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Steering_PWM__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Steering_PWM__LCD_EN CYREG_PRT2_LCD_EN
#define Steering_PWM__MASK 0x10u
#define Steering_PWM__PORT 2u
#define Steering_PWM__PRT CYREG_PRT2_PRT
#define Steering_PWM__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Steering_PWM__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Steering_PWM__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Steering_PWM__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Steering_PWM__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Steering_PWM__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Steering_PWM__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Steering_PWM__PS CYREG_PRT2_PS
#define Steering_PWM__SHIFT 4u
#define Steering_PWM__SLW CYREG_PRT2_SLW

/* gimbal_motor */
#define gimbal_motor__0__INTTYPE CYREG_PICU0_INTTYPE1
#define gimbal_motor__0__MASK 0x02u
#define gimbal_motor__0__PC CYREG_PRT0_PC1
#define gimbal_motor__0__PORT 0u
#define gimbal_motor__0__SHIFT 1u
#define gimbal_motor__AG CYREG_PRT0_AG
#define gimbal_motor__AMUX CYREG_PRT0_AMUX
#define gimbal_motor__BIE CYREG_PRT0_BIE
#define gimbal_motor__BIT_MASK CYREG_PRT0_BIT_MASK
#define gimbal_motor__BYP CYREG_PRT0_BYP
#define gimbal_motor__CTL CYREG_PRT0_CTL
#define gimbal_motor__DM0 CYREG_PRT0_DM0
#define gimbal_motor__DM1 CYREG_PRT0_DM1
#define gimbal_motor__DM2 CYREG_PRT0_DM2
#define gimbal_motor__DR CYREG_PRT0_DR
#define gimbal_motor__INP_DIS CYREG_PRT0_INP_DIS
#define gimbal_motor__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define gimbal_motor__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define gimbal_motor__LCD_EN CYREG_PRT0_LCD_EN
#define gimbal_motor__MASK 0x02u
#define gimbal_motor__PORT 0u
#define gimbal_motor__PRT CYREG_PRT0_PRT
#define gimbal_motor__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define gimbal_motor__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define gimbal_motor__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define gimbal_motor__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define gimbal_motor__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define gimbal_motor__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define gimbal_motor__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define gimbal_motor__PS CYREG_PRT0_PS
#define gimbal_motor__SHIFT 1u
#define gimbal_motor__SLW CYREG_PRT0_SLW

/* Gimbal_Encoder */
#define Gimbal_Encoder_A__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Gimbal_Encoder_A__0__MASK 0x40u
#define Gimbal_Encoder_A__0__PC CYREG_PRT1_PC6
#define Gimbal_Encoder_A__0__PORT 1u
#define Gimbal_Encoder_A__0__SHIFT 6u
#define Gimbal_Encoder_A__AG CYREG_PRT1_AG
#define Gimbal_Encoder_A__AMUX CYREG_PRT1_AMUX
#define Gimbal_Encoder_A__BIE CYREG_PRT1_BIE
#define Gimbal_Encoder_A__BIT_MASK CYREG_PRT1_BIT_MASK
#define Gimbal_Encoder_A__BYP CYREG_PRT1_BYP
#define Gimbal_Encoder_A__CTL CYREG_PRT1_CTL
#define Gimbal_Encoder_A__DM0 CYREG_PRT1_DM0
#define Gimbal_Encoder_A__DM1 CYREG_PRT1_DM1
#define Gimbal_Encoder_A__DM2 CYREG_PRT1_DM2
#define Gimbal_Encoder_A__DR CYREG_PRT1_DR
#define Gimbal_Encoder_A__INP_DIS CYREG_PRT1_INP_DIS
#define Gimbal_Encoder_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Gimbal_Encoder_A__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Gimbal_Encoder_A__LCD_EN CYREG_PRT1_LCD_EN
#define Gimbal_Encoder_A__MASK 0x40u
#define Gimbal_Encoder_A__PORT 1u
#define Gimbal_Encoder_A__PRT CYREG_PRT1_PRT
#define Gimbal_Encoder_A__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Gimbal_Encoder_A__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Gimbal_Encoder_A__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Gimbal_Encoder_A__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Gimbal_Encoder_A__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Gimbal_Encoder_A__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Gimbal_Encoder_A__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Gimbal_Encoder_A__PS CYREG_PRT1_PS
#define Gimbal_Encoder_A__SHIFT 6u
#define Gimbal_Encoder_A__SLW CYREG_PRT1_SLW
#define Gimbal_Encoder_B__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Gimbal_Encoder_B__0__MASK 0x80u
#define Gimbal_Encoder_B__0__PC CYREG_PRT1_PC7
#define Gimbal_Encoder_B__0__PORT 1u
#define Gimbal_Encoder_B__0__SHIFT 7u
#define Gimbal_Encoder_B__AG CYREG_PRT1_AG
#define Gimbal_Encoder_B__AMUX CYREG_PRT1_AMUX
#define Gimbal_Encoder_B__BIE CYREG_PRT1_BIE
#define Gimbal_Encoder_B__BIT_MASK CYREG_PRT1_BIT_MASK
#define Gimbal_Encoder_B__BYP CYREG_PRT1_BYP
#define Gimbal_Encoder_B__CTL CYREG_PRT1_CTL
#define Gimbal_Encoder_B__DM0 CYREG_PRT1_DM0
#define Gimbal_Encoder_B__DM1 CYREG_PRT1_DM1
#define Gimbal_Encoder_B__DM2 CYREG_PRT1_DM2
#define Gimbal_Encoder_B__DR CYREG_PRT1_DR
#define Gimbal_Encoder_B__INP_DIS CYREG_PRT1_INP_DIS
#define Gimbal_Encoder_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Gimbal_Encoder_B__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Gimbal_Encoder_B__LCD_EN CYREG_PRT1_LCD_EN
#define Gimbal_Encoder_B__MASK 0x80u
#define Gimbal_Encoder_B__PORT 1u
#define Gimbal_Encoder_B__PRT CYREG_PRT1_PRT
#define Gimbal_Encoder_B__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Gimbal_Encoder_B__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Gimbal_Encoder_B__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Gimbal_Encoder_B__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Gimbal_Encoder_B__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Gimbal_Encoder_B__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Gimbal_Encoder_B__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Gimbal_Encoder_B__PS CYREG_PRT1_PS
#define Gimbal_Encoder_B__SHIFT 7u
#define Gimbal_Encoder_B__SLW CYREG_PRT1_SLW
#define Gimbal_Encoder_bQuadDec_Stsreg__0__MASK 0x01u
#define Gimbal_Encoder_bQuadDec_Stsreg__0__POS 0
#define Gimbal_Encoder_bQuadDec_Stsreg__1__MASK 0x02u
#define Gimbal_Encoder_bQuadDec_Stsreg__1__POS 1
#define Gimbal_Encoder_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Gimbal_Encoder_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define Gimbal_Encoder_bQuadDec_Stsreg__2__MASK 0x04u
#define Gimbal_Encoder_bQuadDec_Stsreg__2__POS 2
#define Gimbal_Encoder_bQuadDec_Stsreg__3__MASK 0x08u
#define Gimbal_Encoder_bQuadDec_Stsreg__3__POS 3
#define Gimbal_Encoder_bQuadDec_Stsreg__MASK 0x0Fu
#define Gimbal_Encoder_bQuadDec_Stsreg__MASK_REG CYREG_B1_UDB08_MSK
#define Gimbal_Encoder_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Gimbal_Encoder_bQuadDec_Stsreg__STATUS_REG CYREG_B1_UDB08_ST
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB08_A0
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB08_A1
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB08_D0
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB08_D1
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB08_F0
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB08_F1
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB09_A0
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB09_A1
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB09_D0
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB09_D1
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB09_F0
#define Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB09_F1
#define Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB06_CTL
#define Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB06_CTL
#define Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB06_MSK
#define Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB09_ST

/* Handle_Encoder */
#define Handle_Encoder_A__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Handle_Encoder_A__0__MASK 0x80u
#define Handle_Encoder_A__0__PC CYREG_PRT0_PC7
#define Handle_Encoder_A__0__PORT 0u
#define Handle_Encoder_A__0__SHIFT 7u
#define Handle_Encoder_A__AG CYREG_PRT0_AG
#define Handle_Encoder_A__AMUX CYREG_PRT0_AMUX
#define Handle_Encoder_A__BIE CYREG_PRT0_BIE
#define Handle_Encoder_A__BIT_MASK CYREG_PRT0_BIT_MASK
#define Handle_Encoder_A__BYP CYREG_PRT0_BYP
#define Handle_Encoder_A__CTL CYREG_PRT0_CTL
#define Handle_Encoder_A__DM0 CYREG_PRT0_DM0
#define Handle_Encoder_A__DM1 CYREG_PRT0_DM1
#define Handle_Encoder_A__DM2 CYREG_PRT0_DM2
#define Handle_Encoder_A__DR CYREG_PRT0_DR
#define Handle_Encoder_A__INP_DIS CYREG_PRT0_INP_DIS
#define Handle_Encoder_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Handle_Encoder_A__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Handle_Encoder_A__LCD_EN CYREG_PRT0_LCD_EN
#define Handle_Encoder_A__MASK 0x80u
#define Handle_Encoder_A__PORT 0u
#define Handle_Encoder_A__PRT CYREG_PRT0_PRT
#define Handle_Encoder_A__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Handle_Encoder_A__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Handle_Encoder_A__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Handle_Encoder_A__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Handle_Encoder_A__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Handle_Encoder_A__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Handle_Encoder_A__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Handle_Encoder_A__PS CYREG_PRT0_PS
#define Handle_Encoder_A__SHIFT 7u
#define Handle_Encoder_A__SLW CYREG_PRT0_SLW
#define Handle_Encoder_B__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Handle_Encoder_B__0__MASK 0x40u
#define Handle_Encoder_B__0__PC CYREG_PRT0_PC6
#define Handle_Encoder_B__0__PORT 0u
#define Handle_Encoder_B__0__SHIFT 6u
#define Handle_Encoder_B__AG CYREG_PRT0_AG
#define Handle_Encoder_B__AMUX CYREG_PRT0_AMUX
#define Handle_Encoder_B__BIE CYREG_PRT0_BIE
#define Handle_Encoder_B__BIT_MASK CYREG_PRT0_BIT_MASK
#define Handle_Encoder_B__BYP CYREG_PRT0_BYP
#define Handle_Encoder_B__CTL CYREG_PRT0_CTL
#define Handle_Encoder_B__DM0 CYREG_PRT0_DM0
#define Handle_Encoder_B__DM1 CYREG_PRT0_DM1
#define Handle_Encoder_B__DM2 CYREG_PRT0_DM2
#define Handle_Encoder_B__DR CYREG_PRT0_DR
#define Handle_Encoder_B__INP_DIS CYREG_PRT0_INP_DIS
#define Handle_Encoder_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Handle_Encoder_B__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Handle_Encoder_B__LCD_EN CYREG_PRT0_LCD_EN
#define Handle_Encoder_B__MASK 0x40u
#define Handle_Encoder_B__PORT 0u
#define Handle_Encoder_B__PRT CYREG_PRT0_PRT
#define Handle_Encoder_B__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Handle_Encoder_B__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Handle_Encoder_B__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Handle_Encoder_B__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Handle_Encoder_B__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Handle_Encoder_B__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Handle_Encoder_B__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Handle_Encoder_B__PS CYREG_PRT0_PS
#define Handle_Encoder_B__SHIFT 6u
#define Handle_Encoder_B__SLW CYREG_PRT0_SLW
#define Handle_Encoder_bQuadDec_Stsreg__0__MASK 0x01u
#define Handle_Encoder_bQuadDec_Stsreg__0__POS 0
#define Handle_Encoder_bQuadDec_Stsreg__1__MASK 0x02u
#define Handle_Encoder_bQuadDec_Stsreg__1__POS 1
#define Handle_Encoder_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Handle_Encoder_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define Handle_Encoder_bQuadDec_Stsreg__2__MASK 0x04u
#define Handle_Encoder_bQuadDec_Stsreg__2__POS 2
#define Handle_Encoder_bQuadDec_Stsreg__3__MASK 0x08u
#define Handle_Encoder_bQuadDec_Stsreg__3__POS 3
#define Handle_Encoder_bQuadDec_Stsreg__MASK 0x0Fu
#define Handle_Encoder_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB06_MSK
#define Handle_Encoder_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Handle_Encoder_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB06_ST
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB00_A0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB00_A1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB00_D0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB00_D1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB00_F0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB00_F1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB01_A0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB01_A1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB01_D0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB01_D1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB01_F0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB01_F1
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB01_MSK
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB01_ST

/* Steering_Timer */
#define Steering_Timer_TimerHW__CAP0 CYREG_TMR2_CAP0
#define Steering_Timer_TimerHW__CAP1 CYREG_TMR2_CAP1
#define Steering_Timer_TimerHW__CFG0 CYREG_TMR2_CFG0
#define Steering_Timer_TimerHW__CFG1 CYREG_TMR2_CFG1
#define Steering_Timer_TimerHW__CFG2 CYREG_TMR2_CFG2
#define Steering_Timer_TimerHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define Steering_Timer_TimerHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define Steering_Timer_TimerHW__PER0 CYREG_TMR2_PER0
#define Steering_Timer_TimerHW__PER1 CYREG_TMR2_PER1
#define Steering_Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Steering_Timer_TimerHW__PM_ACT_MSK 0x04u
#define Steering_Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Steering_Timer_TimerHW__PM_STBY_MSK 0x04u
#define Steering_Timer_TimerHW__RT0 CYREG_TMR2_RT0
#define Steering_Timer_TimerHW__RT1 CYREG_TMR2_RT1
#define Steering_Timer_TimerHW__SR0 CYREG_TMR2_SR0

/* flywheel_motor */
#define flywheel_motor__0__INTTYPE CYREG_PICU15_INTTYPE3
#define flywheel_motor__0__MASK 0x08u
#define flywheel_motor__0__PC CYREG_IO_PC_PRT15_PC3
#define flywheel_motor__0__PORT 15u
#define flywheel_motor__0__SHIFT 3u
#define flywheel_motor__AG CYREG_PRT15_AG
#define flywheel_motor__AMUX CYREG_PRT15_AMUX
#define flywheel_motor__BIE CYREG_PRT15_BIE
#define flywheel_motor__BIT_MASK CYREG_PRT15_BIT_MASK
#define flywheel_motor__BYP CYREG_PRT15_BYP
#define flywheel_motor__CTL CYREG_PRT15_CTL
#define flywheel_motor__DM0 CYREG_PRT15_DM0
#define flywheel_motor__DM1 CYREG_PRT15_DM1
#define flywheel_motor__DM2 CYREG_PRT15_DM2
#define flywheel_motor__DR CYREG_PRT15_DR
#define flywheel_motor__INP_DIS CYREG_PRT15_INP_DIS
#define flywheel_motor__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define flywheel_motor__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define flywheel_motor__LCD_EN CYREG_PRT15_LCD_EN
#define flywheel_motor__MASK 0x08u
#define flywheel_motor__PORT 15u
#define flywheel_motor__PRT CYREG_PRT15_PRT
#define flywheel_motor__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define flywheel_motor__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define flywheel_motor__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define flywheel_motor__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define flywheel_motor__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define flywheel_motor__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define flywheel_motor__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define flywheel_motor__PS CYREG_PRT15_PS
#define flywheel_motor__SHIFT 3u
#define flywheel_motor__SLW CYREG_PRT15_SLW

/* Timer_Interrupt */
#define Timer_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Timer_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Timer_Interrupt__INTC_MASK 0x08u
#define Timer_Interrupt__INTC_NUMBER 3u
#define Timer_Interrupt__INTC_PRIOR_NUM 7u
#define Timer_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define Timer_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Timer_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Rpi_Tx_Interrupt */
#define Rpi_Tx_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Rpi_Tx_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Rpi_Tx_Interrupt__INTC_MASK 0x04u
#define Rpi_Tx_Interrupt__INTC_NUMBER 2u
#define Rpi_Tx_Interrupt__INTC_PRIOR_NUM 7u
#define Rpi_Tx_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define Rpi_Tx_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Rpi_Tx_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Sample_Interrupt */
#define Sample_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Sample_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Sample_Interrupt__INTC_MASK 0x40000u
#define Sample_Interrupt__INTC_NUMBER 18u
#define Sample_Interrupt__INTC_PRIOR_NUM 7u
#define Sample_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_18
#define Sample_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Sample_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* gimbal_direction */
#define gimbal_direction__0__INTTYPE CYREG_PICU0_INTTYPE2
#define gimbal_direction__0__MASK 0x04u
#define gimbal_direction__0__PC CYREG_PRT0_PC2
#define gimbal_direction__0__PORT 0u
#define gimbal_direction__0__SHIFT 2u
#define gimbal_direction__AG CYREG_PRT0_AG
#define gimbal_direction__AMUX CYREG_PRT0_AMUX
#define gimbal_direction__BIE CYREG_PRT0_BIE
#define gimbal_direction__BIT_MASK CYREG_PRT0_BIT_MASK
#define gimbal_direction__BYP CYREG_PRT0_BYP
#define gimbal_direction__CTL CYREG_PRT0_CTL
#define gimbal_direction__DM0 CYREG_PRT0_DM0
#define gimbal_direction__DM1 CYREG_PRT0_DM1
#define gimbal_direction__DM2 CYREG_PRT0_DM2
#define gimbal_direction__DR CYREG_PRT0_DR
#define gimbal_direction__INP_DIS CYREG_PRT0_INP_DIS
#define gimbal_direction__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define gimbal_direction__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define gimbal_direction__LCD_EN CYREG_PRT0_LCD_EN
#define gimbal_direction__MASK 0x04u
#define gimbal_direction__PORT 0u
#define gimbal_direction__PRT CYREG_PRT0_PRT
#define gimbal_direction__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define gimbal_direction__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define gimbal_direction__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define gimbal_direction__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define gimbal_direction__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define gimbal_direction__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define gimbal_direction__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define gimbal_direction__PS CYREG_PRT0_PS
#define gimbal_direction__SHIFT 2u
#define gimbal_direction__SLW CYREG_PRT0_SLW

/* Gimbal_Control_Loop_Interrupt */
#define Gimbal_Control_Loop_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Gimbal_Control_Loop_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Gimbal_Control_Loop_Interrupt__INTC_MASK 0x20000u
#define Gimbal_Control_Loop_Interrupt__INTC_NUMBER 17u
#define Gimbal_Control_Loop_Interrupt__INTC_PRIOR_NUM 7u
#define Gimbal_Control_Loop_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define Gimbal_Control_Loop_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Gimbal_Control_Loop_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Steering_Control_Loop_Interrupt */
#define Steering_Control_Loop_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Steering_Control_Loop_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Steering_Control_Loop_Interrupt__INTC_MASK 0x80000u
#define Steering_Control_Loop_Interrupt__INTC_NUMBER 19u
#define Steering_Control_Loop_Interrupt__INTC_PRIOR_NUM 7u
#define Steering_Control_Loop_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_19
#define Steering_Control_Loop_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Steering_Control_Loop_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "CMG_New"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000803Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
