# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../clean_mhrd.srcs/sources_1/imports/srcs/alu16b.sv" \
"../../../../clean_mhrd.srcs/sources_1/imports/srcs/cpu.sv" \
"../../../../clean_mhrd.srcs/sources_1/imports/srcs/decoder.sv" \
"../../../../clean_mhrd.srcs/sim_1/imports/test/cpu_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
