============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:44:56 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock clk)                launch                                    0 R 
TOP
  stoch2bin
    countval_reg[0]/CLK                                0             0 R 
    countval_reg[0]/Q      DFFSR             1  1.5   10  +115     115 F 
    drc_bufs160/A                                           +0     115   
    drc_bufs160/Y          BUFX2             3 19.1   25   +50     165 F 
    inc_add_23_27_1/A[0] 
      g127/A                                                +0     165   
      g127/YC              HAX1              1  3.4   20   +55     220 F 
      g126/B                                                +0     220   
      g126/YC              HAX1              1  3.4   20   +50     271 F 
      g125/B                                                +0     271   
      g125/YC              HAX1              1  3.4   20   +50     321 F 
      g124/B                                                +0     321   
      g124/YC              HAX1              1  3.4   20   +50     371 F 
      g123/B                                                +0     371   
      g123/YC              HAX1              1  3.4   20   +50     421 F 
      g122/B                                                +0     421   
      g122/YC              HAX1              1  3.4   20   +50     472 F 
      g121/B                                                +0     472   
      g121/YC              HAX1              1  3.4   20   +50     522 F 
      g120/B                                                +0     522   
      g120/YC              HAX1              1  3.4   20   +50     572 F 
      g119/B                                                +0     572   
      g119/YC              HAX1              1  3.4   20   +50     622 F 
      g118/B                                                +0     622   
      g118/YC              HAX1              1  3.4   20   +50     672 F 
      g117/B                                                +0     672   
      g117/YC              HAX1              1  3.4   20   +50     722 F 
      g116/B                                                +0     722   
      g116/YC              HAX1              1  3.4   20   +50     773 F 
      g115/B                                                +0     773   
      g115/YC              HAX1              1  3.4   20   +50     823 F 
      g114/B                                                +0     823   
      g114/YC              HAX1              1  3.4   20   +50     873 F 
      g113/B                                                +0     873   
      g113/YC              HAX1              1  5.0   24   +54     927 F 
      g112/A                                                +0     927   
      g112/Y               XOR2X1            1  2.8   45   +36     963 R 
    inc_add_23_27_1/Z[16] 
    g58/A                                                   +0     963   
    g58/Y                  MUX2X1            1  1.5   47   +28     991 F 
    g57/A                                                   +0     991   
    g57/Y                  INVX1             1  2.0    0   +13    1004 R 
    countval_reg[16]/D     DFFSR                            +0    1004   
    countval_reg[16]/CLK   setup                       0   +70    1075 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                capture                                5000 R 
                           uncertainty                     -50    4950 R 
-------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3875ps 
Start-point  : TOP/stoch2bin/countval_reg[0]/CLK
End-point    : TOP/stoch2bin/countval_reg[16]/D
