{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512071950022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512071950023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 14:59:09 2017 " "Processing started: Thu Nov 30 14:59:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512071950023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512071950023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_Console -c FPGA_Console " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Console -c FPGA_Console" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512071950023 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512071950233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_console.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_console.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_Console-Behavioral " "Found design unit 1: FPGA_Console-Behavioral" {  } { { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512071950662 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Console " "Found entity 1: FPGA_Console" {  } { { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512071950662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512071950662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Console " "Elaborating entity \"FPGA_Console\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512071950689 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_driver.vhd 2 1 " "Using design file vga_driver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_driver-Behavioral " "Found design unit 1: vga_driver-Behavioral" {  } { { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512071950696 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512071950696 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1512071950696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:vga " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:vga\"" {  } { { "FPGA_Console.vhd" "vga" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071950698 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "colorSet vga_driver.vhd(73) " "Verilog HDL or VHDL warning at vga_driver.vhd(73): object \"colorSet\" assigned a value but never read" {  } { { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512071950700 "|FPGA_Console|vga_driver:vga"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "color vga_driver.vhd(78) " "VHDL Signal Declaration warning at vga_driver.vhd(78): used implicit default value for signal \"color\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512071950700 "|FPGA_Console|vga_driver:vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lerpDummy vga_driver.vhd(80) " "Verilog HDL or VHDL warning at vga_driver.vhd(80): object \"lerpDummy\" assigned a value but never read" {  } { { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512071950700 "|FPGA_Console|vga_driver:vga"}
{ "Warning" "WSGN_SEARCH_FILE" "seg.vhd 2 1 " "Using design file seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg-Behavioral " "Found design unit 1: seg-Behavioral" {  } { { "seg.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512071951475 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "seg.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512071951475 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1512071951475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:seg1000 " "Elaborating entity \"seg\" for hierarchy \"seg:seg1000\"" {  } { { "FPGA_Console.vhd" "seg1000" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071951476 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lfsr.vhd 2 1 " "Using design file lfsr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-rtl " "Found design unit 1: lfsr-rtl" {  } { { "lfsr.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/lfsr.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512071951490 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/lfsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512071951490 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1512071951490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:randomgen " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:randomgen\"" {  } { { "FPGA_Console.vhd" "randomgen" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071951491 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_driver:vga\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_driver:vga\|Mult7\"" {  } { { "vga_driver.vhd" "Mult7" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071975808 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_driver:vga\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_driver:vga\|Mult6\"" {  } { { "vga_driver.vhd" "Mult6" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071975808 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_driver:vga\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_driver:vga\|Mult1\"" {  } { { "vga_driver.vhd" "Mult1" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071975808 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_driver:vga\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_driver:vga\|Mult0\"" {  } { { "vga_driver.vhd" "Mult0" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071975808 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_driver:vga\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_driver:vga\|Mult3\"" {  } { { "vga_driver.vhd" "Mult3" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071975808 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_driver:vga\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_driver:vga\|Mult2\"" {  } { { "vga_driver.vhd" "Mult2" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071975808 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_driver:vga\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_driver:vga\|Mult5\"" {  } { { "vga_driver.vhd" "Mult5" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071975808 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_driver:vga\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_driver:vga\|Mult4\"" {  } { { "vga_driver.vhd" "Mult4" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071975808 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1512071975808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_driver:vga\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"vga_driver:vga\|lpm_mult:Mult7\"" {  } { { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071975839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_driver:vga\|lpm_mult:Mult7 " "Instantiated megafunction \"vga_driver:vga\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071975839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071975839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071975839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071975839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071975839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071975839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071975839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071975839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071975839 ""}  } { { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512071975839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512071975877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512071975877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_driver:vga\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"vga_driver:vga\|lpm_mult:Mult6\"" {  } { { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071975883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_driver:vga\|lpm_mult:Mult6 " "Instantiated megafunction \"vga_driver:vga\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071975883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071975883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071975883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071975883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071975883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071975883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071975883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071975883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071975883 ""}  } { { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512071975883 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult4\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult4\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071976000 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult4|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult4\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult4\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071976000 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult4|mult_46t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult5\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult5\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071976000 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult5|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult5\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult5\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071976000 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult5|mult_46t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult2\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult2\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071976000 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult2|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult2\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult2\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071976000 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult2|mult_46t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult3\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult3\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071976000 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult3\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult3\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071976000 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult3|mult_46t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071976000 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071976000 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult1\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult1\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071976000 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult1\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult1\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071976000 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult1|mult_46t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult6\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult6\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071976000 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult6|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult6\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult6\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071976000 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult6|mult_46t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult7\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult7\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071976000 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult7|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult7\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult7\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071976000 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult7|mult_46t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1512071976000 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1512071976000 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "672 " "Ignored 672 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "672 " "Ignored 672 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1512071976671 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1512071976671 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1512071980388 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512071983465 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071983465 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2626 " "Implemented 2626 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512071983619 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512071983619 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2510 " "Implemented 2510 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512071983619 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "48 " "Implemented 48 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1512071983619 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512071983619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512071983652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 14:59:43 2017 " "Processing ended: Thu Nov 30 14:59:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512071983652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512071983652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512071983652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512071983652 ""}
