set_max_delay 4.0 -rise -rise_from clk* -rise_through adder1 -rise_to and1 -ignore_clock_latency -probe -reset_path
