#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Jan 22 16:55:51 2018
# Process ID: 16073
# Current directory: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1
# Command line: vivado -log FPBN_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source FPBN_top.tcl -notrace
# Log file: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1/FPBN_top.vdi
# Journal file: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source FPBN_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/ip/div_gen_0/div_gen_0.dcp' for cell 'vip_moy1/D1'
INFO: [Netlist 29-17] Analyzing 272 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc]
WARNING: [Vivado 12-180] No cells matched 'l1/g1/inv1_inferred_i_1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:527]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l1/g1/inv1_inferred_i_1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:527]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:527]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l1/g1/inv2_inferred_i_1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:528]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l1/g1/inv2_inferred_i_1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:528]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:528]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l1/g1/inv3_inferred_i_1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:529]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l1/g1/inv3_inferred_i_1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:529]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:529]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l1/g1/inv4_inferred_i_1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:530]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l1/g1/inv4_inferred_i_1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:530]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:530]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l1/g1/inv5_inferred_i_1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:531]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l1/g1/inv5_inferred_i_1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:531]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:531]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l2/g1/inv1_inferred_i_1__0'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:533]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l2/g1/inv1_inferred_i_1__0]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:533]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:533]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l2/g1/inv2_inferred_i_1__0'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:534]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l2/g1/inv2_inferred_i_1__0]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:534]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:534]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l2/g1/inv3_inferred_i_1__0'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:535]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l2/g1/inv3_inferred_i_1__0]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:535]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:535]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l2/g1/inv4_inferred_i_1__0'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:536]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l2/g1/inv4_inferred_i_1__0]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:536]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:536]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l2/g1/inv5_inferred_i_1__0'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:537]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l2/g1/inv5_inferred_i_1__0]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:537]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:537]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l3/g1/inv1_inferred_i_1__1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:539]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l3/g1/inv1_inferred_i_1__1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:539]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:539]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l3/g1/inv2_inferred_i_1__1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:540]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l3/g1/inv2_inferred_i_1__1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:540]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:540]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l3/g1/inv3_inferred_i_1__1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:541]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l3/g1/inv3_inferred_i_1__1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:541]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:541]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l3/g1/inv4_inferred_i_1__1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:542]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l3/g1/inv4_inferred_i_1__1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:542]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:542]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l3/g1/inv5_inferred_i_1__1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:543]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l3/g1/inv5_inferred_i_1__1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:543]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:543]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1434.020 ; gain = 332.430 ; free physical = 4348 ; free virtual = 16095
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1488.039 ; gain = 54.016 ; free physical = 4342 ; free virtual = 16088
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 10 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1723ac6c3

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1944.527 ; gain = 0.000 ; free physical = 3968 ; free virtual = 15714
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 251 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d9819e5d

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1944.527 ; gain = 0.000 ; free physical = 3965 ; free virtual = 15711
INFO: [Opt 31-389] Phase Constant propagation created 86 cells and removed 292 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1164ad93d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1944.527 ; gain = 0.000 ; free physical = 3965 ; free virtual = 15711
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1428 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1164ad93d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1944.527 ; gain = 0.000 ; free physical = 3967 ; free virtual = 15713
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1164ad93d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1944.527 ; gain = 0.000 ; free physical = 3967 ; free virtual = 15713
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1944.527 ; gain = 0.000 ; free physical = 3967 ; free virtual = 15713
Ending Logic Optimization Task | Checksum: 1164ad93d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1944.527 ; gain = 0.000 ; free physical = 3967 ; free virtual = 15713

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-203] Number of nets are not same before and after processing of findDistanceFromSourceAndDest. Before: 0 After: 300
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 147a6d244

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3954 ; free virtual = 15701
Ending Power Optimization Task | Checksum: 147a6d244

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2123.637 ; gain = 179.109 ; free physical = 3960 ; free virtual = 15706
28 Infos, 31 Warnings, 15 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2123.637 ; gain = 689.617 ; free physical = 3960 ; free virtual = 15706
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3957 ; free virtual = 15705
INFO: [Common 17-1381] The checkpoint '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1/FPBN_top_opt.dcp' has been generated.
Command: report_drc -file FPBN_top_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1/FPBN_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3941 ; free virtual = 15689
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: be402dbe

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3941 ; free virtual = 15689
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3944 ; free virtual = 15692

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 68e60785

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3934 ; free virtual = 15682

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 8c5a8d31

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3933 ; free virtual = 15681

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 8c5a8d31

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3933 ; free virtual = 15681
Phase 1 Placer Initialization | Checksum: 8c5a8d31

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3933 ; free virtual = 15681

Phase 2 Global Placement
WARNING: [Place 46-30] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 53da8047

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3918 ; free virtual = 15667

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 53da8047

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3918 ; free virtual = 15667

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a8cebe08

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3918 ; free virtual = 15666

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e3e45980

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3918 ; free virtual = 15666

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11752bb1a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3918 ; free virtual = 15666

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c1d6832b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3912 ; free virtual = 15660

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c1d6832b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3912 ; free virtual = 15660

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 8fc66a1a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3912 ; free virtual = 15660
Phase 3 Detail Placement | Checksum: 8fc66a1a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3912 ; free virtual = 15660

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 8fc66a1a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3912 ; free virtual = 15660

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 8fc66a1a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3913 ; free virtual = 15661

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 8fc66a1a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3913 ; free virtual = 15661

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1348965fb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3913 ; free virtual = 15661
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1348965fb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3913 ; free virtual = 15661
Ending Placer Task | Checksum: cce1cc93

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3923 ; free virtual = 15671
43 Infos, 32 Warnings, 15 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3923 ; free virtual = 15671
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3912 ; free virtual = 15670
INFO: [Common 17-1381] The checkpoint '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1/FPBN_top_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3911 ; free virtual = 15661
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3920 ; free virtual = 15670
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3920 ; free virtual = 15670
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 16709ff4 ConstDB: 0 ShapeSum: b6712c9f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1aaa30fc8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3776 ; free virtual = 15527

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1aaa30fc8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3776 ; free virtual = 15527

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1aaa30fc8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3760 ; free virtual = 15511

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1aaa30fc8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2123.637 ; gain = 0.000 ; free physical = 3760 ; free virtual = 15511
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 8eae5b07

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2136.352 ; gain = 12.715 ; free physical = 3749 ; free virtual = 15500
Phase 2 Router Initialization | Checksum: 17cf3be04

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2136.352 ; gain = 12.715 ; free physical = 3748 ; free virtual = 15499

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14c593bbf

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2136.352 ; gain = 12.715 ; free physical = 3752 ; free virtual = 15503

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 14c593bbf

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2136.352 ; gain = 12.715 ; free physical = 3752 ; free virtual = 15502
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 1cf34ef2a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2139.352 ; gain = 15.715 ; free physical = 3752 ; free virtual = 15502

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1345
 Number of Nodes with overlaps = 973
 Number of Nodes with overlaps = 897
 Number of Nodes with overlaps = 866
 Number of Nodes with overlaps = 798
 Number of Nodes with overlaps = 772
 Number of Nodes with overlaps = 736
 Number of Nodes with overlaps = 683
 Number of Nodes with overlaps = 604
 Number of Nodes with overlaps = 630
 Number of Nodes with overlaps = 555
 Number of Nodes with overlaps = 552
 Number of Nodes with overlaps = 539
 Number of Nodes with overlaps = 466
 Number of Nodes with overlaps = 478
 Number of Nodes with overlaps = 473
 Number of Nodes with overlaps = 440
 Number of Nodes with overlaps = 425
 Number of Nodes with overlaps = 417
 Number of Nodes with overlaps = 387
 Number of Nodes with overlaps = 373
 Number of Nodes with overlaps = 352
 Number of Nodes with overlaps = 363
 Number of Nodes with overlaps = 323
 Number of Nodes with overlaps = 333
 Number of Nodes with overlaps = 284
 Number of Nodes with overlaps = 279
 Number of Nodes with overlaps = 267
 Number of Nodes with overlaps = 237
 Number of Nodes with overlaps = 228
Phase 4.2 Global Iteration 1 | Checksum: 15e5ce982

Time (s): cpu = 00:01:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2143.352 ; gain = 19.715 ; free physical = 3748 ; free virtual = 15499

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 198
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.3 Global Iteration 2 | Checksum: 1de5c5bb5

Time (s): cpu = 00:01:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2143.352 ; gain = 19.715 ; free physical = 3746 ; free virtual = 15497
Phase 4 Rip-up And Reroute | Checksum: 1de5c5bb5

Time (s): cpu = 00:01:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2143.352 ; gain = 19.715 ; free physical = 3746 ; free virtual = 15497

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1de5c5bb5

Time (s): cpu = 00:01:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2143.352 ; gain = 19.715 ; free physical = 3746 ; free virtual = 15497

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1de5c5bb5

Time (s): cpu = 00:01:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2143.352 ; gain = 19.715 ; free physical = 3746 ; free virtual = 15497
Phase 5 Delay and Skew Optimization | Checksum: 1de5c5bb5

Time (s): cpu = 00:01:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2143.352 ; gain = 19.715 ; free physical = 3746 ; free virtual = 15497

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1de5c5bb5

Time (s): cpu = 00:01:35 ; elapsed = 00:00:40 . Memory (MB): peak = 2143.352 ; gain = 19.715 ; free physical = 3746 ; free virtual = 15496
Phase 6.1 Hold Fix Iter | Checksum: 1de5c5bb5

Time (s): cpu = 00:01:35 ; elapsed = 00:00:40 . Memory (MB): peak = 2143.352 ; gain = 19.715 ; free physical = 3746 ; free virtual = 15496
Phase 6 Post Hold Fix | Checksum: 1de5c5bb5

Time (s): cpu = 00:01:35 ; elapsed = 00:00:40 . Memory (MB): peak = 2143.352 ; gain = 19.715 ; free physical = 3745 ; free virtual = 15496

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.897898 %
  Global Horizontal Routing Utilization  = 1.31195 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 158082065

Time (s): cpu = 00:01:35 ; elapsed = 00:00:40 . Memory (MB): peak = 2143.352 ; gain = 19.715 ; free physical = 3745 ; free virtual = 15496

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 158082065

Time (s): cpu = 00:01:35 ; elapsed = 00:00:40 . Memory (MB): peak = 2143.352 ; gain = 19.715 ; free physical = 3745 ; free virtual = 15496

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c1986779

Time (s): cpu = 00:01:35 ; elapsed = 00:00:41 . Memory (MB): peak = 2143.352 ; gain = 19.715 ; free physical = 3745 ; free virtual = 15496

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1c1986779

Time (s): cpu = 00:01:35 ; elapsed = 00:00:41 . Memory (MB): peak = 2143.352 ; gain = 19.715 ; free physical = 3748 ; free virtual = 15499
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:35 ; elapsed = 00:00:41 . Memory (MB): peak = 2143.352 ; gain = 19.715 ; free physical = 3767 ; free virtual = 15518

Routing Is Done.
50 Infos, 33 Warnings, 15 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:37 ; elapsed = 00:00:41 . Memory (MB): peak = 2143.355 ; gain = 19.719 ; free physical = 3767 ; free virtual = 15518
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2143.355 ; gain = 0.000 ; free physical = 3753 ; free virtual = 15516
INFO: [Common 17-1381] The checkpoint '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1/FPBN_top_routed.dcp' has been generated.
Command: report_drc -file FPBN_top_drc_routed.rpt -pb FPBN_top_drc_routed.pb -rpx FPBN_top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1/FPBN_top_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file FPBN_top_methodology_drc_routed.rpt -rpx FPBN_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1/FPBN_top_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file FPBN_top_power_routed.rpt -pb FPBN_top_power_summary_routed.pb -rpx FPBN_top_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
57 Infos, 34 Warnings, 15 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-273] Loop limit of 100 reached; Use -loop_limit switch to increase the number of loops reported
INFO: [Common 17-206] Exiting Vivado at Mon Jan 22 16:57:15 2018...
