// Seed: 1275739254
module module_0 (
    id_1#(
        .id_2(-1 ? id_3 : -1),
        .id_4(1'd0)
    ),
    id_5,
    id_6
);
  output supply0 id_3;
  inout supply1 id_2;
  output wire id_1;
  assign id_3 = 1 & id_2;
  assign id_2 = -1;
  logic id_7;
  ;
  wand id_8;
  assign id_8 = 1'b0;
  logic id_9;
endmodule
module module_1 #(
    parameter id_4 = 32'd72,
    parameter id_8 = 32'd36
) (
    input tri id_0,
    input supply1 id_1,
    input wire id_2,
    input tri id_3,
    output supply0 _id_4,
    input uwire id_5,
    input uwire id_6,
    output uwire id_7,
    input wor _id_8,
    output wor id_9,
    output uwire id_10
);
  logic [id_8 : id_4  -  ~  -1] id_12 = id_3 & id_1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
  assign modCall_1.id_3 = 0;
  uwire id_13 = 1;
endmodule
