{"vcs1":{"timestamp_begin":1745906926.772294579, "rt":0.80, "ut":0.13, "st":0.06}}
{"vcselab":{"timestamp_begin":1745906927.624228979, "rt":0.43, "ut":0.15, "st":0.02}}
{"link":{"timestamp_begin":1745906928.098098421, "rt":0.43, "ut":0.12, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745906926.580724543}
{"VCS_COMP_START_TIME": 1745906926.580724543}
{"VCS_COMP_END_TIME": 1745906928.627938343}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 261824}}
{"vcselab": {"peak_mem": 140052}}
