,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/nvdla/hw.git,2017-09-26 00:08:46+00:00,"RTL, Cmodel, and testbench for NVDLA",551,nvdla/hw,104814568,Verilog,hw,20795,1612,2024-04-09 12:47:02+00:00,[],
1,https://github.com/ufrisk/pcileech-fpga.git,2017-10-11 09:56:30+00:00,FPGA modules used together with the PCILeech Direct Memory Access (DMA) Attack Software,128,ufrisk/pcileech-fpga,106536763,Verilog,pcileech-fpga,2665,616,2024-04-10 03:44:46+00:00,[],None
2,https://github.com/AniketBadhan/Convolutional-Neural-Network.git,2017-10-03 05:35:20+00:00,Implementation of CNN using Verilog,74,AniketBadhan/Convolutional-Neural-Network,105617762,Verilog,Convolutional-Neural-Network,1393,155,2024-04-07 01:34:22+00:00,[],None
3,https://github.com/mhyousefi/MIPS-pipeline-processor.git,2017-10-28 13:44:01+00:00,A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding,33,mhyousefi/MIPS-pipeline-processor,108652538,Verilog,MIPS-pipeline-processor,1612,136,2024-04-03 13:09:16+00:00,"['mips-processor', 'verilog', 'pipeline', 'forwarding-unit', 'hazard-detection', 'computer-architecture']",None
4,https://github.com/juanmard/screen-pong.git,2017-10-15 16:30:50+00:00,Pong game in a FPGA.,16,juanmard/screen-pong,107029137,Verilog,screen-pong,57196,91,2024-04-11 12:42:15+00:00,[],None
5,https://github.com/aiminickwong/H264.git,2017-10-01 19:13:04+00:00,H264视频解码verilog实现,36,aiminickwong/H264,105467217,Verilog,H264,557,71,2024-03-08 18:54:13+00:00,[],None
6,https://github.com/trcwm/Speech256.git,2017-10-09 20:16:30+00:00,An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.,13,trcwm/Speech256,106330868,Verilog,Speech256,185,67,2024-03-29 09:29:24+00:00,"['speech', 'synthesizer', 'fpga', 'hdl', 'verilog', 'retrochallenge']",https://api.github.com/licenses/lgpl-3.0
7,https://github.com/sxtyzhangzk/mips-cpu.git,2017-09-12 10:36:35+00:00,A MIPS CPU implemented in Verilog,11,sxtyzhangzk/mips-cpu,103257524,Verilog,mips-cpu,30,60,2024-04-07 10:04:26+00:00,"['cpu', 'mips', 'fpga']",https://api.github.com/licenses/mit
8,https://github.com/CoreyChen922/sata3_host_controller.git,2017-10-17 16:53:44+00:00,It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.,47,CoreyChen922/sata3_host_controller,107298309,Verilog,sata3_host_controller,1094,55,2024-04-10 17:36:33+00:00,[],None
9,https://github.com/www-asics-ws/usb2_dev.git,2017-09-29 06:56:45+00:00,USB 2.0 Device IP Core,23,www-asics-ws/usb2_dev,105240209,Verilog,usb2_dev,203,48,2024-02-26 19:06:39+00:00,[],
10,https://github.com/biren15/Design-and-Verification-of-LDPC-Decoder.git,2017-09-17 23:31:25+00:00,- Designed the LDPC decoder in the Matlab using the min-sum approach.  - Designed quantized RTL in Verilog with the min-sum approach and parallel architecture. - Created modules for all variants of the variable node unit(VNU) and the check-node unit(CNU) based on the H matrix. Created script for module instantiation of VNU and CNU as per the H matrix.  - Verified the functionality of the Verilog implementation by self-checking test-bench in Verilog to compare the results with Matlab.,19,biren15/Design-and-Verification-of-LDPC-Decoder,103869882,Verilog,Design-and-Verification-of-LDPC-Decoder,97,39,2024-03-25 13:49:59+00:00,[],None
11,https://github.com/MiSTer-devel/MacPlus_MiSTer.git,2017-10-22 01:26:24+00:00,Macintosh Plus for MiSTer,14,MiSTer-devel/MacPlus_MiSTer,107828527,Verilog,MacPlus_MiSTer,11979,36,2024-04-09 22:54:00+00:00,[],None
12,https://github.com/ivanvig/2dconv-FPGA.git,2017-09-29 12:25:59+00:00,A 2D convolution hardware implementation written in Verilog,15,ivanvig/2dconv-FPGA,105269489,Verilog,2dconv-FPGA,169217,33,2024-04-04 02:56:46+00:00,"['verilog', 'fpga', 'convolution', '2d-convolution-hardware', 'hardware', 'paper']",https://api.github.com/licenses/mit
13,https://github.com/mmicko/enigmaFPGA.git,2017-09-09 13:06:34+00:00,Enigma in FPGA,2,mmicko/enigmaFPGA,102955443,Verilog,enigmaFPGA,2012,24,2023-05-31 13:57:42+00:00,"['fpga', 'yosys', 'ice40', 'blackice', 'goboard', 'verilog']",https://api.github.com/licenses/mit
14,https://github.com/MiSTer-devel/Archie_MiSTer.git,2017-10-15 19:11:56+00:00,Acorn Archimedes for MiSTer,15,MiSTer-devel/Archie_MiSTer,107041054,Verilog,Archie_MiSTer,22250,22,2024-02-05 10:19:18+00:00,[],None
15,https://github.com/wincle626/HLS_Legup.git,2017-09-29 15:48:35+00:00,,18,wincle626/HLS_Legup,105290229,Verilog,HLS_Legup,111204,22,2024-03-24 08:35:39+00:00,[],None
16,https://github.com/hedgeberg/VerilogCommon.git,2017-10-29 02:15:17+00:00,A repo of basic Verilog/SystemVerilog modules useful in other circuits. ,1,hedgeberg/VerilogCommon,108698528,Verilog,VerilogCommon,11,20,2022-09-22 06:56:12+00:00,[],https://api.github.com/licenses/isc
17,https://github.com/TheMozg/spi-amba-simulation.git,2017-10-08 21:02:40+00:00,ITMO SystemC & Verilog assignments - AMBA AHB and SPI,9,TheMozg/spi-amba-simulation,106209755,Verilog,spi-amba-simulation,8330,20,2024-03-20 08:51:53+00:00,[],None
18,https://github.com/cr1901/spi_tb.git,2017-10-09 18:16:16+00:00,"CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys",1,cr1901/spi_tb,106319058,Verilog,spi_tb,173,20,2024-03-28 06:14:52+00:00,[],None
19,https://github.com/neogeodev/FusionConverter.git,2017-10-15 15:26:44+00:00,Design files for the open-hardware NeoGeo MVS to AES converter,8,neogeodev/FusionConverter,107024205,Verilog,FusionConverter,365,19,2024-01-03 15:18:17+00:00,"['mvs', 'aes', 'neogeo', 'snk', 'converter', 'cpld', 'logic', 'pcb']",https://api.github.com/licenses/gpl-2.0
20,https://github.com/fquitin/energy_detection_system.git,2017-09-12 09:22:47+00:00,USRP-N210 mixed FPGA/software implementation of an automated spectrum scanner,8,fquitin/energy_detection_system,103249793,Verilog,energy_detection_system,25894,18,2024-02-01 09:11:42+00:00,[],None
21,https://github.com/cliffordwolf/bextdep.git,2017-10-25 18:06:32+00:00,Reference Hardware Implementations of Bit Extract/Deposit Instructions,5,cliffordwolf/bextdep,108306876,Verilog,bextdep,34,18,2024-03-20 10:48:07+00:00,[],https://api.github.com/licenses/isc
22,https://github.com/MatejGomboc/Verilog-I2S-Transciever.git,2017-10-08 10:28:18+00:00,I2S transciever implemented in Verilog HDL,9,MatejGomboc/Verilog-I2S-Transciever,106167769,Verilog,Verilog-I2S-Transciever,79,18,2024-02-25 08:24:09+00:00,"['verilog-hdl', 'i2s-audio', 'python']",https://api.github.com/licenses/gpl-3.0
23,https://github.com/necst/sdaccel_chisel_integration.git,2017-09-05 13:44:19+00:00,Chisel Project for Integrating RTL code into SDAccel,1,necst/sdaccel_chisel_integration,102486364,Verilog,sdaccel_chisel_integration,5426,17,2024-01-22 14:27:46+00:00,[],https://api.github.com/licenses/apache-2.0
24,https://github.com/www-asics-ws/usb1_device.git,2017-09-29 06:54:06+00:00,USB 1.1 Device IP Core,10,www-asics-ws/usb1_device,105239976,Verilog,usb1_device,48,17,2024-01-17 08:27:58+00:00,[],
25,https://github.com/kuladeepsaireddy/OpenNoc.git,2017-10-23 07:10:43+00:00,,4,kuladeepsaireddy/OpenNoc,107944842,Verilog,OpenNoc,88228,16,2024-03-06 21:32:17+00:00,[],None
26,https://github.com/pengyuzhang/FreeRider.git,2017-09-28 17:35:27+00:00,,4,pengyuzhang/FreeRider,105179267,Verilog,FreeRider,22977,16,2024-02-08 07:01:57+00:00,[],None
27,https://github.com/tinyfpga/TinyFPGA-SoC.git,2017-09-24 18:42:23+00:00,Opensource building blocks for TinyFPGA microcontrollers and retro computers.,9,tinyfpga/TinyFPGA-SoC,104667535,Verilog,TinyFPGA-SoC,18,16,2023-08-23 11:44:57+00:00,[],https://api.github.com/licenses/lgpl-3.0
28,https://github.com/nolancon/AES128.git,2017-09-30 15:53:05+00:00,C++ and Verilog to implement AES128 ,4,nolancon/AES128,105381086,Verilog,AES128,111081,16,2023-11-26 08:17:27+00:00,[],None
29,https://github.com/syntacore/fpga-sdk-prj.git,2017-09-09 19:03:23+00:00,FPGA-based SDK projects for SCRx cores,18,syntacore/fpga-sdk-prj,102978456,Verilog,fpga-sdk-prj,293,15,2022-01-19 07:38:59+00:00,[],
30,https://github.com/RCoeurjoly/Space-Invaders.git,2017-09-10 09:27:52+00:00,Space Invaders in Verilog for the iCE40 H1K,4,RCoeurjoly/Space-Invaders,103017755,Verilog,Space-Invaders,501,15,2024-03-21 11:02:03+00:00,[],https://api.github.com/licenses/gpl-3.0
31,https://github.com/scluconn/LPN-based_PUF.git,2017-10-25 03:48:07+00:00,FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem. ,10,scluconn/LPN-based_PUF,108216748,Verilog,LPN-based_PUF,115,15,2024-01-29 01:17:13+00:00,[],https://api.github.com/licenses/mit
32,https://github.com/deanm1278/FPGA_SWD.git,2017-09-15 23:51:48+00:00,fpga co-processor for faster SWD programming,4,deanm1278/FPGA_SWD,103710579,Verilog,FPGA_SWD,89,15,2024-03-09 11:04:19+00:00,[],None
33,https://github.com/hatimak/sigma.git,2017-10-21 17:56:06+00:00,,2,hatimak/sigma,107803116,Verilog,sigma,36723,14,2023-12-13 09:40:11+00:00,"['unscented-kalman-filter', 'cubature-kaman-filter', 'cubature-quadrature-kalman-filter', 'ukf', 'ckf', 'cqkf', 'gauss-hermite-filter', 'ghf', 'fpga', 'sigma-point-kalman-filter']",None
34,https://github.com/pandeykartikey/RISCY-Processor.git,2017-09-26 18:06:55+00:00,A 32-bit RISC processor implementation in verilog,5,pandeykartikey/RISCY-Processor,104920854,Verilog,RISCY-Processor,259,14,2024-03-31 17:03:01+00:00,[],None
35,https://github.com/google/bbcpu.git,2017-10-05 09:06:48+00:00,,11,google/bbcpu,105869704,Verilog,bbcpu,37,14,2023-03-29 17:01:40+00:00,[],https://api.github.com/licenses/apache-2.0
36,https://github.com/michaelriri/16-bit-risc-processor.git,2017-08-24 00:43:47+00:00,A 16-bit Reduced Instruction Set Computing(RISC) processor capable of fetching and executing a set of 16-bit machine instructions.,4,michaelriri/16-bit-risc-processor,101237473,Verilog,16-bit-risc-processor,621,14,2024-02-15 05:44:44+00:00,[],https://api.github.com/licenses/mit
37,https://github.com/MiSTer-devel/PET2001_MiSTer.git,2017-10-25 21:38:26+00:00,Commodore PET for MiSTer,8,MiSTer-devel/PET2001_MiSTer,108328929,Verilog,PET2001_MiSTer,13006,13,2023-10-09 22:52:25+00:00,[],None
38,https://github.com/CoreyChen922/sata_2_host_controller.git,2017-10-17 16:41:51+00:00,Sata 2 Host Controller for FPGA implementation,23,CoreyChen922/sata_2_host_controller,107296998,Verilog,sata_2_host_controller,161,13,2023-09-14 03:12:37+00:00,[],None
39,https://github.com/hoglet67/Ice40JupiterAce.git,2017-08-30 16:50:35+00:00,Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce),3,hoglet67/Ice40JupiterAce,101906311,Verilog,Ice40JupiterAce,51,12,2024-03-01 13:47:07+00:00,[],None
40,https://github.com/biren15/Design-and-implementation-of-the-low-pass-digital-filter.git,2017-09-18 00:49:53+00:00,- Implemented 6th order low-pass digital filter for a speech signal sampled at 44KHz in Matlab FDA tool.  - Created quantized RTL(second order filter instanciated thrice) in Verilog with the coefficients represented with 12 bits and maintained SNR of 36.89.  - Analyzed the correlation of the Verilog implementation against the Matlab filter implementation by a self-checking script that compared the output of the Verilog implementation versus the Matlab output of the quantized filter and found the error to be 0%. ,2,biren15/Design-and-implementation-of-the-low-pass-digital-filter,103874046,Verilog,Design-and-implementation-of-the-low-pass-digital-filter,2314,11,2024-02-11 06:41:18+00:00,[],None
41,https://github.com/fengyulin1996/Verilog-DSP.git,2017-10-28 12:01:07+00:00,FIR，FFT based on Verilog,0,fengyulin1996/Verilog-DSP,108645576,Verilog,Verilog-DSP,30,11,2023-05-22 08:43:50+00:00,[],None
42,https://github.com/ash-aldujaili/spatial-filter-hdl.git,2017-10-14 07:52:27+00:00,High Throughput Image Filters on FPGAs,3,ash-aldujaili/spatial-filter-hdl,106909244,Verilog,spatial-filter-hdl,1639,11,2023-11-11 03:34:14+00:00,"['fpga', 'image-processing', 'filter', 'computer-vision']",None
43,https://github.com/ilyajob05/verilog_modules.git,2017-09-04 18:04:30+00:00,verilog modules,1,ilyajob05/verilog_modules,102388603,Verilog,verilog_modules,28,11,2023-11-28 05:59:41+00:00,"['verilog', 'rmii', 'i2c', 'spi', 'uart', 'usart', 'timer', 'memory', '7-segment', 'synchronization', 'pll', 'nexys4', 'nexys-4-spartan-3e', 'nexys4-board', 'fpga', 'xilinx', 'xilinx-fpga']",https://api.github.com/licenses/mit
44,https://github.com/DTV96Calibre/pipelined-mips.git,2017-09-21 20:21:36+00:00,A Verilog implementation of a pipelined MIPS processor,1,DTV96Calibre/pipelined-mips,104394975,Verilog,pipelined-mips,638,10,2023-09-21 15:31:02+00:00,"['verilog', 'mips32cpu', 'pipeline-processor']",None
45,https://github.com/MorgothCreator/VerilogUtilIP.git,2017-08-25 01:52:35+00:00,Here is a bunch of util IPs,2,MorgothCreator/VerilogUtilIP,101354354,Verilog,VerilogUtilIP,888,10,2023-11-20 09:05:50+00:00,[],None
46,https://github.com/fusesoc/tiny-cores.git,2017-10-07 19:23:36+00:00,Collection of assorted small cores,3,fusesoc/tiny-cores,106124445,Verilog,tiny-cores,10,10,2024-02-20 11:01:41+00:00,[],None
47,https://github.com/www-asics-ws/wb_conmax.git,2017-09-29 06:48:19+00:00,WISHBONE Interconnect,5,www-asics-ws/wb_conmax,105239451,Verilog,wb_conmax,106,9,2024-04-07 10:02:24+00:00,[],
48,https://github.com/egk696/EDAC_SDRAM_Controller.git,2017-10-20 09:43:09+00:00,Mitigating Single-Event Upsets in COTS SDRAM using an EDAC SDRAM Controller,2,egk696/EDAC_SDRAM_Controller,107660616,Verilog,EDAC_SDRAM_Controller,99017,9,2023-10-06 08:19:44+00:00,"['fpga', 'fault-tolerant', 'sdram', 'vhdl', 'quartus-prime', 'vivado', 'sdram-controller', 'cots-sdram', 'embedded-systems']",https://api.github.com/licenses/mit
49,https://github.com/MaorAssayag/Computer-Engineering-Projects.git,2017-09-08 11:05:34+00:00,"Digital computer structure, Hardware Design Lab & Introduction to Computers for computer engineering projects in C, C#, Assembly, Pspice. ",3,MaorAssayag/Computer-Engineering-Projects,102852612,Verilog,Computer-Engineering-Projects,73826,9,2023-11-22 08:13:18+00:00,"['c', 'csharp', 'visual-studio', 'codewarrior', 'controller', 'comunication', 'autonomous-vehicles', 'application-design', 'communication', 'pspice', 'assembly', 'verilog', 'verilog-project', 'systemverilog-simulation']",None
50,https://github.com/hoglet67/Papilio_One_OLS.git,2017-10-10 11:26:03+00:00,"Open Bench Logic Sniffer (Demon Core, Verilog) (3.08 with edge triggers)",2,hoglet67/Papilio_One_OLS,106408053,Verilog,Papilio_One_OLS,93,8,2023-10-06 01:26:35+00:00,[],https://api.github.com/licenses/gpl-2.0
51,https://github.com/csyxwei/Y86-SEQ-CPU.git,2017-10-07 01:43:14+00:00,HIT-2017Fall-CSAPP Project: A Y86-SEQ-CPU,0,csyxwei/Y86-SEQ-CPU,106063918,Verilog,Y86-SEQ-CPU,2528,7,2024-01-20 08:38:33+00:00,[],None
52,https://github.com/jm2000/RISCV-FPU.git,2017-08-21 05:24:41+00:00,Basic floating-point components for RISC-V processors,2,jm2000/RISCV-FPU,100915455,Verilog,RISCV-FPU,37,7,2024-04-07 14:28:58+00:00,[],None
53,https://github.com/ZipCPU/autofpga-demo.git,2017-10-04 19:16:03+00:00,A demonstration of how AutoFPGA can compose a design from simple components,2,ZipCPU/autofpga-demo,105808202,Verilog,autofpga-demo,190,7,2023-06-27 01:51:17+00:00,[],None
54,https://github.com/ianhan/barconx4.git,2017-10-26 14:23:12+00:00,Community source code (HDL and otherwise) for driving the Barco NX-4 LED Tile Module,0,ianhan/barconx4,108421966,Verilog,barconx4,18,7,2023-08-26 00:39:43+00:00,[],None
55,https://github.com/MedicineYeh/verilog-fifo.git,2017-09-17 12:34:09+00:00,pipelined verilog fifo,1,MedicineYeh/verilog-fifo,103827356,Verilog,verilog-fifo,175,6,2024-03-11 09:45:35+00:00,[],None
56,https://github.com/zuvizudar/elvm-cpu.git,2017-08-21 06:52:15+00:00,,1,zuvizudar/elvm-cpu,100921924,Verilog,elvm-cpu,36,6,2021-01-23 05:26:41+00:00,[],None
57,https://github.com/EternalFeather/Single-Cycle-MIPS-CPU.git,2017-08-29 07:34:42+00:00,An Implementation of Single cycle MIPS CPU for Computer Orgnization.,1,EternalFeather/Single-Cycle-MIPS-CPU,101733138,Verilog,Single-Cycle-MIPS-CPU,230,6,2023-05-15 18:10:06+00:00,[],None
58,https://github.com/nimrods8/ntlmv2-cracker.git,2017-09-02 14:16:38+00:00,using the Max10 FPGA as a parallel computing platform with 128 stage pipelining MD4/MD5 to crack NTLMv2,1,nimrods8/ntlmv2-cracker,102201362,Verilog,ntlmv2-cracker,39,6,2022-10-13 14:59:24+00:00,[],
59,https://github.com/www-asics-ws/aes_128.git,2017-09-29 06:58:57+00:00, AES (Rijndael) IP Core (128 bit version),4,www-asics-ws/aes_128,105240434,Verilog,aes_128,73,5,2022-04-21 03:18:28+00:00,[],
60,https://github.com/FISC-Project/FISC-SystemVerilog.git,2017-09-24 13:13:42+00:00,FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64,1,FISC-Project/FISC-SystemVerilog,104644997,Verilog,FISC-SystemVerilog,93,5,2022-06-15 02:03:47+00:00,"['arm', 'cpu', 'computer-architecture', 'cpu-design', 'verilog', 'systemverilog', 'c', 'cpp']",None
61,https://github.com/EasonIp/Filter_FPGAwithMATLAB.git,2017-09-29 03:47:16+00:00,Filter_FPGAwithMATLAB,1,EasonIp/Filter_FPGAwithMATLAB,105227305,Verilog,Filter_FPGAwithMATLAB,42992,5,2023-08-14 19:16:12+00:00,[],None
62,https://github.com/SamuelGong/SingleCycleCPU.git,2017-08-25 17:47:47+00:00,A single cycle CPU running MIPS instructions on Xilinx FPGA,0,SamuelGong/SingleCycleCPU,101428364,Verilog,SingleCycleCPU,118162,5,2021-09-09 06:31:01+00:00,"['single-cycle', 'cpu', 'xilinx-ise', 'fpga', 'computer-organization']",https://api.github.com/licenses/agpl-3.0
63,https://github.com/hyerania/ECEN350-Lab.git,2017-08-30 02:48:24+00:00,Lab exercises and reports for Computer Architecture and Design using MIPS,1,hyerania/ECEN350-Lab,101830077,Verilog,ECEN350-Lab,7315,5,2022-07-22 16:00:05+00:00,[],None
64,https://github.com/zjxs1997/Digital-Logic-Design.git,2017-09-07 03:37:23+00:00,solution on labs of Digital Logic Design,0,zjxs1997/Digital-Logic-Design,102687673,Verilog,Digital-Logic-Design,9053,5,2022-10-31 20:56:26+00:00,[],None
65,https://github.com/HandsomeBrotherShuaiLi/CPU54.git,2017-10-03 09:27:27+00:00,mips54 instructions,1,HandsomeBrotherShuaiLi/CPU54,105634406,Verilog,CPU54,19185,5,2023-05-08 17:07:34+00:00,[],None
66,https://github.com/biren15/Design-and-Implementation-of-a-Cruise-Control-System.git,2017-09-18 01:58:44+00:00,- Designed RTL of cruise control system in Verilog and verified the design using Verilog testbench. - Synthesized the design using Design Vision and performed pre-layout Static Timing Analysis on the design using Synopsys Primetime.  - Performed automatic place and route on the generated netlist using SoC Encounter.,0,biren15/Design-and-Implementation-of-a-Cruise-Control-System,103878964,Verilog,Design-and-Implementation-of-a-Cruise-Control-System,54,5,2024-01-19 04:54:01+00:00,[],None
67,https://github.com/bixiaopeng0/FPGA-image-processing.git,2017-09-15 13:38:39+00:00,Some image algorithm code,0,bixiaopeng0/FPGA-image-processing,103661345,Verilog,FPGA-image-processing,122666,5,2023-11-11 03:45:25+00:00,[],None
68,https://github.com/Obijuan/blackice-examples.git,2017-08-29 17:12:58+00:00,Examples for the mystorm blackice open FPGA board,0,Obijuan/blackice-examples,101786773,Verilog,blackice-examples,6,5,2024-02-27 20:59:25+00:00,[],https://api.github.com/licenses/lgpl-3.0
69,https://github.com/nimrods8/Atari-2600.git,2017-09-02 10:47:06+00:00,Atari 2600 for the MAX10 FPGA. Contains 8 games. Continuing development from Daniel Beer's previous work.,1,nimrods8/Atari-2600,102189993,Verilog,Atari-2600,69,5,2021-12-02 08:37:01+00:00,[],None
70,https://github.com/Jackwin/srio_udp.git,2017-09-11 03:07:40+00:00,,2,Jackwin/srio_udp,103083907,Verilog,srio_udp,231,4,2022-11-20 10:35:01+00:00,[],None
71,https://github.com/Digilent/Zybo-Z7-10-XADC.git,2017-09-07 21:18:27+00:00,,0,Digilent/Zybo-Z7-10-XADC,102786655,Verilog,Zybo-Z7-10-XADC,6270,4,2022-04-14 16:25:00+00:00,[],None
72,https://github.com/zhouxingkong/HuffmanCoding.git,2017-09-17 10:04:06+00:00,对{0~9}数字进行霍夫曼编码（HuffmanCoding）的verilog程序，编码只用9个时钟周期,2,zhouxingkong/HuffmanCoding,103819363,Verilog,HuffmanCoding,11,4,2024-02-25 11:03:32+00:00,"['verilog', 'gpga', 'vivado', 'huffman']",None
73,https://github.com/tzechienchu/Implementation-of-Simplified-TCP-using-the-NIOS-II-in-Intel-DE2i-150-FPGA-board..git,2017-08-29 07:31:39+00:00,"Created Qsys system that includes Nios II, Triple-Speed Ethernet IP Core, SGDMA controller and other hardware components for transmit and receive operation. Two Phase-Locked Loop modules are added to the design to generate clocks with different frequencies to make the Triple-Speed Ethernet system (which implements the MAC function) work properly at 10/100/1000 Mbps. After building the hardware system and downloading the circuit onto the FPGA, run an application program written in C language. Based on the inputs from the board it establishes and closes the TCP connection, transmit and receive data frames from the Ethernet port of the board. Ethernet frames are transmitted based on Stop and Wait Protocol and Altera Timer core is added to re-transmit frames after Timeout.",3,tzechienchu/Implementation-of-Simplified-TCP-using-the-NIOS-II-in-Intel-DE2i-150-FPGA-board.,101732884,Verilog,Implementation-of-Simplified-TCP-using-the-NIOS-II-in-Intel-DE2i-150-FPGA-board.,11805,4,2023-09-24 21:46:50+00:00,[],None
74,https://github.com/stffrdhrn/de0_nano-multicore.git,2017-10-07 14:54:51+00:00,OpenRISC multicore SoC for De0 Nano,3,stffrdhrn/de0_nano-multicore,106105951,Verilog,de0_nano-multicore,43,4,2022-01-29 23:48:41+00:00,[],None
75,https://github.com/bmyerz/minized-examples.git,2017-10-22 20:27:40+00:00,HDL and Application code for the Avnet MiniZed or Digilent Zybo Z7 with Zynq SoC,4,bmyerz/minized-examples,107900195,Verilog,minized-examples,73,4,2021-03-19 09:51:45+00:00,[],None
76,https://github.com/mishal23/automatic-door-controller.git,2017-10-22 18:44:36+00:00,Automatic Door Controller built as a part of Mini Project for course CO202 - Design of Digital Systems,1,mishal23/automatic-door-controller,107892920,Verilog,automatic-door-controller,1234,4,2024-01-29 21:52:36+00:00,"['automatic-door-controller', 'verilog', 'logisim']",None
77,https://github.com/SamuelGong/MultipleCycleCPU.git,2017-08-25 17:33:57+00:00,A multiple cycle CPU running MIPS instructions on Xilinx FPGA,0,SamuelGong/MultipleCycleCPU,101427397,Verilog,MultipleCycleCPU,123759,3,2020-07-03 07:17:30+00:00,"['multiple-cycle', 'cpu', 'xilinx-ise', 'fpga', 'computer-organization']",https://api.github.com/licenses/agpl-3.0
78,https://github.com/rbnprdy/MIPSProcessor.git,2017-10-02 23:33:39+00:00,A pipelined datapath designed to work with a subset of the MIPS ISA. Written in Verilog.,0,rbnprdy/MIPSProcessor,105595887,Verilog,MIPSProcessor,391,3,2021-09-24 11:19:28+00:00,[],None
79,https://github.com/himingway/IC_Lab.git,2017-09-09 08:55:19+00:00,Verilog Lab -- Implement some algorithms using Verilog HDL,0,himingway/IC_Lab,102941056,Verilog,IC_Lab,419,3,2021-05-13 22:39:13+00:00,[],None
80,https://github.com/stffrdhrn/ompic.git,2017-10-07 22:07:28+00:00,Open Multi-Processor Interrupt Controller - for OpenRISC,7,stffrdhrn/ompic,106133688,Verilog,ompic,3,3,2024-04-11 03:26:41+00:00,[],None
81,https://github.com/JustinOng/blake2b.git,2017-08-26 06:48:17+00:00,Partial implementation of the blake2b hashing algorithm in Verilog,0,JustinOng/blake2b,101468463,Verilog,blake2b,4,3,2022-03-05 17:03:26+00:00,[],https://api.github.com/licenses/mit
82,https://github.com/mattvenn/fpga-serial-debug.git,2017-08-25 08:42:56+00:00,,0,mattvenn/fpga-serial-debug,101384651,Verilog,fpga-serial-debug,22,3,2023-05-24 06:49:38+00:00,[],None
83,https://github.com/NSEE/SimuCam_Development_NFEE.git,2017-09-14 14:14:10+00:00,SimuCam repository - NFEE version (LESIA/IAA),3,NSEE/SimuCam_Development_NFEE,103540801,Verilog,SimuCam_Development_NFEE,2696933,3,2021-07-16 14:35:38+00:00,[],None
84,https://github.com/ben-marshall/riscv-multi-cycle.git,2017-09-17 16:08:38+00:00,"WIP - A multi-cycle implementation of the RISCV rv32ui architecture. *unverified, use PicoRV32 instead!*",1,ben-marshall/riscv-multi-cycle,103842408,Verilog,riscv-multi-cycle,2491,3,2020-10-25 10:11:52+00:00,[],https://api.github.com/licenses/mit
85,https://github.com/estija/RISC.git,2017-10-07 06:03:41+00:00,Verilog implementation of the 32-bit RISC processor.,1,estija/RISC,106075292,Verilog,RISC,16,3,2022-05-23 03:40:58+00:00,[],None
86,https://github.com/sdeepaknarayanan/CORDIC-Processor.git,2017-10-10 16:41:19+00:00,CORDIC Processor Implementation (Vanilla),0,sdeepaknarayanan/CORDIC-Processor,106444132,Verilog,CORDIC-Processor,2,3,2023-01-28 19:10:09+00:00,"['cordic', 'digital', 'hardware', 'fpga']",None
87,https://github.com/rimasaviz/adi-bbp.git,2017-09-12 22:45:42+00:00,,0,rimasaviz/adi-bbp,103327682,Verilog,adi-bbp,7613,3,2020-05-29 12:41:36+00:00,[],None
88,https://github.com/EatonL/PING-BAO.git,2017-09-29 13:44:02+00:00,FPGA，锆石的板子，rom实现win7式屏保（coding移过来），下回改成sdram或者ddr3试试,0,EatonL/PING-BAO,105276942,Verilog,PING-BAO,9456,3,2022-05-18 08:22:48+00:00,[],None
89,https://github.com/xianzhez/five-staged_pipelined_mips_design.git,2017-10-10 11:52:38+00:00,,1,xianzhez/five-staged_pipelined_mips_design,106410509,Verilog,five-staged_pipelined_mips_design,8962,3,2018-08-18 14:49:31+00:00,[],None
90,https://github.com/ilyadesign/SPI_SLAVE_Verilog.git,2017-10-06 19:08:27+00:00,SPI_SLAVE using verilog,3,ilyadesign/SPI_SLAVE_Verilog,106040987,Verilog,SPI_SLAVE_Verilog,2,3,2022-11-17 03:34:43+00:00,[],None
91,https://github.com/MossbauerLab/MessbauerTestEnvironment.git,2017-08-29 18:34:54+00:00,"FPGA Messbauer hardware (generator, emulation of signal from gamma-source registered and amplified ",1,MossbauerLab/MessbauerTestEnvironment,101793969,Verilog,MessbauerTestEnvironment,2973,3,2021-05-29 09:30:02+00:00,"['mossbauer-effect', 'spectroscopy', 'spectrometry', 'fpga', 'verilog', 'spartan-programming', 'xilinx-ise', 'xilinx-fpga', 'spartan6', 'ise', 'emulation', 'fpga-signal-generator', 'signal-generator', 'science']",https://api.github.com/licenses/gpl-3.0
92,https://github.com/xanderdcoleman/Elevator.git,2017-09-05 19:58:16+00:00,simple verilog 4 floor elevator,0,xanderdcoleman/Elevator,102524198,Verilog,Elevator,6,3,2023-12-03 02:08:08+00:00,[],None
93,https://github.com/wesolost/Nvdla-DLA.git,2017-09-26 04:15:22+00:00,,1,wesolost/Nvdla-DLA,104835162,Verilog,Nvdla-DLA,3143,3,2019-05-26 10:16:13+00:00,[],
94,https://github.com/lkwq007/Sokoban-FPGA.git,2017-09-17 12:10:56+00:00,Sokoban and minesweeper implemented in FPGA,0,lkwq007/Sokoban-FPGA,103825972,Verilog,Sokoban-FPGA,13445,3,2023-12-26 08:48:17+00:00,[],None
95,https://github.com/ConchuOD/Stopwatch.git,2017-09-13 19:42:17+00:00,This repo contains a stopwatch implemented on a nexys4/artix7,0,ConchuOD/Stopwatch,103443092,Verilog,Stopwatch,14,3,2022-05-22 12:29:48+00:00,[],
96,https://github.com/juanmard/screen-logo.git,2017-09-26 14:47:46+00:00,Test in FPGA with VGA signal. A logo image debouncing in screen.,3,juanmard/screen-logo,104897887,Verilog,screen-logo,1411,3,2022-12-18 19:09:25+00:00,[],None
97,https://github.com/keqiao2017/AXI_Lite.git,2017-10-16 06:38:42+00:00,This is an Ip design for AXI_Lite including master and slave in Vivado 2016.4,1,keqiao2017/AXI_Lite,107087629,Verilog,AXI_Lite,805,3,2022-08-10 06:05:18+00:00,[],None
98,https://github.com/LastWhisperPZW/UVM_SPI_verify.git,2017-10-29 14:37:34+00:00,,3,LastWhisperPZW/UVM_SPI_verify,108742096,Verilog,UVM_SPI_verify,1578,3,2023-10-15 20:18:31+00:00,[],None
99,https://github.com/RomeoMe5/SystemGenerator-FPGA-Marsohod.org-schoolMIPS.git,2017-09-08 14:27:59+00:00,"CAD for automatically configuring FPGA ""Marsohod""",0,RomeoMe5/SystemGenerator-FPGA-Marsohod.org-schoolMIPS,102870077,Verilog,SystemGenerator-FPGA-Marsohod.org-schoolMIPS,98930,3,2021-12-10 21:40:46+00:00,"['verilog', 'quartus', 'quartus-prime', 'miem', 'hse', 'python', 'system-generator', 'system-verilog', 'fpga']",https://api.github.com/licenses/mit
100,https://github.com/yuri-panchul/2017-year-end.git,2017-10-11 01:47:07+00:00,"The set of cleaned-up examples based on 2017 trainings in Kiev, Novosibirsk, Tomsk, Novosibirsk and Astana",0,yuri-panchul/2017-year-end,106491748,Verilog,2017-year-end,59,3,2021-05-16 22:30:41+00:00,[],None
101,https://github.com/pxcland/UART.git,2017-09-06 05:04:12+00:00,FPGA Based UART in Verilog,1,pxcland/UART,102564818,Verilog,UART,5,3,2023-01-03 21:39:18+00:00,[],https://api.github.com/licenses/mit
102,https://github.com/Project-Bonfire/Reliability-analysis.git,2017-09-27 10:12:57+00:00,,2,Project-Bonfire/Reliability-analysis,105003587,Verilog,Reliability-analysis,7279,3,2022-03-15 21:06:49+00:00,[],https://api.github.com/licenses/gpl-3.0
103,https://github.com/jszheng/chisel3_tutorial.git,2017-10-22 03:14:47+00:00,,0,jszheng/chisel3_tutorial,107833694,Verilog,chisel3_tutorial,810,3,2023-04-11 12:37:43+00:00,[],None
104,https://github.com/htti/mipitest.git,2017-09-23 06:49:27+00:00,mipitest,1,htti/mipitest,104547694,Verilog,mipitest,1037,3,2024-03-11 13:09:23+00:00,[],None
105,https://github.com/kohjingyu/8bitALU.git,2017-10-16 11:12:07+00:00,8-bit ALU on an FPGA.,1,kohjingyu/8bitALU,107116874,Verilog,8bitALU,1971,3,2021-03-30 03:20:20+00:00,[],None
106,https://github.com/MiSTer-devel/Arcade-Bagman_MiSTer.git,2017-10-23 20:05:46+00:00,Arcade: Bagman for MiSTer,9,MiSTer-devel/Arcade-Bagman_MiSTer,108033409,Verilog,Arcade-Bagman_MiSTer,13455,3,2023-03-08 18:24:11+00:00,[],None
107,https://github.com/Torlus/nes-classic-mini-done-right.git,2017-10-04 15:22:43+00:00,Nintendo NES Classic Mini - the way it should have been,0,Torlus/nes-classic-mini-done-right,105784418,Verilog,nes-classic-mini-done-right,104,3,2022-04-15 10:31:09+00:00,[],https://api.github.com/licenses/unlicense
108,https://github.com/avoroshilov/mips.git,2017-10-22 20:33:30+00:00,Verilog implementation of pipelined MIPS processor,1,avoroshilov/mips,107900590,Verilog,mips,56,2,2019-02-07 15:33:58+00:00,"['pipeline-cpu', 'cpu', 'mips', 'verilog']",
109,https://github.com/OldChenHAHA/IP-cores.git,2017-09-22 07:07:49+00:00,Yuno Chen FPGA/ASIC IP cores,1,OldChenHAHA/IP-cores,104443190,Verilog,IP-cores,23,2,2022-01-14 12:40:42+00:00,[],https://api.github.com/licenses/apache-2.0
110,https://github.com/EricDracula/FiveStage-MIPS-CPU.git,2017-09-26 05:57:56+00:00,Complete a 5-stage MIPS CPU with multi-level interrupts and dynamic branch prediction on logisim and verilog,0,EricDracula/FiveStage-MIPS-CPU,104842026,Verilog,FiveStage-MIPS-CPU,20623,2,2023-03-19 13:09:29+00:00,[],None
111,https://github.com/SamuelGong/MicroprogrammingProcessor.git,2017-08-25 17:40:28+00:00,Microgramming technology applied to my multiple cycle CPU,1,SamuelGong/MicroprogrammingProcessor,101427841,Verilog,MicroprogrammingProcessor,124549,2,2023-09-13 02:06:44+00:00,"['microprogramming', 'multiple-cycle', 'cpu', 'xilinx-ise', 'fpga', 'computer-organization']",https://api.github.com/licenses/agpl-3.0
112,https://github.com/hohaidang/UART_FPGA.git,2017-08-31 11:00:53+00:00,,0,hohaidang/UART_FPGA,101991755,Verilog,UART_FPGA,3,2,2022-04-13 19:15:00+00:00,[],None
113,https://github.com/KamalAlyKamal/8253Timer.git,2017-08-27 14:09:03+00:00,This is a verilog project implementing the functionalities of the 8253/8254 Timer,0,KamalAlyKamal/8253Timer,101556578,Verilog,8253Timer,1892,2,2023-03-09 04:27:54+00:00,[],None
114,https://github.com/atomminer/AtomHardware.git,2017-08-29 15:17:41+00:00,,1,atomminer/AtomHardware,101775666,Verilog,AtomHardware,52,2,2022-07-06 21:11:19+00:00,[],None
115,https://github.com/zhoumumu/CPUs.git,2017-09-02 07:50:16+00:00,小火龙作业,0,zhoumumu/CPUs,102181604,Verilog,CPUs,1264,2,2018-01-06 20:58:50+00:00,[],None
116,https://github.com/anshulbshah/Enhanced-CORDIC.git,2017-10-18 08:28:50+00:00,Verilog implementation of Enhanced Scaling free CORDIC ,0,anshulbshah/Enhanced-CORDIC,107379911,Verilog,Enhanced-CORDIC,7,2,2021-11-01 13:33:44+00:00,[],None
117,https://github.com/SuperABC/Shell.git,2017-09-12 15:12:05+00:00,,0,SuperABC/Shell,103286426,Verilog,Shell,45,2,2022-11-11 02:30:26+00:00,[],None
118,https://github.com/HuLuHuLuHu/CA_02-5_stage_CPU.git,2017-10-07 09:52:07+00:00,,0,HuLuHuLuHu/CA_02-5_stage_CPU,106087322,Verilog,CA_02-5_stage_CPU,102,2,2023-10-26 05:05:20+00:00,[],None
119,https://github.com/tropical-peach/snes_gamepad.git,2017-09-06 00:36:28+00:00,Verilog module to read SNES gamepad status.,0,tropical-peach/snes_gamepad,102543783,Verilog,snes_gamepad,8,2,2022-08-22 10:58:34+00:00,[],https://api.github.com/licenses/mit
120,https://github.com/AniketBadhan/FPGA-PC-communication-using-UART.git,2017-10-03 05:13:24+00:00,Using UART communication between PC and FPGA to convert a colored image to black and white on FPGA,0,AniketBadhan/FPGA-PC-communication-using-UART,105616658,Verilog,FPGA-PC-communication-using-UART,5,2,2022-05-18 01:59:39+00:00,[],None
121,https://github.com/praveenmunagapati/mipscpu.git,2017-10-20 20:43:17+00:00,"Fully pipelined MIPS CPU in Verilog/SystemVerilog with advanced branch prediction, register renaming, and value prediction",9,praveenmunagapati/mipscpu,107724674,Verilog,mipscpu,49,2,2023-10-25 16:02:15+00:00,[],None
122,https://github.com/NishadSaraf/Hand-Gesture-Controlled-Robot.git,2017-09-21 04:26:51+00:00,Controlling a two wheeled robot through hand gestures using Xilinx Nexys 4DDR FPGA,0,NishadSaraf/Hand-Gesture-Controlled-Robot,104301531,Verilog,Hand-Gesture-Controlled-Robot,1502,2,2020-03-24 05:52:51+00:00,"['fpga', 'fpgarduino', 'python', 'esp8266', 'blynk']",None
123,https://github.com/NegarMirgati/Matrix-Multiplication.git,2017-10-26 16:40:56+00:00,,0,NegarMirgati/Matrix-Multiplication,108438462,Verilog,Matrix-Multiplication,3703,2,2023-11-20 12:05:07+00:00,"['verilog', 'matrix-multiplication', 'controller', 'datapath']",None
124,https://github.com/mishal23/dds-lab.git,2017-10-15 16:49:04+00:00,Codes and simulation of circuits pertaining to software Lab for Course CO204 - Design of Digital Systems,0,mishal23/dds-lab,107030572,Verilog,dds-lab,560,2,2023-03-31 03:15:14+00:00,"['dds', 'verilog', 'counter', 'complement', 'pipo', 'register', 'd-flipflop']",None
125,https://github.com/anisaqazi/VLSI1_RSA.git,2017-09-19 03:59:37+00:00,,1,anisaqazi/VLSI1_RSA,104024459,Verilog,VLSI1_RSA,2647,2,2022-03-08 12:58:39+00:00,[],None
126,https://github.com/JordanSekky/Pipelined-CPU.git,2017-09-21 17:42:53+00:00,ManBearPig,0,JordanSekky/Pipelined-CPU,104379610,Verilog,Pipelined-CPU,688,2,2018-08-03 14:07:27+00:00,[],
127,https://github.com/cmruderman/HW-SW-Compression-Decompression.git,2017-08-31 20:04:39+00:00,HW/SW compression and decompression of captured image,1,cmruderman/HW-SW-Compression-Decompression,102040241,Verilog,HW-SW-Compression-Decompression,219984,2,2023-04-10 12:34:54+00:00,"['fpga', 'soc', 'arm', 'qsys', 'altera', 'quartus-prime']",None
128,https://github.com/mishal23/coa.git,2017-09-06 19:29:34+00:00,Assignments pertaining to Course CO200 - Computer Organization and Architecture,1,mishal23/coa,102649740,Verilog,coa,4361,2,2023-03-31 03:14:12+00:00,"['qtspim', 'iverilog', 'assembly']",None
129,https://github.com/SLongofono/Senior_Design_Capstone.git,2017-09-07 22:36:34+00:00,Code prepared for my undergraduate capstone project,1,SLongofono/Senior_Design_Capstone,102792090,Verilog,Senior_Design_Capstone,15543,2,2018-11-13 03:26:16+00:00,[],https://api.github.com/licenses/mit
130,https://github.com/chethan2807/Implementation-of-DTBDM-Decision-Tree-Based-De-noising-Method-on-MAX-10-Nios-II-Embedded-Evaluation.git,2017-09-16 16:42:12+00:00,"This project is aimed at implementation of a decision-tree-based impulse noise detector to detect the noisy pixels, and an edge-preserving ﬁlter to reconstruct the intensity values of noisy pixels (”ieeexplore.ieee.org/iel5/12/6471716/06122015.pdf”) on Max10 soc .",1,chethan2807/Implementation-of-DTBDM-Decision-Tree-Based-De-noising-Method-on-MAX-10-Nios-II-Embedded-Evaluation,103767697,Verilog,Implementation-of-DTBDM-Decision-Tree-Based-De-noising-Method-on-MAX-10-Nios-II-Embedded-Evaluation,4468,2,2022-10-09 18:34:06+00:00,[],None
131,https://github.com/juanmard/screen-warmboot.git,2017-10-07 21:17:59+00:00,,0,juanmard/screen-warmboot,106131162,Verilog,screen-warmboot,3475,2,2021-05-03 10:23:36+00:00,[],None
132,https://github.com/minghust/VendingMachine.git,2017-09-15 11:26:11+00:00,Use Verilog & Artrix-7 FPGA to design a Vending Machine,0,minghust/VendingMachine,103649428,Verilog,VendingMachine,6,2,2022-03-31 18:08:41+00:00,"['fpga', 'verilog-hdl']",https://api.github.com/licenses/mit
133,https://github.com/eefer/DE2115_MultiLockins.git,2017-08-26 19:51:59+00:00,,1,eefer/DE2115_MultiLockins,101509620,Verilog,DE2115_MultiLockins,52342,2,2022-02-03 09:47:27+00:00,[],https://api.github.com/licenses/lgpl-3.0
134,https://github.com/tc-imba/VE370.git,2017-10-07 12:33:26+00:00,,1,tc-imba/VE370,106096484,Verilog,VE370,143349,2,2020-10-01 15:30:47+00:00,[],None
135,https://github.com/merlionfire/degreeone.git,2017-10-12 01:36:11+00:00,A 5-stage pipeline MIPS32 CPU,1,merlionfire/degreeone,106629719,Verilog,degreeone,28,2,2022-04-10 09:22:12+00:00,[],None
136,https://github.com/z7workbench/MIPS32.git,2017-09-20 05:27:23+00:00,🖥️MIPS32 in Verilog,0,z7workbench/MIPS32,104169732,Verilog,MIPS32,104,2,2022-01-06 06:39:10+00:00,"['mips32', 'pipeline']",None
137,https://github.com/kingstacker/fifo.git,2017-10-07 08:42:25+00:00,synchronized fifo & asynchronized fifo,2,kingstacker/fifo,106083359,Verilog,fifo,11,2,2019-01-17 03:12:51+00:00,[],None
138,https://github.com/qiankun214/VerilogBasic.git,2017-09-06 13:50:20+00:00,Basic Digital Signal Process buid by Verilog HDL,0,qiankun214/VerilogBasic,102614429,Verilog,VerilogBasic,49413,2,2024-03-21 11:48:10+00:00,[],None
139,https://github.com/DTV96Calibre/sc-mips.git,2017-08-31 20:01:47+00:00,A single cycle MIPS processor implemented with Icarus Verilog,1,DTV96Calibre/sc-mips,102039998,Verilog,sc-mips,38,2,2022-07-26 17:17:24+00:00,[],https://api.github.com/licenses/mit
140,https://github.com/nimrods8/MAX10-SDRAM.git,2017-09-05 14:16:28+00:00,MAX10 IS42S16320D SDRAM as Static Random Access Memory (SRAM),1,nimrods8/MAX10-SDRAM,102490099,Verilog,MAX10-SDRAM,24,2,2023-12-26 06:27:10+00:00,[],https://api.github.com/licenses/gpl-3.0
141,https://github.com/Play-Zone/ourfpa-basic.git,2017-10-25 10:52:09+00:00,,0,Play-Zone/ourfpa-basic,108257342,Verilog,ourfpa-basic,2,2,2022-03-08 04:02:28+00:00,[],None
142,https://github.com/garonimo/USB_TypeC_Authentication_Driver.git,2017-09-20 04:06:37+00:00,"This is an authentication driver in Verilog, for a USB type-C device",0,garonimo/USB_TypeC_Authentication_Driver,104164039,Verilog,USB_TypeC_Authentication_Driver,6914,2,2021-04-08 02:17:20+00:00,[],None
143,https://github.com/KLGLUG/Opencores.git,2017-09-05 06:48:44+00:00,Replacement for IP cores,1,KLGLUG/Opencores,102444842,Verilog,Opencores,4436,2,2023-09-20 13:49:37+00:00,[],None
144,https://github.com/ninevoltz/z3sdram.git,2017-09-08 16:11:15+00:00,Zorro 3 SDRAM card by tnt23,0,ninevoltz/z3sdram,102880364,Verilog,z3sdram,283,2,2022-02-06 21:54:07+00:00,[],None
145,https://github.com/hohaidang/DMA_Arrow-SoCkit.git,2017-09-04 08:23:06+00:00,,0,hohaidang/DMA_Arrow-SoCkit,102337016,Verilog,DMA_Arrow-SoCkit,115894,2,2022-04-13 19:14:48+00:00,[],None
146,https://github.com/kingstacker/ram.git,2017-10-07 08:50:59+00:00,use verilog to describe the ram model,1,kingstacker/ram,106083822,Verilog,ram,2,2,2023-08-27 02:21:24+00:00,[],None
147,https://github.com/yoloh3/Ann.git,2017-10-03 09:44:54+00:00,"Artificial neural network project for LSI Design Contest 2018, Japan",0,yoloh3/Ann,105635751,Verilog,Ann,160129,2,2023-09-17 15:45:15+00:00,"['lsi-design-contest', 'ann', 'lsi']",None
148,https://github.com/pensono/FpgaPong.git,2017-09-11 03:25:15+00:00,Pong implemented on a Cyclone V FPGA/SoC with VGA output,0,pensono/FpgaPong,103085287,Verilog,FpgaPong,12,2,2018-07-08 05:11:28+00:00,[],None
149,https://github.com/jesse-pan/jpegencode.git,2017-09-05 03:24:18+00:00,jpeg on fpga,0,jesse-pan/jpegencode,102429276,Verilog,jpegencode,166,2,2023-12-12 11:16:12+00:00,[],None
150,https://github.com/AnjanaSenanayake/Processor.git,2017-09-09 09:30:04+00:00,An implementation of a processor with basic components coded in verilog,2,AnjanaSenanayake/Processor,102943389,Verilog,Processor,7,2,2023-05-29 19:02:03+00:00,"['verilog', 'processor', 'alu', 'register', 'verilog-hdl', 'opcode', 'computer-architecture', 'digital-design']",None
151,https://github.com/DavidYQY/Electronic-design-project.git,2017-09-12 09:50:16+00:00,Small semester in Tsinghua 2017/9/12,0,DavidYQY/Electronic-design-project,103253018,Verilog,Electronic-design-project,4951,1,2017-09-12 11:03:58+00:00,[],None
152,https://github.com/anjianfeng/VerilogMIPS-multicycle-uart.git,2017-08-22 23:46:41+00:00,A multicycle MIPS  processor for teaching.,0,anjianfeng/VerilogMIPS-multicycle-uart,101117340,Verilog,VerilogMIPS-multicycle-uart,1544,1,2023-05-08 17:17:57+00:00,[],None
153,https://github.com/nslmike/useful_stuff.git,2017-10-26 11:03:25+00:00,Some useful modules & code snippets for hardware dev,0,nslmike/useful_stuff,108400118,Verilog,useful_stuff,7,1,2023-11-17 13:10:02+00:00,[],None
154,https://github.com/archit-p/air-traffic-control.git,2017-10-10 07:31:42+00:00,,1,archit-p/air-traffic-control,106383573,Verilog,air-traffic-control,243,1,2017-11-16 17:50:08+00:00,[],None
155,https://github.com/shrnik/Comp_arch_project.git,2017-09-24 15:44:23+00:00,,0,shrnik/Comp_arch_project,104655951,Verilog,Comp_arch_project,37,1,2023-03-04 08:11:28+00:00,[],None
156,https://github.com/QiaoYiLing/Computer_Architecture.git,2017-09-12 12:36:39+00:00,,0,QiaoYiLing/Computer_Architecture,103268586,Verilog,Computer_Architecture,110,1,2018-12-12 13:01:55+00:00,[],None
157,https://github.com/zhuhd15/CPU-Pipeline.git,2017-09-24 14:43:36+00:00,,0,zhuhd15/CPU-Pipeline,104651346,Verilog,CPU-Pipeline,31,1,2017-09-24 15:33:43+00:00,[],None
158,https://github.com/lcparadaa/Digital-II.git,2017-09-19 17:24:54+00:00,,0,lcparadaa/Digital-II,104105643,Verilog,Digital-II,5194,1,2020-10-15 03:58:17+00:00,[],None
159,https://github.com/youren18/mipscpu.git,2017-08-23 02:03:32+00:00,just try,0,youren18/mipscpu,101126364,Verilog,mipscpu,845,1,2019-02-20 00:29:01+00:00,[],None
160,https://github.com/26prajval98/16-BIT-MIPS-PROCESSOR.git,2017-10-23 16:47:37+00:00,16 bit mips processor using logisim and verilog,0,26prajval98/16-BIT-MIPS-PROCESSOR,108010874,Verilog,16-BIT-MIPS-PROCESSOR,621,1,2018-11-28 17:26:47+00:00,[],https://api.github.com/licenses/mit
161,https://github.com/no131614/CPEN-211-Simple-RISC-Machine.git,2017-09-03 03:08:14+00:00,,0,no131614/CPEN-211-Simple-RISC-Machine,102237849,Verilog,CPEN-211-Simple-RISC-Machine,489,1,2018-10-15 00:50:45+00:00,[],None
162,https://github.com/Juice930/HardwareDescriptionL.git,2017-09-07 05:47:53+00:00,,0,Juice930/HardwareDescriptionL,102696540,Verilog,HardwareDescriptionL,18,1,2022-05-03 23:19:52+00:00,[],None
163,https://github.com/algrodriguezrol/Game.git,2017-09-05 12:32:42+00:00,,0,algrodriguezrol/Game,102478914,Verilog,Game,19946,1,2018-06-29 08:17:14+00:00,[],None
164,https://github.com/bestbeet/Simple_Music_Box_FPGA_Lab.git,2017-09-15 17:05:58+00:00,,0,bestbeet/Simple_Music_Box_FPGA_Lab,103681655,Verilog,Simple_Music_Box_FPGA_Lab,72,1,2018-04-15 19:18:35+00:00,[],None
165,https://github.com/wivill/proyecto_digitales_2.git,2017-09-18 03:36:51+00:00,,0,wivill/proyecto_digitales_2,103887673,Verilog,proyecto_digitales_2,31,1,2017-09-24 19:12:41+00:00,[],None
166,https://github.com/MyWorkShop/risc-vec.git,2017-09-03 05:03:09+00:00,A risc based process unit supporting vector,1,MyWorkShop/risc-vec,102242345,Verilog,risc-vec,17,1,2019-10-10 15:40:00+00:00,[],None
167,https://github.com/wgy0831/cpucode.git,2017-09-30 03:45:28+00:00,Beihang University computer organization experiment codes,0,wgy0831/cpucode,105339630,Verilog,cpucode,40,1,2017-12-28 05:40:12+00:00,[],None
168,https://github.com/koxakis/CE430.git,2017-10-11 17:00:28+00:00,Project files for Digital Circuits class,0,koxakis/CE430,106583614,Verilog,CE430,135,1,2021-09-06 10:17:27+00:00,[],https://api.github.com/licenses/mit
169,https://github.com/ianklatzco/fpga-stepmania.git,2017-10-21 06:30:21+00:00,"stepmania on an fpga, for ece385",0,ianklatzco/fpga-stepmania,107757225,Verilog,fpga-stepmania,59976,1,2023-09-21 14:28:10+00:00,[],https://api.github.com/licenses/mit
170,https://github.com/tahmidk/MiniCPU.git,2017-10-29 01:07:14+00:00,,0,tahmidk/MiniCPU,108695521,Verilog,MiniCPU,3278,1,2020-07-19 18:44:58+00:00,[],None
171,https://github.com/DexterZ7/Flip-Flops.git,2017-09-02 09:04:44+00:00,Source code for syncronous and a-syncronous Flip Flops along with test files.,0,DexterZ7/Flip-Flops,102185146,Verilog,Flip-Flops,9,1,2020-06-18 09:39:26+00:00,[],None
172,https://github.com/pontazaricardo/Verilog_Modulo_Reduction.git,2017-10-24 18:06:16+00:00,This is a project that shows how to create a reduction in modulo (moduli) function that runs in simulation and can be sintetized (RTL diagram).,0,pontazaricardo/Verilog_Modulo_Reduction,108164888,Verilog,Verilog_Modulo_Reduction,1662,1,2018-06-04 17:59:49+00:00,[],https://api.github.com/licenses/mpl-2.0
173,https://github.com/bomfimmarilene/zybo-M0.git,2017-10-03 20:08:12+00:00,,0,bomfimmarilene/zybo-M0,105697723,Verilog,zybo-M0,6419,1,2018-01-11 04:49:59+00:00,[],None
174,https://github.com/ChoretLonger/c4vga-flir.git,2017-08-30 02:44:04+00:00,flir on cyclone,0,ChoretLonger/c4vga-flir,101829695,Verilog,c4vga-flir,8,1,2018-02-02 11:59:42+00:00,[],None
175,https://github.com/sanjeevs/learn_formal.git,2017-10-05 21:23:34+00:00,Formal verification test cases,0,sanjeevs/learn_formal,105941953,Verilog,learn_formal,1,1,2022-03-08 17:47:48+00:00,[],None
176,https://github.com/dts12/uart-practice.git,2017-10-15 22:44:33+00:00,,1,dts12/uart-practice,107054648,Verilog,uart-practice,254,1,2020-04-14 21:23:13+00:00,[],None
177,https://github.com/bestbeet/Digital_Assignment.git,2017-09-19 05:19:56+00:00,,0,bestbeet/Digital_Assignment,104029892,Verilog,Digital_Assignment,533,1,2018-04-15 19:18:18+00:00,[],None
178,https://github.com/Uunicon/Verilog-Exercise.git,2017-09-26 15:05:49+00:00,,0,Uunicon/Verilog-Exercise,104900201,Verilog,Verilog-Exercise,193,1,2022-04-18 15:47:05+00:00,[],None
179,https://github.com/karci222/Design-of-digital-systems.git,2017-09-15 13:31:57+00:00,,0,karci222/Design-of-digital-systems,103660670,Verilog,Design-of-digital-systems,1492,1,2017-10-01 15:06:13+00:00,[],None
180,https://github.com/victorrenop/MIPS-Single-Cycle-in-Verilog.git,2017-08-24 05:44:02+00:00,A Verilog implementation of a MIPS single cycle processor,2,victorrenop/MIPS-Single-Cycle-in-Verilog,101258315,Verilog,MIPS-Single-Cycle-in-Verilog,9711,1,2022-12-08 23:51:02+00:00,[],None
181,https://github.com/judyqiu1996/stick-figure-fighting-game.git,2017-09-13 04:23:49+00:00,,0,judyqiu1996/stick-figure-fighting-game,103352916,Verilog,stick-figure-fighting-game,60162,1,2017-09-14 02:08:35+00:00,[],None
182,https://github.com/quswarabid/Digital-Systems-Labs.git,2017-09-29 12:43:20+00:00,Fall 2016 EE 460M Digital Systems Using HDL Lab Assignments ,2,quswarabid/Digital-Systems-Labs,105271018,Verilog,Digital-Systems-Labs,18371,1,2023-06-26 09:43:45+00:00,[],None
183,https://github.com/max2468tw/DE1_SoC.git,2017-10-05 01:31:54+00:00,,0,max2468tw/DE1_SoC,105837632,Verilog,DE1_SoC,86344,1,2018-05-31 12:34:59+00:00,[],None
184,https://github.com/danluu/n2t.git,2017-10-13 19:46:02+00:00,"nand2tetris, verilog",1,danluu/n2t,106866887,Verilog,n2t,28,1,2022-06-16 03:52:55+00:00,[],None
185,https://github.com/alexandresoaresilva/FPGA-based-rover.Verilog.git,2017-10-05 23:03:24+00:00,"semi-autonomous rover for Project Lab I at the Electrical and Computer Engineering Department (Texas Tech University), Summer of 2017. Programmed on the Xilinx Vivado environment for their Basys3 FPGA.",2,alexandresoaresilva/FPGA-based-rover.Verilog,105948944,Verilog,FPGA-based-rover.Verilog,33,1,2021-02-13 12:33:16+00:00,[],https://api.github.com/licenses/unlicense
186,https://github.com/Shivankit-Gaind/Computer-Architecture-Lab-Solutions.git,2017-08-24 09:59:33+00:00,This repository contains the solutions to the labsheets of the course Computer Architecture in BITS Pilani. All the codes are written in Verilog.,1,Shivankit-Gaind/Computer-Architecture-Lab-Solutions,101280727,Verilog,Computer-Architecture-Lab-Solutions,1818,1,2023-11-20 16:58:26+00:00,[],None
187,https://github.com/YifanYuan3/compression_and_decompression.git,2017-10-20 17:07:59+00:00,current compression design,0,YifanYuan3/compression_and_decompression,107705092,Verilog,compression_and_decompression,16186,1,2023-02-04 03:13:10+00:00,[],None
188,https://github.com/aksh98md/2016-Logic-Design.git,2017-09-21 17:24:35+00:00,Work for 2016 Fall semester Switching Circuit and Logic Design at National Taiwan University,1,aksh98md/2016-Logic-Design,104377821,Verilog,2016-Logic-Design,50260,1,2022-12-21 05:46:14+00:00,[],None
189,https://github.com/juanmard/screen-numbers.git,2017-10-01 09:49:57+00:00,,1,juanmard/screen-numbers,105432766,Verilog,screen-numbers,1021,1,2018-05-02 23:29:14+00:00,[],None
190,https://github.com/divyat09/CourseWork-IITK.git,2017-10-20 15:39:13+00:00,,0,divyat09/CourseWork-IITK,107695905,Verilog,CourseWork-IITK,49,1,2018-09-24 05:45:31+00:00,[],None
191,https://github.com/marject/CAN_bus.git,2017-08-21 06:05:09+00:00,,0,marject/CAN_bus,100918256,Verilog,CAN_bus,4870,1,2018-01-13 03:12:50+00:00,[],https://api.github.com/licenses/mit
192,https://github.com/winsonbook/new_393import.git,2017-09-12 01:39:20+00:00,,0,winsonbook/new_393import,103207465,Verilog,new_393import,95740,1,2022-06-14 19:47:41+00:00,[],None
193,https://github.com/JosephMart/ECEN-350.git,2017-09-11 22:38:21+00:00,,0,JosephMart/ECEN-350,103195113,Verilog,ECEN-350,3254,1,2023-01-28 18:23:41+00:00,[],None
194,https://github.com/AbdulRahmanAlHamali/polar-codes-scl-decoding-verilog.git,2017-09-02 13:17:49+00:00,,0,AbdulRahmanAlHamali/polar-codes-scl-decoding-verilog,102197798,Verilog,polar-codes-scl-decoding-verilog,1,1,2023-12-14 09:52:56+00:00,[],https://api.github.com/licenses/mit
195,https://github.com/franderg/CE-4301-Arqui1.git,2017-09-08 05:38:01+00:00,Arquitectura de procesador pipeline y compilador,0,franderg/CE-4301-Arqui1,102821975,Verilog,CE-4301-Arqui1,56857,1,2021-07-02 18:09:24+00:00,"['verilog', 'python']",https://api.github.com/licenses/gpl-3.0
196,https://github.com/harmandersihra/CMPE_140.git,2017-08-24 00:35:42+00:00,CMPE 140 Labs,1,harmandersihra/CMPE_140,101236968,Verilog,CMPE_140,18189,1,2020-02-10 05:03:43+00:00,[],None
197,https://github.com/Chanartip/32-bit_MIPS_CPU.git,2017-10-06 16:59:41+00:00,,0,Chanartip/32-bit_MIPS_CPU,106029315,Verilog,32-bit_MIPS_CPU,5796,1,2019-02-11 19:12:31+00:00,[],None
198,https://github.com/iExalt/HelloWorld.git,2017-09-14 17:06:57+00:00,"A simple ""Hello, World!"" style Verilog program for the DE0-Nano FPGA",0,iExalt/HelloWorld,103559617,Verilog,HelloWorld,6634,1,2017-12-04 19:54:12+00:00,[],https://api.github.com/licenses/gpl-3.0
199,https://github.com/yuehniu/CNN.CompAcc.git,2017-09-16 05:49:19+00:00,CNN compression and acceleration with algorithms and hardware design,0,yuehniu/CNN.CompAcc,103728620,Verilog,CNN.CompAcc,6394,1,2020-06-20 02:45:58+00:00,[],None
200,https://github.com/yacropolisy/zynq.git,2017-10-09 02:57:03+00:00,ZYBOを用いたzynqの開発,0,yacropolisy/zynq,106230043,Verilog,zynq,2400,1,2019-01-10 18:51:01+00:00,[],None
201,https://github.com/guolinji/my_fcp.git,2017-09-01 14:15:49+00:00,fcp,1,guolinji/my_fcp,102120077,Verilog,my_fcp,11373,1,2023-01-12 11:32:37+00:00,[],None
202,https://github.com/paroque28/CoffeeMaker.git,2017-09-04 19:19:55+00:00,XILINX Nexys 3 based CoffeeMaker,0,paroque28/CoffeeMaker,102394571,Verilog,CoffeeMaker,211,1,2022-08-26 22:51:06+00:00,[],https://api.github.com/licenses/apache-2.0
203,https://github.com/PatIChu/VerilogBasics.git,2017-09-20 02:56:47+00:00,,0,PatIChu/VerilogBasics,104157744,Verilog,VerilogBasics,9,1,2019-10-30 13:23:00+00:00,[],None
204,https://github.com/estija/Four-Way-Traffic-Control-System.git,2017-10-08 17:39:30+00:00,,0,estija/Four-Way-Traffic-Control-System,106196388,Verilog,Four-Way-Traffic-Control-System,15,1,2022-05-23 03:41:04+00:00,[],None
205,https://github.com/GangaMegha/Computer-Organisation.git,2017-10-11 10:59:25+00:00,Contains verilog codes and other results obtained during the course.,0,GangaMegha/Computer-Organisation,106542696,Verilog,Computer-Organisation,2423,1,2019-01-20 20:14:00+00:00,[],None
206,https://github.com/michaelriri/vga-controller.git,2017-10-06 23:16:54+00:00,Simple pong game designed using Verilog and the Nexys 4 DDR board which uses the Artix-7 FPGA. ,0,michaelriri/vga-controller,106057892,Verilog,vga-controller,4289,1,2017-11-30 22:53:39+00:00,[],None
207,https://github.com/sriyanfernando/16-bit-RISC-processor.git,2017-10-07 10:54:17+00:00,A verilog implementation of a 16-bit RISC processor along with test benches,0,sriyanfernando/16-bit-RISC-processor,106090737,Verilog,16-bit-RISC-processor,51,1,2023-02-13 21:37:46+00:00,[],None
208,https://github.com/hyliu1989/SLM_FPGA.git,2017-10-27 04:19:11+00:00,SLM control with DE1-SoC board from Terasic,1,hyliu1989/SLM_FPGA,108498683,Verilog,SLM_FPGA,6007,1,2021-05-21 18:32:43+00:00,[],None
209,https://github.com/artalukd/verilog_snippets.git,2017-10-27 03:11:50+00:00,Code for Computer Architecture Lab ,0,artalukd/verilog_snippets,108493540,Verilog,verilog_snippets,1606,1,2020-11-03 10:28:45+00:00,"['computer-architecture', 'verilog', 'hdl']",None
210,https://github.com/soareswallace/CANDecoder.git,2017-10-17 23:24:17+00:00,,2,soareswallace/CANDecoder,107334648,Verilog,CANDecoder,76907,1,2023-11-27 01:03:22+00:00,"['can', 'verilog', 'quartus', 'decoder']",None
211,https://github.com/lucasbrasilino/axi_ethernet_bridge.git,2017-10-24 17:23:54+00:00,A bridge IP for interconnecting Xilinx's AXI Ethernet Subsystems (used with EthernetFMC).,2,lucasbrasilino/axi_ethernet_bridge,108160296,Verilog,axi_ethernet_bridge,10,1,2024-02-18 22:41:50+00:00,[],https://api.github.com/licenses/apache-2.0
212,https://github.com/nd-cse-design/verilog-companion.git,2017-09-29 16:13:39+00:00,Files from CSE20221 Verilog Companion document,0,nd-cse-design/verilog-companion,105292676,Verilog,verilog-companion,307,1,2024-02-20 01:28:19+00:00,[],None
213,https://github.com/d3vnu1l/32-Bit-Verilog-CPU.git,2017-08-22 06:23:47+00:00,A 32-bit CPU with functional ALU. Created using Vivado.,0,d3vnu1l/32-Bit-Verilog-CPU,101028657,Verilog,32-Bit-Verilog-CPU,282,1,2018-03-22 18:07:38+00:00,[],None
214,https://github.com/ShivaSandesh/M152A-Introductory-Digital-Design-Laboratory-.git,2017-09-15 23:59:50+00:00,"Verilog Programming. Four major projects implementing major hardware components using field-programmable gate array (FPGA). Devices implemented includes such as clock dividers, stopwatches, and displys.  We also implemented classic Ping Pong Game, where we used VGA for the display and FPGA for the number crunching and doing all the required calculations for the position of the ball, speed, number of lives and score. There were number of twists added to the game to make it more interesting such as variable increase in the speed depending upon the wall the ball hits. To increase the level of difficulty of the game we increased the number of balls when the score passed 10 in the current life.  Collaborator  : SHIVA SANDESH, JUNYOUNG KIM and BRANDON TAI.  ",0,ShivaSandesh/M152A-Introductory-Digital-Design-Laboratory-,103710942,Verilog,M152A-Introductory-Digital-Design-Laboratory-,3966,1,2018-04-17 14:35:47+00:00,[],None
215,https://github.com/davimmorales/bird-whisperer-assembler.git,2017-10-09 12:37:45+00:00,An instructions translator for galetron,0,davimmorales/bird-whisperer-assembler,106281739,Verilog,bird-whisperer-assembler,26619,1,2022-01-06 06:24:39+00:00,[],None
216,https://github.com/AhmedFathiShaban/CO-II-2017.git,2017-09-25 01:29:38+00:00,,0,AhmedFathiShaban/CO-II-2017,104689879,Verilog,CO-II-2017,1823,1,2017-09-25 04:36:14+00:00,[],None
217,https://github.com/wonggwan/Multicycle-CPU.git,2017-09-24 05:14:15+00:00,,0,wonggwan/Multicycle-CPU,104620603,Verilog,Multicycle-CPU,241,1,2023-12-15 14:56:49+00:00,[],https://api.github.com/licenses/mit
218,https://github.com/david810113/adaptive-filter_16-order.git,2017-10-17 01:45:19+00:00,,0,david810113/adaptive-filter_16-order,107203768,Verilog,adaptive-filter_16-order,10,1,2022-12-03 07:32:51+00:00,[],None
219,https://github.com/Yilong94/8_bit_ALU.git,2017-10-18 04:09:32+00:00,8 bit ALU written in Lucid for Mojo FPGA,0,Yilong94/8_bit_ALU,107357578,Verilog,8_bit_ALU,770,1,2019-03-17 11:28:51+00:00,[],None
220,https://github.com/TBurchfield/AlteraVerilogDrawMiniproject.git,2017-10-03 18:12:28+00:00,Miniproject for logic design - draws to VGA,0,TBurchfield/AlteraVerilogDrawMiniproject,105686034,Verilog,AlteraVerilogDrawMiniproject,3807,1,2018-12-27 06:32:17+00:00,[],None
221,https://github.com/dumontvi/Audio-Visualizer.git,2017-09-23 20:25:40+00:00,An audio-visualizer on an 8x8 LED Matrix done in Verilog,0,dumontvi/Audio-Visualizer,104596897,Verilog,Audio-Visualizer,2002,1,2022-04-05 04:02:48+00:00,[],None
222,https://github.com/NishadSaraf/Bare-Metal-Closed-Loop-Speed-Control-System.git,2017-09-21 04:15:47+00:00,Bare metal (without embedded OS) DC motor speed control system ,0,NishadSaraf/Bare-Metal-Closed-Loop-Speed-Control-System,104300818,Verilog,Bare-Metal-Closed-Loop-Speed-Control-System,781,1,2018-06-04 18:04:08+00:00,"['c', 'verilog-hdl', 'ip', 'pmodhb3', 'xilinx-fpga', 'halls-effect-sensor']",None
223,https://github.com/Bilalkhanten/Verilog-Sets.git,2017-08-27 11:46:50+00:00,"Counters , Flip Flops, Adders, Arrays and their behaviroural models plus dataflows,",0,Bilalkhanten/Verilog-Sets,101548714,Verilog,Verilog-Sets,24,1,2017-08-27 11:59:20+00:00,[],https://api.github.com/licenses/gpl-3.0
224,https://github.com/RMH286/ECE-3400-fa-2017-Team-2.git,2017-08-28 19:15:25+00:00,,0,RMH286/ECE-3400-fa-2017-Team-2,101678679,Verilog,ECE-3400-fa-2017-Team-2,149958,1,2017-12-04 13:01:00+00:00,[],None
225,https://github.com/sophiamallaro/Computer-Architecture-Project.git,2017-09-30 20:55:41+00:00,,0,sophiamallaro/Computer-Architecture-Project,105400320,Verilog,Computer-Architecture-Project,1788,1,2020-02-11 04:12:29+00:00,[],None
226,https://github.com/jermesLee/ZX0015A-FPGA-icore3-signal-power.git,2017-08-27 05:35:14+00:00,三相方波电源FPGA驱动代码，测试程序,0,jermesLee/ZX0015A-FPGA-icore3-signal-power,101532217,Verilog,ZX0015A-FPGA-icore3-signal-power,8649,1,2019-12-22 04:57:32+00:00,[],None
227,https://github.com/wangjksjtu/verilog.git,2017-10-26 12:44:07+00:00,Bunch of details in verilog's syntax.,0,wangjksjtu/verilog,108410192,Verilog,verilog,40,1,2021-11-12 07:31:06+00:00,"['verilog', 'examples', 'syntax']",https://api.github.com/licenses/mit
228,https://github.com/wc2582/Digital-System-Design.git,2017-10-27 15:07:26+00:00,ECE 319 at Lehigh,2,wc2582/Digital-System-Design,108560619,Verilog,Digital-System-Design,9,1,2021-11-15 07:58:50+00:00,[],None
229,https://github.com/andernil/DIC-project.git,2017-10-27 12:23:45+00:00,TFE4152,0,andernil/DIC-project,108542899,Verilog,DIC-project,6457,1,2020-09-28 12:43:22+00:00,[],None
230,https://github.com/ilyadesign/SPI_Receiver.git,2017-10-06 19:08:38+00:00,SPI_receiver demo in verilog,0,ilyadesign/SPI_Receiver,106041004,Verilog,SPI_Receiver,18,1,2023-11-07 09:14:06+00:00,[],None
231,https://github.com/merlionfire/fractal-fpga.git,2017-09-13 09:10:11+00:00,A Mandelbrot set fractal accelerator implemented on Xilinx Spartan-3AN board with VGA display and zooming in by mouse,0,merlionfire/fractal-fpga,103378511,Verilog,fractal-fpga,2422,1,2023-04-29 03:13:27+00:00,[],None
232,https://github.com/MamdouhRElNakeeb/MIPS-Processor-with-ALU.git,2017-10-01 14:15:01+00:00,ASU_CSE_3rd_CO,0,MamdouhRElNakeeb/MIPS-Processor-with-ALU,105447144,Verilog,MIPS-Processor-with-ALU,134,1,2018-06-12 08:11:11+00:00,"['verilog', 'computer-organization', 'computer-architecture']",None
233,https://github.com/estelavilasboas/Sistemas-Digitais.git,2017-09-12 00:21:08+00:00,,0,estelavilasboas/Sistemas-Digitais,103201525,Verilog,Sistemas-Digitais,13,1,2019-10-05 20:55:21+00:00,[],None
234,https://github.com/AnjanaSenanayake/ALU.git,2017-09-09 10:30:12+00:00,4 bit ALU in verilog,0,AnjanaSenanayake/ALU,102947356,Verilog,ALU,2,1,2024-01-05 14:09:40+00:00,"['alu', 'verilog-hdl', 'verilog', 'computer-architecture', '4bit', 'fulladder', 'latch']",None
235,https://github.com/Dodoveloper/two-operands-multiplier.git,2017-10-02 08:23:34+00:00,A multiplier which takes two 4-bit operands in and returns the corresponding 8-bit product.,0,Dodoveloper/two-operands-multiplier,105512492,Verilog,two-operands-multiplier,30,1,2024-01-24 23:46:27+00:00,"['tk', 'verilog', 'circuit-simulation', 'digital', 'binary']",None
236,https://github.com/105C/IDH-CAN.git,2017-08-31 14:30:42+00:00,"This is a special CAN controller, the feature is to achieve ID hopping in CAN bus",0,105C/IDH-CAN,102009726,Verilog,IDH-CAN,78,1,2021-01-22 16:40:22+00:00,[],None
237,https://github.com/oleh-plotnikov/simple_projects.git,2017-08-22 13:21:50+00:00,Examples of simple modules in Verilog.,0,oleh-plotnikov/simple_projects,101065325,Verilog,simple_projects,1001,1,2021-09-30 08:42:09+00:00,[],None
238,https://github.com/alvaradon2014/Verilog.git,2017-09-17 02:56:58+00:00,Projects and assignments written in Verilog,0,alvaradon2014/Verilog,103798858,Verilog,Verilog,15,1,2022-05-23 00:54:34+00:00,[],None
239,https://github.com/vipinkmenon/objectDetector.git,2017-10-13 05:22:20+00:00,,0,vipinkmenon/objectDetector,106781235,Verilog,objectDetector,2,1,2018-12-21 23:29:41+00:00,[],None
240,https://github.com/Siriussee/Digital-Experiment.git,2017-10-11 03:31:35+00:00,,0,Siriussee/Digital-Experiment,106501284,Verilog,Digital-Experiment,150983,1,2021-10-05 05:27:40+00:00,[],None
241,https://github.com/karthikbnd/ip_repo.git,2017-10-19 11:10:50+00:00,Sample Generator,0,karthikbnd/ip_repo,107535891,Verilog,ip_repo,9,1,2022-04-13 19:10:32+00:00,[],None
242,https://github.com/cnshijin/zt20hd_z7pl.git,2017-09-08 01:54:17+00:00,"Z-Turn HDMI output vivado project, based on version 2015.4",0,cnshijin/zt20hd_z7pl,102804829,Verilog,zt20hd_z7pl,1920,1,2017-09-30 01:33:31+00:00,[],None
243,https://github.com/gcarvajalb/IPD432-reference-modules.git,2017-09-24 16:52:54+00:00,,0,gcarvajalb/IPD432-reference-modules,104660645,Verilog,IPD432-reference-modules,17186,1,2022-11-23 02:28:40+00:00,[],https://api.github.com/licenses/gpl-3.0
244,https://github.com/amiller7023/FPGA.git,2017-10-15 23:40:00+00:00,A collection of projects from my class on digital logic design and FPGA synthesis.,0,amiller7023/FPGA,107057345,Verilog,FPGA,5674,1,2023-03-30 13:22:59+00:00,[],https://api.github.com/licenses/mit
245,https://github.com/pongtr/led-cube.git,2017-10-03 23:49:17+00:00,EENG 201 LED Cube controlled by FPGA board,0,pongtr/led-cube,105715266,Verilog,led-cube,986,1,2020-09-06 18:31:04+00:00,[],None
246,https://github.com/bestbeet/Keypad_FPGA_Lab.git,2017-09-15 17:03:12+00:00,,0,bestbeet/Keypad_FPGA_Lab,103681433,Verilog,Keypad_FPGA_Lab,67,1,2018-04-15 19:18:42+00:00,[],None
247,https://github.com/topic-embedded-products/adi_hdl.git,2017-10-11 07:35:42+00:00,,2,topic-embedded-products/adi_hdl,106521233,Verilog,adi_hdl,7627,1,2023-10-29 02:41:33+00:00,[],
248,https://github.com/juanmard/test-icestudio.git,2017-10-01 15:50:45+00:00,Encapsulated VGA controller test for icestudio.,0,juanmard/test-icestudio,105453499,Verilog,test-icestudio,69,1,2017-11-05 14:40:06+00:00,[],None
249,https://github.com/pereiraoc/lapsi_adv7511_wrapper.git,2017-08-28 19:59:26+00:00,,0,pereiraoc/lapsi_adv7511_wrapper,101682490,Verilog,lapsi_adv7511_wrapper,5,1,2018-05-30 08:35:11+00:00,[],None
250,https://github.com/BlackDragonF/DigitalCircultCurriculumDesign.git,2017-09-19 09:19:06+00:00,A vending machine controller written in Verilog.,0,BlackDragonF/DigitalCircultCurriculumDesign,104053853,Verilog,DigitalCircultCurriculumDesign,5,1,2018-08-31 01:51:43+00:00,[],https://api.github.com/licenses/mit
251,https://github.com/sofifon/PHY-PCIenUSB.git,2017-09-16 20:18:57+00:00,,0,sofifon/PHY-PCIenUSB,103781308,Verilog,PHY-PCIenUSB,1756,1,2022-05-24 09:32:13+00:00,[],None
252,https://github.com/SamuelGong/Klotski.git,2017-08-25 16:45:27+00:00,A Chinese Klotski game played on Xilinx FPGA,0,SamuelGong/Klotski,101423580,Verilog,Klotski,32846,1,2023-11-23 06:21:05+00:00,"['klotski', 'fpga', 'huarongdao', 'ise', 'digital-logic']",https://api.github.com/licenses/agpl-3.0
253,https://github.com/chunzhimu/NanEye_2D.git,2017-09-06 04:15:48+00:00,This is the NanEye 2D sensor data collecting system I made with Verilog HDL(on Altera),2,chunzhimu/NanEye_2D,102561834,Verilog,NanEye_2D,8670,0,2022-10-21 02:08:02+00:00,[],None
254,https://github.com/vt-ece4530-f17/lecture04-090717-code.git,2017-09-07 00:18:20+00:00,,0,vt-ece4530-f17/lecture04-090717-code,102670920,Verilog,lecture04-090717-code,442,0,2017-09-07 00:19:41+00:00,[],None
255,https://github.com/teteuesteves/Arquitetura.git,2017-10-04 02:14:58+00:00,Test,0,teteuesteves/Arquitetura,105723831,Verilog,Arquitetura,1,0,2017-10-04 02:35:25+00:00,[],None
256,https://github.com/sasha8313/SingleMaccFractionalDecimator.git,2017-10-02 18:21:11+00:00,Fractional decimator example based on MACC architecture,0,sasha8313/SingleMaccFractionalDecimator,105568787,Verilog,SingleMaccFractionalDecimator,3,0,2017-10-02 18:22:07+00:00,[],None
257,https://github.com/sasha8313/SingleMaccFilter.git,2017-10-02 17:42:47+00:00,Filter example based on MACC architecture,0,sasha8313/SingleMaccFilter,105564910,Verilog,SingleMaccFilter,4,0,2017-10-02 17:44:07+00:00,[],None
258,https://github.com/Alindsey01/5CyleCPU.git,2017-09-25 13:06:59+00:00,5 cycle cpu modeled in verilog hdl,0,Alindsey01/5CyleCPU,104751084,Verilog,5CyleCPU,6,0,2017-09-25 13:09:02+00:00,[],None
259,https://github.com/woo-cie/cpuex_g2.git,2017-09-26 05:51:10+00:00,,0,woo-cie/cpuex_g2,104841494,Verilog,cpuex_g2,22,0,2023-01-28 12:43:42+00:00,[],None
260,https://github.com/Moogert/ece350-lab3.git,2017-09-25 23:19:44+00:00,derpderpderp,0,Moogert/ece350-lab3,104811633,Verilog,ece350-lab3,275,0,2017-09-27 22:21:02+00:00,[],None
261,https://github.com/isvallrod/ProyectoMicros.git,2017-09-26 21:15:54+00:00,,0,isvallrod/ProyectoMicros,104938533,Verilog,ProyectoMicros,33,0,2017-09-27 17:06:40+00:00,[],None
262,https://github.com/suhasspai/comparch-verilog.git,2017-09-25 05:16:38+00:00,Some Verilog code.,0,suhasspai/comparch-verilog,104705955,Verilog,comparch-verilog,7,0,2017-09-25 05:20:21+00:00,[],None
263,https://github.com/SonsOfDlaiton/TomasuloProc.git,2017-10-13 05:43:11+00:00,,1,SonsOfDlaiton/TomasuloProc,106782764,Verilog,TomasuloProc,8850,0,2017-10-13 05:44:26+00:00,[],None
264,https://github.com/vishnugottiparthy/lab5.git,2017-10-17 22:25:42+00:00,Lab 5 (ADC/DAC),0,vishnugottiparthy/lab5,107330681,Verilog,lab5,3221,0,2017-10-17 22:27:56+00:00,[],None
265,https://github.com/testkoyetw/pressy-buttons.git,2017-10-16 02:26:43+00:00,Simple FPGA game project,1,testkoyetw/pressy-buttons,107068510,Verilog,pressy-buttons,4160,0,2018-05-12 12:18:46+00:00,[],None
266,https://github.com/Trevor16gordon/Processor-Verilog.git,2017-10-17 04:46:06+00:00,,0,Trevor16gordon/Processor-Verilog,107219058,Verilog,Processor-Verilog,1284,0,2017-10-17 05:02:09+00:00,[],None
267,https://github.com/davimmorales/tucanOS-operating-system.git,2017-10-16 13:21:54+00:00,An operating system to run programs compiled by Caterpiler on Galetron.,0,davimmorales/tucanOS-operating-system,107130424,Verilog,tucanOS-operating-system,51073,0,2018-03-05 21:04:46+00:00,[],None
268,https://github.com/sgxshan/Digital-System-Design.git,2017-10-05 22:34:09+00:00,,0,sgxshan/Digital-System-Design,105947093,Verilog,Digital-System-Design,20688,0,2017-10-05 22:38:42+00:00,[],None
269,https://github.com/vt-ece4530-f17/lecture10-100517-code.git,2017-10-05 12:51:17+00:00,,0,vt-ece4530-f17/lecture10-100517-code,105889440,Verilog,lecture10-100517-code,733,0,2017-10-05 12:53:38+00:00,[],None
270,https://github.com/andersenchan/Self-Driving-Car.git,2017-10-15 05:25:30+00:00,Programmed an FPGA to create a self-driving-car that uses an ultrasonic sensor to detect obstacles and move motors accordingly.,0,andersenchan/Self-Driving-Car,106986179,Verilog,Self-Driving-Car,2,0,2017-10-15 15:24:13+00:00,[],None
271,https://github.com/Samjwest5/Combination-Lock-FSM.git,2017-09-14 00:05:50+00:00,A classic 3-Combo Lock FSM,0,Samjwest5/Combination-Lock-FSM,103464154,Verilog,Combination-Lock-FSM,1,0,2017-09-14 00:10:03+00:00,[],None
272,https://github.com/BryanLX/RollingGame_Verilog.git,2017-09-21 17:26:59+00:00,"A game programmed with FPGA, detail is in the presentation.pdf. For running this game , you need got a DES2 board connect with your monitor",0,BryanLX/RollingGame_Verilog,104378055,Verilog,RollingGame_Verilog,1292,0,2017-09-25 09:18:06+00:00,[],None
273,https://github.com/Ropecito/Proyecto_1_micros_II_2017.git,2017-09-21 20:12:30+00:00,,0,Ropecito/Proyecto_1_micros_II_2017,104394105,Verilog,Proyecto_1_micros_II_2017,35,0,2017-09-21 21:02:55+00:00,[],None
274,https://github.com/rakeshku-test/uart.git,2017-08-23 09:16:29+00:00,,0,rakeshku-test/uart,101161640,Verilog,uart,21,0,2017-08-23 09:22:34+00:00,[],
275,https://github.com/DCJJ-Jasper/Pipelined-MIPS-CPU.git,2017-08-26 06:33:25+00:00,,0,DCJJ-Jasper/Pipelined-MIPS-CPU,101467758,Verilog,Pipelined-MIPS-CPU,29624,0,2017-08-26 06:40:16+00:00,[],None
276,https://github.com/fondachau/cpen311-lab1.git,2017-09-15 17:53:40+00:00,,0,fondachau/cpen311-lab1,103686010,Verilog,cpen311-lab1,48,0,2017-09-15 17:56:53+00:00,[],None
277,https://github.com/DunniAdenuga/SimonGame.git,2017-09-12 02:30:31+00:00,,0,DunniAdenuga/SimonGame,103212201,Verilog,SimonGame,2808,0,2017-09-12 02:32:47+00:00,[],None
278,https://github.com/srinivasg137/test.git,2017-09-17 04:12:07+00:00,my test repo - first one,0,srinivasg137/test,103802221,Verilog,test,0,0,2017-09-17 04:51:32+00:00,[],None
279,https://github.com/es717249/RegisterFile.git,2017-10-20 02:16:45+00:00,Archivos del register file,0,es717249/RegisterFile,107621328,Verilog,RegisterFile,6,0,2017-10-20 02:18:47+00:00,[],None
280,https://github.com/Lucas110550/System17.git,2017-09-21 05:24:05+00:00,System 17,0,Lucas110550/System17,104305228,Verilog,System17,1362,0,2017-09-21 05:26:38+00:00,[],https://api.github.com/licenses/gpl-2.0
281,https://github.com/amo25/P2_DD1.git,2017-10-21 17:05:53+00:00,Backup verilog files for project 2,0,amo25/P2_DD1,107799174,Verilog,P2_DD1,756,0,2017-10-21 17:09:08+00:00,[],None
282,https://github.com/radioyoho/prac2.git,2017-10-22 18:09:28+00:00,Práctica 2 de Arquitectura de computadoras,1,radioyoho/prac2,107890405,Verilog,prac2,3930,0,2017-10-22 18:19:32+00:00,[],None
283,https://github.com/SwagarikaGiri/MIPS_32bit_processor.git,2017-10-22 03:14:39+00:00,single cycle 32 bit processor that can perform arithmetic operation,0,SwagarikaGiri/MIPS_32bit_processor,107833685,Verilog,MIPS_32bit_processor,66,0,2017-10-22 03:19:51+00:00,[],None
284,https://github.com/fondachau/cpen311lab3.git,2017-10-29 05:49:56+00:00,,0,fondachau/cpen311lab3,108708820,Verilog,cpen311lab3,82,0,2017-10-31 05:52:17+00:00,[],None
285,https://github.com/pilith/fpga.git,2017-10-29 20:25:09+00:00,Programming stuff for go board,0,pilith/fpga,108768464,Verilog,fpga,42,0,2017-11-20 22:32:59+00:00,[],None
286,https://github.com/baoyuxu/xCPU.git,2017-10-27 12:45:57+00:00,"homebrew CPU with FPGA & Verilog, following <CPU自制入门>",0,baoyuxu/xCPU,108545106,Verilog,xCPU,12,0,2023-01-28 13:35:36+00:00,[],None
287,https://github.com/CodyRJoy/Advanced_Logic_Design_Repo.git,2017-10-25 04:18:49+00:00,Repo of code for ELC5311 Advanced Digital Logic,0,CodyRJoy/Advanced_Logic_Design_Repo,108219046,Verilog,Advanced_Logic_Design_Repo,2144,0,2017-10-25 04:35:47+00:00,[],None
288,https://github.com/boffkolt/FPGA.git,2017-10-02 11:23:39+00:00,,0,boffkolt/FPGA,105526603,Verilog,FPGA,19283,0,2020-10-26 14:05:41+00:00,[],None
289,https://github.com/CristoAluUlpgc/SI.git,2017-10-06 16:24:29+00:00,SI,0,CristoAluUlpgc/SI,106026132,Verilog,SI,7,0,2017-10-06 16:27:48+00:00,[],None
290,https://github.com/vitbaq/can-project.git,2017-10-20 23:18:29+00:00,Esse repositório possui o objetivo de implementar em Verilog os módulos de CAN Decoder e BIT Timing.,0,vitbaq/can-project,107735152,Verilog,can-project,11479,0,2017-11-07 03:32:26+00:00,[],https://api.github.com/licenses/gpl-3.0
291,https://github.com/HM2D/Single-Cycle-CPU.git,2017-10-21 16:08:57+00:00,A single cycle cpu written in verilog,0,HM2D/Single-Cycle-CPU,107794867,Verilog,Single-Cycle-CPU,74,0,2017-10-21 16:10:45+00:00,[],None
292,https://github.com/whycantiuseleen/8-Bit-ALU.git,2017-10-20 03:19:35+00:00,,0,whycantiuseleen/8-Bit-ALU,107627095,Verilog,8-Bit-ALU,1032,0,2017-10-20 03:46:28+00:00,[],None
293,https://github.com/ajudd96/Lab8-14.git,2017-10-18 21:05:18+00:00,An undergraduate Computer Architecture course assignment created during the Fall 2017 semester.,0,ajudd96/Lab8-14,107462928,Verilog,Lab8-14,43,0,2023-01-27 22:14:13+00:00,[],None
294,https://github.com/pvsfair/TCC.git,2017-10-23 14:44:16+00:00,Repositório com o código do TCC,0,pvsfair/TCC,107995823,Verilog,TCC,47151,0,2017-12-19 01:51:50+00:00,[],None
295,https://github.com/Soo-Q6/simple_CPU.git,2017-10-28 08:06:49+00:00,,0,Soo-Q6/simple_CPU,108631285,Verilog,simple_CPU,76,0,2017-10-28 08:09:55+00:00,[],None
296,https://github.com/emilio93/proyecto1-digitalesii.git,2017-09-16 02:31:03+00:00,proyecto1-digitalesii-iiciclo2017,0,emilio93/proyecto1-digitalesii,103718299,Verilog,proyecto1-digitalesii,12716,0,2017-09-17 23:15:19+00:00,[],None
297,https://github.com/tom01h/ArirhmeticBasic.git,2017-09-16 09:07:18+00:00,,0,tom01h/ArirhmeticBasic,103739754,Verilog,ArirhmeticBasic,82,0,2019-09-26 14:44:15+00:00,[],None
298,https://github.com/7akase/verilog_base.git,2017-09-19 13:34:03+00:00,,0,7akase/verilog_base,104079186,Verilog,verilog_base,3,0,2017-09-19 13:35:03+00:00,[],None
299,https://github.com/campsandrew/MIPS-Based-Processor.git,2017-09-05 19:45:51+00:00,,0,campsandrew/MIPS-Based-Processor,102523119,Verilog,MIPS-Based-Processor,50,0,2017-09-11 18:37:11+00:00,[],None
300,https://github.com/Moogert/ece350-lab2.git,2017-09-29 16:20:09+00:00,that's what xe said ,0,Moogert/ece350-lab2,105293321,Verilog,ece350-lab2,0,0,2017-09-29 16:41:20+00:00,[],None
301,https://github.com/a3794110/FPFA_Image_Proccessing.git,2017-09-19 14:33:06+00:00,,0,a3794110/FPFA_Image_Proccessing,104086306,Verilog,FPFA_Image_Proccessing,26,0,2020-04-25 20:14:57+00:00,[],None
302,https://github.com/VladPodilnyk/DigitalDesign.git,2017-10-05 10:05:24+00:00,Altera digital design labs,0,VladPodilnyk/DigitalDesign,105874984,Verilog,DigitalDesign,12,0,2023-01-28 18:58:59+00:00,[],None
303,https://github.com/paaalatine/UART-interface-controller.git,2017-10-14 10:28:34+00:00,,0,paaalatine/UART-interface-controller,106918934,Verilog,UART-interface-controller,17,0,2019-02-04 14:34:08+00:00,[],None
304,https://github.com/joshua-newhouse/CS4341-ALU.git,2017-10-14 19:44:08+00:00,,0,joshua-newhouse/CS4341-ALU,106957659,Verilog,CS4341-ALU,83,0,2017-12-01 13:32:48+00:00,[],None
305,https://github.com/samvidbpandya/VLSI_SystemVerilog.git,2017-10-19 09:33:29+00:00,,0,samvidbpandya/VLSI_SystemVerilog,107526708,Verilog,VLSI_SystemVerilog,248,0,2017-11-15 19:45:49+00:00,['systemverilog'],None
306,https://github.com/hakjong/bombgame.git,2017-10-24 19:28:30+00:00,FPGA Snake-like game,0,hakjong/bombgame,108173629,Verilog,bombgame,11455,0,2018-03-31 03:38:54+00:00,[],None
307,https://github.com/steindaian/Chronometer.git,2017-10-18 17:04:10+00:00,,0,steindaian/Chronometer,107438255,Verilog,Chronometer,21,0,2017-10-18 17:06:11+00:00,[],None
308,https://github.com/Jangles16/ECE473_LAB6-PIPELINE_REG.git,2017-10-26 14:41:45+00:00,,0,Jangles16/ECE473_LAB6-PIPELINE_REG,108424205,Verilog,ECE473_LAB6-PIPELINE_REG,33840,0,2017-10-26 14:43:23+00:00,[],None
309,https://github.com/cacauvicosa/verilog.git,2017-09-14 16:44:27+00:00,Verilog Examples,2,cacauvicosa/verilog,103557542,Verilog,verilog,89,0,2022-07-07 16:58:18+00:00,[],None
310,https://github.com/david-house/MaxII_Blinky.git,2017-09-09 15:01:39+00:00,Irregular blinky example with Verilog on Max II CPLD,0,david-house/MaxII_Blinky,102962868,Verilog,MaxII_Blinky,2,0,2017-09-09 15:01:45+00:00,[],None
311,https://github.com/surajmehta95/LEGV8-Processor.git,2017-08-31 23:46:56+00:00,,1,surajmehta95/LEGV8-Processor,102054891,Verilog,LEGV8-Processor,17,0,2019-06-20 17:06:40+00:00,[],None
312,https://github.com/wivill/digitales2.git,2017-08-31 23:36:26+00:00,Repo para proyectos y tareas del curso Circuitos Digitales II,0,wivill/digitales2,102054394,Verilog,digitales2,20,0,2017-08-31 23:53:27+00:00,[],None
313,https://github.com/rstrand2357/laser_project.git,2017-09-02 20:48:55+00:00,,0,rstrand2357/laser_project,102222736,Verilog,laser_project,3,0,2017-09-02 20:50:32+00:00,[],None
314,https://github.com/lygztq/pipeCPU.git,2017-09-09 08:35:57+00:00,,0,lygztq/pipeCPU,102939836,Verilog,pipeCPU,16518,0,2017-09-09 08:40:41+00:00,[],None
315,https://github.com/mouse-blink/Counter7SD.git,2017-09-10 10:30:33+00:00,,0,mouse-blink/Counter7SD,103021115,Verilog,Counter7SD,40,0,2017-09-10 10:47:15+00:00,[],https://api.github.com/licenses/gpl-3.0
316,https://github.com/jameswhqi/summer-electronics.git,2017-08-22 01:23:47+00:00,,0,jameswhqi/summer-electronics,101006944,Verilog,summer-electronics,61889,0,2017-09-02 06:35:14+00:00,[],None
317,https://github.com/Jackwin/UDP.git,2017-09-05 13:57:33+00:00,,0,Jackwin/UDP,102487954,Verilog,UDP,56,0,2017-09-05 14:01:43+00:00,[],None
318,https://github.com/mystorm-org/Guide.git,2017-09-13 10:40:50+00:00,Guides and documentation for myStorm products and activities,1,mystorm-org/Guide,103387408,Verilog,Guide,5055,0,2017-09-18 12:00:02+00:00,[],None
319,https://github.com/Samjwest5/HDL.git,2017-09-13 23:46:12+00:00,A variety of units that I designed in Verilog for use in prototyping a calculator,0,Samjwest5/HDL,103463035,Verilog,HDL,5,0,2017-09-14 00:01:35+00:00,[],None
320,https://github.com/akuru003/CS161L.git,2017-09-17 02:54:36+00:00,,0,akuru003/CS161L,103798741,Verilog,CS161L,381,0,2017-09-17 03:45:48+00:00,[],None
321,https://github.com/newjuzv/Lab_Digitales.git,2017-09-06 17:30:32+00:00,,0,newjuzv/Lab_Digitales,102638376,Verilog,Lab_Digitales,9,0,2019-10-21 23:31:46+00:00,[],None
322,https://github.com/Thyristor/Nios-II.git,2017-09-23 20:38:02+00:00,Nios II Processor on a FPGA,0,Thyristor/Nios-II,104597589,Verilog,Nios-II,8565,0,2022-08-13 14:37:00+00:00,[],None
323,https://github.com/paaalatine/digital-design-LEDs.git,2017-09-19 06:46:35+00:00,,0,paaalatine/digital-design-LEDs,104037216,Verilog,digital-design-LEDs,5,0,2017-09-19 06:47:07+00:00,[],None
324,https://github.com/benghaun/Mini-Hardware-Project.git,2017-10-05 05:15:54+00:00,Mini hardware project for 50.002 1D project,0,benghaun/Mini-Hardware-Project,105852042,Verilog,Mini-Hardware-Project,219,0,2018-10-02 16:47:26+00:00,[],None
325,https://github.com/cwkd/50.002-MHP-FPGA-Tester.git,2017-10-08 07:54:30+00:00,,1,cwkd/50.002-MHP-FPGA-Tester,106159264,Verilog,50.002-MHP-FPGA-Tester,394,0,2017-10-08 07:57:27+00:00,[],None
326,https://github.com/binaray/mojo_fa_tester.git,2017-10-08 12:50:24+00:00,,0,binaray/mojo_fa_tester,106175824,Verilog,mojo_fa_tester,1660,0,2017-10-18 09:40:25+00:00,[],None
327,https://github.com/mjalvar/sv_uvm_tutorial.git,2017-10-05 23:24:31+00:00,SystemVerilog UVM tutorial,0,mjalvar/sv_uvm_tutorial,105950166,Verilog,sv_uvm_tutorial,14,0,2017-10-06 01:13:30+00:00,[],https://api.github.com/licenses/gpl-3.0
328,https://github.com/shkang3813/EE371.git,2017-10-06 22:00:46+00:00,EE371 Projects,0,shkang3813/EE371,106053745,Verilog,EE371,203356,0,2017-12-06 06:18:51+00:00,[],None
329,https://github.com/jojo23333/Elevator.git,2017-09-05 06:44:08+00:00,,0,jojo23333/Elevator,102444407,Verilog,Elevator,103782,0,2017-09-09 13:00:09+00:00,[],None
330,https://github.com/rhartnett1233/Honors-Thesis.git,2017-09-30 20:01:27+00:00,,0,rhartnett1233/Honors-Thesis,105397278,Verilog,Honors-Thesis,27671,0,2018-05-08 18:20:36+00:00,[],None
331,https://github.com/juanmard/screen-leds.git,2017-09-30 21:43:04+00:00,,2,juanmard/screen-leds,105402696,Verilog,screen-leds,1643,0,2020-07-30 23:09:15+00:00,[],None
332,https://github.com/ric1234/FPGA_Modules.git,2017-10-09 17:36:40+00:00,This is the repository for all basic FPGA modules that I am working on. The modules are written in VHDL or Verilog.,1,ric1234/FPGA_Modules,106314699,Verilog,FPGA_Modules,118466,0,2017-10-09 18:35:48+00:00,[],None
333,https://github.com/atibhav21/CS-M152A.git,2017-10-10 06:45:53+00:00,,0,atibhav21/CS-M152A,106378757,Verilog,CS-M152A,12404,0,2018-01-12 00:20:30+00:00,[],None
334,https://github.com/REDDigitales/Teor-a-Micros.git,2017-09-20 23:03:19+00:00,Proyectos 1 y 2 ,0,REDDigitales/Teor-a-Micros,104276293,Verilog,Teor-a-Micros,61,0,2017-09-27 02:08:15+00:00,[],None
335,https://github.com/PatIChu/Lightsout-Game.git,2017-09-20 03:08:06+00:00,,0,PatIChu/Lightsout-Game,104158819,Verilog,Lightsout-Game,9,0,2017-09-20 03:15:58+00:00,[],None
336,https://github.com/joshuaccl/EE396.git,2017-09-24 09:51:39+00:00,Simon Says on the Digilent FPGA board,0,joshuaccl/EE396,104634064,Verilog,EE396,17,0,2018-05-26 09:05:52+00:00,[],None
337,https://github.com/rostamisani/Gem5.git,2017-08-29 06:00:20+00:00,cache replacement policy,0,rostamisani/Gem5,101724529,Verilog,Gem5,11,0,2023-02-14 22:01:03+00:00,[],https://api.github.com/licenses/bsd-2-clause
338,https://github.com/anikl9705/CompArch.git,2017-08-24 08:35:48+00:00,,0,anikl9705/CompArch,101272806,Verilog,CompArch,1727,0,2017-08-24 08:37:51+00:00,[],None
339,https://github.com/Joseph2795/MIPS_processor.git,2017-08-23 15:43:43+00:00,,0,Joseph2795/MIPS_processor,101197729,Verilog,MIPS_processor,10,0,2017-08-23 16:37:57+00:00,[],None
340,https://github.com/Shironofenny/BioEE_USPSTAT.git,2017-08-23 17:18:36+00:00,,0,Shironofenny/BioEE_USPSTAT,101206502,Verilog,BioEE_USPSTAT,1172,0,2017-08-23 17:18:51+00:00,[],None
341,https://github.com/rikitoro/IS3_digital_HDL_02_components.git,2017-10-17 23:32:38+00:00,,0,rikitoro/IS3_digital_HDL_02_components,107335173,Verilog,IS3_digital_HDL_02_components,7,0,2017-10-17 23:44:47+00:00,[],None
342,https://github.com/EzeLamar/labo4_Embebidos.git,2017-10-20 18:13:31+00:00,laboratorio 4 de la materia Sistemas Embebidos,0,EzeLamar/labo4_Embebidos,107711250,Verilog,labo4_Embebidos,252,0,2017-10-20 18:16:27+00:00,[],None
343,https://github.com/mgordon34/proj1.git,2017-10-22 21:02:45+00:00,,0,mgordon34/proj1,107902619,Verilog,proj1,4,0,2017-10-22 21:04:00+00:00,[],None
344,https://github.com/Phlosioneer/pipelined-mips.git,2017-10-25 18:50:43+00:00,,0,Phlosioneer/pipelined-mips,108311990,Verilog,pipelined-mips,717,0,2017-10-25 18:51:41+00:00,[],None
345,https://github.com/rishabh-mitra/FPGA_digitalclock.git,2017-10-28 18:23:26+00:00,,0,rishabh-mitra/FPGA_digitalclock,108673440,Verilog,FPGA_digitalclock,2,0,2017-10-28 19:08:22+00:00,[],None
346,https://github.com/firen777/CS147Prj2.git,2017-10-25 07:54:33+00:00,CS147Prj2,0,firen777/CS147Prj2,108238037,Verilog,CS147Prj2,590,0,2017-11-26 07:29:56+00:00,[],None
347,https://github.com/jiggyD/2x4decoder-4x1mux-majority-in-verilog.git,2017-09-28 04:52:44+00:00,Circuit simulation using verilog ,0,jiggyD/2x4decoder-4x1mux-majority-in-verilog,105103701,Verilog,2x4decoder-4x1mux-majority-in-verilog,57,0,2017-09-28 04:56:24+00:00,[],None
348,https://github.com/mr-rohankumar/MiniProc.git,2017-10-03 17:25:55+00:00,To explore copmuter hardware design by simulating a basic CPU with ALU and an array of 32 registers.,0,mr-rohankumar/MiniProc,105681119,Verilog,MiniProc,86,0,2017-10-03 17:43:50+00:00,['verilog'],https://api.github.com/licenses/mit
349,https://github.com/finnball/igloo.git,2017-10-02 14:52:01+00:00,ice40 project builder,1,finnball/igloo,105546923,Verilog,igloo,140,0,2019-02-20 18:05:48+00:00,[],https://api.github.com/licenses/gpl-3.0
350,https://github.com/cwkd/50.002-1D.git,2017-10-18 13:12:04+00:00,8-Bit Arithmetic Logic Unit,3,cwkd/50.002-1D,107410053,Verilog,50.002-1D,6227,0,2017-10-18 14:03:17+00:00,[],None
351,https://github.com/puroh/preocesador_segmentado.git,2017-10-27 15:11:20+00:00, La  segmentación  (pipelining)  es  una   técnica  de  implementación  por  la  cual  se solapa la ejecución de multiples instrucciones.,0,puroh/preocesador_segmentado,108561032,Verilog,preocesador_segmentado,150,0,2017-10-27 15:17:29+00:00,[],https://api.github.com/licenses/gpl-3.0
352,https://github.com/DexterZ7/7-Segment-Display.git,2017-09-02 08:50:29+00:00,,0,DexterZ7/7-Segment-Display,102184386,Verilog,7-Segment-Display,2,0,2017-09-02 08:50:39+00:00,[],None
353,https://github.com/Vakme/labjoslcd2.git,2017-10-26 17:49:23+00:00,,0,Vakme/labjoslcd2,108446173,Verilog,labjoslcd2,91,0,2017-10-31 15:56:25+00:00,[],None
354,https://github.com/Crowdedlight/Robot_Electronics_2017.git,2017-10-13 20:25:54+00:00,,0,Crowdedlight/Robot_Electronics_2017,106870127,Verilog,Robot_Electronics_2017,8237,0,2017-10-31 15:44:54+00:00,[],None
355,https://github.com/Nie13/LRT_VHDL.git,2017-09-18 20:41:32+00:00,,0,Nie13/LRT_VHDL,103989757,Verilog,LRT_VHDL,881,0,2017-09-25 04:11:11+00:00,[],None
356,https://github.com/JuJuLY/TicTacToe-verilog.git,2017-09-19 02:09:55+00:00,Course final project. Team work with another teammate.,2,JuJuLY/TicTacToe-verilog,104014124,Verilog,TicTacToe-verilog,49,0,2019-05-07 19:34:54+00:00,[],None
357,https://github.com/fabian-astorga/jof-processor.git,2017-09-23 22:24:33+00:00,Primer proyecto de Arquitectura de Computadores I - JOF,0,fabian-astorga/jof-processor,104602898,Verilog,jof-processor,50046,0,2020-07-18 04:04:28+00:00,[],None
358,https://github.com/gloryobi/Computer-Architecture.git,2017-09-22 03:18:13+00:00,Computer Architecture,0,gloryobi/Computer-Architecture,104426331,Verilog,Computer-Architecture,213,0,2018-04-04 17:07:08+00:00,[],None
359,https://github.com/dymnz/FPGA.git,2017-09-25 11:54:07+00:00,,0,dymnz/FPGA,104743791,Verilog,FPGA,12232,0,2017-09-29 08:32:30+00:00,[],None
360,https://github.com/RetiredPirate/cs333_Verilog.git,2017-09-25 17:24:10+00:00,,0,RetiredPirate/cs333_Verilog,104780270,Verilog,cs333_Verilog,8,0,2017-09-26 18:23:44+00:00,[],None
361,https://github.com/yufeilim3/MHP.git,2017-10-07 16:04:30+00:00,,0,yufeilim3/MHP,106111108,Verilog,MHP,325,0,2017-10-07 16:07:06+00:00,[],None
362,https://github.com/dmsakimb/MIPS.git,2017-10-19 08:06:59+00:00,,0,dmsakimb/MIPS,107516776,Verilog,MIPS,134057,0,2017-10-19 08:23:25+00:00,[],None
363,https://github.com/Nie13/do_inverse.git,2017-10-10 05:29:49+00:00,,0,Nie13/do_inverse,106372173,Verilog,do_inverse,1817,0,2017-10-23 20:17:26+00:00,[],None
364,https://github.com/florinaaelenaa/two-dimensional-cellular-automata.git,2017-10-24 19:40:43+00:00,,0,florinaaelenaa/two-dimensional-cellular-automata,108174872,Verilog,two-dimensional-cellular-automata,4,0,2017-10-24 20:17:31+00:00,[],None
365,https://github.com/GabrielFM/TG_FPGA.git,2017-10-17 13:41:12+00:00,,0,GabrielFM/TG_FPGA,107273989,Verilog,TG_FPGA,37497,0,2017-10-17 14:41:29+00:00,[],None
366,https://github.com/mlherd/navibot.git,2017-10-22 05:23:42+00:00,FPGA Powered Wi-Fi controlled line fallowing robot with a camera,0,mlherd/navibot,107839807,Verilog,navibot,322,0,2017-10-22 05:25:58+00:00,[],None
367,https://github.com/TaylorWilton/COMP311-Assignment2.git,2017-08-31 00:07:05+00:00,Assignment to create elements of a RISC CPU Datapath,0,TaylorWilton/COMP311-Assignment2,101940179,Verilog,COMP311-Assignment2,106,0,2017-09-06 08:41:55+00:00,[],None
368,https://github.com/zhaojialu123/ECEN350.git,2017-08-29 02:20:16+00:00,,0,zhaojialu123/ECEN350,101708948,Verilog,ECEN350,338,0,2017-08-29 13:14:51+00:00,[],None
369,https://github.com/nguyenmanhdang90/FPGA.git,2017-09-19 14:21:00+00:00,Student-project,1,nguyenmanhdang90/FPGA,104084852,Verilog,FPGA,2685,0,2022-03-25 22:40:18+00:00,"['fpga', 'altera', 'hardware-designs', 'encryption', 'aes-encryption', 'des-encryption', 'student-project']",None
370,https://github.com/ztyst/Piano-Tiles-CSC258.git,2017-09-19 21:36:02+00:00,CSC258 Final Project,0,ztyst/Piano-Tiles-CSC258,104131430,Verilog,Piano-Tiles-CSC258,15504,0,2020-04-21 20:10:12+00:00,[],None
371,https://github.com/dpenaz/ECE574A-Assignment1.git,2017-09-20 01:32:03+00:00,,1,dpenaz/ECE574A-Assignment1,104149779,Verilog,ECE574A-Assignment1,345,0,2017-09-20 01:38:02+00:00,[],None
372,https://github.com/RicardoMetz/Sistemas-Digitais.git,2017-10-04 23:38:15+00:00,Trabalhos da disciplina de sistemas digitais,0,RicardoMetz/Sistemas-Digitais,105830370,Verilog,Sistemas-Digitais,10,0,2017-10-05 00:02:08+00:00,[],None
373,https://github.com/nikhil1198/8-bit-ALU.git,2017-10-04 08:32:21+00:00,,0,nikhil1198/8-bit-ALU,105746724,Verilog,8-bit-ALU,41,0,2017-10-04 08:36:57+00:00,[],None
374,https://github.com/amarnathajay/Verilog_Assignment.git,2017-10-05 03:15:27+00:00,,0,amarnathajay/Verilog_Assignment,105844613,Verilog,Verilog_Assignment,2500,0,2017-10-05 03:19:26+00:00,[],None
375,https://github.com/C47D/MycaProject.git,2017-10-06 00:50:01+00:00,Verilog project done years ago at school,0,C47D/MycaProject,105954947,Verilog,MycaProject,14141,0,2017-10-06 00:56:57+00:00,[],None
376,https://github.com/b04902009/2017_ca.git,2017-10-06 07:27:03+00:00,"Computer Architecture (NTU CSIE, Fall 2017)",0,b04902009/2017_ca,105978058,Verilog,2017_ca,9904,0,2018-04-30 14:57:41+00:00,[],None
377,https://github.com/MrDeeky/Rythm-Game.git,2017-09-23 18:28:56+00:00,Guitar Hero based game using verilog,0,MrDeeky/Rythm-Game,104589848,Verilog,Rythm-Game,16,0,2017-09-23 18:29:09+00:00,[],None
378,https://github.com/noeldiviney/DDS32_lib.git,2017-10-04 22:21:37+00:00,,0,noeldiviney/DDS32_lib,105824869,Verilog,DDS32_lib,32,0,2017-10-05 03:24:40+00:00,[],https://api.github.com/licenses/bsd-3-clause
379,https://github.com/AdityaPawar5/Equivalence-Checking.git,2017-10-24 00:16:19+00:00,,0,AdityaPawar5/Equivalence-Checking,108055541,Verilog,Equivalence-Checking,27,0,2017-10-24 00:49:15+00:00,[],None
380,https://github.com/orodrig6/FPGA_4Bit_Adder.git,2017-08-24 00:10:36+00:00,Same MIMAS FPGA used for this project. 4 bit Binary adder was constructed using the 8 Dip switches as two 4-bit inputs ,0,orodrig6/FPGA_4Bit_Adder,101235513,Verilog,FPGA_4Bit_Adder,5206,0,2017-08-24 00:30:13+00:00,[],None
381,https://github.com/AIDreamer/MipsSimulation.git,2017-08-21 23:54:07+00:00,Mips simulation using Verilog,1,AIDreamer/MipsSimulation,101001802,Verilog,MipsSimulation,1020,0,2017-08-21 23:54:16+00:00,[],None
382,https://github.com/donghyun3363/factorial_project.git,2017-08-22 06:49:09+00:00,,0,donghyun3363/factorial_project,101030839,Verilog,factorial_project,26,0,2017-08-22 06:50:14+00:00,[],None
383,https://github.com/PaoloMonti42/DualVth.git,2017-08-29 12:28:58+00:00,,1,PaoloMonti42/DualVth,101758706,Verilog,DualVth,165,0,2017-08-29 12:59:14+00:00,[],None
384,https://github.com/ryanjsims/lab369a.git,2017-09-10 03:57:45+00:00,,0,ryanjsims/lab369a,103002044,Verilog,lab369a,285635,0,2017-10-18 10:32:11+00:00,[],None
385,https://github.com/Aidan-Kehoe/Verilog_Assembly_Labs.git,2017-08-23 13:27:46+00:00,,0,Aidan-Kehoe/Verilog_Assembly_Labs,101183114,Verilog,Verilog_Assembly_Labs,30905,0,2017-08-23 13:48:59+00:00,[],None
386,https://github.com/theerdha/Computer-Organization-and-Architecture.git,2017-08-25 18:57:13+00:00,,1,theerdha/Computer-Organization-and-Architecture,101433658,Verilog,Computer-Organization-and-Architecture,311,0,2018-05-29 05:08:03+00:00,[],None
387,https://github.com/harshana95/simpleProcessor.git,2017-08-28 16:08:20+00:00,simple processor implementation using verilog,0,harshana95/simpleProcessor,101661793,Verilog,simpleProcessor,3,0,2017-08-28 16:10:33+00:00,[],None
388,https://github.com/leoojg/SistemasDigitais.git,2017-08-29 19:01:43+00:00,,0,leoojg/SistemasDigitais,101796457,Verilog,SistemasDigitais,11,0,2017-12-14 17:25:32+00:00,[],None
389,https://github.com/mirkovich/MaquinaSensilla.git,2017-08-31 14:18:19+00:00,,0,mirkovich/MaquinaSensilla,102008445,Verilog,MaquinaSensilla,2612,0,2017-08-31 14:22:48+00:00,[],None
390,https://github.com/ramaxwell/MIPS-16b.git,2017-09-09 15:51:49+00:00,"16 bit MIPS Machine with 5 stage pipeline, data forwarding, and Decode stage branch prediction",0,ramaxwell/MIPS-16b,102966441,Verilog,MIPS-16b,2970,0,2020-01-29 04:03:57+00:00,[],None
391,https://github.com/EasonIp/ZhiXinClass1.git,2017-09-08 02:10:46+00:00,ZhiXinClass1;,0,EasonIp/ZhiXinClass1,102806136,Verilog,ZhiXinClass1,16745,0,2017-09-09 03:47:48+00:00,[],None
392,https://github.com/ghazalsahebzamani/RTL-Design-Datapath-Controlle.git,2017-09-08 13:03:51+00:00,"Digital Logic Design course project: A circuit for  8 - bit signed multiplication using Booth Algorithm  is to be designed and tested .  After a complete positive pulse appears on  go , the circuit reads  two  8 - bit  2’s complement data inputs from  Abus and  Bbus . In  the next several clock cycles the circuit  performs multiplication of these data inputs using Booth multiplication method. When done, the  done  signal  will  be  issue d for  exactly  one  clock  cycle  and  the  circuit  returns  again  to  the  state  waiting for next set of data inputs",0,ghazalsahebzamani/RTL-Design-Datapath-Controlle,102862148,Verilog,RTL-Design-Datapath-Controlle,23,0,2017-09-08 13:06:48+00:00,[],None
393,https://github.com/francodi65/arquitectura.git,2017-09-04 18:24:49+00:00,Repositorio para la materia arquitectura de computadoras,0,francodi65/arquitectura,102390227,Verilog,arquitectura,24824,0,2021-12-16 22:19:35+00:00,[],None
394,https://github.com/ERTuringLee/Digital-Watch.git,2017-10-28 03:19:31+00:00,2015년도 2학기 디지털시스템 설계(이명진 교수님),0,ERTuringLee/Digital-Watch,108616153,Verilog,Digital-Watch,82439,0,2017-10-28 03:37:00+00:00,[],None
395,https://github.com/Namrata7199/ceaser-cipher.git,2017-10-24 07:17:43+00:00,,1,Namrata7199/ceaser-cipher,108090920,Verilog,ceaser-cipher,254,0,2018-04-12 12:57:39+00:00,[],None
396,https://github.com/Linqing-Fu/Computer_architecture.git,2017-10-24 10:33:14+00:00,experiment of Computer architecture,0,Linqing-Fu/Computer_architecture,108112163,Verilog,Computer_architecture,5616,0,2017-10-24 10:53:13+00:00,[],None
397,https://github.com/Juju-62q/MIPS.git,2017-10-19 04:42:37+00:00,名古屋大学情報工学実験用のリポジトリ,0,Juju-62q/MIPS,107499099,Verilog,MIPS,154852,0,2017-10-19 04:50:15+00:00,[],https://api.github.com/licenses/bsd-3-clause
398,https://github.com/yufeilim3/1DCO3.git,2017-10-19 15:54:02+00:00,,0,yufeilim3/1DCO3,107567745,Verilog,1DCO3,886,0,2017-10-19 15:54:14+00:00,[],None
399,https://github.com/higuoxing/fpga-oscilloscope.git,2017-10-16 05:48:19+00:00,A toy oscilloscope. (Sampling in FPGA),0,higuoxing/fpga-oscilloscope,107083242,Verilog,fpga-oscilloscope,12,0,2019-10-09 06:08:47+00:00,[],None
400,https://github.com/JoshVanL/calc1_black_box.git,2017-10-09 12:37:33+00:00,calc1_black_box - Assignment 1 for Design Verification,0,JoshVanL/calc1_black_box,106281716,Verilog,calc1_black_box,6418,0,2018-06-06 23:02:36+00:00,[],None
401,https://github.com/bzisjo/freq_est.git,2017-10-18 16:26:11+00:00,,0,bzisjo/freq_est,107434030,Verilog,freq_est,4,0,2017-10-18 16:27:55+00:00,[],https://api.github.com/licenses/mit
402,https://github.com/Saulrodlil/Tarea11.git,2017-10-13 12:37:24+00:00,,0,Saulrodlil/Tarea11,106822403,Verilog,Tarea11,11,0,2017-10-13 12:46:39+00:00,[],None
403,https://github.com/SantSou/tarea11.git,2017-10-13 00:58:05+00:00,Basic MIPS processor,0,SantSou/tarea11,106760824,Verilog,tarea11,18,0,2017-10-13 00:59:19+00:00,[],None
404,https://github.com/pattylihua/8_bit_ALU-master.git,2017-10-20 03:59:13+00:00,,0,pattylihua/8_bit_ALU-master,107630347,Verilog,8_bit_ALU-master,788,0,2017-10-20 03:59:28+00:00,[],None
405,https://github.com/mraeia/CubeField.git,2017-09-13 15:22:27+00:00,,0,mraeia/CubeField,103416522,Verilog,CubeField,85,0,2017-09-13 15:25:28+00:00,[],None
406,https://github.com/barnfung/verilog.git,2017-09-13 23:52:47+00:00,various verilog modules,0,barnfung/verilog,103463431,Verilog,verilog,16,0,2017-09-13 23:54:04+00:00,[],https://api.github.com/licenses/gpl-3.0
407,https://github.com/noeldiviney/DDS24_lib.git,2017-10-04 22:17:33+00:00,,0,noeldiviney/DDS24_lib,105824537,Verilog,DDS24_lib,933,0,2017-10-05 03:10:07+00:00,[],https://api.github.com/licenses/bsd-3-clause
408,https://github.com/vt-ece4530-f17/hw4-ece4530-f17-0.git,2017-10-05 01:05:11+00:00,,0,vt-ece4530-f17/hw4-ece4530-f17-0,105835824,Verilog,hw4-ece4530-f17-0,119,0,2017-10-05 03:26:38+00:00,[],None
409,https://github.com/DavSanchez/SI-P1.git,2017-09-29 12:28:07+00:00,,0,DavSanchez/SI-P1,105269692,Verilog,SI-P1,5,0,2017-09-29 12:28:55+00:00,[],None
410,https://github.com/ryannyborg/ece369.git,2017-09-23 17:22:20+00:00,Repository to store all of our thoughts and work on ECE 369 labs at the University of Arizona.,0,ryannyborg/ece369,104585534,Verilog,ece369,51114,0,2017-11-14 01:35:11+00:00,[],None
411,https://github.com/jmfveneroso/arquitetura_de_computadores.git,2017-10-05 16:28:24+00:00,,0,jmfveneroso/arquitetura_de_computadores,105913703,Verilog,arquitetura_de_computadores,26906,0,2017-12-05 02:26:41+00:00,[],None
412,https://github.com/oleh-plotnikov/fir_filter.git,2017-08-22 12:36:25+00:00,Digital Bandpass FIR filter with serial architecture.,0,oleh-plotnikov/fir_filter,101061094,Verilog,fir_filter,90,0,2017-08-22 12:42:54+00:00,[],None
413,https://github.com/hidemikata/verilogcpu.git,2017-09-02 07:23:21+00:00,,0,hidemikata/verilogcpu,102180326,Verilog,verilogcpu,843,0,2018-06-10 20:25:58+00:00,[],None
414,https://github.com/liu1084455812/2017-2018-0.git,2017-09-06 11:40:49+00:00,,0,liu1084455812/2017-2018-0,102601540,Verilog,2017-2018-0,1164,0,2017-09-11 02:26:25+00:00,[],None
415,https://github.com/infi999/EECS2021.git,2017-09-07 16:53:27+00:00,assembly language,0,infi999/EECS2021,102763042,Verilog,EECS2021,3,0,2017-09-07 16:53:57+00:00,[],None
416,https://github.com/HNlzh/Hello-GitHub.git,2017-09-27 02:01:05+00:00,人生苦短，及时行乐。,0,HNlzh/Hello-GitHub,104959370,Verilog,Hello-GitHub,3,0,2017-09-27 02:18:41+00:00,[],None
417,https://github.com/taesikna/critical_path_extractor.git,2017-09-25 07:09:37+00:00,,0,taesikna/critical_path_extractor,104715537,Verilog,critical_path_extractor,1804,0,2017-09-25 16:00:33+00:00,[],https://api.github.com/licenses/mit
418,https://github.com/jfernand/hdl.git,2017-09-27 11:35:26+00:00,,0,jfernand/hdl,105010461,Verilog,hdl,5,0,2017-09-28 23:30:05+00:00,['hardware'],None
419,https://github.com/bestbeet/CreateSound_FPGA_Lab.git,2017-09-15 16:39:02+00:00,,0,bestbeet/CreateSound_FPGA_Lab,103679329,Verilog,CreateSound_FPGA_Lab,230,0,2017-10-23 18:51:11+00:00,[],None
420,https://github.com/mateu94/PA.git,2017-09-29 20:16:47+00:00,PA Project,0,mateu94/PA,105313335,Verilog,PA,143,0,2017-10-29 22:03:44+00:00,[],None
421,https://github.com/mlxcrs/VHDL.git,2017-10-06 11:30:59+00:00,Projects in VHDL,0,mlxcrs/VHDL,105997345,Verilog,VHDL,2627,0,2017-10-26 08:11:26+00:00,[],None
422,https://github.com/akshayapurohit23/Serial-Peripheral-Interface.git,2017-10-04 23:05:29+00:00,SPI interface with one master-slave pair,0,akshayapurohit23/Serial-Peripheral-Interface,105828240,Verilog,Serial-Peripheral-Interface,77,0,2017-10-04 23:08:13+00:00,[],None
423,https://github.com/yanjiuntw/FPGA_image_squash.git,2017-10-20 04:02:43+00:00,,0,yanjiuntw/FPGA_image_squash,107630616,Verilog,FPGA_image_squash,13,0,2018-09-22 03:40:49+00:00,[],None
424,https://github.com/LiberalMind/huashan.git,2017-10-16 14:32:11+00:00,Git practice for development,0,LiberalMind/huashan,107139413,Verilog,huashan,809,0,2017-10-16 14:51:38+00:00,[],None
425,https://github.com/varmil/td4-cpu-with-verilog.git,2017-10-16 01:34:57+00:00,create my first 4bit CPU with Verilog-HDL ! (use DE10-Lite),1,varmil/td4-cpu-with-verilog,107064252,Verilog,td4-cpu-with-verilog,57,0,2017-10-17 08:24:30+00:00,[],None
426,https://github.com/KuiLiangLin/verilog_dividend_divisor.git,2017-10-17 06:19:03+00:00,,0,KuiLiangLin/verilog_dividend_divisor,107226068,Verilog,verilog_dividend_divisor,239,0,2019-06-07 12:16:15+00:00,[],None
427,https://github.com/PhonePong/VLSI.git,2017-10-26 21:24:10+00:00,,0,PhonePong/VLSI,108467107,Verilog,VLSI,12758,0,2017-10-26 21:58:11+00:00,[],None
428,https://github.com/sahithi-rv/viola_jones.git,2017-10-29 06:33:18+00:00,,0,sahithi-rv/viola_jones,108711022,Verilog,viola_jones,2485,0,2017-11-30 15:49:08+00:00,[],None
429,https://github.com/Wayne0980/FPGA.git,2017-10-28 14:46:25+00:00,first commit,0,Wayne0980/FPGA,108657324,Verilog,FPGA,76823,0,2017-10-29 07:29:27+00:00,[],None
430,https://github.com/puroh/anillo_sistolico.git,2017-10-27 04:55:52+00:00,Ejecución paralela de algoritmos,0,puroh/anillo_sistolico,108500919,Verilog,anillo_sistolico,19,0,2017-10-27 05:17:55+00:00,[],https://api.github.com/licenses/gpl-3.0
431,https://github.com/cnw004/mips_cpu.git,2017-09-21 17:26:33+00:00,Pipelined mips processor written in Verilog,0,cnw004/mips_cpu,104378015,Verilog,mips_cpu,6751,0,2017-09-26 19:33:20+00:00,[],None
432,https://github.com/linhan94/national-competition-FPGA.git,2017-09-21 09:24:10+00:00,Verilog implementation of real time video FPGA,0,linhan94/national-competition-FPGA,104327823,Verilog,national-competition-FPGA,26750,0,2017-09-21 09:29:58+00:00,[],None
433,https://github.com/vt-ece4530-f17/msp430de.git,2017-09-06 19:31:11+00:00,,0,vt-ece4530-f17/msp430de,102649890,Verilog,msp430de,549,0,2017-09-06 19:32:47+00:00,[],None
434,https://github.com/TareqK/Microprocessor-Based-Systems-Course.git,2017-09-16 07:44:09+00:00,,0,TareqK/Microprocessor-Based-Systems-Course,103735027,Verilog,Microprocessor-Based-Systems-Course,416,0,2017-09-16 07:45:33+00:00,[],None
435,https://github.com/fhboswell/Xilinx-FPGA-Projects.git,2017-09-24 19:24:54+00:00,Projects written in Verilog running on an Artix-7 FPGA,0,fhboswell/Xilinx-FPGA-Projects,104670227,Verilog,Xilinx-FPGA-Projects,863,0,2017-10-08 23:17:32+00:00,['fpga'],None
436,https://github.com/zeyadtamimi/DesktopLauncherNIOS.git,2017-08-31 22:09:09+00:00,,0,zeyadtamimi/DesktopLauncherNIOS,102049605,Verilog,DesktopLauncherNIOS,56385,0,2017-08-31 22:11:57+00:00,[],None
437,https://github.com/gabrielrodriguezrivera/proyecto-micros.git,2017-09-01 17:24:59+00:00,Repositorio para los proyectos de Estructura de Microprocesadores correspondiente al II semestre del 2017 en el Instituto Tecnológico de Costa Rica.,1,gabrielrodriguezrivera/proyecto-micros,102136788,Verilog,proyecto-micros,72,0,2017-09-01 17:39:57+00:00,[],None
438,https://github.com/u7karsh/cnn_ece564.git,2017-10-22 02:57:09+00:00,,1,u7karsh/cnn_ece564,107832845,Verilog,cnn_ece564,254,0,2018-06-02 06:26:34+00:00,[],None
439,https://github.com/DylanPereira/ASIC.git,2017-10-21 03:02:00+00:00,,0,DylanPereira/ASIC,107746832,Verilog,ASIC,126,0,2017-10-21 03:02:06+00:00,[],None
440,https://github.com/HM2D/CPU.git,2017-10-21 13:44:59+00:00,"Multi-Cycle CPU (Xilinx,Verilog).",0,HM2D/CPU,107783628,Verilog,CPU,15,0,2017-10-21 20:56:26+00:00,[],None
441,https://github.com/vovayrovsky/HACK_cpu.git,2017-10-22 16:15:04+00:00,homeworck,1,vovayrovsky/HACK_cpu,107882046,Verilog,HACK_cpu,7,0,2017-10-22 16:15:20+00:00,[],None
442,https://github.com/malejaroti/Proyecto_camaraOV.git,2017-10-03 16:51:51+00:00,,0,malejaroti/Proyecto_camaraOV,105677474,Verilog,Proyecto_camaraOV,26899,0,2017-11-30 14:35:39+00:00,[],None
443,https://github.com/augustolemes/Sistemas-Digitais.git,2017-10-03 17:53:00+00:00,,1,augustolemes/Sistemas-Digitais,105684031,Verilog,Sistemas-Digitais,2,0,2017-10-03 17:56:12+00:00,[],None
444,https://github.com/coder-1000/digital_piano.git,2017-10-04 18:45:01+00:00,,0,coder-1000/digital_piano,105804957,Verilog,digital_piano,18,0,2017-10-04 23:19:10+00:00,[],None
445,https://github.com/artsaldel/Altera-Clock.git,2017-10-04 17:15:29+00:00,,0,artsaldel/Altera-Clock,105795908,Verilog,Altera-Clock,36015,0,2017-10-04 17:21:08+00:00,[],None
446,https://github.com/hongbozhang85/VGAGame-FPGA.git,2017-10-15 13:52:11+00:00,,1,hongbozhang85/VGAGame-FPGA,107016491,Verilog,VGAGame-FPGA,15181,0,2017-10-15 13:53:00+00:00,[],None
447,https://github.com/shichaosuper/CPU.git,2017-10-15 14:31:09+00:00,piplined CPU written by verilog,0,shichaosuper/CPU,107019783,Verilog,CPU,1606,0,2017-10-15 15:21:40+00:00,[],None
448,https://github.com/xw2333/FPGA.git,2017-10-18 15:43:26+00:00,,0,xw2333/FPGA,107429033,Verilog,FPGA,936,0,2017-10-18 16:13:50+00:00,[],None
449,https://github.com/CompArchFA17/in-class.git,2017-10-17 15:09:36+00:00,Code and examples from in-class work,1,CompArchFA17/in-class,107285496,Verilog,in-class,15,0,2023-08-21 18:01:04+00:00,[],None
450,https://github.com/amaguri3/tutorial.git,2017-10-19 09:28:50+00:00,,0,amaguri3/tutorial,107526168,Verilog,tutorial,80953,0,2017-12-12 07:00:20+00:00,[],None
451,https://github.com/Lerk-git/SL-transiever.git,2017-10-10 10:49:33+00:00,,1,Lerk-git/SL-transiever,106404567,Verilog,SL-transiever,589,0,2017-10-10 10:50:23+00:00,[],None
452,https://github.com/ChrisGeorgakidis/Seven-Segment-Display.git,2017-10-24 14:38:14+00:00,This project is part of the lesson CE469 Digital Systems Lab,0,ChrisGeorgakidis/Seven-Segment-Display,108139968,Verilog,Seven-Segment-Display,1,0,2017-11-17 07:46:40+00:00,[],https://api.github.com/licenses/mit
453,https://github.com/delcast7/Punch-them-all-Verilog-.git,2017-10-24 05:17:08+00:00,,0,delcast7/Punch-them-all-Verilog-,108080137,Verilog,Punch-them-all-Verilog-,17947,0,2017-10-24 05:41:51+00:00,[],None
454,https://github.com/John-JT/Proyecto2_Micros.git,2017-10-24 22:06:43+00:00,,0,John-JT/Proyecto2_Micros,108188965,Verilog,Proyecto2_Micros,31,0,2017-10-24 22:12:07+00:00,[],None
455,https://github.com/RC1337/CPEN211-Lab7.git,2017-10-26 05:09:43+00:00,,0,RC1337/CPEN211-Lab7,108364250,Verilog,CPEN211-Lab7,26,0,2017-10-26 05:09:45+00:00,[],None
456,https://github.com/EasonIp/Heijin.git,2017-09-29 05:34:54+00:00,,0,EasonIp/Heijin,105233752,Verilog,Heijin,605,0,2017-09-29 05:40:01+00:00,[],None
457,https://github.com/gladwig2/LAP.git,2017-10-01 21:57:29+00:00,,0,gladwig2/LAP,105477440,Verilog,LAP,19,0,2017-10-02 20:56:49+00:00,[],None
458,https://github.com/sitharaPN-space/SingleCylceProcessor.git,2017-09-19 13:31:00+00:00,,0,sitharaPN-space/SingleCylceProcessor,104078826,Verilog,SingleCylceProcessor,450,0,2017-09-20 04:41:04+00:00,[],None
459,https://github.com/vt-ece4530-f17/lecture08-092117-code.git,2017-09-19 00:42:15+00:00,,0,vt-ece4530-f17/lecture08-092117-code,104006943,Verilog,lecture08-092117-code,467,0,2017-09-19 01:05:36+00:00,[],None
460,https://github.com/kevin71104/DCLab.git,2017-09-21 11:44:08+00:00,,0,kevin71104/DCLab,104341121,Verilog,DCLab,22007,0,2018-09-26 16:40:47+00:00,[],None
461,https://github.com/pongtr/soda-machine.git,2017-10-04 00:01:26+00:00,EENG 201 Final project to program state machine for a soda machine.,0,pongtr/soda-machine,105715945,Verilog,soda-machine,699,0,2017-10-04 00:09:24+00:00,[],None
462,https://github.com/tomaziniwilliam/SistemasDigitais.git,2017-10-03 13:36:58+00:00,,0,tomaziniwilliam/SistemasDigitais,105655958,Verilog,SistemasDigitais,5,0,2017-11-25 23:18:49+00:00,[],None
463,https://github.com/leo0049l/Dlab.git,2017-10-03 07:40:08+00:00,,0,leo0049l/Dlab,105626006,Verilog,Dlab,1,0,2017-10-03 07:42:52+00:00,[],None
464,https://github.com/jinningli/CPU.git,2017-09-19 11:23:40+00:00,A CPU with five assembly line in Verilog,0,jinningli/CPU,104065727,Verilog,CPU,111,0,2017-09-19 11:26:35+00:00,[],None
465,https://github.com/oleh-plotnikov/MIPS32.git,2017-08-22 13:13:45+00:00,,0,oleh-plotnikov/MIPS32,101064533,Verilog,MIPS32,24,0,2017-08-22 13:17:48+00:00,[],None
466,https://github.com/lordblendi/verilog-meres-laboratorium-1-nhf.git,2017-08-30 09:19:41+00:00,Mérés laboratórium 1 nagyházi,0,lordblendi/verilog-meres-laboratorium-1-nhf,101862289,Verilog,verilog-meres-laboratorium-1-nhf,368,0,2017-08-31 20:48:00+00:00,[],https://api.github.com/licenses/mit
467,https://github.com/es717249/Digitales.git,2017-08-30 19:49:12+00:00,Diseño digital 1er semestre,0,es717249/Digitales,101922572,Verilog,Digitales,3,0,2017-09-17 14:24:49+00:00,[],None
468,https://github.com/TurtlingTurtle/Lab-de-Sistemas.git,2017-08-31 12:02:05+00:00,,0,TurtlingTurtle/Lab-de-Sistemas,101996387,Verilog,Lab-de-Sistemas,3,0,2017-08-31 12:09:28+00:00,[],None
469,https://github.com/dhananjaylatkar/non_restoring_division.git,2017-09-14 17:21:09+00:00,,2,dhananjaylatkar/non_restoring_division,103560971,Verilog,non_restoring_division,16,0,2017-09-14 17:22:35+00:00,[],None
470,https://github.com/heinzboehmer/ECEN-2350.git,2017-09-27 04:01:47+00:00,ECEN 2350 - Digital Logic,0,heinzboehmer/ECEN-2350,104970304,Verilog,ECEN-2350,1000,0,2017-09-27 04:05:50+00:00,[],None
471,https://github.com/kimtae55/Lunar-Lander.git,2017-09-15 20:40:25+00:00,Verilog with many many FSMs to create Lunar Lander game.,0,kimtae55/Lunar-Lander,103699371,Verilog,Lunar-Lander,23354,0,2017-09-15 20:43:32+00:00,[],None
472,https://github.com/Andrew741/ECE574a.git,2017-09-15 22:30:47+00:00,,0,Andrew741/ECE574a,103706718,Verilog,ECE574a,269,0,2017-09-16 02:59:12+00:00,[],None
473,https://github.com/JAV04/processor.git,2017-09-15 20:31:57+00:00,A Processor Written in Verilog,0,JAV04/processor,103698711,Verilog,processor,19,0,2017-09-15 20:33:48+00:00,[],None
474,https://github.com/minghao2333/apb.git,2017-09-25 13:55:24+00:00,,0,minghao2333/apb,104756630,Verilog,apb,200,0,2017-09-25 13:56:58+00:00,[],None
475,https://github.com/LCTY/DCCDL.git,2017-10-02 05:44:05+00:00,,0,LCTY/DCCDL,105501785,Verilog,DCCDL,140,0,2017-11-26 07:37:28+00:00,[],None
476,https://github.com/ottopasuuna/smips.git,2017-10-21 05:49:59+00:00,Simple MIPS processor in Verilog (unfinished),0,ottopasuuna/smips,107754963,Verilog,smips,14,0,2023-09-11 02:44:49+00:00,[],None
477,https://github.com/ofAlpaca/Pipelined-MIPS-Lite-CPU.git,2017-10-28 04:24:28+00:00,,0,ofAlpaca/Pipelined-MIPS-Lite-CPU,108619498,Verilog,Pipelined-MIPS-Lite-CPU,616,0,2018-06-19 16:01:09+00:00,[],None
478,https://github.com/AbdelrhmanMagdy/MipsProcessor.git,2017-10-27 21:33:49+00:00,,0,AbdelrhmanMagdy/MipsProcessor,108597844,Verilog,MipsProcessor,1,0,2017-10-27 21:35:37+00:00,[],None
479,https://github.com/baoyuxu/yCPU.git,2017-10-29 10:22:07+00:00,MIPS following <自己动手写CPU>,0,baoyuxu/yCPU,108724137,Verilog,yCPU,67,0,2023-01-28 13:35:36+00:00,[],None
480,https://github.com/EasonIp/modelsim_pjt.git,2017-09-09 03:53:24+00:00,,0,EasonIp/modelsim_pjt,102925122,Verilog,modelsim_pjt,88873,0,2017-09-09 04:15:55+00:00,[],None
481,https://github.com/clovisgabrielm/ALU-.git,2017-09-12 01:38:01+00:00,An ALU made for testing in a FPGA.,0,clovisgabrielm/ALU-,103207354,Verilog,ALU-,2891,0,2017-09-12 01:55:42+00:00,[],None
482,https://github.com/Digilent/Zybo-Z7-20-XADC.git,2017-09-07 21:20:03+00:00,,1,Digilent/Zybo-Z7-20-XADC,102786778,Verilog,Zybo-Z7-20-XADC,6272,0,2022-02-11 20:27:06+00:00,[],None
483,https://github.com/deizianens/Verilog-files.git,2017-09-10 01:27:14+00:00,Pequenos módulos em Verilog,0,deizianens/Verilog-files,102995302,Verilog,Verilog-files,1,0,2017-09-10 02:02:18+00:00,[],None
484,https://github.com/mina-mungekar/project-checkpoint-1-mina-mungekar.git,2017-09-09 17:07:49+00:00,,0,mina-mungekar/project-checkpoint-1-mina-mungekar,102971454,Verilog,project-checkpoint-1-mina-mungekar,7,0,2017-09-09 17:08:19+00:00,[],None
485,https://github.com/qnlzgl/8-Bit-ALU.git,2017-10-17 17:15:04+00:00,SUTD - Computation Structures Project: 8-Bit-ALU (Arithmetic Logic Unit),0,qnlzgl/8-Bit-ALU,107300494,Verilog,8-Bit-ALU,1669,0,2024-03-07 06:10:26+00:00,[],None
486,https://github.com/deepaknairrpf/VLSI_lab_exercises.git,2017-08-21 18:51:21+00:00,,0,deepaknairrpf/VLSI_lab_exercises,100982510,Verilog,VLSI_lab_exercises,3180,0,2017-08-21 18:56:40+00:00,[],None
487,https://github.com/DunniAdenuga/MipsProcessor.git,2017-09-06 15:59:18+00:00,Single Cycle Mips Processor,0,DunniAdenuga/MipsProcessor,102629362,Verilog,MipsProcessor,8265,0,2017-09-15 17:49:24+00:00,[],None
488,https://github.com/zhuzhu2009/temp.git,2017-09-03 14:56:25+00:00,temp code,0,zhuzhu2009/temp,102272079,Verilog,temp,5,0,2017-09-03 15:00:24+00:00,[],None
489,https://github.com/liewhnic/digitales_ii.git,2017-09-07 23:42:08+00:00,Repositorio para colocar las respectivas tareas del curso IE523-Circuitos Digitales II de la Escuela de Ingenieria Electrica de la Universidad de Costa Rica.,0,liewhnic/digitales_ii,102796109,Verilog,digitales_ii,137,0,2017-09-07 23:56:21+00:00,[],None
490,https://github.com/rakeshku-test/gitdemo.git,2017-08-23 06:52:29+00:00,,0,rakeshku-test/gitdemo,101147862,Verilog,gitdemo,22,0,2017-08-23 07:23:40+00:00,[],
491,https://github.com/jrafaelsantana/processadornano.git,2017-08-25 14:22:53+00:00,Criação de um processador em Verilog para a disciplina de Circuitos Digitais,1,jrafaelsantana/processadornano,101411304,Verilog,processadornano,7331,0,2019-10-01 15:00:17+00:00,[],None
492,https://github.com/sebastianvidalillo/proyecto_final.git,2017-08-22 22:36:58+00:00,,0,sebastianvidalillo/proyecto_final,101113409,Verilog,proyecto_final,10,0,2017-08-22 22:38:22+00:00,[],None
493,https://github.com/venky97/verilog.git,2017-08-22 10:41:38+00:00,Computer Architecture,0,venky97/verilog,101052285,Verilog,verilog,130,0,2017-08-22 10:42:37+00:00,[],None
494,https://github.com/BrunoCamarda/Mips-Hardware.git,2017-09-12 20:24:31+00:00,MIPS Hardware using Verilog,0,BrunoCamarda/Mips-Hardware,103317061,Verilog,Mips-Hardware,732,0,2017-09-12 20:26:07+00:00,[],None
495,https://github.com/haydenroche5/nes.git,2017-09-12 02:18:27+00:00,FPGA-based NES,0,haydenroche5/nes,103211107,Verilog,nes,8,0,2017-09-12 02:23:56+00:00,[],None
496,https://github.com/jonsonxp/shell-vc707-xillybus-ap_fifo128-pr-4ch.git,2017-09-12 06:59:20+00:00,A hCODE shell based on xillybus-eval-vertex7-1.2c PCIe module. This shell provides 4 partial reconfigurable regions.,0,jonsonxp/shell-vc707-xillybus-ap_fifo128-pr-4ch,103234317,Verilog,shell-vc707-xillybus-ap_fifo128-pr-4ch,18551,0,2017-09-12 07:00:41+00:00,[],None
497,https://github.com/luke-pritch/fsm-ps2-lcd.git,2017-09-27 00:52:15+00:00,FSM in SystemVerilog for interfacing PS2 make codes to display on AlteraDE2 LCD screen,0,luke-pritch/fsm-ps2-lcd,104953680,Verilog,fsm-ps2-lcd,17,0,2017-09-27 00:55:05+00:00,[],None
498,https://github.com/leo0049l/Pipelined_CPU.git,2017-10-03 07:48:41+00:00,,0,leo0049l/Pipelined_CPU,105626642,Verilog,Pipelined_CPU,9,0,2017-10-03 07:49:08+00:00,[],None
499,https://github.com/ceconelli/Le-processeur.git,2017-09-19 21:57:25+00:00,16 bits processor,0,ceconelli/Le-processeur,104133398,Verilog,Le-processeur,9,0,2017-11-20 10:05:56+00:00,[],None
500,https://github.com/ludisu13/DDP.git,2017-10-05 22:33:25+00:00,,0,ludisu13/DDP,105947051,Verilog,DDP,84,0,2017-10-11 14:00:53+00:00,[],None
501,https://github.com/kris0403/dlab.git,2017-10-03 01:24:21+00:00,,0,kris0403/dlab,105602712,Verilog,dlab,30,0,2017-10-03 01:28:15+00:00,[],None
502,https://github.com/shrihari95/Edge-detection-algorithm.git,2017-08-31 09:34:11+00:00,,0,shrihari95/Edge-detection-algorithm,101984566,Verilog,Edge-detection-algorithm,36823,0,2017-08-31 09:37:03+00:00,[],None
503,https://github.com/cmruderman/Verilog-RLE-Compression.git,2017-08-31 20:11:44+00:00,RLE compression using Verilog and verification using functional simulation,0,cmruderman/Verilog-RLE-Compression,102040804,Verilog,Verilog-RLE-Compression,2,0,2017-08-31 20:12:21+00:00,[],None
504,https://github.com/yzheng97/Electronics-Course-Design.git,2017-09-02 02:45:35+00:00,The codes & other items for the course Electronics Course Design,0,yzheng97/Electronics-Course-Design,102168092,Verilog,Electronics-Course-Design,7962,0,2017-09-02 07:44:12+00:00,[],None
505,https://github.com/vt-ece4530-f17/lecture01-082917-code.git,2017-08-30 01:00:43+00:00,,0,vt-ece4530-f17/lecture01-082917-code,101821538,Verilog,lecture01-082917-code,13484,0,2017-08-30 01:19:08+00:00,[],None
506,https://github.com/unfamiliar-tropic/digitalSystemDesign_Lab06.git,2017-10-27 03:28:54+00:00,,0,unfamiliar-tropic/digitalSystemDesign_Lab06,108494994,Verilog,digitalSystemDesign_Lab06,1286,0,2017-12-23 10:03:13+00:00,[],None
507,https://github.com/WucongLim/website.git,2017-10-12 10:55:03+00:00,website projects collection,0,WucongLim/website,106680946,Verilog,website,2,0,2017-10-12 11:01:46+00:00,[],None
508,https://github.com/SeanZarzycki/ecec661.git,2017-10-11 07:21:44+00:00,,0,SeanZarzycki/ecec661,106519590,Verilog,ecec661,2438,0,2017-10-18 20:22:07+00:00,[],None
509,https://github.com/f0urseas0ns/8bitadder.git,2017-10-16 01:16:25+00:00,,0,f0urseas0ns/8bitadder,107062889,Verilog,8bitadder,1332,0,2017-10-19 04:49:53+00:00,[],None
510,https://github.com/keqiao2017/Datamover.git,2017-10-16 06:28:08+00:00,this is an Ip design for datamover of Xilinx,0,keqiao2017/Datamover,107086664,Verilog,Datamover,331,0,2017-10-16 06:32:56+00:00,[],None
511,https://github.com/concattocarol/ExaSwitch.git,2017-10-17 12:40:35+00:00,ExaNest RTL switch with AXI-stream interface,1,concattocarol/ExaSwitch,107266832,Verilog,ExaSwitch,25,0,2017-10-17 12:49:31+00:00,[],None
512,https://github.com/gmaniak/cn2-proiecte.git,2017-10-18 10:22:22+00:00,All the projects for CN2 labs,0,gmaniak/cn2-proiecte,107392333,Verilog,cn2-proiecte,4,0,2017-10-18 10:29:57+00:00,[],None
513,https://github.com/bisraelwalter/FourBitSynchronousDownCounter.git,2017-09-24 00:20:59+00:00,Practicing excitation tables and translating into verilog on my short summer break. Basic four bit synchronous down counter using T flip flops,0,bisraelwalter/FourBitSynchronousDownCounter,104607421,Verilog,FourBitSynchronousDownCounter,8,0,2017-09-24 00:30:11+00:00,[],None
514,https://github.com/imbw267/fpga-verilog.git,2017-09-27 21:14:17+00:00,Verilog code for Xilinx FPGA systems.,0,imbw267/fpga-verilog,105070110,Verilog,fpga-verilog,70,0,2017-09-27 21:28:40+00:00,[],None
515,https://github.com/kingstacker/breath_led.git,2017-10-02 03:43:25+00:00,,0,kingstacker/breath_led,105495505,Verilog,breath_led,1,0,2017-10-02 03:45:09+00:00,[],None
516,https://github.com/anushkab/Basys.git,2017-10-28 20:20:37+00:00,Some Vivado projects ,0,anushkab/Basys,108681385,Verilog,Basys,5,0,2017-10-28 20:34:10+00:00,[],None
517,https://github.com/frasercrmck/nemesys.git,2017-10-09 19:35:28+00:00,My very own arch: nemesys,1,frasercrmck/nemesys,106327077,Verilog,nemesys,50,0,2017-10-09 19:37:54+00:00,[],None
518,https://github.com/nicolino1/laboratorio4.git,2017-10-24 20:48:03+00:00,implementacion de las actividades del labo4,0,nicolino1/laboratorio4,108181852,Verilog,laboratorio4,11766,0,2017-10-24 20:50:58+00:00,[],None
519,https://github.com/LeonZY512/1D.git,2017-10-20 07:42:42+00:00,50.002Group2-11,0,LeonZY512/1D,107647618,Verilog,1D,1248,0,2017-12-08 09:20:37+00:00,[],None
520,https://github.com/anjianfeng/uart.git,2017-08-22 13:37:03+00:00,A general UART design for FPGA debugging.,0,anjianfeng/uart,101066796,Verilog,uart,4,0,2017-08-23 00:04:35+00:00,[],None
521,https://github.com/kshitijzutshi/VLSI.git,2017-09-13 05:51:30+00:00,Repository for the project related data,0,kshitijzutshi/VLSI,103358892,Verilog,VLSI,3091,0,2018-07-10 09:21:21+00:00,[],None
522,https://github.com/MR-HardCore/Gold-Miner.git,2017-09-20 03:14:42+00:00,A remake version of web game,0,MR-HardCore/Gold-Miner,104159456,Verilog,Gold-Miner,12954,0,2017-09-20 03:14:58+00:00,[],None
523,https://github.com/yuweichen1008/EDA.git,2017-10-19 18:10:18+00:00,"The practice from class in IC Lab, CAD, etc.",0,yuweichen1008/EDA,107581751,Verilog,EDA,5623,0,2017-10-19 18:36:26+00:00,[],None
524,https://github.com/juuhjuh20082008/learngit.git,2017-10-20 07:39:08+00:00,,0,juuhjuh20082008/learngit,107647239,Verilog,learngit,11,0,2017-10-21 12:03:30+00:00,[],
525,https://github.com/FrederickBernkastel/Computational-Studies-1D.git,2017-10-20 04:16:46+00:00,,0,FrederickBernkastel/Computational-Studies-1D,107631498,Verilog,Computational-Studies-1D,619,0,2017-10-20 04:17:03+00:00,[],None
526,https://github.com/emilio93/proyecto2-digitales2.git,2017-10-24 04:10:37+00:00,,0,emilio93/proyecto2-digitales2,108075512,Verilog,proyecto2-digitales2,3539,0,2017-10-30 10:23:45+00:00,[],None
527,https://github.com/devrimakinci/CSE331-PROJECTS.git,2017-10-29 11:19:54+00:00,CSE331 Computer Organization Projects,0,devrimakinci/CSE331-PROJECTS,108727710,Verilog,CSE331-PROJECTS,42,0,2018-01-07 17:33:36+00:00,[],None
528,https://github.com/mengmeng2z/FPGA.git,2017-10-28 11:38:41+00:00,,0,mengmeng2z/FPGA,108644268,Verilog,FPGA,2,0,2017-10-28 11:40:33+00:00,[],None
529,https://github.com/TannerW/EE480-Project-1.git,2017-10-08 16:22:18+00:00,,0,TannerW/EE480-Project-1,106190980,Verilog,EE480-Project-1,352,0,2017-10-11 15:20:44+00:00,[],None
530,https://github.com/netleoian/punch-FPGA.git,2017-10-09 06:17:36+00:00,,0,netleoian/punch-FPGA,106243663,Verilog,punch-FPGA,1820,0,2017-10-09 06:21:25+00:00,[],None
531,https://github.com/collabchip/uart.git,2017-09-27 15:31:00+00:00,,1,collabchip/uart,105036186,Verilog,uart,1,0,2017-09-27 16:03:43+00:00,[],None
532,https://github.com/rmontufar/PicBlaze_Multiprocessor.git,2017-09-29 01:22:36+00:00,Proyecto con fines educativos. Como utilizar varios procesadores PicoBlaze en verilog utilizando la tarjeta Basys 2 Spartan-3E FPGA,1,rmontufar/PicBlaze_Multiprocessor,105215431,Verilog,PicBlaze_Multiprocessor,5867,0,2017-09-30 17:04:30+00:00,[],None
533,https://github.com/Jangles16/ECE473-LAB5-VGARegfile.git,2017-10-13 13:26:19+00:00,,0,Jangles16/ECE473-LAB5-VGARegfile,106827625,Verilog,ECE473-LAB5-VGARegfile,25136,0,2017-10-13 13:29:58+00:00,[],None
534,https://github.com/dhanujaTW/SBbus.git,2017-10-13 13:33:15+00:00,,0,dhanujaTW/SBbus,106828363,Verilog,SBbus,560,0,2017-10-13 13:37:45+00:00,[],None
535,https://github.com/andre-romano/lab4.git,2017-10-06 17:00:07+00:00,Laboratorio Integrado IV,2,andre-romano/lab4,106029354,Verilog,lab4,18079,0,2019-08-17 19:25:36+00:00,[],https://api.github.com/licenses/gpl-3.0
536,https://github.com/f0urseas0ns/FPGA-Mojo.git,2017-10-07 13:52:27+00:00,,0,f0urseas0ns/FPGA-Mojo,106101669,Verilog,FPGA-Mojo,249,0,2017-10-07 13:56:30+00:00,[],None
537,https://github.com/imikeh/Assembly-Programming.git,2017-10-17 04:33:19+00:00,,0,imikeh/Assembly-Programming,107218261,Verilog,Assembly-Programming,25248,0,2017-10-17 04:46:54+00:00,[],None
538,https://github.com/Moogert/ece350-lab5.git,2017-10-16 11:35:42+00:00,ECE 350 lab #5,0,Moogert/ece350-lab5,107119133,Verilog,ece350-lab5,4,0,2017-10-16 13:33:10+00:00,[],None
539,https://github.com/puroh/Procesador_monociclo.git,2017-10-14 22:08:52+00:00,Diseño Procesador MIPs Monociclo,0,puroh/Procesador_monociclo,106966316,Verilog,Procesador_monociclo,183,0,2017-10-14 23:36:31+00:00,[],https://api.github.com/licenses/gpl-3.0
540,https://github.com/varmil/verilog-hdl-training.git,2017-10-04 07:27:34+00:00,contains exercises and answers whish use Verilog-HDL,0,varmil/verilog-hdl-training,105742001,Verilog,verilog-hdl-training,53,0,2017-10-04 07:27:55+00:00,[],None
541,https://github.com/ltorresf/test1.git,2017-10-05 17:20:45+00:00,,0,ltorresf/test1,105918722,Verilog,test1,121397,0,2017-10-05 17:36:39+00:00,[],None
542,https://github.com/abigail-climacosa/cpen311_lab2.git,2017-10-06 16:15:17+00:00,,0,abigail-climacosa/cpen311_lab2,106025294,Verilog,cpen311_lab2,1,0,2017-10-14 18:33:37+00:00,[],None
543,https://github.com/8024/sellmachine_design_Verilog.git,2017-09-17 06:36:24+00:00,"Verilog language, design sellmachine.",0,8024/sellmachine_design_Verilog,103808510,Verilog,sellmachine_design_Verilog,889,0,2017-09-17 06:37:24+00:00,[],None
544,https://github.com/sailordiary/B62008H-B62009H-arch17.git,2017-09-17 13:27:45+00:00,"UCAS Computer Architecture Lab, Autumn 2017",1,sailordiary/B62008H-B62009H-arch17,103830820,Verilog,B62008H-B62009H-arch17,102,0,2018-02-03 10:47:19+00:00,[],None
545,https://github.com/godmerlin/trabalhos-sistemas-digitais.git,2017-09-26 18:05:14+00:00,Pisca led,0,godmerlin/trabalhos-sistemas-digitais,104920691,Verilog,trabalhos-sistemas-digitais,2,0,2019-08-16 11:54:12+00:00,[],None
546,https://github.com/spyderboy92/32-bit-MIPS-processor.git,2017-09-23 12:59:06+00:00,,0,spyderboy92/32-bit-MIPS-processor,104567665,Verilog,32-bit-MIPS-processor,1,0,2017-09-23 13:04:51+00:00,[],None
547,https://github.com/Jeffrey-Ede/FPGA.git,2017-10-01 17:22:57+00:00,Red Pitaya FPGA programming,0,Jeffrey-Ede/FPGA,105459683,Verilog,FPGA,12,0,2017-10-31 20:21:04+00:00,[],None
548,https://github.com/comododragon/novacore.git,2017-09-25 18:10:11+00:00,NovaCORE vFPGA,0,comododragon/novacore,104784866,Verilog,novacore,5121,0,2017-12-05 23:57:41+00:00,[],https://api.github.com/licenses/mit
549,https://github.com/soham-t/8-bit-Basic-processor.git,2017-08-23 17:12:26+00:00,A 8 bit basic processor whose data set is 8 bit long and instruction set is 18 bit long,0,soham-t/8-bit-Basic-processor,101205958,Verilog,8-bit-Basic-processor,9,0,2017-08-23 17:15:57+00:00,[],None
550,https://github.com/yossy3459/CSUEB.git,2017-08-23 18:44:14+00:00,for global Project Based Lerning of my university,0,yossy3459/CSUEB,101213797,Verilog,CSUEB,13,0,2018-02-13 18:39:25+00:00,[],None
551,https://github.com/XtraIce/Verilog---HW4.git,2017-10-26 03:02:18+00:00,Reading and Writing from memory,0,XtraIce/Verilog---HW4,108354549,Verilog,Verilog---HW4,3,0,2017-10-26 03:02:22+00:00,[],None
552,https://github.com/wohlleby/5-Stage-Processor.git,2017-08-24 01:25:39+00:00,,0,wohlleby/5-Stage-Processor,101240166,Verilog,5-Stage-Processor,40,0,2017-08-24 01:27:24+00:00,[],None
553,https://github.com/ForceTower/MIPS32Processor_UART.git,2017-08-21 17:09:30+00:00,A MIPS32 Processor with 2 Memory Mapped UART.,0,ForceTower/MIPS32Processor_UART,100975158,Verilog,MIPS32Processor_UART,8576,0,2017-08-21 17:21:39+00:00,[],https://api.github.com/licenses/mit
554,https://github.com/bbushnell95/ECE369_Lab1-2.git,2017-08-31 17:00:16+00:00,,0,bbushnell95/ECE369_Lab1-2,102024236,Verilog,ECE369_Lab1-2,10,0,2017-08-31 20:50:23+00:00,[],None
555,https://github.com/McDeggy/openMIPS_learning.git,2017-08-30 02:36:26+00:00,《自己动手写CPU》阅读过程中对verilog代码的记录,0,McDeggy/openMIPS_learning,101829102,Verilog,openMIPS_learning,2090,0,2017-09-04 06:19:47+00:00,[],None
556,https://github.com/HuLuHuLuHu/Computer-Architecture-Homework.git,2017-09-05 14:57:19+00:00,,0,HuLuHuLuHu/Computer-Architecture-Homework,102495029,Verilog,Computer-Architecture-Homework,10,0,2017-09-19 13:59:47+00:00,[],None
557,https://github.com/efecankocuklu/VerilogExamples.git,2017-09-06 20:29:58+00:00,Basic Verilog examples for my future reference,0,efecankocuklu/VerilogExamples,102655301,Verilog,VerilogExamples,38,0,2019-03-20 18:19:21+00:00,[],None
558,https://github.com/dpiedra1/Laboratorio_digitales.git,2017-09-05 19:59:41+00:00,Experimentos del curso de Laboratorio de digitales,1,dpiedra1/Laboratorio_digitales,102524302,Verilog,Laboratorio_digitales,61,0,2017-09-05 20:11:36+00:00,[],None
559,https://github.com/jpakkane/lm32.git,2017-08-23 10:53:22+00:00,Experiment in compiling lm32 with Meson,0,jpakkane/lm32,101169946,Verilog,lm32,207,0,2017-08-23 10:54:16+00:00,[],
560,https://github.com/ligongren/h_CPU.git,2017-09-08 06:01:04+00:00,,0,ligongren/h_CPU,102823688,Verilog,h_CPU,21,0,2017-09-19 14:02:57+00:00,[],None
561,https://github.com/tmatos/mat566.git,2017-09-08 15:48:37+00:00,,0,tmatos/mat566,102878192,Verilog,mat566,826,0,2017-09-08 16:01:57+00:00,[],None
562,https://github.com/brozagoza/Datapath.git,2017-09-05 22:37:23+00:00,"Pipelined datapath written in Verilog, used to working MIPS code.",0,brozagoza/Datapath,102536277,Verilog,Datapath,37,0,2017-09-05 22:37:47+00:00,[],None
563,https://github.com/jonsonxp/ip-aes128.git,2017-09-12 07:39:49+00:00,A 128bit AES encryptor IP.,1,jonsonxp/ip-aes128,103238511,Verilog,ip-aes128,14,0,2017-09-12 07:41:15+00:00,[],
564,https://github.com/HBxxxx/OpenMIPS_Learn.git,2017-09-01 12:31:42+00:00,,0,HBxxxx/OpenMIPS_Learn,102110727,Verilog,OpenMIPS_Learn,73,0,2017-09-01 12:52:12+00:00,[],None
565,https://github.com/beihunshenlu/CPU_assembly_line.git,2017-09-01 01:17:03+00:00,,0,beihunshenlu/CPU_assembly_line,102059892,Verilog,CPU_assembly_line,1654,0,2019-05-07 12:51:03+00:00,[],None
566,https://github.com/Nicholas-Chew/NTU-Assigments.git,2017-09-05 03:18:49+00:00,🎓Master repository for all small assignments in NTU,0,Nicholas-Chew/NTU-Assigments,102428749,Verilog,NTU-Assigments,22563,0,2018-04-03 13:02:44+00:00,[],None
567,https://github.com/Dayof/OAC172.git,2017-09-18 16:55:28+00:00,OAC (Organization and Architecture of Computers) laboratories.,0,Dayof/OAC172,103966725,Verilog,OAC172,204750,0,2017-10-02 15:53:02+00:00,"['oac', 'assembly', 'mips', 'verilog', 'hdl', 'quartus', 'fpga', 'altera', 'mars', 'unb']",None
568,https://github.com/Grayhu07/mini-CPU-with-pipelining-implementation-.git,2017-09-13 03:13:54+00:00,a mini-cpu with pipelining implementation,0,Grayhu07/mini-CPU-with-pipelining-implementation-,103347527,Verilog,mini-CPU-with-pipelining-implementation-,11,0,2017-10-11 14:13:05+00:00,[],None
569,https://github.com/EasonIp/DE2_BookCodeYouJing.git,2017-09-09 14:07:46+00:00,DE2  book code_youjing; ,0,EasonIp/DE2_BookCodeYouJing,102959255,Verilog,DE2_BookCodeYouJing,10202,0,2017-09-09 14:17:27+00:00,[],None
570,https://github.com/aiamateur/Verilog.git,2017-09-12 11:48:25+00:00,,0,aiamateur/Verilog,103263776,Verilog,Verilog,52,0,2017-09-12 13:18:55+00:00,[],None
571,https://github.com/zachmorris/C311_Lab_1.git,2017-09-22 18:27:08+00:00,Initial commit,0,zachmorris/C311_Lab_1,104505927,Verilog,C311_Lab_1,18,0,2017-09-25 17:55:45+00:00,[],None
572,https://github.com/bisraelwalter/FourBitSynchronousUpCounterTFF.git,2017-09-24 00:06:56+00:00,Learning Verilog on my short summer break. Just a basic counter up counter,0,bisraelwalter/FourBitSynchronousUpCounterTFF,104606881,Verilog,FourBitSynchronousUpCounterTFF,6,0,2017-09-24 00:16:52+00:00,[],None
573,https://github.com/jodfedlet/TrabalhosDeSistemas.git,2017-09-28 02:00:50+00:00,Piscaled e triangulo,0,jodfedlet/TrabalhosDeSistemas,105090390,Verilog,TrabalhosDeSistemas,9,0,2017-09-28 20:54:27+00:00,[],https://api.github.com/licenses/apache-2.0
574,https://github.com/juanmard/screen-heart.git,2017-10-07 16:28:04+00:00,,0,juanmard/screen-heart,106112684,Verilog,screen-heart,639,0,2017-10-07 16:34:54+00:00,[],None
575,https://github.com/chses9440611/Dlab.git,2017-10-11 08:50:07+00:00,,0,chses9440611/Dlab,106529272,Verilog,Dlab,8,0,2017-10-11 09:10:33+00:00,[],None
576,https://github.com/khleedavid/EE2026-Audio-Project.git,2017-10-13 15:40:15+00:00,,0,khleedavid/EE2026-Audio-Project,106843126,Verilog,EE2026-Audio-Project,2,0,2017-10-13 15:42:31+00:00,[],None
577,https://github.com/yunpengn/EE2020.git,2017-10-15 11:42:18+00:00,EE2020 Digital Fundamentals @ NUS Engin,0,yunpengn/EE2020,107007139,Verilog,EE2020,20928,0,2017-12-28 02:09:57+00:00,"['vivado', 'basys3', 'verilog', 'nus', 'ee2020']",https://api.github.com/licenses/gpl-3.0
578,https://github.com/fishnyips/csc258.git,2017-10-15 04:48:23+00:00,,0,fishnyips/csc258,106984484,Verilog,csc258,5,0,2017-10-16 19:57:21+00:00,[],None
579,https://github.com/samvidbpandya/VLSI_Verilog.git,2017-10-19 09:36:53+00:00,,0,samvidbpandya/VLSI_Verilog,107527075,Verilog,VLSI_Verilog,136298,0,2017-11-15 19:44:10+00:00,['verilog'],None
580,https://github.com/kumonk/MIPS.git,2017-10-19 08:08:39+00:00,,0,kumonk/MIPS,107516929,Verilog,MIPS,30359,0,2017-10-19 08:20:17+00:00,[],None
581,https://github.com/chanharabomber/verilog.git,2017-10-16 16:36:50+00:00,,0,chanharabomber/verilog,107154826,Verilog,verilog,5,0,2018-12-11 16:07:30+00:00,[],None
582,https://github.com/ZachaRuba/CPEN-311-Lab2.git,2017-10-04 05:54:57+00:00,The Second lab of CPEN 311,1,ZachaRuba/CPEN-311-Lab2,105736085,Verilog,CPEN-311-Lab2,67309,0,2017-10-08 00:45:17+00:00,[],None
583,https://github.com/bbushnell95/ECE369_Lab8-11.git,2017-09-26 00:11:31+00:00,Repository for University of Arizona ECE 369A Computer Architecture Lab sessions 8-11 ,0,bbushnell95/ECE369_Lab8-11,104814717,Verilog,ECE369_Lab8-11,132,0,2017-09-26 00:17:11+00:00,[],None
584,https://github.com/abc95007/Verilog_Source_code_DDT_to_RGB.git,2017-10-03 05:16:52+00:00,,0,abc95007/Verilog_Source_code_DDT_to_RGB,105616827,Verilog,Verilog_Source_code_DDT_to_RGB,14,0,2017-10-03 05:28:42+00:00,[],None
585,https://github.com/javierdvo/MicroprocessorArch.git,2017-10-03 22:16:12+00:00,MIPS on FPGA,1,javierdvo/MicroprocessorArch,105709246,Verilog,MicroprocessorArch,5189,0,2017-10-03 22:17:57+00:00,[],None
586,https://github.com/luke-pritch/imp-use-vga.git,2017-10-01 16:22:43+00:00,Implementaiton and Usage of a VGA Interface using SystemVerilog,0,luke-pritch/imp-use-vga,105455601,Verilog,imp-use-vga,21,0,2017-10-01 16:25:38+00:00,[],None
587,https://github.com/bc28290/HW2.git,2017-10-05 23:09:24+00:00,All of the HW2 Files,0,bc28290/HW2,105949316,Verilog,HW2,6,0,2017-10-05 23:24:58+00:00,[],None
588,https://github.com/buttghost/32bit_risc_cpu.git,2017-10-19 00:11:38+00:00,,1,buttghost/32bit_risc_cpu,107477137,Verilog,32bit_risc_cpu,127,0,2017-10-19 00:48:26+00:00,[],None
589,https://github.com/yanjiuntw/FPGA-class-project.git,2017-10-06 09:07:30+00:00,,0,yanjiuntw/FPGA-class-project,105985938,Verilog,FPGA-class-project,8,0,2017-11-06 15:38:17+00:00,[],None
590,https://github.com/Vincent-Hoo/computer-organization-and-design.git,2017-10-08 14:12:21+00:00,计算机组成原理，数字电路，vivado,0,Vincent-Hoo/computer-organization-and-design,106181483,Verilog,computer-organization-and-design,202734,0,2017-10-08 14:22:47+00:00,[],None
591,https://github.com/BaylorComputerEngineering/digital-logic-lab-07.git,2017-10-03 21:38:16+00:00,Digial Logic Lab Fall 2017 Lab07,1,BaylorComputerEngineering/digital-logic-lab-07,105706252,Verilog,digital-logic-lab-07,371,0,2019-03-06 18:45:20+00:00,[],None
592,https://github.com/harshitha123/vlsi-1.git,2017-09-28 22:29:13+00:00,,0,harshitha123/vlsi-1,105205156,Verilog,vlsi-1,705,0,2017-09-28 22:32:32+00:00,[],None
593,https://github.com/davidpd2690/MIPSProcessor.git,2017-10-15 17:35:55+00:00,,0,davidpd2690/MIPSProcessor,107034038,Verilog,MIPSProcessor,29,0,2017-10-15 17:43:31+00:00,[],None
594,https://github.com/dav1d-wright/EmbHardw_lab3ParPortAndTimers.git,2017-10-14 10:35:35+00:00,,0,dav1d-wright/EmbHardw_lab3ParPortAndTimers,106919314,Verilog,EmbHardw_lab3ParPortAndTimers,31943,0,2017-10-14 10:59:10+00:00,[],None
595,https://github.com/Jangles16/ECE473-Final-Project.git,2017-10-27 04:01:54+00:00,,1,Jangles16/ECE473-Final-Project,108497611,Verilog,ECE473-Final-Project,541580,0,2017-10-27 04:03:20+00:00,[],None
596,https://github.com/quasiNES/quasi6502.git,2017-10-21 23:58:17+00:00,,0,quasiNES/quasi6502,107824712,Verilog,quasi6502,7,0,2021-07-19 05:21:20+00:00,[],None
597,https://github.com/patou01/Veri_snake.git,2017-10-04 10:05:39+00:00,Verilog code to run a basic snake game on a terasic DE0-nano using the FPGA4u shield.,0,patou01/Veri_snake,105754418,Verilog,Veri_snake,6785,0,2017-10-04 17:56:58+00:00,[],None
598,https://github.com/Avislux/digital-control-system-lab.git,2017-10-27 08:17:53+00:00,Digital Control Systems lab project for building a fuzzy logic controller on a Spartan 3E FPGA.,0,Avislux/digital-control-system-lab,108519046,Verilog,digital-control-system-lab,16,0,2017-10-27 08:22:03+00:00,[],None
599,https://github.com/CSE-Projects/Assignment2COA.git,2017-10-28 13:17:07+00:00,Assignment for Computer Organization and Architecture course in NITK.,0,CSE-Projects/Assignment2COA,108650584,Verilog,Assignment2COA,3550,0,2018-12-13 12:22:14+00:00,"['verilog', 'computer-organization', 'computer-architecture']",None
600,https://github.com/frankie-eight-days/VerilogTests.git,2017-09-23 22:53:29+00:00,Just some tests I've done in Verilog/FPGAs. Stay tuned for more content!,0,frankie-eight-days/VerilogTests,104604057,Verilog,VerilogTests,0,0,2017-09-23 22:59:24+00:00,[],None
601,https://github.com/veghm/Temporary.git,2017-09-22 09:31:09+00:00,temporary files for using everyday,0,veghm/Temporary,104457285,Verilog,Temporary,222,0,2017-09-25 11:07:11+00:00,[],None
602,https://github.com/PBudgie/Firework-Code.git,2017-09-07 23:42:16+00:00,,0,PBudgie/Firework-Code,102796121,Verilog,Firework-Code,16513,0,2023-01-28 12:48:38+00:00,[],None
603,https://github.com/cyrilakaluka/HDL.git,2017-09-06 18:44:21+00:00,,0,cyrilakaluka/HDL,102645438,Verilog,HDL,67,0,2017-09-06 19:13:09+00:00,[],None
604,https://github.com/SabrinaMoczk/Verilog.git,2017-09-12 17:04:16+00:00,,0,SabrinaMoczk/Verilog,103298816,Verilog,Verilog,1,0,2019-03-17 23:40:17+00:00,[],None
605,https://github.com/anisaqazi/VLSI1_WISHBONE.git,2017-09-19 04:19:05+00:00,,0,anisaqazi/VLSI1_WISHBONE,104025859,Verilog,VLSI1_WISHBONE,12,0,2017-10-31 04:26:41+00:00,[],None
606,https://github.com/nishantmathur1990/My-Verilog-Codes.git,2017-09-20 21:29:19+00:00,My verilog codes for different hardware including Smart Router EE533 and EE577b verilog codes,0,nishantmathur1990/My-Verilog-Codes,104269513,Verilog,My-Verilog-Codes,77,0,2023-05-15 04:25:07+00:00,[],https://api.github.com/licenses/gpl-3.0
607,https://github.com/AbdoA2/MIPS8.git,2017-09-21 15:52:58+00:00,,0,AbdoA2/MIPS8,104368517,Verilog,MIPS8,211,0,2017-09-21 15:55:08+00:00,[],None
608,https://github.com/sUtomorrow/hust_car.git,2017-09-04 07:22:31+00:00,hust car,0,sUtomorrow/hust_car,102331276,Verilog,hust_car,81302,0,2017-09-05 11:06:21+00:00,[],None
609,https://github.com/kavisha725/processor_fpga_implementation.git,2017-10-01 10:34:47+00:00,Processor Design and Implementation for the Down-Sampling of an Image,0,kavisha725/processor_fpga_implementation,105434858,Verilog,processor_fpga_implementation,95961,0,2017-10-01 10:57:37+00:00,[],None
610,https://github.com/kris0403/computer_organization.git,2017-10-03 01:47:42+00:00,,0,kris0403/computer_organization,105604245,Verilog,computer_organization,2477,0,2017-10-03 02:14:24+00:00,[],None
611,https://github.com/zwm/v1.git,2017-10-03 03:16:56+00:00,,0,zwm/v1,105610119,Verilog,v1,70,0,2017-10-03 03:20:38+00:00,[],None
612,https://github.com/Liiiyang/50-002-Mini-Hardware-Project.git,2017-10-06 13:56:50+00:00,,0,Liiiyang/50-002-Mini-Hardware-Project,106010631,Verilog,50-002-Mini-Hardware-Project,232,0,2017-10-06 14:00:40+00:00,[],None
613,https://github.com/lmxyy/Computer-Architecture-Task-1.git,2017-10-24 15:50:00+00:00,,0,lmxyy/Computer-Architecture-Task-1,108149474,Verilog,Computer-Architecture-Task-1,599,0,2017-10-24 15:50:29+00:00,[],None
614,https://github.com/gihanjayatilaka/CO221_DigitalDesign.git,2017-10-23 16:40:29+00:00,,0,gihanjayatilaka/CO221_DigitalDesign,108010001,Verilog,CO221_DigitalDesign,690,0,2017-10-23 16:46:32+00:00,[],None
615,https://github.com/laboox/Pipelined-MIPS.git,2017-10-24 23:35:47+00:00,A Simple pipeline MIPS originally developed for Computer Architecture Lab. ,1,laboox/Pipelined-MIPS,108195533,Verilog,Pipelined-MIPS,9,0,2017-12-23 00:22:31+00:00,[],https://api.github.com/licenses/mit
616,https://github.com/maguerreberry/practico_arquitectura_de_computadoras.git,2017-09-24 16:08:22+00:00,,1,maguerreberry/practico_arquitectura_de_computadoras,104657612,Verilog,practico_arquitectura_de_computadoras,46428,0,2018-10-07 23:39:51+00:00,[],None
617,https://github.com/benghaun/8bitALU.git,2017-10-11 11:14:01+00:00,8-bit ALU implemented on Mojo FPGA,1,benghaun/8bitALU,106544000,Verilog,8bitALU,1836,0,2017-10-16 07:54:25+00:00,[],None
618,https://github.com/John-JT/Proyecto1_Micros.git,2017-09-02 19:29:28+00:00,,0,John-JT/Proyecto1_Micros,102218961,Verilog,Proyecto1_Micros,48,0,2017-09-02 19:35:08+00:00,[],None
619,https://github.com/jens-na/MuraxToplevel.git,2017-09-03 12:05:47+00:00,Top level configuration for Murax,0,jens-na/MuraxToplevel,102261675,Verilog,MuraxToplevel,1,0,2017-09-03 12:06:24+00:00,[],https://api.github.com/licenses/mit
620,https://github.com/abigail-climacosa/cpen311_lab1.git,2017-09-15 17:46:02+00:00,,0,abigail-climacosa/cpen311_lab1,103685354,Verilog,cpen311_lab1,27,0,2017-09-17 01:32:37+00:00,[],None
621,https://github.com/andyalva/UCR.git,2017-08-22 20:07:50+00:00,,0,andyalva/UCR,101102894,Verilog,UCR,127264,0,2018-10-25 05:33:53+00:00,[],None
622,https://github.com/david810113/123.git,2017-08-26 08:46:36+00:00,,0,david810113/123,101474208,Verilog,123,9,0,2017-08-26 08:49:17+00:00,[],None
623,https://github.com/oleh-plotnikov/lighter_traffic_fsm.git,2017-08-22 14:02:56+00:00,,0,oleh-plotnikov/lighter_traffic_fsm,101069330,Verilog,lighter_traffic_fsm,2,0,2017-08-22 14:04:35+00:00,[],None
624,https://github.com/oleh-plotnikov/alu_gatelevel.git,2017-08-22 13:40:59+00:00,Parametrical alu_gatelevel. Structural design.,0,oleh-plotnikov/alu_gatelevel,101067211,Verilog,alu_gatelevel,17,0,2017-08-22 13:50:55+00:00,[],None
625,https://github.com/blinky-lite-archive/toshiba-fast-interlock-mojo.git,2017-08-30 12:55:56+00:00,,0,blinky-lite-archive/toshiba-fast-interlock-mojo,101881328,Verilog,toshiba-fast-interlock-mojo,16053,0,2023-02-28 06:31:16+00:00,[],None
626,https://github.com/srtlg/comm-fpga-fx2-verilog.git,2017-09-25 11:29:59+00:00,clone of comm-fpga/fx/verilog working with CERN hdlmake scheme,1,srtlg/comm-fpga-fx2-verilog,104741583,Verilog,comm-fpga-fx2-verilog,17,0,2017-09-25 11:32:30+00:00,[],https://api.github.com/licenses/lgpl-3.0
627,https://github.com/angelialau/50002.git,2017-10-16 15:25:56+00:00,Adder and comparator,0,angelialau/50002,107146319,Verilog,50002,433,0,2017-10-17 07:28:01+00:00,[],None
628,https://github.com/redwan-mahmud/Cpen311-Lab2.git,2017-10-24 22:25:25+00:00,Simple ipod made using System Verilog and implemented on the De1Soc,0,redwan-mahmud/Cpen311-Lab2,108190457,Verilog,Cpen311-Lab2,29263,0,2017-10-24 22:35:24+00:00,['system-verilog'],None
629,https://github.com/younesfr/-openMSP-430.git,2017-10-28 16:03:10+00:00,Software-Based Self-Test (SBST) of a simpliﬁed openMSP430 microcontroller. We reached the 90.11% of fault coverage.,1,younesfr/-openMSP-430,108663344,Verilog,-openMSP-430,14424,0,2017-10-28 16:03:15+00:00,[],None
630,https://github.com/Martin-coldfire/NVDLA.git,2017-10-28 00:38:49+00:00,,0,Martin-coldfire/NVDLA,108608235,Verilog,NVDLA,6504,0,2017-10-28 00:43:00+00:00,[],
631,https://github.com/CompArchFA17/HW4.git,2017-10-06 13:07:06+00:00,CompArch HW b0100: Register File,26,CompArchFA17/HW4,106005695,Verilog,HW4,11,0,2023-08-21 18:01:03+00:00,[],None
632,https://github.com/jhou98/CPEN211-Lab6.git,2017-10-22 23:21:57+00:00,Basic State Machine in Verilog ,1,jhou98/CPEN211-Lab6,107910564,Verilog,CPEN211-Lab6,90,0,2023-01-28 19:20:54+00:00,[],None
633,https://github.com/HEATHlabs/de0-nano-amber.git,2017-10-25 04:50:09+00:00,DE0-Nano port of Amber Core,0,HEATHlabs/de0-nano-amber,108221050,Verilog,de0-nano-amber,40407,0,2017-10-25 04:59:11+00:00,[],None
634,https://github.com/tkygtr6/micro_processor.git,2017-10-24 07:11:44+00:00,eeic後期実験 マイクロプロセッサの設計と実装,0,tkygtr6/micro_processor,108090294,Verilog,micro_processor,37,0,2017-10-24 07:13:50+00:00,[],None
635,https://github.com/maralla/verihappy.git,2017-09-19 07:27:01+00:00,Verilog & FPGA Playground.,0,maralla/verihappy,104041453,Verilog,verihappy,92,0,2017-09-19 07:27:38+00:00,[],None
636,https://github.com/QFP-ZJT/poco.git,2017-09-20 10:24:32+00:00,计算机组成原理课程设计Verilog实现,0,QFP-ZJT/poco,104200652,Verilog,poco,5997,0,2017-09-20 10:26:35+00:00,[],None
637,https://github.com/CGUSystemCourses/Computer_Org-2017.git,2017-09-17 17:11:23+00:00,,1,CGUSystemCourses/Computer_Org-2017,103846824,Verilog,Computer_Org-2017,11958,0,2017-09-29 15:32:28+00:00,[],None
638,https://github.com/Chanartip/CECS360.git,2017-09-16 21:20:16+00:00,Integrated_Circuit_Design class at CSULB,0,Chanartip/CECS360,103784451,Verilog,CECS360,15,0,2017-09-18 00:20:49+00:00,"['verilog', 'counter', 'uphdl', 'debounce-button', '7-segment', 'clockdivider']",None
639,https://github.com/Nicholas-Chew/MIPS-uP16.git,2017-09-05 02:57:37+00:00,🎓Assignment for CE2003 - Digital System Design,0,Nicholas-Chew/MIPS-uP16,102426834,Verilog,MIPS-uP16,59,0,2022-07-23 03:05:24+00:00,"['verilog', 'mips', 'mips-assembly', 'microprocessor', 'ntu']",None
640,https://github.com/CompArchFA17/Lab0.git,2017-09-19 13:24:33+00:00,CompArch Lab 0: Full Adder on FPGA,16,CompArchFA17/Lab0,104077993,Verilog,Lab0,6,0,2023-08-21 18:01:04+00:00,[],None
641,https://github.com/18-341/Matrix_Multiplication.git,2017-09-06 13:05:40+00:00,18-341 F17 Matrix Multiplication,1,18-341/Matrix_Multiplication,102609453,Verilog,Matrix_Multiplication,180,0,2017-09-06 13:12:54+00:00,[],None
642,https://github.com/abhnav/single-cycle-verilog-processor.git,2017-09-14 10:58:21+00:00,mips style processor written in verilog for Computer Architecture,0,abhnav/single-cycle-verilog-processor,103521714,Verilog,single-cycle-verilog-processor,32,0,2022-03-21 02:50:49+00:00,[],None
643,https://github.com/henry-ns/PEM.git,2017-10-08 16:47:03+00:00,Projeto de Excelência em Microeletrônica,0,henry-ns/PEM,106192714,Verilog,PEM,9668,0,2017-10-08 16:47:43+00:00,[],None
644,https://github.com/fhboswell/Altera-FPGA-Projects.git,2017-10-11 02:19:52+00:00,,0,fhboswell/Altera-FPGA-Projects,106494561,Verilog,Altera-FPGA-Projects,22442,0,2017-10-11 02:22:13+00:00,[],None
645,https://github.com/vt-ece4530-f17/lecture11-100917-code.git,2017-10-09 12:42:20+00:00,,0,vt-ece4530-f17/lecture11-100917-code,106282210,Verilog,lecture11-100917-code,2,0,2017-10-09 12:44:00+00:00,[],None
646,https://github.com/miguel100398/FPGA-LCD-Controller.git,2017-10-11 22:33:25+00:00,,0,miguel100398/FPGA-LCD-Controller,106616416,Verilog,FPGA-LCD-Controller,15,0,2017-10-11 22:33:27+00:00,[],None
647,https://github.com/captainreed/ECE-2700.git,2017-10-12 04:30:38+00:00,ece labs,0,captainreed/ECE-2700,106644633,Verilog,ECE-2700,72787,0,2017-11-26 07:15:52+00:00,[],None
648,https://github.com/sasha8313/SingleMaccInterpolator.git,2017-10-02 18:12:15+00:00,Interpolator example based on MACC architecture,0,sasha8313/SingleMaccInterpolator,105567872,Verilog,SingleMaccInterpolator,4,0,2017-10-02 18:13:01+00:00,[],None
649,https://github.com/dillonhuff/vparser.git,2017-10-04 06:04:12+00:00,,0,dillonhuff/vparser,105736616,Verilog,vparser,250,0,2017-12-06 02:46:54+00:00,[],None
650,https://github.com/carpco/Proyecto2.git,2017-10-03 20:29:47+00:00,Reloj despertador en Bare Metal,0,carpco/Proyecto2,105699832,Verilog,Proyecto2,57358,0,2017-10-13 19:18:53+00:00,[],None
651,https://github.com/SeshaSusmitha/CMPE240.git,2017-09-26 19:10:40+00:00,,0,SeshaSusmitha/CMPE240,104927028,Verilog,CMPE240,148,0,2017-09-26 19:28:06+00:00,[],None
652,https://github.com/soumithrib/FPGA-Face-Blocker.git,2017-09-28 21:29:03+00:00,Real-time face blocker with an FPGA.,0,soumithrib/FPGA-Face-Blocker,105201046,Verilog,FPGA-Face-Blocker,50069,0,2017-09-28 21:31:14+00:00,[],None
653,https://github.com/happycrazy07/bit-carpim.git,2017-09-29 12:20:56+00:00,,0,happycrazy07/bit-carpim,105269064,Verilog,bit-carpim,3,0,2017-09-29 13:12:15+00:00,[],None
654,https://github.com/LGKev/Hardware-Language.git,2017-10-19 17:08:55+00:00,very basic verilog project for digital logic.,0,LGKev/Hardware-Language,107575887,Verilog,Hardware-Language,8038,0,2017-10-22 21:26:34+00:00,[],None
655,https://github.com/PriyaBathija/CSC258.git,2017-09-27 20:22:13+00:00,,0,PriyaBathija/CSC258,105065437,Verilog,CSC258,13824,0,2019-01-08 23:01:30+00:00,[],None
656,https://github.com/dav1d-wright/EmbHardw_lab2IrqTightlyCoupledMem.git,2017-10-14 10:46:24+00:00,,0,dav1d-wright/EmbHardw_lab2IrqTightlyCoupledMem,106919905,Verilog,EmbHardw_lab2IrqTightlyCoupledMem,21668,0,2017-10-14 10:57:39+00:00,[],None
657,https://github.com/SanojPunchihewa/SimpleProcessor.git,2017-08-27 12:07:08+00:00,A Simple Processor made in Verilog,0,SanojPunchihewa/SimpleProcessor,101549748,Verilog,SimpleProcessor,8,0,2018-07-10 18:45:33+00:00,"['verilog', 'processor-simulator']",None
658,https://github.com/svdpuranik/mips-cpu-verilog.git,2017-08-25 21:42:57+00:00,A MIPS CPU written in Verilog,0,svdpuranik/mips-cpu-verilog,101444238,Verilog,mips-cpu-verilog,463,0,2017-08-25 21:48:53+00:00,[],None
659,https://github.com/vicg42/knowledge_base.git,2017-09-17 10:25:50+00:00,,0,vicg42/knowledge_base,103820436,Verilog,knowledge_base,3977,0,2022-05-19 14:52:02+00:00,[],None
660,https://github.com/sabrosisimo/digital_2017.git,2017-09-06 22:10:03+00:00,"En este repositorio estan las tareas, practicas y proyectos de la clase de diseño digital",0,sabrosisimo/digital_2017,102663078,Verilog,digital_2017,1,0,2017-09-06 22:32:24+00:00,[],None
661,https://github.com/tiodospc/Sistemas.git,2017-09-26 18:04:46+00:00,,0,tiodospc/Sistemas,104920638,Verilog,Sistemas,3,0,2018-02-22 12:29:18+00:00,[],None
662,https://github.com/spacequal/uart_controller.git,2017-09-28 13:33:52+00:00,Simple UART (RS-232) Interface Module,0,spacequal/uart_controller,105152503,Verilog,uart_controller,6,0,2017-09-28 17:53:59+00:00,"['hardware', 'rs-232', 'verilog']",https://api.github.com/licenses/bsd-3-clause
663,https://github.com/qwe2508/DLAFPGA.git,2017-09-29 03:43:35+00:00,,0,qwe2508/DLAFPGA,105226978,Verilog,DLAFPGA,3149,0,2017-09-29 03:44:27+00:00,[],
664,https://github.com/wizarri/mephi_kaf27_17.git,2017-10-16 20:18:26+00:00,Use to progress,1,wizarri/mephi_kaf27_17,107178406,Verilog,mephi_kaf27_17,15515,0,2018-04-21 00:02:53+00:00,[],None
665,https://github.com/ShijianChi/Calculator_ASIC.git,2017-10-24 19:53:15+00:00,,0,ShijianChi/Calculator_ASIC,108176202,Verilog,Calculator_ASIC,1038,0,2017-10-24 20:04:28+00:00,[],None
666,https://github.com/kqyao/Pipelined-CPU-Design.git,2017-10-26 08:19:44+00:00,Course Project in UM-SJTU Joint Institute,1,kqyao/Pipelined-CPU-Design,108382235,Verilog,Pipelined-CPU-Design,22,0,2017-10-26 08:25:01+00:00,[],https://api.github.com/licenses/mit
667,https://github.com/psanch/COEN122.git,2017-10-29 23:46:56+00:00,Labs for Computer Architecture under Moe Amouzgar,0,psanch/COEN122,108780963,Verilog,COEN122,978,0,2017-11-26 19:46:40+00:00,[],None
668,https://github.com/Angel-Avila/MIPS_Practica2.git,2017-10-28 16:41:52+00:00,,0,Angel-Avila/MIPS_Practica2,108666236,Verilog,MIPS_Practica2,7075,0,2017-10-28 16:44:17+00:00,[],None
669,https://github.com/PulseRain/M10_high_speed_config_rtl.git,2017-10-28 23:21:19+00:00,High Speed Configuration solution for Intel/Altera MAX 10 FPGA,2,PulseRain/M10_high_speed_config_rtl,108691169,Verilog,M10_high_speed_config_rtl,3122,0,2017-10-29 11:14:47+00:00,[],
670,https://github.com/bem1009/ECE583.git,2017-10-09 02:01:44+00:00,,0,bem1009/ECE583,106225838,Verilog,ECE583,1,0,2017-10-09 02:04:55+00:00,[],None
671,https://github.com/suyufeng/Toy-CPU.git,2017-09-19 08:22:57+00:00,,0,suyufeng/Toy-CPU,104047493,Verilog,Toy-CPU,10,0,2017-09-19 08:23:27+00:00,[],None
672,https://github.com/rafayoshi/Trabalho_Pratico_OCII.git,2017-10-09 18:20:28+00:00,"Repositório para os trabalhos práticos de Organização de Computadores 2, usando uma FPGA e a linguagem verilog. Começando do TP2.",0,rafayoshi/Trabalho_Pratico_OCII,106319497,Verilog,Trabalho_Pratico_OCII,0,0,2023-04-17 16:33:49+00:00,[],None
673,https://github.com/jiading-zhu/ece352_lab4.git,2017-10-10 04:13:52+00:00,,0,jiading-zhu/ece352_lab4,106367540,Verilog,ece352_lab4,784,0,2017-10-10 04:14:49+00:00,[],None
674,https://github.com/yacropolisy/oyoshuseki.git,2017-10-10 02:34:21+00:00,応用集積システム課題,0,yacropolisy/oyoshuseki,106359293,Verilog,oyoshuseki,10,0,2017-10-10 02:34:48+00:00,[],None
675,https://github.com/YoelRP/PROYECTO.git,2017-09-12 10:41:40+00:00,,0,YoelRP/PROYECTO,103257964,Verilog,PROYECTO,79305,0,2018-10-08 05:31:13+00:00,[],None
676,https://github.com/Abdelrahmanhm23/Verilog-Tasks.git,2017-10-21 12:54:28+00:00,,0,Abdelrahmanhm23/Verilog-Tasks,107779841,Verilog,Verilog-Tasks,76,0,2018-09-27 17:01:42+00:00,[],None
677,https://github.com/CompArchFA17/Lab2.git,2017-10-20 13:42:39+00:00,CompArch Lab 2: SPI Memory,12,CompArchFA17/Lab2,107682876,Verilog,Lab2,8,0,2023-08-21 18:01:04+00:00,[],None
678,https://github.com/CSE-Projects/ModifiedEnigmaMachine.git,2017-10-13 09:19:13+00:00,CO-202 Mini Project. A modified implementation of the Enigma machine used in World War II using digital electronics with computer aided design ,0,CSE-Projects/ModifiedEnigmaMachine,106803835,Verilog,ModifiedEnigmaMachine,464,0,2018-04-12 13:33:14+00:00,"['verilog-hdl', 'logisim', 'digital-design']",None
679,https://github.com/SonsOfDlaiton/MultiClockProcessor.git,2017-10-13 05:39:13+00:00,,0,SonsOfDlaiton/MultiClockProcessor,106782504,Verilog,MultiClockProcessor,5992,0,2017-10-13 05:42:27+00:00,[],None
680,https://github.com/RomeoEighty/RISC.git,2017-10-24 07:28:27+00:00,,0,RomeoEighty/RISC,108092097,Verilog,RISC,2882,0,2017-10-24 07:30:30+00:00,[],None
681,https://github.com/danab101/Signal-Generator.git,2017-08-22 03:21:33+00:00,EE2020 Project,0,danab101/Signal-Generator,101016579,Verilog,Signal-Generator,9,0,2017-08-22 03:24:01+00:00,[],None
682,https://github.com/BryanOrabutt/ECK-88.git,2017-09-22 18:05:54+00:00,,0,BryanOrabutt/ECK-88,104504209,Verilog,ECK-88,2643,0,2021-11-10 03:07:26+00:00,[],https://api.github.com/licenses/mit
683,https://github.com/gloryobi/Digital-Logic-Design.git,2017-09-22 03:34:39+00:00,Digital Design,0,gloryobi/Digital-Logic-Design,104427728,Verilog,Digital-Logic-Design,2552,0,2018-04-04 17:05:47+00:00,[],None
684,https://github.com/BaylorComputerEngineering/digital-logic-lab-05.git,2017-09-20 22:41:40+00:00,digital-logic-lab-05,2,BaylorComputerEngineering/digital-logic-lab-05,104274865,Verilog,digital-logic-lab-05,5502,0,2019-02-13 19:39:50+00:00,[],None
685,https://github.com/cbish9/FPGA-Reaction-Timer.git,2017-09-25 07:03:20+00:00,Verilog source files for a simple reaction timer built on the DE10-Lite Altera FPGA Board,0,cbish9/FPGA-Reaction-Timer,104714946,Verilog,FPGA-Reaction-Timer,4,0,2017-09-25 07:21:58+00:00,[],None
686,https://github.com/CompArchFA17/HW2.git,2017-09-16 19:07:42+00:00,HW 0b010: Verilog Building Blocks,25,CompArchFA17/HW2,103777197,Verilog,HW2,3,0,2023-08-21 18:01:03+00:00,[],None
687,https://github.com/rsabhilash/fir.git,2017-09-15 18:40:00+00:00,fir filter,2,rsabhilash/fir,103689890,Verilog,fir,21,0,2017-09-15 18:44:06+00:00,[],None
688,https://github.com/jmfveneroso/verilog_list1.git,2017-09-19 16:45:07+00:00,,0,jmfveneroso/verilog_list1,104101463,Verilog,verilog_list1,11596,0,2017-09-19 16:45:43+00:00,[],None
689,https://github.com/invoqwer/breakout.git,2017-09-20 05:55:50+00:00,,0,invoqwer/breakout,104172140,Verilog,breakout,5806,0,2017-09-20 05:59:29+00:00,[],None
690,https://github.com/bomfimmarilene/test.git,2017-10-05 04:53:42+00:00,RISCME,0,bomfimmarilene/test,105850755,Verilog,test,3213,0,2018-11-08 06:42:12+00:00,[],None
691,https://github.com/srtlg/dvr-connectors-verilog.git,2017-10-04 13:33:30+00:00,Data Valid Ready Connectors for FPGALink,0,srtlg/dvr-connectors-verilog,105772342,Verilog,dvr-connectors-verilog,19,0,2017-10-04 13:33:54+00:00,[],https://api.github.com/licenses/gpl-3.0
692,https://github.com/ali-shamakhi/ProjectCPU.git,2017-10-04 13:05:27+00:00,,0,ali-shamakhi/ProjectCPU,105769242,Verilog,ProjectCPU,3606,0,2019-07-29 16:30:49+00:00,[],None
693,https://github.com/artsaldel/Altera-ImageProcessing.git,2017-10-04 17:35:01+00:00,,0,artsaldel/Altera-ImageProcessing,105797898,Verilog,Altera-ImageProcessing,41429,0,2017-10-04 17:38:15+00:00,[],None
694,https://github.com/jingzhi/FPGA_for_machinelearning.git,2017-08-22 10:24:35+00:00,"Imperial College London, UROP, summer 2017",0,jingzhi/FPGA_for_machinelearning,101050955,Verilog,FPGA_for_machinelearning,1022,0,2017-08-22 10:30:14+00:00,[],None
695,https://github.com/DenisTroshchenkov/TestForPLI.git,2017-09-07 03:32:28+00:00,,0,DenisTroshchenkov/TestForPLI,102687247,Verilog,TestForPLI,3,0,2017-09-07 13:38:09+00:00,[],None
696,https://github.com/mybjh9251/Verilog.git,2017-08-29 02:12:19+00:00,,0,mybjh9251/Verilog,101708285,Verilog,Verilog,10,0,2022-10-04 14:46:42+00:00,[],None
697,https://github.com/ch39137/Dylon-Chan.git,2017-09-22 07:10:09+00:00,DVI_VGA display,0,ch39137/Dylon-Chan,104443416,Verilog,Dylon-Chan,26837,0,2017-09-22 07:20:39+00:00,[],None
698,https://github.com/TSEA26/Labs.git,2017-09-12 10:20:17+00:00,,0,TSEA26/Labs,103256030,Verilog,Labs,1366,0,2017-09-21 15:54:35+00:00,[],None
699,https://github.com/ConchuOD/CombLock.git,2017-09-13 19:26:57+00:00,This repo contains a combination lock implemented on a nexys4/artix7,0,ConchuOD/CombLock,103441703,Verilog,CombLock,26,0,2022-05-22 12:30:01+00:00,[],
700,https://github.com/VerasThiago/OAC.git,2017-09-13 18:04:20+00:00,,2,VerasThiago/OAC,103433613,Verilog,OAC,264104,0,2018-06-19 02:27:54+00:00,[],None
701,https://github.com/kumarshikhardeep/32-Bits-MIPS-Processor.git,2017-10-20 10:41:54+00:00,Basic 32 bits MIPS processor using Verilog,0,kumarshikhardeep/32-Bits-MIPS-Processor,107666189,Verilog,32-Bits-MIPS-Processor,9,0,2017-10-25 08:10:12+00:00,[],None
702,https://github.com/WRL-TOP666G/2016Spring_VLSI.git,2017-10-28 00:19:40+00:00,,0,WRL-TOP666G/2016Spring_VLSI,108607403,Verilog,2016Spring_VLSI,21478,0,2017-10-28 00:22:51+00:00,[],None
703,https://github.com/hrege/Space-Attack.git,2017-10-22 06:07:34+00:00,FPGA based video game,0,hrege/Space-Attack,107841764,Verilog,Space-Attack,29214,0,2017-10-22 06:10:31+00:00,[],None
704,https://github.com/jelsaoverlandfrost/8-bit-mojo-alu.git,2017-10-19 15:17:02+00:00,"50.002 Group 03-11 8 Bit Mojo ALU, 1D Checkoff 1",0,jelsaoverlandfrost/8-bit-mojo-alu,107563351,Verilog,8-bit-mojo-alu,727,0,2017-10-19 15:19:14+00:00,[],None
705,https://github.com/ted-xie/test_vcs_basic.git,2017-10-26 04:55:09+00:00,Very simple TB for testing a VCS installation,0,ted-xie/test_vcs_basic,108363336,Verilog,test_vcs_basic,2,0,2017-10-26 04:55:40+00:00,[],None
706,https://github.com/payrawsa/Verilog.git,2017-10-27 01:10:42+00:00,,0,payrawsa/Verilog,108482860,Verilog,Verilog,2,0,2017-10-27 01:14:21+00:00,[],None
707,https://github.com/Team15ECE3400/Team15ECE3400.github.io.git,2017-09-01 21:52:13+00:00,ECE 3400 Fall 2017,4,Team15ECE3400/Team15ECE3400.github.io,102155698,Verilog,Team15ECE3400.github.io,347706,0,2017-09-29 21:26:54+00:00,[],None
708,https://github.com/qeedquan/fpga.git,2017-08-23 11:13:16+00:00,Misc FPGA code,0,qeedquan/fpga,101171422,Verilog,fpga,303,0,2021-10-01 12:19:53+00:00,[],https://api.github.com/licenses/mit
709,https://github.com/wageeshagunasena/Hardware_based_virus_scanning_acceleration.git,2017-09-04 21:47:15+00:00,,0,wageeshagunasena/Hardware_based_virus_scanning_acceleration,102405292,Verilog,Hardware_based_virus_scanning_acceleration,43304,0,2017-09-04 22:06:41+00:00,[],None
710,https://github.com/baetis-ma/Cyclone-II-FPGA-I2C-Data-collection-project.git,2017-10-11 13:53:34+00:00,"FPGA is part of measurement collection project, interfacing linux machine with usb serial dongel to I2C measurement modules. ",1,baetis-ma/Cyclone-II-FPGA-I2C-Data-collection-project,106560849,Verilog,Cyclone-II-FPGA-I2C-Data-collection-project,2807,0,2017-10-11 13:55:52+00:00,[],None
711,https://github.com/aa18514/Verilog.git,2017-09-16 13:04:05+00:00,,0,aa18514/Verilog,103752579,Verilog,Verilog,1497,0,2017-09-16 13:05:14+00:00,[],None
712,https://github.com/yuehniu/VLSI.Intra.git,2017-09-16 03:42:49+00:00,This is underway project page.,0,yuehniu/VLSI.Intra,103722361,Verilog,VLSI.Intra,375,0,2017-11-01 08:42:43+00:00,[],None
713,https://github.com/bestbeet/Intro_FPGA_Lab.git,2017-09-15 16:16:13+00:00,,0,bestbeet/Intro_FPGA_Lab,103677289,Verilog,Intro_FPGA_Lab,3367,0,2017-10-23 18:51:46+00:00,[],None
714,https://github.com/DonatoK/Gforce_Lab4.git,2017-09-15 18:38:46+00:00,Gforce Lab 4 repository,0,DonatoK/Gforce_Lab4,103689813,Verilog,Gforce_Lab4,216,0,2017-09-15 18:38:48+00:00,[],None
715,https://github.com/ka7833/CS385-Computer-Architecure.git,2017-10-08 22:53:20+00:00,CS-385 Computer Architecture group projects done in collaboration with Jeremy Dube,1,ka7833/CS385-Computer-Architecure,106215567,Verilog,CS385-Computer-Architecure,124,0,2017-10-09 00:35:21+00:00,[],None
716,https://github.com/chroco/ece485hw1.git,2017-10-08 18:54:39+00:00,,0,chroco/ece485hw1,106201335,Verilog,ece485hw1,6,0,2017-10-08 19:01:17+00:00,[],None
717,https://github.com/Liiiyang/1D_8Bit_ALU.git,2017-10-11 08:58:35+00:00,8 Bit ALU for 50-002 Computational Structures 1D Project,1,Liiiyang/1D_8Bit_ALU,106530303,Verilog,1D_8Bit_ALU,824,0,2017-10-17 02:59:31+00:00,[],None
718,https://github.com/husteryjw/FPGA_DE1_VGA_learning.git,2017-10-11 11:55:49+00:00,,0,husteryjw/FPGA_DE1_VGA_learning,106547991,Verilog,FPGA_DE1_VGA_learning,6444,0,2019-02-11 20:49:58+00:00,[],None
719,https://github.com/kirtanmehta/hello_world.git,2017-10-14 23:21:20+00:00,hello_world text,0,kirtanmehta/hello_world,106969853,Verilog,hello_world,2,0,2017-10-15 00:03:10+00:00,[],None
720,https://github.com/jthak002/ieee-754-adder.git,2017-08-21 14:50:44+00:00,,0,jthak002/ieee-754-adder,100962569,Verilog,ieee-754-adder,7,0,2017-08-21 14:51:35+00:00,[],None
721,https://github.com/jdwapman/FPGA-Traffic-Simulator.git,2017-10-04 03:51:05+00:00,,0,jdwapman/FPGA-Traffic-Simulator,105729488,Verilog,FPGA-Traffic-Simulator,7,0,2017-10-04 03:52:50+00:00,[],https://api.github.com/licenses/mit
722,https://github.com/jdwapman/FPGA-Prime-Finder.git,2017-10-04 03:42:24+00:00,,0,jdwapman/FPGA-Prime-Finder,105729015,Verilog,FPGA-Prime-Finder,24,0,2017-10-04 03:49:29+00:00,[],https://api.github.com/licenses/mit
723,https://github.com/BVCOEND/Minor-Project.git,2017-09-23 14:43:37+00:00,8-bit RISC Processor Design,0,BVCOEND/Minor-Project,104574626,Verilog,Minor-Project,11,0,2017-09-23 14:55:40+00:00,[],None
724,https://github.com/Johnmc104/Verilog_JD.git,2017-10-03 02:32:39+00:00,Learning Verilog HDL,0,Johnmc104/Verilog_JD,105607199,Verilog,Verilog_JD,51949,0,2018-06-24 14:07:55+00:00,[],None
725,https://github.com/onealabdulrahim/Digital-Logic-ECEN248.git,2017-09-10 07:40:34+00:00,Digital Systems Design course taken @ Texas A&M University,0,onealabdulrahim/Digital-Logic-ECEN248,103012231,Verilog,Digital-Logic-ECEN248,4787,0,2017-09-10 07:40:46+00:00,[],None
726,https://github.com/Olivia-Roscoe/BopIt-Verilog.git,2017-09-29 03:21:08+00:00,Using a DE1-SOC Board - designed a game,0,Olivia-Roscoe/BopIt-Verilog,105225151,Verilog,BopIt-Verilog,3057,0,2020-04-04 03:24:00+00:00,[],None
727,https://github.com/DexterZ7/Verilog-Code-Files-1.git,2017-09-02 08:57:19+00:00,Source code file along with test code.,0,DexterZ7/Verilog-Code-Files-1,102184716,Verilog,Verilog-Code-Files-1,36,0,2017-09-02 08:57:34+00:00,[],None
728,https://github.com/FelipeEngComp/jogolig4.git,2017-09-05 03:50:04+00:00,jogo ligue 4 desenvolvido em Verilog e implementado no fpga,0,FelipeEngComp/jogolig4,102431549,Verilog,jogolig4,67,0,2017-09-05 04:14:45+00:00,[],None
729,https://github.com/CollinBradford/KickerControllerFirmware.git,2017-09-05 16:55:15+00:00,,0,CollinBradford/KickerControllerFirmware,102507493,Verilog,KickerControllerFirmware,459891,0,2020-07-28 22:51:31+00:00,[],None
730,https://github.com/shubhamvarshney/verilog-RTL.git,2017-09-10 10:43:35+00:00,,0,shubhamvarshney/verilog-RTL,103021783,Verilog,verilog-RTL,2,0,2017-09-10 10:45:46+00:00,[],None
731,https://github.com/sachitkuhar/amba_ahb.git,2017-10-05 03:54:28+00:00,advances micropessor bus architecture ,0,sachitkuhar/amba_ahb,105847195,Verilog,amba_ahb,21,0,2017-10-07 15:29:16+00:00,[],https://api.github.com/licenses/gpl-3.0
732,https://github.com/TokiSeven/schoolMIPS.git,2017-10-09 12:52:39+00:00,,0,TokiSeven/schoolMIPS,106283231,Verilog,schoolMIPS,33314,0,2017-10-09 12:53:03+00:00,[],
733,https://github.com/andreneto/mips.git,2017-10-08 14:04:05+00:00,Multi-cycle MIPS implementation in Verilog,0,andreneto/mips,106180921,Verilog,mips,223,0,2022-03-03 17:30:48+00:00,[],None
734,https://github.com/Nie13/RRT_VHDL.git,2017-09-18 20:52:28+00:00,,0,Nie13/RRT_VHDL,103990689,Verilog,RRT_VHDL,821,0,2017-09-25 04:40:43+00:00,[],None
735,https://github.com/EliasManj/mips-project.git,2017-09-18 01:23:20+00:00,,0,EliasManj/mips-project,103876159,Verilog,mips-project,28,0,2017-09-18 01:29:39+00:00,[],None
736,https://github.com/boyoffreedom/FPGA_SERIAL_BUS.git,2017-10-11 10:25:19+00:00,SPI I2C BUS,0,boyoffreedom/FPGA_SERIAL_BUS,106539563,Verilog,FPGA_SERIAL_BUS,4,0,2022-12-29 01:40:28+00:00,[],None
737,https://github.com/Sebas95/AlarmClockSoC.git,2017-10-12 00:12:51+00:00,,0,Sebas95/AlarmClockSoC,106623276,Verilog,AlarmClockSoC,42902,0,2017-10-13 23:43:48+00:00,[],None
738,https://github.com/Siluriformes/8ALU.git,2017-10-19 09:25:43+00:00,FPGA HDL for 8bit ALU,0,Siluriformes/8ALU,107525817,Verilog,8ALU,952,0,2017-10-19 09:25:58+00:00,[],None
739,https://github.com/abhishekmaringanti/calc_assignment.git,2017-10-17 17:25:58+00:00,Design Verification assignment toverify a calculator DUV,0,abhishekmaringanti/calc_assignment,107301537,Verilog,calc_assignment,1601,0,2017-10-17 18:24:01+00:00,[],None
740,https://github.com/goma201/AES_Decoder.git,2017-10-17 14:51:45+00:00,,0,goma201/AES_Decoder,107283094,Verilog,AES_Decoder,551,0,2017-10-22 14:33:15+00:00,[],None
741,https://github.com/unfamiliar-tropic/digitalSystemDesign_lab.git,2017-10-16 15:23:30+00:00,,0,unfamiliar-tropic/digitalSystemDesign_lab,107146029,Verilog,digitalSystemDesign_lab,434,0,2017-10-16 15:25:54+00:00,[],None
742,https://github.com/davafons/ALU-4bit.git,2017-10-21 22:22:20+00:00,4 bit ALU Verilog,0,davafons/ALU-4bit,107820075,Verilog,ALU-4bit,7,0,2023-01-28 19:25:33+00:00,"['verilog', 'alu']",None
743,https://github.com/TSAI-CHANCHANG/Pipeline_CPU_MIPS.git,2017-10-21 14:59:18+00:00,A simple pipeline CPU without solving any hazards. (Based on MIPS),0,TSAI-CHANCHANG/Pipeline_CPU_MIPS,107789524,Verilog,Pipeline_CPU_MIPS,144,0,2018-10-13 02:08:59+00:00,[],None
744,https://github.com/HM2D/m-n-Multiplier.git,2017-10-21 14:17:54+00:00,m*n multiplier using Booth algorithm.,1,HM2D/m-n-Multiplier,107786250,Verilog,m-n-Multiplier,7,0,2017-10-21 14:19:45+00:00,[],None
745,https://github.com/JeremyLWright/MIPS-Processor.git,2017-10-24 04:45:07+00:00,MIPS Processor for Xilinx FPGA,0,JeremyLWright/MIPS-Processor,108077862,Verilog,MIPS-Processor,656,0,2017-10-24 05:05:17+00:00,[],None
746,https://github.com/PJEstrada/pic-16f84-verilog.git,2017-10-22 19:55:15+00:00,,0,PJEstrada/pic-16f84-verilog,107897959,Verilog,pic-16f84-verilog,22,0,2017-10-22 19:56:35+00:00,[],None
747,https://github.com/liliwei25/EE2020.git,2017-08-22 09:18:51+00:00,Final project for EE2020 NUS AY16/17 Semester 1,0,liliwei25/EE2020,101044908,Verilog,EE2020,4300,0,2017-08-22 09:19:13+00:00,[],None
748,https://github.com/KevinDahm/HDL_Tetris.git,2017-09-01 00:18:36+00:00,Recreation of Tetris in hardware description language,0,KevinDahm/HDL_Tetris,102056520,Verilog,HDL_Tetris,25891,0,2017-09-01 00:27:55+00:00,[],None
749,https://github.com/zanycadence/meetup_08302017_verilog.git,2017-08-31 16:33:09+00:00,08/30/2017 Meetup verilog that was generated. Includes constraint file and .bin for programming Numato Labs Elbert v2 board.,0,zanycadence/meetup_08302017_verilog,102021900,Verilog,meetup_08302017_verilog,2,0,2023-01-28 00:35:20+00:00,[],None
750,https://github.com/RaviTharaka/riscv_phase_2.git,2017-08-27 08:19:14+00:00,Phase two of the RISCV development,0,RaviTharaka/riscv_phase_2,101539105,Verilog,riscv_phase_2,3657,0,2017-08-27 10:56:08+00:00,[],None
751,https://github.com/JZ6/Space-Invaders.git,2017-09-20 01:03:14+00:00,Classic game reimagined in Verilog,0,JZ6/Space-Invaders,104147155,Verilog,Space-Invaders,30,0,2018-03-29 21:19:21+00:00,[],https://api.github.com/licenses/gpl-3.0
752,https://github.com/zwm/tdw.git,2017-10-08 02:31:53+00:00,,0,zwm/tdw,106144765,Verilog,tdw,17,0,2017-10-08 02:33:52+00:00,[],None
753,https://github.com/jsmont/Processor-Arquitecture-Project.git,2017-09-28 20:09:58+00:00,,0,jsmont/Processor-Arquitecture-Project,105194498,Verilog,Processor-Arquitecture-Project,4559,0,2017-09-28 21:20:04+00:00,[],None
754,https://github.com/CodingPat/verilog_tutorial.git,2017-09-29 14:13:44+00:00,Exercices to learn Verilog,0,CodingPat/verilog_tutorial,105280070,Verilog,verilog_tutorial,44,0,2017-09-29 14:14:46+00:00,[],None
755,https://github.com/CSE-Projects/Assignment1COA.git,2017-10-13 06:40:32+00:00,Assignment for Computer Organization and Architecture course in NITK.,1,CSE-Projects/Assignment1COA,106787695,Verilog,Assignment1COA,5609,0,2018-12-13 12:21:27+00:00,"['verilog', 'computer-organization', 'computer-architecture']",None
756,https://github.com/JonathanToews/CPEN-311-Lab-2.git,2017-10-13 04:42:54+00:00,,0,JonathanToews/CPEN-311-Lab-2,106778751,Verilog,CPEN-311-Lab-2,30,0,2017-10-13 05:00:44+00:00,[],None
757,https://github.com/hiruna72/co224-Processor-with-Memory.git,2017-09-13 01:20:43+00:00,"Basic operations of a Processor with two Memory components-Instruction and Data,Caches are also implemented",0,hiruna72/co224-Processor-with-Memory,103337597,Verilog,co224-Processor-with-Memory,2,0,2017-09-13 01:22:27+00:00,[],None
758,https://github.com/ysl66/475lab1.git,2017-10-05 20:08:11+00:00,,0,ysl66/475lab1,105935172,Verilog,475lab1,4,0,2017-10-05 20:17:19+00:00,[],None
759,https://github.com/ShiHengYi/ALU-Design-Project.git,2017-10-06 02:31:35+00:00,,0,ShiHengYi/ALU-Design-Project,105960689,Verilog,ALU-Design-Project,4168,0,2017-10-06 02:33:20+00:00,[],None
760,https://github.com/amankhullar/Verilog.git,2017-10-05 19:38:55+00:00,Implementation of basic programs from the computer architecture course.,0,amankhullar/Verilog,105932490,Verilog,Verilog,6,0,2017-10-05 19:53:29+00:00,[],None
761,https://github.com/JSeam2/1DAlu.git,2017-10-17 03:19:48+00:00,,1,JSeam2/1DAlu,107212386,Verilog,1DAlu,2664,0,2017-10-17 03:22:37+00:00,[],None
762,https://github.com/horeuben/8bitALU.git,2017-10-16 08:43:20+00:00,1D com structs 8 bit ALU,0,horeuben/8bitALU,107101416,Verilog,8bitALU,3296,0,2017-10-16 08:46:20+00:00,[],None
763,https://github.com/SantSou/tarea12.git,2017-10-15 22:06:55+00:00,sll / srl added to MIPS processor,0,SantSou/tarea12,107052661,Verilog,tarea12,15,0,2017-10-15 22:10:06+00:00,[],None
764,https://github.com/kurkkk/Digital-Integrated-Circuit.git,2017-10-15 13:49:17+00:00,Optimal 800MHz 4-Bit “Absolute-value Detector”,0,kurkkk/Digital-Integrated-Circuit,107016241,Verilog,Digital-Integrated-Circuit,1318,0,2017-10-15 13:49:32+00:00,[],None
765,https://github.com/ashiswin/MojoALU.git,2017-10-15 15:21:21+00:00,ALU for Mojo FPGA,0,ashiswin/MojoALU,107023806,Verilog,MojoALU,14138,0,2017-10-17 19:09:20+00:00,[],None
766,https://github.com/0xTheProDev/Computer-Architecture.git,2017-10-07 20:57:47+00:00,Lab and Theory Assignment on Computer Architecture (IT502),0,0xTheProDev/Computer-Architecture,106130081,Verilog,Computer-Architecture,330,0,2023-01-28 10:51:46+00:00,[],
767,https://github.com/NotZombieFood/FPGA-LCD-Controller.git,2017-10-11 01:55:36+00:00,LCD controller written in System Verilog,0,NotZombieFood/FPGA-LCD-Controller,106492436,Verilog,FPGA-LCD-Controller,28,0,2017-11-03 13:30:17+00:00,"['systemverilog', 'verilog', 'digital-design', 'lcd16x2', 'lcd-controller']",https://api.github.com/licenses/gpl-3.0
768,https://github.com/radioyoho/tarea11arqui.git,2017-10-11 14:11:51+00:00,,0,radioyoho/tarea11arqui,106562991,Verilog,tarea11arqui,3901,0,2017-10-13 17:01:05+00:00,[],None
769,https://github.com/TibbsLips/EE460M.git,2017-10-19 17:44:15+00:00,,0,TibbsLips/EE460M,107579313,Verilog,EE460M,42,0,2017-10-21 19:10:08+00:00,[],None
770,https://github.com/JoelEthanChin/psychic-barnacle.git,2017-10-19 20:42:56+00:00,The only barnacle that can see into the future,0,JoelEthanChin/psychic-barnacle,107596621,Verilog,psychic-barnacle,503,0,2017-11-09 23:34:14+00:00,[],None
771,https://github.com/132lilinwei/MyALU.git,2017-10-19 17:23:23+00:00,,0,132lilinwei/MyALU,107577379,Verilog,MyALU,603,0,2017-10-19 17:25:29+00:00,[],None
772,https://github.com/yaoyaoding/adder-verilog.git,2017-10-29 11:05:05+00:00,Some homework and practice codes of verilog.,0,yaoyaoding/adder-verilog,108726819,Verilog,adder-verilog,3,0,2023-01-28 03:21:06+00:00,[],None
773,https://github.com/Nie13/given_inverse.git,2017-09-27 21:46:34+00:00,,0,Nie13/given_inverse,105072793,Verilog,given_inverse,1766,0,2017-10-10 05:29:19+00:00,[],None
774,https://github.com/aserna546/Verilog.git,2017-09-27 05:25:37+00:00,,0,aserna546/Verilog,104975518,Verilog,Verilog,223,0,2017-09-27 05:29:19+00:00,[],None
775,https://github.com/kranthikiranufl/MSDAP-Project.git,2017-09-25 22:15:58+00:00,Mini Stereo Digital Audio processor is an ASIC which is used to filer the digital samples ,0,kranthikiranufl/MSDAP-Project,104807544,Verilog,MSDAP-Project,7,0,2017-09-25 22:16:03+00:00,[],None
776,https://github.com/AveryAnderson/DigitalLogicProjects.git,2017-09-25 14:24:54+00:00,This repository will hold all of the projects made for ECEN 2350 Digital Logic,2,AveryAnderson/DigitalLogicProjects,104760269,Verilog,DigitalLogicProjects,41,0,2018-04-06 03:50:48+00:00,[],None
777,https://github.com/tarunky1/ALU_components.git,2017-09-29 20:36:29+00:00,first verilog repository ,0,tarunky1/ALU_components,105314914,Verilog,ALU_components,6,0,2018-01-27 20:29:19+00:00,[],None
778,https://github.com/sasha8313/SingleMaccDecimator.git,2017-10-02 18:03:43+00:00,Decimator example based on MACC architecture,0,sasha8313/SingleMaccDecimator,105566973,Verilog,SingleMaccDecimator,4,0,2017-10-02 18:05:07+00:00,[],None
779,https://github.com/oleh-plotnikov/debouncer_fsm_fpga.git,2017-08-22 14:24:20+00:00,,0,oleh-plotnikov/debouncer_fsm_fpga,101071447,Verilog,debouncer_fsm_fpga,11,0,2017-08-22 14:25:32+00:00,[],None
780,https://github.com/UltracoldAtomsLab/Control_waveformgen_DE0NANO.git,2017-08-25 08:18:52+00:00,,0,UltracoldAtomsLab/Control_waveformgen_DE0NANO,101382469,Verilog,Control_waveformgen_DE0NANO,38,0,2017-08-25 08:21:14+00:00,[],None
781,https://github.com/EnekoMontero/icestudio-myprograms.git,2017-08-28 11:51:32+00:00,Some tests,0,EnekoMontero/icestudio-myprograms,101638049,Verilog,icestudio-myprograms,13,0,2017-08-28 15:49:00+00:00,[],None
782,https://github.com/campsandrew/ECE-474A-Program-1.git,2017-09-05 18:26:54+00:00,,0,campsandrew/ECE-474A-Program-1,102515926,Verilog,ECE-474A-Program-1,1107,0,2017-09-05 18:58:23+00:00,[],https://api.github.com/licenses/gpl-3.0
783,https://github.com/LarryHuaLong/Digital-Logic.git,2017-09-06 01:35:35+00:00,ADDED FILES,0,LarryHuaLong/Digital-Logic,102548455,Verilog,Digital-Logic,19108,0,2017-09-06 01:42:50+00:00,[],None
784,https://github.com/Davbs94/Proyecto1_Arqui_I.git,2017-09-06 22:32:21+00:00,Repositorio para el primer proyecto del curso Arquitectura de computadores I CE-4301,0,Davbs94/Proyecto1_Arqui_I,102664478,Verilog,Proyecto1_Arqui_I,138671,0,2017-09-16 02:33:53+00:00,[],None
785,https://github.com/HansLehnert/ethernet_latency_FPGA.git,2017-09-06 18:21:14+00:00,FPGA based latency measuring tool for Ethernet networks.,0,HansLehnert/ethernet_latency_FPGA,102643209,Verilog,ethernet_latency_FPGA,34,0,2019-02-28 21:36:55+00:00,[],None
786,https://github.com/vtotient/Basic-Verilog.git,2017-09-11 03:12:27+00:00,My CPEN211 Library,0,vtotient/Basic-Verilog,103084272,Verilog,Basic-Verilog,12,0,2019-02-08 23:05:32+00:00,[],None
787,https://github.com/matheusmstos/LAOC2-Processador.git,2017-09-19 18:13:29+00:00,,0,matheusmstos/LAOC2-Processador,104110737,Verilog,LAOC2-Processador,414,0,2017-09-20 15:00:02+00:00,[],None
788,https://github.com/EASONGUAN/CheckerGame.git,2017-09-22 17:34:06+00:00,,0,EASONGUAN/CheckerGame,104501357,Verilog,CheckerGame,7227,0,2018-08-20 04:23:42+00:00,[],None
789,https://github.com/geethangreets/ref_cache.git,2017-10-29 16:21:02+00:00,,0,geethangreets/ref_cache,108750248,Verilog,ref_cache,123,0,2017-10-29 16:21:45+00:00,[],None
